
mk11-vcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009fe8  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  0800a2b8  0800a2b8  0000b2b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a36c  0800a36c  0000b36c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a374  0800a374  0000b374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800a378  0800a378  0000b378  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000078  24000000  0800a37c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000474  24000078  0800a3f4  0000c078  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240004ec  0800a3f4  0000c4ec  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000c078  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001556e  00000000  00000000  0000c0a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000294b  00000000  00000000  00021614  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001060  00000000  00000000  00023f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000c69  00000000  00000000  00024fc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003509b  00000000  00000000  00025c29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00015dbf  00000000  00000000  0005acc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015b33d  00000000  00000000  00070a83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001cbdc0  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004a4c  00000000  00000000  001cbe04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005b  00000000  00000000  001d0850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000078 	.word	0x24000078
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800a2a0 	.word	0x0800a2a0

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	2400007c 	.word	0x2400007c
 800030c:	0800a2a0 	.word	0x0800a2a0

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <MX_ADC3_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b08a      	sub	sp, #40	@ 0x28
 80003b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003b6:	1d3b      	adds	r3, r7, #4
 80003b8:	2224      	movs	r2, #36	@ 0x24
 80003ba:	2100      	movs	r1, #0
 80003bc:	4618      	mov	r0, r3
 80003be:	f009 faf1 	bl	80099a4 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80003c2:	4b3e      	ldr	r3, [pc, #248]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003c4:	4a3e      	ldr	r2, [pc, #248]	@ (80004c0 <MX_ADC3_Init+0x110>)
 80003c6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80003c8:	4b3c      	ldr	r3, [pc, #240]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80003ce:	4b3b      	ldr	r3, [pc, #236]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003d0:	2208      	movs	r2, #8
 80003d2:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 80003d4:	4b39      	ldr	r3, [pc, #228]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80003da:	4b38      	ldr	r3, [pc, #224]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003dc:	2201      	movs	r2, #1
 80003de:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80003e0:	4b36      	ldr	r3, [pc, #216]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003e2:	2208      	movs	r2, #8
 80003e4:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80003e6:	4b35      	ldr	r3, [pc, #212]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80003ec:	4b33      	ldr	r3, [pc, #204]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003ee:	2201      	movs	r2, #1
 80003f0:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 3;
 80003f2:	4b32      	ldr	r3, [pc, #200]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003f4:	2203      	movs	r2, #3
 80003f6:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80003f8:	4b30      	ldr	r3, [pc, #192]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000400:	4b2e      	ldr	r3, [pc, #184]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000402:	2200      	movs	r2, #0
 8000404:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000406:	4b2d      	ldr	r3, [pc, #180]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000408:	2200      	movs	r2, #0
 800040a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800040c:	4b2b      	ldr	r3, [pc, #172]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800040e:	2201      	movs	r2, #1
 8000410:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000414:	4b29      	ldr	r3, [pc, #164]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000416:	2200      	movs	r2, #0
 8000418:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800041a:	4b28      	ldr	r3, [pc, #160]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800041c:	2203      	movs	r2, #3
 800041e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000420:	4b26      	ldr	r3, [pc, #152]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000422:	2200      	movs	r2, #0
 8000424:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000426:	4b25      	ldr	r3, [pc, #148]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000428:	2200      	movs	r2, #0
 800042a:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 800042c:	4b23      	ldr	r3, [pc, #140]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800042e:	2200      	movs	r2, #0
 8000430:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc3.Init.Oversampling.Ratio = ADC3_OVERSAMPLING_RATIO_2;
 8000434:	4b21      	ldr	r3, [pc, #132]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000436:	2200      	movs	r2, #0
 8000438:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800043a:	4820      	ldr	r0, [pc, #128]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800043c:	f001 faf8 	bl	8001a30 <HAL_ADC_Init>
 8000440:	4603      	mov	r3, r0
 8000442:	2b00      	cmp	r3, #0
 8000444:	d001      	beq.n	800044a <MX_ADC3_Init+0x9a>
  {
    Error_Handler();
 8000446:	f000 fde3 	bl	8001010 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800044a:	2301      	movs	r3, #1
 800044c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800044e:	2306      	movs	r3, #6
 8000450:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_92CYCLES_5;
 8000452:	2305      	movs	r3, #5
 8000454:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000456:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800045a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800045c:	2304      	movs	r3, #4
 800045e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000460:	2300      	movs	r3, #0
 8000462:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 8000464:	2300      	movs	r3, #0
 8000466:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000468:	1d3b      	adds	r3, r7, #4
 800046a:	4619      	mov	r1, r3
 800046c:	4813      	ldr	r0, [pc, #76]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800046e:	f001 ff35 	bl	80022dc <HAL_ADC_ConfigChannel>
 8000472:	4603      	mov	r3, r0
 8000474:	2b00      	cmp	r3, #0
 8000476:	d001      	beq.n	800047c <MX_ADC3_Init+0xcc>
  {
    Error_Handler();
 8000478:	f000 fdca 	bl	8001010 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800047c:	4b11      	ldr	r3, [pc, #68]	@ (80004c4 <MX_ADC3_Init+0x114>)
 800047e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000480:	230c      	movs	r3, #12
 8000482:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000484:	1d3b      	adds	r3, r7, #4
 8000486:	4619      	mov	r1, r3
 8000488:	480c      	ldr	r0, [pc, #48]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800048a:	f001 ff27 	bl	80022dc <HAL_ADC_ConfigChannel>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d001      	beq.n	8000498 <MX_ADC3_Init+0xe8>
  {
    Error_Handler();
 8000494:	f000 fdbc 	bl	8001010 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000498:	4b0b      	ldr	r3, [pc, #44]	@ (80004c8 <MX_ADC3_Init+0x118>)
 800049a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800049c:	2312      	movs	r3, #18
 800049e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80004a0:	1d3b      	adds	r3, r7, #4
 80004a2:	4619      	mov	r1, r3
 80004a4:	4805      	ldr	r0, [pc, #20]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80004a6:	f001 ff19 	bl	80022dc <HAL_ADC_ConfigChannel>
 80004aa:	4603      	mov	r3, r0
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d001      	beq.n	80004b4 <MX_ADC3_Init+0x104>
  {
    Error_Handler();
 80004b0:	f000 fdae 	bl	8001010 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80004b4:	bf00      	nop
 80004b6:	3728      	adds	r7, #40	@ 0x28
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}
 80004bc:	24000094 	.word	0x24000094
 80004c0:	58026000 	.word	0x58026000
 80004c4:	19200040 	.word	0x19200040
 80004c8:	1d500080 	.word	0x1d500080

080004cc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b0ba      	sub	sp, #232	@ 0xe8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80004d8:	2200      	movs	r2, #0
 80004da:	601a      	str	r2, [r3, #0]
 80004dc:	605a      	str	r2, [r3, #4]
 80004de:	609a      	str	r2, [r3, #8]
 80004e0:	60da      	str	r2, [r3, #12]
 80004e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80004e4:	f107 0318 	add.w	r3, r7, #24
 80004e8:	22b8      	movs	r2, #184	@ 0xb8
 80004ea:	2100      	movs	r1, #0
 80004ec:	4618      	mov	r0, r3
 80004ee:	f009 fa59 	bl	80099a4 <memset>
  if(adcHandle->Instance==ADC3)
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	4a53      	ldr	r2, [pc, #332]	@ (8000644 <HAL_ADC_MspInit+0x178>)
 80004f8:	4293      	cmp	r3, r2
 80004fa:	f040 809e 	bne.w	800063a <HAL_ADC_MspInit+0x16e>

  /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80004fe:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000502:	f04f 0300 	mov.w	r3, #0
 8000506:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 800050a:	2304      	movs	r3, #4
 800050c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 800050e:	230c      	movs	r3, #12
 8000510:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000512:	2302      	movs	r3, #2
 8000514:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000516:	2302      	movs	r3, #2
 8000518:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800051a:	2302      	movs	r3, #2
 800051c:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800051e:	23c0      	movs	r3, #192	@ 0xc0
 8000520:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000522:	2300      	movs	r3, #0
 8000524:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000526:	2300      	movs	r3, #0
 8000528:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800052a:	2300      	movs	r3, #0
 800052c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000530:	f107 0318 	add.w	r3, r7, #24
 8000534:	4618      	mov	r0, r3
 8000536:	f006 fe2d 	bl	8007194 <HAL_RCCEx_PeriphCLKConfig>
 800053a:	4603      	mov	r3, r0
 800053c:	2b00      	cmp	r3, #0
 800053e:	d001      	beq.n	8000544 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8000540:	f000 fd66 	bl	8001010 <Error_Handler>
    }

    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000544:	4b40      	ldr	r3, [pc, #256]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000546:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800054a:	4a3f      	ldr	r2, [pc, #252]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 800054c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000550:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000554:	4b3c      	ldr	r3, [pc, #240]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000556:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800055a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800055e:	617b      	str	r3, [r7, #20]
 8000560:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000562:	4b39      	ldr	r3, [pc, #228]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000564:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000568:	4a37      	ldr	r2, [pc, #220]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 800056a:	f043 0320 	orr.w	r3, r3, #32
 800056e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000572:	4b35      	ldr	r3, [pc, #212]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000574:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000578:	f003 0320 	and.w	r3, r3, #32
 800057c:	613b      	str	r3, [r7, #16]
 800057e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000580:	4b31      	ldr	r3, [pc, #196]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000582:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000586:	4a30      	ldr	r2, [pc, #192]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000588:	f043 0304 	orr.w	r3, r3, #4
 800058c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000590:	4b2d      	ldr	r3, [pc, #180]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000592:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000596:	f003 0304 	and.w	r3, r3, #4
 800059a:	60fb      	str	r3, [r7, #12]
 800059c:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF8     ------> ADC3_INP7
    PF10     ------> ADC3_INP6
    PC2_C     ------> ADC3_INP0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 800059e:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80005a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005a6:	2303      	movs	r3, #3
 80005a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ac:	2300      	movs	r3, #0
 80005ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80005b2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80005b6:	4619      	mov	r1, r3
 80005b8:	4824      	ldr	r0, [pc, #144]	@ (800064c <HAL_ADC_MspInit+0x180>)
 80005ba:	f005 fcb9 	bl	8005f30 <HAL_GPIO_Init>

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 80005be:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 80005c2:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 80005c6:	f000 ff5b 	bl	8001480 <HAL_SYSCFG_AnalogSwitchConfig>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA1_Stream0;
 80005ca:	4b21      	ldr	r3, [pc, #132]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005cc:	4a21      	ldr	r2, [pc, #132]	@ (8000654 <HAL_ADC_MspInit+0x188>)
 80005ce:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 80005d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005d2:	2273      	movs	r2, #115	@ 0x73
 80005d4:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80005d6:	4b1e      	ldr	r3, [pc, #120]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005d8:	2200      	movs	r2, #0
 80005da:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80005dc:	4b1c      	ldr	r3, [pc, #112]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005de:	2200      	movs	r2, #0
 80005e0:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 80005e2:	4b1b      	ldr	r3, [pc, #108]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005e4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005e8:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80005ea:	4b19      	ldr	r3, [pc, #100]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80005f0:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80005f2:	4b17      	ldr	r3, [pc, #92]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80005f8:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80005fa:	4b15      	ldr	r3, [pc, #84]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000600:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000602:	4b13      	ldr	r3, [pc, #76]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 8000604:	2200      	movs	r2, #0
 8000606:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000608:	4b11      	ldr	r3, [pc, #68]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 800060a:	2200      	movs	r2, #0
 800060c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800060e:	4810      	ldr	r0, [pc, #64]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 8000610:	f002 fde0 	bl	80031d4 <HAL_DMA_Init>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d001      	beq.n	800061e <HAL_ADC_MspInit+0x152>
    {
      Error_Handler();
 800061a:	f000 fcf9 	bl	8001010 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	4a0b      	ldr	r2, [pc, #44]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 8000622:	659a      	str	r2, [r3, #88]	@ 0x58
 8000624:	4a0a      	ldr	r2, [pc, #40]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 800062a:	2200      	movs	r2, #0
 800062c:	2100      	movs	r1, #0
 800062e:	207f      	movs	r0, #127	@ 0x7f
 8000630:	f002 fd23 	bl	800307a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8000634:	207f      	movs	r0, #127	@ 0x7f
 8000636:	f002 fd3a 	bl	80030ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800063a:	bf00      	nop
 800063c:	37e8      	adds	r7, #232	@ 0xe8
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	58026000 	.word	0x58026000
 8000648:	58024400 	.word	0x58024400
 800064c:	58021400 	.word	0x58021400
 8000650:	24000104 	.word	0x24000104
 8000654:	40020010 	.word	0x40020010

08000658 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800065e:	4b0d      	ldr	r3, [pc, #52]	@ (8000694 <MX_DMA_Init+0x3c>)
 8000660:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000664:	4a0b      	ldr	r2, [pc, #44]	@ (8000694 <MX_DMA_Init+0x3c>)
 8000666:	f043 0301 	orr.w	r3, r3, #1
 800066a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800066e:	4b09      	ldr	r3, [pc, #36]	@ (8000694 <MX_DMA_Init+0x3c>)
 8000670:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000674:	f003 0301 	and.w	r3, r3, #1
 8000678:	607b      	str	r3, [r7, #4]
 800067a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800067c:	2200      	movs	r2, #0
 800067e:	2100      	movs	r1, #0
 8000680:	200b      	movs	r0, #11
 8000682:	f002 fcfa 	bl	800307a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000686:	200b      	movs	r0, #11
 8000688:	f002 fd11 	bl	80030ae <HAL_NVIC_EnableIRQ>

}
 800068c:	bf00      	nop
 800068e:	3708      	adds	r7, #8
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	58024400 	.word	0x58024400

08000698 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800069c:	4b2e      	ldr	r3, [pc, #184]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 800069e:	4a2f      	ldr	r2, [pc, #188]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 80006a0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80006a2:	4b2d      	ldr	r3, [pc, #180]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80006a8:	4b2b      	ldr	r3, [pc, #172]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80006ae:	4b2a      	ldr	r3, [pc, #168]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006b0:	2201      	movs	r2, #1
 80006b2:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80006b4:	4b28      	ldr	r3, [pc, #160]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80006ba:	4b27      	ldr	r3, [pc, #156]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006bc:	2200      	movs	r2, #0
 80006be:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 12;
 80006c0:	4b25      	ldr	r3, [pc, #148]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006c2:	220c      	movs	r2, #12
 80006c4:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 80006c6:	4b24      	ldr	r3, [pc, #144]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006c8:	2202      	movs	r2, #2
 80006ca:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 80006cc:	4b22      	ldr	r3, [pc, #136]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006ce:	220d      	movs	r2, #13
 80006d0:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80006d2:	4b21      	ldr	r3, [pc, #132]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006d4:	2202      	movs	r2, #2
 80006d6:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 12;
 80006d8:	4b1f      	ldr	r3, [pc, #124]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006da:	220c      	movs	r2, #12
 80006dc:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80006de:	4b1e      	ldr	r3, [pc, #120]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006e0:	2201      	movs	r2, #1
 80006e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 80006e4:	4b1c      	ldr	r3, [pc, #112]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006e6:	220d      	movs	r2, #13
 80006e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 80006ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006ec:	2202      	movs	r2, #2
 80006ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80006f0:	4b19      	ldr	r3, [pc, #100]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 80006f6:	4b18      	ldr	r3, [pc, #96]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006f8:	2201      	movs	r2, #1
 80006fa:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80006fc:	4b16      	ldr	r3, [pc, #88]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006fe:	2200      	movs	r2, #0
 8000700:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 3;
 8000702:	4b15      	ldr	r3, [pc, #84]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000704:	2203      	movs	r2, #3
 8000706:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000708:	4b13      	ldr	r3, [pc, #76]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 800070a:	2204      	movs	r2, #4
 800070c:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 3;
 800070e:	4b12      	ldr	r3, [pc, #72]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000710:	2203      	movs	r2, #3
 8000712:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000714:	4b10      	ldr	r3, [pc, #64]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000716:	2204      	movs	r2, #4
 8000718:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 3;
 800071a:	4b0f      	ldr	r3, [pc, #60]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 800071c:	2203      	movs	r2, #3
 800071e:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000720:	4b0d      	ldr	r3, [pc, #52]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000722:	2204      	movs	r2, #4
 8000724:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 3;
 8000726:	4b0c      	ldr	r3, [pc, #48]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000728:	2203      	movs	r2, #3
 800072a:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 3;
 800072c:	4b0a      	ldr	r3, [pc, #40]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 800072e:	2203      	movs	r2, #3
 8000730:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 3;
 8000732:	4b09      	ldr	r3, [pc, #36]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000734:	2203      	movs	r2, #3
 8000736:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000738:	4b07      	ldr	r3, [pc, #28]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 800073a:	2200      	movs	r2, #0
 800073c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800073e:	4b06      	ldr	r3, [pc, #24]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000740:	2204      	movs	r2, #4
 8000742:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000744:	4804      	ldr	r0, [pc, #16]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000746:	f004 fa03 	bl	8004b50 <HAL_FDCAN_Init>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000750:	f000 fc5e 	bl	8001010 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}
 8000758:	2400017c 	.word	0x2400017c
 800075c:	4000a000 	.word	0x4000a000

08000760 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000764:	4b2f      	ldr	r3, [pc, #188]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000766:	4a30      	ldr	r2, [pc, #192]	@ (8000828 <MX_FDCAN2_Init+0xc8>)
 8000768:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800076a:	4b2e      	ldr	r3, [pc, #184]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000770:	4b2c      	ldr	r3, [pc, #176]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000772:	2200      	movs	r2, #0
 8000774:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8000776:	4b2b      	ldr	r3, [pc, #172]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000778:	2201      	movs	r2, #1
 800077a:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 800077c:	4b29      	ldr	r3, [pc, #164]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 800077e:	2200      	movs	r2, #0
 8000780:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000782:	4b28      	ldr	r3, [pc, #160]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000784:	2200      	movs	r2, #0
 8000786:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 12;
 8000788:	4b26      	ldr	r3, [pc, #152]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 800078a:	220c      	movs	r2, #12
 800078c:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 2;
 800078e:	4b25      	ldr	r3, [pc, #148]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000790:	2202      	movs	r2, #2
 8000792:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 13;
 8000794:	4b23      	ldr	r3, [pc, #140]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000796:	220d      	movs	r2, #13
 8000798:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 800079a:	4b22      	ldr	r3, [pc, #136]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 800079c:	2202      	movs	r2, #2
 800079e:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 12;
 80007a0:	4b20      	ldr	r3, [pc, #128]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007a2:	220c      	movs	r2, #12
 80007a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 80007a6:	4b1f      	ldr	r3, [pc, #124]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 80007ac:	4b1d      	ldr	r3, [pc, #116]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007ae:	220d      	movs	r2, #13
 80007b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 2;
 80007b2:	4b1c      	ldr	r3, [pc, #112]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007b4:	2202      	movs	r2, #2
 80007b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 1280;
 80007b8:	4b1a      	ldr	r3, [pc, #104]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007ba:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 80007be:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 80007c0:	4b18      	ldr	r3, [pc, #96]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007c2:	2201      	movs	r2, #1
 80007c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 80007c6:	4b17      	ldr	r3, [pc, #92]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 3;
 80007cc:	4b15      	ldr	r3, [pc, #84]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007ce:	2203      	movs	r2, #3
 80007d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80007d2:	4b14      	ldr	r3, [pc, #80]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007d4:	2204      	movs	r2, #4
 80007d6:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 3;
 80007d8:	4b12      	ldr	r3, [pc, #72]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007da:	2203      	movs	r2, #3
 80007dc:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80007de:	4b11      	ldr	r3, [pc, #68]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007e0:	2204      	movs	r2, #4
 80007e2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 3;
 80007e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007e6:	2203      	movs	r2, #3
 80007e8:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80007ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007ec:	2204      	movs	r2, #4
 80007ee:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 3;
 80007f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007f2:	2203      	movs	r2, #3
 80007f4:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 3;
 80007f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007f8:	2203      	movs	r2, #3
 80007fa:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 3;
 80007fc:	4b09      	ldr	r3, [pc, #36]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007fe:	2203      	movs	r2, #3
 8000800:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000802:	4b08      	ldr	r3, [pc, #32]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000804:	2200      	movs	r2, #0
 8000806:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000808:	4b06      	ldr	r3, [pc, #24]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 800080a:	2204      	movs	r2, #4
 800080c:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 800080e:	4805      	ldr	r0, [pc, #20]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000810:	f004 f99e 	bl	8004b50 <HAL_FDCAN_Init>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_FDCAN2_Init+0xbe>
  {
    Error_Handler();
 800081a:	f000 fbf9 	bl	8001010 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 800081e:	bf00      	nop
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	2400021c 	.word	0x2400021c
 8000828:	4000a400 	.word	0x4000a400

0800082c <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b0ba      	sub	sp, #232	@ 0xe8
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000834:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000838:	2200      	movs	r2, #0
 800083a:	601a      	str	r2, [r3, #0]
 800083c:	605a      	str	r2, [r3, #4]
 800083e:	609a      	str	r2, [r3, #8]
 8000840:	60da      	str	r2, [r3, #12]
 8000842:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000844:	f107 0318 	add.w	r3, r7, #24
 8000848:	22b8      	movs	r2, #184	@ 0xb8
 800084a:	2100      	movs	r1, #0
 800084c:	4618      	mov	r0, r3
 800084e:	f009 f8a9 	bl	80099a4 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4a73      	ldr	r2, [pc, #460]	@ (8000a24 <HAL_FDCAN_MspInit+0x1f8>)
 8000858:	4293      	cmp	r3, r2
 800085a:	d16d      	bne.n	8000938 <HAL_FDCAN_MspInit+0x10c>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800085c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000860:	f04f 0300 	mov.w	r3, #0
 8000864:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000868:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800086c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000870:	f107 0318 	add.w	r3, r7, #24
 8000874:	4618      	mov	r0, r3
 8000876:	f006 fc8d 	bl	8007194 <HAL_RCCEx_PeriphCLKConfig>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000880:	f000 fbc6 	bl	8001010 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000884:	4b68      	ldr	r3, [pc, #416]	@ (8000a28 <HAL_FDCAN_MspInit+0x1fc>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	3301      	adds	r3, #1
 800088a:	4a67      	ldr	r2, [pc, #412]	@ (8000a28 <HAL_FDCAN_MspInit+0x1fc>)
 800088c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800088e:	4b66      	ldr	r3, [pc, #408]	@ (8000a28 <HAL_FDCAN_MspInit+0x1fc>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	2b01      	cmp	r3, #1
 8000894:	d10e      	bne.n	80008b4 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000896:	4b65      	ldr	r3, [pc, #404]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 8000898:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800089c:	4a63      	ldr	r2, [pc, #396]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 800089e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80008a2:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80008a6:	4b61      	ldr	r3, [pc, #388]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 80008a8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80008ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80008b0:	617b      	str	r3, [r7, #20]
 80008b2:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80008b4:	4b5d      	ldr	r3, [pc, #372]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 80008b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008ba:	4a5c      	ldr	r2, [pc, #368]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 80008bc:	f043 0308 	orr.w	r3, r3, #8
 80008c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008c4:	4b59      	ldr	r3, [pc, #356]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 80008c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008ca:	f003 0308 	and.w	r3, r3, #8
 80008ce:	613b      	str	r3, [r7, #16]
 80008d0:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80008d2:	2301      	movs	r3, #1
 80008d4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d8:	2302      	movs	r3, #2
 80008da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008de:	2301      	movs	r3, #1
 80008e0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e4:	2300      	movs	r3, #0
 80008e6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80008ea:	2309      	movs	r3, #9
 80008ec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008f0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80008f4:	4619      	mov	r1, r3
 80008f6:	484e      	ldr	r0, [pc, #312]	@ (8000a30 <HAL_FDCAN_MspInit+0x204>)
 80008f8:	f005 fb1a 	bl	8005f30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80008fc:	2302      	movs	r3, #2
 80008fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000902:	2302      	movs	r3, #2
 8000904:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000908:	2300      	movs	r3, #0
 800090a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090e:	2300      	movs	r3, #0
 8000910:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000914:	2309      	movs	r3, #9
 8000916:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800091a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800091e:	4619      	mov	r1, r3
 8000920:	4843      	ldr	r0, [pc, #268]	@ (8000a30 <HAL_FDCAN_MspInit+0x204>)
 8000922:	f005 fb05 	bl	8005f30 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000926:	2200      	movs	r2, #0
 8000928:	2100      	movs	r1, #0
 800092a:	2013      	movs	r0, #19
 800092c:	f002 fba5 	bl	800307a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000930:	2013      	movs	r0, #19
 8000932:	f002 fbbc 	bl	80030ae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8000936:	e071      	b.n	8000a1c <HAL_FDCAN_MspInit+0x1f0>
  else if(fdcanHandle->Instance==FDCAN2)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a3d      	ldr	r2, [pc, #244]	@ (8000a34 <HAL_FDCAN_MspInit+0x208>)
 800093e:	4293      	cmp	r3, r2
 8000940:	d16c      	bne.n	8000a1c <HAL_FDCAN_MspInit+0x1f0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000942:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000946:	f04f 0300 	mov.w	r3, #0
 800094a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800094e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000952:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000956:	f107 0318 	add.w	r3, r7, #24
 800095a:	4618      	mov	r0, r3
 800095c:	f006 fc1a 	bl	8007194 <HAL_RCCEx_PeriphCLKConfig>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <HAL_FDCAN_MspInit+0x13e>
      Error_Handler();
 8000966:	f000 fb53 	bl	8001010 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800096a:	4b2f      	ldr	r3, [pc, #188]	@ (8000a28 <HAL_FDCAN_MspInit+0x1fc>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	3301      	adds	r3, #1
 8000970:	4a2d      	ldr	r2, [pc, #180]	@ (8000a28 <HAL_FDCAN_MspInit+0x1fc>)
 8000972:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000974:	4b2c      	ldr	r3, [pc, #176]	@ (8000a28 <HAL_FDCAN_MspInit+0x1fc>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	2b01      	cmp	r3, #1
 800097a:	d10e      	bne.n	800099a <HAL_FDCAN_MspInit+0x16e>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800097c:	4b2b      	ldr	r3, [pc, #172]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 800097e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000982:	4a2a      	ldr	r2, [pc, #168]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 8000984:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000988:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800098c:	4b27      	ldr	r3, [pc, #156]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 800098e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000992:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000996:	60fb      	str	r3, [r7, #12]
 8000998:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800099a:	4b24      	ldr	r3, [pc, #144]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 800099c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a0:	4a22      	ldr	r2, [pc, #136]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 80009a2:	f043 0302 	orr.w	r3, r3, #2
 80009a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009aa:	4b20      	ldr	r3, [pc, #128]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 80009ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009b0:	f003 0302 	and.w	r3, r3, #2
 80009b4:	60bb      	str	r3, [r7, #8]
 80009b6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80009b8:	2320      	movs	r3, #32
 80009ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009be:	2302      	movs	r3, #2
 80009c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009c4:	2301      	movs	r3, #1
 80009c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ca:	2300      	movs	r3, #0
 80009cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80009d0:	2309      	movs	r3, #9
 80009d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009d6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80009da:	4619      	mov	r1, r3
 80009dc:	4816      	ldr	r0, [pc, #88]	@ (8000a38 <HAL_FDCAN_MspInit+0x20c>)
 80009de:	f005 faa7 	bl	8005f30 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80009e2:	2340      	movs	r3, #64	@ 0x40
 80009e4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e8:	2302      	movs	r3, #2
 80009ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ee:	2300      	movs	r3, #0
 80009f0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f4:	2300      	movs	r3, #0
 80009f6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80009fa:	2309      	movs	r3, #9
 80009fc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a00:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000a04:	4619      	mov	r1, r3
 8000a06:	480c      	ldr	r0, [pc, #48]	@ (8000a38 <HAL_FDCAN_MspInit+0x20c>)
 8000a08:	f005 fa92 	bl	8005f30 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	2100      	movs	r1, #0
 8000a10:	2014      	movs	r0, #20
 8000a12:	f002 fb32 	bl	800307a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8000a16:	2014      	movs	r0, #20
 8000a18:	f002 fb49 	bl	80030ae <HAL_NVIC_EnableIRQ>
}
 8000a1c:	bf00      	nop
 8000a1e:	37e8      	adds	r7, #232	@ 0xe8
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	4000a000 	.word	0x4000a000
 8000a28:	240002bc 	.word	0x240002bc
 8000a2c:	58024400 	.word	0x58024400
 8000a30:	58020c00 	.word	0x58020c00
 8000a34:	4000a400 	.word	0x4000a400
 8000a38:	58020400 	.word	0x58020400

08000a3c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b08a      	sub	sp, #40	@ 0x28
 8000a40:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a42:	f107 0314 	add.w	r3, r7, #20
 8000a46:	2200      	movs	r2, #0
 8000a48:	601a      	str	r2, [r3, #0]
 8000a4a:	605a      	str	r2, [r3, #4]
 8000a4c:	609a      	str	r2, [r3, #8]
 8000a4e:	60da      	str	r2, [r3, #12]
 8000a50:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a52:	4b2d      	ldr	r3, [pc, #180]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000a54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a58:	4a2b      	ldr	r2, [pc, #172]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000a5a:	f043 0320 	orr.w	r3, r3, #32
 8000a5e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a62:	4b29      	ldr	r3, [pc, #164]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000a64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a68:	f003 0320 	and.w	r3, r3, #32
 8000a6c:	613b      	str	r3, [r7, #16]
 8000a6e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a70:	4b25      	ldr	r3, [pc, #148]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000a72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a76:	4a24      	ldr	r2, [pc, #144]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000a78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a7c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a80:	4b21      	ldr	r3, [pc, #132]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000a82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a8a:	60fb      	str	r3, [r7, #12]
 8000a8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a8e:	4b1e      	ldr	r3, [pc, #120]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000a90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a94:	4a1c      	ldr	r2, [pc, #112]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000a96:	f043 0304 	orr.w	r3, r3, #4
 8000a9a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a9e:	4b1a      	ldr	r3, [pc, #104]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000aa0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aa4:	f003 0304 	and.w	r3, r3, #4
 8000aa8:	60bb      	str	r3, [r7, #8]
 8000aaa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aac:	4b16      	ldr	r3, [pc, #88]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000aae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ab2:	4a15      	ldr	r2, [pc, #84]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000ab4:	f043 0308 	orr.w	r3, r3, #8
 8000ab8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000abc:	4b12      	ldr	r3, [pc, #72]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000abe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ac2:	f003 0308 	and.w	r3, r3, #8
 8000ac6:	607b      	str	r3, [r7, #4]
 8000ac8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aca:	4b0f      	ldr	r3, [pc, #60]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000acc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ad0:	4a0d      	ldr	r2, [pc, #52]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000ad2:	f043 0302 	orr.w	r3, r3, #2
 8000ad6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ada:	4b0b      	ldr	r3, [pc, #44]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000adc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ae0:	f003 0302 	and.w	r3, r3, #2
 8000ae4:	603b      	str	r3, [r7, #0]
 8000ae6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PF0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ae8:	2301      	movs	r3, #1
 8000aea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aec:	2300      	movs	r3, #0
 8000aee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af0:	2300      	movs	r3, #0
 8000af2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000af4:	f107 0314 	add.w	r3, r7, #20
 8000af8:	4619      	mov	r1, r3
 8000afa:	4804      	ldr	r0, [pc, #16]	@ (8000b0c <MX_GPIO_Init+0xd0>)
 8000afc:	f005 fa18 	bl	8005f30 <HAL_GPIO_Init>

}
 8000b00:	bf00      	nop
 8000b02:	3728      	adds	r7, #40	@ 0x28
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	58024400 	.word	0x58024400
 8000b0c:	58021400 	.word	0x58021400

08000b10 <HAL_ADC_ConvCpltCallback>:
volatile uint32_t fdcan_psr_register = 0;      /* Protocol Status Register */
volatile uint32_t fdcan_cccr_register = 0;     /* Control and Configuration Register */
volatile uint32_t fdcan_ecr_register = 0;      /* Error Counter Register */
volatile uint32_t fdcan_txfqs_register = 0;    /* TX FIFO/Queue Status Register */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
	voltage_values[0] = (ADC_VAL[0]/4095.0)*3.3; // CHANNEL 0: APPS1 (0 - 2.4V)
 8000b18:	4b23      	ldr	r3, [pc, #140]	@ (8000ba8 <HAL_ADC_ConvCpltCallback+0x98>)
 8000b1a:	881b      	ldrh	r3, [r3, #0]
 8000b1c:	ee07 3a90 	vmov	s15, r3
 8000b20:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000b24:	ed9f 5b1c 	vldr	d5, [pc, #112]	@ 8000b98 <HAL_ADC_ConvCpltCallback+0x88>
 8000b28:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b2c:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 8000ba0 <HAL_ADC_ConvCpltCallback+0x90>
 8000b30:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b34:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b38:	4b1c      	ldr	r3, [pc, #112]	@ (8000bac <HAL_ADC_ConvCpltCallback+0x9c>)
 8000b3a:	edc3 7a00 	vstr	s15, [r3]
	voltage_values[1] = (ADC_VAL[1]/4095.0)*3.3; // CHANNEL 6: APPS2 (0 - 3.3V)
 8000b3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ba8 <HAL_ADC_ConvCpltCallback+0x98>)
 8000b40:	885b      	ldrh	r3, [r3, #2]
 8000b42:	ee07 3a90 	vmov	s15, r3
 8000b46:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000b4a:	ed9f 5b13 	vldr	d5, [pc, #76]	@ 8000b98 <HAL_ADC_ConvCpltCallback+0x88>
 8000b4e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b52:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8000ba0 <HAL_ADC_ConvCpltCallback+0x90>
 8000b56:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b5a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b5e:	4b13      	ldr	r3, [pc, #76]	@ (8000bac <HAL_ADC_ConvCpltCallback+0x9c>)
 8000b60:	edc3 7a01 	vstr	s15, [r3, #4]
	voltage_values[2] = (ADC_VAL[2]/4095.0)*3.3; // CHANNEL 7: BSE (0 - 3.3V)
 8000b64:	4b10      	ldr	r3, [pc, #64]	@ (8000ba8 <HAL_ADC_ConvCpltCallback+0x98>)
 8000b66:	889b      	ldrh	r3, [r3, #4]
 8000b68:	ee07 3a90 	vmov	s15, r3
 8000b6c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000b70:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 8000b98 <HAL_ADC_ConvCpltCallback+0x88>
 8000b74:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b78:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 8000ba0 <HAL_ADC_ConvCpltCallback+0x90>
 8000b7c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b80:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b84:	4b09      	ldr	r3, [pc, #36]	@ (8000bac <HAL_ADC_ConvCpltCallback+0x9c>)
 8000b86:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8000b8a:	bf00      	nop
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop
 8000b98:	00000000 	.word	0x00000000
 8000b9c:	40affe00 	.word	0x40affe00
 8000ba0:	66666666 	.word	0x66666666
 8000ba4:	400a6666 	.word	0x400a6666
 8000ba8:	240002c0 	.word	0x240002c0
 8000bac:	240002c8 	.word	0x240002c8

08000bb0 <HAL_FDCAN_RxFifo0Callback>:

// FDCAN1 Callback (matches BMS logic)
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8000bb0:	b5b0      	push	{r4, r5, r7, lr}
 8000bb2:	b090      	sub	sp, #64	@ 0x40
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	6039      	str	r1, [r7, #0]
	debug1_cb++;
 8000bba:	4b2c      	ldr	r3, [pc, #176]	@ (8000c6c <HAL_FDCAN_RxFifo0Callback+0xbc>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	4a2a      	ldr	r2, [pc, #168]	@ (8000c6c <HAL_FDCAN_RxFifo0Callback+0xbc>)
 8000bc2:	6013      	str	r3, [r2, #0]
	if (RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE)
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	f003 0301 	and.w	r3, r3, #1
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d04a      	beq.n	8000c64 <HAL_FDCAN_RxFifo0Callback+0xb4>
	{
		FDCAN_RxHeaderTypeDef localRxHeader;
		uint8_t localRxData[8];

		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &localRxHeader, localRxData) != HAL_OK)
 8000bce:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000bd2:	f107 0208 	add.w	r2, r7, #8
 8000bd6:	2140      	movs	r1, #64	@ 0x40
 8000bd8:	6878      	ldr	r0, [r7, #4]
 8000bda:	f004 fac1 	bl	8005160 <HAL_FDCAN_GetRxMessage>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d005      	beq.n	8000bf0 <HAL_FDCAN_RxFifo0Callback+0x40>
		{
			fdcan_rx_error_count++;
 8000be4:	4b22      	ldr	r3, [pc, #136]	@ (8000c70 <HAL_FDCAN_RxFifo0Callback+0xc0>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	3301      	adds	r3, #1
 8000bea:	4a21      	ldr	r2, [pc, #132]	@ (8000c70 <HAL_FDCAN_RxFifo0Callback+0xc0>)
 8000bec:	6013      	str	r3, [r2, #0]
 8000bee:	e039      	b.n	8000c64 <HAL_FDCAN_RxFifo0Callback+0xb4>
			return;
		}

		/* Store received data for debugging */
		fdcan_rx_count++;
 8000bf0:	4b20      	ldr	r3, [pc, #128]	@ (8000c74 <HAL_FDCAN_RxFifo0Callback+0xc4>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	4a1f      	ldr	r2, [pc, #124]	@ (8000c74 <HAL_FDCAN_RxFifo0Callback+0xc4>)
 8000bf8:	6013      	str	r3, [r2, #0]
		fdcan_last_rx_id = localRxHeader.Identifier;
 8000bfa:	68bb      	ldr	r3, [r7, #8]
 8000bfc:	4a1e      	ldr	r2, [pc, #120]	@ (8000c78 <HAL_FDCAN_RxFifo0Callback+0xc8>)
 8000bfe:	6013      	str	r3, [r2, #0]
		for (int i = 0; i < 8; i++) {
 8000c00:	2300      	movs	r3, #0
 8000c02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000c04:	e00c      	b.n	8000c20 <HAL_FDCAN_RxFifo0Callback+0x70>
			fdcan_last_rx_data[i] = localRxData[i];
 8000c06:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8000c0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c0c:	4413      	add	r3, r2
 8000c0e:	7819      	ldrb	r1, [r3, #0]
 8000c10:	4a1a      	ldr	r2, [pc, #104]	@ (8000c7c <HAL_FDCAN_RxFifo0Callback+0xcc>)
 8000c12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c14:	4413      	add	r3, r2
 8000c16:	460a      	mov	r2, r1
 8000c18:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 8; i++) {
 8000c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000c20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c22:	2b07      	cmp	r3, #7
 8000c24:	ddef      	ble.n	8000c06 <HAL_FDCAN_RxFifo0Callback+0x56>
		}

		/* Also copy to global RxData/RxHeader for debugger visibility */
		RxHeader1 = localRxHeader;
 8000c26:	4b16      	ldr	r3, [pc, #88]	@ (8000c80 <HAL_FDCAN_RxFifo0Callback+0xd0>)
 8000c28:	461d      	mov	r5, r3
 8000c2a:	f107 0408 	add.w	r4, r7, #8
 8000c2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c30:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c32:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c34:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c36:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000c3a:	e885 0003 	stmia.w	r5, {r0, r1}
		for (int i = 0; i < 8; i++) {
 8000c3e:	2300      	movs	r3, #0
 8000c40:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000c42:	e00c      	b.n	8000c5e <HAL_FDCAN_RxFifo0Callback+0xae>
			RxData1[i] = localRxData[i];
 8000c44:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8000c48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000c4a:	4413      	add	r3, r2
 8000c4c:	7819      	ldrb	r1, [r3, #0]
 8000c4e:	4a0d      	ldr	r2, [pc, #52]	@ (8000c84 <HAL_FDCAN_RxFifo0Callback+0xd4>)
 8000c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000c52:	4413      	add	r3, r2
 8000c54:	460a      	mov	r2, r1
 8000c56:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 8; i++) {
 8000c58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000c5a:	3301      	adds	r3, #1
 8000c5c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000c5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000c60:	2b07      	cmp	r3, #7
 8000c62:	ddef      	ble.n	8000c44 <HAL_FDCAN_RxFifo0Callback+0x94>
		}

		/* Echo is disabled in both test modes */
	}
}
 8000c64:	3740      	adds	r7, #64	@ 0x40
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bdb0      	pop	{r4, r5, r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	240002d8 	.word	0x240002d8
 8000c70:	24000388 	.word	0x24000388
 8000c74:	24000378 	.word	0x24000378
 8000c78:	2400037c 	.word	0x2400037c
 8000c7c:	24000380 	.word	0x24000380
 8000c80:	24000304 	.word	0x24000304
 8000c84:	24000000 	.word	0x24000000

08000c88 <HAL_FDCAN_RxFifo1Callback>:

// FDCAN2 Callback
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
 8000c90:	6039      	str	r1, [r7, #0]
	debug2_cb++;
 8000c92:	4b16      	ldr	r3, [pc, #88]	@ (8000cec <HAL_FDCAN_RxFifo1Callback+0x64>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	3301      	adds	r3, #1
 8000c98:	4a14      	ldr	r2, [pc, #80]	@ (8000cec <HAL_FDCAN_RxFifo1Callback+0x64>)
 8000c9a:	6013      	str	r3, [r2, #0]
  if((RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) != RESET)
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	f003 0310 	and.w	r3, r3, #16
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d01e      	beq.n	8000ce4 <HAL_FDCAN_RxFifo1Callback+0x5c>
  {
    /* Retreive Rx messages from RX FIFO0 */
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO1, &RxHeader2, RxData2) != HAL_OK) {
 8000ca6:	4b12      	ldr	r3, [pc, #72]	@ (8000cf0 <HAL_FDCAN_RxFifo1Callback+0x68>)
 8000ca8:	4a12      	ldr	r2, [pc, #72]	@ (8000cf4 <HAL_FDCAN_RxFifo1Callback+0x6c>)
 8000caa:	2141      	movs	r1, #65	@ 0x41
 8000cac:	6878      	ldr	r0, [r7, #4]
 8000cae:	f004 fa57 	bl	8005160 <HAL_FDCAN_GetRxMessage>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <HAL_FDCAN_RxFifo1Callback+0x34>
    /* Reception Error */
    	Error_Handler();
 8000cb8:	f000 f9aa 	bl	8001010 <Error_Handler>
    }

	sprintf ((char *)TxData2, "FDCAN2TX %d", indx++);
 8000cbc:	4b0e      	ldr	r3, [pc, #56]	@ (8000cf8 <HAL_FDCAN_RxFifo1Callback+0x70>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	1c5a      	adds	r2, r3, #1
 8000cc2:	490d      	ldr	r1, [pc, #52]	@ (8000cf8 <HAL_FDCAN_RxFifo1Callback+0x70>)
 8000cc4:	600a      	str	r2, [r1, #0]
 8000cc6:	461a      	mov	r2, r3
 8000cc8:	490c      	ldr	r1, [pc, #48]	@ (8000cfc <HAL_FDCAN_RxFifo1Callback+0x74>)
 8000cca:	480d      	ldr	r0, [pc, #52]	@ (8000d00 <HAL_FDCAN_RxFifo1Callback+0x78>)
 8000ccc:	f008 fe48 	bl	8009960 <siprintf>
	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader2, TxData2)!= HAL_OK) {
 8000cd0:	4a0b      	ldr	r2, [pc, #44]	@ (8000d00 <HAL_FDCAN_RxFifo1Callback+0x78>)
 8000cd2:	490c      	ldr	r1, [pc, #48]	@ (8000d04 <HAL_FDCAN_RxFifo1Callback+0x7c>)
 8000cd4:	480c      	ldr	r0, [pc, #48]	@ (8000d08 <HAL_FDCAN_RxFifo1Callback+0x80>)
 8000cd6:	f004 f9e7 	bl	80050a8 <HAL_FDCAN_AddMessageToTxFifoQ>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <HAL_FDCAN_RxFifo1Callback+0x5c>
		Error_Handler();
 8000ce0:	f000 f996 	bl	8001010 <Error_Handler>
	}
  }
}
 8000ce4:	bf00      	nop
 8000ce6:	3708      	adds	r7, #8
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	240002dc 	.word	0x240002dc
 8000cf0:	24000010 	.word	0x24000010
 8000cf4:	24000350 	.word	0x24000350
 8000cf8:	240002d4 	.word	0x240002d4
 8000cfc:	0800a2b8 	.word	0x0800a2b8
 8000d00:	24000008 	.word	0x24000008
 8000d04:	2400032c 	.word	0x2400032c
 8000d08:	2400021c 	.word	0x2400021c

08000d0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b092      	sub	sp, #72	@ 0x48
 8000d10:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000d12:	f000 f951 	bl	8000fb8 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d16:	f000 fafd 	bl	8001314 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d1a:	f000 f8df 	bl	8000edc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d1e:	f7ff fe8d 	bl	8000a3c <MX_GPIO_Init>
  MX_DMA_Init();
 8000d22:	f7ff fc99 	bl	8000658 <MX_DMA_Init>
  MX_ADC3_Init();
 8000d26:	f7ff fb43 	bl	80003b0 <MX_ADC3_Init>
  MX_FDCAN1_Init();
 8000d2a:	f7ff fcb5 	bl	8000698 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8000d2e:	f7ff fd17 	bl	8000760 <MX_FDCAN2_Init>
  /* USER CODE BEGIN 2 */

  // FDCAN1 FILTER SETUP
  FDCAN_FilterTypeDef sFilterConfig_1 = {0};
 8000d32:	f107 0320 	add.w	r3, r7, #32
 8000d36:	2220      	movs	r2, #32
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f008 fe32 	bl	80099a4 <memset>
  sFilterConfig_1.IdType = FDCAN_STANDARD_ID;
 8000d40:	2300      	movs	r3, #0
 8000d42:	623b      	str	r3, [r7, #32]
  sFilterConfig_1.FilterIndex = 0;
 8000d44:	2300      	movs	r3, #0
 8000d46:	627b      	str	r3, [r7, #36]	@ 0x24
  sFilterConfig_1.FilterType = FDCAN_FILTER_RANGE;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sFilterConfig_1.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sFilterConfig_1.FilterID1 = 0x000;
 8000d50:	2300      	movs	r3, #0
 8000d52:	633b      	str	r3, [r7, #48]	@ 0x30
  sFilterConfig_1.FilterID2 = 0x7FF;
 8000d54:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000d58:	637b      	str	r3, [r7, #52]	@ 0x34
  sFilterConfig_1.RxBufferIndex = 0;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig_1) != HAL_OK)
 8000d5e:	f107 0320 	add.w	r3, r7, #32
 8000d62:	4619      	mov	r1, r3
 8000d64:	4855      	ldr	r0, [pc, #340]	@ (8000ebc <main+0x1b0>)
 8000d66:	f004 f8d1 	bl	8004f0c <HAL_FDCAN_ConfigFilter>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d001      	beq.n	8000d74 <main+0x68>
  {
    /* Filter configuration Error */
    Error_Handler();
 8000d70:	f000 f94e 	bl	8001010 <Error_Handler>
  }

  // FDCAN2 FILTER SETUP
  FDCAN_FilterTypeDef sFilterConfig_2 = {0};
 8000d74:	463b      	mov	r3, r7
 8000d76:	2220      	movs	r2, #32
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f008 fe12 	bl	80099a4 <memset>
  sFilterConfig_2.IdType = FDCAN_STANDARD_ID;
 8000d80:	2300      	movs	r3, #0
 8000d82:	603b      	str	r3, [r7, #0]
  sFilterConfig_2.FilterIndex = 0;
 8000d84:	2300      	movs	r3, #0
 8000d86:	607b      	str	r3, [r7, #4]
  sFilterConfig_2.FilterType = FDCAN_FILTER_RANGE;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	60bb      	str	r3, [r7, #8]
  sFilterConfig_2.FilterConfig = FDCAN_FILTER_TO_RXFIFO1;
 8000d8c:	2302      	movs	r3, #2
 8000d8e:	60fb      	str	r3, [r7, #12]
  sFilterConfig_2.FilterID1 = 0x000;
 8000d90:	2300      	movs	r3, #0
 8000d92:	613b      	str	r3, [r7, #16]
  sFilterConfig_2.FilterID2 = 0x7FF;
 8000d94:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000d98:	617b      	str	r3, [r7, #20]
  sFilterConfig_2.RxBufferIndex = 0;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	61bb      	str	r3, [r7, #24]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig_2) != HAL_OK)
 8000d9e:	463b      	mov	r3, r7
 8000da0:	4619      	mov	r1, r3
 8000da2:	4847      	ldr	r0, [pc, #284]	@ (8000ec0 <main+0x1b4>)
 8000da4:	f004 f8b2 	bl	8004f0c <HAL_FDCAN_ConfigFilter>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <main+0xa6>
  {
    /* Filter configuration Error */
    Error_Handler();
 8000dae:	f000 f92f 	bl	8001010 <Error_Handler>
  }
  // Configure FDCAN2 Global Filter - Accept All
  if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan2,
 8000db2:	2300      	movs	r3, #0
 8000db4:	9300      	str	r3, [sp, #0]
 8000db6:	2300      	movs	r3, #0
 8000db8:	2202      	movs	r2, #2
 8000dba:	2101      	movs	r1, #1
 8000dbc:	4840      	ldr	r0, [pc, #256]	@ (8000ec0 <main+0x1b4>)
 8000dbe:	f004 f91b 	bl	8004ff8 <HAL_FDCAN_ConfigGlobalFilter>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <main+0xc0>
                                    FDCAN_ACCEPT_IN_RX_FIFO1,  // Accept ALL standard IDs to FIFO1
                                    FDCAN_REJECT,              // Reject extended IDs (not used)
                                    DISABLE,
                                    DISABLE) != HAL_OK) {
    Error_Handler();
 8000dc8:	f000 f922 	bl	8001010 <Error_Handler>
  }

  // Start FDCAN1
  if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK) {
 8000dcc:	483b      	ldr	r0, [pc, #236]	@ (8000ebc <main+0x1b0>)
 8000dce:	f004 f940 	bl	8005052 <HAL_FDCAN_Start>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <main+0xd0>
	  Error_Handler();
 8000dd8:	f000 f91a 	bl	8001010 <Error_Handler>
  }

  // Start FDCAN2
  if(HAL_FDCAN_Start(&hfdcan2)!= HAL_OK) {
 8000ddc:	4838      	ldr	r0, [pc, #224]	@ (8000ec0 <main+0x1b4>)
 8000dde:	f004 f938 	bl	8005052 <HAL_FDCAN_Start>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <main+0xe0>
	  Error_Handler();
 8000de8:	f000 f912 	bl	8001010 <Error_Handler>
  }

  // Activate the notification for new data in FIFO0 for FDCAN1
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8000dec:	2200      	movs	r2, #0
 8000dee:	2101      	movs	r1, #1
 8000df0:	4832      	ldr	r0, [pc, #200]	@ (8000ebc <main+0x1b0>)
 8000df2:	f004 fb21 	bl	8005438 <HAL_FDCAN_ActivateNotification>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <main+0xf4>
	  /* Notification Error */
	  Error_Handler();
 8000dfc:	f000 f908 	bl	8001010 <Error_Handler>
  }

  // Activate the notification for new data in FIFO1 for FDCAN2
  if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK)
 8000e00:	2200      	movs	r2, #0
 8000e02:	2110      	movs	r1, #16
 8000e04:	482e      	ldr	r0, [pc, #184]	@ (8000ec0 <main+0x1b4>)
 8000e06:	f004 fb17 	bl	8005438 <HAL_FDCAN_ActivateNotification>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d001      	beq.n	8000e14 <main+0x108>
  {
	  /* Notification Error */
	  Error_Handler();
 8000e10:	f000 f8fe 	bl	8001010 <Error_Handler>
  }

  // Configure TX Header for FDCAN1
  TxHeader1.Identifier = 0x676;  /* VCU ID: 0x676 (alternating 6 and 7 in hex pattern) */
 8000e14:	4b2b      	ldr	r3, [pc, #172]	@ (8000ec4 <main+0x1b8>)
 8000e16:	f240 6276 	movw	r2, #1654	@ 0x676
 8000e1a:	601a      	str	r2, [r3, #0]
  TxHeader1.IdType = FDCAN_STANDARD_ID;
 8000e1c:	4b29      	ldr	r3, [pc, #164]	@ (8000ec4 <main+0x1b8>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	605a      	str	r2, [r3, #4]
  TxHeader1.TxFrameType = FDCAN_DATA_FRAME;
 8000e22:	4b28      	ldr	r3, [pc, #160]	@ (8000ec4 <main+0x1b8>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	609a      	str	r2, [r3, #8]
  TxHeader1.DataLength = FDCAN_DLC_BYTES_8;
 8000e28:	4b26      	ldr	r3, [pc, #152]	@ (8000ec4 <main+0x1b8>)
 8000e2a:	2208      	movs	r2, #8
 8000e2c:	60da      	str	r2, [r3, #12]
  TxHeader1.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000e2e:	4b25      	ldr	r3, [pc, #148]	@ (8000ec4 <main+0x1b8>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	611a      	str	r2, [r3, #16]
  TxHeader1.BitRateSwitch = FDCAN_BRS_OFF;
 8000e34:	4b23      	ldr	r3, [pc, #140]	@ (8000ec4 <main+0x1b8>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	615a      	str	r2, [r3, #20]
  TxHeader1.FDFormat = FDCAN_CLASSIC_CAN;
 8000e3a:	4b22      	ldr	r3, [pc, #136]	@ (8000ec4 <main+0x1b8>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	619a      	str	r2, [r3, #24]
  TxHeader1.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
 8000e40:	4b20      	ldr	r3, [pc, #128]	@ (8000ec4 <main+0x1b8>)
 8000e42:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000e46:	61da      	str	r2, [r3, #28]
  TxHeader1.MessageMarker = 0;
 8000e48:	4b1e      	ldr	r3, [pc, #120]	@ (8000ec4 <main+0x1b8>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	621a      	str	r2, [r3, #32]

  // Configure TX Header for FDCAN2
  TxHeader2.Identifier = 0x22;
 8000e4e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ec8 <main+0x1bc>)
 8000e50:	2222      	movs	r2, #34	@ 0x22
 8000e52:	601a      	str	r2, [r3, #0]
  TxHeader2.IdType = FDCAN_STANDARD_ID;
 8000e54:	4b1c      	ldr	r3, [pc, #112]	@ (8000ec8 <main+0x1bc>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	605a      	str	r2, [r3, #4]
  TxHeader2.TxFrameType = FDCAN_DATA_FRAME;
 8000e5a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ec8 <main+0x1bc>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	609a      	str	r2, [r3, #8]
  TxHeader2.DataLength = FDCAN_DLC_BYTES_8;
 8000e60:	4b19      	ldr	r3, [pc, #100]	@ (8000ec8 <main+0x1bc>)
 8000e62:	2208      	movs	r2, #8
 8000e64:	60da      	str	r2, [r3, #12]
  TxHeader2.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000e66:	4b18      	ldr	r3, [pc, #96]	@ (8000ec8 <main+0x1bc>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	611a      	str	r2, [r3, #16]
  TxHeader2.BitRateSwitch = FDCAN_BRS_OFF;
 8000e6c:	4b16      	ldr	r3, [pc, #88]	@ (8000ec8 <main+0x1bc>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	615a      	str	r2, [r3, #20]
  TxHeader2.FDFormat = FDCAN_CLASSIC_CAN;
 8000e72:	4b15      	ldr	r3, [pc, #84]	@ (8000ec8 <main+0x1bc>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	619a      	str	r2, [r3, #24]
  TxHeader2.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
 8000e78:	4b13      	ldr	r3, [pc, #76]	@ (8000ec8 <main+0x1bc>)
 8000e7a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000e7e:	61da      	str	r2, [r3, #28]
  TxHeader2.MessageMarker = 0;
 8000e80:	4b11      	ldr	r3, [pc, #68]	@ (8000ec8 <main+0x1bc>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	621a      	str	r2, [r3, #32]
	  HAL_Delay(1000);
#else
	  /* ========== VCU RECEIVE MODE ========== */
	  /* VCU receives messages from BMS (ID 0x696) */
	  /* Check fdcan_rx_count, fdcan_last_rx_data[], fdcan_last_rx_id in debugger */
	  HAL_Delay(1000);
 8000e86:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000e8a:	f000 fad5 	bl	8001438 <HAL_Delay>
#endif

	  /* Read status registers for debugging (common to both modes) */
	  fdcan_psr_register = hfdcan1.Instance->PSR;     /* Protocol Status */
 8000e8e:	4b0b      	ldr	r3, [pc, #44]	@ (8000ebc <main+0x1b0>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e94:	4a0d      	ldr	r2, [pc, #52]	@ (8000ecc <main+0x1c0>)
 8000e96:	6013      	str	r3, [r2, #0]
	  fdcan_ecr_register = hfdcan1.Instance->ECR;     /* Error Counters */
 8000e98:	4b08      	ldr	r3, [pc, #32]	@ (8000ebc <main+0x1b0>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e9e:	4a0c      	ldr	r2, [pc, #48]	@ (8000ed0 <main+0x1c4>)
 8000ea0:	6013      	str	r3, [r2, #0]
	  fdcan_cccr_register = hfdcan1.Instance->CCCR;   /* Control Register */
 8000ea2:	4b06      	ldr	r3, [pc, #24]	@ (8000ebc <main+0x1b0>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	699b      	ldr	r3, [r3, #24]
 8000ea8:	4a0a      	ldr	r2, [pc, #40]	@ (8000ed4 <main+0x1c8>)
 8000eaa:	6013      	str	r3, [r2, #0]
	  fdcan_txfqs_register = hfdcan1.Instance->TXFQS; /* TX FIFO Queue Status */
 8000eac:	4b03      	ldr	r3, [pc, #12]	@ (8000ebc <main+0x1b0>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8000eb4:	4a08      	ldr	r2, [pc, #32]	@ (8000ed8 <main+0x1cc>)
 8000eb6:	6013      	str	r3, [r2, #0]
	  HAL_Delay(1000);
 8000eb8:	bf00      	nop
 8000eba:	e7e4      	b.n	8000e86 <main+0x17a>
 8000ebc:	2400017c 	.word	0x2400017c
 8000ec0:	2400021c 	.word	0x2400021c
 8000ec4:	240002e0 	.word	0x240002e0
 8000ec8:	2400032c 	.word	0x2400032c
 8000ecc:	2400038c 	.word	0x2400038c
 8000ed0:	24000394 	.word	0x24000394
 8000ed4:	24000390 	.word	0x24000390
 8000ed8:	24000398 	.word	0x24000398

08000edc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b09c      	sub	sp, #112	@ 0x70
 8000ee0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ee2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ee6:	224c      	movs	r2, #76	@ 0x4c
 8000ee8:	2100      	movs	r1, #0
 8000eea:	4618      	mov	r0, r3
 8000eec:	f008 fd5a 	bl	80099a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ef0:	1d3b      	adds	r3, r7, #4
 8000ef2:	2220      	movs	r2, #32
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f008 fd54 	bl	80099a4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000efc:	2002      	movs	r0, #2
 8000efe:	f005 f9bf 	bl	8006280 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f02:	2300      	movs	r3, #0
 8000f04:	603b      	str	r3, [r7, #0]
 8000f06:	4b2b      	ldr	r3, [pc, #172]	@ (8000fb4 <SystemClock_Config+0xd8>)
 8000f08:	699b      	ldr	r3, [r3, #24]
 8000f0a:	4a2a      	ldr	r2, [pc, #168]	@ (8000fb4 <SystemClock_Config+0xd8>)
 8000f0c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000f10:	6193      	str	r3, [r2, #24]
 8000f12:	4b28      	ldr	r3, [pc, #160]	@ (8000fb4 <SystemClock_Config+0xd8>)
 8000f14:	699b      	ldr	r3, [r3, #24]
 8000f16:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f1a:	603b      	str	r3, [r7, #0]
 8000f1c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000f1e:	bf00      	nop
 8000f20:	4b24      	ldr	r3, [pc, #144]	@ (8000fb4 <SystemClock_Config+0xd8>)
 8000f22:	699b      	ldr	r3, [r3, #24]
 8000f24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000f2c:	d1f8      	bne.n	8000f20 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f2e:	2302      	movs	r3, #2
 8000f30:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000f32:	2301      	movs	r3, #1
 8000f34:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000f36:	2340      	movs	r3, #64	@ 0x40
 8000f38:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f3a:	2302      	movs	r3, #2
 8000f3c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000f42:	2304      	movs	r3, #4
 8000f44:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000f46:	230c      	movs	r3, #12
 8000f48:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000f4e:	2302      	movs	r3, #2
 8000f50:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000f52:	2302      	movs	r3, #2
 8000f54:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000f56:	230c      	movs	r3, #12
 8000f58:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f66:	4618      	mov	r0, r3
 8000f68:	f005 f9c4 	bl	80062f4 <HAL_RCC_OscConfig>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000f72:	f000 f84d 	bl	8001010 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f76:	233f      	movs	r3, #63	@ 0x3f
 8000f78:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f7a:	2303      	movs	r3, #3
 8000f7c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000f82:	2300      	movs	r3, #0
 8000f84:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000f86:	2340      	movs	r3, #64	@ 0x40
 8000f88:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000f8a:	2340      	movs	r3, #64	@ 0x40
 8000f8c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000f8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f92:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000f94:	2340      	movs	r3, #64	@ 0x40
 8000f96:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f98:	1d3b      	adds	r3, r7, #4
 8000f9a:	2102      	movs	r1, #2
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f005 fd83 	bl	8006aa8 <HAL_RCC_ClockConfig>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000fa8:	f000 f832 	bl	8001010 <Error_Handler>
  }
}
 8000fac:	bf00      	nop
 8000fae:	3770      	adds	r7, #112	@ 0x70
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	58024800 	.word	0x58024800

08000fb8 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000fbe:	463b      	mov	r3, r7
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	605a      	str	r2, [r3, #4]
 8000fc6:	609a      	str	r2, [r3, #8]
 8000fc8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000fca:	f002 f88b 	bl	80030e4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000fda:	231f      	movs	r3, #31
 8000fdc:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000fde:	2387      	movs	r3, #135	@ 0x87
 8000fe0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000fea:	2301      	movs	r3, #1
 8000fec:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000ffa:	463b      	mov	r3, r7
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f002 f8a9 	bl	8003154 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001002:	2004      	movs	r0, #4
 8001004:	f002 f886 	bl	8003114 <HAL_MPU_Enable>

}
 8001008:	bf00      	nop
 800100a:	3710      	adds	r7, #16
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001014:	b672      	cpsid	i
}
 8001016:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001018:	bf00      	nop
 800101a:	e7fd      	b.n	8001018 <Error_Handler+0x8>

0800101c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001022:	4b0a      	ldr	r3, [pc, #40]	@ (800104c <HAL_MspInit+0x30>)
 8001024:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001028:	4a08      	ldr	r2, [pc, #32]	@ (800104c <HAL_MspInit+0x30>)
 800102a:	f043 0302 	orr.w	r3, r3, #2
 800102e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001032:	4b06      	ldr	r3, [pc, #24]	@ (800104c <HAL_MspInit+0x30>)
 8001034:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001038:	f003 0302 	and.w	r3, r3, #2
 800103c:	607b      	str	r3, [r7, #4]
 800103e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001040:	bf00      	nop
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	58024400 	.word	0x58024400

08001050 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001054:	bf00      	nop
 8001056:	e7fd      	b.n	8001054 <NMI_Handler+0x4>

08001058 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800105c:	bf00      	nop
 800105e:	e7fd      	b.n	800105c <HardFault_Handler+0x4>

08001060 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001064:	bf00      	nop
 8001066:	e7fd      	b.n	8001064 <MemManage_Handler+0x4>

08001068 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800106c:	bf00      	nop
 800106e:	e7fd      	b.n	800106c <BusFault_Handler+0x4>

08001070 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001074:	bf00      	nop
 8001076:	e7fd      	b.n	8001074 <UsageFault_Handler+0x4>

08001078 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800107c:	bf00      	nop
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr

08001086 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001086:	b480      	push	{r7}
 8001088:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800108a:	bf00      	nop
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr

08001094 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001098:	bf00      	nop
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr

080010a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010a2:	b580      	push	{r7, lr}
 80010a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010a6:	f000 f9a7 	bl	80013f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}
	...

080010b0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80010b4:	4802      	ldr	r0, [pc, #8]	@ (80010c0 <DMA1_Stream0_IRQHandler+0x10>)
 80010b6:	f002 fbe5 	bl	8003884 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80010ba:	bf00      	nop
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	24000104 	.word	0x24000104

080010c4 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80010c8:	4802      	ldr	r0, [pc, #8]	@ (80010d4 <FDCAN1_IT0_IRQHandler+0x10>)
 80010ca:	f004 fa2f 	bl	800552c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80010ce:	bf00      	nop
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	2400017c 	.word	0x2400017c

080010d8 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 80010dc:	4802      	ldr	r0, [pc, #8]	@ (80010e8 <FDCAN2_IT0_IRQHandler+0x10>)
 80010de:	f004 fa25 	bl	800552c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 80010e2:	bf00      	nop
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	2400021c 	.word	0x2400021c

080010ec <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 80010f0:	4802      	ldr	r0, [pc, #8]	@ (80010fc <ADC3_IRQHandler+0x10>)
 80010f2:	f000 fea5 	bl	8001e40 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	24000094 	.word	0x24000094

08001100 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001108:	4a14      	ldr	r2, [pc, #80]	@ (800115c <_sbrk+0x5c>)
 800110a:	4b15      	ldr	r3, [pc, #84]	@ (8001160 <_sbrk+0x60>)
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001114:	4b13      	ldr	r3, [pc, #76]	@ (8001164 <_sbrk+0x64>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d102      	bne.n	8001122 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800111c:	4b11      	ldr	r3, [pc, #68]	@ (8001164 <_sbrk+0x64>)
 800111e:	4a12      	ldr	r2, [pc, #72]	@ (8001168 <_sbrk+0x68>)
 8001120:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001122:	4b10      	ldr	r3, [pc, #64]	@ (8001164 <_sbrk+0x64>)
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4413      	add	r3, r2
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	429a      	cmp	r2, r3
 800112e:	d207      	bcs.n	8001140 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001130:	f008 fc40 	bl	80099b4 <__errno>
 8001134:	4603      	mov	r3, r0
 8001136:	220c      	movs	r2, #12
 8001138:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800113a:	f04f 33ff 	mov.w	r3, #4294967295
 800113e:	e009      	b.n	8001154 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001140:	4b08      	ldr	r3, [pc, #32]	@ (8001164 <_sbrk+0x64>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001146:	4b07      	ldr	r3, [pc, #28]	@ (8001164 <_sbrk+0x64>)
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4413      	add	r3, r2
 800114e:	4a05      	ldr	r2, [pc, #20]	@ (8001164 <_sbrk+0x64>)
 8001150:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001152:	68fb      	ldr	r3, [r7, #12]
}
 8001154:	4618      	mov	r0, r3
 8001156:	3718      	adds	r7, #24
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	24050000 	.word	0x24050000
 8001160:	00000400 	.word	0x00000400
 8001164:	2400039c 	.word	0x2400039c
 8001168:	240004f0 	.word	0x240004f0

0800116c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001170:	4b3e      	ldr	r3, [pc, #248]	@ (800126c <SystemInit+0x100>)
 8001172:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001176:	4a3d      	ldr	r2, [pc, #244]	@ (800126c <SystemInit+0x100>)
 8001178:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800117c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001180:	4b3b      	ldr	r3, [pc, #236]	@ (8001270 <SystemInit+0x104>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f003 030f 	and.w	r3, r3, #15
 8001188:	2b06      	cmp	r3, #6
 800118a:	d807      	bhi.n	800119c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800118c:	4b38      	ldr	r3, [pc, #224]	@ (8001270 <SystemInit+0x104>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f023 030f 	bic.w	r3, r3, #15
 8001194:	4a36      	ldr	r2, [pc, #216]	@ (8001270 <SystemInit+0x104>)
 8001196:	f043 0307 	orr.w	r3, r3, #7
 800119a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800119c:	4b35      	ldr	r3, [pc, #212]	@ (8001274 <SystemInit+0x108>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a34      	ldr	r2, [pc, #208]	@ (8001274 <SystemInit+0x108>)
 80011a2:	f043 0301 	orr.w	r3, r3, #1
 80011a6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80011a8:	4b32      	ldr	r3, [pc, #200]	@ (8001274 <SystemInit+0x108>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80011ae:	4b31      	ldr	r3, [pc, #196]	@ (8001274 <SystemInit+0x108>)
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	4930      	ldr	r1, [pc, #192]	@ (8001274 <SystemInit+0x108>)
 80011b4:	4b30      	ldr	r3, [pc, #192]	@ (8001278 <SystemInit+0x10c>)
 80011b6:	4013      	ands	r3, r2
 80011b8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80011ba:	4b2d      	ldr	r3, [pc, #180]	@ (8001270 <SystemInit+0x104>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f003 0308 	and.w	r3, r3, #8
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d007      	beq.n	80011d6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80011c6:	4b2a      	ldr	r3, [pc, #168]	@ (8001270 <SystemInit+0x104>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f023 030f 	bic.w	r3, r3, #15
 80011ce:	4a28      	ldr	r2, [pc, #160]	@ (8001270 <SystemInit+0x104>)
 80011d0:	f043 0307 	orr.w	r3, r3, #7
 80011d4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80011d6:	4b27      	ldr	r3, [pc, #156]	@ (8001274 <SystemInit+0x108>)
 80011d8:	2200      	movs	r2, #0
 80011da:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80011dc:	4b25      	ldr	r3, [pc, #148]	@ (8001274 <SystemInit+0x108>)
 80011de:	2200      	movs	r2, #0
 80011e0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80011e2:	4b24      	ldr	r3, [pc, #144]	@ (8001274 <SystemInit+0x108>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80011e8:	4b22      	ldr	r3, [pc, #136]	@ (8001274 <SystemInit+0x108>)
 80011ea:	4a24      	ldr	r2, [pc, #144]	@ (800127c <SystemInit+0x110>)
 80011ec:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80011ee:	4b21      	ldr	r3, [pc, #132]	@ (8001274 <SystemInit+0x108>)
 80011f0:	4a23      	ldr	r2, [pc, #140]	@ (8001280 <SystemInit+0x114>)
 80011f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80011f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001274 <SystemInit+0x108>)
 80011f6:	4a23      	ldr	r2, [pc, #140]	@ (8001284 <SystemInit+0x118>)
 80011f8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80011fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001274 <SystemInit+0x108>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001200:	4b1c      	ldr	r3, [pc, #112]	@ (8001274 <SystemInit+0x108>)
 8001202:	4a20      	ldr	r2, [pc, #128]	@ (8001284 <SystemInit+0x118>)
 8001204:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001206:	4b1b      	ldr	r3, [pc, #108]	@ (8001274 <SystemInit+0x108>)
 8001208:	2200      	movs	r2, #0
 800120a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800120c:	4b19      	ldr	r3, [pc, #100]	@ (8001274 <SystemInit+0x108>)
 800120e:	4a1d      	ldr	r2, [pc, #116]	@ (8001284 <SystemInit+0x118>)
 8001210:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001212:	4b18      	ldr	r3, [pc, #96]	@ (8001274 <SystemInit+0x108>)
 8001214:	2200      	movs	r2, #0
 8001216:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001218:	4b16      	ldr	r3, [pc, #88]	@ (8001274 <SystemInit+0x108>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a15      	ldr	r2, [pc, #84]	@ (8001274 <SystemInit+0x108>)
 800121e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001222:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001224:	4b13      	ldr	r3, [pc, #76]	@ (8001274 <SystemInit+0x108>)
 8001226:	2200      	movs	r2, #0
 8001228:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800122a:	4b12      	ldr	r3, [pc, #72]	@ (8001274 <SystemInit+0x108>)
 800122c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001230:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001234:	2b00      	cmp	r3, #0
 8001236:	d113      	bne.n	8001260 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001238:	4b0e      	ldr	r3, [pc, #56]	@ (8001274 <SystemInit+0x108>)
 800123a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800123e:	4a0d      	ldr	r2, [pc, #52]	@ (8001274 <SystemInit+0x108>)
 8001240:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001244:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001248:	4b0f      	ldr	r3, [pc, #60]	@ (8001288 <SystemInit+0x11c>)
 800124a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800124e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001250:	4b08      	ldr	r3, [pc, #32]	@ (8001274 <SystemInit+0x108>)
 8001252:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001256:	4a07      	ldr	r2, [pc, #28]	@ (8001274 <SystemInit+0x108>)
 8001258:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800125c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001260:	bf00      	nop
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	e000ed00 	.word	0xe000ed00
 8001270:	52002000 	.word	0x52002000
 8001274:	58024400 	.word	0x58024400
 8001278:	eaf6ed7f 	.word	0xeaf6ed7f
 800127c:	02020200 	.word	0x02020200
 8001280:	01ff0000 	.word	0x01ff0000
 8001284:	01010280 	.word	0x01010280
 8001288:	52004000 	.word	0x52004000

0800128c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001290:	4b09      	ldr	r3, [pc, #36]	@ (80012b8 <ExitRun0Mode+0x2c>)
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	4a08      	ldr	r2, [pc, #32]	@ (80012b8 <ExitRun0Mode+0x2c>)
 8001296:	f043 0302 	orr.w	r3, r3, #2
 800129a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800129c:	bf00      	nop
 800129e:	4b06      	ldr	r3, [pc, #24]	@ (80012b8 <ExitRun0Mode+0x2c>)
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d0f9      	beq.n	800129e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80012aa:	bf00      	nop
 80012ac:	bf00      	nop
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	58024800 	.word	0x58024800

080012bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80012bc:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80012f8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80012c0:	f7ff ffe4 	bl	800128c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80012c4:	f7ff ff52 	bl	800116c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012c8:	480c      	ldr	r0, [pc, #48]	@ (80012fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012ca:	490d      	ldr	r1, [pc, #52]	@ (8001300 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001304 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012d0:	e002      	b.n	80012d8 <LoopCopyDataInit>

080012d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012d6:	3304      	adds	r3, #4

080012d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012dc:	d3f9      	bcc.n	80012d2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012de:	4a0a      	ldr	r2, [pc, #40]	@ (8001308 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012e0:	4c0a      	ldr	r4, [pc, #40]	@ (800130c <LoopFillZerobss+0x22>)
  movs r3, #0
 80012e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012e4:	e001      	b.n	80012ea <LoopFillZerobss>

080012e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012e8:	3204      	adds	r2, #4

080012ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012ec:	d3fb      	bcc.n	80012e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012ee:	f008 fb67 	bl	80099c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012f2:	f7ff fd0b 	bl	8000d0c <main>
  bx  lr
 80012f6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012f8:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80012fc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001300:	24000078 	.word	0x24000078
  ldr r2, =_sidata
 8001304:	0800a37c 	.word	0x0800a37c
  ldr r2, =_sbss
 8001308:	24000078 	.word	0x24000078
  ldr r4, =_ebss
 800130c:	240004ec 	.word	0x240004ec

08001310 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001310:	e7fe      	b.n	8001310 <ADC_IRQHandler>
	...

08001314 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800131a:	2003      	movs	r0, #3
 800131c:	f001 fea2 	bl	8003064 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001320:	f005 fd78 	bl	8006e14 <HAL_RCC_GetSysClockFreq>
 8001324:	4602      	mov	r2, r0
 8001326:	4b15      	ldr	r3, [pc, #84]	@ (800137c <HAL_Init+0x68>)
 8001328:	699b      	ldr	r3, [r3, #24]
 800132a:	0a1b      	lsrs	r3, r3, #8
 800132c:	f003 030f 	and.w	r3, r3, #15
 8001330:	4913      	ldr	r1, [pc, #76]	@ (8001380 <HAL_Init+0x6c>)
 8001332:	5ccb      	ldrb	r3, [r1, r3]
 8001334:	f003 031f 	and.w	r3, r3, #31
 8001338:	fa22 f303 	lsr.w	r3, r2, r3
 800133c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800133e:	4b0f      	ldr	r3, [pc, #60]	@ (800137c <HAL_Init+0x68>)
 8001340:	699b      	ldr	r3, [r3, #24]
 8001342:	f003 030f 	and.w	r3, r3, #15
 8001346:	4a0e      	ldr	r2, [pc, #56]	@ (8001380 <HAL_Init+0x6c>)
 8001348:	5cd3      	ldrb	r3, [r2, r3]
 800134a:	f003 031f 	and.w	r3, r3, #31
 800134e:	687a      	ldr	r2, [r7, #4]
 8001350:	fa22 f303 	lsr.w	r3, r2, r3
 8001354:	4a0b      	ldr	r2, [pc, #44]	@ (8001384 <HAL_Init+0x70>)
 8001356:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001358:	4a0b      	ldr	r2, [pc, #44]	@ (8001388 <HAL_Init+0x74>)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800135e:	200f      	movs	r0, #15
 8001360:	f000 f814 	bl	800138c <HAL_InitTick>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	e002      	b.n	8001374 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800136e:	f7ff fe55 	bl	800101c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001372:	2300      	movs	r3, #0
}
 8001374:	4618      	mov	r0, r3
 8001376:	3708      	adds	r7, #8
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	58024400 	.word	0x58024400
 8001380:	0800a310 	.word	0x0800a310
 8001384:	2400001c 	.word	0x2400001c
 8001388:	24000018 	.word	0x24000018

0800138c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001394:	4b15      	ldr	r3, [pc, #84]	@ (80013ec <HAL_InitTick+0x60>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d101      	bne.n	80013a0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800139c:	2301      	movs	r3, #1
 800139e:	e021      	b.n	80013e4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80013a0:	4b13      	ldr	r3, [pc, #76]	@ (80013f0 <HAL_InitTick+0x64>)
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	4b11      	ldr	r3, [pc, #68]	@ (80013ec <HAL_InitTick+0x60>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	4619      	mov	r1, r3
 80013aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80013b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80013b6:	4618      	mov	r0, r3
 80013b8:	f001 fe87 	bl	80030ca <HAL_SYSTICK_Config>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	e00e      	b.n	80013e4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2b0f      	cmp	r3, #15
 80013ca:	d80a      	bhi.n	80013e2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013cc:	2200      	movs	r2, #0
 80013ce:	6879      	ldr	r1, [r7, #4]
 80013d0:	f04f 30ff 	mov.w	r0, #4294967295
 80013d4:	f001 fe51 	bl	800307a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013d8:	4a06      	ldr	r2, [pc, #24]	@ (80013f4 <HAL_InitTick+0x68>)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013de:	2300      	movs	r3, #0
 80013e0:	e000      	b.n	80013e4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3708      	adds	r7, #8
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	24000024 	.word	0x24000024
 80013f0:	24000018 	.word	0x24000018
 80013f4:	24000020 	.word	0x24000020

080013f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013fc:	4b06      	ldr	r3, [pc, #24]	@ (8001418 <HAL_IncTick+0x20>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	461a      	mov	r2, r3
 8001402:	4b06      	ldr	r3, [pc, #24]	@ (800141c <HAL_IncTick+0x24>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4413      	add	r3, r2
 8001408:	4a04      	ldr	r2, [pc, #16]	@ (800141c <HAL_IncTick+0x24>)
 800140a:	6013      	str	r3, [r2, #0]
}
 800140c:	bf00      	nop
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	24000024 	.word	0x24000024
 800141c:	240003a0 	.word	0x240003a0

08001420 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  return uwTick;
 8001424:	4b03      	ldr	r3, [pc, #12]	@ (8001434 <HAL_GetTick+0x14>)
 8001426:	681b      	ldr	r3, [r3, #0]
}
 8001428:	4618      	mov	r0, r3
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	240003a0 	.word	0x240003a0

08001438 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001440:	f7ff ffee 	bl	8001420 <HAL_GetTick>
 8001444:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001450:	d005      	beq.n	800145e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001452:	4b0a      	ldr	r3, [pc, #40]	@ (800147c <HAL_Delay+0x44>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	461a      	mov	r2, r3
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	4413      	add	r3, r2
 800145c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800145e:	bf00      	nop
 8001460:	f7ff ffde 	bl	8001420 <HAL_GetTick>
 8001464:	4602      	mov	r2, r0
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	68fa      	ldr	r2, [r7, #12]
 800146c:	429a      	cmp	r2, r3
 800146e:	d8f7      	bhi.n	8001460 <HAL_Delay+0x28>
  {
  }
}
 8001470:	bf00      	nop
 8001472:	bf00      	nop
 8001474:	3710      	adds	r7, #16
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	24000024 	.word	0x24000024

08001480 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
 8001488:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 800148a:	4b07      	ldr	r3, [pc, #28]	@ (80014a8 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800148c:	685a      	ldr	r2, [r3, #4]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	43db      	mvns	r3, r3
 8001492:	401a      	ands	r2, r3
 8001494:	4904      	ldr	r1, [pc, #16]	@ (80014a8 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	4313      	orrs	r3, r2
 800149a:	604b      	str	r3, [r1, #4]
}
 800149c:	bf00      	nop
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	58000400 	.word	0x58000400

080014ac <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
 80014b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	431a      	orrs	r2, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	609a      	str	r2, [r3, #8]
}
 80014c6:	bf00      	nop
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr

080014d2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80014d2:	b480      	push	{r7}
 80014d4:	b083      	sub	sp, #12
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
 80014da:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	689b      	ldr	r3, [r3, #8]
 80014e0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	431a      	orrs	r2, r3
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	609a      	str	r2, [r3, #8]
}
 80014ec:	bf00      	nop
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001508:	4618      	mov	r0, r3
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001514:	b480      	push	{r7}
 8001516:	b087      	sub	sp, #28
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
 800151c:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4a18      	ldr	r2, [pc, #96]	@ (8001584 <LL_ADC_SetChannelPreselection+0x70>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d027      	beq.n	8001576 <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800152c:	2b00      	cmp	r3, #0
 800152e:	d107      	bne.n	8001540 <LL_ADC_SetChannelPreselection+0x2c>
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	0e9b      	lsrs	r3, r3, #26
 8001534:	f003 031f 	and.w	r3, r3, #31
 8001538:	2201      	movs	r2, #1
 800153a:	fa02 f303 	lsl.w	r3, r2, r3
 800153e:	e015      	b.n	800156c <LL_ADC_SetChannelPreselection+0x58>
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001544:	693b      	ldr	r3, [r7, #16]
 8001546:	fa93 f3a3 	rbit	r3, r3
 800154a:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d101      	bne.n	800155a <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8001556:	2320      	movs	r3, #32
 8001558:	e003      	b.n	8001562 <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	fab3 f383 	clz	r3, r3
 8001560:	b2db      	uxtb	r3, r3
 8001562:	f003 031f 	and.w	r3, r3, #31
 8001566:	2201      	movs	r2, #1
 8001568:	fa02 f303 	lsl.w	r3, r2, r3
 800156c:	687a      	ldr	r2, [r7, #4]
 800156e:	69d2      	ldr	r2, [r2, #28]
 8001570:	431a      	orrs	r2, r3
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8001576:	bf00      	nop
 8001578:	371c      	adds	r7, #28
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	58026000 	.word	0x58026000

08001588 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001588:	b480      	push	{r7}
 800158a:	b087      	sub	sp, #28
 800158c:	af00      	add	r7, sp, #0
 800158e:	60f8      	str	r0, [r7, #12]
 8001590:	60b9      	str	r1, [r7, #8]
 8001592:	607a      	str	r2, [r7, #4]
 8001594:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	3360      	adds	r3, #96	@ 0x60
 800159a:	461a      	mov	r2, r3
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	4413      	add	r3, r2
 80015a2:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	4a10      	ldr	r2, [pc, #64]	@ (80015e8 <LL_ADC_SetOffset+0x60>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d10b      	bne.n	80015c4 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	4313      	orrs	r3, r2
 80015ba:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80015c2:	e00b      	b.n	80015dc <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	430b      	orrs	r3, r1
 80015d6:	431a      	orrs	r2, r3
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	601a      	str	r2, [r3, #0]
}
 80015dc:	bf00      	nop
 80015de:	371c      	adds	r7, #28
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr
 80015e8:	58026000 	.word	0x58026000

080015ec <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b085      	sub	sp, #20
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	3360      	adds	r3, #96	@ 0x60
 80015fa:	461a      	mov	r2, r3
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	4413      	add	r3, r2
 8001602:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800160c:	4618      	mov	r0, r3
 800160e:	3714      	adds	r7, #20
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr

08001618 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001618:	b480      	push	{r7}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
 800161e:	60f8      	str	r0, [r7, #12]
 8001620:	60b9      	str	r1, [r7, #8]
 8001622:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	691b      	ldr	r3, [r3, #16]
 8001628:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	f003 031f 	and.w	r3, r3, #31
 8001632:	6879      	ldr	r1, [r7, #4]
 8001634:	fa01 f303 	lsl.w	r3, r1, r3
 8001638:	431a      	orrs	r2, r3
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	611a      	str	r2, [r3, #16]
}
 800163e:	bf00      	nop
 8001640:	3714      	adds	r7, #20
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
	...

0800164c <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800164c:	b480      	push	{r7}
 800164e:	b087      	sub	sp, #28
 8001650:	af00      	add	r7, sp, #0
 8001652:	60f8      	str	r0, [r7, #12]
 8001654:	60b9      	str	r1, [r7, #8]
 8001656:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	4a0c      	ldr	r2, [pc, #48]	@ (800168c <LL_ADC_SetOffsetSignedSaturation+0x40>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d00e      	beq.n	800167e <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	3360      	adds	r3, #96	@ 0x60
 8001664:	461a      	mov	r2, r3
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	4413      	add	r3, r2
 800166c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	431a      	orrs	r2, r3
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	601a      	str	r2, [r3, #0]
  }
}
 800167e:	bf00      	nop
 8001680:	371c      	adds	r7, #28
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	58026000 	.word	0x58026000

08001690 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001690:	b480      	push	{r7}
 8001692:	b087      	sub	sp, #28
 8001694:	af00      	add	r7, sp, #0
 8001696:	60f8      	str	r0, [r7, #12]
 8001698:	60b9      	str	r1, [r7, #8]
 800169a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	4a0c      	ldr	r2, [pc, #48]	@ (80016d0 <LL_ADC_SetOffsetSaturation+0x40>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d10e      	bne.n	80016c2 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	3360      	adds	r3, #96	@ 0x60
 80016a8:	461a      	mov	r2, r3
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	4413      	add	r3, r2
 80016b0:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	431a      	orrs	r2, r3
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 80016c2:	bf00      	nop
 80016c4:	371c      	adds	r7, #28
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	58026000 	.word	0x58026000

080016d4 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b087      	sub	sp, #28
 80016d8:	af00      	add	r7, sp, #0
 80016da:	60f8      	str	r0, [r7, #12]
 80016dc:	60b9      	str	r1, [r7, #8]
 80016de:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001714 <LL_ADC_SetOffsetSign+0x40>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d10e      	bne.n	8001706 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	3360      	adds	r3, #96	@ 0x60
 80016ec:	461a      	mov	r2, r3
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	4413      	add	r3, r2
 80016f4:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	431a      	orrs	r2, r3
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8001706:	bf00      	nop
 8001708:	371c      	adds	r7, #28
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	58026000 	.word	0x58026000

08001718 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001718:	b480      	push	{r7}
 800171a:	b087      	sub	sp, #28
 800171c:	af00      	add	r7, sp, #0
 800171e:	60f8      	str	r0, [r7, #12]
 8001720:	60b9      	str	r1, [r7, #8]
 8001722:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	3360      	adds	r3, #96	@ 0x60
 8001728:	461a      	mov	r2, r3
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	4413      	add	r3, r2
 8001730:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	4a0c      	ldr	r2, [pc, #48]	@ (8001768 <LL_ADC_SetOffsetState+0x50>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d108      	bne.n	800174c <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	431a      	orrs	r2, r3
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 800174a:	e007      	b.n	800175c <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	431a      	orrs	r2, r3
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	601a      	str	r2, [r3, #0]
}
 800175c:	bf00      	nop
 800175e:	371c      	adds	r7, #28
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr
 8001768:	58026000 	.word	0x58026000

0800176c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800177c:	2b00      	cmp	r3, #0
 800177e:	d101      	bne.n	8001784 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001780:	2301      	movs	r3, #1
 8001782:	e000      	b.n	8001786 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001784:	2300      	movs	r3, #0
}
 8001786:	4618      	mov	r0, r3
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr

08001792 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001792:	b480      	push	{r7}
 8001794:	b087      	sub	sp, #28
 8001796:	af00      	add	r7, sp, #0
 8001798:	60f8      	str	r0, [r7, #12]
 800179a:	60b9      	str	r1, [r7, #8]
 800179c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	3330      	adds	r3, #48	@ 0x30
 80017a2:	461a      	mov	r2, r3
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	0a1b      	lsrs	r3, r3, #8
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	f003 030c 	and.w	r3, r3, #12
 80017ae:	4413      	add	r3, r2
 80017b0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	681a      	ldr	r2, [r3, #0]
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	f003 031f 	and.w	r3, r3, #31
 80017bc:	211f      	movs	r1, #31
 80017be:	fa01 f303 	lsl.w	r3, r1, r3
 80017c2:	43db      	mvns	r3, r3
 80017c4:	401a      	ands	r2, r3
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	0e9b      	lsrs	r3, r3, #26
 80017ca:	f003 011f 	and.w	r1, r3, #31
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	f003 031f 	and.w	r3, r3, #31
 80017d4:	fa01 f303 	lsl.w	r3, r1, r3
 80017d8:	431a      	orrs	r2, r3
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80017de:	bf00      	nop
 80017e0:	371c      	adds	r7, #28
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr

080017ea <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80017ea:	b480      	push	{r7}
 80017ec:	b083      	sub	sp, #12
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f6:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d101      	bne.n	8001802 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80017fe:	2301      	movs	r3, #1
 8001800:	e000      	b.n	8001804 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001802:	2300      	movs	r3, #0
}
 8001804:	4618      	mov	r0, r3
 8001806:	370c      	adds	r7, #12
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr

08001810 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001810:	b480      	push	{r7}
 8001812:	b087      	sub	sp, #28
 8001814:	af00      	add	r7, sp, #0
 8001816:	60f8      	str	r0, [r7, #12]
 8001818:	60b9      	str	r1, [r7, #8]
 800181a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	3314      	adds	r3, #20
 8001820:	461a      	mov	r2, r3
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	0e5b      	lsrs	r3, r3, #25
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	f003 0304 	and.w	r3, r3, #4
 800182c:	4413      	add	r3, r2
 800182e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	0d1b      	lsrs	r3, r3, #20
 8001838:	f003 031f 	and.w	r3, r3, #31
 800183c:	2107      	movs	r1, #7
 800183e:	fa01 f303 	lsl.w	r3, r1, r3
 8001842:	43db      	mvns	r3, r3
 8001844:	401a      	ands	r2, r3
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	0d1b      	lsrs	r3, r3, #20
 800184a:	f003 031f 	and.w	r3, r3, #31
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	fa01 f303 	lsl.w	r3, r1, r3
 8001854:	431a      	orrs	r2, r3
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800185a:	bf00      	nop
 800185c:	371c      	adds	r7, #28
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
	...

08001868 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	4a1a      	ldr	r2, [pc, #104]	@ (80018e0 <LL_ADC_SetChannelSingleDiff+0x78>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d115      	bne.n	80018a8 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001882:	68bb      	ldr	r3, [r7, #8]
 8001884:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001888:	43db      	mvns	r3, r3
 800188a:	401a      	ands	r2, r3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f003 0318 	and.w	r3, r3, #24
 8001892:	4914      	ldr	r1, [pc, #80]	@ (80018e4 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8001894:	40d9      	lsrs	r1, r3
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	400b      	ands	r3, r1
 800189a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800189e:	431a      	orrs	r2, r3
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80018a6:	e014      	b.n	80018d2 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80018b4:	43db      	mvns	r3, r3
 80018b6:	401a      	ands	r2, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f003 0318 	and.w	r3, r3, #24
 80018be:	4909      	ldr	r1, [pc, #36]	@ (80018e4 <LL_ADC_SetChannelSingleDiff+0x7c>)
 80018c0:	40d9      	lsrs	r1, r3
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	400b      	ands	r3, r1
 80018c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80018ca:	431a      	orrs	r2, r3
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 80018d2:	bf00      	nop
 80018d4:	3714      	adds	r7, #20
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	58026000 	.word	0x58026000
 80018e4:	000fffff 	.word	0x000fffff

080018e8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	f003 031f 	and.w	r3, r3, #31
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	370c      	adds	r7, #12
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr

08001904 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8001914:	4618      	mov	r0, r3
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr

08001920 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	689a      	ldr	r2, [r3, #8]
 800192c:	4b04      	ldr	r3, [pc, #16]	@ (8001940 <LL_ADC_DisableDeepPowerDown+0x20>)
 800192e:	4013      	ands	r3, r2
 8001930:	687a      	ldr	r2, [r7, #4]
 8001932:	6093      	str	r3, [r2, #8]
}
 8001934:	bf00      	nop
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr
 8001940:	5fffffc0 	.word	0x5fffffc0

08001944 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001954:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001958:	d101      	bne.n	800195e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800195a:	2301      	movs	r3, #1
 800195c:	e000      	b.n	8001960 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800195e:	2300      	movs	r3, #0
}
 8001960:	4618      	mov	r0, r3
 8001962:	370c      	adds	r7, #12
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr

0800196c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	689a      	ldr	r2, [r3, #8]
 8001978:	4b05      	ldr	r3, [pc, #20]	@ (8001990 <LL_ADC_EnableInternalRegulator+0x24>)
 800197a:	4013      	ands	r3, r2
 800197c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001984:	bf00      	nop
 8001986:	370c      	adds	r7, #12
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr
 8001990:	6fffffc0 	.word	0x6fffffc0

08001994 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80019a8:	d101      	bne.n	80019ae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80019aa:	2301      	movs	r3, #1
 80019ac:	e000      	b.n	80019b0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80019ae:	2300      	movs	r3, #0
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	370c      	adds	r7, #12
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr

080019bc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	f003 0301 	and.w	r3, r3, #1
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	d101      	bne.n	80019d4 <LL_ADC_IsEnabled+0x18>
 80019d0:	2301      	movs	r3, #1
 80019d2:	e000      	b.n	80019d6 <LL_ADC_IsEnabled+0x1a>
 80019d4:	2300      	movs	r3, #0
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	370c      	adds	r7, #12
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr

080019e2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80019e2:	b480      	push	{r7}
 80019e4:	b083      	sub	sp, #12
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	689b      	ldr	r3, [r3, #8]
 80019ee:	f003 0304 	and.w	r3, r3, #4
 80019f2:	2b04      	cmp	r3, #4
 80019f4:	d101      	bne.n	80019fa <LL_ADC_REG_IsConversionOngoing+0x18>
 80019f6:	2301      	movs	r3, #1
 80019f8:	e000      	b.n	80019fc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80019fa:	2300      	movs	r3, #0
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	370c      	adds	r7, #12
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr

08001a08 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	f003 0308 	and.w	r3, r3, #8
 8001a18:	2b08      	cmp	r3, #8
 8001a1a:	d101      	bne.n	8001a20 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e000      	b.n	8001a22 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001a20:	2300      	movs	r3, #0
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	370c      	adds	r7, #12
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr
	...

08001a30 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a30:	b590      	push	{r4, r7, lr}
 8001a32:	b089      	sub	sp, #36	@ 0x24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d101      	bne.n	8001a4a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e1ee      	b.n	8001e28 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	691b      	ldr	r3, [r3, #16]
 8001a4e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d109      	bne.n	8001a6c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f7fe fd37 	bl	80004cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2200      	movs	r2, #0
 8001a62:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2200      	movs	r2, #0
 8001a68:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7ff ff67 	bl	8001944 <LL_ADC_IsDeepPowerDownEnabled>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d004      	beq.n	8001a86 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4618      	mov	r0, r3
 8001a82:	f7ff ff4d 	bl	8001920 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f7ff ff82 	bl	8001994 <LL_ADC_IsInternalRegulatorEnabled>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d114      	bne.n	8001ac0 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7ff ff66 	bl	800196c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001aa0:	4b8e      	ldr	r3, [pc, #568]	@ (8001cdc <HAL_ADC_Init+0x2ac>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	099b      	lsrs	r3, r3, #6
 8001aa6:	4a8e      	ldr	r2, [pc, #568]	@ (8001ce0 <HAL_ADC_Init+0x2b0>)
 8001aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8001aac:	099b      	lsrs	r3, r3, #6
 8001aae:	3301      	adds	r3, #1
 8001ab0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001ab2:	e002      	b.n	8001aba <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	3b01      	subs	r3, #1
 8001ab8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d1f9      	bne.n	8001ab4 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff ff65 	bl	8001994 <LL_ADC_IsInternalRegulatorEnabled>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d10d      	bne.n	8001aec <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ad4:	f043 0210 	orr.w	r2, r3, #16
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001ae0:	f043 0201 	orr.w	r2, r3, #1
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7ff ff76 	bl	80019e2 <LL_ADC_REG_IsConversionOngoing>
 8001af6:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001afc:	f003 0310 	and.w	r3, r3, #16
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	f040 8188 	bne.w	8001e16 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	f040 8184 	bne.w	8001e16 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b12:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001b16:	f043 0202 	orr.w	r2, r3, #2
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7ff ff4a 	bl	80019bc <LL_ADC_IsEnabled>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d136      	bne.n	8001b9c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a6c      	ldr	r2, [pc, #432]	@ (8001ce4 <HAL_ADC_Init+0x2b4>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d004      	beq.n	8001b42 <HAL_ADC_Init+0x112>
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a6a      	ldr	r2, [pc, #424]	@ (8001ce8 <HAL_ADC_Init+0x2b8>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d10e      	bne.n	8001b60 <HAL_ADC_Init+0x130>
 8001b42:	4868      	ldr	r0, [pc, #416]	@ (8001ce4 <HAL_ADC_Init+0x2b4>)
 8001b44:	f7ff ff3a 	bl	80019bc <LL_ADC_IsEnabled>
 8001b48:	4604      	mov	r4, r0
 8001b4a:	4867      	ldr	r0, [pc, #412]	@ (8001ce8 <HAL_ADC_Init+0x2b8>)
 8001b4c:	f7ff ff36 	bl	80019bc <LL_ADC_IsEnabled>
 8001b50:	4603      	mov	r3, r0
 8001b52:	4323      	orrs	r3, r4
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	bf0c      	ite	eq
 8001b58:	2301      	moveq	r3, #1
 8001b5a:	2300      	movne	r3, #0
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	e008      	b.n	8001b72 <HAL_ADC_Init+0x142>
 8001b60:	4862      	ldr	r0, [pc, #392]	@ (8001cec <HAL_ADC_Init+0x2bc>)
 8001b62:	f7ff ff2b 	bl	80019bc <LL_ADC_IsEnabled>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	bf0c      	ite	eq
 8001b6c:	2301      	moveq	r3, #1
 8001b6e:	2300      	movne	r3, #0
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d012      	beq.n	8001b9c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a5a      	ldr	r2, [pc, #360]	@ (8001ce4 <HAL_ADC_Init+0x2b4>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d004      	beq.n	8001b8a <HAL_ADC_Init+0x15a>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a58      	ldr	r2, [pc, #352]	@ (8001ce8 <HAL_ADC_Init+0x2b8>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d101      	bne.n	8001b8e <HAL_ADC_Init+0x15e>
 8001b8a:	4a59      	ldr	r2, [pc, #356]	@ (8001cf0 <HAL_ADC_Init+0x2c0>)
 8001b8c:	e000      	b.n	8001b90 <HAL_ADC_Init+0x160>
 8001b8e:	4a59      	ldr	r2, [pc, #356]	@ (8001cf4 <HAL_ADC_Init+0x2c4>)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	4619      	mov	r1, r3
 8001b96:	4610      	mov	r0, r2
 8001b98:	f7ff fc88 	bl	80014ac <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a52      	ldr	r2, [pc, #328]	@ (8001cec <HAL_ADC_Init+0x2bc>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d129      	bne.n	8001bfa <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	7e5b      	ldrb	r3, [r3, #25]
 8001baa:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001bb0:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8001bb6:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	2b08      	cmp	r3, #8
 8001bbe:	d013      	beq.n	8001be8 <HAL_ADC_Init+0x1b8>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	2b0c      	cmp	r3, #12
 8001bc6:	d00d      	beq.n	8001be4 <HAL_ADC_Init+0x1b4>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	2b1c      	cmp	r3, #28
 8001bce:	d007      	beq.n	8001be0 <HAL_ADC_Init+0x1b0>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	2b18      	cmp	r3, #24
 8001bd6:	d101      	bne.n	8001bdc <HAL_ADC_Init+0x1ac>
 8001bd8:	2318      	movs	r3, #24
 8001bda:	e006      	b.n	8001bea <HAL_ADC_Init+0x1ba>
 8001bdc:	2300      	movs	r3, #0
 8001bde:	e004      	b.n	8001bea <HAL_ADC_Init+0x1ba>
 8001be0:	2310      	movs	r3, #16
 8001be2:	e002      	b.n	8001bea <HAL_ADC_Init+0x1ba>
 8001be4:	2308      	movs	r3, #8
 8001be6:	e000      	b.n	8001bea <HAL_ADC_Init+0x1ba>
 8001be8:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8001bea:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bf2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	61bb      	str	r3, [r7, #24]
 8001bf8:	e00e      	b.n	8001c18 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	7e5b      	ldrb	r3, [r3, #25]
 8001bfe:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001c04:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001c0a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c12:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001c14:	4313      	orrs	r3, r2
 8001c16:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	d106      	bne.n	8001c30 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c26:	3b01      	subs	r3, #1
 8001c28:	045b      	lsls	r3, r3, #17
 8001c2a:	69ba      	ldr	r2, [r7, #24]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d009      	beq.n	8001c4c <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c3c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c44:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001c46:	69ba      	ldr	r2, [r7, #24]
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a26      	ldr	r2, [pc, #152]	@ (8001cec <HAL_ADC_Init+0x2bc>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d115      	bne.n	8001c82 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	68da      	ldr	r2, [r3, #12]
 8001c5c:	4b26      	ldr	r3, [pc, #152]	@ (8001cf8 <HAL_ADC_Init+0x2c8>)
 8001c5e:	4013      	ands	r3, r2
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	6812      	ldr	r2, [r2, #0]
 8001c64:	69b9      	ldr	r1, [r7, #24]
 8001c66:	430b      	orrs	r3, r1
 8001c68:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	691b      	ldr	r3, [r3, #16]
 8001c70:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	430a      	orrs	r2, r1
 8001c7e:	611a      	str	r2, [r3, #16]
 8001c80:	e009      	b.n	8001c96 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	68da      	ldr	r2, [r3, #12]
 8001c88:	4b1c      	ldr	r3, [pc, #112]	@ (8001cfc <HAL_ADC_Init+0x2cc>)
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	6812      	ldr	r2, [r2, #0]
 8001c90:	69b9      	ldr	r1, [r7, #24]
 8001c92:	430b      	orrs	r3, r1
 8001c94:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7ff fea1 	bl	80019e2 <LL_ADC_REG_IsConversionOngoing>
 8001ca0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f7ff feae 	bl	8001a08 <LL_ADC_INJ_IsConversionOngoing>
 8001cac:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	f040 808e 	bne.w	8001dd2 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	f040 808a 	bne.w	8001dd2 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a0a      	ldr	r2, [pc, #40]	@ (8001cec <HAL_ADC_Init+0x2bc>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d11b      	bne.n	8001d00 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	7e1b      	ldrb	r3, [r3, #24]
 8001ccc:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001cd4:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	61bb      	str	r3, [r7, #24]
 8001cda:	e018      	b.n	8001d0e <HAL_ADC_Init+0x2de>
 8001cdc:	24000018 	.word	0x24000018
 8001ce0:	053e2d63 	.word	0x053e2d63
 8001ce4:	40022000 	.word	0x40022000
 8001ce8:	40022100 	.word	0x40022100
 8001cec:	58026000 	.word	0x58026000
 8001cf0:	40022300 	.word	0x40022300
 8001cf4:	58026300 	.word	0x58026300
 8001cf8:	fff04007 	.word	0xfff04007
 8001cfc:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	7e1b      	ldrb	r3, [r3, #24]
 8001d04:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	68da      	ldr	r2, [r3, #12]
 8001d14:	4b46      	ldr	r3, [pc, #280]	@ (8001e30 <HAL_ADC_Init+0x400>)
 8001d16:	4013      	ands	r3, r2
 8001d18:	687a      	ldr	r2, [r7, #4]
 8001d1a:	6812      	ldr	r2, [r2, #0]
 8001d1c:	69b9      	ldr	r1, [r7, #24]
 8001d1e:	430b      	orrs	r3, r1
 8001d20:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d137      	bne.n	8001d9c <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d30:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a3f      	ldr	r2, [pc, #252]	@ (8001e34 <HAL_ADC_Init+0x404>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d116      	bne.n	8001d6a <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	691a      	ldr	r2, [r3, #16]
 8001d42:	4b3d      	ldr	r3, [pc, #244]	@ (8001e38 <HAL_ADC_Init+0x408>)
 8001d44:	4013      	ands	r3, r2
 8001d46:	687a      	ldr	r2, [r7, #4]
 8001d48:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001d4e:	4311      	orrs	r1, r2
 8001d50:	687a      	ldr	r2, [r7, #4]
 8001d52:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001d54:	4311      	orrs	r1, r2
 8001d56:	687a      	ldr	r2, [r7, #4]
 8001d58:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001d5a:	430a      	orrs	r2, r1
 8001d5c:	431a      	orrs	r2, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f042 0201 	orr.w	r2, r2, #1
 8001d66:	611a      	str	r2, [r3, #16]
 8001d68:	e020      	b.n	8001dac <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	691a      	ldr	r2, [r3, #16]
 8001d70:	4b32      	ldr	r3, [pc, #200]	@ (8001e3c <HAL_ADC_Init+0x40c>)
 8001d72:	4013      	ands	r3, r2
 8001d74:	687a      	ldr	r2, [r7, #4]
 8001d76:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001d78:	3a01      	subs	r2, #1
 8001d7a:	0411      	lsls	r1, r2, #16
 8001d7c:	687a      	ldr	r2, [r7, #4]
 8001d7e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001d80:	4311      	orrs	r1, r2
 8001d82:	687a      	ldr	r2, [r7, #4]
 8001d84:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001d86:	4311      	orrs	r1, r2
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001d8c:	430a      	orrs	r2, r1
 8001d8e:	431a      	orrs	r2, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f042 0201 	orr.w	r2, r2, #1
 8001d98:	611a      	str	r2, [r3, #16]
 8001d9a:	e007      	b.n	8001dac <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	691a      	ldr	r2, [r3, #16]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f022 0201 	bic.w	r2, r2, #1
 8001daa:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	691b      	ldr	r3, [r3, #16]
 8001db2:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	430a      	orrs	r2, r1
 8001dc0:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a1b      	ldr	r2, [pc, #108]	@ (8001e34 <HAL_ADC_Init+0x404>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d002      	beq.n	8001dd2 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	f000 ff59 	bl	8002c84 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	691b      	ldr	r3, [r3, #16]
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d10c      	bne.n	8001df4 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de0:	f023 010f 	bic.w	r1, r3, #15
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	69db      	ldr	r3, [r3, #28]
 8001de8:	1e5a      	subs	r2, r3, #1
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	430a      	orrs	r2, r1
 8001df0:	631a      	str	r2, [r3, #48]	@ 0x30
 8001df2:	e007      	b.n	8001e04 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f022 020f 	bic.w	r2, r2, #15
 8001e02:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e08:	f023 0303 	bic.w	r3, r3, #3
 8001e0c:	f043 0201 	orr.w	r2, r3, #1
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	661a      	str	r2, [r3, #96]	@ 0x60
 8001e14:	e007      	b.n	8001e26 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e1a:	f043 0210 	orr.w	r2, r3, #16
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001e26:	7ffb      	ldrb	r3, [r7, #31]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3724      	adds	r7, #36	@ 0x24
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd90      	pop	{r4, r7, pc}
 8001e30:	ffffbffc 	.word	0xffffbffc
 8001e34:	58026000 	.word	0x58026000
 8001e38:	fc00f81f 	.word	0xfc00f81f
 8001e3c:	fc00f81e 	.word	0xfc00f81e

08001e40 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08a      	sub	sp, #40	@ 0x28
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001e48:	2300      	movs	r3, #0
 8001e4a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a87      	ldr	r2, [pc, #540]	@ (8002080 <HAL_ADC_IRQHandler+0x240>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d004      	beq.n	8001e70 <HAL_ADC_IRQHandler+0x30>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a86      	ldr	r2, [pc, #536]	@ (8002084 <HAL_ADC_IRQHandler+0x244>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d101      	bne.n	8001e74 <HAL_ADC_IRQHandler+0x34>
 8001e70:	4b85      	ldr	r3, [pc, #532]	@ (8002088 <HAL_ADC_IRQHandler+0x248>)
 8001e72:	e000      	b.n	8001e76 <HAL_ADC_IRQHandler+0x36>
 8001e74:	4b85      	ldr	r3, [pc, #532]	@ (800208c <HAL_ADC_IRQHandler+0x24c>)
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7ff fd36 	bl	80018e8 <LL_ADC_GetMultimode>
 8001e7c:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	f003 0302 	and.w	r3, r3, #2
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d017      	beq.n	8001eb8 <HAL_ADC_IRQHandler+0x78>
 8001e88:	69bb      	ldr	r3, [r7, #24]
 8001e8a:	f003 0302 	and.w	r3, r3, #2
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d012      	beq.n	8001eb8 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e96:	f003 0310 	and.w	r3, r3, #16
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d105      	bne.n	8001eaa <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ea2:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f001 f800 	bl	8002eb0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2202      	movs	r2, #2
 8001eb6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	f003 0304 	and.w	r3, r3, #4
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d004      	beq.n	8001ecc <HAL_ADC_IRQHandler+0x8c>
 8001ec2:	69bb      	ldr	r3, [r7, #24]
 8001ec4:	f003 0304 	and.w	r3, r3, #4
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d10a      	bne.n	8001ee2 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	f000 8083 	beq.w	8001fde <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	f003 0308 	and.w	r3, r3, #8
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d07d      	beq.n	8001fde <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ee6:	f003 0310 	and.w	r3, r3, #16
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d105      	bne.n	8001efa <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ef2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7ff fc34 	bl	800176c <LL_ADC_REG_IsTriggerSourceSWStart>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d062      	beq.n	8001fd0 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a5d      	ldr	r2, [pc, #372]	@ (8002084 <HAL_ADC_IRQHandler+0x244>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d002      	beq.n	8001f1a <HAL_ADC_IRQHandler+0xda>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	e000      	b.n	8001f1c <HAL_ADC_IRQHandler+0xdc>
 8001f1a:	4b59      	ldr	r3, [pc, #356]	@ (8002080 <HAL_ADC_IRQHandler+0x240>)
 8001f1c:	687a      	ldr	r2, [r7, #4]
 8001f1e:	6812      	ldr	r2, [r2, #0]
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d008      	beq.n	8001f36 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d005      	beq.n	8001f36 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	2b05      	cmp	r3, #5
 8001f2e:	d002      	beq.n	8001f36 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	2b09      	cmp	r3, #9
 8001f34:	d104      	bne.n	8001f40 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	623b      	str	r3, [r7, #32]
 8001f3e:	e00c      	b.n	8001f5a <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a4f      	ldr	r2, [pc, #316]	@ (8002084 <HAL_ADC_IRQHandler+0x244>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d002      	beq.n	8001f50 <HAL_ADC_IRQHandler+0x110>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	e000      	b.n	8001f52 <HAL_ADC_IRQHandler+0x112>
 8001f50:	4b4b      	ldr	r3, [pc, #300]	@ (8002080 <HAL_ADC_IRQHandler+0x240>)
 8001f52:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001f5a:	6a3b      	ldr	r3, [r7, #32]
 8001f5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d135      	bne.n	8001fd0 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0308 	and.w	r3, r3, #8
 8001f6e:	2b08      	cmp	r3, #8
 8001f70:	d12e      	bne.n	8001fd0 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7ff fd33 	bl	80019e2 <LL_ADC_REG_IsConversionOngoing>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d11a      	bne.n	8001fb8 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	685a      	ldr	r2, [r3, #4]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f022 020c 	bic.w	r2, r2, #12
 8001f90:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f96:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	661a      	str	r2, [r3, #96]	@ 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fa2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d112      	bne.n	8001fd0 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fae:	f043 0201 	orr.w	r2, r3, #1
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	661a      	str	r2, [r3, #96]	@ 0x60
 8001fb6:	e00b      	b.n	8001fd0 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fbc:	f043 0210 	orr.w	r2, r3, #16
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001fc8:	f043 0201 	orr.w	r2, r3, #1
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	665a      	str	r2, [r3, #100]	@ 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f7fe fd9d 	bl	8000b10 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	220c      	movs	r2, #12
 8001fdc:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	f003 0320 	and.w	r3, r3, #32
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d004      	beq.n	8001ff2 <HAL_ADC_IRQHandler+0x1b2>
 8001fe8:	69bb      	ldr	r3, [r7, #24]
 8001fea:	f003 0320 	and.w	r3, r3, #32
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d10b      	bne.n	800200a <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	f000 80a0 	beq.w	800213e <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001ffe:	69bb      	ldr	r3, [r7, #24]
 8002000:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002004:	2b00      	cmp	r3, #0
 8002006:	f000 809a 	beq.w	800213e <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800200e:	f003 0310 	and.w	r3, r3, #16
 8002012:	2b00      	cmp	r3, #0
 8002014:	d105      	bne.n	8002022 <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800201a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4618      	mov	r0, r3
 8002028:	f7ff fbdf 	bl	80017ea <LL_ADC_INJ_IsTriggerSourceSWStart>
 800202c:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4618      	mov	r0, r3
 8002034:	f7ff fb9a 	bl	800176c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002038:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a11      	ldr	r2, [pc, #68]	@ (8002084 <HAL_ADC_IRQHandler+0x244>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d002      	beq.n	800204a <HAL_ADC_IRQHandler+0x20a>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	e000      	b.n	800204c <HAL_ADC_IRQHandler+0x20c>
 800204a:	4b0d      	ldr	r3, [pc, #52]	@ (8002080 <HAL_ADC_IRQHandler+0x240>)
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	6812      	ldr	r2, [r2, #0]
 8002050:	4293      	cmp	r3, r2
 8002052:	d008      	beq.n	8002066 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d005      	beq.n	8002066 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	2b06      	cmp	r3, #6
 800205e:	d002      	beq.n	8002066 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	2b07      	cmp	r3, #7
 8002064:	d104      	bne.n	8002070 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	623b      	str	r3, [r7, #32]
 800206e:	e014      	b.n	800209a <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a03      	ldr	r2, [pc, #12]	@ (8002084 <HAL_ADC_IRQHandler+0x244>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d00a      	beq.n	8002090 <HAL_ADC_IRQHandler+0x250>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	e008      	b.n	8002092 <HAL_ADC_IRQHandler+0x252>
 8002080:	40022000 	.word	0x40022000
 8002084:	40022100 	.word	0x40022100
 8002088:	40022300 	.word	0x40022300
 800208c:	58026300 	.word	0x58026300
 8002090:	4b84      	ldr	r3, [pc, #528]	@ (80022a4 <HAL_ADC_IRQHandler+0x464>)
 8002092:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	68db      	ldr	r3, [r3, #12]
 8002098:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d047      	beq.n	8002130 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80020a0:	6a3b      	ldr	r3, [r7, #32]
 80020a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d007      	beq.n	80020ba <HAL_ADC_IRQHandler+0x27a>
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d03f      	beq.n	8002130 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80020b0:	6a3b      	ldr	r3, [r7, #32]
 80020b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d13a      	bne.n	8002130 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020c4:	2b40      	cmp	r3, #64	@ 0x40
 80020c6:	d133      	bne.n	8002130 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80020c8:	6a3b      	ldr	r3, [r7, #32]
 80020ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d12e      	bne.n	8002130 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7ff fc96 	bl	8001a08 <LL_ADC_INJ_IsConversionOngoing>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d11a      	bne.n	8002118 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	685a      	ldr	r2, [r3, #4]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80020f0:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020f6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	661a      	str	r2, [r3, #96]	@ 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002102:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002106:	2b00      	cmp	r3, #0
 8002108:	d112      	bne.n	8002130 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800210e:	f043 0201 	orr.w	r2, r3, #1
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	661a      	str	r2, [r3, #96]	@ 0x60
 8002116:	e00b      	b.n	8002130 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800211c:	f043 0210 	orr.w	r2, r3, #16
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	661a      	str	r2, [r3, #96]	@ 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002128:	f043 0201 	orr.w	r2, r3, #1
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	665a      	str	r2, [r3, #100]	@ 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002130:	6878      	ldr	r0, [r7, #4]
 8002132:	f000 fe95 	bl	8002e60 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	2260      	movs	r2, #96	@ 0x60
 800213c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002144:	2b00      	cmp	r3, #0
 8002146:	d011      	beq.n	800216c <HAL_ADC_IRQHandler+0x32c>
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800214e:	2b00      	cmp	r3, #0
 8002150:	d00c      	beq.n	800216c <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002156:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f000 f8a8 	bl	80022b4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2280      	movs	r2, #128	@ 0x80
 800216a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800216c:	69fb      	ldr	r3, [r7, #28]
 800216e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002172:	2b00      	cmp	r3, #0
 8002174:	d012      	beq.n	800219c <HAL_ADC_IRQHandler+0x35c>
 8002176:	69bb      	ldr	r3, [r7, #24]
 8002178:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800217c:	2b00      	cmp	r3, #0
 800217e:	d00d      	beq.n	800219c <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002184:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f000 fe7b 	bl	8002e88 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800219a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d012      	beq.n	80021cc <HAL_ADC_IRQHandler+0x38c>
 80021a6:	69bb      	ldr	r3, [r7, #24]
 80021a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d00d      	beq.n	80021cc <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021b4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f000 fe6d 	bl	8002e9c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021ca:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	f003 0310 	and.w	r3, r3, #16
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d043      	beq.n	800225e <HAL_ADC_IRQHandler+0x41e>
 80021d6:	69bb      	ldr	r3, [r7, #24]
 80021d8:	f003 0310 	and.w	r3, r3, #16
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d03e      	beq.n	800225e <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d102      	bne.n	80021ee <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 80021e8:	2301      	movs	r3, #1
 80021ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80021ec:	e021      	b.n	8002232 <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d015      	beq.n	8002220 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a2a      	ldr	r2, [pc, #168]	@ (80022a4 <HAL_ADC_IRQHandler+0x464>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d004      	beq.n	8002208 <HAL_ADC_IRQHandler+0x3c8>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a29      	ldr	r2, [pc, #164]	@ (80022a8 <HAL_ADC_IRQHandler+0x468>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d101      	bne.n	800220c <HAL_ADC_IRQHandler+0x3cc>
 8002208:	4b28      	ldr	r3, [pc, #160]	@ (80022ac <HAL_ADC_IRQHandler+0x46c>)
 800220a:	e000      	b.n	800220e <HAL_ADC_IRQHandler+0x3ce>
 800220c:	4b28      	ldr	r3, [pc, #160]	@ (80022b0 <HAL_ADC_IRQHandler+0x470>)
 800220e:	4618      	mov	r0, r3
 8002210:	f7ff fb78 	bl	8001904 <LL_ADC_GetMultiDMATransfer>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d00b      	beq.n	8002232 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 800221a:	2301      	movs	r3, #1
 800221c:	627b      	str	r3, [r7, #36]	@ 0x24
 800221e:	e008      	b.n	8002232 <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	68db      	ldr	r3, [r3, #12]
 8002226:	f003 0303 	and.w	r3, r3, #3
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 800222e:	2301      	movs	r3, #1
 8002230:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002234:	2b01      	cmp	r3, #1
 8002236:	d10e      	bne.n	8002256 <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800223c:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002248:	f043 0202 	orr.w	r2, r3, #2
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	665a      	str	r2, [r3, #100]	@ 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002250:	6878      	ldr	r0, [r7, #4]
 8002252:	f000 f839 	bl	80022c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	2210      	movs	r2, #16
 800225c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002264:	2b00      	cmp	r3, #0
 8002266:	d018      	beq.n	800229a <HAL_ADC_IRQHandler+0x45a>
 8002268:	69bb      	ldr	r3, [r7, #24]
 800226a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800226e:	2b00      	cmp	r3, #0
 8002270:	d013      	beq.n	800229a <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002276:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002282:	f043 0208 	orr.w	r2, r3, #8
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002292:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f000 fded 	bl	8002e74 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800229a:	bf00      	nop
 800229c:	3728      	adds	r7, #40	@ 0x28
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	40022000 	.word	0x40022000
 80022a8:	40022100 	.word	0x40022100
 80022ac:	40022300 	.word	0x40022300
 80022b0:	58026300 	.word	0x58026300

080022b4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80022bc:	bf00      	nop
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80022d0:	bf00      	nop
 80022d2:	370c      	adds	r7, #12
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80022dc:	b590      	push	{r4, r7, lr}
 80022de:	b0a5      	sub	sp, #148	@ 0x94
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022e6:	2300      	movs	r3, #0
 80022e8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80022ec:	2300      	movs	r3, #0
 80022ee:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80022f6:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	4aa4      	ldr	r2, [pc, #656]	@ (8002590 <HAL_ADC_ConfigChannel+0x2b4>)
 80022fe:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002306:	2b01      	cmp	r3, #1
 8002308:	d102      	bne.n	8002310 <HAL_ADC_ConfigChannel+0x34>
 800230a:	2302      	movs	r3, #2
 800230c:	f000 bca2 	b.w	8002c54 <HAL_ADC_ConfigChannel+0x978>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2201      	movs	r2, #1
 8002314:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4618      	mov	r0, r3
 800231e:	f7ff fb60 	bl	80019e2 <LL_ADC_REG_IsConversionOngoing>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	f040 8486 	bne.w	8002c36 <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	2b00      	cmp	r3, #0
 8002330:	db31      	blt.n	8002396 <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a97      	ldr	r2, [pc, #604]	@ (8002594 <HAL_ADC_ConfigChannel+0x2b8>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d02c      	beq.n	8002396 <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002344:	2b00      	cmp	r3, #0
 8002346:	d108      	bne.n	800235a <HAL_ADC_ConfigChannel+0x7e>
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	0e9b      	lsrs	r3, r3, #26
 800234e:	f003 031f 	and.w	r3, r3, #31
 8002352:	2201      	movs	r2, #1
 8002354:	fa02 f303 	lsl.w	r3, r2, r3
 8002358:	e016      	b.n	8002388 <HAL_ADC_ConfigChannel+0xac>
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002360:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002362:	fa93 f3a3 	rbit	r3, r3
 8002366:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002368:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800236a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800236c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800236e:	2b00      	cmp	r3, #0
 8002370:	d101      	bne.n	8002376 <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 8002372:	2320      	movs	r3, #32
 8002374:	e003      	b.n	800237e <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 8002376:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002378:	fab3 f383 	clz	r3, r3
 800237c:	b2db      	uxtb	r3, r3
 800237e:	f003 031f 	and.w	r3, r3, #31
 8002382:	2201      	movs	r2, #1
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	687a      	ldr	r2, [r7, #4]
 800238a:	6812      	ldr	r2, [r2, #0]
 800238c:	69d1      	ldr	r1, [r2, #28]
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	6812      	ldr	r2, [r2, #0]
 8002392:	430b      	orrs	r3, r1
 8002394:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6818      	ldr	r0, [r3, #0]
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	6859      	ldr	r1, [r3, #4]
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	461a      	mov	r2, r3
 80023a4:	f7ff f9f5 	bl	8001792 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7ff fb18 	bl	80019e2 <LL_ADC_REG_IsConversionOngoing>
 80023b2:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7ff fb24 	bl	8001a08 <LL_ADC_INJ_IsConversionOngoing>
 80023c0:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80023c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	f040 824a 	bne.w	8002862 <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80023ce:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	f040 8245 	bne.w	8002862 <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6818      	ldr	r0, [r3, #0]
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	6819      	ldr	r1, [r3, #0]
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	461a      	mov	r2, r3
 80023e6:	f7ff fa13 	bl	8001810 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a69      	ldr	r2, [pc, #420]	@ (8002594 <HAL_ADC_ConfigChannel+0x2b8>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d10d      	bne.n	8002410 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	695a      	ldr	r2, [r3, #20]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	68db      	ldr	r3, [r3, #12]
 80023fe:	08db      	lsrs	r3, r3, #3
 8002400:	f003 0303 	and.w	r3, r3, #3
 8002404:	005b      	lsls	r3, r3, #1
 8002406:	fa02 f303 	lsl.w	r3, r2, r3
 800240a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800240e:	e032      	b.n	8002476 <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002410:	4b61      	ldr	r3, [pc, #388]	@ (8002598 <HAL_ADC_ConfigChannel+0x2bc>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002418:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800241c:	d10b      	bne.n	8002436 <HAL_ADC_ConfigChannel+0x15a>
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	695a      	ldr	r2, [r3, #20]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	089b      	lsrs	r3, r3, #2
 800242a:	f003 0307 	and.w	r3, r3, #7
 800242e:	005b      	lsls	r3, r3, #1
 8002430:	fa02 f303 	lsl.w	r3, r2, r3
 8002434:	e01d      	b.n	8002472 <HAL_ADC_ConfigChannel+0x196>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	f003 0310 	and.w	r3, r3, #16
 8002440:	2b00      	cmp	r3, #0
 8002442:	d10b      	bne.n	800245c <HAL_ADC_ConfigChannel+0x180>
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	695a      	ldr	r2, [r3, #20]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	68db      	ldr	r3, [r3, #12]
 800244e:	089b      	lsrs	r3, r3, #2
 8002450:	f003 0307 	and.w	r3, r3, #7
 8002454:	005b      	lsls	r3, r3, #1
 8002456:	fa02 f303 	lsl.w	r3, r2, r3
 800245a:	e00a      	b.n	8002472 <HAL_ADC_ConfigChannel+0x196>
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	695a      	ldr	r2, [r3, #20]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	089b      	lsrs	r3, r3, #2
 8002468:	f003 0304 	and.w	r3, r3, #4
 800246c:	005b      	lsls	r3, r3, #1
 800246e:	fa02 f303 	lsl.w	r3, r2, r3
 8002472:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	691b      	ldr	r3, [r3, #16]
 800247a:	2b04      	cmp	r3, #4
 800247c:	d048      	beq.n	8002510 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6818      	ldr	r0, [r3, #0]
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	6919      	ldr	r1, [r3, #16]
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800248e:	f7ff f87b 	bl	8001588 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a3f      	ldr	r2, [pc, #252]	@ (8002594 <HAL_ADC_ConfigChannel+0x2b8>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d119      	bne.n	80024d0 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6818      	ldr	r0, [r3, #0]
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	6919      	ldr	r1, [r3, #16]
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	69db      	ldr	r3, [r3, #28]
 80024a8:	461a      	mov	r2, r3
 80024aa:	f7ff f913 	bl	80016d4 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6818      	ldr	r0, [r3, #0]
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	6919      	ldr	r1, [r3, #16]
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d102      	bne.n	80024c6 <HAL_ADC_ConfigChannel+0x1ea>
 80024c0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80024c4:	e000      	b.n	80024c8 <HAL_ADC_ConfigChannel+0x1ec>
 80024c6:	2300      	movs	r3, #0
 80024c8:	461a      	mov	r2, r3
 80024ca:	f7ff f8e1 	bl	8001690 <LL_ADC_SetOffsetSaturation>
 80024ce:	e1c8      	b.n	8002862 <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6818      	ldr	r0, [r3, #0]
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	6919      	ldr	r1, [r3, #16]
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d102      	bne.n	80024e8 <HAL_ADC_ConfigChannel+0x20c>
 80024e2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80024e6:	e000      	b.n	80024ea <HAL_ADC_ConfigChannel+0x20e>
 80024e8:	2300      	movs	r3, #0
 80024ea:	461a      	mov	r2, r3
 80024ec:	f7ff f8ae 	bl	800164c <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6818      	ldr	r0, [r3, #0]
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	6919      	ldr	r1, [r3, #16]
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	7e1b      	ldrb	r3, [r3, #24]
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d102      	bne.n	8002506 <HAL_ADC_ConfigChannel+0x22a>
 8002500:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002504:	e000      	b.n	8002508 <HAL_ADC_ConfigChannel+0x22c>
 8002506:	2300      	movs	r3, #0
 8002508:	461a      	mov	r2, r3
 800250a:	f7ff f885 	bl	8001618 <LL_ADC_SetDataRightShift>
 800250e:	e1a8      	b.n	8002862 <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a1f      	ldr	r2, [pc, #124]	@ (8002594 <HAL_ADC_ConfigChannel+0x2b8>)
 8002516:	4293      	cmp	r3, r2
 8002518:	f040 815b 	bne.w	80027d2 <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2100      	movs	r1, #0
 8002522:	4618      	mov	r0, r3
 8002524:	f7ff f862 	bl	80015ec <LL_ADC_GetOffsetChannel>
 8002528:	4603      	mov	r3, r0
 800252a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800252e:	2b00      	cmp	r3, #0
 8002530:	d10a      	bne.n	8002548 <HAL_ADC_ConfigChannel+0x26c>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	2100      	movs	r1, #0
 8002538:	4618      	mov	r0, r3
 800253a:	f7ff f857 	bl	80015ec <LL_ADC_GetOffsetChannel>
 800253e:	4603      	mov	r3, r0
 8002540:	0e9b      	lsrs	r3, r3, #26
 8002542:	f003 021f 	and.w	r2, r3, #31
 8002546:	e017      	b.n	8002578 <HAL_ADC_ConfigChannel+0x29c>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2100      	movs	r1, #0
 800254e:	4618      	mov	r0, r3
 8002550:	f7ff f84c 	bl	80015ec <LL_ADC_GetOffsetChannel>
 8002554:	4603      	mov	r3, r0
 8002556:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002558:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800255a:	fa93 f3a3 	rbit	r3, r3
 800255e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002560:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002562:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002564:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002566:	2b00      	cmp	r3, #0
 8002568:	d101      	bne.n	800256e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800256a:	2320      	movs	r3, #32
 800256c:	e003      	b.n	8002576 <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 800256e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002570:	fab3 f383 	clz	r3, r3
 8002574:	b2db      	uxtb	r3, r3
 8002576:	461a      	mov	r2, r3
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002580:	2b00      	cmp	r3, #0
 8002582:	d10b      	bne.n	800259c <HAL_ADC_ConfigChannel+0x2c0>
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	0e9b      	lsrs	r3, r3, #26
 800258a:	f003 031f 	and.w	r3, r3, #31
 800258e:	e017      	b.n	80025c0 <HAL_ADC_ConfigChannel+0x2e4>
 8002590:	47ff0000 	.word	0x47ff0000
 8002594:	58026000 	.word	0x58026000
 8002598:	5c001000 	.word	0x5c001000
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025a4:	fa93 f3a3 	rbit	r3, r3
 80025a8:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80025aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80025ac:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80025ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d101      	bne.n	80025b8 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 80025b4:	2320      	movs	r3, #32
 80025b6:	e003      	b.n	80025c0 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 80025b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80025ba:	fab3 f383 	clz	r3, r3
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d106      	bne.n	80025d2 <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	2200      	movs	r2, #0
 80025ca:	2100      	movs	r1, #0
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff f8a3 	bl	8001718 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	2101      	movs	r1, #1
 80025d8:	4618      	mov	r0, r3
 80025da:	f7ff f807 	bl	80015ec <LL_ADC_GetOffsetChannel>
 80025de:	4603      	mov	r3, r0
 80025e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d10a      	bne.n	80025fe <HAL_ADC_ConfigChannel+0x322>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2101      	movs	r1, #1
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7fe fffc 	bl	80015ec <LL_ADC_GetOffsetChannel>
 80025f4:	4603      	mov	r3, r0
 80025f6:	0e9b      	lsrs	r3, r3, #26
 80025f8:	f003 021f 	and.w	r2, r3, #31
 80025fc:	e017      	b.n	800262e <HAL_ADC_ConfigChannel+0x352>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2101      	movs	r1, #1
 8002604:	4618      	mov	r0, r3
 8002606:	f7fe fff1 	bl	80015ec <LL_ADC_GetOffsetChannel>
 800260a:	4603      	mov	r3, r0
 800260c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800260e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002610:	fa93 f3a3 	rbit	r3, r3
 8002614:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002616:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002618:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800261a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800261c:	2b00      	cmp	r3, #0
 800261e:	d101      	bne.n	8002624 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8002620:	2320      	movs	r3, #32
 8002622:	e003      	b.n	800262c <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8002624:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002626:	fab3 f383 	clz	r3, r3
 800262a:	b2db      	uxtb	r3, r3
 800262c:	461a      	mov	r2, r3
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002636:	2b00      	cmp	r3, #0
 8002638:	d105      	bne.n	8002646 <HAL_ADC_ConfigChannel+0x36a>
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	0e9b      	lsrs	r3, r3, #26
 8002640:	f003 031f 	and.w	r3, r3, #31
 8002644:	e011      	b.n	800266a <HAL_ADC_ConfigChannel+0x38e>
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800264c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800264e:	fa93 f3a3 	rbit	r3, r3
 8002652:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002654:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002656:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002658:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800265a:	2b00      	cmp	r3, #0
 800265c:	d101      	bne.n	8002662 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800265e:	2320      	movs	r3, #32
 8002660:	e003      	b.n	800266a <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8002662:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002664:	fab3 f383 	clz	r3, r3
 8002668:	b2db      	uxtb	r3, r3
 800266a:	429a      	cmp	r2, r3
 800266c:	d106      	bne.n	800267c <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	2200      	movs	r2, #0
 8002674:	2101      	movs	r1, #1
 8002676:	4618      	mov	r0, r3
 8002678:	f7ff f84e 	bl	8001718 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	2102      	movs	r1, #2
 8002682:	4618      	mov	r0, r3
 8002684:	f7fe ffb2 	bl	80015ec <LL_ADC_GetOffsetChannel>
 8002688:	4603      	mov	r3, r0
 800268a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800268e:	2b00      	cmp	r3, #0
 8002690:	d10a      	bne.n	80026a8 <HAL_ADC_ConfigChannel+0x3cc>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	2102      	movs	r1, #2
 8002698:	4618      	mov	r0, r3
 800269a:	f7fe ffa7 	bl	80015ec <LL_ADC_GetOffsetChannel>
 800269e:	4603      	mov	r3, r0
 80026a0:	0e9b      	lsrs	r3, r3, #26
 80026a2:	f003 021f 	and.w	r2, r3, #31
 80026a6:	e017      	b.n	80026d8 <HAL_ADC_ConfigChannel+0x3fc>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2102      	movs	r1, #2
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7fe ff9c 	bl	80015ec <LL_ADC_GetOffsetChannel>
 80026b4:	4603      	mov	r3, r0
 80026b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026ba:	fa93 f3a3 	rbit	r3, r3
 80026be:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80026c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80026c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d101      	bne.n	80026ce <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80026ca:	2320      	movs	r3, #32
 80026cc:	e003      	b.n	80026d6 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80026ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026d0:	fab3 f383 	clz	r3, r3
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	461a      	mov	r2, r3
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d105      	bne.n	80026f0 <HAL_ADC_ConfigChannel+0x414>
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	0e9b      	lsrs	r3, r3, #26
 80026ea:	f003 031f 	and.w	r3, r3, #31
 80026ee:	e011      	b.n	8002714 <HAL_ADC_ConfigChannel+0x438>
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026f8:	fa93 f3a3 	rbit	r3, r3
 80026fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80026fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002700:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002704:	2b00      	cmp	r3, #0
 8002706:	d101      	bne.n	800270c <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8002708:	2320      	movs	r3, #32
 800270a:	e003      	b.n	8002714 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 800270c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800270e:	fab3 f383 	clz	r3, r3
 8002712:	b2db      	uxtb	r3, r3
 8002714:	429a      	cmp	r2, r3
 8002716:	d106      	bne.n	8002726 <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2200      	movs	r2, #0
 800271e:	2102      	movs	r1, #2
 8002720:	4618      	mov	r0, r3
 8002722:	f7fe fff9 	bl	8001718 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	2103      	movs	r1, #3
 800272c:	4618      	mov	r0, r3
 800272e:	f7fe ff5d 	bl	80015ec <LL_ADC_GetOffsetChannel>
 8002732:	4603      	mov	r3, r0
 8002734:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002738:	2b00      	cmp	r3, #0
 800273a:	d10a      	bne.n	8002752 <HAL_ADC_ConfigChannel+0x476>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	2103      	movs	r1, #3
 8002742:	4618      	mov	r0, r3
 8002744:	f7fe ff52 	bl	80015ec <LL_ADC_GetOffsetChannel>
 8002748:	4603      	mov	r3, r0
 800274a:	0e9b      	lsrs	r3, r3, #26
 800274c:	f003 021f 	and.w	r2, r3, #31
 8002750:	e017      	b.n	8002782 <HAL_ADC_ConfigChannel+0x4a6>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	2103      	movs	r1, #3
 8002758:	4618      	mov	r0, r3
 800275a:	f7fe ff47 	bl	80015ec <LL_ADC_GetOffsetChannel>
 800275e:	4603      	mov	r3, r0
 8002760:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002762:	6a3b      	ldr	r3, [r7, #32]
 8002764:	fa93 f3a3 	rbit	r3, r3
 8002768:	61fb      	str	r3, [r7, #28]
  return result;
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800276e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002770:	2b00      	cmp	r3, #0
 8002772:	d101      	bne.n	8002778 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002774:	2320      	movs	r3, #32
 8002776:	e003      	b.n	8002780 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277a:	fab3 f383 	clz	r3, r3
 800277e:	b2db      	uxtb	r3, r3
 8002780:	461a      	mov	r2, r3
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800278a:	2b00      	cmp	r3, #0
 800278c:	d105      	bne.n	800279a <HAL_ADC_ConfigChannel+0x4be>
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	0e9b      	lsrs	r3, r3, #26
 8002794:	f003 031f 	and.w	r3, r3, #31
 8002798:	e011      	b.n	80027be <HAL_ADC_ConfigChannel+0x4e2>
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	fa93 f3a3 	rbit	r3, r3
 80027a6:	613b      	str	r3, [r7, #16]
  return result;
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d101      	bne.n	80027b6 <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 80027b2:	2320      	movs	r3, #32
 80027b4:	e003      	b.n	80027be <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 80027b6:	69bb      	ldr	r3, [r7, #24]
 80027b8:	fab3 f383 	clz	r3, r3
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	429a      	cmp	r2, r3
 80027c0:	d14f      	bne.n	8002862 <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	2200      	movs	r2, #0
 80027c8:	2103      	movs	r1, #3
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7fe ffa4 	bl	8001718 <LL_ADC_SetOffsetState>
 80027d0:	e047      	b.n	8002862 <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027d8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	069b      	lsls	r3, r3, #26
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d107      	bne.n	80027f6 <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80027f4:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80027fc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	069b      	lsls	r3, r3, #26
 8002806:	429a      	cmp	r2, r3
 8002808:	d107      	bne.n	800281a <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002818:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002820:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	069b      	lsls	r3, r3, #26
 800282a:	429a      	cmp	r2, r3
 800282c:	d107      	bne.n	800283e <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800283c:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002844:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	069b      	lsls	r3, r3, #26
 800284e:	429a      	cmp	r2, r3
 8002850:	d107      	bne.n	8002862 <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002860:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4618      	mov	r0, r3
 8002868:	f7ff f8a8 	bl	80019bc <LL_ADC_IsEnabled>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	f040 81ea 	bne.w	8002c48 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6818      	ldr	r0, [r3, #0]
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	6819      	ldr	r1, [r3, #0]
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	461a      	mov	r2, r3
 8002882:	f7fe fff1 	bl	8001868 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	68db      	ldr	r3, [r3, #12]
 800288a:	4a7a      	ldr	r2, [pc, #488]	@ (8002a74 <HAL_ADC_ConfigChannel+0x798>)
 800288c:	4293      	cmp	r3, r2
 800288e:	f040 80e0 	bne.w	8002a52 <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4977      	ldr	r1, [pc, #476]	@ (8002a78 <HAL_ADC_ConfigChannel+0x79c>)
 800289c:	428b      	cmp	r3, r1
 800289e:	d147      	bne.n	8002930 <HAL_ADC_ConfigChannel+0x654>
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4975      	ldr	r1, [pc, #468]	@ (8002a7c <HAL_ADC_ConfigChannel+0x7a0>)
 80028a6:	428b      	cmp	r3, r1
 80028a8:	d040      	beq.n	800292c <HAL_ADC_ConfigChannel+0x650>
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4974      	ldr	r1, [pc, #464]	@ (8002a80 <HAL_ADC_ConfigChannel+0x7a4>)
 80028b0:	428b      	cmp	r3, r1
 80028b2:	d039      	beq.n	8002928 <HAL_ADC_ConfigChannel+0x64c>
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4972      	ldr	r1, [pc, #456]	@ (8002a84 <HAL_ADC_ConfigChannel+0x7a8>)
 80028ba:	428b      	cmp	r3, r1
 80028bc:	d032      	beq.n	8002924 <HAL_ADC_ConfigChannel+0x648>
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4971      	ldr	r1, [pc, #452]	@ (8002a88 <HAL_ADC_ConfigChannel+0x7ac>)
 80028c4:	428b      	cmp	r3, r1
 80028c6:	d02b      	beq.n	8002920 <HAL_ADC_ConfigChannel+0x644>
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	496f      	ldr	r1, [pc, #444]	@ (8002a8c <HAL_ADC_ConfigChannel+0x7b0>)
 80028ce:	428b      	cmp	r3, r1
 80028d0:	d024      	beq.n	800291c <HAL_ADC_ConfigChannel+0x640>
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	496e      	ldr	r1, [pc, #440]	@ (8002a90 <HAL_ADC_ConfigChannel+0x7b4>)
 80028d8:	428b      	cmp	r3, r1
 80028da:	d01d      	beq.n	8002918 <HAL_ADC_ConfigChannel+0x63c>
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	496c      	ldr	r1, [pc, #432]	@ (8002a94 <HAL_ADC_ConfigChannel+0x7b8>)
 80028e2:	428b      	cmp	r3, r1
 80028e4:	d016      	beq.n	8002914 <HAL_ADC_ConfigChannel+0x638>
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	496b      	ldr	r1, [pc, #428]	@ (8002a98 <HAL_ADC_ConfigChannel+0x7bc>)
 80028ec:	428b      	cmp	r3, r1
 80028ee:	d00f      	beq.n	8002910 <HAL_ADC_ConfigChannel+0x634>
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4969      	ldr	r1, [pc, #420]	@ (8002a9c <HAL_ADC_ConfigChannel+0x7c0>)
 80028f6:	428b      	cmp	r3, r1
 80028f8:	d008      	beq.n	800290c <HAL_ADC_ConfigChannel+0x630>
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4968      	ldr	r1, [pc, #416]	@ (8002aa0 <HAL_ADC_ConfigChannel+0x7c4>)
 8002900:	428b      	cmp	r3, r1
 8002902:	d101      	bne.n	8002908 <HAL_ADC_ConfigChannel+0x62c>
 8002904:	4b67      	ldr	r3, [pc, #412]	@ (8002aa4 <HAL_ADC_ConfigChannel+0x7c8>)
 8002906:	e0a0      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 8002908:	2300      	movs	r3, #0
 800290a:	e09e      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 800290c:	4b66      	ldr	r3, [pc, #408]	@ (8002aa8 <HAL_ADC_ConfigChannel+0x7cc>)
 800290e:	e09c      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 8002910:	4b66      	ldr	r3, [pc, #408]	@ (8002aac <HAL_ADC_ConfigChannel+0x7d0>)
 8002912:	e09a      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 8002914:	4b60      	ldr	r3, [pc, #384]	@ (8002a98 <HAL_ADC_ConfigChannel+0x7bc>)
 8002916:	e098      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 8002918:	4b5e      	ldr	r3, [pc, #376]	@ (8002a94 <HAL_ADC_ConfigChannel+0x7b8>)
 800291a:	e096      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 800291c:	4b64      	ldr	r3, [pc, #400]	@ (8002ab0 <HAL_ADC_ConfigChannel+0x7d4>)
 800291e:	e094      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 8002920:	4b64      	ldr	r3, [pc, #400]	@ (8002ab4 <HAL_ADC_ConfigChannel+0x7d8>)
 8002922:	e092      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 8002924:	4b64      	ldr	r3, [pc, #400]	@ (8002ab8 <HAL_ADC_ConfigChannel+0x7dc>)
 8002926:	e090      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 8002928:	4b64      	ldr	r3, [pc, #400]	@ (8002abc <HAL_ADC_ConfigChannel+0x7e0>)
 800292a:	e08e      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 800292c:	2301      	movs	r3, #1
 800292e:	e08c      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4962      	ldr	r1, [pc, #392]	@ (8002ac0 <HAL_ADC_ConfigChannel+0x7e4>)
 8002936:	428b      	cmp	r3, r1
 8002938:	d140      	bne.n	80029bc <HAL_ADC_ConfigChannel+0x6e0>
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	494f      	ldr	r1, [pc, #316]	@ (8002a7c <HAL_ADC_ConfigChannel+0x7a0>)
 8002940:	428b      	cmp	r3, r1
 8002942:	d039      	beq.n	80029b8 <HAL_ADC_ConfigChannel+0x6dc>
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	494d      	ldr	r1, [pc, #308]	@ (8002a80 <HAL_ADC_ConfigChannel+0x7a4>)
 800294a:	428b      	cmp	r3, r1
 800294c:	d032      	beq.n	80029b4 <HAL_ADC_ConfigChannel+0x6d8>
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	494c      	ldr	r1, [pc, #304]	@ (8002a84 <HAL_ADC_ConfigChannel+0x7a8>)
 8002954:	428b      	cmp	r3, r1
 8002956:	d02b      	beq.n	80029b0 <HAL_ADC_ConfigChannel+0x6d4>
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	494a      	ldr	r1, [pc, #296]	@ (8002a88 <HAL_ADC_ConfigChannel+0x7ac>)
 800295e:	428b      	cmp	r3, r1
 8002960:	d024      	beq.n	80029ac <HAL_ADC_ConfigChannel+0x6d0>
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4949      	ldr	r1, [pc, #292]	@ (8002a8c <HAL_ADC_ConfigChannel+0x7b0>)
 8002968:	428b      	cmp	r3, r1
 800296a:	d01d      	beq.n	80029a8 <HAL_ADC_ConfigChannel+0x6cc>
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4947      	ldr	r1, [pc, #284]	@ (8002a90 <HAL_ADC_ConfigChannel+0x7b4>)
 8002972:	428b      	cmp	r3, r1
 8002974:	d016      	beq.n	80029a4 <HAL_ADC_ConfigChannel+0x6c8>
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4946      	ldr	r1, [pc, #280]	@ (8002a94 <HAL_ADC_ConfigChannel+0x7b8>)
 800297c:	428b      	cmp	r3, r1
 800297e:	d00f      	beq.n	80029a0 <HAL_ADC_ConfigChannel+0x6c4>
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4944      	ldr	r1, [pc, #272]	@ (8002a98 <HAL_ADC_ConfigChannel+0x7bc>)
 8002986:	428b      	cmp	r3, r1
 8002988:	d008      	beq.n	800299c <HAL_ADC_ConfigChannel+0x6c0>
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4944      	ldr	r1, [pc, #272]	@ (8002aa0 <HAL_ADC_ConfigChannel+0x7c4>)
 8002990:	428b      	cmp	r3, r1
 8002992:	d101      	bne.n	8002998 <HAL_ADC_ConfigChannel+0x6bc>
 8002994:	4b43      	ldr	r3, [pc, #268]	@ (8002aa4 <HAL_ADC_ConfigChannel+0x7c8>)
 8002996:	e058      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 8002998:	2300      	movs	r3, #0
 800299a:	e056      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 800299c:	4b43      	ldr	r3, [pc, #268]	@ (8002aac <HAL_ADC_ConfigChannel+0x7d0>)
 800299e:	e054      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 80029a0:	4b3d      	ldr	r3, [pc, #244]	@ (8002a98 <HAL_ADC_ConfigChannel+0x7bc>)
 80029a2:	e052      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 80029a4:	4b3b      	ldr	r3, [pc, #236]	@ (8002a94 <HAL_ADC_ConfigChannel+0x7b8>)
 80029a6:	e050      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 80029a8:	4b41      	ldr	r3, [pc, #260]	@ (8002ab0 <HAL_ADC_ConfigChannel+0x7d4>)
 80029aa:	e04e      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 80029ac:	4b41      	ldr	r3, [pc, #260]	@ (8002ab4 <HAL_ADC_ConfigChannel+0x7d8>)
 80029ae:	e04c      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 80029b0:	4b41      	ldr	r3, [pc, #260]	@ (8002ab8 <HAL_ADC_ConfigChannel+0x7dc>)
 80029b2:	e04a      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 80029b4:	4b41      	ldr	r3, [pc, #260]	@ (8002abc <HAL_ADC_ConfigChannel+0x7e0>)
 80029b6:	e048      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 80029b8:	2301      	movs	r3, #1
 80029ba:	e046      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4940      	ldr	r1, [pc, #256]	@ (8002ac4 <HAL_ADC_ConfigChannel+0x7e8>)
 80029c2:	428b      	cmp	r3, r1
 80029c4:	d140      	bne.n	8002a48 <HAL_ADC_ConfigChannel+0x76c>
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	492c      	ldr	r1, [pc, #176]	@ (8002a7c <HAL_ADC_ConfigChannel+0x7a0>)
 80029cc:	428b      	cmp	r3, r1
 80029ce:	d039      	beq.n	8002a44 <HAL_ADC_ConfigChannel+0x768>
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	492a      	ldr	r1, [pc, #168]	@ (8002a80 <HAL_ADC_ConfigChannel+0x7a4>)
 80029d6:	428b      	cmp	r3, r1
 80029d8:	d032      	beq.n	8002a40 <HAL_ADC_ConfigChannel+0x764>
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4929      	ldr	r1, [pc, #164]	@ (8002a84 <HAL_ADC_ConfigChannel+0x7a8>)
 80029e0:	428b      	cmp	r3, r1
 80029e2:	d02b      	beq.n	8002a3c <HAL_ADC_ConfigChannel+0x760>
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4927      	ldr	r1, [pc, #156]	@ (8002a88 <HAL_ADC_ConfigChannel+0x7ac>)
 80029ea:	428b      	cmp	r3, r1
 80029ec:	d024      	beq.n	8002a38 <HAL_ADC_ConfigChannel+0x75c>
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4926      	ldr	r1, [pc, #152]	@ (8002a8c <HAL_ADC_ConfigChannel+0x7b0>)
 80029f4:	428b      	cmp	r3, r1
 80029f6:	d01d      	beq.n	8002a34 <HAL_ADC_ConfigChannel+0x758>
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4924      	ldr	r1, [pc, #144]	@ (8002a90 <HAL_ADC_ConfigChannel+0x7b4>)
 80029fe:	428b      	cmp	r3, r1
 8002a00:	d016      	beq.n	8002a30 <HAL_ADC_ConfigChannel+0x754>
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4923      	ldr	r1, [pc, #140]	@ (8002a94 <HAL_ADC_ConfigChannel+0x7b8>)
 8002a08:	428b      	cmp	r3, r1
 8002a0a:	d00f      	beq.n	8002a2c <HAL_ADC_ConfigChannel+0x750>
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4926      	ldr	r1, [pc, #152]	@ (8002aac <HAL_ADC_ConfigChannel+0x7d0>)
 8002a12:	428b      	cmp	r3, r1
 8002a14:	d008      	beq.n	8002a28 <HAL_ADC_ConfigChannel+0x74c>
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	492b      	ldr	r1, [pc, #172]	@ (8002ac8 <HAL_ADC_ConfigChannel+0x7ec>)
 8002a1c:	428b      	cmp	r3, r1
 8002a1e:	d101      	bne.n	8002a24 <HAL_ADC_ConfigChannel+0x748>
 8002a20:	4b2a      	ldr	r3, [pc, #168]	@ (8002acc <HAL_ADC_ConfigChannel+0x7f0>)
 8002a22:	e012      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 8002a24:	2300      	movs	r3, #0
 8002a26:	e010      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 8002a28:	4b27      	ldr	r3, [pc, #156]	@ (8002ac8 <HAL_ADC_ConfigChannel+0x7ec>)
 8002a2a:	e00e      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 8002a2c:	4b1a      	ldr	r3, [pc, #104]	@ (8002a98 <HAL_ADC_ConfigChannel+0x7bc>)
 8002a2e:	e00c      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 8002a30:	4b18      	ldr	r3, [pc, #96]	@ (8002a94 <HAL_ADC_ConfigChannel+0x7b8>)
 8002a32:	e00a      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 8002a34:	4b1e      	ldr	r3, [pc, #120]	@ (8002ab0 <HAL_ADC_ConfigChannel+0x7d4>)
 8002a36:	e008      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 8002a38:	4b1e      	ldr	r3, [pc, #120]	@ (8002ab4 <HAL_ADC_ConfigChannel+0x7d8>)
 8002a3a:	e006      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 8002a3c:	4b1e      	ldr	r3, [pc, #120]	@ (8002ab8 <HAL_ADC_ConfigChannel+0x7dc>)
 8002a3e:	e004      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 8002a40:	4b1e      	ldr	r3, [pc, #120]	@ (8002abc <HAL_ADC_ConfigChannel+0x7e0>)
 8002a42:	e002      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 8002a44:	2301      	movs	r3, #1
 8002a46:	e000      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x76e>
 8002a48:	2300      	movs	r3, #0
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	4610      	mov	r0, r2
 8002a4e:	f7fe fd61 	bl	8001514 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	f280 80f6 	bge.w	8002c48 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a05      	ldr	r2, [pc, #20]	@ (8002a78 <HAL_ADC_ConfigChannel+0x79c>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d004      	beq.n	8002a70 <HAL_ADC_ConfigChannel+0x794>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a15      	ldr	r2, [pc, #84]	@ (8002ac0 <HAL_ADC_ConfigChannel+0x7e4>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d131      	bne.n	8002ad4 <HAL_ADC_ConfigChannel+0x7f8>
 8002a70:	4b17      	ldr	r3, [pc, #92]	@ (8002ad0 <HAL_ADC_ConfigChannel+0x7f4>)
 8002a72:	e030      	b.n	8002ad6 <HAL_ADC_ConfigChannel+0x7fa>
 8002a74:	47ff0000 	.word	0x47ff0000
 8002a78:	40022000 	.word	0x40022000
 8002a7c:	04300002 	.word	0x04300002
 8002a80:	08600004 	.word	0x08600004
 8002a84:	0c900008 	.word	0x0c900008
 8002a88:	10c00010 	.word	0x10c00010
 8002a8c:	14f00020 	.word	0x14f00020
 8002a90:	2a000400 	.word	0x2a000400
 8002a94:	2e300800 	.word	0x2e300800
 8002a98:	32601000 	.word	0x32601000
 8002a9c:	43210000 	.word	0x43210000
 8002aa0:	4b840000 	.word	0x4b840000
 8002aa4:	4fb80000 	.word	0x4fb80000
 8002aa8:	47520000 	.word	0x47520000
 8002aac:	36902000 	.word	0x36902000
 8002ab0:	25b00200 	.word	0x25b00200
 8002ab4:	21800100 	.word	0x21800100
 8002ab8:	1d500080 	.word	0x1d500080
 8002abc:	19200040 	.word	0x19200040
 8002ac0:	40022100 	.word	0x40022100
 8002ac4:	58026000 	.word	0x58026000
 8002ac8:	3ac04000 	.word	0x3ac04000
 8002acc:	3ef08000 	.word	0x3ef08000
 8002ad0:	40022300 	.word	0x40022300
 8002ad4:	4b61      	ldr	r3, [pc, #388]	@ (8002c5c <HAL_ADC_ConfigChannel+0x980>)
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7fe fd0e 	bl	80014f8 <LL_ADC_GetCommonPathInternalCh>
 8002adc:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a5f      	ldr	r2, [pc, #380]	@ (8002c60 <HAL_ADC_ConfigChannel+0x984>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d004      	beq.n	8002af2 <HAL_ADC_ConfigChannel+0x816>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a5d      	ldr	r2, [pc, #372]	@ (8002c64 <HAL_ADC_ConfigChannel+0x988>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d10e      	bne.n	8002b10 <HAL_ADC_ConfigChannel+0x834>
 8002af2:	485b      	ldr	r0, [pc, #364]	@ (8002c60 <HAL_ADC_ConfigChannel+0x984>)
 8002af4:	f7fe ff62 	bl	80019bc <LL_ADC_IsEnabled>
 8002af8:	4604      	mov	r4, r0
 8002afa:	485a      	ldr	r0, [pc, #360]	@ (8002c64 <HAL_ADC_ConfigChannel+0x988>)
 8002afc:	f7fe ff5e 	bl	80019bc <LL_ADC_IsEnabled>
 8002b00:	4603      	mov	r3, r0
 8002b02:	4323      	orrs	r3, r4
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	bf0c      	ite	eq
 8002b08:	2301      	moveq	r3, #1
 8002b0a:	2300      	movne	r3, #0
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	e008      	b.n	8002b22 <HAL_ADC_ConfigChannel+0x846>
 8002b10:	4855      	ldr	r0, [pc, #340]	@ (8002c68 <HAL_ADC_ConfigChannel+0x98c>)
 8002b12:	f7fe ff53 	bl	80019bc <LL_ADC_IsEnabled>
 8002b16:	4603      	mov	r3, r0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	bf0c      	ite	eq
 8002b1c:	2301      	moveq	r3, #1
 8002b1e:	2300      	movne	r3, #0
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d07d      	beq.n	8002c22 <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a50      	ldr	r2, [pc, #320]	@ (8002c6c <HAL_ADC_ConfigChannel+0x990>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d130      	bne.n	8002b92 <HAL_ADC_ConfigChannel+0x8b6>
 8002b30:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d12b      	bne.n	8002b92 <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a4a      	ldr	r2, [pc, #296]	@ (8002c68 <HAL_ADC_ConfigChannel+0x98c>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	f040 8081 	bne.w	8002c48 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a45      	ldr	r2, [pc, #276]	@ (8002c60 <HAL_ADC_ConfigChannel+0x984>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d004      	beq.n	8002b5a <HAL_ADC_ConfigChannel+0x87e>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a43      	ldr	r2, [pc, #268]	@ (8002c64 <HAL_ADC_ConfigChannel+0x988>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d101      	bne.n	8002b5e <HAL_ADC_ConfigChannel+0x882>
 8002b5a:	4a45      	ldr	r2, [pc, #276]	@ (8002c70 <HAL_ADC_ConfigChannel+0x994>)
 8002b5c:	e000      	b.n	8002b60 <HAL_ADC_ConfigChannel+0x884>
 8002b5e:	4a3f      	ldr	r2, [pc, #252]	@ (8002c5c <HAL_ADC_ConfigChannel+0x980>)
 8002b60:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b62:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002b66:	4619      	mov	r1, r3
 8002b68:	4610      	mov	r0, r2
 8002b6a:	f7fe fcb2 	bl	80014d2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b6e:	4b41      	ldr	r3, [pc, #260]	@ (8002c74 <HAL_ADC_ConfigChannel+0x998>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	099b      	lsrs	r3, r3, #6
 8002b74:	4a40      	ldr	r2, [pc, #256]	@ (8002c78 <HAL_ADC_ConfigChannel+0x99c>)
 8002b76:	fba2 2303 	umull	r2, r3, r2, r3
 8002b7a:	099b      	lsrs	r3, r3, #6
 8002b7c:	3301      	adds	r3, #1
 8002b7e:	005b      	lsls	r3, r3, #1
 8002b80:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002b82:	e002      	b.n	8002b8a <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	3b01      	subs	r3, #1
 8002b88:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d1f9      	bne.n	8002b84 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b90:	e05a      	b.n	8002c48 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a39      	ldr	r2, [pc, #228]	@ (8002c7c <HAL_ADC_ConfigChannel+0x9a0>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d11e      	bne.n	8002bda <HAL_ADC_ConfigChannel+0x8fe>
 8002b9c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b9e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d119      	bne.n	8002bda <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a2f      	ldr	r2, [pc, #188]	@ (8002c68 <HAL_ADC_ConfigChannel+0x98c>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d14b      	bne.n	8002c48 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a2a      	ldr	r2, [pc, #168]	@ (8002c60 <HAL_ADC_ConfigChannel+0x984>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d004      	beq.n	8002bc4 <HAL_ADC_ConfigChannel+0x8e8>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a29      	ldr	r2, [pc, #164]	@ (8002c64 <HAL_ADC_ConfigChannel+0x988>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d101      	bne.n	8002bc8 <HAL_ADC_ConfigChannel+0x8ec>
 8002bc4:	4a2a      	ldr	r2, [pc, #168]	@ (8002c70 <HAL_ADC_ConfigChannel+0x994>)
 8002bc6:	e000      	b.n	8002bca <HAL_ADC_ConfigChannel+0x8ee>
 8002bc8:	4a24      	ldr	r2, [pc, #144]	@ (8002c5c <HAL_ADC_ConfigChannel+0x980>)
 8002bca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002bcc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	4610      	mov	r0, r2
 8002bd4:	f7fe fc7d 	bl	80014d2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002bd8:	e036      	b.n	8002c48 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a28      	ldr	r2, [pc, #160]	@ (8002c80 <HAL_ADC_ConfigChannel+0x9a4>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d131      	bne.n	8002c48 <HAL_ADC_ConfigChannel+0x96c>
 8002be4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002be6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d12c      	bne.n	8002c48 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a1d      	ldr	r2, [pc, #116]	@ (8002c68 <HAL_ADC_ConfigChannel+0x98c>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d127      	bne.n	8002c48 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a18      	ldr	r2, [pc, #96]	@ (8002c60 <HAL_ADC_ConfigChannel+0x984>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d004      	beq.n	8002c0c <HAL_ADC_ConfigChannel+0x930>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a17      	ldr	r2, [pc, #92]	@ (8002c64 <HAL_ADC_ConfigChannel+0x988>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d101      	bne.n	8002c10 <HAL_ADC_ConfigChannel+0x934>
 8002c0c:	4a18      	ldr	r2, [pc, #96]	@ (8002c70 <HAL_ADC_ConfigChannel+0x994>)
 8002c0e:	e000      	b.n	8002c12 <HAL_ADC_ConfigChannel+0x936>
 8002c10:	4a12      	ldr	r2, [pc, #72]	@ (8002c5c <HAL_ADC_ConfigChannel+0x980>)
 8002c12:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002c14:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002c18:	4619      	mov	r1, r3
 8002c1a:	4610      	mov	r0, r2
 8002c1c:	f7fe fc59 	bl	80014d2 <LL_ADC_SetCommonPathInternalCh>
 8002c20:	e012      	b.n	8002c48 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c26:	f043 0220 	orr.w	r2, r3, #32
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8002c34:	e008      	b.n	8002c48 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c3a:	f043 0220 	orr.w	r2, r3, #32
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8002c50:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3794      	adds	r7, #148	@ 0x94
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd90      	pop	{r4, r7, pc}
 8002c5c:	58026300 	.word	0x58026300
 8002c60:	40022000 	.word	0x40022000
 8002c64:	40022100 	.word	0x40022100
 8002c68:	58026000 	.word	0x58026000
 8002c6c:	c7520000 	.word	0xc7520000
 8002c70:	40022300 	.word	0x40022300
 8002c74:	24000018 	.word	0x24000018
 8002c78:	053e2d63 	.word	0x053e2d63
 8002c7c:	c3210000 	.word	0xc3210000
 8002c80:	cb840000 	.word	0xcb840000

08002c84 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a6c      	ldr	r2, [pc, #432]	@ (8002e44 <ADC_ConfigureBoostMode+0x1c0>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d004      	beq.n	8002ca0 <ADC_ConfigureBoostMode+0x1c>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a6b      	ldr	r2, [pc, #428]	@ (8002e48 <ADC_ConfigureBoostMode+0x1c4>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d109      	bne.n	8002cb4 <ADC_ConfigureBoostMode+0x30>
 8002ca0:	4b6a      	ldr	r3, [pc, #424]	@ (8002e4c <ADC_ConfigureBoostMode+0x1c8>)
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	bf14      	ite	ne
 8002cac:	2301      	movne	r3, #1
 8002cae:	2300      	moveq	r3, #0
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	e008      	b.n	8002cc6 <ADC_ConfigureBoostMode+0x42>
 8002cb4:	4b66      	ldr	r3, [pc, #408]	@ (8002e50 <ADC_ConfigureBoostMode+0x1cc>)
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	bf14      	ite	ne
 8002cc0:	2301      	movne	r3, #1
 8002cc2:	2300      	moveq	r3, #0
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d01c      	beq.n	8002d04 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002cca:	f004 fa1d 	bl	8007108 <HAL_RCC_GetHCLKFreq>
 8002cce:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002cd8:	d010      	beq.n	8002cfc <ADC_ConfigureBoostMode+0x78>
 8002cda:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002cde:	d873      	bhi.n	8002dc8 <ADC_ConfigureBoostMode+0x144>
 8002ce0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ce4:	d002      	beq.n	8002cec <ADC_ConfigureBoostMode+0x68>
 8002ce6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002cea:	d16d      	bne.n	8002dc8 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	0c1b      	lsrs	r3, r3, #16
 8002cf2:	68fa      	ldr	r2, [r7, #12]
 8002cf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cf8:	60fb      	str	r3, [r7, #12]
        break;
 8002cfa:	e068      	b.n	8002dce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	089b      	lsrs	r3, r3, #2
 8002d00:	60fb      	str	r3, [r7, #12]
        break;
 8002d02:	e064      	b.n	8002dce <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002d04:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002d08:	f04f 0100 	mov.w	r1, #0
 8002d0c:	f005 fbe2 	bl	80084d4 <HAL_RCCEx_GetPeriphCLKFreq>
 8002d10:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002d1a:	d051      	beq.n	8002dc0 <ADC_ConfigureBoostMode+0x13c>
 8002d1c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002d20:	d854      	bhi.n	8002dcc <ADC_ConfigureBoostMode+0x148>
 8002d22:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002d26:	d047      	beq.n	8002db8 <ADC_ConfigureBoostMode+0x134>
 8002d28:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002d2c:	d84e      	bhi.n	8002dcc <ADC_ConfigureBoostMode+0x148>
 8002d2e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002d32:	d03d      	beq.n	8002db0 <ADC_ConfigureBoostMode+0x12c>
 8002d34:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002d38:	d848      	bhi.n	8002dcc <ADC_ConfigureBoostMode+0x148>
 8002d3a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d3e:	d033      	beq.n	8002da8 <ADC_ConfigureBoostMode+0x124>
 8002d40:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d44:	d842      	bhi.n	8002dcc <ADC_ConfigureBoostMode+0x148>
 8002d46:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002d4a:	d029      	beq.n	8002da0 <ADC_ConfigureBoostMode+0x11c>
 8002d4c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002d50:	d83c      	bhi.n	8002dcc <ADC_ConfigureBoostMode+0x148>
 8002d52:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002d56:	d01a      	beq.n	8002d8e <ADC_ConfigureBoostMode+0x10a>
 8002d58:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002d5c:	d836      	bhi.n	8002dcc <ADC_ConfigureBoostMode+0x148>
 8002d5e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002d62:	d014      	beq.n	8002d8e <ADC_ConfigureBoostMode+0x10a>
 8002d64:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002d68:	d830      	bhi.n	8002dcc <ADC_ConfigureBoostMode+0x148>
 8002d6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d6e:	d00e      	beq.n	8002d8e <ADC_ConfigureBoostMode+0x10a>
 8002d70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d74:	d82a      	bhi.n	8002dcc <ADC_ConfigureBoostMode+0x148>
 8002d76:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002d7a:	d008      	beq.n	8002d8e <ADC_ConfigureBoostMode+0x10a>
 8002d7c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002d80:	d824      	bhi.n	8002dcc <ADC_ConfigureBoostMode+0x148>
 8002d82:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002d86:	d002      	beq.n	8002d8e <ADC_ConfigureBoostMode+0x10a>
 8002d88:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002d8c:	d11e      	bne.n	8002dcc <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	0c9b      	lsrs	r3, r3, #18
 8002d94:	005b      	lsls	r3, r3, #1
 8002d96:	68fa      	ldr	r2, [r7, #12]
 8002d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d9c:	60fb      	str	r3, [r7, #12]
        break;
 8002d9e:	e016      	b.n	8002dce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	091b      	lsrs	r3, r3, #4
 8002da4:	60fb      	str	r3, [r7, #12]
        break;
 8002da6:	e012      	b.n	8002dce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	095b      	lsrs	r3, r3, #5
 8002dac:	60fb      	str	r3, [r7, #12]
        break;
 8002dae:	e00e      	b.n	8002dce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	099b      	lsrs	r3, r3, #6
 8002db4:	60fb      	str	r3, [r7, #12]
        break;
 8002db6:	e00a      	b.n	8002dce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	09db      	lsrs	r3, r3, #7
 8002dbc:	60fb      	str	r3, [r7, #12]
        break;
 8002dbe:	e006      	b.n	8002dce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	0a1b      	lsrs	r3, r3, #8
 8002dc4:	60fb      	str	r3, [r7, #12]
        break;
 8002dc6:	e002      	b.n	8002dce <ADC_ConfigureBoostMode+0x14a>
        break;
 8002dc8:	bf00      	nop
 8002dca:	e000      	b.n	8002dce <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8002dcc:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	085b      	lsrs	r3, r3, #1
 8002dd2:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	4a1f      	ldr	r2, [pc, #124]	@ (8002e54 <ADC_ConfigureBoostMode+0x1d0>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d808      	bhi.n	8002dee <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	689a      	ldr	r2, [r3, #8]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002dea:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002dec:	e025      	b.n	8002e3a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	4a19      	ldr	r2, [pc, #100]	@ (8002e58 <ADC_ConfigureBoostMode+0x1d4>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d80a      	bhi.n	8002e0c <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e08:	609a      	str	r2, [r3, #8]
}
 8002e0a:	e016      	b.n	8002e3a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	4a13      	ldr	r2, [pc, #76]	@ (8002e5c <ADC_ConfigureBoostMode+0x1d8>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d80a      	bhi.n	8002e2a <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e26:	609a      	str	r2, [r3, #8]
}
 8002e28:	e007      	b.n	8002e3a <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	689a      	ldr	r2, [r3, #8]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002e38:	609a      	str	r2, [r3, #8]
}
 8002e3a:	bf00      	nop
 8002e3c:	3710      	adds	r7, #16
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	40022000 	.word	0x40022000
 8002e48:	40022100 	.word	0x40022100
 8002e4c:	40022300 	.word	0x40022300
 8002e50:	58026300 	.word	0x58026300
 8002e54:	005f5e10 	.word	0x005f5e10
 8002e58:	00bebc20 	.word	0x00bebc20
 8002e5c:	017d7840 	.word	0x017d7840

08002e60 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002e68:	bf00      	nop
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002e7c:	bf00      	nop
 8002e7e:	370c      	adds	r7, #12
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr

08002e88 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002e90:	bf00      	nop
 8002e92:	370c      	adds	r7, #12
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr

08002e9c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b083      	sub	sp, #12
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002ea4:	bf00      	nop
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr

08002eb0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002eb8:	bf00      	nop
 8002eba:	370c      	adds	r7, #12
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec2:	4770      	bx	lr

08002ec4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b085      	sub	sp, #20
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f003 0307 	and.w	r3, r3, #7
 8002ed2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8002f04 <__NVIC_SetPriorityGrouping+0x40>)
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002eda:	68ba      	ldr	r2, [r7, #8]
 8002edc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002eec:	4b06      	ldr	r3, [pc, #24]	@ (8002f08 <__NVIC_SetPriorityGrouping+0x44>)
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ef2:	4a04      	ldr	r2, [pc, #16]	@ (8002f04 <__NVIC_SetPriorityGrouping+0x40>)
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	60d3      	str	r3, [r2, #12]
}
 8002ef8:	bf00      	nop
 8002efa:	3714      	adds	r7, #20
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr
 8002f04:	e000ed00 	.word	0xe000ed00
 8002f08:	05fa0000 	.word	0x05fa0000

08002f0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f10:	4b04      	ldr	r3, [pc, #16]	@ (8002f24 <__NVIC_GetPriorityGrouping+0x18>)
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	0a1b      	lsrs	r3, r3, #8
 8002f16:	f003 0307 	and.w	r3, r3, #7
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr
 8002f24:	e000ed00 	.word	0xe000ed00

08002f28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	4603      	mov	r3, r0
 8002f30:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002f32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	db0b      	blt.n	8002f52 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f3a:	88fb      	ldrh	r3, [r7, #6]
 8002f3c:	f003 021f 	and.w	r2, r3, #31
 8002f40:	4907      	ldr	r1, [pc, #28]	@ (8002f60 <__NVIC_EnableIRQ+0x38>)
 8002f42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f46:	095b      	lsrs	r3, r3, #5
 8002f48:	2001      	movs	r0, #1
 8002f4a:	fa00 f202 	lsl.w	r2, r0, r2
 8002f4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f52:	bf00      	nop
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	e000e100 	.word	0xe000e100

08002f64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b083      	sub	sp, #12
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	6039      	str	r1, [r7, #0]
 8002f6e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002f70:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	db0a      	blt.n	8002f8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	b2da      	uxtb	r2, r3
 8002f7c:	490c      	ldr	r1, [pc, #48]	@ (8002fb0 <__NVIC_SetPriority+0x4c>)
 8002f7e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f82:	0112      	lsls	r2, r2, #4
 8002f84:	b2d2      	uxtb	r2, r2
 8002f86:	440b      	add	r3, r1
 8002f88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f8c:	e00a      	b.n	8002fa4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	b2da      	uxtb	r2, r3
 8002f92:	4908      	ldr	r1, [pc, #32]	@ (8002fb4 <__NVIC_SetPriority+0x50>)
 8002f94:	88fb      	ldrh	r3, [r7, #6]
 8002f96:	f003 030f 	and.w	r3, r3, #15
 8002f9a:	3b04      	subs	r3, #4
 8002f9c:	0112      	lsls	r2, r2, #4
 8002f9e:	b2d2      	uxtb	r2, r2
 8002fa0:	440b      	add	r3, r1
 8002fa2:	761a      	strb	r2, [r3, #24]
}
 8002fa4:	bf00      	nop
 8002fa6:	370c      	adds	r7, #12
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr
 8002fb0:	e000e100 	.word	0xe000e100
 8002fb4:	e000ed00 	.word	0xe000ed00

08002fb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b089      	sub	sp, #36	@ 0x24
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	60b9      	str	r1, [r7, #8]
 8002fc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f003 0307 	and.w	r3, r3, #7
 8002fca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	f1c3 0307 	rsb	r3, r3, #7
 8002fd2:	2b04      	cmp	r3, #4
 8002fd4:	bf28      	it	cs
 8002fd6:	2304      	movcs	r3, #4
 8002fd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	3304      	adds	r3, #4
 8002fde:	2b06      	cmp	r3, #6
 8002fe0:	d902      	bls.n	8002fe8 <NVIC_EncodePriority+0x30>
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	3b03      	subs	r3, #3
 8002fe6:	e000      	b.n	8002fea <NVIC_EncodePriority+0x32>
 8002fe8:	2300      	movs	r3, #0
 8002fea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fec:	f04f 32ff 	mov.w	r2, #4294967295
 8002ff0:	69bb      	ldr	r3, [r7, #24]
 8002ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff6:	43da      	mvns	r2, r3
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	401a      	ands	r2, r3
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003000:	f04f 31ff 	mov.w	r1, #4294967295
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	fa01 f303 	lsl.w	r3, r1, r3
 800300a:	43d9      	mvns	r1, r3
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003010:	4313      	orrs	r3, r2
         );
}
 8003012:	4618      	mov	r0, r3
 8003014:	3724      	adds	r7, #36	@ 0x24
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr
	...

08003020 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b082      	sub	sp, #8
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	3b01      	subs	r3, #1
 800302c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003030:	d301      	bcc.n	8003036 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003032:	2301      	movs	r3, #1
 8003034:	e00f      	b.n	8003056 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003036:	4a0a      	ldr	r2, [pc, #40]	@ (8003060 <SysTick_Config+0x40>)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	3b01      	subs	r3, #1
 800303c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800303e:	210f      	movs	r1, #15
 8003040:	f04f 30ff 	mov.w	r0, #4294967295
 8003044:	f7ff ff8e 	bl	8002f64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003048:	4b05      	ldr	r3, [pc, #20]	@ (8003060 <SysTick_Config+0x40>)
 800304a:	2200      	movs	r2, #0
 800304c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800304e:	4b04      	ldr	r3, [pc, #16]	@ (8003060 <SysTick_Config+0x40>)
 8003050:	2207      	movs	r2, #7
 8003052:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003054:	2300      	movs	r3, #0
}
 8003056:	4618      	mov	r0, r3
 8003058:	3708      	adds	r7, #8
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	e000e010 	.word	0xe000e010

08003064 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f7ff ff29 	bl	8002ec4 <__NVIC_SetPriorityGrouping>
}
 8003072:	bf00      	nop
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b086      	sub	sp, #24
 800307e:	af00      	add	r7, sp, #0
 8003080:	4603      	mov	r3, r0
 8003082:	60b9      	str	r1, [r7, #8]
 8003084:	607a      	str	r2, [r7, #4]
 8003086:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003088:	f7ff ff40 	bl	8002f0c <__NVIC_GetPriorityGrouping>
 800308c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800308e:	687a      	ldr	r2, [r7, #4]
 8003090:	68b9      	ldr	r1, [r7, #8]
 8003092:	6978      	ldr	r0, [r7, #20]
 8003094:	f7ff ff90 	bl	8002fb8 <NVIC_EncodePriority>
 8003098:	4602      	mov	r2, r0
 800309a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800309e:	4611      	mov	r1, r2
 80030a0:	4618      	mov	r0, r3
 80030a2:	f7ff ff5f 	bl	8002f64 <__NVIC_SetPriority>
}
 80030a6:	bf00      	nop
 80030a8:	3718      	adds	r7, #24
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}

080030ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030ae:	b580      	push	{r7, lr}
 80030b0:	b082      	sub	sp, #8
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	4603      	mov	r3, r0
 80030b6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80030bc:	4618      	mov	r0, r3
 80030be:	f7ff ff33 	bl	8002f28 <__NVIC_EnableIRQ>
}
 80030c2:	bf00      	nop
 80030c4:	3708      	adds	r7, #8
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}

080030ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030ca:	b580      	push	{r7, lr}
 80030cc:	b082      	sub	sp, #8
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f7ff ffa4 	bl	8003020 <SysTick_Config>
 80030d8:	4603      	mov	r3, r0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3708      	adds	r7, #8
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
	...

080030e4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 80030e8:	f3bf 8f5f 	dmb	sy
}
 80030ec:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80030ee:	4b07      	ldr	r3, [pc, #28]	@ (800310c <HAL_MPU_Disable+0x28>)
 80030f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030f2:	4a06      	ldr	r2, [pc, #24]	@ (800310c <HAL_MPU_Disable+0x28>)
 80030f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030f8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80030fa:	4b05      	ldr	r3, [pc, #20]	@ (8003110 <HAL_MPU_Disable+0x2c>)
 80030fc:	2200      	movs	r2, #0
 80030fe:	605a      	str	r2, [r3, #4]
}
 8003100:	bf00      	nop
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr
 800310a:	bf00      	nop
 800310c:	e000ed00 	.word	0xe000ed00
 8003110:	e000ed90 	.word	0xe000ed90

08003114 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800311c:	4a0b      	ldr	r2, [pc, #44]	@ (800314c <HAL_MPU_Enable+0x38>)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	f043 0301 	orr.w	r3, r3, #1
 8003124:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003126:	4b0a      	ldr	r3, [pc, #40]	@ (8003150 <HAL_MPU_Enable+0x3c>)
 8003128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800312a:	4a09      	ldr	r2, [pc, #36]	@ (8003150 <HAL_MPU_Enable+0x3c>)
 800312c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003130:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003132:	f3bf 8f4f 	dsb	sy
}
 8003136:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003138:	f3bf 8f6f 	isb	sy
}
 800313c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800313e:	bf00      	nop
 8003140:	370c      	adds	r7, #12
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	e000ed90 	.word	0xe000ed90
 8003150:	e000ed00 	.word	0xe000ed00

08003154 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8003154:	b480      	push	{r7}
 8003156:	b083      	sub	sp, #12
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	785a      	ldrb	r2, [r3, #1]
 8003160:	4b1b      	ldr	r3, [pc, #108]	@ (80031d0 <HAL_MPU_ConfigRegion+0x7c>)
 8003162:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003164:	4b1a      	ldr	r3, [pc, #104]	@ (80031d0 <HAL_MPU_ConfigRegion+0x7c>)
 8003166:	691b      	ldr	r3, [r3, #16]
 8003168:	4a19      	ldr	r2, [pc, #100]	@ (80031d0 <HAL_MPU_ConfigRegion+0x7c>)
 800316a:	f023 0301 	bic.w	r3, r3, #1
 800316e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003170:	4a17      	ldr	r2, [pc, #92]	@ (80031d0 <HAL_MPU_ConfigRegion+0x7c>)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	7b1b      	ldrb	r3, [r3, #12]
 800317c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	7adb      	ldrb	r3, [r3, #11]
 8003182:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003184:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	7a9b      	ldrb	r3, [r3, #10]
 800318a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800318c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	7b5b      	ldrb	r3, [r3, #13]
 8003192:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003194:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	7b9b      	ldrb	r3, [r3, #14]
 800319a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800319c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	7bdb      	ldrb	r3, [r3, #15]
 80031a2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80031a4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	7a5b      	ldrb	r3, [r3, #9]
 80031aa:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80031ac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	7a1b      	ldrb	r3, [r3, #8]
 80031b2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80031b4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	7812      	ldrb	r2, [r2, #0]
 80031ba:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80031bc:	4a04      	ldr	r2, [pc, #16]	@ (80031d0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80031be:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80031c0:	6113      	str	r3, [r2, #16]
}
 80031c2:	bf00      	nop
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr
 80031ce:	bf00      	nop
 80031d0:	e000ed90 	.word	0xe000ed90

080031d4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b086      	sub	sp, #24
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80031dc:	f7fe f920 	bl	8001420 <HAL_GetTick>
 80031e0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d101      	bne.n	80031ec <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e312      	b.n	8003812 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a66      	ldr	r2, [pc, #408]	@ (800338c <HAL_DMA_Init+0x1b8>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d04a      	beq.n	800328c <HAL_DMA_Init+0xb8>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a65      	ldr	r2, [pc, #404]	@ (8003390 <HAL_DMA_Init+0x1bc>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d045      	beq.n	800328c <HAL_DMA_Init+0xb8>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a63      	ldr	r2, [pc, #396]	@ (8003394 <HAL_DMA_Init+0x1c0>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d040      	beq.n	800328c <HAL_DMA_Init+0xb8>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a62      	ldr	r2, [pc, #392]	@ (8003398 <HAL_DMA_Init+0x1c4>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d03b      	beq.n	800328c <HAL_DMA_Init+0xb8>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a60      	ldr	r2, [pc, #384]	@ (800339c <HAL_DMA_Init+0x1c8>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d036      	beq.n	800328c <HAL_DMA_Init+0xb8>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a5f      	ldr	r2, [pc, #380]	@ (80033a0 <HAL_DMA_Init+0x1cc>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d031      	beq.n	800328c <HAL_DMA_Init+0xb8>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a5d      	ldr	r2, [pc, #372]	@ (80033a4 <HAL_DMA_Init+0x1d0>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d02c      	beq.n	800328c <HAL_DMA_Init+0xb8>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a5c      	ldr	r2, [pc, #368]	@ (80033a8 <HAL_DMA_Init+0x1d4>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d027      	beq.n	800328c <HAL_DMA_Init+0xb8>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a5a      	ldr	r2, [pc, #360]	@ (80033ac <HAL_DMA_Init+0x1d8>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d022      	beq.n	800328c <HAL_DMA_Init+0xb8>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a59      	ldr	r2, [pc, #356]	@ (80033b0 <HAL_DMA_Init+0x1dc>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d01d      	beq.n	800328c <HAL_DMA_Init+0xb8>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a57      	ldr	r2, [pc, #348]	@ (80033b4 <HAL_DMA_Init+0x1e0>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d018      	beq.n	800328c <HAL_DMA_Init+0xb8>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a56      	ldr	r2, [pc, #344]	@ (80033b8 <HAL_DMA_Init+0x1e4>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d013      	beq.n	800328c <HAL_DMA_Init+0xb8>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a54      	ldr	r2, [pc, #336]	@ (80033bc <HAL_DMA_Init+0x1e8>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d00e      	beq.n	800328c <HAL_DMA_Init+0xb8>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a53      	ldr	r2, [pc, #332]	@ (80033c0 <HAL_DMA_Init+0x1ec>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d009      	beq.n	800328c <HAL_DMA_Init+0xb8>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a51      	ldr	r2, [pc, #324]	@ (80033c4 <HAL_DMA_Init+0x1f0>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d004      	beq.n	800328c <HAL_DMA_Init+0xb8>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a50      	ldr	r2, [pc, #320]	@ (80033c8 <HAL_DMA_Init+0x1f4>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d101      	bne.n	8003290 <HAL_DMA_Init+0xbc>
 800328c:	2301      	movs	r3, #1
 800328e:	e000      	b.n	8003292 <HAL_DMA_Init+0xbe>
 8003290:	2300      	movs	r3, #0
 8003292:	2b00      	cmp	r3, #0
 8003294:	f000 813c 	beq.w	8003510 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2202      	movs	r2, #2
 800329c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2200      	movs	r2, #0
 80032a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a37      	ldr	r2, [pc, #220]	@ (800338c <HAL_DMA_Init+0x1b8>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d04a      	beq.n	8003348 <HAL_DMA_Init+0x174>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a36      	ldr	r2, [pc, #216]	@ (8003390 <HAL_DMA_Init+0x1bc>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d045      	beq.n	8003348 <HAL_DMA_Init+0x174>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a34      	ldr	r2, [pc, #208]	@ (8003394 <HAL_DMA_Init+0x1c0>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d040      	beq.n	8003348 <HAL_DMA_Init+0x174>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a33      	ldr	r2, [pc, #204]	@ (8003398 <HAL_DMA_Init+0x1c4>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d03b      	beq.n	8003348 <HAL_DMA_Init+0x174>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a31      	ldr	r2, [pc, #196]	@ (800339c <HAL_DMA_Init+0x1c8>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d036      	beq.n	8003348 <HAL_DMA_Init+0x174>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a30      	ldr	r2, [pc, #192]	@ (80033a0 <HAL_DMA_Init+0x1cc>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d031      	beq.n	8003348 <HAL_DMA_Init+0x174>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a2e      	ldr	r2, [pc, #184]	@ (80033a4 <HAL_DMA_Init+0x1d0>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d02c      	beq.n	8003348 <HAL_DMA_Init+0x174>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a2d      	ldr	r2, [pc, #180]	@ (80033a8 <HAL_DMA_Init+0x1d4>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d027      	beq.n	8003348 <HAL_DMA_Init+0x174>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a2b      	ldr	r2, [pc, #172]	@ (80033ac <HAL_DMA_Init+0x1d8>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d022      	beq.n	8003348 <HAL_DMA_Init+0x174>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a2a      	ldr	r2, [pc, #168]	@ (80033b0 <HAL_DMA_Init+0x1dc>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d01d      	beq.n	8003348 <HAL_DMA_Init+0x174>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a28      	ldr	r2, [pc, #160]	@ (80033b4 <HAL_DMA_Init+0x1e0>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d018      	beq.n	8003348 <HAL_DMA_Init+0x174>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a27      	ldr	r2, [pc, #156]	@ (80033b8 <HAL_DMA_Init+0x1e4>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d013      	beq.n	8003348 <HAL_DMA_Init+0x174>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a25      	ldr	r2, [pc, #148]	@ (80033bc <HAL_DMA_Init+0x1e8>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d00e      	beq.n	8003348 <HAL_DMA_Init+0x174>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a24      	ldr	r2, [pc, #144]	@ (80033c0 <HAL_DMA_Init+0x1ec>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d009      	beq.n	8003348 <HAL_DMA_Init+0x174>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a22      	ldr	r2, [pc, #136]	@ (80033c4 <HAL_DMA_Init+0x1f0>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d004      	beq.n	8003348 <HAL_DMA_Init+0x174>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a21      	ldr	r2, [pc, #132]	@ (80033c8 <HAL_DMA_Init+0x1f4>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d108      	bne.n	800335a <HAL_DMA_Init+0x186>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f022 0201 	bic.w	r2, r2, #1
 8003356:	601a      	str	r2, [r3, #0]
 8003358:	e007      	b.n	800336a <HAL_DMA_Init+0x196>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f022 0201 	bic.w	r2, r2, #1
 8003368:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800336a:	e02f      	b.n	80033cc <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800336c:	f7fe f858 	bl	8001420 <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	2b05      	cmp	r3, #5
 8003378:	d928      	bls.n	80033cc <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2220      	movs	r2, #32
 800337e:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2203      	movs	r2, #3
 8003384:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e242      	b.n	8003812 <HAL_DMA_Init+0x63e>
 800338c:	40020010 	.word	0x40020010
 8003390:	40020028 	.word	0x40020028
 8003394:	40020040 	.word	0x40020040
 8003398:	40020058 	.word	0x40020058
 800339c:	40020070 	.word	0x40020070
 80033a0:	40020088 	.word	0x40020088
 80033a4:	400200a0 	.word	0x400200a0
 80033a8:	400200b8 	.word	0x400200b8
 80033ac:	40020410 	.word	0x40020410
 80033b0:	40020428 	.word	0x40020428
 80033b4:	40020440 	.word	0x40020440
 80033b8:	40020458 	.word	0x40020458
 80033bc:	40020470 	.word	0x40020470
 80033c0:	40020488 	.word	0x40020488
 80033c4:	400204a0 	.word	0x400204a0
 80033c8:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 0301 	and.w	r3, r3, #1
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d1c8      	bne.n	800336c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80033e2:	697a      	ldr	r2, [r7, #20]
 80033e4:	4b83      	ldr	r3, [pc, #524]	@ (80035f4 <HAL_DMA_Init+0x420>)
 80033e6:	4013      	ands	r3, r2
 80033e8:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80033f2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	691b      	ldr	r3, [r3, #16]
 80033f8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033fe:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	699b      	ldr	r3, [r3, #24]
 8003404:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800340a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6a1b      	ldr	r3, [r3, #32]
 8003410:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003412:	697a      	ldr	r2, [r7, #20]
 8003414:	4313      	orrs	r3, r2
 8003416:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800341c:	2b04      	cmp	r3, #4
 800341e:	d107      	bne.n	8003430 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003428:	4313      	orrs	r3, r2
 800342a:	697a      	ldr	r2, [r7, #20]
 800342c:	4313      	orrs	r3, r2
 800342e:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	2b28      	cmp	r3, #40	@ 0x28
 8003436:	d903      	bls.n	8003440 <HAL_DMA_Init+0x26c>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	2b2e      	cmp	r3, #46	@ 0x2e
 800343e:	d91f      	bls.n	8003480 <HAL_DMA_Init+0x2ac>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	2b3e      	cmp	r3, #62	@ 0x3e
 8003446:	d903      	bls.n	8003450 <HAL_DMA_Init+0x27c>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	2b42      	cmp	r3, #66	@ 0x42
 800344e:	d917      	bls.n	8003480 <HAL_DMA_Init+0x2ac>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	2b46      	cmp	r3, #70	@ 0x46
 8003456:	d903      	bls.n	8003460 <HAL_DMA_Init+0x28c>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	2b48      	cmp	r3, #72	@ 0x48
 800345e:	d90f      	bls.n	8003480 <HAL_DMA_Init+0x2ac>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	2b4e      	cmp	r3, #78	@ 0x4e
 8003466:	d903      	bls.n	8003470 <HAL_DMA_Init+0x29c>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	2b52      	cmp	r3, #82	@ 0x52
 800346e:	d907      	bls.n	8003480 <HAL_DMA_Init+0x2ac>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	2b73      	cmp	r3, #115	@ 0x73
 8003476:	d905      	bls.n	8003484 <HAL_DMA_Init+0x2b0>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	2b77      	cmp	r3, #119	@ 0x77
 800347e:	d801      	bhi.n	8003484 <HAL_DMA_Init+0x2b0>
 8003480:	2301      	movs	r3, #1
 8003482:	e000      	b.n	8003486 <HAL_DMA_Init+0x2b2>
 8003484:	2300      	movs	r3, #0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d003      	beq.n	8003492 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003490:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	697a      	ldr	r2, [r7, #20]
 8003498:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	695b      	ldr	r3, [r3, #20]
 80034a0:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	f023 0307 	bic.w	r3, r3, #7
 80034a8:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ae:	697a      	ldr	r2, [r7, #20]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b8:	2b04      	cmp	r3, #4
 80034ba:	d117      	bne.n	80034ec <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034c0:	697a      	ldr	r2, [r7, #20]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00e      	beq.n	80034ec <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f001 f9b4 	bl	800483c <DMA_CheckFifoParam>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d008      	beq.n	80034ec <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2240      	movs	r2, #64	@ 0x40
 80034de:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2201      	movs	r2, #1
 80034e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e192      	b.n	8003812 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	697a      	ldr	r2, [r7, #20]
 80034f2:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f001 f8ef 	bl	80046d8 <DMA_CalcBaseAndBitshift>
 80034fa:	4603      	mov	r3, r0
 80034fc:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003502:	f003 031f 	and.w	r3, r3, #31
 8003506:	223f      	movs	r2, #63	@ 0x3f
 8003508:	409a      	lsls	r2, r3
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	609a      	str	r2, [r3, #8]
 800350e:	e0c8      	b.n	80036a2 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a38      	ldr	r2, [pc, #224]	@ (80035f8 <HAL_DMA_Init+0x424>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d022      	beq.n	8003560 <HAL_DMA_Init+0x38c>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a37      	ldr	r2, [pc, #220]	@ (80035fc <HAL_DMA_Init+0x428>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d01d      	beq.n	8003560 <HAL_DMA_Init+0x38c>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a35      	ldr	r2, [pc, #212]	@ (8003600 <HAL_DMA_Init+0x42c>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d018      	beq.n	8003560 <HAL_DMA_Init+0x38c>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a34      	ldr	r2, [pc, #208]	@ (8003604 <HAL_DMA_Init+0x430>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d013      	beq.n	8003560 <HAL_DMA_Init+0x38c>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a32      	ldr	r2, [pc, #200]	@ (8003608 <HAL_DMA_Init+0x434>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d00e      	beq.n	8003560 <HAL_DMA_Init+0x38c>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a31      	ldr	r2, [pc, #196]	@ (800360c <HAL_DMA_Init+0x438>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d009      	beq.n	8003560 <HAL_DMA_Init+0x38c>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a2f      	ldr	r2, [pc, #188]	@ (8003610 <HAL_DMA_Init+0x43c>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d004      	beq.n	8003560 <HAL_DMA_Init+0x38c>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a2e      	ldr	r2, [pc, #184]	@ (8003614 <HAL_DMA_Init+0x440>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d101      	bne.n	8003564 <HAL_DMA_Init+0x390>
 8003560:	2301      	movs	r3, #1
 8003562:	e000      	b.n	8003566 <HAL_DMA_Init+0x392>
 8003564:	2300      	movs	r3, #0
 8003566:	2b00      	cmp	r3, #0
 8003568:	f000 8092 	beq.w	8003690 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a21      	ldr	r2, [pc, #132]	@ (80035f8 <HAL_DMA_Init+0x424>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d021      	beq.n	80035ba <HAL_DMA_Init+0x3e6>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a20      	ldr	r2, [pc, #128]	@ (80035fc <HAL_DMA_Init+0x428>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d01c      	beq.n	80035ba <HAL_DMA_Init+0x3e6>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a1e      	ldr	r2, [pc, #120]	@ (8003600 <HAL_DMA_Init+0x42c>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d017      	beq.n	80035ba <HAL_DMA_Init+0x3e6>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a1d      	ldr	r2, [pc, #116]	@ (8003604 <HAL_DMA_Init+0x430>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d012      	beq.n	80035ba <HAL_DMA_Init+0x3e6>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a1b      	ldr	r2, [pc, #108]	@ (8003608 <HAL_DMA_Init+0x434>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d00d      	beq.n	80035ba <HAL_DMA_Init+0x3e6>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a1a      	ldr	r2, [pc, #104]	@ (800360c <HAL_DMA_Init+0x438>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d008      	beq.n	80035ba <HAL_DMA_Init+0x3e6>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a18      	ldr	r2, [pc, #96]	@ (8003610 <HAL_DMA_Init+0x43c>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d003      	beq.n	80035ba <HAL_DMA_Init+0x3e6>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a17      	ldr	r2, [pc, #92]	@ (8003614 <HAL_DMA_Init+0x440>)
 80035b8:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2202      	movs	r2, #2
 80035be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80035d2:	697a      	ldr	r2, [r7, #20]
 80035d4:	4b10      	ldr	r3, [pc, #64]	@ (8003618 <HAL_DMA_Init+0x444>)
 80035d6:	4013      	ands	r3, r2
 80035d8:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	2b40      	cmp	r3, #64	@ 0x40
 80035e0:	d01c      	beq.n	800361c <HAL_DMA_Init+0x448>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	2b80      	cmp	r3, #128	@ 0x80
 80035e8:	d102      	bne.n	80035f0 <HAL_DMA_Init+0x41c>
 80035ea:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80035ee:	e016      	b.n	800361e <HAL_DMA_Init+0x44a>
 80035f0:	2300      	movs	r3, #0
 80035f2:	e014      	b.n	800361e <HAL_DMA_Init+0x44a>
 80035f4:	fe10803f 	.word	0xfe10803f
 80035f8:	58025408 	.word	0x58025408
 80035fc:	5802541c 	.word	0x5802541c
 8003600:	58025430 	.word	0x58025430
 8003604:	58025444 	.word	0x58025444
 8003608:	58025458 	.word	0x58025458
 800360c:	5802546c 	.word	0x5802546c
 8003610:	58025480 	.word	0x58025480
 8003614:	58025494 	.word	0x58025494
 8003618:	fffe000f 	.word	0xfffe000f
 800361c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	68d2      	ldr	r2, [r2, #12]
 8003622:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003624:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	691b      	ldr	r3, [r3, #16]
 800362a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800362c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	695b      	ldr	r3, [r3, #20]
 8003632:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003634:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	699b      	ldr	r3, [r3, #24]
 800363a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800363c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	69db      	ldr	r3, [r3, #28]
 8003642:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003644:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a1b      	ldr	r3, [r3, #32]
 800364a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800364c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800364e:	697a      	ldr	r2, [r7, #20]
 8003650:	4313      	orrs	r3, r2
 8003652:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	697a      	ldr	r2, [r7, #20]
 800365a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	461a      	mov	r2, r3
 8003662:	4b6e      	ldr	r3, [pc, #440]	@ (800381c <HAL_DMA_Init+0x648>)
 8003664:	4413      	add	r3, r2
 8003666:	4a6e      	ldr	r2, [pc, #440]	@ (8003820 <HAL_DMA_Init+0x64c>)
 8003668:	fba2 2303 	umull	r2, r3, r2, r3
 800366c:	091b      	lsrs	r3, r3, #4
 800366e:	009a      	lsls	r2, r3, #2
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003674:	6878      	ldr	r0, [r7, #4]
 8003676:	f001 f82f 	bl	80046d8 <DMA_CalcBaseAndBitshift>
 800367a:	4603      	mov	r3, r0
 800367c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003682:	f003 031f 	and.w	r3, r3, #31
 8003686:	2201      	movs	r2, #1
 8003688:	409a      	lsls	r2, r3
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	605a      	str	r2, [r3, #4]
 800368e:	e008      	b.n	80036a2 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2240      	movs	r2, #64	@ 0x40
 8003694:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2203      	movs	r2, #3
 800369a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e0b7      	b.n	8003812 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a5f      	ldr	r2, [pc, #380]	@ (8003824 <HAL_DMA_Init+0x650>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d072      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a5d      	ldr	r2, [pc, #372]	@ (8003828 <HAL_DMA_Init+0x654>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d06d      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a5c      	ldr	r2, [pc, #368]	@ (800382c <HAL_DMA_Init+0x658>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d068      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a5a      	ldr	r2, [pc, #360]	@ (8003830 <HAL_DMA_Init+0x65c>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d063      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a59      	ldr	r2, [pc, #356]	@ (8003834 <HAL_DMA_Init+0x660>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d05e      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a57      	ldr	r2, [pc, #348]	@ (8003838 <HAL_DMA_Init+0x664>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d059      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a56      	ldr	r2, [pc, #344]	@ (800383c <HAL_DMA_Init+0x668>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d054      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a54      	ldr	r2, [pc, #336]	@ (8003840 <HAL_DMA_Init+0x66c>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d04f      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a53      	ldr	r2, [pc, #332]	@ (8003844 <HAL_DMA_Init+0x670>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d04a      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a51      	ldr	r2, [pc, #324]	@ (8003848 <HAL_DMA_Init+0x674>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d045      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a50      	ldr	r2, [pc, #320]	@ (800384c <HAL_DMA_Init+0x678>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d040      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a4e      	ldr	r2, [pc, #312]	@ (8003850 <HAL_DMA_Init+0x67c>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d03b      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a4d      	ldr	r2, [pc, #308]	@ (8003854 <HAL_DMA_Init+0x680>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d036      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a4b      	ldr	r2, [pc, #300]	@ (8003858 <HAL_DMA_Init+0x684>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d031      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a4a      	ldr	r2, [pc, #296]	@ (800385c <HAL_DMA_Init+0x688>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d02c      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a48      	ldr	r2, [pc, #288]	@ (8003860 <HAL_DMA_Init+0x68c>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d027      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a47      	ldr	r2, [pc, #284]	@ (8003864 <HAL_DMA_Init+0x690>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d022      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a45      	ldr	r2, [pc, #276]	@ (8003868 <HAL_DMA_Init+0x694>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d01d      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a44      	ldr	r2, [pc, #272]	@ (800386c <HAL_DMA_Init+0x698>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d018      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a42      	ldr	r2, [pc, #264]	@ (8003870 <HAL_DMA_Init+0x69c>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d013      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a41      	ldr	r2, [pc, #260]	@ (8003874 <HAL_DMA_Init+0x6a0>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d00e      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a3f      	ldr	r2, [pc, #252]	@ (8003878 <HAL_DMA_Init+0x6a4>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d009      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a3e      	ldr	r2, [pc, #248]	@ (800387c <HAL_DMA_Init+0x6a8>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d004      	beq.n	8003792 <HAL_DMA_Init+0x5be>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a3c      	ldr	r2, [pc, #240]	@ (8003880 <HAL_DMA_Init+0x6ac>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d101      	bne.n	8003796 <HAL_DMA_Init+0x5c2>
 8003792:	2301      	movs	r3, #1
 8003794:	e000      	b.n	8003798 <HAL_DMA_Init+0x5c4>
 8003796:	2300      	movs	r3, #0
 8003798:	2b00      	cmp	r3, #0
 800379a:	d032      	beq.n	8003802 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f001 f8c9 	bl	8004934 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	2b80      	cmp	r3, #128	@ 0x80
 80037a8:	d102      	bne.n	80037b0 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685a      	ldr	r2, [r3, #4]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037b8:	b2d2      	uxtb	r2, r2
 80037ba:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80037c4:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d010      	beq.n	80037f0 <HAL_DMA_Init+0x61c>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	2b08      	cmp	r3, #8
 80037d4:	d80c      	bhi.n	80037f0 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f001 f946 	bl	8004a68 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037e0:	2200      	movs	r2, #0
 80037e2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037e8:	687a      	ldr	r2, [r7, #4]
 80037ea:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80037ec:	605a      	str	r2, [r3, #4]
 80037ee:	e008      	b.n	8003802 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2200      	movs	r2, #0
 8003800:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003810:	2300      	movs	r3, #0
}
 8003812:	4618      	mov	r0, r3
 8003814:	3718      	adds	r7, #24
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	a7fdabf8 	.word	0xa7fdabf8
 8003820:	cccccccd 	.word	0xcccccccd
 8003824:	40020010 	.word	0x40020010
 8003828:	40020028 	.word	0x40020028
 800382c:	40020040 	.word	0x40020040
 8003830:	40020058 	.word	0x40020058
 8003834:	40020070 	.word	0x40020070
 8003838:	40020088 	.word	0x40020088
 800383c:	400200a0 	.word	0x400200a0
 8003840:	400200b8 	.word	0x400200b8
 8003844:	40020410 	.word	0x40020410
 8003848:	40020428 	.word	0x40020428
 800384c:	40020440 	.word	0x40020440
 8003850:	40020458 	.word	0x40020458
 8003854:	40020470 	.word	0x40020470
 8003858:	40020488 	.word	0x40020488
 800385c:	400204a0 	.word	0x400204a0
 8003860:	400204b8 	.word	0x400204b8
 8003864:	58025408 	.word	0x58025408
 8003868:	5802541c 	.word	0x5802541c
 800386c:	58025430 	.word	0x58025430
 8003870:	58025444 	.word	0x58025444
 8003874:	58025458 	.word	0x58025458
 8003878:	5802546c 	.word	0x5802546c
 800387c:	58025480 	.word	0x58025480
 8003880:	58025494 	.word	0x58025494

08003884 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b08a      	sub	sp, #40	@ 0x28
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800388c:	2300      	movs	r3, #0
 800388e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003890:	4b67      	ldr	r3, [pc, #412]	@ (8003a30 <HAL_DMA_IRQHandler+0x1ac>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a67      	ldr	r2, [pc, #412]	@ (8003a34 <HAL_DMA_IRQHandler+0x1b0>)
 8003896:	fba2 2303 	umull	r2, r3, r2, r3
 800389a:	0a9b      	lsrs	r3, r3, #10
 800389c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038a2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038a8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80038aa:	6a3b      	ldr	r3, [r7, #32]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a5f      	ldr	r2, [pc, #380]	@ (8003a38 <HAL_DMA_IRQHandler+0x1b4>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d04a      	beq.n	8003956 <HAL_DMA_IRQHandler+0xd2>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a5d      	ldr	r2, [pc, #372]	@ (8003a3c <HAL_DMA_IRQHandler+0x1b8>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d045      	beq.n	8003956 <HAL_DMA_IRQHandler+0xd2>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a5c      	ldr	r2, [pc, #368]	@ (8003a40 <HAL_DMA_IRQHandler+0x1bc>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d040      	beq.n	8003956 <HAL_DMA_IRQHandler+0xd2>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a5a      	ldr	r2, [pc, #360]	@ (8003a44 <HAL_DMA_IRQHandler+0x1c0>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d03b      	beq.n	8003956 <HAL_DMA_IRQHandler+0xd2>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a59      	ldr	r2, [pc, #356]	@ (8003a48 <HAL_DMA_IRQHandler+0x1c4>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d036      	beq.n	8003956 <HAL_DMA_IRQHandler+0xd2>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a57      	ldr	r2, [pc, #348]	@ (8003a4c <HAL_DMA_IRQHandler+0x1c8>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d031      	beq.n	8003956 <HAL_DMA_IRQHandler+0xd2>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a56      	ldr	r2, [pc, #344]	@ (8003a50 <HAL_DMA_IRQHandler+0x1cc>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d02c      	beq.n	8003956 <HAL_DMA_IRQHandler+0xd2>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a54      	ldr	r2, [pc, #336]	@ (8003a54 <HAL_DMA_IRQHandler+0x1d0>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d027      	beq.n	8003956 <HAL_DMA_IRQHandler+0xd2>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a53      	ldr	r2, [pc, #332]	@ (8003a58 <HAL_DMA_IRQHandler+0x1d4>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d022      	beq.n	8003956 <HAL_DMA_IRQHandler+0xd2>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a51      	ldr	r2, [pc, #324]	@ (8003a5c <HAL_DMA_IRQHandler+0x1d8>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d01d      	beq.n	8003956 <HAL_DMA_IRQHandler+0xd2>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a50      	ldr	r2, [pc, #320]	@ (8003a60 <HAL_DMA_IRQHandler+0x1dc>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d018      	beq.n	8003956 <HAL_DMA_IRQHandler+0xd2>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a4e      	ldr	r2, [pc, #312]	@ (8003a64 <HAL_DMA_IRQHandler+0x1e0>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d013      	beq.n	8003956 <HAL_DMA_IRQHandler+0xd2>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a4d      	ldr	r2, [pc, #308]	@ (8003a68 <HAL_DMA_IRQHandler+0x1e4>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d00e      	beq.n	8003956 <HAL_DMA_IRQHandler+0xd2>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a4b      	ldr	r2, [pc, #300]	@ (8003a6c <HAL_DMA_IRQHandler+0x1e8>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d009      	beq.n	8003956 <HAL_DMA_IRQHandler+0xd2>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a4a      	ldr	r2, [pc, #296]	@ (8003a70 <HAL_DMA_IRQHandler+0x1ec>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d004      	beq.n	8003956 <HAL_DMA_IRQHandler+0xd2>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a48      	ldr	r2, [pc, #288]	@ (8003a74 <HAL_DMA_IRQHandler+0x1f0>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d101      	bne.n	800395a <HAL_DMA_IRQHandler+0xd6>
 8003956:	2301      	movs	r3, #1
 8003958:	e000      	b.n	800395c <HAL_DMA_IRQHandler+0xd8>
 800395a:	2300      	movs	r3, #0
 800395c:	2b00      	cmp	r3, #0
 800395e:	f000 842b 	beq.w	80041b8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003966:	f003 031f 	and.w	r3, r3, #31
 800396a:	2208      	movs	r2, #8
 800396c:	409a      	lsls	r2, r3
 800396e:	69bb      	ldr	r3, [r7, #24]
 8003970:	4013      	ands	r3, r2
 8003972:	2b00      	cmp	r3, #0
 8003974:	f000 80a2 	beq.w	8003abc <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a2e      	ldr	r2, [pc, #184]	@ (8003a38 <HAL_DMA_IRQHandler+0x1b4>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d04a      	beq.n	8003a18 <HAL_DMA_IRQHandler+0x194>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a2d      	ldr	r2, [pc, #180]	@ (8003a3c <HAL_DMA_IRQHandler+0x1b8>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d045      	beq.n	8003a18 <HAL_DMA_IRQHandler+0x194>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a2b      	ldr	r2, [pc, #172]	@ (8003a40 <HAL_DMA_IRQHandler+0x1bc>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d040      	beq.n	8003a18 <HAL_DMA_IRQHandler+0x194>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a2a      	ldr	r2, [pc, #168]	@ (8003a44 <HAL_DMA_IRQHandler+0x1c0>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d03b      	beq.n	8003a18 <HAL_DMA_IRQHandler+0x194>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a28      	ldr	r2, [pc, #160]	@ (8003a48 <HAL_DMA_IRQHandler+0x1c4>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d036      	beq.n	8003a18 <HAL_DMA_IRQHandler+0x194>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a27      	ldr	r2, [pc, #156]	@ (8003a4c <HAL_DMA_IRQHandler+0x1c8>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d031      	beq.n	8003a18 <HAL_DMA_IRQHandler+0x194>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a25      	ldr	r2, [pc, #148]	@ (8003a50 <HAL_DMA_IRQHandler+0x1cc>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d02c      	beq.n	8003a18 <HAL_DMA_IRQHandler+0x194>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a24      	ldr	r2, [pc, #144]	@ (8003a54 <HAL_DMA_IRQHandler+0x1d0>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d027      	beq.n	8003a18 <HAL_DMA_IRQHandler+0x194>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a22      	ldr	r2, [pc, #136]	@ (8003a58 <HAL_DMA_IRQHandler+0x1d4>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d022      	beq.n	8003a18 <HAL_DMA_IRQHandler+0x194>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a21      	ldr	r2, [pc, #132]	@ (8003a5c <HAL_DMA_IRQHandler+0x1d8>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d01d      	beq.n	8003a18 <HAL_DMA_IRQHandler+0x194>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a1f      	ldr	r2, [pc, #124]	@ (8003a60 <HAL_DMA_IRQHandler+0x1dc>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d018      	beq.n	8003a18 <HAL_DMA_IRQHandler+0x194>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a1e      	ldr	r2, [pc, #120]	@ (8003a64 <HAL_DMA_IRQHandler+0x1e0>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d013      	beq.n	8003a18 <HAL_DMA_IRQHandler+0x194>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a1c      	ldr	r2, [pc, #112]	@ (8003a68 <HAL_DMA_IRQHandler+0x1e4>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d00e      	beq.n	8003a18 <HAL_DMA_IRQHandler+0x194>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a1b      	ldr	r2, [pc, #108]	@ (8003a6c <HAL_DMA_IRQHandler+0x1e8>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d009      	beq.n	8003a18 <HAL_DMA_IRQHandler+0x194>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a19      	ldr	r2, [pc, #100]	@ (8003a70 <HAL_DMA_IRQHandler+0x1ec>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d004      	beq.n	8003a18 <HAL_DMA_IRQHandler+0x194>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a18      	ldr	r2, [pc, #96]	@ (8003a74 <HAL_DMA_IRQHandler+0x1f0>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d12f      	bne.n	8003a78 <HAL_DMA_IRQHandler+0x1f4>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 0304 	and.w	r3, r3, #4
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	bf14      	ite	ne
 8003a26:	2301      	movne	r3, #1
 8003a28:	2300      	moveq	r3, #0
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	e02e      	b.n	8003a8c <HAL_DMA_IRQHandler+0x208>
 8003a2e:	bf00      	nop
 8003a30:	24000018 	.word	0x24000018
 8003a34:	1b4e81b5 	.word	0x1b4e81b5
 8003a38:	40020010 	.word	0x40020010
 8003a3c:	40020028 	.word	0x40020028
 8003a40:	40020040 	.word	0x40020040
 8003a44:	40020058 	.word	0x40020058
 8003a48:	40020070 	.word	0x40020070
 8003a4c:	40020088 	.word	0x40020088
 8003a50:	400200a0 	.word	0x400200a0
 8003a54:	400200b8 	.word	0x400200b8
 8003a58:	40020410 	.word	0x40020410
 8003a5c:	40020428 	.word	0x40020428
 8003a60:	40020440 	.word	0x40020440
 8003a64:	40020458 	.word	0x40020458
 8003a68:	40020470 	.word	0x40020470
 8003a6c:	40020488 	.word	0x40020488
 8003a70:	400204a0 	.word	0x400204a0
 8003a74:	400204b8 	.word	0x400204b8
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 0308 	and.w	r3, r3, #8
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	bf14      	ite	ne
 8003a86:	2301      	movne	r3, #1
 8003a88:	2300      	moveq	r3, #0
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d015      	beq.n	8003abc <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f022 0204 	bic.w	r2, r2, #4
 8003a9e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aa4:	f003 031f 	and.w	r3, r3, #31
 8003aa8:	2208      	movs	r2, #8
 8003aaa:	409a      	lsls	r2, r3
 8003aac:	6a3b      	ldr	r3, [r7, #32]
 8003aae:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ab4:	f043 0201 	orr.w	r2, r3, #1
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ac0:	f003 031f 	and.w	r3, r3, #31
 8003ac4:	69ba      	ldr	r2, [r7, #24]
 8003ac6:	fa22 f303 	lsr.w	r3, r2, r3
 8003aca:	f003 0301 	and.w	r3, r3, #1
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d06e      	beq.n	8003bb0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a69      	ldr	r2, [pc, #420]	@ (8003c7c <HAL_DMA_IRQHandler+0x3f8>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d04a      	beq.n	8003b72 <HAL_DMA_IRQHandler+0x2ee>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a67      	ldr	r2, [pc, #412]	@ (8003c80 <HAL_DMA_IRQHandler+0x3fc>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d045      	beq.n	8003b72 <HAL_DMA_IRQHandler+0x2ee>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a66      	ldr	r2, [pc, #408]	@ (8003c84 <HAL_DMA_IRQHandler+0x400>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d040      	beq.n	8003b72 <HAL_DMA_IRQHandler+0x2ee>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a64      	ldr	r2, [pc, #400]	@ (8003c88 <HAL_DMA_IRQHandler+0x404>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d03b      	beq.n	8003b72 <HAL_DMA_IRQHandler+0x2ee>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a63      	ldr	r2, [pc, #396]	@ (8003c8c <HAL_DMA_IRQHandler+0x408>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d036      	beq.n	8003b72 <HAL_DMA_IRQHandler+0x2ee>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a61      	ldr	r2, [pc, #388]	@ (8003c90 <HAL_DMA_IRQHandler+0x40c>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d031      	beq.n	8003b72 <HAL_DMA_IRQHandler+0x2ee>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a60      	ldr	r2, [pc, #384]	@ (8003c94 <HAL_DMA_IRQHandler+0x410>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d02c      	beq.n	8003b72 <HAL_DMA_IRQHandler+0x2ee>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a5e      	ldr	r2, [pc, #376]	@ (8003c98 <HAL_DMA_IRQHandler+0x414>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d027      	beq.n	8003b72 <HAL_DMA_IRQHandler+0x2ee>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a5d      	ldr	r2, [pc, #372]	@ (8003c9c <HAL_DMA_IRQHandler+0x418>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d022      	beq.n	8003b72 <HAL_DMA_IRQHandler+0x2ee>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a5b      	ldr	r2, [pc, #364]	@ (8003ca0 <HAL_DMA_IRQHandler+0x41c>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d01d      	beq.n	8003b72 <HAL_DMA_IRQHandler+0x2ee>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a5a      	ldr	r2, [pc, #360]	@ (8003ca4 <HAL_DMA_IRQHandler+0x420>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d018      	beq.n	8003b72 <HAL_DMA_IRQHandler+0x2ee>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a58      	ldr	r2, [pc, #352]	@ (8003ca8 <HAL_DMA_IRQHandler+0x424>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d013      	beq.n	8003b72 <HAL_DMA_IRQHandler+0x2ee>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a57      	ldr	r2, [pc, #348]	@ (8003cac <HAL_DMA_IRQHandler+0x428>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d00e      	beq.n	8003b72 <HAL_DMA_IRQHandler+0x2ee>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a55      	ldr	r2, [pc, #340]	@ (8003cb0 <HAL_DMA_IRQHandler+0x42c>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d009      	beq.n	8003b72 <HAL_DMA_IRQHandler+0x2ee>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a54      	ldr	r2, [pc, #336]	@ (8003cb4 <HAL_DMA_IRQHandler+0x430>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d004      	beq.n	8003b72 <HAL_DMA_IRQHandler+0x2ee>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a52      	ldr	r2, [pc, #328]	@ (8003cb8 <HAL_DMA_IRQHandler+0x434>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d10a      	bne.n	8003b88 <HAL_DMA_IRQHandler+0x304>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	695b      	ldr	r3, [r3, #20]
 8003b78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	bf14      	ite	ne
 8003b80:	2301      	movne	r3, #1
 8003b82:	2300      	moveq	r3, #0
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	e003      	b.n	8003b90 <HAL_DMA_IRQHandler+0x30c>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	2300      	movs	r3, #0
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d00d      	beq.n	8003bb0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b98:	f003 031f 	and.w	r3, r3, #31
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	409a      	lsls	r2, r3
 8003ba0:	6a3b      	ldr	r3, [r7, #32]
 8003ba2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ba8:	f043 0202 	orr.w	r2, r3, #2
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bb4:	f003 031f 	and.w	r3, r3, #31
 8003bb8:	2204      	movs	r2, #4
 8003bba:	409a      	lsls	r2, r3
 8003bbc:	69bb      	ldr	r3, [r7, #24]
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	f000 808f 	beq.w	8003ce4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a2c      	ldr	r2, [pc, #176]	@ (8003c7c <HAL_DMA_IRQHandler+0x3f8>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d04a      	beq.n	8003c66 <HAL_DMA_IRQHandler+0x3e2>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a2a      	ldr	r2, [pc, #168]	@ (8003c80 <HAL_DMA_IRQHandler+0x3fc>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d045      	beq.n	8003c66 <HAL_DMA_IRQHandler+0x3e2>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a29      	ldr	r2, [pc, #164]	@ (8003c84 <HAL_DMA_IRQHandler+0x400>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d040      	beq.n	8003c66 <HAL_DMA_IRQHandler+0x3e2>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a27      	ldr	r2, [pc, #156]	@ (8003c88 <HAL_DMA_IRQHandler+0x404>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d03b      	beq.n	8003c66 <HAL_DMA_IRQHandler+0x3e2>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a26      	ldr	r2, [pc, #152]	@ (8003c8c <HAL_DMA_IRQHandler+0x408>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d036      	beq.n	8003c66 <HAL_DMA_IRQHandler+0x3e2>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a24      	ldr	r2, [pc, #144]	@ (8003c90 <HAL_DMA_IRQHandler+0x40c>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d031      	beq.n	8003c66 <HAL_DMA_IRQHandler+0x3e2>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a23      	ldr	r2, [pc, #140]	@ (8003c94 <HAL_DMA_IRQHandler+0x410>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d02c      	beq.n	8003c66 <HAL_DMA_IRQHandler+0x3e2>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a21      	ldr	r2, [pc, #132]	@ (8003c98 <HAL_DMA_IRQHandler+0x414>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d027      	beq.n	8003c66 <HAL_DMA_IRQHandler+0x3e2>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a20      	ldr	r2, [pc, #128]	@ (8003c9c <HAL_DMA_IRQHandler+0x418>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d022      	beq.n	8003c66 <HAL_DMA_IRQHandler+0x3e2>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a1e      	ldr	r2, [pc, #120]	@ (8003ca0 <HAL_DMA_IRQHandler+0x41c>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d01d      	beq.n	8003c66 <HAL_DMA_IRQHandler+0x3e2>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a1d      	ldr	r2, [pc, #116]	@ (8003ca4 <HAL_DMA_IRQHandler+0x420>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d018      	beq.n	8003c66 <HAL_DMA_IRQHandler+0x3e2>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a1b      	ldr	r2, [pc, #108]	@ (8003ca8 <HAL_DMA_IRQHandler+0x424>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d013      	beq.n	8003c66 <HAL_DMA_IRQHandler+0x3e2>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a1a      	ldr	r2, [pc, #104]	@ (8003cac <HAL_DMA_IRQHandler+0x428>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d00e      	beq.n	8003c66 <HAL_DMA_IRQHandler+0x3e2>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a18      	ldr	r2, [pc, #96]	@ (8003cb0 <HAL_DMA_IRQHandler+0x42c>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d009      	beq.n	8003c66 <HAL_DMA_IRQHandler+0x3e2>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a17      	ldr	r2, [pc, #92]	@ (8003cb4 <HAL_DMA_IRQHandler+0x430>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d004      	beq.n	8003c66 <HAL_DMA_IRQHandler+0x3e2>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a15      	ldr	r2, [pc, #84]	@ (8003cb8 <HAL_DMA_IRQHandler+0x434>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d12a      	bne.n	8003cbc <HAL_DMA_IRQHandler+0x438>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0302 	and.w	r3, r3, #2
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	bf14      	ite	ne
 8003c74:	2301      	movne	r3, #1
 8003c76:	2300      	moveq	r3, #0
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	e023      	b.n	8003cc4 <HAL_DMA_IRQHandler+0x440>
 8003c7c:	40020010 	.word	0x40020010
 8003c80:	40020028 	.word	0x40020028
 8003c84:	40020040 	.word	0x40020040
 8003c88:	40020058 	.word	0x40020058
 8003c8c:	40020070 	.word	0x40020070
 8003c90:	40020088 	.word	0x40020088
 8003c94:	400200a0 	.word	0x400200a0
 8003c98:	400200b8 	.word	0x400200b8
 8003c9c:	40020410 	.word	0x40020410
 8003ca0:	40020428 	.word	0x40020428
 8003ca4:	40020440 	.word	0x40020440
 8003ca8:	40020458 	.word	0x40020458
 8003cac:	40020470 	.word	0x40020470
 8003cb0:	40020488 	.word	0x40020488
 8003cb4:	400204a0 	.word	0x400204a0
 8003cb8:	400204b8 	.word	0x400204b8
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d00d      	beq.n	8003ce4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ccc:	f003 031f 	and.w	r3, r3, #31
 8003cd0:	2204      	movs	r2, #4
 8003cd2:	409a      	lsls	r2, r3
 8003cd4:	6a3b      	ldr	r3, [r7, #32]
 8003cd6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cdc:	f043 0204 	orr.w	r2, r3, #4
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ce8:	f003 031f 	and.w	r3, r3, #31
 8003cec:	2210      	movs	r2, #16
 8003cee:	409a      	lsls	r2, r3
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	f000 80a6 	beq.w	8003e46 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a85      	ldr	r2, [pc, #532]	@ (8003f14 <HAL_DMA_IRQHandler+0x690>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d04a      	beq.n	8003d9a <HAL_DMA_IRQHandler+0x516>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a83      	ldr	r2, [pc, #524]	@ (8003f18 <HAL_DMA_IRQHandler+0x694>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d045      	beq.n	8003d9a <HAL_DMA_IRQHandler+0x516>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a82      	ldr	r2, [pc, #520]	@ (8003f1c <HAL_DMA_IRQHandler+0x698>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d040      	beq.n	8003d9a <HAL_DMA_IRQHandler+0x516>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a80      	ldr	r2, [pc, #512]	@ (8003f20 <HAL_DMA_IRQHandler+0x69c>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d03b      	beq.n	8003d9a <HAL_DMA_IRQHandler+0x516>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a7f      	ldr	r2, [pc, #508]	@ (8003f24 <HAL_DMA_IRQHandler+0x6a0>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d036      	beq.n	8003d9a <HAL_DMA_IRQHandler+0x516>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a7d      	ldr	r2, [pc, #500]	@ (8003f28 <HAL_DMA_IRQHandler+0x6a4>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d031      	beq.n	8003d9a <HAL_DMA_IRQHandler+0x516>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a7c      	ldr	r2, [pc, #496]	@ (8003f2c <HAL_DMA_IRQHandler+0x6a8>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d02c      	beq.n	8003d9a <HAL_DMA_IRQHandler+0x516>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a7a      	ldr	r2, [pc, #488]	@ (8003f30 <HAL_DMA_IRQHandler+0x6ac>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d027      	beq.n	8003d9a <HAL_DMA_IRQHandler+0x516>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a79      	ldr	r2, [pc, #484]	@ (8003f34 <HAL_DMA_IRQHandler+0x6b0>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d022      	beq.n	8003d9a <HAL_DMA_IRQHandler+0x516>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a77      	ldr	r2, [pc, #476]	@ (8003f38 <HAL_DMA_IRQHandler+0x6b4>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d01d      	beq.n	8003d9a <HAL_DMA_IRQHandler+0x516>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a76      	ldr	r2, [pc, #472]	@ (8003f3c <HAL_DMA_IRQHandler+0x6b8>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d018      	beq.n	8003d9a <HAL_DMA_IRQHandler+0x516>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a74      	ldr	r2, [pc, #464]	@ (8003f40 <HAL_DMA_IRQHandler+0x6bc>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d013      	beq.n	8003d9a <HAL_DMA_IRQHandler+0x516>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a73      	ldr	r2, [pc, #460]	@ (8003f44 <HAL_DMA_IRQHandler+0x6c0>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d00e      	beq.n	8003d9a <HAL_DMA_IRQHandler+0x516>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a71      	ldr	r2, [pc, #452]	@ (8003f48 <HAL_DMA_IRQHandler+0x6c4>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d009      	beq.n	8003d9a <HAL_DMA_IRQHandler+0x516>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a70      	ldr	r2, [pc, #448]	@ (8003f4c <HAL_DMA_IRQHandler+0x6c8>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d004      	beq.n	8003d9a <HAL_DMA_IRQHandler+0x516>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a6e      	ldr	r2, [pc, #440]	@ (8003f50 <HAL_DMA_IRQHandler+0x6cc>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d10a      	bne.n	8003db0 <HAL_DMA_IRQHandler+0x52c>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0308 	and.w	r3, r3, #8
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	bf14      	ite	ne
 8003da8:	2301      	movne	r3, #1
 8003daa:	2300      	moveq	r3, #0
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	e009      	b.n	8003dc4 <HAL_DMA_IRQHandler+0x540>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 0304 	and.w	r3, r3, #4
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	bf14      	ite	ne
 8003dbe:	2301      	movne	r3, #1
 8003dc0:	2300      	moveq	r3, #0
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d03e      	beq.n	8003e46 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dcc:	f003 031f 	and.w	r3, r3, #31
 8003dd0:	2210      	movs	r2, #16
 8003dd2:	409a      	lsls	r2, r3
 8003dd4:	6a3b      	ldr	r3, [r7, #32]
 8003dd6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d018      	beq.n	8003e18 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d108      	bne.n	8003e06 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d024      	beq.n	8003e46 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	4798      	blx	r3
 8003e04:	e01f      	b.n	8003e46 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d01b      	beq.n	8003e46 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	4798      	blx	r3
 8003e16:	e016      	b.n	8003e46 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d107      	bne.n	8003e36 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f022 0208 	bic.w	r2, r2, #8
 8003e34:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d003      	beq.n	8003e46 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e4a:	f003 031f 	and.w	r3, r3, #31
 8003e4e:	2220      	movs	r2, #32
 8003e50:	409a      	lsls	r2, r3
 8003e52:	69bb      	ldr	r3, [r7, #24]
 8003e54:	4013      	ands	r3, r2
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	f000 8110 	beq.w	800407c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a2c      	ldr	r2, [pc, #176]	@ (8003f14 <HAL_DMA_IRQHandler+0x690>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d04a      	beq.n	8003efc <HAL_DMA_IRQHandler+0x678>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a2b      	ldr	r2, [pc, #172]	@ (8003f18 <HAL_DMA_IRQHandler+0x694>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d045      	beq.n	8003efc <HAL_DMA_IRQHandler+0x678>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a29      	ldr	r2, [pc, #164]	@ (8003f1c <HAL_DMA_IRQHandler+0x698>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d040      	beq.n	8003efc <HAL_DMA_IRQHandler+0x678>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a28      	ldr	r2, [pc, #160]	@ (8003f20 <HAL_DMA_IRQHandler+0x69c>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d03b      	beq.n	8003efc <HAL_DMA_IRQHandler+0x678>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a26      	ldr	r2, [pc, #152]	@ (8003f24 <HAL_DMA_IRQHandler+0x6a0>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d036      	beq.n	8003efc <HAL_DMA_IRQHandler+0x678>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a25      	ldr	r2, [pc, #148]	@ (8003f28 <HAL_DMA_IRQHandler+0x6a4>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d031      	beq.n	8003efc <HAL_DMA_IRQHandler+0x678>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a23      	ldr	r2, [pc, #140]	@ (8003f2c <HAL_DMA_IRQHandler+0x6a8>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d02c      	beq.n	8003efc <HAL_DMA_IRQHandler+0x678>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a22      	ldr	r2, [pc, #136]	@ (8003f30 <HAL_DMA_IRQHandler+0x6ac>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d027      	beq.n	8003efc <HAL_DMA_IRQHandler+0x678>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a20      	ldr	r2, [pc, #128]	@ (8003f34 <HAL_DMA_IRQHandler+0x6b0>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d022      	beq.n	8003efc <HAL_DMA_IRQHandler+0x678>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a1f      	ldr	r2, [pc, #124]	@ (8003f38 <HAL_DMA_IRQHandler+0x6b4>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d01d      	beq.n	8003efc <HAL_DMA_IRQHandler+0x678>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a1d      	ldr	r2, [pc, #116]	@ (8003f3c <HAL_DMA_IRQHandler+0x6b8>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d018      	beq.n	8003efc <HAL_DMA_IRQHandler+0x678>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a1c      	ldr	r2, [pc, #112]	@ (8003f40 <HAL_DMA_IRQHandler+0x6bc>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d013      	beq.n	8003efc <HAL_DMA_IRQHandler+0x678>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a1a      	ldr	r2, [pc, #104]	@ (8003f44 <HAL_DMA_IRQHandler+0x6c0>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d00e      	beq.n	8003efc <HAL_DMA_IRQHandler+0x678>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a19      	ldr	r2, [pc, #100]	@ (8003f48 <HAL_DMA_IRQHandler+0x6c4>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d009      	beq.n	8003efc <HAL_DMA_IRQHandler+0x678>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a17      	ldr	r2, [pc, #92]	@ (8003f4c <HAL_DMA_IRQHandler+0x6c8>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d004      	beq.n	8003efc <HAL_DMA_IRQHandler+0x678>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a16      	ldr	r2, [pc, #88]	@ (8003f50 <HAL_DMA_IRQHandler+0x6cc>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d12b      	bne.n	8003f54 <HAL_DMA_IRQHandler+0x6d0>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f003 0310 	and.w	r3, r3, #16
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	bf14      	ite	ne
 8003f0a:	2301      	movne	r3, #1
 8003f0c:	2300      	moveq	r3, #0
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	e02a      	b.n	8003f68 <HAL_DMA_IRQHandler+0x6e4>
 8003f12:	bf00      	nop
 8003f14:	40020010 	.word	0x40020010
 8003f18:	40020028 	.word	0x40020028
 8003f1c:	40020040 	.word	0x40020040
 8003f20:	40020058 	.word	0x40020058
 8003f24:	40020070 	.word	0x40020070
 8003f28:	40020088 	.word	0x40020088
 8003f2c:	400200a0 	.word	0x400200a0
 8003f30:	400200b8 	.word	0x400200b8
 8003f34:	40020410 	.word	0x40020410
 8003f38:	40020428 	.word	0x40020428
 8003f3c:	40020440 	.word	0x40020440
 8003f40:	40020458 	.word	0x40020458
 8003f44:	40020470 	.word	0x40020470
 8003f48:	40020488 	.word	0x40020488
 8003f4c:	400204a0 	.word	0x400204a0
 8003f50:	400204b8 	.word	0x400204b8
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0302 	and.w	r3, r3, #2
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	bf14      	ite	ne
 8003f62:	2301      	movne	r3, #1
 8003f64:	2300      	moveq	r3, #0
 8003f66:	b2db      	uxtb	r3, r3
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	f000 8087 	beq.w	800407c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f72:	f003 031f 	and.w	r3, r3, #31
 8003f76:	2220      	movs	r2, #32
 8003f78:	409a      	lsls	r2, r3
 8003f7a:	6a3b      	ldr	r3, [r7, #32]
 8003f7c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	2b04      	cmp	r3, #4
 8003f88:	d139      	bne.n	8003ffe <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f022 0216 	bic.w	r2, r2, #22
 8003f98:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	695a      	ldr	r2, [r3, #20]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003fa8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d103      	bne.n	8003fba <HAL_DMA_IRQHandler+0x736>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d007      	beq.n	8003fca <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f022 0208 	bic.w	r2, r2, #8
 8003fc8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fce:	f003 031f 	and.w	r3, r3, #31
 8003fd2:	223f      	movs	r2, #63	@ 0x3f
 8003fd4:	409a      	lsls	r2, r3
 8003fd6:	6a3b      	ldr	r3, [r7, #32]
 8003fd8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2201      	movs	r2, #1
 8003fde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	f000 834a 	beq.w	8004688 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	4798      	blx	r3
          }
          return;
 8003ffc:	e344      	b.n	8004688 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d018      	beq.n	800403e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d108      	bne.n	800402c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800401e:	2b00      	cmp	r3, #0
 8004020:	d02c      	beq.n	800407c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	4798      	blx	r3
 800402a:	e027      	b.n	800407c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004030:	2b00      	cmp	r3, #0
 8004032:	d023      	beq.n	800407c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	4798      	blx	r3
 800403c:	e01e      	b.n	800407c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004048:	2b00      	cmp	r3, #0
 800404a:	d10f      	bne.n	800406c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f022 0210 	bic.w	r2, r2, #16
 800405a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004070:	2b00      	cmp	r3, #0
 8004072:	d003      	beq.n	800407c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004080:	2b00      	cmp	r3, #0
 8004082:	f000 8306 	beq.w	8004692 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800408a:	f003 0301 	and.w	r3, r3, #1
 800408e:	2b00      	cmp	r3, #0
 8004090:	f000 8088 	beq.w	80041a4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2204      	movs	r2, #4
 8004098:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a7a      	ldr	r2, [pc, #488]	@ (800428c <HAL_DMA_IRQHandler+0xa08>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d04a      	beq.n	800413c <HAL_DMA_IRQHandler+0x8b8>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a79      	ldr	r2, [pc, #484]	@ (8004290 <HAL_DMA_IRQHandler+0xa0c>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d045      	beq.n	800413c <HAL_DMA_IRQHandler+0x8b8>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a77      	ldr	r2, [pc, #476]	@ (8004294 <HAL_DMA_IRQHandler+0xa10>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d040      	beq.n	800413c <HAL_DMA_IRQHandler+0x8b8>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a76      	ldr	r2, [pc, #472]	@ (8004298 <HAL_DMA_IRQHandler+0xa14>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d03b      	beq.n	800413c <HAL_DMA_IRQHandler+0x8b8>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a74      	ldr	r2, [pc, #464]	@ (800429c <HAL_DMA_IRQHandler+0xa18>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d036      	beq.n	800413c <HAL_DMA_IRQHandler+0x8b8>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a73      	ldr	r2, [pc, #460]	@ (80042a0 <HAL_DMA_IRQHandler+0xa1c>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d031      	beq.n	800413c <HAL_DMA_IRQHandler+0x8b8>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a71      	ldr	r2, [pc, #452]	@ (80042a4 <HAL_DMA_IRQHandler+0xa20>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d02c      	beq.n	800413c <HAL_DMA_IRQHandler+0x8b8>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a70      	ldr	r2, [pc, #448]	@ (80042a8 <HAL_DMA_IRQHandler+0xa24>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d027      	beq.n	800413c <HAL_DMA_IRQHandler+0x8b8>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a6e      	ldr	r2, [pc, #440]	@ (80042ac <HAL_DMA_IRQHandler+0xa28>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d022      	beq.n	800413c <HAL_DMA_IRQHandler+0x8b8>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a6d      	ldr	r2, [pc, #436]	@ (80042b0 <HAL_DMA_IRQHandler+0xa2c>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d01d      	beq.n	800413c <HAL_DMA_IRQHandler+0x8b8>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a6b      	ldr	r2, [pc, #428]	@ (80042b4 <HAL_DMA_IRQHandler+0xa30>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d018      	beq.n	800413c <HAL_DMA_IRQHandler+0x8b8>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a6a      	ldr	r2, [pc, #424]	@ (80042b8 <HAL_DMA_IRQHandler+0xa34>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d013      	beq.n	800413c <HAL_DMA_IRQHandler+0x8b8>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a68      	ldr	r2, [pc, #416]	@ (80042bc <HAL_DMA_IRQHandler+0xa38>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d00e      	beq.n	800413c <HAL_DMA_IRQHandler+0x8b8>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a67      	ldr	r2, [pc, #412]	@ (80042c0 <HAL_DMA_IRQHandler+0xa3c>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d009      	beq.n	800413c <HAL_DMA_IRQHandler+0x8b8>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a65      	ldr	r2, [pc, #404]	@ (80042c4 <HAL_DMA_IRQHandler+0xa40>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d004      	beq.n	800413c <HAL_DMA_IRQHandler+0x8b8>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a64      	ldr	r2, [pc, #400]	@ (80042c8 <HAL_DMA_IRQHandler+0xa44>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d108      	bne.n	800414e <HAL_DMA_IRQHandler+0x8ca>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f022 0201 	bic.w	r2, r2, #1
 800414a:	601a      	str	r2, [r3, #0]
 800414c:	e007      	b.n	800415e <HAL_DMA_IRQHandler+0x8da>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f022 0201 	bic.w	r2, r2, #1
 800415c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	3301      	adds	r3, #1
 8004162:	60fb      	str	r3, [r7, #12]
 8004164:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004166:	429a      	cmp	r2, r3
 8004168:	d307      	bcc.n	800417a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 0301 	and.w	r3, r3, #1
 8004174:	2b00      	cmp	r3, #0
 8004176:	d1f2      	bne.n	800415e <HAL_DMA_IRQHandler+0x8da>
 8004178:	e000      	b.n	800417c <HAL_DMA_IRQHandler+0x8f8>
            break;
 800417a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 0301 	and.w	r3, r3, #1
 8004186:	2b00      	cmp	r3, #0
 8004188:	d004      	beq.n	8004194 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2203      	movs	r2, #3
 800418e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8004192:	e003      	b.n	800419c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	f000 8272 	beq.w	8004692 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	4798      	blx	r3
 80041b6:	e26c      	b.n	8004692 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a43      	ldr	r2, [pc, #268]	@ (80042cc <HAL_DMA_IRQHandler+0xa48>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d022      	beq.n	8004208 <HAL_DMA_IRQHandler+0x984>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a42      	ldr	r2, [pc, #264]	@ (80042d0 <HAL_DMA_IRQHandler+0xa4c>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d01d      	beq.n	8004208 <HAL_DMA_IRQHandler+0x984>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a40      	ldr	r2, [pc, #256]	@ (80042d4 <HAL_DMA_IRQHandler+0xa50>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d018      	beq.n	8004208 <HAL_DMA_IRQHandler+0x984>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a3f      	ldr	r2, [pc, #252]	@ (80042d8 <HAL_DMA_IRQHandler+0xa54>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d013      	beq.n	8004208 <HAL_DMA_IRQHandler+0x984>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a3d      	ldr	r2, [pc, #244]	@ (80042dc <HAL_DMA_IRQHandler+0xa58>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d00e      	beq.n	8004208 <HAL_DMA_IRQHandler+0x984>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a3c      	ldr	r2, [pc, #240]	@ (80042e0 <HAL_DMA_IRQHandler+0xa5c>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d009      	beq.n	8004208 <HAL_DMA_IRQHandler+0x984>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a3a      	ldr	r2, [pc, #232]	@ (80042e4 <HAL_DMA_IRQHandler+0xa60>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d004      	beq.n	8004208 <HAL_DMA_IRQHandler+0x984>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a39      	ldr	r2, [pc, #228]	@ (80042e8 <HAL_DMA_IRQHandler+0xa64>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d101      	bne.n	800420c <HAL_DMA_IRQHandler+0x988>
 8004208:	2301      	movs	r3, #1
 800420a:	e000      	b.n	800420e <HAL_DMA_IRQHandler+0x98a>
 800420c:	2300      	movs	r3, #0
 800420e:	2b00      	cmp	r3, #0
 8004210:	f000 823f 	beq.w	8004692 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004220:	f003 031f 	and.w	r3, r3, #31
 8004224:	2204      	movs	r2, #4
 8004226:	409a      	lsls	r2, r3
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	4013      	ands	r3, r2
 800422c:	2b00      	cmp	r3, #0
 800422e:	f000 80cd 	beq.w	80043cc <HAL_DMA_IRQHandler+0xb48>
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	f003 0304 	and.w	r3, r3, #4
 8004238:	2b00      	cmp	r3, #0
 800423a:	f000 80c7 	beq.w	80043cc <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004242:	f003 031f 	and.w	r3, r3, #31
 8004246:	2204      	movs	r2, #4
 8004248:	409a      	lsls	r2, r3
 800424a:	69fb      	ldr	r3, [r7, #28]
 800424c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004254:	2b00      	cmp	r3, #0
 8004256:	d049      	beq.n	80042ec <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d109      	bne.n	8004276 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004266:	2b00      	cmp	r3, #0
 8004268:	f000 8210 	beq.w	800468c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004274:	e20a      	b.n	800468c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800427a:	2b00      	cmp	r3, #0
 800427c:	f000 8206 	beq.w	800468c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004288:	e200      	b.n	800468c <HAL_DMA_IRQHandler+0xe08>
 800428a:	bf00      	nop
 800428c:	40020010 	.word	0x40020010
 8004290:	40020028 	.word	0x40020028
 8004294:	40020040 	.word	0x40020040
 8004298:	40020058 	.word	0x40020058
 800429c:	40020070 	.word	0x40020070
 80042a0:	40020088 	.word	0x40020088
 80042a4:	400200a0 	.word	0x400200a0
 80042a8:	400200b8 	.word	0x400200b8
 80042ac:	40020410 	.word	0x40020410
 80042b0:	40020428 	.word	0x40020428
 80042b4:	40020440 	.word	0x40020440
 80042b8:	40020458 	.word	0x40020458
 80042bc:	40020470 	.word	0x40020470
 80042c0:	40020488 	.word	0x40020488
 80042c4:	400204a0 	.word	0x400204a0
 80042c8:	400204b8 	.word	0x400204b8
 80042cc:	58025408 	.word	0x58025408
 80042d0:	5802541c 	.word	0x5802541c
 80042d4:	58025430 	.word	0x58025430
 80042d8:	58025444 	.word	0x58025444
 80042dc:	58025458 	.word	0x58025458
 80042e0:	5802546c 	.word	0x5802546c
 80042e4:	58025480 	.word	0x58025480
 80042e8:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	f003 0320 	and.w	r3, r3, #32
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d160      	bne.n	80043b8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a7f      	ldr	r2, [pc, #508]	@ (80044f8 <HAL_DMA_IRQHandler+0xc74>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d04a      	beq.n	8004396 <HAL_DMA_IRQHandler+0xb12>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a7d      	ldr	r2, [pc, #500]	@ (80044fc <HAL_DMA_IRQHandler+0xc78>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d045      	beq.n	8004396 <HAL_DMA_IRQHandler+0xb12>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a7c      	ldr	r2, [pc, #496]	@ (8004500 <HAL_DMA_IRQHandler+0xc7c>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d040      	beq.n	8004396 <HAL_DMA_IRQHandler+0xb12>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a7a      	ldr	r2, [pc, #488]	@ (8004504 <HAL_DMA_IRQHandler+0xc80>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d03b      	beq.n	8004396 <HAL_DMA_IRQHandler+0xb12>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a79      	ldr	r2, [pc, #484]	@ (8004508 <HAL_DMA_IRQHandler+0xc84>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d036      	beq.n	8004396 <HAL_DMA_IRQHandler+0xb12>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a77      	ldr	r2, [pc, #476]	@ (800450c <HAL_DMA_IRQHandler+0xc88>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d031      	beq.n	8004396 <HAL_DMA_IRQHandler+0xb12>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a76      	ldr	r2, [pc, #472]	@ (8004510 <HAL_DMA_IRQHandler+0xc8c>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d02c      	beq.n	8004396 <HAL_DMA_IRQHandler+0xb12>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a74      	ldr	r2, [pc, #464]	@ (8004514 <HAL_DMA_IRQHandler+0xc90>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d027      	beq.n	8004396 <HAL_DMA_IRQHandler+0xb12>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a73      	ldr	r2, [pc, #460]	@ (8004518 <HAL_DMA_IRQHandler+0xc94>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d022      	beq.n	8004396 <HAL_DMA_IRQHandler+0xb12>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a71      	ldr	r2, [pc, #452]	@ (800451c <HAL_DMA_IRQHandler+0xc98>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d01d      	beq.n	8004396 <HAL_DMA_IRQHandler+0xb12>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a70      	ldr	r2, [pc, #448]	@ (8004520 <HAL_DMA_IRQHandler+0xc9c>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d018      	beq.n	8004396 <HAL_DMA_IRQHandler+0xb12>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a6e      	ldr	r2, [pc, #440]	@ (8004524 <HAL_DMA_IRQHandler+0xca0>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d013      	beq.n	8004396 <HAL_DMA_IRQHandler+0xb12>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a6d      	ldr	r2, [pc, #436]	@ (8004528 <HAL_DMA_IRQHandler+0xca4>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d00e      	beq.n	8004396 <HAL_DMA_IRQHandler+0xb12>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a6b      	ldr	r2, [pc, #428]	@ (800452c <HAL_DMA_IRQHandler+0xca8>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d009      	beq.n	8004396 <HAL_DMA_IRQHandler+0xb12>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a6a      	ldr	r2, [pc, #424]	@ (8004530 <HAL_DMA_IRQHandler+0xcac>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d004      	beq.n	8004396 <HAL_DMA_IRQHandler+0xb12>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a68      	ldr	r2, [pc, #416]	@ (8004534 <HAL_DMA_IRQHandler+0xcb0>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d108      	bne.n	80043a8 <HAL_DMA_IRQHandler+0xb24>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f022 0208 	bic.w	r2, r2, #8
 80043a4:	601a      	str	r2, [r3, #0]
 80043a6:	e007      	b.n	80043b8 <HAL_DMA_IRQHandler+0xb34>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f022 0204 	bic.w	r2, r2, #4
 80043b6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043bc:	2b00      	cmp	r3, #0
 80043be:	f000 8165 	beq.w	800468c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80043ca:	e15f      	b.n	800468c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043d0:	f003 031f 	and.w	r3, r3, #31
 80043d4:	2202      	movs	r2, #2
 80043d6:	409a      	lsls	r2, r3
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	4013      	ands	r3, r2
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f000 80c5 	beq.w	800456c <HAL_DMA_IRQHandler+0xce8>
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	f003 0302 	and.w	r3, r3, #2
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	f000 80bf 	beq.w	800456c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043f2:	f003 031f 	and.w	r3, r3, #31
 80043f6:	2202      	movs	r2, #2
 80043f8:	409a      	lsls	r2, r3
 80043fa:	69fb      	ldr	r3, [r7, #28]
 80043fc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004404:	2b00      	cmp	r3, #0
 8004406:	d018      	beq.n	800443a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800440e:	2b00      	cmp	r3, #0
 8004410:	d109      	bne.n	8004426 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004416:	2b00      	cmp	r3, #0
 8004418:	f000 813a 	beq.w	8004690 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004424:	e134      	b.n	8004690 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800442a:	2b00      	cmp	r3, #0
 800442c:	f000 8130 	beq.w	8004690 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004438:	e12a      	b.n	8004690 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	f003 0320 	and.w	r3, r3, #32
 8004440:	2b00      	cmp	r3, #0
 8004442:	f040 8089 	bne.w	8004558 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a2b      	ldr	r2, [pc, #172]	@ (80044f8 <HAL_DMA_IRQHandler+0xc74>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d04a      	beq.n	80044e6 <HAL_DMA_IRQHandler+0xc62>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a29      	ldr	r2, [pc, #164]	@ (80044fc <HAL_DMA_IRQHandler+0xc78>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d045      	beq.n	80044e6 <HAL_DMA_IRQHandler+0xc62>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a28      	ldr	r2, [pc, #160]	@ (8004500 <HAL_DMA_IRQHandler+0xc7c>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d040      	beq.n	80044e6 <HAL_DMA_IRQHandler+0xc62>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a26      	ldr	r2, [pc, #152]	@ (8004504 <HAL_DMA_IRQHandler+0xc80>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d03b      	beq.n	80044e6 <HAL_DMA_IRQHandler+0xc62>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a25      	ldr	r2, [pc, #148]	@ (8004508 <HAL_DMA_IRQHandler+0xc84>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d036      	beq.n	80044e6 <HAL_DMA_IRQHandler+0xc62>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a23      	ldr	r2, [pc, #140]	@ (800450c <HAL_DMA_IRQHandler+0xc88>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d031      	beq.n	80044e6 <HAL_DMA_IRQHandler+0xc62>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a22      	ldr	r2, [pc, #136]	@ (8004510 <HAL_DMA_IRQHandler+0xc8c>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d02c      	beq.n	80044e6 <HAL_DMA_IRQHandler+0xc62>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a20      	ldr	r2, [pc, #128]	@ (8004514 <HAL_DMA_IRQHandler+0xc90>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d027      	beq.n	80044e6 <HAL_DMA_IRQHandler+0xc62>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a1f      	ldr	r2, [pc, #124]	@ (8004518 <HAL_DMA_IRQHandler+0xc94>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d022      	beq.n	80044e6 <HAL_DMA_IRQHandler+0xc62>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a1d      	ldr	r2, [pc, #116]	@ (800451c <HAL_DMA_IRQHandler+0xc98>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d01d      	beq.n	80044e6 <HAL_DMA_IRQHandler+0xc62>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a1c      	ldr	r2, [pc, #112]	@ (8004520 <HAL_DMA_IRQHandler+0xc9c>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d018      	beq.n	80044e6 <HAL_DMA_IRQHandler+0xc62>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a1a      	ldr	r2, [pc, #104]	@ (8004524 <HAL_DMA_IRQHandler+0xca0>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d013      	beq.n	80044e6 <HAL_DMA_IRQHandler+0xc62>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a19      	ldr	r2, [pc, #100]	@ (8004528 <HAL_DMA_IRQHandler+0xca4>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d00e      	beq.n	80044e6 <HAL_DMA_IRQHandler+0xc62>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a17      	ldr	r2, [pc, #92]	@ (800452c <HAL_DMA_IRQHandler+0xca8>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d009      	beq.n	80044e6 <HAL_DMA_IRQHandler+0xc62>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a16      	ldr	r2, [pc, #88]	@ (8004530 <HAL_DMA_IRQHandler+0xcac>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d004      	beq.n	80044e6 <HAL_DMA_IRQHandler+0xc62>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a14      	ldr	r2, [pc, #80]	@ (8004534 <HAL_DMA_IRQHandler+0xcb0>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d128      	bne.n	8004538 <HAL_DMA_IRQHandler+0xcb4>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f022 0214 	bic.w	r2, r2, #20
 80044f4:	601a      	str	r2, [r3, #0]
 80044f6:	e027      	b.n	8004548 <HAL_DMA_IRQHandler+0xcc4>
 80044f8:	40020010 	.word	0x40020010
 80044fc:	40020028 	.word	0x40020028
 8004500:	40020040 	.word	0x40020040
 8004504:	40020058 	.word	0x40020058
 8004508:	40020070 	.word	0x40020070
 800450c:	40020088 	.word	0x40020088
 8004510:	400200a0 	.word	0x400200a0
 8004514:	400200b8 	.word	0x400200b8
 8004518:	40020410 	.word	0x40020410
 800451c:	40020428 	.word	0x40020428
 8004520:	40020440 	.word	0x40020440
 8004524:	40020458 	.word	0x40020458
 8004528:	40020470 	.word	0x40020470
 800452c:	40020488 	.word	0x40020488
 8004530:	400204a0 	.word	0x400204a0
 8004534:	400204b8 	.word	0x400204b8
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f022 020a 	bic.w	r2, r2, #10
 8004546:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2200      	movs	r2, #0
 8004554:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800455c:	2b00      	cmp	r3, #0
 800455e:	f000 8097 	beq.w	8004690 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800456a:	e091      	b.n	8004690 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004570:	f003 031f 	and.w	r3, r3, #31
 8004574:	2208      	movs	r2, #8
 8004576:	409a      	lsls	r2, r3
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	4013      	ands	r3, r2
 800457c:	2b00      	cmp	r3, #0
 800457e:	f000 8088 	beq.w	8004692 <HAL_DMA_IRQHandler+0xe0e>
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	f003 0308 	and.w	r3, r3, #8
 8004588:	2b00      	cmp	r3, #0
 800458a:	f000 8082 	beq.w	8004692 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a41      	ldr	r2, [pc, #260]	@ (8004698 <HAL_DMA_IRQHandler+0xe14>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d04a      	beq.n	800462e <HAL_DMA_IRQHandler+0xdaa>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a3f      	ldr	r2, [pc, #252]	@ (800469c <HAL_DMA_IRQHandler+0xe18>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d045      	beq.n	800462e <HAL_DMA_IRQHandler+0xdaa>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a3e      	ldr	r2, [pc, #248]	@ (80046a0 <HAL_DMA_IRQHandler+0xe1c>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d040      	beq.n	800462e <HAL_DMA_IRQHandler+0xdaa>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a3c      	ldr	r2, [pc, #240]	@ (80046a4 <HAL_DMA_IRQHandler+0xe20>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d03b      	beq.n	800462e <HAL_DMA_IRQHandler+0xdaa>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a3b      	ldr	r2, [pc, #236]	@ (80046a8 <HAL_DMA_IRQHandler+0xe24>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d036      	beq.n	800462e <HAL_DMA_IRQHandler+0xdaa>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a39      	ldr	r2, [pc, #228]	@ (80046ac <HAL_DMA_IRQHandler+0xe28>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d031      	beq.n	800462e <HAL_DMA_IRQHandler+0xdaa>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a38      	ldr	r2, [pc, #224]	@ (80046b0 <HAL_DMA_IRQHandler+0xe2c>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d02c      	beq.n	800462e <HAL_DMA_IRQHandler+0xdaa>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a36      	ldr	r2, [pc, #216]	@ (80046b4 <HAL_DMA_IRQHandler+0xe30>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d027      	beq.n	800462e <HAL_DMA_IRQHandler+0xdaa>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a35      	ldr	r2, [pc, #212]	@ (80046b8 <HAL_DMA_IRQHandler+0xe34>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d022      	beq.n	800462e <HAL_DMA_IRQHandler+0xdaa>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a33      	ldr	r2, [pc, #204]	@ (80046bc <HAL_DMA_IRQHandler+0xe38>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d01d      	beq.n	800462e <HAL_DMA_IRQHandler+0xdaa>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a32      	ldr	r2, [pc, #200]	@ (80046c0 <HAL_DMA_IRQHandler+0xe3c>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d018      	beq.n	800462e <HAL_DMA_IRQHandler+0xdaa>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a30      	ldr	r2, [pc, #192]	@ (80046c4 <HAL_DMA_IRQHandler+0xe40>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d013      	beq.n	800462e <HAL_DMA_IRQHandler+0xdaa>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a2f      	ldr	r2, [pc, #188]	@ (80046c8 <HAL_DMA_IRQHandler+0xe44>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d00e      	beq.n	800462e <HAL_DMA_IRQHandler+0xdaa>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a2d      	ldr	r2, [pc, #180]	@ (80046cc <HAL_DMA_IRQHandler+0xe48>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d009      	beq.n	800462e <HAL_DMA_IRQHandler+0xdaa>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a2c      	ldr	r2, [pc, #176]	@ (80046d0 <HAL_DMA_IRQHandler+0xe4c>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d004      	beq.n	800462e <HAL_DMA_IRQHandler+0xdaa>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a2a      	ldr	r2, [pc, #168]	@ (80046d4 <HAL_DMA_IRQHandler+0xe50>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d108      	bne.n	8004640 <HAL_DMA_IRQHandler+0xdbc>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f022 021c 	bic.w	r2, r2, #28
 800463c:	601a      	str	r2, [r3, #0]
 800463e:	e007      	b.n	8004650 <HAL_DMA_IRQHandler+0xdcc>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f022 020e 	bic.w	r2, r2, #14
 800464e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004654:	f003 031f 	and.w	r3, r3, #31
 8004658:	2201      	movs	r2, #1
 800465a:	409a      	lsls	r2, r3
 800465c:	69fb      	ldr	r3, [r7, #28]
 800465e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2201      	movs	r2, #1
 800466a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2200      	movs	r2, #0
 8004672:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800467a:	2b00      	cmp	r3, #0
 800467c:	d009      	beq.n	8004692 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	4798      	blx	r3
 8004686:	e004      	b.n	8004692 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004688:	bf00      	nop
 800468a:	e002      	b.n	8004692 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800468c:	bf00      	nop
 800468e:	e000      	b.n	8004692 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004690:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004692:	3728      	adds	r7, #40	@ 0x28
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}
 8004698:	40020010 	.word	0x40020010
 800469c:	40020028 	.word	0x40020028
 80046a0:	40020040 	.word	0x40020040
 80046a4:	40020058 	.word	0x40020058
 80046a8:	40020070 	.word	0x40020070
 80046ac:	40020088 	.word	0x40020088
 80046b0:	400200a0 	.word	0x400200a0
 80046b4:	400200b8 	.word	0x400200b8
 80046b8:	40020410 	.word	0x40020410
 80046bc:	40020428 	.word	0x40020428
 80046c0:	40020440 	.word	0x40020440
 80046c4:	40020458 	.word	0x40020458
 80046c8:	40020470 	.word	0x40020470
 80046cc:	40020488 	.word	0x40020488
 80046d0:	400204a0 	.word	0x400204a0
 80046d4:	400204b8 	.word	0x400204b8

080046d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80046d8:	b480      	push	{r7}
 80046da:	b085      	sub	sp, #20
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a42      	ldr	r2, [pc, #264]	@ (80047f0 <DMA_CalcBaseAndBitshift+0x118>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d04a      	beq.n	8004780 <DMA_CalcBaseAndBitshift+0xa8>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a41      	ldr	r2, [pc, #260]	@ (80047f4 <DMA_CalcBaseAndBitshift+0x11c>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d045      	beq.n	8004780 <DMA_CalcBaseAndBitshift+0xa8>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a3f      	ldr	r2, [pc, #252]	@ (80047f8 <DMA_CalcBaseAndBitshift+0x120>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d040      	beq.n	8004780 <DMA_CalcBaseAndBitshift+0xa8>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a3e      	ldr	r2, [pc, #248]	@ (80047fc <DMA_CalcBaseAndBitshift+0x124>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d03b      	beq.n	8004780 <DMA_CalcBaseAndBitshift+0xa8>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a3c      	ldr	r2, [pc, #240]	@ (8004800 <DMA_CalcBaseAndBitshift+0x128>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d036      	beq.n	8004780 <DMA_CalcBaseAndBitshift+0xa8>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a3b      	ldr	r2, [pc, #236]	@ (8004804 <DMA_CalcBaseAndBitshift+0x12c>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d031      	beq.n	8004780 <DMA_CalcBaseAndBitshift+0xa8>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a39      	ldr	r2, [pc, #228]	@ (8004808 <DMA_CalcBaseAndBitshift+0x130>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d02c      	beq.n	8004780 <DMA_CalcBaseAndBitshift+0xa8>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a38      	ldr	r2, [pc, #224]	@ (800480c <DMA_CalcBaseAndBitshift+0x134>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d027      	beq.n	8004780 <DMA_CalcBaseAndBitshift+0xa8>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a36      	ldr	r2, [pc, #216]	@ (8004810 <DMA_CalcBaseAndBitshift+0x138>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d022      	beq.n	8004780 <DMA_CalcBaseAndBitshift+0xa8>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a35      	ldr	r2, [pc, #212]	@ (8004814 <DMA_CalcBaseAndBitshift+0x13c>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d01d      	beq.n	8004780 <DMA_CalcBaseAndBitshift+0xa8>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a33      	ldr	r2, [pc, #204]	@ (8004818 <DMA_CalcBaseAndBitshift+0x140>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d018      	beq.n	8004780 <DMA_CalcBaseAndBitshift+0xa8>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a32      	ldr	r2, [pc, #200]	@ (800481c <DMA_CalcBaseAndBitshift+0x144>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d013      	beq.n	8004780 <DMA_CalcBaseAndBitshift+0xa8>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a30      	ldr	r2, [pc, #192]	@ (8004820 <DMA_CalcBaseAndBitshift+0x148>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d00e      	beq.n	8004780 <DMA_CalcBaseAndBitshift+0xa8>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a2f      	ldr	r2, [pc, #188]	@ (8004824 <DMA_CalcBaseAndBitshift+0x14c>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d009      	beq.n	8004780 <DMA_CalcBaseAndBitshift+0xa8>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a2d      	ldr	r2, [pc, #180]	@ (8004828 <DMA_CalcBaseAndBitshift+0x150>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d004      	beq.n	8004780 <DMA_CalcBaseAndBitshift+0xa8>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a2c      	ldr	r2, [pc, #176]	@ (800482c <DMA_CalcBaseAndBitshift+0x154>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d101      	bne.n	8004784 <DMA_CalcBaseAndBitshift+0xac>
 8004780:	2301      	movs	r3, #1
 8004782:	e000      	b.n	8004786 <DMA_CalcBaseAndBitshift+0xae>
 8004784:	2300      	movs	r3, #0
 8004786:	2b00      	cmp	r3, #0
 8004788:	d024      	beq.n	80047d4 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	b2db      	uxtb	r3, r3
 8004790:	3b10      	subs	r3, #16
 8004792:	4a27      	ldr	r2, [pc, #156]	@ (8004830 <DMA_CalcBaseAndBitshift+0x158>)
 8004794:	fba2 2303 	umull	r2, r3, r2, r3
 8004798:	091b      	lsrs	r3, r3, #4
 800479a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	f003 0307 	and.w	r3, r3, #7
 80047a2:	4a24      	ldr	r2, [pc, #144]	@ (8004834 <DMA_CalcBaseAndBitshift+0x15c>)
 80047a4:	5cd3      	ldrb	r3, [r2, r3]
 80047a6:	461a      	mov	r2, r3
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2b03      	cmp	r3, #3
 80047b0:	d908      	bls.n	80047c4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	461a      	mov	r2, r3
 80047b8:	4b1f      	ldr	r3, [pc, #124]	@ (8004838 <DMA_CalcBaseAndBitshift+0x160>)
 80047ba:	4013      	ands	r3, r2
 80047bc:	1d1a      	adds	r2, r3, #4
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	659a      	str	r2, [r3, #88]	@ 0x58
 80047c2:	e00d      	b.n	80047e0 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	461a      	mov	r2, r3
 80047ca:	4b1b      	ldr	r3, [pc, #108]	@ (8004838 <DMA_CalcBaseAndBitshift+0x160>)
 80047cc:	4013      	ands	r3, r2
 80047ce:	687a      	ldr	r2, [r7, #4]
 80047d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80047d2:	e005      	b.n	80047e0 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3714      	adds	r7, #20
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr
 80047f0:	40020010 	.word	0x40020010
 80047f4:	40020028 	.word	0x40020028
 80047f8:	40020040 	.word	0x40020040
 80047fc:	40020058 	.word	0x40020058
 8004800:	40020070 	.word	0x40020070
 8004804:	40020088 	.word	0x40020088
 8004808:	400200a0 	.word	0x400200a0
 800480c:	400200b8 	.word	0x400200b8
 8004810:	40020410 	.word	0x40020410
 8004814:	40020428 	.word	0x40020428
 8004818:	40020440 	.word	0x40020440
 800481c:	40020458 	.word	0x40020458
 8004820:	40020470 	.word	0x40020470
 8004824:	40020488 	.word	0x40020488
 8004828:	400204a0 	.word	0x400204a0
 800482c:	400204b8 	.word	0x400204b8
 8004830:	aaaaaaab 	.word	0xaaaaaaab
 8004834:	0800a320 	.word	0x0800a320
 8004838:	fffffc00 	.word	0xfffffc00

0800483c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800483c:	b480      	push	{r7}
 800483e:	b085      	sub	sp, #20
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004844:	2300      	movs	r3, #0
 8004846:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	699b      	ldr	r3, [r3, #24]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d120      	bne.n	8004892 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004854:	2b03      	cmp	r3, #3
 8004856:	d858      	bhi.n	800490a <DMA_CheckFifoParam+0xce>
 8004858:	a201      	add	r2, pc, #4	@ (adr r2, 8004860 <DMA_CheckFifoParam+0x24>)
 800485a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800485e:	bf00      	nop
 8004860:	08004871 	.word	0x08004871
 8004864:	08004883 	.word	0x08004883
 8004868:	08004871 	.word	0x08004871
 800486c:	0800490b 	.word	0x0800490b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004874:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004878:	2b00      	cmp	r3, #0
 800487a:	d048      	beq.n	800490e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004880:	e045      	b.n	800490e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004886:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800488a:	d142      	bne.n	8004912 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004890:	e03f      	b.n	8004912 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	699b      	ldr	r3, [r3, #24]
 8004896:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800489a:	d123      	bne.n	80048e4 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048a0:	2b03      	cmp	r3, #3
 80048a2:	d838      	bhi.n	8004916 <DMA_CheckFifoParam+0xda>
 80048a4:	a201      	add	r2, pc, #4	@ (adr r2, 80048ac <DMA_CheckFifoParam+0x70>)
 80048a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048aa:	bf00      	nop
 80048ac:	080048bd 	.word	0x080048bd
 80048b0:	080048c3 	.word	0x080048c3
 80048b4:	080048bd 	.word	0x080048bd
 80048b8:	080048d5 	.word	0x080048d5
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	73fb      	strb	r3, [r7, #15]
        break;
 80048c0:	e030      	b.n	8004924 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d025      	beq.n	800491a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80048d2:	e022      	b.n	800491a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80048dc:	d11f      	bne.n	800491e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80048e2:	e01c      	b.n	800491e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d902      	bls.n	80048f2 <DMA_CheckFifoParam+0xb6>
 80048ec:	2b03      	cmp	r3, #3
 80048ee:	d003      	beq.n	80048f8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80048f0:	e018      	b.n	8004924 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	73fb      	strb	r3, [r7, #15]
        break;
 80048f6:	e015      	b.n	8004924 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004900:	2b00      	cmp	r3, #0
 8004902:	d00e      	beq.n	8004922 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	73fb      	strb	r3, [r7, #15]
    break;
 8004908:	e00b      	b.n	8004922 <DMA_CheckFifoParam+0xe6>
        break;
 800490a:	bf00      	nop
 800490c:	e00a      	b.n	8004924 <DMA_CheckFifoParam+0xe8>
        break;
 800490e:	bf00      	nop
 8004910:	e008      	b.n	8004924 <DMA_CheckFifoParam+0xe8>
        break;
 8004912:	bf00      	nop
 8004914:	e006      	b.n	8004924 <DMA_CheckFifoParam+0xe8>
        break;
 8004916:	bf00      	nop
 8004918:	e004      	b.n	8004924 <DMA_CheckFifoParam+0xe8>
        break;
 800491a:	bf00      	nop
 800491c:	e002      	b.n	8004924 <DMA_CheckFifoParam+0xe8>
        break;
 800491e:	bf00      	nop
 8004920:	e000      	b.n	8004924 <DMA_CheckFifoParam+0xe8>
    break;
 8004922:	bf00      	nop
    }
  }

  return status;
 8004924:	7bfb      	ldrb	r3, [r7, #15]
}
 8004926:	4618      	mov	r0, r3
 8004928:	3714      	adds	r7, #20
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
 8004932:	bf00      	nop

08004934 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004934:	b480      	push	{r7}
 8004936:	b085      	sub	sp, #20
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a38      	ldr	r2, [pc, #224]	@ (8004a28 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d022      	beq.n	8004992 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a36      	ldr	r2, [pc, #216]	@ (8004a2c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d01d      	beq.n	8004992 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a35      	ldr	r2, [pc, #212]	@ (8004a30 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d018      	beq.n	8004992 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a33      	ldr	r2, [pc, #204]	@ (8004a34 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d013      	beq.n	8004992 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a32      	ldr	r2, [pc, #200]	@ (8004a38 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d00e      	beq.n	8004992 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a30      	ldr	r2, [pc, #192]	@ (8004a3c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d009      	beq.n	8004992 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4a2f      	ldr	r2, [pc, #188]	@ (8004a40 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d004      	beq.n	8004992 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a2d      	ldr	r2, [pc, #180]	@ (8004a44 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d101      	bne.n	8004996 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004992:	2301      	movs	r3, #1
 8004994:	e000      	b.n	8004998 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004996:	2300      	movs	r3, #0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d01a      	beq.n	80049d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	3b08      	subs	r3, #8
 80049a4:	4a28      	ldr	r2, [pc, #160]	@ (8004a48 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80049a6:	fba2 2303 	umull	r2, r3, r2, r3
 80049aa:	091b      	lsrs	r3, r3, #4
 80049ac:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80049ae:	68fa      	ldr	r2, [r7, #12]
 80049b0:	4b26      	ldr	r3, [pc, #152]	@ (8004a4c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80049b2:	4413      	add	r3, r2
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	461a      	mov	r2, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	4a24      	ldr	r2, [pc, #144]	@ (8004a50 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80049c0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	f003 031f 	and.w	r3, r3, #31
 80049c8:	2201      	movs	r2, #1
 80049ca:	409a      	lsls	r2, r3
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80049d0:	e024      	b.n	8004a1c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	3b10      	subs	r3, #16
 80049da:	4a1e      	ldr	r2, [pc, #120]	@ (8004a54 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80049dc:	fba2 2303 	umull	r2, r3, r2, r3
 80049e0:	091b      	lsrs	r3, r3, #4
 80049e2:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	4a1c      	ldr	r2, [pc, #112]	@ (8004a58 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d806      	bhi.n	80049fa <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	4a1b      	ldr	r2, [pc, #108]	@ (8004a5c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d902      	bls.n	80049fa <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	3308      	adds	r3, #8
 80049f8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	4b18      	ldr	r3, [pc, #96]	@ (8004a60 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80049fe:	4413      	add	r3, r2
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	461a      	mov	r2, r3
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a16      	ldr	r2, [pc, #88]	@ (8004a64 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004a0c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	f003 031f 	and.w	r3, r3, #31
 8004a14:	2201      	movs	r2, #1
 8004a16:	409a      	lsls	r2, r3
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004a1c:	bf00      	nop
 8004a1e:	3714      	adds	r7, #20
 8004a20:	46bd      	mov	sp, r7
 8004a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a26:	4770      	bx	lr
 8004a28:	58025408 	.word	0x58025408
 8004a2c:	5802541c 	.word	0x5802541c
 8004a30:	58025430 	.word	0x58025430
 8004a34:	58025444 	.word	0x58025444
 8004a38:	58025458 	.word	0x58025458
 8004a3c:	5802546c 	.word	0x5802546c
 8004a40:	58025480 	.word	0x58025480
 8004a44:	58025494 	.word	0x58025494
 8004a48:	cccccccd 	.word	0xcccccccd
 8004a4c:	16009600 	.word	0x16009600
 8004a50:	58025880 	.word	0x58025880
 8004a54:	aaaaaaab 	.word	0xaaaaaaab
 8004a58:	400204b8 	.word	0x400204b8
 8004a5c:	4002040f 	.word	0x4002040f
 8004a60:	10008200 	.word	0x10008200
 8004a64:	40020880 	.word	0x40020880

08004a68 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b085      	sub	sp, #20
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	b2db      	uxtb	r3, r3
 8004a76:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d04a      	beq.n	8004b14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2b08      	cmp	r3, #8
 8004a82:	d847      	bhi.n	8004b14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a25      	ldr	r2, [pc, #148]	@ (8004b20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d022      	beq.n	8004ad4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a24      	ldr	r2, [pc, #144]	@ (8004b24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d01d      	beq.n	8004ad4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a22      	ldr	r2, [pc, #136]	@ (8004b28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d018      	beq.n	8004ad4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a21      	ldr	r2, [pc, #132]	@ (8004b2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d013      	beq.n	8004ad4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a1f      	ldr	r2, [pc, #124]	@ (8004b30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d00e      	beq.n	8004ad4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a1e      	ldr	r2, [pc, #120]	@ (8004b34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d009      	beq.n	8004ad4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a1c      	ldr	r2, [pc, #112]	@ (8004b38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d004      	beq.n	8004ad4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a1b      	ldr	r2, [pc, #108]	@ (8004b3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d101      	bne.n	8004ad8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e000      	b.n	8004ada <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004ad8:	2300      	movs	r3, #0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d00a      	beq.n	8004af4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004ade:	68fa      	ldr	r2, [r7, #12]
 8004ae0:	4b17      	ldr	r3, [pc, #92]	@ (8004b40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004ae2:	4413      	add	r3, r2
 8004ae4:	009b      	lsls	r3, r3, #2
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	4a15      	ldr	r2, [pc, #84]	@ (8004b44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004af0:	671a      	str	r2, [r3, #112]	@ 0x70
 8004af2:	e009      	b.n	8004b08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004af4:	68fa      	ldr	r2, [r7, #12]
 8004af6:	4b14      	ldr	r3, [pc, #80]	@ (8004b48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004af8:	4413      	add	r3, r2
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	461a      	mov	r2, r3
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a11      	ldr	r2, [pc, #68]	@ (8004b4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004b06:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	3b01      	subs	r3, #1
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	409a      	lsls	r2, r3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004b14:	bf00      	nop
 8004b16:	3714      	adds	r7, #20
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr
 8004b20:	58025408 	.word	0x58025408
 8004b24:	5802541c 	.word	0x5802541c
 8004b28:	58025430 	.word	0x58025430
 8004b2c:	58025444 	.word	0x58025444
 8004b30:	58025458 	.word	0x58025458
 8004b34:	5802546c 	.word	0x5802546c
 8004b38:	58025480 	.word	0x58025480
 8004b3c:	58025494 	.word	0x58025494
 8004b40:	1600963f 	.word	0x1600963f
 8004b44:	58025940 	.word	0x58025940
 8004b48:	1000823f 	.word	0x1000823f
 8004b4c:	40020940 	.word	0x40020940

08004b50 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b098      	sub	sp, #96	@ 0x60
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8004b58:	4a84      	ldr	r2, [pc, #528]	@ (8004d6c <HAL_FDCAN_Init+0x21c>)
 8004b5a:	f107 030c 	add.w	r3, r7, #12
 8004b5e:	4611      	mov	r1, r2
 8004b60:	224c      	movs	r2, #76	@ 0x4c
 8004b62:	4618      	mov	r0, r3
 8004b64:	f004 ff52 	bl	8009a0c <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d101      	bne.n	8004b72 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e1c6      	b.n	8004f00 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a7e      	ldr	r2, [pc, #504]	@ (8004d70 <HAL_FDCAN_Init+0x220>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d106      	bne.n	8004b8a <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004b84:	461a      	mov	r2, r3
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004b90:	b2db      	uxtb	r3, r3
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d106      	bne.n	8004ba4 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f7fb fe44 	bl	800082c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	699a      	ldr	r2, [r3, #24]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f022 0210 	bic.w	r2, r2, #16
 8004bb2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004bb4:	f7fc fc34 	bl	8001420 <HAL_GetTick>
 8004bb8:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004bba:	e014      	b.n	8004be6 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004bbc:	f7fc fc30 	bl	8001420 <HAL_GetTick>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bc4:	1ad3      	subs	r3, r2, r3
 8004bc6:	2b0a      	cmp	r3, #10
 8004bc8:	d90d      	bls.n	8004be6 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004bd0:	f043 0201 	orr.w	r2, r3, #1
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2203      	movs	r2, #3
 8004bde:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e18c      	b.n	8004f00 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	699b      	ldr	r3, [r3, #24]
 8004bec:	f003 0308 	and.w	r3, r3, #8
 8004bf0:	2b08      	cmp	r3, #8
 8004bf2:	d0e3      	beq.n	8004bbc <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	699a      	ldr	r2, [r3, #24]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f042 0201 	orr.w	r2, r2, #1
 8004c02:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c04:	f7fc fc0c 	bl	8001420 <HAL_GetTick>
 8004c08:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004c0a:	e014      	b.n	8004c36 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004c0c:	f7fc fc08 	bl	8001420 <HAL_GetTick>
 8004c10:	4602      	mov	r2, r0
 8004c12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c14:	1ad3      	subs	r3, r2, r3
 8004c16:	2b0a      	cmp	r3, #10
 8004c18:	d90d      	bls.n	8004c36 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c20:	f043 0201 	orr.w	r2, r3, #1
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2203      	movs	r2, #3
 8004c2e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e164      	b.n	8004f00 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	699b      	ldr	r3, [r3, #24]
 8004c3c:	f003 0301 	and.w	r3, r3, #1
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d0e3      	beq.n	8004c0c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	699a      	ldr	r2, [r3, #24]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f042 0202 	orr.w	r2, r2, #2
 8004c52:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	7c1b      	ldrb	r3, [r3, #16]
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d108      	bne.n	8004c6e <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	699a      	ldr	r2, [r3, #24]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c6a:	619a      	str	r2, [r3, #24]
 8004c6c:	e007      	b.n	8004c7e <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	699a      	ldr	r2, [r3, #24]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c7c:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	7c5b      	ldrb	r3, [r3, #17]
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d108      	bne.n	8004c98 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	699a      	ldr	r2, [r3, #24]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c94:	619a      	str	r2, [r3, #24]
 8004c96:	e007      	b.n	8004ca8 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	699a      	ldr	r2, [r3, #24]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004ca6:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	7c9b      	ldrb	r3, [r3, #18]
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d108      	bne.n	8004cc2 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	699a      	ldr	r2, [r3, #24]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004cbe:	619a      	str	r2, [r3, #24]
 8004cc0:	e007      	b.n	8004cd2 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	699a      	ldr	r2, [r3, #24]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004cd0:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	699b      	ldr	r3, [r3, #24]
 8004cd8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	689a      	ldr	r2, [r3, #8]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	430a      	orrs	r2, r1
 8004ce6:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	699a      	ldr	r2, [r3, #24]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004cf6:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	691a      	ldr	r2, [r3, #16]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f022 0210 	bic.w	r2, r2, #16
 8004d06:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	d108      	bne.n	8004d22 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	699a      	ldr	r2, [r3, #24]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f042 0204 	orr.w	r2, r2, #4
 8004d1e:	619a      	str	r2, [r3, #24]
 8004d20:	e030      	b.n	8004d84 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	68db      	ldr	r3, [r3, #12]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d02c      	beq.n	8004d84 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	2b02      	cmp	r3, #2
 8004d30:	d020      	beq.n	8004d74 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	699a      	ldr	r2, [r3, #24]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004d40:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	691a      	ldr	r2, [r3, #16]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f042 0210 	orr.w	r2, r2, #16
 8004d50:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	68db      	ldr	r3, [r3, #12]
 8004d56:	2b03      	cmp	r3, #3
 8004d58:	d114      	bne.n	8004d84 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	699a      	ldr	r2, [r3, #24]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f042 0220 	orr.w	r2, r2, #32
 8004d68:	619a      	str	r2, [r3, #24]
 8004d6a:	e00b      	b.n	8004d84 <HAL_FDCAN_Init+0x234>
 8004d6c:	0800a2c4 	.word	0x0800a2c4
 8004d70:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	699a      	ldr	r2, [r3, #24]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f042 0220 	orr.w	r2, r2, #32
 8004d82:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	699b      	ldr	r3, [r3, #24]
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	69db      	ldr	r3, [r3, #28]
 8004d90:	3b01      	subs	r3, #1
 8004d92:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004d94:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6a1b      	ldr	r3, [r3, #32]
 8004d9a:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004d9c:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	695b      	ldr	r3, [r3, #20]
 8004da4:	3b01      	subs	r3, #1
 8004da6:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004dac:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004dae:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004db8:	d115      	bne.n	8004de6 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dbe:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc4:	3b01      	subs	r3, #1
 8004dc6:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004dc8:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004dd2:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dda:	3b01      	subs	r3, #1
 8004ddc:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004de2:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004de4:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d00a      	beq.n	8004e04 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	430a      	orrs	r2, r1
 8004e00:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e0c:	4413      	add	r3, r2
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d011      	beq.n	8004e36 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8004e1a:	f023 0107 	bic.w	r1, r3, #7
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e22:	009b      	lsls	r3, r3, #2
 8004e24:	3360      	adds	r3, #96	@ 0x60
 8004e26:	443b      	add	r3, r7
 8004e28:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	430a      	orrs	r2, r1
 8004e32:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d011      	beq.n	8004e62 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004e46:	f023 0107 	bic.w	r1, r3, #7
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e4e:	009b      	lsls	r3, r3, #2
 8004e50:	3360      	adds	r3, #96	@ 0x60
 8004e52:	443b      	add	r3, r7
 8004e54:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	430a      	orrs	r2, r1
 8004e5e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d012      	beq.n	8004e90 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004e72:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e7a:	009b      	lsls	r3, r3, #2
 8004e7c:	3360      	adds	r3, #96	@ 0x60
 8004e7e:	443b      	add	r3, r7
 8004e80:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004e84:	011a      	lsls	r2, r3, #4
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d012      	beq.n	8004ebe <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004ea0:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ea8:	009b      	lsls	r3, r3, #2
 8004eaa:	3360      	adds	r3, #96	@ 0x60
 8004eac:	443b      	add	r3, r7
 8004eae:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004eb2:	021a      	lsls	r2, r3, #8
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	430a      	orrs	r2, r1
 8004eba:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a11      	ldr	r2, [pc, #68]	@ (8004f08 <HAL_FDCAN_Init+0x3b8>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d107      	bne.n	8004ed8 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	689a      	ldr	r2, [r3, #8]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	f022 0203 	bic.w	r2, r2, #3
 8004ed6:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f000 fe19 	bl	8005b28 <FDCAN_CalcultateRamBlockAddresses>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8004efc:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3760      	adds	r7, #96	@ 0x60
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}
 8004f08:	4000a000 	.word	0x4000a000

08004f0c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b087      	sub	sp, #28
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004f1c:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004f1e:	7bfb      	ldrb	r3, [r7, #15]
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d002      	beq.n	8004f2a <HAL_FDCAN_ConfigFilter+0x1e>
 8004f24:	7bfb      	ldrb	r3, [r7, #15]
 8004f26:	2b02      	cmp	r3, #2
 8004f28:	d157      	bne.n	8004fda <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d12b      	bne.n	8004f8a <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	68db      	ldr	r3, [r3, #12]
 8004f36:	2b07      	cmp	r3, #7
 8004f38:	d10d      	bne.n	8004f56 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	691b      	ldr	r3, [r3, #16]
 8004f3e:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	69db      	ldr	r3, [r3, #28]
 8004f44:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8004f46:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004f4c:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8004f4e:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8004f52:	617b      	str	r3, [r7, #20]
 8004f54:	e00e      	b.n	8004f74 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	68db      	ldr	r3, [r3, #12]
 8004f60:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004f62:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	691b      	ldr	r3, [r3, #16]
 8004f68:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8004f6a:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004f70:	4313      	orrs	r3, r2
 8004f72:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	4413      	add	r3, r2
 8004f80:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	697a      	ldr	r2, [r7, #20]
 8004f86:	601a      	str	r2, [r3, #0]
 8004f88:	e025      	b.n	8004fd6 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	68db      	ldr	r3, [r3, #12]
 8004f8e:	075a      	lsls	r2, r3, #29
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	691b      	ldr	r3, [r3, #16]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	2b07      	cmp	r3, #7
 8004f9e:	d103      	bne.n	8004fa8 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	699b      	ldr	r3, [r3, #24]
 8004fa4:	613b      	str	r3, [r7, #16]
 8004fa6:	e006      	b.n	8004fb6 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	079a      	lsls	r2, r3, #30
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	695b      	ldr	r3, [r3, #20]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	00db      	lsls	r3, r3, #3
 8004fc0:	4413      	add	r3, r2
 8004fc2:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	697a      	ldr	r2, [r7, #20]
 8004fc8:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	3304      	adds	r3, #4
 8004fce:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	693a      	ldr	r2, [r7, #16]
 8004fd4:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	e008      	b.n	8004fec <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004fe0:	f043 0202 	orr.w	r2, r3, #2
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
  }
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	371c      	adds	r7, #28
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b085      	sub	sp, #20
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	607a      	str	r2, [r7, #4]
 8005004:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800500c:	b2db      	uxtb	r3, r3
 800500e:	2b01      	cmp	r3, #1
 8005010:	d110      	bne.n	8005034 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800501a:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8005020:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8005028:	69ba      	ldr	r2, [r7, #24]
 800502a:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800502c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8005030:	2300      	movs	r3, #0
 8005032:	e008      	b.n	8005046 <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800503a:	f043 0204 	orr.w	r2, r3, #4
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005044:	2301      	movs	r3, #1
  }
}
 8005046:	4618      	mov	r0, r3
 8005048:	3714      	adds	r7, #20
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr

08005052 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8005052:	b480      	push	{r7}
 8005054:	b083      	sub	sp, #12
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005060:	b2db      	uxtb	r3, r3
 8005062:	2b01      	cmp	r3, #1
 8005064:	d111      	bne.n	800508a <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2202      	movs	r2, #2
 800506a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	699a      	ldr	r2, [r3, #24]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f022 0201 	bic.w	r2, r2, #1
 800507c:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2200      	movs	r2, #0
 8005082:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8005086:	2300      	movs	r3, #0
 8005088:	e008      	b.n	800509c <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005090:	f043 0204 	orr.w	r2, r3, #4
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800509a:	2301      	movs	r3, #1
  }
}
 800509c:	4618      	mov	r0, r3
 800509e:	370c      	adds	r7, #12
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr

080050a8 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b086      	sub	sp, #24
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	60f8      	str	r0, [r7, #12]
 80050b0:	60b9      	str	r1, [r7, #8]
 80050b2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80050ba:	b2db      	uxtb	r3, r3
 80050bc:	2b02      	cmp	r3, #2
 80050be:	d141      	bne.n	8005144 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80050c8:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d109      	bne.n	80050e4 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80050d6:	f043 0220 	orr.w	r2, r3, #32
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80050e0:	2301      	movs	r3, #1
 80050e2:	e038      	b.n	8005156 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80050ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d009      	beq.n	8005108 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80050fa:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e026      	b.n	8005156 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005110:	0c1b      	lsrs	r3, r3, #16
 8005112:	f003 031f 	and.w	r3, r3, #31
 8005116:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	68b9      	ldr	r1, [r7, #8]
 800511e:	68f8      	ldr	r0, [r7, #12]
 8005120:	f000 fe88 	bl	8005e34 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2101      	movs	r1, #1
 800512a:	697a      	ldr	r2, [r7, #20]
 800512c:	fa01 f202 	lsl.w	r2, r1, r2
 8005130:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8005134:	2201      	movs	r2, #1
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	409a      	lsls	r2, r3
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8005140:	2300      	movs	r3, #0
 8005142:	e008      	b.n	8005156 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800514a:	f043 0208 	orr.w	r2, r3, #8
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
  }
}
 8005156:	4618      	mov	r0, r3
 8005158:	3718      	adds	r7, #24
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
	...

08005160 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8005160:	b480      	push	{r7}
 8005162:	b08b      	sub	sp, #44	@ 0x2c
 8005164:	af00      	add	r7, sp, #0
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	607a      	str	r2, [r7, #4]
 800516c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800516e:	2300      	movs	r3, #0
 8005170:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005178:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 800517a:	7efb      	ldrb	r3, [r7, #27]
 800517c:	2b02      	cmp	r3, #2
 800517e:	f040 8149 	bne.w	8005414 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	2b40      	cmp	r3, #64	@ 0x40
 8005186:	d14c      	bne.n	8005222 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005190:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005194:	2b00      	cmp	r3, #0
 8005196:	d109      	bne.n	80051ac <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800519e:	f043 0220 	orr.w	r2, r3, #32
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	e13c      	b.n	8005426 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80051b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d109      	bne.n	80051d0 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80051c2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	e12a      	b.n	8005426 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80051d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051e0:	d10a      	bne.n	80051f8 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80051ea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80051ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80051f2:	d101      	bne.n	80051f8 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80051f4:	2301      	movs	r3, #1
 80051f6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005200:	0a1b      	lsrs	r3, r3, #8
 8005202:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005206:	69fa      	ldr	r2, [r7, #28]
 8005208:	4413      	add	r3, r2
 800520a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005214:	69f9      	ldr	r1, [r7, #28]
 8005216:	fb01 f303 	mul.w	r3, r1, r3
 800521a:	009b      	lsls	r3, r3, #2
 800521c:	4413      	add	r3, r2
 800521e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005220:	e068      	b.n	80052f4 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	2b41      	cmp	r3, #65	@ 0x41
 8005226:	d14c      	bne.n	80052c2 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005230:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005234:	2b00      	cmp	r3, #0
 8005236:	d109      	bne.n	800524c <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800523e:	f043 0220 	orr.w	r2, r3, #32
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e0ec      	b.n	8005426 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005254:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005258:	2b00      	cmp	r3, #0
 800525a:	d109      	bne.n	8005270 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005262:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	e0da      	b.n	8005426 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005278:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800527c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005280:	d10a      	bne.n	8005298 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800528a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800528e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005292:	d101      	bne.n	8005298 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8005294:	2301      	movs	r3, #1
 8005296:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80052a0:	0a1b      	lsrs	r3, r3, #8
 80052a2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80052a6:	69fa      	ldr	r2, [r7, #28]
 80052a8:	4413      	add	r3, r2
 80052aa:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052b4:	69f9      	ldr	r1, [r7, #28]
 80052b6:	fb01 f303 	mul.w	r3, r1, r3
 80052ba:	009b      	lsls	r3, r3, #2
 80052bc:	4413      	add	r3, r2
 80052be:	627b      	str	r3, [r7, #36]	@ 0x24
 80052c0:	e018      	b.n	80052f4 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052c6:	68ba      	ldr	r2, [r7, #8]
 80052c8:	429a      	cmp	r2, r3
 80052ca:	d309      	bcc.n	80052e0 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80052d2:	f043 0220 	orr.w	r2, r3, #32
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e0a2      	b.n	8005426 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052e8:	68b9      	ldr	r1, [r7, #8]
 80052ea:	fb01 f303 	mul.w	r3, r1, r3
 80052ee:	009b      	lsls	r3, r3, #2
 80052f0:	4413      	add	r3, r2
 80052f2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80052f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d107      	bne.n	8005318 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8005308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	0c9b      	lsrs	r3, r3, #18
 800530e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	601a      	str	r2, [r3, #0]
 8005316:	e005      	b.n	8005324 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8005318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8005324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8005330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800533c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800533e:	3304      	adds	r3, #4
 8005340:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8005342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	b29a      	uxth	r2, r3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800534c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	0c1b      	lsrs	r3, r3, #16
 8005352:	f003 020f 	and.w	r2, r3, #15
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800535a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8005366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8005372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	0e1b      	lsrs	r3, r3, #24
 8005378:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8005380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	0fda      	lsrs	r2, r3, #31
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800538a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800538c:	3304      	adds	r3, #4
 800538e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8005390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005392:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005394:	2300      	movs	r3, #0
 8005396:	623b      	str	r3, [r7, #32]
 8005398:	e00a      	b.n	80053b0 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800539a:	697a      	ldr	r2, [r7, #20]
 800539c:	6a3b      	ldr	r3, [r7, #32]
 800539e:	441a      	add	r2, r3
 80053a0:	6839      	ldr	r1, [r7, #0]
 80053a2:	6a3b      	ldr	r3, [r7, #32]
 80053a4:	440b      	add	r3, r1
 80053a6:	7812      	ldrb	r2, [r2, #0]
 80053a8:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80053aa:	6a3b      	ldr	r3, [r7, #32]
 80053ac:	3301      	adds	r3, #1
 80053ae:	623b      	str	r3, [r7, #32]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	68db      	ldr	r3, [r3, #12]
 80053b4:	4a1f      	ldr	r2, [pc, #124]	@ (8005434 <HAL_FDCAN_GetRxMessage+0x2d4>)
 80053b6:	5cd3      	ldrb	r3, [r2, r3]
 80053b8:	461a      	mov	r2, r3
 80053ba:	6a3b      	ldr	r3, [r7, #32]
 80053bc:	4293      	cmp	r3, r2
 80053be:	d3ec      	bcc.n	800539a <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	2b40      	cmp	r3, #64	@ 0x40
 80053c4:	d105      	bne.n	80053d2 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	69fa      	ldr	r2, [r7, #28]
 80053cc:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 80053d0:	e01e      	b.n	8005410 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	2b41      	cmp	r3, #65	@ 0x41
 80053d6:	d105      	bne.n	80053e4 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	69fa      	ldr	r2, [r7, #28]
 80053de:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80053e2:	e015      	b.n	8005410 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	2b1f      	cmp	r3, #31
 80053e8:	d808      	bhi.n	80053fc <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	2101      	movs	r1, #1
 80053f0:	68ba      	ldr	r2, [r7, #8]
 80053f2:	fa01 f202 	lsl.w	r2, r1, r2
 80053f6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80053fa:	e009      	b.n	8005410 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	f003 021f 	and.w	r2, r3, #31
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	2101      	movs	r1, #1
 8005408:	fa01 f202 	lsl.w	r2, r1, r2
 800540c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8005410:	2300      	movs	r3, #0
 8005412:	e008      	b.n	8005426 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800541a:	f043 0208 	orr.w	r2, r3, #8
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005424:	2301      	movs	r3, #1
  }
}
 8005426:	4618      	mov	r0, r3
 8005428:	372c      	adds	r7, #44	@ 0x2c
 800542a:	46bd      	mov	sp, r7
 800542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005430:	4770      	bx	lr
 8005432:	bf00      	nop
 8005434:	0800a328 	.word	0x0800a328

08005438 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8005438:	b480      	push	{r7}
 800543a:	b087      	sub	sp, #28
 800543c:	af00      	add	r7, sp, #0
 800543e:	60f8      	str	r0, [r7, #12]
 8005440:	60b9      	str	r1, [r7, #8]
 8005442:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800544a:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800544c:	7dfb      	ldrb	r3, [r7, #23]
 800544e:	2b01      	cmp	r3, #1
 8005450:	d002      	beq.n	8005458 <HAL_FDCAN_ActivateNotification+0x20>
 8005452:	7dfb      	ldrb	r3, [r7, #23]
 8005454:	2b02      	cmp	r3, #2
 8005456:	d155      	bne.n	8005504 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	4013      	ands	r3, r2
 8005462:	2b00      	cmp	r3, #0
 8005464:	d108      	bne.n	8005478 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f042 0201 	orr.w	r2, r2, #1
 8005474:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005476:	e014      	b.n	80054a2 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	4013      	ands	r3, r2
 8005482:	68ba      	ldr	r2, [r7, #8]
 8005484:	429a      	cmp	r2, r3
 8005486:	d108      	bne.n	800549a <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f042 0202 	orr.w	r2, r2, #2
 8005496:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005498:	e003      	b.n	80054a2 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	2203      	movs	r2, #3
 80054a0:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d009      	beq.n	80054c0 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	687a      	ldr	r2, [r7, #4]
 80054ba:	430a      	orrs	r2, r1
 80054bc:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d009      	beq.n	80054de <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	687a      	ldr	r2, [r7, #4]
 80054d8:	430a      	orrs	r2, r1
 80054da:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80054e4:	68ba      	ldr	r2, [r7, #8]
 80054e6:	4b0f      	ldr	r3, [pc, #60]	@ (8005524 <HAL_FDCAN_ActivateNotification+0xec>)
 80054e8:	4013      	ands	r3, r2
 80054ea:	68fa      	ldr	r2, [r7, #12]
 80054ec:	6812      	ldr	r2, [r2, #0]
 80054ee:	430b      	orrs	r3, r1
 80054f0:	6553      	str	r3, [r2, #84]	@ 0x54
 80054f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005528 <HAL_FDCAN_ActivateNotification+0xf0>)
 80054f4:	695a      	ldr	r2, [r3, #20]
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	0f9b      	lsrs	r3, r3, #30
 80054fa:	490b      	ldr	r1, [pc, #44]	@ (8005528 <HAL_FDCAN_ActivateNotification+0xf0>)
 80054fc:	4313      	orrs	r3, r2
 80054fe:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8005500:	2300      	movs	r3, #0
 8005502:	e008      	b.n	8005516 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800550a:	f043 0202 	orr.w	r2, r3, #2
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005514:	2301      	movs	r3, #1
  }
}
 8005516:	4618      	mov	r0, r3
 8005518:	371c      	adds	r7, #28
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr
 8005522:	bf00      	nop
 8005524:	3fcfffff 	.word	0x3fcfffff
 8005528:	4000a800 	.word	0x4000a800

0800552c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b096      	sub	sp, #88	@ 0x58
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8005534:	4b9a      	ldr	r3, [pc, #616]	@ (80057a0 <HAL_FDCAN_IRQHandler+0x274>)
 8005536:	691b      	ldr	r3, [r3, #16]
 8005538:	079b      	lsls	r3, r3, #30
 800553a:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 800553c:	4b98      	ldr	r3, [pc, #608]	@ (80057a0 <HAL_FDCAN_IRQHandler+0x274>)
 800553e:	695b      	ldr	r3, [r3, #20]
 8005540:	079b      	lsls	r3, r3, #30
 8005542:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005544:	4013      	ands	r3, r2
 8005546:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800554e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8005552:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800555a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800555c:	4013      	ands	r3, r2
 800555e:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005566:	f003 030f 	and.w	r3, r3, #15
 800556a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005572:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005574:	4013      	ands	r3, r2
 8005576:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800557e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005582:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800558a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800558c:	4013      	ands	r3, r2
 800558e:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005596:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 800559a:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80055a4:	4013      	ands	r3, r2
 80055a6:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055ae:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 80055b2:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80055bc:	4013      	ands	r3, r2
 80055be:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055ce:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80055d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055d2:	0a1b      	lsrs	r3, r3, #8
 80055d4:	f003 0301 	and.w	r3, r3, #1
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d010      	beq.n	80055fe <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80055dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055de:	0a1b      	lsrs	r3, r3, #8
 80055e0:	f003 0301 	and.w	r3, r3, #1
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d00a      	beq.n	80055fe <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80055f0:	651a      	str	r2, [r3, #80]	@ 0x50
 80055f2:	4b6b      	ldr	r3, [pc, #428]	@ (80057a0 <HAL_FDCAN_IRQHandler+0x274>)
 80055f4:	2200      	movs	r2, #0
 80055f6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f000 fa49 	bl	8005a90 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80055fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005600:	0a9b      	lsrs	r3, r3, #10
 8005602:	f003 0301 	and.w	r3, r3, #1
 8005606:	2b00      	cmp	r3, #0
 8005608:	d01d      	beq.n	8005646 <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800560a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800560c:	0a9b      	lsrs	r3, r3, #10
 800560e:	f003 0301 	and.w	r3, r3, #1
 8005612:	2b00      	cmp	r3, #0
 8005614:	d017      	beq.n	8005646 <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800561e:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005628:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800562a:	4013      	ands	r3, r2
 800562c:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005636:	651a      	str	r2, [r3, #80]	@ 0x50
 8005638:	4b59      	ldr	r3, [pc, #356]	@ (80057a0 <HAL_FDCAN_IRQHandler+0x274>)
 800563a:	2200      	movs	r2, #0
 800563c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800563e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005640:	6878      	ldr	r0, [r7, #4]
 8005642:	f000 f9fc 	bl	8005a3e <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8005646:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005648:	2b00      	cmp	r3, #0
 800564a:	d00d      	beq.n	8005668 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681a      	ldr	r2, [r3, #0]
 8005650:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005652:	4b54      	ldr	r3, [pc, #336]	@ (80057a4 <HAL_FDCAN_IRQHandler+0x278>)
 8005654:	400b      	ands	r3, r1
 8005656:	6513      	str	r3, [r2, #80]	@ 0x50
 8005658:	4a51      	ldr	r2, [pc, #324]	@ (80057a0 <HAL_FDCAN_IRQHandler+0x274>)
 800565a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800565c:	0f9b      	lsrs	r3, r3, #30
 800565e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8005660:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f000 f9c0 	bl	80059e8 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8005668:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00d      	beq.n	800568a <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681a      	ldr	r2, [r3, #0]
 8005672:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005674:	4b4b      	ldr	r3, [pc, #300]	@ (80057a4 <HAL_FDCAN_IRQHandler+0x278>)
 8005676:	400b      	ands	r3, r1
 8005678:	6513      	str	r3, [r2, #80]	@ 0x50
 800567a:	4a49      	ldr	r2, [pc, #292]	@ (80057a0 <HAL_FDCAN_IRQHandler+0x274>)
 800567c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800567e:	0f9b      	lsrs	r3, r3, #30
 8005680:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8005682:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005684:	6878      	ldr	r0, [r7, #4]
 8005686:	f000 f9ba 	bl	80059fe <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800568a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800568c:	2b00      	cmp	r3, #0
 800568e:	d00d      	beq.n	80056ac <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005696:	4b43      	ldr	r3, [pc, #268]	@ (80057a4 <HAL_FDCAN_IRQHandler+0x278>)
 8005698:	400b      	ands	r3, r1
 800569a:	6513      	str	r3, [r2, #80]	@ 0x50
 800569c:	4a40      	ldr	r2, [pc, #256]	@ (80057a0 <HAL_FDCAN_IRQHandler+0x274>)
 800569e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056a0:	0f9b      	lsrs	r3, r3, #30
 80056a2:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80056a4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f7fb fa82 	bl	8000bb0 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80056ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d00d      	beq.n	80056ce <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80056b8:	4b3a      	ldr	r3, [pc, #232]	@ (80057a4 <HAL_FDCAN_IRQHandler+0x278>)
 80056ba:	400b      	ands	r3, r1
 80056bc:	6513      	str	r3, [r2, #80]	@ 0x50
 80056be:	4a38      	ldr	r2, [pc, #224]	@ (80057a0 <HAL_FDCAN_IRQHandler+0x274>)
 80056c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80056c2:	0f9b      	lsrs	r3, r3, #30
 80056c4:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80056c6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	f7fb fadd 	bl	8000c88 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80056ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056d0:	0adb      	lsrs	r3, r3, #11
 80056d2:	f003 0301 	and.w	r3, r3, #1
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d010      	beq.n	80056fc <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80056da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056dc:	0adb      	lsrs	r3, r3, #11
 80056de:	f003 0301 	and.w	r3, r3, #1
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d00a      	beq.n	80056fc <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80056ee:	651a      	str	r2, [r3, #80]	@ 0x50
 80056f0:	4b2b      	ldr	r3, [pc, #172]	@ (80057a0 <HAL_FDCAN_IRQHandler+0x274>)
 80056f2:	2200      	movs	r2, #0
 80056f4:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f000 f98c 	bl	8005a14 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 80056fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056fe:	0a5b      	lsrs	r3, r3, #9
 8005700:	f003 0301 	and.w	r3, r3, #1
 8005704:	2b00      	cmp	r3, #0
 8005706:	d01d      	beq.n	8005744 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8005708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800570a:	0a5b      	lsrs	r3, r3, #9
 800570c:	f003 0301 	and.w	r3, r3, #1
 8005710:	2b00      	cmp	r3, #0
 8005712:	d017      	beq.n	8005744 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800571c:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005726:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005728:	4013      	ands	r3, r2
 800572a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005734:	651a      	str	r2, [r3, #80]	@ 0x50
 8005736:	4b1a      	ldr	r3, [pc, #104]	@ (80057a0 <HAL_FDCAN_IRQHandler+0x274>)
 8005738:	2200      	movs	r2, #0
 800573a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800573c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 f972 	bl	8005a28 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8005744:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005746:	0cdb      	lsrs	r3, r3, #19
 8005748:	f003 0301 	and.w	r3, r3, #1
 800574c:	2b00      	cmp	r3, #0
 800574e:	d010      	beq.n	8005772 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8005750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005752:	0cdb      	lsrs	r3, r3, #19
 8005754:	f003 0301 	and.w	r3, r3, #1
 8005758:	2b00      	cmp	r3, #0
 800575a:	d00a      	beq.n	8005772 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8005764:	651a      	str	r2, [r3, #80]	@ 0x50
 8005766:	4b0e      	ldr	r3, [pc, #56]	@ (80057a0 <HAL_FDCAN_IRQHandler+0x274>)
 8005768:	2200      	movs	r2, #0
 800576a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f000 f971 	bl	8005a54 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8005772:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005774:	0c1b      	lsrs	r3, r3, #16
 8005776:	f003 0301 	and.w	r3, r3, #1
 800577a:	2b00      	cmp	r3, #0
 800577c:	d016      	beq.n	80057ac <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800577e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005780:	0c1b      	lsrs	r3, r3, #16
 8005782:	f003 0301 	and.w	r3, r3, #1
 8005786:	2b00      	cmp	r3, #0
 8005788:	d010      	beq.n	80057ac <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005792:	651a      	str	r2, [r3, #80]	@ 0x50
 8005794:	4b02      	ldr	r3, [pc, #8]	@ (80057a0 <HAL_FDCAN_IRQHandler+0x274>)
 8005796:	2200      	movs	r2, #0
 8005798:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	e004      	b.n	80057a8 <HAL_FDCAN_IRQHandler+0x27c>
 800579e:	bf00      	nop
 80057a0:	4000a800 	.word	0x4000a800
 80057a4:	3fcfffff 	.word	0x3fcfffff
 80057a8:	f000 f95e 	bl	8005a68 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80057ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057ae:	0c9b      	lsrs	r3, r3, #18
 80057b0:	f003 0301 	and.w	r3, r3, #1
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d010      	beq.n	80057da <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80057b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057ba:	0c9b      	lsrs	r3, r3, #18
 80057bc:	f003 0301 	and.w	r3, r3, #1
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d00a      	beq.n	80057da <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80057cc:	651a      	str	r2, [r3, #80]	@ 0x50
 80057ce:	4b83      	ldr	r3, [pc, #524]	@ (80059dc <HAL_FDCAN_IRQHandler+0x4b0>)
 80057d0:	2200      	movs	r2, #0
 80057d2:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f000 f951 	bl	8005a7c <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80057da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057dc:	0c5b      	lsrs	r3, r3, #17
 80057de:	f003 0301 	and.w	r3, r3, #1
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d015      	beq.n	8005812 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80057e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057e8:	0c5b      	lsrs	r3, r3, #17
 80057ea:	f003 0301 	and.w	r3, r3, #1
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00f      	beq.n	8005812 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80057fa:	651a      	str	r2, [r3, #80]	@ 0x50
 80057fc:	4b77      	ldr	r3, [pc, #476]	@ (80059dc <HAL_FDCAN_IRQHandler+0x4b0>)
 80057fe:	2200      	movs	r2, #0
 8005800:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005808:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8005812:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005814:	2b00      	cmp	r3, #0
 8005816:	d00d      	beq.n	8005834 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800581e:	4b70      	ldr	r3, [pc, #448]	@ (80059e0 <HAL_FDCAN_IRQHandler+0x4b4>)
 8005820:	400b      	ands	r3, r1
 8005822:	6513      	str	r3, [r2, #80]	@ 0x50
 8005824:	4a6d      	ldr	r2, [pc, #436]	@ (80059dc <HAL_FDCAN_IRQHandler+0x4b0>)
 8005826:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005828:	0f9b      	lsrs	r3, r3, #30
 800582a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800582c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f000 f942 	bl	8005ab8 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005834:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005836:	2b00      	cmp	r3, #0
 8005838:	d011      	beq.n	800585e <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681a      	ldr	r2, [r3, #0]
 800583e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005840:	4b67      	ldr	r3, [pc, #412]	@ (80059e0 <HAL_FDCAN_IRQHandler+0x4b4>)
 8005842:	400b      	ands	r3, r1
 8005844:	6513      	str	r3, [r2, #80]	@ 0x50
 8005846:	4a65      	ldr	r2, [pc, #404]	@ (80059dc <HAL_FDCAN_IRQHandler+0x4b0>)
 8005848:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800584a:	0f9b      	lsrs	r3, r3, #30
 800584c:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005854:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005856:	431a      	orrs	r2, r3
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a60      	ldr	r2, [pc, #384]	@ (80059e4 <HAL_FDCAN_IRQHandler+0x4b8>)
 8005864:	4293      	cmp	r3, r2
 8005866:	f040 80ac 	bne.w	80059c2 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	f003 0303 	and.w	r3, r3, #3
 8005874:	2b00      	cmp	r3, #0
 8005876:	f000 80a4 	beq.w	80059c2 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	6a1b      	ldr	r3, [r3, #32]
 8005880:	f003 030f 	and.w	r3, r3, #15
 8005884:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800588c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800588e:	4013      	ands	r3, r2
 8005890:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	6a1b      	ldr	r3, [r3, #32]
 8005898:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800589c:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80058a6:	4013      	ands	r3, r2
 80058a8:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	6a1b      	ldr	r3, [r3, #32]
 80058b0:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80058b4:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058be:	4013      	ands	r3, r2
 80058c0:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	6a1b      	ldr	r3, [r3, #32]
 80058c8:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 80058cc:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058d4:	6a3a      	ldr	r2, [r7, #32]
 80058d6:	4013      	ands	r3, r2
 80058d8:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	6a1b      	ldr	r3, [r3, #32]
 80058e0:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 80058e4:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ec:	69fa      	ldr	r2, [r7, #28]
 80058ee:	4013      	ands	r3, r2
 80058f0:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058f8:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	6a1b      	ldr	r3, [r3, #32]
 8005900:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8005902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005904:	2b00      	cmp	r3, #0
 8005906:	d007      	beq.n	8005918 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800590e:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8005910:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f000 f8db 	bl	8005ace <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8005918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800591a:	2b00      	cmp	r3, #0
 800591c:	d007      	beq.n	800592e <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005924:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8005926:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f000 f8db 	bl	8005ae4 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 800592e:	69bb      	ldr	r3, [r7, #24]
 8005930:	099b      	lsrs	r3, r3, #6
 8005932:	f003 0301 	and.w	r3, r3, #1
 8005936:	2b00      	cmp	r3, #0
 8005938:	d01a      	beq.n	8005970 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	099b      	lsrs	r3, r3, #6
 800593e:	f003 0301 	and.w	r3, r3, #1
 8005942:	2b00      	cmp	r3, #0
 8005944:	d014      	beq.n	8005970 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800594c:	0c1b      	lsrs	r3, r3, #16
 800594e:	b29b      	uxth	r3, r3
 8005950:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005958:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800595c:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	2240      	movs	r2, #64	@ 0x40
 8005964:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8005966:	68fa      	ldr	r2, [r7, #12]
 8005968:	6939      	ldr	r1, [r7, #16]
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f000 f8c5 	bl	8005afa <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8005970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005972:	2b00      	cmp	r3, #0
 8005974:	d007      	beq.n	8005986 <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800597c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 800597e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005980:	6878      	ldr	r0, [r7, #4]
 8005982:	f000 f8c6 	bl	8005b12 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8005986:	6a3b      	ldr	r3, [r7, #32]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d00b      	beq.n	80059a4 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	6a3a      	ldr	r2, [r7, #32]
 8005992:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800599a:	6a3b      	ldr	r3, [r7, #32]
 800599c:	431a      	orrs	r2, r3
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 80059a4:	69fb      	ldr	r3, [r7, #28]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00b      	beq.n	80059c2 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	69fa      	ldr	r2, [r7, #28]
 80059b0:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80059b8:	69fb      	ldr	r3, [r7, #28]
 80059ba:	431a      	orrs	r2, r3
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d002      	beq.n	80059d2 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80059cc:	6878      	ldr	r0, [r7, #4]
 80059ce:	f000 f869 	bl	8005aa4 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80059d2:	bf00      	nop
 80059d4:	3758      	adds	r7, #88	@ 0x58
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}
 80059da:	bf00      	nop
 80059dc:	4000a800 	.word	0x4000a800
 80059e0:	3fcfffff 	.word	0x3fcfffff
 80059e4:	4000a000 	.word	0x4000a000

080059e8 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b083      	sub	sp, #12
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
 80059f0:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 80059f2:	bf00      	nop
 80059f4:	370c      	adds	r7, #12
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr

080059fe <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80059fe:	b480      	push	{r7}
 8005a00:	b083      	sub	sp, #12
 8005a02:	af00      	add	r7, sp, #0
 8005a04:	6078      	str	r0, [r7, #4]
 8005a06:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8005a08:	bf00      	nop
 8005a0a:	370c      	adds	r7, #12
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a12:	4770      	bx	lr

08005a14 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b083      	sub	sp, #12
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005a1c:	bf00      	nop
 8005a1e:	370c      	adds	r7, #12
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr

08005a28 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b083      	sub	sp, #12
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
 8005a30:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005a32:	bf00      	nop
 8005a34:	370c      	adds	r7, #12
 8005a36:	46bd      	mov	sp, r7
 8005a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3c:	4770      	bx	lr

08005a3e <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005a3e:	b480      	push	{r7}
 8005a40:	b083      	sub	sp, #12
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	6078      	str	r0, [r7, #4]
 8005a46:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005a48:	bf00      	nop
 8005a4a:	370c      	adds	r7, #12
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr

08005a54 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8005a5c:	bf00      	nop
 8005a5e:	370c      	adds	r7, #12
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr

08005a68 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b083      	sub	sp, #12
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005a70:	bf00      	nop
 8005a72:	370c      	adds	r7, #12
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr

08005a7c <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b083      	sub	sp, #12
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005a84:	bf00      	nop
 8005a86:	370c      	adds	r7, #12
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr

08005a90 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b083      	sub	sp, #12
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005a98:	bf00      	nop
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b083      	sub	sp, #12
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005aac:	bf00      	nop
 8005aae:	370c      	adds	r7, #12
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr

08005ab8 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
 8005ac0:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005ac2:	bf00      	nop
 8005ac4:	370c      	adds	r7, #12
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr

08005ace <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8005ace:	b480      	push	{r7}
 8005ad0:	b083      	sub	sp, #12
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	6078      	str	r0, [r7, #4]
 8005ad6:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8005ad8:	bf00      	nop
 8005ada:	370c      	adds	r7, #12
 8005adc:	46bd      	mov	sp, r7
 8005ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae2:	4770      	bx	lr

08005ae4 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b083      	sub	sp, #12
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
 8005aec:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8005aee:	bf00      	nop
 8005af0:	370c      	adds	r7, #12
 8005af2:	46bd      	mov	sp, r7
 8005af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af8:	4770      	bx	lr

08005afa <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8005afa:	b480      	push	{r7}
 8005afc:	b085      	sub	sp, #20
 8005afe:	af00      	add	r7, sp, #0
 8005b00:	60f8      	str	r0, [r7, #12]
 8005b02:	60b9      	str	r1, [r7, #8]
 8005b04:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8005b06:	bf00      	nop
 8005b08:	3714      	adds	r7, #20
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b10:	4770      	bx	lr

08005b12 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8005b12:	b480      	push	{r7}
 8005b14:	b083      	sub	sp, #12
 8005b16:	af00      	add	r7, sp, #0
 8005b18:	6078      	str	r0, [r7, #4]
 8005b1a:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8005b1c:	bf00      	nop
 8005b1e:	370c      	adds	r7, #12
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr

08005b28 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b085      	sub	sp, #20
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b34:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005b3e:	4ba7      	ldr	r3, [pc, #668]	@ (8005ddc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005b40:	4013      	ands	r3, r2
 8005b42:	68ba      	ldr	r2, [r7, #8]
 8005b44:	0091      	lsls	r1, r2, #2
 8005b46:	687a      	ldr	r2, [r7, #4]
 8005b48:	6812      	ldr	r2, [r2, #0]
 8005b4a:	430b      	orrs	r3, r1
 8005b4c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b58:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b60:	041a      	lsls	r2, r3, #16
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	430a      	orrs	r2, r1
 8005b68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b70:	68ba      	ldr	r2, [r7, #8]
 8005b72:	4413      	add	r3, r2
 8005b74:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005b7e:	4b97      	ldr	r3, [pc, #604]	@ (8005ddc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005b80:	4013      	ands	r3, r2
 8005b82:	68ba      	ldr	r2, [r7, #8]
 8005b84:	0091      	lsls	r1, r2, #2
 8005b86:	687a      	ldr	r2, [r7, #4]
 8005b88:	6812      	ldr	r2, [r2, #0]
 8005b8a:	430b      	orrs	r3, r1
 8005b8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b98:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ba0:	041a      	lsls	r2, r3, #16
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	430a      	orrs	r2, r1
 8005ba8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bb0:	005b      	lsls	r3, r3, #1
 8005bb2:	68ba      	ldr	r2, [r7, #8]
 8005bb4:	4413      	add	r3, r2
 8005bb6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005bc0:	4b86      	ldr	r3, [pc, #536]	@ (8005ddc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005bc2:	4013      	ands	r3, r2
 8005bc4:	68ba      	ldr	r2, [r7, #8]
 8005bc6:	0091      	lsls	r1, r2, #2
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	6812      	ldr	r2, [r2, #0]
 8005bcc:	430b      	orrs	r3, r1
 8005bce:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005bda:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005be2:	041a      	lsls	r2, r3, #16
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	430a      	orrs	r2, r1
 8005bea:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bf2:	687a      	ldr	r2, [r7, #4]
 8005bf4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005bf6:	fb02 f303 	mul.w	r3, r2, r3
 8005bfa:	68ba      	ldr	r2, [r7, #8]
 8005bfc:	4413      	add	r3, r2
 8005bfe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005c08:	4b74      	ldr	r3, [pc, #464]	@ (8005ddc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005c0a:	4013      	ands	r3, r2
 8005c0c:	68ba      	ldr	r2, [r7, #8]
 8005c0e:	0091      	lsls	r1, r2, #2
 8005c10:	687a      	ldr	r2, [r7, #4]
 8005c12:	6812      	ldr	r2, [r2, #0]
 8005c14:	430b      	orrs	r3, r1
 8005c16:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005c22:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c2a:	041a      	lsls	r2, r3, #16
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	430a      	orrs	r2, r1
 8005c32:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c3a:	687a      	ldr	r2, [r7, #4]
 8005c3c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005c3e:	fb02 f303 	mul.w	r3, r2, r3
 8005c42:	68ba      	ldr	r2, [r7, #8]
 8005c44:	4413      	add	r3, r2
 8005c46:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8005c50:	4b62      	ldr	r3, [pc, #392]	@ (8005ddc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005c52:	4013      	ands	r3, r2
 8005c54:	68ba      	ldr	r2, [r7, #8]
 8005c56:	0091      	lsls	r1, r2, #2
 8005c58:	687a      	ldr	r2, [r7, #4]
 8005c5a:	6812      	ldr	r2, [r2, #0]
 8005c5c:	430b      	orrs	r3, r1
 8005c5e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c66:	687a      	ldr	r2, [r7, #4]
 8005c68:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005c6a:	fb02 f303 	mul.w	r3, r2, r3
 8005c6e:	68ba      	ldr	r2, [r7, #8]
 8005c70:	4413      	add	r3, r2
 8005c72:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8005c7c:	4b57      	ldr	r3, [pc, #348]	@ (8005ddc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005c7e:	4013      	ands	r3, r2
 8005c80:	68ba      	ldr	r2, [r7, #8]
 8005c82:	0091      	lsls	r1, r2, #2
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	6812      	ldr	r2, [r2, #0]
 8005c88:	430b      	orrs	r3, r1
 8005c8a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c96:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c9e:	041a      	lsls	r2, r3, #16
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	430a      	orrs	r2, r1
 8005ca6:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cae:	005b      	lsls	r3, r3, #1
 8005cb0:	68ba      	ldr	r2, [r7, #8]
 8005cb2:	4413      	add	r3, r2
 8005cb4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005cbe:	4b47      	ldr	r3, [pc, #284]	@ (8005ddc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005cc0:	4013      	ands	r3, r2
 8005cc2:	68ba      	ldr	r2, [r7, #8]
 8005cc4:	0091      	lsls	r1, r2, #2
 8005cc6:	687a      	ldr	r2, [r7, #4]
 8005cc8:	6812      	ldr	r2, [r2, #0]
 8005cca:	430b      	orrs	r3, r1
 8005ccc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005cd8:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ce0:	041a      	lsls	r2, r3, #16
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	430a      	orrs	r2, r1
 8005ce8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005cf4:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cfc:	061a      	lsls	r2, r3, #24
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	430a      	orrs	r2, r1
 8005d04:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d0c:	4b34      	ldr	r3, [pc, #208]	@ (8005de0 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8005d0e:	4413      	add	r3, r2
 8005d10:	009a      	lsls	r2, r3, #2
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	441a      	add	r2, r3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d2e:	00db      	lsls	r3, r3, #3
 8005d30:	441a      	add	r2, r3
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d3e:	6879      	ldr	r1, [r7, #4]
 8005d40:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8005d42:	fb01 f303 	mul.w	r3, r1, r3
 8005d46:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005d48:	441a      	add	r2, r3
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d56:	6879      	ldr	r1, [r7, #4]
 8005d58:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8005d5a:	fb01 f303 	mul.w	r3, r1, r3
 8005d5e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005d60:	441a      	add	r2, r3
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d6e:	6879      	ldr	r1, [r7, #4]
 8005d70:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8005d72:	fb01 f303 	mul.w	r3, r1, r3
 8005d76:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005d78:	441a      	add	r2, r3
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d8a:	00db      	lsls	r3, r3, #3
 8005d8c:	441a      	add	r2, r3
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d9e:	6879      	ldr	r1, [r7, #4]
 8005da0:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005da2:	fb01 f303 	mul.w	r3, r1, r3
 8005da6:	009b      	lsls	r3, r3, #2
 8005da8:	441a      	add	r2, r3
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dba:	6879      	ldr	r1, [r7, #4]
 8005dbc:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005dbe:	fb01 f303 	mul.w	r3, r1, r3
 8005dc2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005dc4:	441a      	add	r2, r3
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dd2:	4a04      	ldr	r2, [pc, #16]	@ (8005de4 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d915      	bls.n	8005e04 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8005dd8:	e006      	b.n	8005de8 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8005dda:	bf00      	nop
 8005ddc:	ffff0003 	.word	0xffff0003
 8005de0:	10002b00 	.word	0x10002b00
 8005de4:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005dee:	f043 0220 	orr.w	r2, r3, #32
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2203      	movs	r2, #3
 8005dfc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8005e00:	2301      	movs	r3, #1
 8005e02:	e010      	b.n	8005e26 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e08:	60fb      	str	r3, [r7, #12]
 8005e0a:	e005      	b.n	8005e18 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	3304      	adds	r3, #4
 8005e16:	60fb      	str	r3, [r7, #12]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e1e:	68fa      	ldr	r2, [r7, #12]
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d3f3      	bcc.n	8005e0c <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8005e24:	2300      	movs	r3, #0
}
 8005e26:	4618      	mov	r0, r3
 8005e28:	3714      	adds	r7, #20
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e30:	4770      	bx	lr
 8005e32:	bf00      	nop

08005e34 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b089      	sub	sp, #36	@ 0x24
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	60f8      	str	r0, [r7, #12]
 8005e3c:	60b9      	str	r1, [r7, #8]
 8005e3e:	607a      	str	r2, [r7, #4]
 8005e40:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d10a      	bne.n	8005e60 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8005e52:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	61fb      	str	r3, [r7, #28]
 8005e5e:	e00a      	b.n	8005e76 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8005e68:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8005e6e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005e70:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005e74:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	6a1b      	ldr	r3, [r3, #32]
 8005e7a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005e80:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8005e86:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8005e8c:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	68db      	ldr	r3, [r3, #12]
 8005e92:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005e94:	4313      	orrs	r3, r2
 8005e96:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005ea2:	6839      	ldr	r1, [r7, #0]
 8005ea4:	fb01 f303 	mul.w	r3, r1, r3
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	4413      	add	r3, r2
 8005eac:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8005eae:	69bb      	ldr	r3, [r7, #24]
 8005eb0:	69fa      	ldr	r2, [r7, #28]
 8005eb2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	3304      	adds	r3, #4
 8005eb8:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8005eba:	69bb      	ldr	r3, [r7, #24]
 8005ebc:	693a      	ldr	r2, [r7, #16]
 8005ebe:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005ec0:	69bb      	ldr	r3, [r7, #24]
 8005ec2:	3304      	adds	r3, #4
 8005ec4:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	617b      	str	r3, [r7, #20]
 8005eca:	e020      	b.n	8005f0e <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	3303      	adds	r3, #3
 8005ed0:	687a      	ldr	r2, [r7, #4]
 8005ed2:	4413      	add	r3, r2
 8005ed4:	781b      	ldrb	r3, [r3, #0]
 8005ed6:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	3302      	adds	r3, #2
 8005edc:	6879      	ldr	r1, [r7, #4]
 8005ede:	440b      	add	r3, r1
 8005ee0:	781b      	ldrb	r3, [r3, #0]
 8005ee2:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005ee4:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	3301      	adds	r3, #1
 8005eea:	6879      	ldr	r1, [r7, #4]
 8005eec:	440b      	add	r3, r1
 8005eee:	781b      	ldrb	r3, [r3, #0]
 8005ef0:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005ef2:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8005ef4:	6879      	ldr	r1, [r7, #4]
 8005ef6:	697a      	ldr	r2, [r7, #20]
 8005ef8:	440a      	add	r2, r1
 8005efa:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005efc:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8005f02:	69bb      	ldr	r3, [r7, #24]
 8005f04:	3304      	adds	r3, #4
 8005f06:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	3304      	adds	r3, #4
 8005f0c:	617b      	str	r3, [r7, #20]
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	68db      	ldr	r3, [r3, #12]
 8005f12:	4a06      	ldr	r2, [pc, #24]	@ (8005f2c <FDCAN_CopyMessageToRAM+0xf8>)
 8005f14:	5cd3      	ldrb	r3, [r2, r3]
 8005f16:	461a      	mov	r2, r3
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d3d6      	bcc.n	8005ecc <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8005f1e:	bf00      	nop
 8005f20:	bf00      	nop
 8005f22:	3724      	adds	r7, #36	@ 0x24
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr
 8005f2c:	0800a328 	.word	0x0800a328

08005f30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b089      	sub	sp, #36	@ 0x24
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
 8005f38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005f3e:	4b86      	ldr	r3, [pc, #536]	@ (8006158 <HAL_GPIO_Init+0x228>)
 8005f40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005f42:	e18c      	b.n	800625e <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	2101      	movs	r1, #1
 8005f4a:	69fb      	ldr	r3, [r7, #28]
 8005f4c:	fa01 f303 	lsl.w	r3, r1, r3
 8005f50:	4013      	ands	r3, r2
 8005f52:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	f000 817e 	beq.w	8006258 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	f003 0303 	and.w	r3, r3, #3
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	d005      	beq.n	8005f74 <HAL_GPIO_Init+0x44>
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	f003 0303 	and.w	r3, r3, #3
 8005f70:	2b02      	cmp	r3, #2
 8005f72:	d130      	bne.n	8005fd6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005f7a:	69fb      	ldr	r3, [r7, #28]
 8005f7c:	005b      	lsls	r3, r3, #1
 8005f7e:	2203      	movs	r2, #3
 8005f80:	fa02 f303 	lsl.w	r3, r2, r3
 8005f84:	43db      	mvns	r3, r3
 8005f86:	69ba      	ldr	r2, [r7, #24]
 8005f88:	4013      	ands	r3, r2
 8005f8a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	68da      	ldr	r2, [r3, #12]
 8005f90:	69fb      	ldr	r3, [r7, #28]
 8005f92:	005b      	lsls	r3, r3, #1
 8005f94:	fa02 f303 	lsl.w	r3, r2, r3
 8005f98:	69ba      	ldr	r2, [r7, #24]
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	69ba      	ldr	r2, [r7, #24]
 8005fa2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005faa:	2201      	movs	r2, #1
 8005fac:	69fb      	ldr	r3, [r7, #28]
 8005fae:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb2:	43db      	mvns	r3, r3
 8005fb4:	69ba      	ldr	r2, [r7, #24]
 8005fb6:	4013      	ands	r3, r2
 8005fb8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	091b      	lsrs	r3, r3, #4
 8005fc0:	f003 0201 	and.w	r2, r3, #1
 8005fc4:	69fb      	ldr	r3, [r7, #28]
 8005fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8005fca:	69ba      	ldr	r2, [r7, #24]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	69ba      	ldr	r2, [r7, #24]
 8005fd4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	f003 0303 	and.w	r3, r3, #3
 8005fde:	2b03      	cmp	r3, #3
 8005fe0:	d017      	beq.n	8006012 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005fe8:	69fb      	ldr	r3, [r7, #28]
 8005fea:	005b      	lsls	r3, r3, #1
 8005fec:	2203      	movs	r2, #3
 8005fee:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff2:	43db      	mvns	r3, r3
 8005ff4:	69ba      	ldr	r2, [r7, #24]
 8005ff6:	4013      	ands	r3, r2
 8005ff8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	689a      	ldr	r2, [r3, #8]
 8005ffe:	69fb      	ldr	r3, [r7, #28]
 8006000:	005b      	lsls	r3, r3, #1
 8006002:	fa02 f303 	lsl.w	r3, r2, r3
 8006006:	69ba      	ldr	r2, [r7, #24]
 8006008:	4313      	orrs	r3, r2
 800600a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	69ba      	ldr	r2, [r7, #24]
 8006010:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	f003 0303 	and.w	r3, r3, #3
 800601a:	2b02      	cmp	r3, #2
 800601c:	d123      	bne.n	8006066 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800601e:	69fb      	ldr	r3, [r7, #28]
 8006020:	08da      	lsrs	r2, r3, #3
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	3208      	adds	r2, #8
 8006026:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800602a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800602c:	69fb      	ldr	r3, [r7, #28]
 800602e:	f003 0307 	and.w	r3, r3, #7
 8006032:	009b      	lsls	r3, r3, #2
 8006034:	220f      	movs	r2, #15
 8006036:	fa02 f303 	lsl.w	r3, r2, r3
 800603a:	43db      	mvns	r3, r3
 800603c:	69ba      	ldr	r2, [r7, #24]
 800603e:	4013      	ands	r3, r2
 8006040:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	691a      	ldr	r2, [r3, #16]
 8006046:	69fb      	ldr	r3, [r7, #28]
 8006048:	f003 0307 	and.w	r3, r3, #7
 800604c:	009b      	lsls	r3, r3, #2
 800604e:	fa02 f303 	lsl.w	r3, r2, r3
 8006052:	69ba      	ldr	r2, [r7, #24]
 8006054:	4313      	orrs	r3, r2
 8006056:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006058:	69fb      	ldr	r3, [r7, #28]
 800605a:	08da      	lsrs	r2, r3, #3
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	3208      	adds	r2, #8
 8006060:	69b9      	ldr	r1, [r7, #24]
 8006062:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	005b      	lsls	r3, r3, #1
 8006070:	2203      	movs	r2, #3
 8006072:	fa02 f303 	lsl.w	r3, r2, r3
 8006076:	43db      	mvns	r3, r3
 8006078:	69ba      	ldr	r2, [r7, #24]
 800607a:	4013      	ands	r3, r2
 800607c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	f003 0203 	and.w	r2, r3, #3
 8006086:	69fb      	ldr	r3, [r7, #28]
 8006088:	005b      	lsls	r3, r3, #1
 800608a:	fa02 f303 	lsl.w	r3, r2, r3
 800608e:	69ba      	ldr	r2, [r7, #24]
 8006090:	4313      	orrs	r3, r2
 8006092:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	69ba      	ldr	r2, [r7, #24]
 8006098:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	f000 80d8 	beq.w	8006258 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80060a8:	4b2c      	ldr	r3, [pc, #176]	@ (800615c <HAL_GPIO_Init+0x22c>)
 80060aa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80060ae:	4a2b      	ldr	r2, [pc, #172]	@ (800615c <HAL_GPIO_Init+0x22c>)
 80060b0:	f043 0302 	orr.w	r3, r3, #2
 80060b4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80060b8:	4b28      	ldr	r3, [pc, #160]	@ (800615c <HAL_GPIO_Init+0x22c>)
 80060ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80060be:	f003 0302 	and.w	r3, r3, #2
 80060c2:	60fb      	str	r3, [r7, #12]
 80060c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80060c6:	4a26      	ldr	r2, [pc, #152]	@ (8006160 <HAL_GPIO_Init+0x230>)
 80060c8:	69fb      	ldr	r3, [r7, #28]
 80060ca:	089b      	lsrs	r3, r3, #2
 80060cc:	3302      	adds	r3, #2
 80060ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80060d4:	69fb      	ldr	r3, [r7, #28]
 80060d6:	f003 0303 	and.w	r3, r3, #3
 80060da:	009b      	lsls	r3, r3, #2
 80060dc:	220f      	movs	r2, #15
 80060de:	fa02 f303 	lsl.w	r3, r2, r3
 80060e2:	43db      	mvns	r3, r3
 80060e4:	69ba      	ldr	r2, [r7, #24]
 80060e6:	4013      	ands	r3, r2
 80060e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	4a1d      	ldr	r2, [pc, #116]	@ (8006164 <HAL_GPIO_Init+0x234>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d04a      	beq.n	8006188 <HAL_GPIO_Init+0x258>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	4a1c      	ldr	r2, [pc, #112]	@ (8006168 <HAL_GPIO_Init+0x238>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d02b      	beq.n	8006152 <HAL_GPIO_Init+0x222>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	4a1b      	ldr	r2, [pc, #108]	@ (800616c <HAL_GPIO_Init+0x23c>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d025      	beq.n	800614e <HAL_GPIO_Init+0x21e>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	4a1a      	ldr	r2, [pc, #104]	@ (8006170 <HAL_GPIO_Init+0x240>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d01f      	beq.n	800614a <HAL_GPIO_Init+0x21a>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	4a19      	ldr	r2, [pc, #100]	@ (8006174 <HAL_GPIO_Init+0x244>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d019      	beq.n	8006146 <HAL_GPIO_Init+0x216>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	4a18      	ldr	r2, [pc, #96]	@ (8006178 <HAL_GPIO_Init+0x248>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d013      	beq.n	8006142 <HAL_GPIO_Init+0x212>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4a17      	ldr	r2, [pc, #92]	@ (800617c <HAL_GPIO_Init+0x24c>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d00d      	beq.n	800613e <HAL_GPIO_Init+0x20e>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	4a16      	ldr	r2, [pc, #88]	@ (8006180 <HAL_GPIO_Init+0x250>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d007      	beq.n	800613a <HAL_GPIO_Init+0x20a>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	4a15      	ldr	r2, [pc, #84]	@ (8006184 <HAL_GPIO_Init+0x254>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d101      	bne.n	8006136 <HAL_GPIO_Init+0x206>
 8006132:	2309      	movs	r3, #9
 8006134:	e029      	b.n	800618a <HAL_GPIO_Init+0x25a>
 8006136:	230a      	movs	r3, #10
 8006138:	e027      	b.n	800618a <HAL_GPIO_Init+0x25a>
 800613a:	2307      	movs	r3, #7
 800613c:	e025      	b.n	800618a <HAL_GPIO_Init+0x25a>
 800613e:	2306      	movs	r3, #6
 8006140:	e023      	b.n	800618a <HAL_GPIO_Init+0x25a>
 8006142:	2305      	movs	r3, #5
 8006144:	e021      	b.n	800618a <HAL_GPIO_Init+0x25a>
 8006146:	2304      	movs	r3, #4
 8006148:	e01f      	b.n	800618a <HAL_GPIO_Init+0x25a>
 800614a:	2303      	movs	r3, #3
 800614c:	e01d      	b.n	800618a <HAL_GPIO_Init+0x25a>
 800614e:	2302      	movs	r3, #2
 8006150:	e01b      	b.n	800618a <HAL_GPIO_Init+0x25a>
 8006152:	2301      	movs	r3, #1
 8006154:	e019      	b.n	800618a <HAL_GPIO_Init+0x25a>
 8006156:	bf00      	nop
 8006158:	58000080 	.word	0x58000080
 800615c:	58024400 	.word	0x58024400
 8006160:	58000400 	.word	0x58000400
 8006164:	58020000 	.word	0x58020000
 8006168:	58020400 	.word	0x58020400
 800616c:	58020800 	.word	0x58020800
 8006170:	58020c00 	.word	0x58020c00
 8006174:	58021000 	.word	0x58021000
 8006178:	58021400 	.word	0x58021400
 800617c:	58021800 	.word	0x58021800
 8006180:	58021c00 	.word	0x58021c00
 8006184:	58022400 	.word	0x58022400
 8006188:	2300      	movs	r3, #0
 800618a:	69fa      	ldr	r2, [r7, #28]
 800618c:	f002 0203 	and.w	r2, r2, #3
 8006190:	0092      	lsls	r2, r2, #2
 8006192:	4093      	lsls	r3, r2
 8006194:	69ba      	ldr	r2, [r7, #24]
 8006196:	4313      	orrs	r3, r2
 8006198:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800619a:	4938      	ldr	r1, [pc, #224]	@ (800627c <HAL_GPIO_Init+0x34c>)
 800619c:	69fb      	ldr	r3, [r7, #28]
 800619e:	089b      	lsrs	r3, r3, #2
 80061a0:	3302      	adds	r3, #2
 80061a2:	69ba      	ldr	r2, [r7, #24]
 80061a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80061a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	43db      	mvns	r3, r3
 80061b4:	69ba      	ldr	r2, [r7, #24]
 80061b6:	4013      	ands	r3, r2
 80061b8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d003      	beq.n	80061ce <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80061c6:	69ba      	ldr	r2, [r7, #24]
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80061ce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80061d2:	69bb      	ldr	r3, [r7, #24]
 80061d4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80061d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	43db      	mvns	r3, r3
 80061e2:	69ba      	ldr	r2, [r7, #24]
 80061e4:	4013      	ands	r3, r2
 80061e6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d003      	beq.n	80061fc <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80061f4:	69ba      	ldr	r2, [r7, #24]
 80061f6:	693b      	ldr	r3, [r7, #16]
 80061f8:	4313      	orrs	r3, r2
 80061fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80061fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006200:	69bb      	ldr	r3, [r7, #24]
 8006202:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	43db      	mvns	r3, r3
 800620e:	69ba      	ldr	r2, [r7, #24]
 8006210:	4013      	ands	r3, r2
 8006212:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800621c:	2b00      	cmp	r3, #0
 800621e:	d003      	beq.n	8006228 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8006220:	69ba      	ldr	r2, [r7, #24]
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	4313      	orrs	r3, r2
 8006226:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	69ba      	ldr	r2, [r7, #24]
 800622c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	43db      	mvns	r3, r3
 8006238:	69ba      	ldr	r2, [r7, #24]
 800623a:	4013      	ands	r3, r2
 800623c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006246:	2b00      	cmp	r3, #0
 8006248:	d003      	beq.n	8006252 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800624a:	69ba      	ldr	r2, [r7, #24]
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	4313      	orrs	r3, r2
 8006250:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	69ba      	ldr	r2, [r7, #24]
 8006256:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006258:	69fb      	ldr	r3, [r7, #28]
 800625a:	3301      	adds	r3, #1
 800625c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	69fb      	ldr	r3, [r7, #28]
 8006264:	fa22 f303 	lsr.w	r3, r2, r3
 8006268:	2b00      	cmp	r3, #0
 800626a:	f47f ae6b 	bne.w	8005f44 <HAL_GPIO_Init+0x14>
  }
}
 800626e:	bf00      	nop
 8006270:	bf00      	nop
 8006272:	3724      	adds	r7, #36	@ 0x24
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr
 800627c:	58000400 	.word	0x58000400

08006280 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b084      	sub	sp, #16
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006288:	4b19      	ldr	r3, [pc, #100]	@ (80062f0 <HAL_PWREx_ConfigSupply+0x70>)
 800628a:	68db      	ldr	r3, [r3, #12]
 800628c:	f003 0304 	and.w	r3, r3, #4
 8006290:	2b04      	cmp	r3, #4
 8006292:	d00a      	beq.n	80062aa <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006294:	4b16      	ldr	r3, [pc, #88]	@ (80062f0 <HAL_PWREx_ConfigSupply+0x70>)
 8006296:	68db      	ldr	r3, [r3, #12]
 8006298:	f003 0307 	and.w	r3, r3, #7
 800629c:	687a      	ldr	r2, [r7, #4]
 800629e:	429a      	cmp	r2, r3
 80062a0:	d001      	beq.n	80062a6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	e01f      	b.n	80062e6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80062a6:	2300      	movs	r3, #0
 80062a8:	e01d      	b.n	80062e6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80062aa:	4b11      	ldr	r3, [pc, #68]	@ (80062f0 <HAL_PWREx_ConfigSupply+0x70>)
 80062ac:	68db      	ldr	r3, [r3, #12]
 80062ae:	f023 0207 	bic.w	r2, r3, #7
 80062b2:	490f      	ldr	r1, [pc, #60]	@ (80062f0 <HAL_PWREx_ConfigSupply+0x70>)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	4313      	orrs	r3, r2
 80062b8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80062ba:	f7fb f8b1 	bl	8001420 <HAL_GetTick>
 80062be:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80062c0:	e009      	b.n	80062d6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80062c2:	f7fb f8ad 	bl	8001420 <HAL_GetTick>
 80062c6:	4602      	mov	r2, r0
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	1ad3      	subs	r3, r2, r3
 80062cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80062d0:	d901      	bls.n	80062d6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80062d2:	2301      	movs	r3, #1
 80062d4:	e007      	b.n	80062e6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80062d6:	4b06      	ldr	r3, [pc, #24]	@ (80062f0 <HAL_PWREx_ConfigSupply+0x70>)
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80062de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062e2:	d1ee      	bne.n	80062c2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80062e4:	2300      	movs	r3, #0
}
 80062e6:	4618      	mov	r0, r3
 80062e8:	3710      	adds	r7, #16
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}
 80062ee:	bf00      	nop
 80062f0:	58024800 	.word	0x58024800

080062f4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b08c      	sub	sp, #48	@ 0x30
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d101      	bne.n	8006306 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006302:	2301      	movs	r3, #1
 8006304:	e3c8      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f003 0301 	and.w	r3, r3, #1
 800630e:	2b00      	cmp	r3, #0
 8006310:	f000 8087 	beq.w	8006422 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006314:	4b88      	ldr	r3, [pc, #544]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 8006316:	691b      	ldr	r3, [r3, #16]
 8006318:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800631c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800631e:	4b86      	ldr	r3, [pc, #536]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 8006320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006322:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006326:	2b10      	cmp	r3, #16
 8006328:	d007      	beq.n	800633a <HAL_RCC_OscConfig+0x46>
 800632a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800632c:	2b18      	cmp	r3, #24
 800632e:	d110      	bne.n	8006352 <HAL_RCC_OscConfig+0x5e>
 8006330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006332:	f003 0303 	and.w	r3, r3, #3
 8006336:	2b02      	cmp	r3, #2
 8006338:	d10b      	bne.n	8006352 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800633a:	4b7f      	ldr	r3, [pc, #508]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006342:	2b00      	cmp	r3, #0
 8006344:	d06c      	beq.n	8006420 <HAL_RCC_OscConfig+0x12c>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d168      	bne.n	8006420 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800634e:	2301      	movs	r3, #1
 8006350:	e3a2      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800635a:	d106      	bne.n	800636a <HAL_RCC_OscConfig+0x76>
 800635c:	4b76      	ldr	r3, [pc, #472]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a75      	ldr	r2, [pc, #468]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 8006362:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006366:	6013      	str	r3, [r2, #0]
 8006368:	e02e      	b.n	80063c8 <HAL_RCC_OscConfig+0xd4>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d10c      	bne.n	800638c <HAL_RCC_OscConfig+0x98>
 8006372:	4b71      	ldr	r3, [pc, #452]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a70      	ldr	r2, [pc, #448]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 8006378:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800637c:	6013      	str	r3, [r2, #0]
 800637e:	4b6e      	ldr	r3, [pc, #440]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a6d      	ldr	r2, [pc, #436]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 8006384:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006388:	6013      	str	r3, [r2, #0]
 800638a:	e01d      	b.n	80063c8 <HAL_RCC_OscConfig+0xd4>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006394:	d10c      	bne.n	80063b0 <HAL_RCC_OscConfig+0xbc>
 8006396:	4b68      	ldr	r3, [pc, #416]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a67      	ldr	r2, [pc, #412]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 800639c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80063a0:	6013      	str	r3, [r2, #0]
 80063a2:	4b65      	ldr	r3, [pc, #404]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a64      	ldr	r2, [pc, #400]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 80063a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80063ac:	6013      	str	r3, [r2, #0]
 80063ae:	e00b      	b.n	80063c8 <HAL_RCC_OscConfig+0xd4>
 80063b0:	4b61      	ldr	r3, [pc, #388]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a60      	ldr	r2, [pc, #384]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 80063b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80063ba:	6013      	str	r3, [r2, #0]
 80063bc:	4b5e      	ldr	r3, [pc, #376]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a5d      	ldr	r2, [pc, #372]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 80063c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80063c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d013      	beq.n	80063f8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063d0:	f7fb f826 	bl	8001420 <HAL_GetTick>
 80063d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80063d6:	e008      	b.n	80063ea <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063d8:	f7fb f822 	bl	8001420 <HAL_GetTick>
 80063dc:	4602      	mov	r2, r0
 80063de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e0:	1ad3      	subs	r3, r2, r3
 80063e2:	2b64      	cmp	r3, #100	@ 0x64
 80063e4:	d901      	bls.n	80063ea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80063e6:	2303      	movs	r3, #3
 80063e8:	e356      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80063ea:	4b53      	ldr	r3, [pc, #332]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d0f0      	beq.n	80063d8 <HAL_RCC_OscConfig+0xe4>
 80063f6:	e014      	b.n	8006422 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063f8:	f7fb f812 	bl	8001420 <HAL_GetTick>
 80063fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80063fe:	e008      	b.n	8006412 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006400:	f7fb f80e 	bl	8001420 <HAL_GetTick>
 8006404:	4602      	mov	r2, r0
 8006406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006408:	1ad3      	subs	r3, r2, r3
 800640a:	2b64      	cmp	r3, #100	@ 0x64
 800640c:	d901      	bls.n	8006412 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800640e:	2303      	movs	r3, #3
 8006410:	e342      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006412:	4b49      	ldr	r3, [pc, #292]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800641a:	2b00      	cmp	r3, #0
 800641c:	d1f0      	bne.n	8006400 <HAL_RCC_OscConfig+0x10c>
 800641e:	e000      	b.n	8006422 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006420:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f003 0302 	and.w	r3, r3, #2
 800642a:	2b00      	cmp	r3, #0
 800642c:	f000 808c 	beq.w	8006548 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006430:	4b41      	ldr	r3, [pc, #260]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 8006432:	691b      	ldr	r3, [r3, #16]
 8006434:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006438:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800643a:	4b3f      	ldr	r3, [pc, #252]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 800643c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800643e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006440:	6a3b      	ldr	r3, [r7, #32]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d007      	beq.n	8006456 <HAL_RCC_OscConfig+0x162>
 8006446:	6a3b      	ldr	r3, [r7, #32]
 8006448:	2b18      	cmp	r3, #24
 800644a:	d137      	bne.n	80064bc <HAL_RCC_OscConfig+0x1c8>
 800644c:	69fb      	ldr	r3, [r7, #28]
 800644e:	f003 0303 	and.w	r3, r3, #3
 8006452:	2b00      	cmp	r3, #0
 8006454:	d132      	bne.n	80064bc <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006456:	4b38      	ldr	r3, [pc, #224]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f003 0304 	and.w	r3, r3, #4
 800645e:	2b00      	cmp	r3, #0
 8006460:	d005      	beq.n	800646e <HAL_RCC_OscConfig+0x17a>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	68db      	ldr	r3, [r3, #12]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d101      	bne.n	800646e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800646a:	2301      	movs	r3, #1
 800646c:	e314      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800646e:	4b32      	ldr	r3, [pc, #200]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f023 0219 	bic.w	r2, r3, #25
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	68db      	ldr	r3, [r3, #12]
 800647a:	492f      	ldr	r1, [pc, #188]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 800647c:	4313      	orrs	r3, r2
 800647e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006480:	f7fa ffce 	bl	8001420 <HAL_GetTick>
 8006484:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006486:	e008      	b.n	800649a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006488:	f7fa ffca 	bl	8001420 <HAL_GetTick>
 800648c:	4602      	mov	r2, r0
 800648e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006490:	1ad3      	subs	r3, r2, r3
 8006492:	2b02      	cmp	r3, #2
 8006494:	d901      	bls.n	800649a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8006496:	2303      	movs	r3, #3
 8006498:	e2fe      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800649a:	4b27      	ldr	r3, [pc, #156]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f003 0304 	and.w	r3, r3, #4
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d0f0      	beq.n	8006488 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064a6:	4b24      	ldr	r3, [pc, #144]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	691b      	ldr	r3, [r3, #16]
 80064b2:	061b      	lsls	r3, r3, #24
 80064b4:	4920      	ldr	r1, [pc, #128]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 80064b6:	4313      	orrs	r3, r2
 80064b8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80064ba:	e045      	b.n	8006548 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	68db      	ldr	r3, [r3, #12]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d026      	beq.n	8006512 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80064c4:	4b1c      	ldr	r3, [pc, #112]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f023 0219 	bic.w	r2, r3, #25
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	68db      	ldr	r3, [r3, #12]
 80064d0:	4919      	ldr	r1, [pc, #100]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 80064d2:	4313      	orrs	r3, r2
 80064d4:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064d6:	f7fa ffa3 	bl	8001420 <HAL_GetTick>
 80064da:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80064dc:	e008      	b.n	80064f0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064de:	f7fa ff9f 	bl	8001420 <HAL_GetTick>
 80064e2:	4602      	mov	r2, r0
 80064e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e6:	1ad3      	subs	r3, r2, r3
 80064e8:	2b02      	cmp	r3, #2
 80064ea:	d901      	bls.n	80064f0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80064ec:	2303      	movs	r3, #3
 80064ee:	e2d3      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80064f0:	4b11      	ldr	r3, [pc, #68]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f003 0304 	and.w	r3, r3, #4
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d0f0      	beq.n	80064de <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064fc:	4b0e      	ldr	r3, [pc, #56]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	691b      	ldr	r3, [r3, #16]
 8006508:	061b      	lsls	r3, r3, #24
 800650a:	490b      	ldr	r1, [pc, #44]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 800650c:	4313      	orrs	r3, r2
 800650e:	604b      	str	r3, [r1, #4]
 8006510:	e01a      	b.n	8006548 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006512:	4b09      	ldr	r3, [pc, #36]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a08      	ldr	r2, [pc, #32]	@ (8006538 <HAL_RCC_OscConfig+0x244>)
 8006518:	f023 0301 	bic.w	r3, r3, #1
 800651c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800651e:	f7fa ff7f 	bl	8001420 <HAL_GetTick>
 8006522:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006524:	e00a      	b.n	800653c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006526:	f7fa ff7b 	bl	8001420 <HAL_GetTick>
 800652a:	4602      	mov	r2, r0
 800652c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800652e:	1ad3      	subs	r3, r2, r3
 8006530:	2b02      	cmp	r3, #2
 8006532:	d903      	bls.n	800653c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8006534:	2303      	movs	r3, #3
 8006536:	e2af      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
 8006538:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800653c:	4b96      	ldr	r3, [pc, #600]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f003 0304 	and.w	r3, r3, #4
 8006544:	2b00      	cmp	r3, #0
 8006546:	d1ee      	bne.n	8006526 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f003 0310 	and.w	r3, r3, #16
 8006550:	2b00      	cmp	r3, #0
 8006552:	d06a      	beq.n	800662a <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006554:	4b90      	ldr	r3, [pc, #576]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 8006556:	691b      	ldr	r3, [r3, #16]
 8006558:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800655c:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800655e:	4b8e      	ldr	r3, [pc, #568]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 8006560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006562:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006564:	69bb      	ldr	r3, [r7, #24]
 8006566:	2b08      	cmp	r3, #8
 8006568:	d007      	beq.n	800657a <HAL_RCC_OscConfig+0x286>
 800656a:	69bb      	ldr	r3, [r7, #24]
 800656c:	2b18      	cmp	r3, #24
 800656e:	d11b      	bne.n	80065a8 <HAL_RCC_OscConfig+0x2b4>
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	f003 0303 	and.w	r3, r3, #3
 8006576:	2b01      	cmp	r3, #1
 8006578:	d116      	bne.n	80065a8 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800657a:	4b87      	ldr	r3, [pc, #540]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006582:	2b00      	cmp	r3, #0
 8006584:	d005      	beq.n	8006592 <HAL_RCC_OscConfig+0x29e>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	69db      	ldr	r3, [r3, #28]
 800658a:	2b80      	cmp	r3, #128	@ 0x80
 800658c:	d001      	beq.n	8006592 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800658e:	2301      	movs	r3, #1
 8006590:	e282      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006592:	4b81      	ldr	r3, [pc, #516]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6a1b      	ldr	r3, [r3, #32]
 800659e:	061b      	lsls	r3, r3, #24
 80065a0:	497d      	ldr	r1, [pc, #500]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 80065a2:	4313      	orrs	r3, r2
 80065a4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80065a6:	e040      	b.n	800662a <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	69db      	ldr	r3, [r3, #28]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d023      	beq.n	80065f8 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80065b0:	4b79      	ldr	r3, [pc, #484]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a78      	ldr	r2, [pc, #480]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 80065b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065bc:	f7fa ff30 	bl	8001420 <HAL_GetTick>
 80065c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80065c2:	e008      	b.n	80065d6 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80065c4:	f7fa ff2c 	bl	8001420 <HAL_GetTick>
 80065c8:	4602      	mov	r2, r0
 80065ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065cc:	1ad3      	subs	r3, r2, r3
 80065ce:	2b02      	cmp	r3, #2
 80065d0:	d901      	bls.n	80065d6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80065d2:	2303      	movs	r3, #3
 80065d4:	e260      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80065d6:	4b70      	ldr	r3, [pc, #448]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d0f0      	beq.n	80065c4 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80065e2:	4b6d      	ldr	r3, [pc, #436]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 80065e4:	68db      	ldr	r3, [r3, #12]
 80065e6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6a1b      	ldr	r3, [r3, #32]
 80065ee:	061b      	lsls	r3, r3, #24
 80065f0:	4969      	ldr	r1, [pc, #420]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 80065f2:	4313      	orrs	r3, r2
 80065f4:	60cb      	str	r3, [r1, #12]
 80065f6:	e018      	b.n	800662a <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80065f8:	4b67      	ldr	r3, [pc, #412]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4a66      	ldr	r2, [pc, #408]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 80065fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006602:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006604:	f7fa ff0c 	bl	8001420 <HAL_GetTick>
 8006608:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800660a:	e008      	b.n	800661e <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800660c:	f7fa ff08 	bl	8001420 <HAL_GetTick>
 8006610:	4602      	mov	r2, r0
 8006612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006614:	1ad3      	subs	r3, r2, r3
 8006616:	2b02      	cmp	r3, #2
 8006618:	d901      	bls.n	800661e <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800661a:	2303      	movs	r3, #3
 800661c:	e23c      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800661e:	4b5e      	ldr	r3, [pc, #376]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006626:	2b00      	cmp	r3, #0
 8006628:	d1f0      	bne.n	800660c <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f003 0308 	and.w	r3, r3, #8
 8006632:	2b00      	cmp	r3, #0
 8006634:	d036      	beq.n	80066a4 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	695b      	ldr	r3, [r3, #20]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d019      	beq.n	8006672 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800663e:	4b56      	ldr	r3, [pc, #344]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 8006640:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006642:	4a55      	ldr	r2, [pc, #340]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 8006644:	f043 0301 	orr.w	r3, r3, #1
 8006648:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800664a:	f7fa fee9 	bl	8001420 <HAL_GetTick>
 800664e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006650:	e008      	b.n	8006664 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006652:	f7fa fee5 	bl	8001420 <HAL_GetTick>
 8006656:	4602      	mov	r2, r0
 8006658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800665a:	1ad3      	subs	r3, r2, r3
 800665c:	2b02      	cmp	r3, #2
 800665e:	d901      	bls.n	8006664 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8006660:	2303      	movs	r3, #3
 8006662:	e219      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006664:	4b4c      	ldr	r3, [pc, #304]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 8006666:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006668:	f003 0302 	and.w	r3, r3, #2
 800666c:	2b00      	cmp	r3, #0
 800666e:	d0f0      	beq.n	8006652 <HAL_RCC_OscConfig+0x35e>
 8006670:	e018      	b.n	80066a4 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006672:	4b49      	ldr	r3, [pc, #292]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 8006674:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006676:	4a48      	ldr	r2, [pc, #288]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 8006678:	f023 0301 	bic.w	r3, r3, #1
 800667c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800667e:	f7fa fecf 	bl	8001420 <HAL_GetTick>
 8006682:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006684:	e008      	b.n	8006698 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006686:	f7fa fecb 	bl	8001420 <HAL_GetTick>
 800668a:	4602      	mov	r2, r0
 800668c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800668e:	1ad3      	subs	r3, r2, r3
 8006690:	2b02      	cmp	r3, #2
 8006692:	d901      	bls.n	8006698 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8006694:	2303      	movs	r3, #3
 8006696:	e1ff      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006698:	4b3f      	ldr	r3, [pc, #252]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 800669a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800669c:	f003 0302 	and.w	r3, r3, #2
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d1f0      	bne.n	8006686 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f003 0320 	and.w	r3, r3, #32
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d036      	beq.n	800671e <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	699b      	ldr	r3, [r3, #24]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d019      	beq.n	80066ec <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80066b8:	4b37      	ldr	r3, [pc, #220]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a36      	ldr	r2, [pc, #216]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 80066be:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80066c2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80066c4:	f7fa feac 	bl	8001420 <HAL_GetTick>
 80066c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80066ca:	e008      	b.n	80066de <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80066cc:	f7fa fea8 	bl	8001420 <HAL_GetTick>
 80066d0:	4602      	mov	r2, r0
 80066d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d4:	1ad3      	subs	r3, r2, r3
 80066d6:	2b02      	cmp	r3, #2
 80066d8:	d901      	bls.n	80066de <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80066da:	2303      	movs	r3, #3
 80066dc:	e1dc      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80066de:	4b2e      	ldr	r3, [pc, #184]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d0f0      	beq.n	80066cc <HAL_RCC_OscConfig+0x3d8>
 80066ea:	e018      	b.n	800671e <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80066ec:	4b2a      	ldr	r3, [pc, #168]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a29      	ldr	r2, [pc, #164]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 80066f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80066f6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80066f8:	f7fa fe92 	bl	8001420 <HAL_GetTick>
 80066fc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80066fe:	e008      	b.n	8006712 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006700:	f7fa fe8e 	bl	8001420 <HAL_GetTick>
 8006704:	4602      	mov	r2, r0
 8006706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006708:	1ad3      	subs	r3, r2, r3
 800670a:	2b02      	cmp	r3, #2
 800670c:	d901      	bls.n	8006712 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800670e:	2303      	movs	r3, #3
 8006710:	e1c2      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006712:	4b21      	ldr	r3, [pc, #132]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800671a:	2b00      	cmp	r3, #0
 800671c:	d1f0      	bne.n	8006700 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f003 0304 	and.w	r3, r3, #4
 8006726:	2b00      	cmp	r3, #0
 8006728:	f000 8086 	beq.w	8006838 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800672c:	4b1b      	ldr	r3, [pc, #108]	@ (800679c <HAL_RCC_OscConfig+0x4a8>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a1a      	ldr	r2, [pc, #104]	@ (800679c <HAL_RCC_OscConfig+0x4a8>)
 8006732:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006736:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006738:	f7fa fe72 	bl	8001420 <HAL_GetTick>
 800673c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800673e:	e008      	b.n	8006752 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006740:	f7fa fe6e 	bl	8001420 <HAL_GetTick>
 8006744:	4602      	mov	r2, r0
 8006746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006748:	1ad3      	subs	r3, r2, r3
 800674a:	2b64      	cmp	r3, #100	@ 0x64
 800674c:	d901      	bls.n	8006752 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800674e:	2303      	movs	r3, #3
 8006750:	e1a2      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006752:	4b12      	ldr	r3, [pc, #72]	@ (800679c <HAL_RCC_OscConfig+0x4a8>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800675a:	2b00      	cmp	r3, #0
 800675c:	d0f0      	beq.n	8006740 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	2b01      	cmp	r3, #1
 8006764:	d106      	bne.n	8006774 <HAL_RCC_OscConfig+0x480>
 8006766:	4b0c      	ldr	r3, [pc, #48]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 8006768:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800676a:	4a0b      	ldr	r2, [pc, #44]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 800676c:	f043 0301 	orr.w	r3, r3, #1
 8006770:	6713      	str	r3, [r2, #112]	@ 0x70
 8006772:	e032      	b.n	80067da <HAL_RCC_OscConfig+0x4e6>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d111      	bne.n	80067a0 <HAL_RCC_OscConfig+0x4ac>
 800677c:	4b06      	ldr	r3, [pc, #24]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 800677e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006780:	4a05      	ldr	r2, [pc, #20]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 8006782:	f023 0301 	bic.w	r3, r3, #1
 8006786:	6713      	str	r3, [r2, #112]	@ 0x70
 8006788:	4b03      	ldr	r3, [pc, #12]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 800678a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800678c:	4a02      	ldr	r2, [pc, #8]	@ (8006798 <HAL_RCC_OscConfig+0x4a4>)
 800678e:	f023 0304 	bic.w	r3, r3, #4
 8006792:	6713      	str	r3, [r2, #112]	@ 0x70
 8006794:	e021      	b.n	80067da <HAL_RCC_OscConfig+0x4e6>
 8006796:	bf00      	nop
 8006798:	58024400 	.word	0x58024400
 800679c:	58024800 	.word	0x58024800
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	2b05      	cmp	r3, #5
 80067a6:	d10c      	bne.n	80067c2 <HAL_RCC_OscConfig+0x4ce>
 80067a8:	4b83      	ldr	r3, [pc, #524]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 80067aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067ac:	4a82      	ldr	r2, [pc, #520]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 80067ae:	f043 0304 	orr.w	r3, r3, #4
 80067b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80067b4:	4b80      	ldr	r3, [pc, #512]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 80067b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067b8:	4a7f      	ldr	r2, [pc, #508]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 80067ba:	f043 0301 	orr.w	r3, r3, #1
 80067be:	6713      	str	r3, [r2, #112]	@ 0x70
 80067c0:	e00b      	b.n	80067da <HAL_RCC_OscConfig+0x4e6>
 80067c2:	4b7d      	ldr	r3, [pc, #500]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 80067c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067c6:	4a7c      	ldr	r2, [pc, #496]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 80067c8:	f023 0301 	bic.w	r3, r3, #1
 80067cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80067ce:	4b7a      	ldr	r3, [pc, #488]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 80067d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067d2:	4a79      	ldr	r2, [pc, #484]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 80067d4:	f023 0304 	bic.w	r3, r3, #4
 80067d8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d015      	beq.n	800680e <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067e2:	f7fa fe1d 	bl	8001420 <HAL_GetTick>
 80067e6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80067e8:	e00a      	b.n	8006800 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067ea:	f7fa fe19 	bl	8001420 <HAL_GetTick>
 80067ee:	4602      	mov	r2, r0
 80067f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067f2:	1ad3      	subs	r3, r2, r3
 80067f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d901      	bls.n	8006800 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80067fc:	2303      	movs	r3, #3
 80067fe:	e14b      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006800:	4b6d      	ldr	r3, [pc, #436]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 8006802:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006804:	f003 0302 	and.w	r3, r3, #2
 8006808:	2b00      	cmp	r3, #0
 800680a:	d0ee      	beq.n	80067ea <HAL_RCC_OscConfig+0x4f6>
 800680c:	e014      	b.n	8006838 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800680e:	f7fa fe07 	bl	8001420 <HAL_GetTick>
 8006812:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006814:	e00a      	b.n	800682c <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006816:	f7fa fe03 	bl	8001420 <HAL_GetTick>
 800681a:	4602      	mov	r2, r0
 800681c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800681e:	1ad3      	subs	r3, r2, r3
 8006820:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006824:	4293      	cmp	r3, r2
 8006826:	d901      	bls.n	800682c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8006828:	2303      	movs	r3, #3
 800682a:	e135      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800682c:	4b62      	ldr	r3, [pc, #392]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 800682e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006830:	f003 0302 	and.w	r3, r3, #2
 8006834:	2b00      	cmp	r3, #0
 8006836:	d1ee      	bne.n	8006816 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800683c:	2b00      	cmp	r3, #0
 800683e:	f000 812a 	beq.w	8006a96 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006842:	4b5d      	ldr	r3, [pc, #372]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 8006844:	691b      	ldr	r3, [r3, #16]
 8006846:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800684a:	2b18      	cmp	r3, #24
 800684c:	f000 80ba 	beq.w	80069c4 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006854:	2b02      	cmp	r3, #2
 8006856:	f040 8095 	bne.w	8006984 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800685a:	4b57      	ldr	r3, [pc, #348]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a56      	ldr	r2, [pc, #344]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 8006860:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006864:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006866:	f7fa fddb 	bl	8001420 <HAL_GetTick>
 800686a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800686c:	e008      	b.n	8006880 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800686e:	f7fa fdd7 	bl	8001420 <HAL_GetTick>
 8006872:	4602      	mov	r2, r0
 8006874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006876:	1ad3      	subs	r3, r2, r3
 8006878:	2b02      	cmp	r3, #2
 800687a:	d901      	bls.n	8006880 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800687c:	2303      	movs	r3, #3
 800687e:	e10b      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006880:	4b4d      	ldr	r3, [pc, #308]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006888:	2b00      	cmp	r3, #0
 800688a:	d1f0      	bne.n	800686e <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800688c:	4b4a      	ldr	r3, [pc, #296]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 800688e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006890:	4b4a      	ldr	r3, [pc, #296]	@ (80069bc <HAL_RCC_OscConfig+0x6c8>)
 8006892:	4013      	ands	r3, r2
 8006894:	687a      	ldr	r2, [r7, #4]
 8006896:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8006898:	687a      	ldr	r2, [r7, #4]
 800689a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800689c:	0112      	lsls	r2, r2, #4
 800689e:	430a      	orrs	r2, r1
 80068a0:	4945      	ldr	r1, [pc, #276]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 80068a2:	4313      	orrs	r3, r2
 80068a4:	628b      	str	r3, [r1, #40]	@ 0x28
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068aa:	3b01      	subs	r3, #1
 80068ac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068b4:	3b01      	subs	r3, #1
 80068b6:	025b      	lsls	r3, r3, #9
 80068b8:	b29b      	uxth	r3, r3
 80068ba:	431a      	orrs	r2, r3
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068c0:	3b01      	subs	r3, #1
 80068c2:	041b      	lsls	r3, r3, #16
 80068c4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80068c8:	431a      	orrs	r2, r3
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068ce:	3b01      	subs	r3, #1
 80068d0:	061b      	lsls	r3, r3, #24
 80068d2:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80068d6:	4938      	ldr	r1, [pc, #224]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 80068d8:	4313      	orrs	r3, r2
 80068da:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80068dc:	4b36      	ldr	r3, [pc, #216]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 80068de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068e0:	4a35      	ldr	r2, [pc, #212]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 80068e2:	f023 0301 	bic.w	r3, r3, #1
 80068e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80068e8:	4b33      	ldr	r3, [pc, #204]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 80068ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80068ec:	4b34      	ldr	r3, [pc, #208]	@ (80069c0 <HAL_RCC_OscConfig+0x6cc>)
 80068ee:	4013      	ands	r3, r2
 80068f0:	687a      	ldr	r2, [r7, #4]
 80068f2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80068f4:	00d2      	lsls	r2, r2, #3
 80068f6:	4930      	ldr	r1, [pc, #192]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 80068f8:	4313      	orrs	r3, r2
 80068fa:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80068fc:	4b2e      	ldr	r3, [pc, #184]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 80068fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006900:	f023 020c 	bic.w	r2, r3, #12
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006908:	492b      	ldr	r1, [pc, #172]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 800690a:	4313      	orrs	r3, r2
 800690c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800690e:	4b2a      	ldr	r3, [pc, #168]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 8006910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006912:	f023 0202 	bic.w	r2, r3, #2
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800691a:	4927      	ldr	r1, [pc, #156]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 800691c:	4313      	orrs	r3, r2
 800691e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006920:	4b25      	ldr	r3, [pc, #148]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 8006922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006924:	4a24      	ldr	r2, [pc, #144]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 8006926:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800692a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800692c:	4b22      	ldr	r3, [pc, #136]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 800692e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006930:	4a21      	ldr	r2, [pc, #132]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 8006932:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006936:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006938:	4b1f      	ldr	r3, [pc, #124]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 800693a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800693c:	4a1e      	ldr	r2, [pc, #120]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 800693e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006942:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006944:	4b1c      	ldr	r3, [pc, #112]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 8006946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006948:	4a1b      	ldr	r2, [pc, #108]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 800694a:	f043 0301 	orr.w	r3, r3, #1
 800694e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006950:	4b19      	ldr	r3, [pc, #100]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a18      	ldr	r2, [pc, #96]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 8006956:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800695a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800695c:	f7fa fd60 	bl	8001420 <HAL_GetTick>
 8006960:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006962:	e008      	b.n	8006976 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006964:	f7fa fd5c 	bl	8001420 <HAL_GetTick>
 8006968:	4602      	mov	r2, r0
 800696a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800696c:	1ad3      	subs	r3, r2, r3
 800696e:	2b02      	cmp	r3, #2
 8006970:	d901      	bls.n	8006976 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8006972:	2303      	movs	r3, #3
 8006974:	e090      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006976:	4b10      	ldr	r3, [pc, #64]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800697e:	2b00      	cmp	r3, #0
 8006980:	d0f0      	beq.n	8006964 <HAL_RCC_OscConfig+0x670>
 8006982:	e088      	b.n	8006a96 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006984:	4b0c      	ldr	r3, [pc, #48]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a0b      	ldr	r2, [pc, #44]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 800698a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800698e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006990:	f7fa fd46 	bl	8001420 <HAL_GetTick>
 8006994:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006996:	e008      	b.n	80069aa <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006998:	f7fa fd42 	bl	8001420 <HAL_GetTick>
 800699c:	4602      	mov	r2, r0
 800699e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a0:	1ad3      	subs	r3, r2, r3
 80069a2:	2b02      	cmp	r3, #2
 80069a4:	d901      	bls.n	80069aa <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80069a6:	2303      	movs	r3, #3
 80069a8:	e076      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80069aa:	4b03      	ldr	r3, [pc, #12]	@ (80069b8 <HAL_RCC_OscConfig+0x6c4>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d1f0      	bne.n	8006998 <HAL_RCC_OscConfig+0x6a4>
 80069b6:	e06e      	b.n	8006a96 <HAL_RCC_OscConfig+0x7a2>
 80069b8:	58024400 	.word	0x58024400
 80069bc:	fffffc0c 	.word	0xfffffc0c
 80069c0:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80069c4:	4b36      	ldr	r3, [pc, #216]	@ (8006aa0 <HAL_RCC_OscConfig+0x7ac>)
 80069c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069c8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80069ca:	4b35      	ldr	r3, [pc, #212]	@ (8006aa0 <HAL_RCC_OscConfig+0x7ac>)
 80069cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069ce:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069d4:	2b01      	cmp	r3, #1
 80069d6:	d031      	beq.n	8006a3c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069d8:	693b      	ldr	r3, [r7, #16]
 80069da:	f003 0203 	and.w	r2, r3, #3
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d12a      	bne.n	8006a3c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	091b      	lsrs	r3, r3, #4
 80069ea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069f2:	429a      	cmp	r2, r3
 80069f4:	d122      	bne.n	8006a3c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a00:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006a02:	429a      	cmp	r2, r3
 8006a04:	d11a      	bne.n	8006a3c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	0a5b      	lsrs	r3, r3, #9
 8006a0a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a12:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006a14:	429a      	cmp	r2, r3
 8006a16:	d111      	bne.n	8006a3c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	0c1b      	lsrs	r3, r3, #16
 8006a1c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a24:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006a26:	429a      	cmp	r2, r3
 8006a28:	d108      	bne.n	8006a3c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	0e1b      	lsrs	r3, r3, #24
 8006a2e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a36:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006a38:	429a      	cmp	r2, r3
 8006a3a:	d001      	beq.n	8006a40 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	e02b      	b.n	8006a98 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006a40:	4b17      	ldr	r3, [pc, #92]	@ (8006aa0 <HAL_RCC_OscConfig+0x7ac>)
 8006a42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a44:	08db      	lsrs	r3, r3, #3
 8006a46:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006a4a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a50:	693a      	ldr	r2, [r7, #16]
 8006a52:	429a      	cmp	r2, r3
 8006a54:	d01f      	beq.n	8006a96 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006a56:	4b12      	ldr	r3, [pc, #72]	@ (8006aa0 <HAL_RCC_OscConfig+0x7ac>)
 8006a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a5a:	4a11      	ldr	r2, [pc, #68]	@ (8006aa0 <HAL_RCC_OscConfig+0x7ac>)
 8006a5c:	f023 0301 	bic.w	r3, r3, #1
 8006a60:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006a62:	f7fa fcdd 	bl	8001420 <HAL_GetTick>
 8006a66:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006a68:	bf00      	nop
 8006a6a:	f7fa fcd9 	bl	8001420 <HAL_GetTick>
 8006a6e:	4602      	mov	r2, r0
 8006a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d0f9      	beq.n	8006a6a <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006a76:	4b0a      	ldr	r3, [pc, #40]	@ (8006aa0 <HAL_RCC_OscConfig+0x7ac>)
 8006a78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a7a:	4b0a      	ldr	r3, [pc, #40]	@ (8006aa4 <HAL_RCC_OscConfig+0x7b0>)
 8006a7c:	4013      	ands	r3, r2
 8006a7e:	687a      	ldr	r2, [r7, #4]
 8006a80:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006a82:	00d2      	lsls	r2, r2, #3
 8006a84:	4906      	ldr	r1, [pc, #24]	@ (8006aa0 <HAL_RCC_OscConfig+0x7ac>)
 8006a86:	4313      	orrs	r3, r2
 8006a88:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8006a8a:	4b05      	ldr	r3, [pc, #20]	@ (8006aa0 <HAL_RCC_OscConfig+0x7ac>)
 8006a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a8e:	4a04      	ldr	r2, [pc, #16]	@ (8006aa0 <HAL_RCC_OscConfig+0x7ac>)
 8006a90:	f043 0301 	orr.w	r3, r3, #1
 8006a94:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006a96:	2300      	movs	r3, #0
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	3730      	adds	r7, #48	@ 0x30
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}
 8006aa0:	58024400 	.word	0x58024400
 8006aa4:	ffff0007 	.word	0xffff0007

08006aa8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b086      	sub	sp, #24
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
 8006ab0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d101      	bne.n	8006abc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ab8:	2301      	movs	r3, #1
 8006aba:	e19c      	b.n	8006df6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006abc:	4b8a      	ldr	r3, [pc, #552]	@ (8006ce8 <HAL_RCC_ClockConfig+0x240>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f003 030f 	and.w	r3, r3, #15
 8006ac4:	683a      	ldr	r2, [r7, #0]
 8006ac6:	429a      	cmp	r2, r3
 8006ac8:	d910      	bls.n	8006aec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006aca:	4b87      	ldr	r3, [pc, #540]	@ (8006ce8 <HAL_RCC_ClockConfig+0x240>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f023 020f 	bic.w	r2, r3, #15
 8006ad2:	4985      	ldr	r1, [pc, #532]	@ (8006ce8 <HAL_RCC_ClockConfig+0x240>)
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ada:	4b83      	ldr	r3, [pc, #524]	@ (8006ce8 <HAL_RCC_ClockConfig+0x240>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f003 030f 	and.w	r3, r3, #15
 8006ae2:	683a      	ldr	r2, [r7, #0]
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d001      	beq.n	8006aec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	e184      	b.n	8006df6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f003 0304 	and.w	r3, r3, #4
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d010      	beq.n	8006b1a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	691a      	ldr	r2, [r3, #16]
 8006afc:	4b7b      	ldr	r3, [pc, #492]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006afe:	699b      	ldr	r3, [r3, #24]
 8006b00:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d908      	bls.n	8006b1a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006b08:	4b78      	ldr	r3, [pc, #480]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006b0a:	699b      	ldr	r3, [r3, #24]
 8006b0c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	691b      	ldr	r3, [r3, #16]
 8006b14:	4975      	ldr	r1, [pc, #468]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006b16:	4313      	orrs	r3, r2
 8006b18:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f003 0308 	and.w	r3, r3, #8
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d010      	beq.n	8006b48 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	695a      	ldr	r2, [r3, #20]
 8006b2a:	4b70      	ldr	r3, [pc, #448]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006b2c:	69db      	ldr	r3, [r3, #28]
 8006b2e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d908      	bls.n	8006b48 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006b36:	4b6d      	ldr	r3, [pc, #436]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006b38:	69db      	ldr	r3, [r3, #28]
 8006b3a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	695b      	ldr	r3, [r3, #20]
 8006b42:	496a      	ldr	r1, [pc, #424]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006b44:	4313      	orrs	r3, r2
 8006b46:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f003 0310 	and.w	r3, r3, #16
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d010      	beq.n	8006b76 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	699a      	ldr	r2, [r3, #24]
 8006b58:	4b64      	ldr	r3, [pc, #400]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006b5a:	69db      	ldr	r3, [r3, #28]
 8006b5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006b60:	429a      	cmp	r2, r3
 8006b62:	d908      	bls.n	8006b76 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006b64:	4b61      	ldr	r3, [pc, #388]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006b66:	69db      	ldr	r3, [r3, #28]
 8006b68:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	699b      	ldr	r3, [r3, #24]
 8006b70:	495e      	ldr	r1, [pc, #376]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006b72:	4313      	orrs	r3, r2
 8006b74:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f003 0320 	and.w	r3, r3, #32
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d010      	beq.n	8006ba4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	69da      	ldr	r2, [r3, #28]
 8006b86:	4b59      	ldr	r3, [pc, #356]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006b88:	6a1b      	ldr	r3, [r3, #32]
 8006b8a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d908      	bls.n	8006ba4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006b92:	4b56      	ldr	r3, [pc, #344]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006b94:	6a1b      	ldr	r3, [r3, #32]
 8006b96:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	69db      	ldr	r3, [r3, #28]
 8006b9e:	4953      	ldr	r1, [pc, #332]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f003 0302 	and.w	r3, r3, #2
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d010      	beq.n	8006bd2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	68da      	ldr	r2, [r3, #12]
 8006bb4:	4b4d      	ldr	r3, [pc, #308]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006bb6:	699b      	ldr	r3, [r3, #24]
 8006bb8:	f003 030f 	and.w	r3, r3, #15
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	d908      	bls.n	8006bd2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006bc0:	4b4a      	ldr	r3, [pc, #296]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006bc2:	699b      	ldr	r3, [r3, #24]
 8006bc4:	f023 020f 	bic.w	r2, r3, #15
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	68db      	ldr	r3, [r3, #12]
 8006bcc:	4947      	ldr	r1, [pc, #284]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f003 0301 	and.w	r3, r3, #1
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d055      	beq.n	8006c8a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006bde:	4b43      	ldr	r3, [pc, #268]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006be0:	699b      	ldr	r3, [r3, #24]
 8006be2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	4940      	ldr	r1, [pc, #256]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006bec:	4313      	orrs	r3, r2
 8006bee:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	685b      	ldr	r3, [r3, #4]
 8006bf4:	2b02      	cmp	r3, #2
 8006bf6:	d107      	bne.n	8006c08 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006bf8:	4b3c      	ldr	r3, [pc, #240]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d121      	bne.n	8006c48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006c04:	2301      	movs	r3, #1
 8006c06:	e0f6      	b.n	8006df6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	2b03      	cmp	r3, #3
 8006c0e:	d107      	bne.n	8006c20 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006c10:	4b36      	ldr	r3, [pc, #216]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d115      	bne.n	8006c48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	e0ea      	b.n	8006df6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d107      	bne.n	8006c38 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006c28:	4b30      	ldr	r3, [pc, #192]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d109      	bne.n	8006c48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006c34:	2301      	movs	r3, #1
 8006c36:	e0de      	b.n	8006df6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006c38:	4b2c      	ldr	r3, [pc, #176]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f003 0304 	and.w	r3, r3, #4
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d101      	bne.n	8006c48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006c44:	2301      	movs	r3, #1
 8006c46:	e0d6      	b.n	8006df6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006c48:	4b28      	ldr	r3, [pc, #160]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006c4a:	691b      	ldr	r3, [r3, #16]
 8006c4c:	f023 0207 	bic.w	r2, r3, #7
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	4925      	ldr	r1, [pc, #148]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006c56:	4313      	orrs	r3, r2
 8006c58:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c5a:	f7fa fbe1 	bl	8001420 <HAL_GetTick>
 8006c5e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c60:	e00a      	b.n	8006c78 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c62:	f7fa fbdd 	bl	8001420 <HAL_GetTick>
 8006c66:	4602      	mov	r2, r0
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	1ad3      	subs	r3, r2, r3
 8006c6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d901      	bls.n	8006c78 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006c74:	2303      	movs	r3, #3
 8006c76:	e0be      	b.n	8006df6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c78:	4b1c      	ldr	r3, [pc, #112]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006c7a:	691b      	ldr	r3, [r3, #16]
 8006c7c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	00db      	lsls	r3, r3, #3
 8006c86:	429a      	cmp	r2, r3
 8006c88:	d1eb      	bne.n	8006c62 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f003 0302 	and.w	r3, r3, #2
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d010      	beq.n	8006cb8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	68da      	ldr	r2, [r3, #12]
 8006c9a:	4b14      	ldr	r3, [pc, #80]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006c9c:	699b      	ldr	r3, [r3, #24]
 8006c9e:	f003 030f 	and.w	r3, r3, #15
 8006ca2:	429a      	cmp	r2, r3
 8006ca4:	d208      	bcs.n	8006cb8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ca6:	4b11      	ldr	r3, [pc, #68]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006ca8:	699b      	ldr	r3, [r3, #24]
 8006caa:	f023 020f 	bic.w	r2, r3, #15
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	68db      	ldr	r3, [r3, #12]
 8006cb2:	490e      	ldr	r1, [pc, #56]	@ (8006cec <HAL_RCC_ClockConfig+0x244>)
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8006ce8 <HAL_RCC_ClockConfig+0x240>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f003 030f 	and.w	r3, r3, #15
 8006cc0:	683a      	ldr	r2, [r7, #0]
 8006cc2:	429a      	cmp	r2, r3
 8006cc4:	d214      	bcs.n	8006cf0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cc6:	4b08      	ldr	r3, [pc, #32]	@ (8006ce8 <HAL_RCC_ClockConfig+0x240>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f023 020f 	bic.w	r2, r3, #15
 8006cce:	4906      	ldr	r1, [pc, #24]	@ (8006ce8 <HAL_RCC_ClockConfig+0x240>)
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cd6:	4b04      	ldr	r3, [pc, #16]	@ (8006ce8 <HAL_RCC_ClockConfig+0x240>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f003 030f 	and.w	r3, r3, #15
 8006cde:	683a      	ldr	r2, [r7, #0]
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	d005      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	e086      	b.n	8006df6 <HAL_RCC_ClockConfig+0x34e>
 8006ce8:	52002000 	.word	0x52002000
 8006cec:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f003 0304 	and.w	r3, r3, #4
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d010      	beq.n	8006d1e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	691a      	ldr	r2, [r3, #16]
 8006d00:	4b3f      	ldr	r3, [pc, #252]	@ (8006e00 <HAL_RCC_ClockConfig+0x358>)
 8006d02:	699b      	ldr	r3, [r3, #24]
 8006d04:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006d08:	429a      	cmp	r2, r3
 8006d0a:	d208      	bcs.n	8006d1e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006d0c:	4b3c      	ldr	r3, [pc, #240]	@ (8006e00 <HAL_RCC_ClockConfig+0x358>)
 8006d0e:	699b      	ldr	r3, [r3, #24]
 8006d10:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	691b      	ldr	r3, [r3, #16]
 8006d18:	4939      	ldr	r1, [pc, #228]	@ (8006e00 <HAL_RCC_ClockConfig+0x358>)
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f003 0308 	and.w	r3, r3, #8
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d010      	beq.n	8006d4c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	695a      	ldr	r2, [r3, #20]
 8006d2e:	4b34      	ldr	r3, [pc, #208]	@ (8006e00 <HAL_RCC_ClockConfig+0x358>)
 8006d30:	69db      	ldr	r3, [r3, #28]
 8006d32:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006d36:	429a      	cmp	r2, r3
 8006d38:	d208      	bcs.n	8006d4c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006d3a:	4b31      	ldr	r3, [pc, #196]	@ (8006e00 <HAL_RCC_ClockConfig+0x358>)
 8006d3c:	69db      	ldr	r3, [r3, #28]
 8006d3e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	695b      	ldr	r3, [r3, #20]
 8006d46:	492e      	ldr	r1, [pc, #184]	@ (8006e00 <HAL_RCC_ClockConfig+0x358>)
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f003 0310 	and.w	r3, r3, #16
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d010      	beq.n	8006d7a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	699a      	ldr	r2, [r3, #24]
 8006d5c:	4b28      	ldr	r3, [pc, #160]	@ (8006e00 <HAL_RCC_ClockConfig+0x358>)
 8006d5e:	69db      	ldr	r3, [r3, #28]
 8006d60:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006d64:	429a      	cmp	r2, r3
 8006d66:	d208      	bcs.n	8006d7a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006d68:	4b25      	ldr	r3, [pc, #148]	@ (8006e00 <HAL_RCC_ClockConfig+0x358>)
 8006d6a:	69db      	ldr	r3, [r3, #28]
 8006d6c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	699b      	ldr	r3, [r3, #24]
 8006d74:	4922      	ldr	r1, [pc, #136]	@ (8006e00 <HAL_RCC_ClockConfig+0x358>)
 8006d76:	4313      	orrs	r3, r2
 8006d78:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f003 0320 	and.w	r3, r3, #32
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d010      	beq.n	8006da8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	69da      	ldr	r2, [r3, #28]
 8006d8a:	4b1d      	ldr	r3, [pc, #116]	@ (8006e00 <HAL_RCC_ClockConfig+0x358>)
 8006d8c:	6a1b      	ldr	r3, [r3, #32]
 8006d8e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d208      	bcs.n	8006da8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006d96:	4b1a      	ldr	r3, [pc, #104]	@ (8006e00 <HAL_RCC_ClockConfig+0x358>)
 8006d98:	6a1b      	ldr	r3, [r3, #32]
 8006d9a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	69db      	ldr	r3, [r3, #28]
 8006da2:	4917      	ldr	r1, [pc, #92]	@ (8006e00 <HAL_RCC_ClockConfig+0x358>)
 8006da4:	4313      	orrs	r3, r2
 8006da6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006da8:	f000 f834 	bl	8006e14 <HAL_RCC_GetSysClockFreq>
 8006dac:	4602      	mov	r2, r0
 8006dae:	4b14      	ldr	r3, [pc, #80]	@ (8006e00 <HAL_RCC_ClockConfig+0x358>)
 8006db0:	699b      	ldr	r3, [r3, #24]
 8006db2:	0a1b      	lsrs	r3, r3, #8
 8006db4:	f003 030f 	and.w	r3, r3, #15
 8006db8:	4912      	ldr	r1, [pc, #72]	@ (8006e04 <HAL_RCC_ClockConfig+0x35c>)
 8006dba:	5ccb      	ldrb	r3, [r1, r3]
 8006dbc:	f003 031f 	and.w	r3, r3, #31
 8006dc0:	fa22 f303 	lsr.w	r3, r2, r3
 8006dc4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8006e00 <HAL_RCC_ClockConfig+0x358>)
 8006dc8:	699b      	ldr	r3, [r3, #24]
 8006dca:	f003 030f 	and.w	r3, r3, #15
 8006dce:	4a0d      	ldr	r2, [pc, #52]	@ (8006e04 <HAL_RCC_ClockConfig+0x35c>)
 8006dd0:	5cd3      	ldrb	r3, [r2, r3]
 8006dd2:	f003 031f 	and.w	r3, r3, #31
 8006dd6:	693a      	ldr	r2, [r7, #16]
 8006dd8:	fa22 f303 	lsr.w	r3, r2, r3
 8006ddc:	4a0a      	ldr	r2, [pc, #40]	@ (8006e08 <HAL_RCC_ClockConfig+0x360>)
 8006dde:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006de0:	4a0a      	ldr	r2, [pc, #40]	@ (8006e0c <HAL_RCC_ClockConfig+0x364>)
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006de6:	4b0a      	ldr	r3, [pc, #40]	@ (8006e10 <HAL_RCC_ClockConfig+0x368>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4618      	mov	r0, r3
 8006dec:	f7fa face 	bl	800138c <HAL_InitTick>
 8006df0:	4603      	mov	r3, r0
 8006df2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006df4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006df6:	4618      	mov	r0, r3
 8006df8:	3718      	adds	r7, #24
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	bd80      	pop	{r7, pc}
 8006dfe:	bf00      	nop
 8006e00:	58024400 	.word	0x58024400
 8006e04:	0800a310 	.word	0x0800a310
 8006e08:	2400001c 	.word	0x2400001c
 8006e0c:	24000018 	.word	0x24000018
 8006e10:	24000020 	.word	0x24000020

08006e14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b089      	sub	sp, #36	@ 0x24
 8006e18:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e1a:	4bb3      	ldr	r3, [pc, #716]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e1c:	691b      	ldr	r3, [r3, #16]
 8006e1e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006e22:	2b18      	cmp	r3, #24
 8006e24:	f200 8155 	bhi.w	80070d2 <HAL_RCC_GetSysClockFreq+0x2be>
 8006e28:	a201      	add	r2, pc, #4	@ (adr r2, 8006e30 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e2e:	bf00      	nop
 8006e30:	08006e95 	.word	0x08006e95
 8006e34:	080070d3 	.word	0x080070d3
 8006e38:	080070d3 	.word	0x080070d3
 8006e3c:	080070d3 	.word	0x080070d3
 8006e40:	080070d3 	.word	0x080070d3
 8006e44:	080070d3 	.word	0x080070d3
 8006e48:	080070d3 	.word	0x080070d3
 8006e4c:	080070d3 	.word	0x080070d3
 8006e50:	08006ebb 	.word	0x08006ebb
 8006e54:	080070d3 	.word	0x080070d3
 8006e58:	080070d3 	.word	0x080070d3
 8006e5c:	080070d3 	.word	0x080070d3
 8006e60:	080070d3 	.word	0x080070d3
 8006e64:	080070d3 	.word	0x080070d3
 8006e68:	080070d3 	.word	0x080070d3
 8006e6c:	080070d3 	.word	0x080070d3
 8006e70:	08006ec1 	.word	0x08006ec1
 8006e74:	080070d3 	.word	0x080070d3
 8006e78:	080070d3 	.word	0x080070d3
 8006e7c:	080070d3 	.word	0x080070d3
 8006e80:	080070d3 	.word	0x080070d3
 8006e84:	080070d3 	.word	0x080070d3
 8006e88:	080070d3 	.word	0x080070d3
 8006e8c:	080070d3 	.word	0x080070d3
 8006e90:	08006ec7 	.word	0x08006ec7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e94:	4b94      	ldr	r3, [pc, #592]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f003 0320 	and.w	r3, r3, #32
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d009      	beq.n	8006eb4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006ea0:	4b91      	ldr	r3, [pc, #580]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	08db      	lsrs	r3, r3, #3
 8006ea6:	f003 0303 	and.w	r3, r3, #3
 8006eaa:	4a90      	ldr	r2, [pc, #576]	@ (80070ec <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006eac:	fa22 f303 	lsr.w	r3, r2, r3
 8006eb0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006eb2:	e111      	b.n	80070d8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006eb4:	4b8d      	ldr	r3, [pc, #564]	@ (80070ec <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006eb6:	61bb      	str	r3, [r7, #24]
      break;
 8006eb8:	e10e      	b.n	80070d8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006eba:	4b8d      	ldr	r3, [pc, #564]	@ (80070f0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006ebc:	61bb      	str	r3, [r7, #24]
      break;
 8006ebe:	e10b      	b.n	80070d8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006ec0:	4b8c      	ldr	r3, [pc, #560]	@ (80070f4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006ec2:	61bb      	str	r3, [r7, #24]
      break;
 8006ec4:	e108      	b.n	80070d8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006ec6:	4b88      	ldr	r3, [pc, #544]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eca:	f003 0303 	and.w	r3, r3, #3
 8006ece:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006ed0:	4b85      	ldr	r3, [pc, #532]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ed4:	091b      	lsrs	r3, r3, #4
 8006ed6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006eda:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006edc:	4b82      	ldr	r3, [pc, #520]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ee0:	f003 0301 	and.w	r3, r3, #1
 8006ee4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006ee6:	4b80      	ldr	r3, [pc, #512]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ee8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006eea:	08db      	lsrs	r3, r3, #3
 8006eec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006ef0:	68fa      	ldr	r2, [r7, #12]
 8006ef2:	fb02 f303 	mul.w	r3, r2, r3
 8006ef6:	ee07 3a90 	vmov	s15, r3
 8006efa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006efe:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	f000 80e1 	beq.w	80070cc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	2b02      	cmp	r3, #2
 8006f0e:	f000 8083 	beq.w	8007018 <HAL_RCC_GetSysClockFreq+0x204>
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	2b02      	cmp	r3, #2
 8006f16:	f200 80a1 	bhi.w	800705c <HAL_RCC_GetSysClockFreq+0x248>
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d003      	beq.n	8006f28 <HAL_RCC_GetSysClockFreq+0x114>
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	d056      	beq.n	8006fd4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006f26:	e099      	b.n	800705c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006f28:	4b6f      	ldr	r3, [pc, #444]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f003 0320 	and.w	r3, r3, #32
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d02d      	beq.n	8006f90 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006f34:	4b6c      	ldr	r3, [pc, #432]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	08db      	lsrs	r3, r3, #3
 8006f3a:	f003 0303 	and.w	r3, r3, #3
 8006f3e:	4a6b      	ldr	r2, [pc, #428]	@ (80070ec <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006f40:	fa22 f303 	lsr.w	r3, r2, r3
 8006f44:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	ee07 3a90 	vmov	s15, r3
 8006f4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	ee07 3a90 	vmov	s15, r3
 8006f56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f5e:	4b62      	ldr	r3, [pc, #392]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f66:	ee07 3a90 	vmov	s15, r3
 8006f6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f6e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f72:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80070f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f8a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006f8e:	e087      	b.n	80070a0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f90:	693b      	ldr	r3, [r7, #16]
 8006f92:	ee07 3a90 	vmov	s15, r3
 8006f96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f9a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80070fc <HAL_RCC_GetSysClockFreq+0x2e8>
 8006f9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fa2:	4b51      	ldr	r3, [pc, #324]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006faa:	ee07 3a90 	vmov	s15, r3
 8006fae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fb2:	ed97 6a02 	vldr	s12, [r7, #8]
 8006fb6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80070f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006fba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006fd2:	e065      	b.n	80070a0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	ee07 3a90 	vmov	s15, r3
 8006fda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fde:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8007100 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006fe2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fe6:	4b40      	ldr	r3, [pc, #256]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fee:	ee07 3a90 	vmov	s15, r3
 8006ff2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ff6:	ed97 6a02 	vldr	s12, [r7, #8]
 8006ffa:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80070f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006ffe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007002:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007006:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800700a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800700e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007012:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007016:	e043      	b.n	80070a0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007018:	693b      	ldr	r3, [r7, #16]
 800701a:	ee07 3a90 	vmov	s15, r3
 800701e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007022:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8007104 <HAL_RCC_GetSysClockFreq+0x2f0>
 8007026:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800702a:	4b2f      	ldr	r3, [pc, #188]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800702c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800702e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007032:	ee07 3a90 	vmov	s15, r3
 8007036:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800703a:	ed97 6a02 	vldr	s12, [r7, #8]
 800703e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80070f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007042:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007046:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800704a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800704e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007052:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007056:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800705a:	e021      	b.n	80070a0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800705c:	693b      	ldr	r3, [r7, #16]
 800705e:	ee07 3a90 	vmov	s15, r3
 8007062:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007066:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007100 <HAL_RCC_GetSysClockFreq+0x2ec>
 800706a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800706e:	4b1e      	ldr	r3, [pc, #120]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007072:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007076:	ee07 3a90 	vmov	s15, r3
 800707a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800707e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007082:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80070f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007086:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800708a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800708e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007092:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007096:	ee67 7a27 	vmul.f32	s15, s14, s15
 800709a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800709e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80070a0:	4b11      	ldr	r3, [pc, #68]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80070a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070a4:	0a5b      	lsrs	r3, r3, #9
 80070a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070aa:	3301      	adds	r3, #1
 80070ac:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	ee07 3a90 	vmov	s15, r3
 80070b4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80070b8:	edd7 6a07 	vldr	s13, [r7, #28]
 80070bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80070c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070c4:	ee17 3a90 	vmov	r3, s15
 80070c8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80070ca:	e005      	b.n	80070d8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80070cc:	2300      	movs	r3, #0
 80070ce:	61bb      	str	r3, [r7, #24]
      break;
 80070d0:	e002      	b.n	80070d8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80070d2:	4b07      	ldr	r3, [pc, #28]	@ (80070f0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80070d4:	61bb      	str	r3, [r7, #24]
      break;
 80070d6:	bf00      	nop
  }

  return sysclockfreq;
 80070d8:	69bb      	ldr	r3, [r7, #24]
}
 80070da:	4618      	mov	r0, r3
 80070dc:	3724      	adds	r7, #36	@ 0x24
 80070de:	46bd      	mov	sp, r7
 80070e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e4:	4770      	bx	lr
 80070e6:	bf00      	nop
 80070e8:	58024400 	.word	0x58024400
 80070ec:	03d09000 	.word	0x03d09000
 80070f0:	003d0900 	.word	0x003d0900
 80070f4:	00f42400 	.word	0x00f42400
 80070f8:	46000000 	.word	0x46000000
 80070fc:	4c742400 	.word	0x4c742400
 8007100:	4a742400 	.word	0x4a742400
 8007104:	4b742400 	.word	0x4b742400

08007108 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b082      	sub	sp, #8
 800710c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800710e:	f7ff fe81 	bl	8006e14 <HAL_RCC_GetSysClockFreq>
 8007112:	4602      	mov	r2, r0
 8007114:	4b10      	ldr	r3, [pc, #64]	@ (8007158 <HAL_RCC_GetHCLKFreq+0x50>)
 8007116:	699b      	ldr	r3, [r3, #24]
 8007118:	0a1b      	lsrs	r3, r3, #8
 800711a:	f003 030f 	and.w	r3, r3, #15
 800711e:	490f      	ldr	r1, [pc, #60]	@ (800715c <HAL_RCC_GetHCLKFreq+0x54>)
 8007120:	5ccb      	ldrb	r3, [r1, r3]
 8007122:	f003 031f 	and.w	r3, r3, #31
 8007126:	fa22 f303 	lsr.w	r3, r2, r3
 800712a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800712c:	4b0a      	ldr	r3, [pc, #40]	@ (8007158 <HAL_RCC_GetHCLKFreq+0x50>)
 800712e:	699b      	ldr	r3, [r3, #24]
 8007130:	f003 030f 	and.w	r3, r3, #15
 8007134:	4a09      	ldr	r2, [pc, #36]	@ (800715c <HAL_RCC_GetHCLKFreq+0x54>)
 8007136:	5cd3      	ldrb	r3, [r2, r3]
 8007138:	f003 031f 	and.w	r3, r3, #31
 800713c:	687a      	ldr	r2, [r7, #4]
 800713e:	fa22 f303 	lsr.w	r3, r2, r3
 8007142:	4a07      	ldr	r2, [pc, #28]	@ (8007160 <HAL_RCC_GetHCLKFreq+0x58>)
 8007144:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007146:	4a07      	ldr	r2, [pc, #28]	@ (8007164 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800714c:	4b04      	ldr	r3, [pc, #16]	@ (8007160 <HAL_RCC_GetHCLKFreq+0x58>)
 800714e:	681b      	ldr	r3, [r3, #0]
}
 8007150:	4618      	mov	r0, r3
 8007152:	3708      	adds	r7, #8
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}
 8007158:	58024400 	.word	0x58024400
 800715c:	0800a310 	.word	0x0800a310
 8007160:	2400001c 	.word	0x2400001c
 8007164:	24000018 	.word	0x24000018

08007168 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800716c:	f7ff ffcc 	bl	8007108 <HAL_RCC_GetHCLKFreq>
 8007170:	4602      	mov	r2, r0
 8007172:	4b06      	ldr	r3, [pc, #24]	@ (800718c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007174:	69db      	ldr	r3, [r3, #28]
 8007176:	091b      	lsrs	r3, r3, #4
 8007178:	f003 0307 	and.w	r3, r3, #7
 800717c:	4904      	ldr	r1, [pc, #16]	@ (8007190 <HAL_RCC_GetPCLK1Freq+0x28>)
 800717e:	5ccb      	ldrb	r3, [r1, r3]
 8007180:	f003 031f 	and.w	r3, r3, #31
 8007184:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007188:	4618      	mov	r0, r3
 800718a:	bd80      	pop	{r7, pc}
 800718c:	58024400 	.word	0x58024400
 8007190:	0800a310 	.word	0x0800a310

08007194 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007194:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007198:	b0c6      	sub	sp, #280	@ 0x118
 800719a:	af00      	add	r7, sp, #0
 800719c:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80071a0:	2300      	movs	r3, #0
 80071a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80071a6:	2300      	movs	r3, #0
 80071a8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80071ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071b4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80071b8:	2500      	movs	r5, #0
 80071ba:	ea54 0305 	orrs.w	r3, r4, r5
 80071be:	d049      	beq.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80071c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071c6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80071ca:	d02f      	beq.n	800722c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80071cc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80071d0:	d828      	bhi.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80071d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80071d6:	d01a      	beq.n	800720e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80071d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80071dc:	d822      	bhi.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d003      	beq.n	80071ea <HAL_RCCEx_PeriphCLKConfig+0x56>
 80071e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80071e6:	d007      	beq.n	80071f8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80071e8:	e01c      	b.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071ea:	4bab      	ldr	r3, [pc, #684]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80071ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071ee:	4aaa      	ldr	r2, [pc, #680]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80071f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80071f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80071f6:	e01a      	b.n	800722e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80071f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071fc:	3308      	adds	r3, #8
 80071fe:	2102      	movs	r1, #2
 8007200:	4618      	mov	r0, r3
 8007202:	f002 fa49 	bl	8009698 <RCCEx_PLL2_Config>
 8007206:	4603      	mov	r3, r0
 8007208:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800720c:	e00f      	b.n	800722e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800720e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007212:	3328      	adds	r3, #40	@ 0x28
 8007214:	2102      	movs	r1, #2
 8007216:	4618      	mov	r0, r3
 8007218:	f002 faf0 	bl	80097fc <RCCEx_PLL3_Config>
 800721c:	4603      	mov	r3, r0
 800721e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007222:	e004      	b.n	800722e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007224:	2301      	movs	r3, #1
 8007226:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800722a:	e000      	b.n	800722e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800722c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800722e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007232:	2b00      	cmp	r3, #0
 8007234:	d10a      	bne.n	800724c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007236:	4b98      	ldr	r3, [pc, #608]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007238:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800723a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800723e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007242:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007244:	4a94      	ldr	r2, [pc, #592]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007246:	430b      	orrs	r3, r1
 8007248:	6513      	str	r3, [r2, #80]	@ 0x50
 800724a:	e003      	b.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800724c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007250:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007254:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800725c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8007260:	f04f 0900 	mov.w	r9, #0
 8007264:	ea58 0309 	orrs.w	r3, r8, r9
 8007268:	d047      	beq.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800726a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800726e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007270:	2b04      	cmp	r3, #4
 8007272:	d82a      	bhi.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x136>
 8007274:	a201      	add	r2, pc, #4	@ (adr r2, 800727c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8007276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800727a:	bf00      	nop
 800727c:	08007291 	.word	0x08007291
 8007280:	0800729f 	.word	0x0800729f
 8007284:	080072b5 	.word	0x080072b5
 8007288:	080072d3 	.word	0x080072d3
 800728c:	080072d3 	.word	0x080072d3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007290:	4b81      	ldr	r3, [pc, #516]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007294:	4a80      	ldr	r2, [pc, #512]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007296:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800729a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800729c:	e01a      	b.n	80072d4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800729e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072a2:	3308      	adds	r3, #8
 80072a4:	2100      	movs	r1, #0
 80072a6:	4618      	mov	r0, r3
 80072a8:	f002 f9f6 	bl	8009698 <RCCEx_PLL2_Config>
 80072ac:	4603      	mov	r3, r0
 80072ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80072b2:	e00f      	b.n	80072d4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80072b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072b8:	3328      	adds	r3, #40	@ 0x28
 80072ba:	2100      	movs	r1, #0
 80072bc:	4618      	mov	r0, r3
 80072be:	f002 fa9d 	bl	80097fc <RCCEx_PLL3_Config>
 80072c2:	4603      	mov	r3, r0
 80072c4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80072c8:	e004      	b.n	80072d4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072ca:	2301      	movs	r3, #1
 80072cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80072d0:	e000      	b.n	80072d4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80072d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d10a      	bne.n	80072f2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80072dc:	4b6e      	ldr	r3, [pc, #440]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80072de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072e0:	f023 0107 	bic.w	r1, r3, #7
 80072e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072ea:	4a6b      	ldr	r2, [pc, #428]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80072ec:	430b      	orrs	r3, r1
 80072ee:	6513      	str	r3, [r2, #80]	@ 0x50
 80072f0:	e003      	b.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072f6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80072fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007302:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8007306:	f04f 0b00 	mov.w	fp, #0
 800730a:	ea5a 030b 	orrs.w	r3, sl, fp
 800730e:	d05b      	beq.n	80073c8 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007310:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007314:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007318:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800731c:	d03b      	beq.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800731e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007322:	d834      	bhi.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007324:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007328:	d037      	beq.n	800739a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800732a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800732e:	d82e      	bhi.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007330:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007334:	d033      	beq.n	800739e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8007336:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800733a:	d828      	bhi.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800733c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007340:	d01a      	beq.n	8007378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8007342:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007346:	d822      	bhi.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007348:	2b00      	cmp	r3, #0
 800734a:	d003      	beq.n	8007354 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800734c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007350:	d007      	beq.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8007352:	e01c      	b.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007354:	4b50      	ldr	r3, [pc, #320]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007358:	4a4f      	ldr	r2, [pc, #316]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800735a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800735e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007360:	e01e      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007362:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007366:	3308      	adds	r3, #8
 8007368:	2100      	movs	r1, #0
 800736a:	4618      	mov	r0, r3
 800736c:	f002 f994 	bl	8009698 <RCCEx_PLL2_Config>
 8007370:	4603      	mov	r3, r0
 8007372:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007376:	e013      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007378:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800737c:	3328      	adds	r3, #40	@ 0x28
 800737e:	2100      	movs	r1, #0
 8007380:	4618      	mov	r0, r3
 8007382:	f002 fa3b 	bl	80097fc <RCCEx_PLL3_Config>
 8007386:	4603      	mov	r3, r0
 8007388:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800738c:	e008      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800738e:	2301      	movs	r3, #1
 8007390:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007394:	e004      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007396:	bf00      	nop
 8007398:	e002      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800739a:	bf00      	nop
 800739c:	e000      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800739e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d10b      	bne.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80073a8:	4b3b      	ldr	r3, [pc, #236]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80073aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073ac:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80073b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073b4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80073b8:	4a37      	ldr	r2, [pc, #220]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80073ba:	430b      	orrs	r3, r1
 80073bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80073be:	e003      	b.n	80073c8 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80073c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073d0:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80073d4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80073d8:	2300      	movs	r3, #0
 80073da:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80073de:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80073e2:	460b      	mov	r3, r1
 80073e4:	4313      	orrs	r3, r2
 80073e6:	d05d      	beq.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80073e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073ec:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80073f0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80073f4:	d03b      	beq.n	800746e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80073f6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80073fa:	d834      	bhi.n	8007466 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80073fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007400:	d037      	beq.n	8007472 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8007402:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007406:	d82e      	bhi.n	8007466 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007408:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800740c:	d033      	beq.n	8007476 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800740e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007412:	d828      	bhi.n	8007466 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007414:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007418:	d01a      	beq.n	8007450 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800741a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800741e:	d822      	bhi.n	8007466 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007420:	2b00      	cmp	r3, #0
 8007422:	d003      	beq.n	800742c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8007424:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007428:	d007      	beq.n	800743a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800742a:	e01c      	b.n	8007466 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800742c:	4b1a      	ldr	r3, [pc, #104]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800742e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007430:	4a19      	ldr	r2, [pc, #100]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007432:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007436:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007438:	e01e      	b.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800743a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800743e:	3308      	adds	r3, #8
 8007440:	2100      	movs	r1, #0
 8007442:	4618      	mov	r0, r3
 8007444:	f002 f928 	bl	8009698 <RCCEx_PLL2_Config>
 8007448:	4603      	mov	r3, r0
 800744a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800744e:	e013      	b.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007450:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007454:	3328      	adds	r3, #40	@ 0x28
 8007456:	2100      	movs	r1, #0
 8007458:	4618      	mov	r0, r3
 800745a:	f002 f9cf 	bl	80097fc <RCCEx_PLL3_Config>
 800745e:	4603      	mov	r3, r0
 8007460:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007464:	e008      	b.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007466:	2301      	movs	r3, #1
 8007468:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800746c:	e004      	b.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800746e:	bf00      	nop
 8007470:	e002      	b.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8007472:	bf00      	nop
 8007474:	e000      	b.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8007476:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007478:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800747c:	2b00      	cmp	r3, #0
 800747e:	d10d      	bne.n	800749c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007480:	4b05      	ldr	r3, [pc, #20]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007482:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007484:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007488:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800748c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007490:	4a01      	ldr	r2, [pc, #4]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007492:	430b      	orrs	r3, r1
 8007494:	6593      	str	r3, [r2, #88]	@ 0x58
 8007496:	e005      	b.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8007498:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800749c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074a0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80074a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ac:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80074b0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80074b4:	2300      	movs	r3, #0
 80074b6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80074ba:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80074be:	460b      	mov	r3, r1
 80074c0:	4313      	orrs	r3, r2
 80074c2:	d03a      	beq.n	800753a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80074c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074ca:	2b30      	cmp	r3, #48	@ 0x30
 80074cc:	d01f      	beq.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80074ce:	2b30      	cmp	r3, #48	@ 0x30
 80074d0:	d819      	bhi.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80074d2:	2b20      	cmp	r3, #32
 80074d4:	d00c      	beq.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80074d6:	2b20      	cmp	r3, #32
 80074d8:	d815      	bhi.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d019      	beq.n	8007512 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80074de:	2b10      	cmp	r3, #16
 80074e0:	d111      	bne.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074e2:	4baa      	ldr	r3, [pc, #680]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80074e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074e6:	4aa9      	ldr	r2, [pc, #676]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80074e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80074ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80074ee:	e011      	b.n	8007514 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80074f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074f4:	3308      	adds	r3, #8
 80074f6:	2102      	movs	r1, #2
 80074f8:	4618      	mov	r0, r3
 80074fa:	f002 f8cd 	bl	8009698 <RCCEx_PLL2_Config>
 80074fe:	4603      	mov	r3, r0
 8007500:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8007504:	e006      	b.n	8007514 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800750c:	e002      	b.n	8007514 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800750e:	bf00      	nop
 8007510:	e000      	b.n	8007514 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8007512:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007514:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007518:	2b00      	cmp	r3, #0
 800751a:	d10a      	bne.n	8007532 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800751c:	4b9b      	ldr	r3, [pc, #620]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800751e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007520:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007524:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800752a:	4a98      	ldr	r2, [pc, #608]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800752c:	430b      	orrs	r3, r1
 800752e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007530:	e003      	b.n	800753a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007532:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007536:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800753a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800753e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007542:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007546:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800754a:	2300      	movs	r3, #0
 800754c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007550:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007554:	460b      	mov	r3, r1
 8007556:	4313      	orrs	r3, r2
 8007558:	d051      	beq.n	80075fe <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800755a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800755e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007560:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007564:	d035      	beq.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8007566:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800756a:	d82e      	bhi.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x436>
 800756c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007570:	d031      	beq.n	80075d6 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8007572:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007576:	d828      	bhi.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007578:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800757c:	d01a      	beq.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800757e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007582:	d822      	bhi.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007584:	2b00      	cmp	r3, #0
 8007586:	d003      	beq.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8007588:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800758c:	d007      	beq.n	800759e <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800758e:	e01c      	b.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007590:	4b7e      	ldr	r3, [pc, #504]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007594:	4a7d      	ldr	r2, [pc, #500]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007596:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800759a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800759c:	e01c      	b.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800759e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075a2:	3308      	adds	r3, #8
 80075a4:	2100      	movs	r1, #0
 80075a6:	4618      	mov	r0, r3
 80075a8:	f002 f876 	bl	8009698 <RCCEx_PLL2_Config>
 80075ac:	4603      	mov	r3, r0
 80075ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80075b2:	e011      	b.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80075b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075b8:	3328      	adds	r3, #40	@ 0x28
 80075ba:	2100      	movs	r1, #0
 80075bc:	4618      	mov	r0, r3
 80075be:	f002 f91d 	bl	80097fc <RCCEx_PLL3_Config>
 80075c2:	4603      	mov	r3, r0
 80075c4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80075c8:	e006      	b.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075ca:	2301      	movs	r3, #1
 80075cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80075d0:	e002      	b.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80075d2:	bf00      	nop
 80075d4:	e000      	b.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80075d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d10a      	bne.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80075e0:	4b6a      	ldr	r3, [pc, #424]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80075e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075e4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80075e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075ee:	4a67      	ldr	r2, [pc, #412]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80075f0:	430b      	orrs	r3, r1
 80075f2:	6513      	str	r3, [r2, #80]	@ 0x50
 80075f4:	e003      	b.n	80075fe <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075fa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80075fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007606:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800760a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800760e:	2300      	movs	r3, #0
 8007610:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007614:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8007618:	460b      	mov	r3, r1
 800761a:	4313      	orrs	r3, r2
 800761c:	d053      	beq.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800761e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007622:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007624:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007628:	d033      	beq.n	8007692 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800762a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800762e:	d82c      	bhi.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007630:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007634:	d02f      	beq.n	8007696 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8007636:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800763a:	d826      	bhi.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800763c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007640:	d02b      	beq.n	800769a <HAL_RCCEx_PeriphCLKConfig+0x506>
 8007642:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007646:	d820      	bhi.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007648:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800764c:	d012      	beq.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800764e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007652:	d81a      	bhi.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007654:	2b00      	cmp	r3, #0
 8007656:	d022      	beq.n	800769e <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8007658:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800765c:	d115      	bne.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800765e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007662:	3308      	adds	r3, #8
 8007664:	2101      	movs	r1, #1
 8007666:	4618      	mov	r0, r3
 8007668:	f002 f816 	bl	8009698 <RCCEx_PLL2_Config>
 800766c:	4603      	mov	r3, r0
 800766e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007672:	e015      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007674:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007678:	3328      	adds	r3, #40	@ 0x28
 800767a:	2101      	movs	r1, #1
 800767c:	4618      	mov	r0, r3
 800767e:	f002 f8bd 	bl	80097fc <RCCEx_PLL3_Config>
 8007682:	4603      	mov	r3, r0
 8007684:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007688:	e00a      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007690:	e006      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007692:	bf00      	nop
 8007694:	e004      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007696:	bf00      	nop
 8007698:	e002      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800769a:	bf00      	nop
 800769c:	e000      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800769e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d10a      	bne.n	80076be <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80076a8:	4b38      	ldr	r3, [pc, #224]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80076aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076ac:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80076b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076b6:	4a35      	ldr	r2, [pc, #212]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80076b8:	430b      	orrs	r3, r1
 80076ba:	6513      	str	r3, [r2, #80]	@ 0x50
 80076bc:	e003      	b.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076c2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80076c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ce:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80076d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80076d6:	2300      	movs	r3, #0
 80076d8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80076dc:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80076e0:	460b      	mov	r3, r1
 80076e2:	4313      	orrs	r3, r2
 80076e4:	d058      	beq.n	8007798 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80076e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076ea:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80076ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80076f2:	d033      	beq.n	800775c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80076f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80076f8:	d82c      	bhi.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80076fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076fe:	d02f      	beq.n	8007760 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8007700:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007704:	d826      	bhi.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007706:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800770a:	d02b      	beq.n	8007764 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800770c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007710:	d820      	bhi.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007712:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007716:	d012      	beq.n	800773e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8007718:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800771c:	d81a      	bhi.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800771e:	2b00      	cmp	r3, #0
 8007720:	d022      	beq.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007722:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007726:	d115      	bne.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007728:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800772c:	3308      	adds	r3, #8
 800772e:	2101      	movs	r1, #1
 8007730:	4618      	mov	r0, r3
 8007732:	f001 ffb1 	bl	8009698 <RCCEx_PLL2_Config>
 8007736:	4603      	mov	r3, r0
 8007738:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800773c:	e015      	b.n	800776a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800773e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007742:	3328      	adds	r3, #40	@ 0x28
 8007744:	2101      	movs	r1, #1
 8007746:	4618      	mov	r0, r3
 8007748:	f002 f858 	bl	80097fc <RCCEx_PLL3_Config>
 800774c:	4603      	mov	r3, r0
 800774e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007752:	e00a      	b.n	800776a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8007754:	2301      	movs	r3, #1
 8007756:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800775a:	e006      	b.n	800776a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800775c:	bf00      	nop
 800775e:	e004      	b.n	800776a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007760:	bf00      	nop
 8007762:	e002      	b.n	800776a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007764:	bf00      	nop
 8007766:	e000      	b.n	800776a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007768:	bf00      	nop
    }

    if (ret == HAL_OK)
 800776a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800776e:	2b00      	cmp	r3, #0
 8007770:	d10e      	bne.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007772:	4b06      	ldr	r3, [pc, #24]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007774:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007776:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800777a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800777e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007782:	4a02      	ldr	r2, [pc, #8]	@ (800778c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007784:	430b      	orrs	r3, r1
 8007786:	6593      	str	r3, [r2, #88]	@ 0x58
 8007788:	e006      	b.n	8007798 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800778a:	bf00      	nop
 800778c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007790:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007794:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007798:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800779c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80077a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80077a8:	2300      	movs	r3, #0
 80077aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80077ae:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80077b2:	460b      	mov	r3, r1
 80077b4:	4313      	orrs	r3, r2
 80077b6:	d037      	beq.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80077b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077c2:	d00e      	beq.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80077c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077c8:	d816      	bhi.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d018      	beq.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80077ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80077d2:	d111      	bne.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077d4:	4bc4      	ldr	r3, [pc, #784]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80077d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077d8:	4ac3      	ldr	r2, [pc, #780]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80077da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80077de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80077e0:	e00f      	b.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80077e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077e6:	3308      	adds	r3, #8
 80077e8:	2101      	movs	r1, #1
 80077ea:	4618      	mov	r0, r3
 80077ec:	f001 ff54 	bl	8009698 <RCCEx_PLL2_Config>
 80077f0:	4603      	mov	r3, r0
 80077f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80077f6:	e004      	b.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077f8:	2301      	movs	r3, #1
 80077fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80077fe:	e000      	b.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8007800:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007802:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007806:	2b00      	cmp	r3, #0
 8007808:	d10a      	bne.n	8007820 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800780a:	4bb7      	ldr	r3, [pc, #732]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800780c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800780e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007812:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007816:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007818:	4ab3      	ldr	r2, [pc, #716]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800781a:	430b      	orrs	r3, r1
 800781c:	6513      	str	r3, [r2, #80]	@ 0x50
 800781e:	e003      	b.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007820:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007824:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007828:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800782c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007830:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007834:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007838:	2300      	movs	r3, #0
 800783a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800783e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8007842:	460b      	mov	r3, r1
 8007844:	4313      	orrs	r3, r2
 8007846:	d039      	beq.n	80078bc <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007848:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800784c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800784e:	2b03      	cmp	r3, #3
 8007850:	d81c      	bhi.n	800788c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8007852:	a201      	add	r2, pc, #4	@ (adr r2, 8007858 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8007854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007858:	08007895 	.word	0x08007895
 800785c:	08007869 	.word	0x08007869
 8007860:	08007877 	.word	0x08007877
 8007864:	08007895 	.word	0x08007895
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007868:	4b9f      	ldr	r3, [pc, #636]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800786a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800786c:	4a9e      	ldr	r2, [pc, #632]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800786e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007872:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007874:	e00f      	b.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007876:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800787a:	3308      	adds	r3, #8
 800787c:	2102      	movs	r1, #2
 800787e:	4618      	mov	r0, r3
 8007880:	f001 ff0a 	bl	8009698 <RCCEx_PLL2_Config>
 8007884:	4603      	mov	r3, r0
 8007886:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800788a:	e004      	b.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800788c:	2301      	movs	r3, #1
 800788e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007892:	e000      	b.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8007894:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007896:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800789a:	2b00      	cmp	r3, #0
 800789c:	d10a      	bne.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800789e:	4b92      	ldr	r3, [pc, #584]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078a2:	f023 0103 	bic.w	r1, r3, #3
 80078a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078ac:	4a8e      	ldr	r2, [pc, #568]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078ae:	430b      	orrs	r3, r1
 80078b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80078b2:	e003      	b.n	80078bc <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80078bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078c4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80078c8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80078cc:	2300      	movs	r3, #0
 80078ce:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80078d2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80078d6:	460b      	mov	r3, r1
 80078d8:	4313      	orrs	r3, r2
 80078da:	f000 8099 	beq.w	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80078de:	4b83      	ldr	r3, [pc, #524]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	4a82      	ldr	r2, [pc, #520]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80078e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078e8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80078ea:	f7f9 fd99 	bl	8001420 <HAL_GetTick>
 80078ee:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80078f2:	e00b      	b.n	800790c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078f4:	f7f9 fd94 	bl	8001420 <HAL_GetTick>
 80078f8:	4602      	mov	r2, r0
 80078fa:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80078fe:	1ad3      	subs	r3, r2, r3
 8007900:	2b64      	cmp	r3, #100	@ 0x64
 8007902:	d903      	bls.n	800790c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8007904:	2303      	movs	r3, #3
 8007906:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800790a:	e005      	b.n	8007918 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800790c:	4b77      	ldr	r3, [pc, #476]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007914:	2b00      	cmp	r3, #0
 8007916:	d0ed      	beq.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8007918:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800791c:	2b00      	cmp	r3, #0
 800791e:	d173      	bne.n	8007a08 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007920:	4b71      	ldr	r3, [pc, #452]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007922:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007924:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007928:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800792c:	4053      	eors	r3, r2
 800792e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007932:	2b00      	cmp	r3, #0
 8007934:	d015      	beq.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007936:	4b6c      	ldr	r3, [pc, #432]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007938:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800793a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800793e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007942:	4b69      	ldr	r3, [pc, #420]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007944:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007946:	4a68      	ldr	r2, [pc, #416]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007948:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800794c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800794e:	4b66      	ldr	r3, [pc, #408]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007950:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007952:	4a65      	ldr	r2, [pc, #404]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007954:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007958:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800795a:	4a63      	ldr	r2, [pc, #396]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800795c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007960:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007962:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007966:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800796a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800796e:	d118      	bne.n	80079a2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007970:	f7f9 fd56 	bl	8001420 <HAL_GetTick>
 8007974:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007978:	e00d      	b.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800797a:	f7f9 fd51 	bl	8001420 <HAL_GetTick>
 800797e:	4602      	mov	r2, r0
 8007980:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007984:	1ad2      	subs	r2, r2, r3
 8007986:	f241 3388 	movw	r3, #5000	@ 0x1388
 800798a:	429a      	cmp	r2, r3
 800798c:	d903      	bls.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800798e:	2303      	movs	r3, #3
 8007990:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8007994:	e005      	b.n	80079a2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007996:	4b54      	ldr	r3, [pc, #336]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007998:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800799a:	f003 0302 	and.w	r3, r3, #2
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d0eb      	beq.n	800797a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80079a2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d129      	bne.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80079aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079ae:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80079b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80079b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80079ba:	d10e      	bne.n	80079da <HAL_RCCEx_PeriphCLKConfig+0x846>
 80079bc:	4b4a      	ldr	r3, [pc, #296]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80079be:	691b      	ldr	r3, [r3, #16]
 80079c0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80079c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80079cc:	091a      	lsrs	r2, r3, #4
 80079ce:	4b48      	ldr	r3, [pc, #288]	@ (8007af0 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80079d0:	4013      	ands	r3, r2
 80079d2:	4a45      	ldr	r2, [pc, #276]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80079d4:	430b      	orrs	r3, r1
 80079d6:	6113      	str	r3, [r2, #16]
 80079d8:	e005      	b.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x852>
 80079da:	4b43      	ldr	r3, [pc, #268]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80079dc:	691b      	ldr	r3, [r3, #16]
 80079de:	4a42      	ldr	r2, [pc, #264]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80079e0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80079e4:	6113      	str	r3, [r2, #16]
 80079e6:	4b40      	ldr	r3, [pc, #256]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80079e8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80079ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079ee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80079f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80079f6:	4a3c      	ldr	r2, [pc, #240]	@ (8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80079f8:	430b      	orrs	r3, r1
 80079fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80079fc:	e008      	b.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80079fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a02:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8007a06:	e003      	b.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a0c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007a10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a18:	f002 0301 	and.w	r3, r2, #1
 8007a1c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007a20:	2300      	movs	r3, #0
 8007a22:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007a26:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007a2a:	460b      	mov	r3, r1
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	f000 808f 	beq.w	8007b50 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007a32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a36:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a38:	2b28      	cmp	r3, #40	@ 0x28
 8007a3a:	d871      	bhi.n	8007b20 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8007a3c:	a201      	add	r2, pc, #4	@ (adr r2, 8007a44 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8007a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a42:	bf00      	nop
 8007a44:	08007b29 	.word	0x08007b29
 8007a48:	08007b21 	.word	0x08007b21
 8007a4c:	08007b21 	.word	0x08007b21
 8007a50:	08007b21 	.word	0x08007b21
 8007a54:	08007b21 	.word	0x08007b21
 8007a58:	08007b21 	.word	0x08007b21
 8007a5c:	08007b21 	.word	0x08007b21
 8007a60:	08007b21 	.word	0x08007b21
 8007a64:	08007af5 	.word	0x08007af5
 8007a68:	08007b21 	.word	0x08007b21
 8007a6c:	08007b21 	.word	0x08007b21
 8007a70:	08007b21 	.word	0x08007b21
 8007a74:	08007b21 	.word	0x08007b21
 8007a78:	08007b21 	.word	0x08007b21
 8007a7c:	08007b21 	.word	0x08007b21
 8007a80:	08007b21 	.word	0x08007b21
 8007a84:	08007b0b 	.word	0x08007b0b
 8007a88:	08007b21 	.word	0x08007b21
 8007a8c:	08007b21 	.word	0x08007b21
 8007a90:	08007b21 	.word	0x08007b21
 8007a94:	08007b21 	.word	0x08007b21
 8007a98:	08007b21 	.word	0x08007b21
 8007a9c:	08007b21 	.word	0x08007b21
 8007aa0:	08007b21 	.word	0x08007b21
 8007aa4:	08007b29 	.word	0x08007b29
 8007aa8:	08007b21 	.word	0x08007b21
 8007aac:	08007b21 	.word	0x08007b21
 8007ab0:	08007b21 	.word	0x08007b21
 8007ab4:	08007b21 	.word	0x08007b21
 8007ab8:	08007b21 	.word	0x08007b21
 8007abc:	08007b21 	.word	0x08007b21
 8007ac0:	08007b21 	.word	0x08007b21
 8007ac4:	08007b29 	.word	0x08007b29
 8007ac8:	08007b21 	.word	0x08007b21
 8007acc:	08007b21 	.word	0x08007b21
 8007ad0:	08007b21 	.word	0x08007b21
 8007ad4:	08007b21 	.word	0x08007b21
 8007ad8:	08007b21 	.word	0x08007b21
 8007adc:	08007b21 	.word	0x08007b21
 8007ae0:	08007b21 	.word	0x08007b21
 8007ae4:	08007b29 	.word	0x08007b29
 8007ae8:	58024400 	.word	0x58024400
 8007aec:	58024800 	.word	0x58024800
 8007af0:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007af4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007af8:	3308      	adds	r3, #8
 8007afa:	2101      	movs	r1, #1
 8007afc:	4618      	mov	r0, r3
 8007afe:	f001 fdcb 	bl	8009698 <RCCEx_PLL2_Config>
 8007b02:	4603      	mov	r3, r0
 8007b04:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007b08:	e00f      	b.n	8007b2a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007b0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b0e:	3328      	adds	r3, #40	@ 0x28
 8007b10:	2101      	movs	r1, #1
 8007b12:	4618      	mov	r0, r3
 8007b14:	f001 fe72 	bl	80097fc <RCCEx_PLL3_Config>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007b1e:	e004      	b.n	8007b2a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b20:	2301      	movs	r3, #1
 8007b22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007b26:	e000      	b.n	8007b2a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8007b28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b2a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d10a      	bne.n	8007b48 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007b32:	4bbf      	ldr	r3, [pc, #764]	@ (8007e30 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007b34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b36:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007b3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b3e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007b40:	4abb      	ldr	r2, [pc, #748]	@ (8007e30 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007b42:	430b      	orrs	r3, r1
 8007b44:	6553      	str	r3, [r2, #84]	@ 0x54
 8007b46:	e003      	b.n	8007b50 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b48:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b4c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007b50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b58:	f002 0302 	and.w	r3, r2, #2
 8007b5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007b60:	2300      	movs	r3, #0
 8007b62:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007b66:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007b6a:	460b      	mov	r3, r1
 8007b6c:	4313      	orrs	r3, r2
 8007b6e:	d041      	beq.n	8007bf4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007b70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b76:	2b05      	cmp	r3, #5
 8007b78:	d824      	bhi.n	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8007b7a:	a201      	add	r2, pc, #4	@ (adr r2, 8007b80 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8007b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b80:	08007bcd 	.word	0x08007bcd
 8007b84:	08007b99 	.word	0x08007b99
 8007b88:	08007baf 	.word	0x08007baf
 8007b8c:	08007bcd 	.word	0x08007bcd
 8007b90:	08007bcd 	.word	0x08007bcd
 8007b94:	08007bcd 	.word	0x08007bcd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007b98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b9c:	3308      	adds	r3, #8
 8007b9e:	2101      	movs	r1, #1
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	f001 fd79 	bl	8009698 <RCCEx_PLL2_Config>
 8007ba6:	4603      	mov	r3, r0
 8007ba8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007bac:	e00f      	b.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007bae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bb2:	3328      	adds	r3, #40	@ 0x28
 8007bb4:	2101      	movs	r1, #1
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	f001 fe20 	bl	80097fc <RCCEx_PLL3_Config>
 8007bbc:	4603      	mov	r3, r0
 8007bbe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007bc2:	e004      	b.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007bca:	e000      	b.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8007bcc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007bce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d10a      	bne.n	8007bec <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007bd6:	4b96      	ldr	r3, [pc, #600]	@ (8007e30 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bda:	f023 0107 	bic.w	r1, r3, #7
 8007bde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007be2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007be4:	4a92      	ldr	r2, [pc, #584]	@ (8007e30 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007be6:	430b      	orrs	r3, r1
 8007be8:	6553      	str	r3, [r2, #84]	@ 0x54
 8007bea:	e003      	b.n	8007bf4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bf0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007bf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bfc:	f002 0304 	and.w	r3, r2, #4
 8007c00:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007c04:	2300      	movs	r3, #0
 8007c06:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007c0a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007c0e:	460b      	mov	r3, r1
 8007c10:	4313      	orrs	r3, r2
 8007c12:	d044      	beq.n	8007c9e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007c14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c1c:	2b05      	cmp	r3, #5
 8007c1e:	d825      	bhi.n	8007c6c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8007c20:	a201      	add	r2, pc, #4	@ (adr r2, 8007c28 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8007c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c26:	bf00      	nop
 8007c28:	08007c75 	.word	0x08007c75
 8007c2c:	08007c41 	.word	0x08007c41
 8007c30:	08007c57 	.word	0x08007c57
 8007c34:	08007c75 	.word	0x08007c75
 8007c38:	08007c75 	.word	0x08007c75
 8007c3c:	08007c75 	.word	0x08007c75
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007c40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c44:	3308      	adds	r3, #8
 8007c46:	2101      	movs	r1, #1
 8007c48:	4618      	mov	r0, r3
 8007c4a:	f001 fd25 	bl	8009698 <RCCEx_PLL2_Config>
 8007c4e:	4603      	mov	r3, r0
 8007c50:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007c54:	e00f      	b.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007c56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c5a:	3328      	adds	r3, #40	@ 0x28
 8007c5c:	2101      	movs	r1, #1
 8007c5e:	4618      	mov	r0, r3
 8007c60:	f001 fdcc 	bl	80097fc <RCCEx_PLL3_Config>
 8007c64:	4603      	mov	r3, r0
 8007c66:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007c6a:	e004      	b.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007c72:	e000      	b.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8007c74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c76:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d10b      	bne.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007c7e:	4b6c      	ldr	r3, [pc, #432]	@ (8007e30 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c82:	f023 0107 	bic.w	r1, r3, #7
 8007c86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c8e:	4a68      	ldr	r2, [pc, #416]	@ (8007e30 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007c90:	430b      	orrs	r3, r1
 8007c92:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c94:	e003      	b.n	8007c9e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c96:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c9a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007c9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ca6:	f002 0320 	and.w	r3, r2, #32
 8007caa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007cae:	2300      	movs	r3, #0
 8007cb0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007cb4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007cb8:	460b      	mov	r3, r1
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	d055      	beq.n	8007d6a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007cbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007cc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007cca:	d033      	beq.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8007ccc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007cd0:	d82c      	bhi.n	8007d2c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007cd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cd6:	d02f      	beq.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8007cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cdc:	d826      	bhi.n	8007d2c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007cde:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007ce2:	d02b      	beq.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8007ce4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007ce8:	d820      	bhi.n	8007d2c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007cea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007cee:	d012      	beq.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8007cf0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007cf4:	d81a      	bhi.n	8007d2c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d022      	beq.n	8007d40 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8007cfa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007cfe:	d115      	bne.n	8007d2c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007d00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d04:	3308      	adds	r3, #8
 8007d06:	2100      	movs	r1, #0
 8007d08:	4618      	mov	r0, r3
 8007d0a:	f001 fcc5 	bl	8009698 <RCCEx_PLL2_Config>
 8007d0e:	4603      	mov	r3, r0
 8007d10:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007d14:	e015      	b.n	8007d42 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007d16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d1a:	3328      	adds	r3, #40	@ 0x28
 8007d1c:	2102      	movs	r1, #2
 8007d1e:	4618      	mov	r0, r3
 8007d20:	f001 fd6c 	bl	80097fc <RCCEx_PLL3_Config>
 8007d24:	4603      	mov	r3, r0
 8007d26:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007d2a:	e00a      	b.n	8007d42 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007d32:	e006      	b.n	8007d42 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007d34:	bf00      	nop
 8007d36:	e004      	b.n	8007d42 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007d38:	bf00      	nop
 8007d3a:	e002      	b.n	8007d42 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007d3c:	bf00      	nop
 8007d3e:	e000      	b.n	8007d42 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007d40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d42:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d10b      	bne.n	8007d62 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007d4a:	4b39      	ldr	r3, [pc, #228]	@ (8007e30 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007d4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d4e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007d52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007d5a:	4a35      	ldr	r2, [pc, #212]	@ (8007e30 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007d5c:	430b      	orrs	r3, r1
 8007d5e:	6553      	str	r3, [r2, #84]	@ 0x54
 8007d60:	e003      	b.n	8007d6a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d62:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d66:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007d6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d72:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007d76:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007d80:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007d84:	460b      	mov	r3, r1
 8007d86:	4313      	orrs	r3, r2
 8007d88:	d058      	beq.n	8007e3c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007d8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007d92:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007d96:	d033      	beq.n	8007e00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8007d98:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007d9c:	d82c      	bhi.n	8007df8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007d9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007da2:	d02f      	beq.n	8007e04 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8007da4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007da8:	d826      	bhi.n	8007df8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007daa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007dae:	d02b      	beq.n	8007e08 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8007db0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007db4:	d820      	bhi.n	8007df8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007db6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007dba:	d012      	beq.n	8007de2 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8007dbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007dc0:	d81a      	bhi.n	8007df8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d022      	beq.n	8007e0c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8007dc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007dca:	d115      	bne.n	8007df8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007dcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dd0:	3308      	adds	r3, #8
 8007dd2:	2100      	movs	r1, #0
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	f001 fc5f 	bl	8009698 <RCCEx_PLL2_Config>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007de0:	e015      	b.n	8007e0e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007de2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007de6:	3328      	adds	r3, #40	@ 0x28
 8007de8:	2102      	movs	r1, #2
 8007dea:	4618      	mov	r0, r3
 8007dec:	f001 fd06 	bl	80097fc <RCCEx_PLL3_Config>
 8007df0:	4603      	mov	r3, r0
 8007df2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007df6:	e00a      	b.n	8007e0e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007df8:	2301      	movs	r3, #1
 8007dfa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007dfe:	e006      	b.n	8007e0e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007e00:	bf00      	nop
 8007e02:	e004      	b.n	8007e0e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007e04:	bf00      	nop
 8007e06:	e002      	b.n	8007e0e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007e08:	bf00      	nop
 8007e0a:	e000      	b.n	8007e0e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007e0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e0e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d10e      	bne.n	8007e34 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007e16:	4b06      	ldr	r3, [pc, #24]	@ (8007e30 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e1a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007e1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e22:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007e26:	4a02      	ldr	r2, [pc, #8]	@ (8007e30 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007e28:	430b      	orrs	r3, r1
 8007e2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8007e2c:	e006      	b.n	8007e3c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8007e2e:	bf00      	nop
 8007e30:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e34:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007e38:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007e3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e44:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007e48:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007e52:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007e56:	460b      	mov	r3, r1
 8007e58:	4313      	orrs	r3, r2
 8007e5a:	d055      	beq.n	8007f08 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007e5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e60:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007e64:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007e68:	d033      	beq.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8007e6a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007e6e:	d82c      	bhi.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007e70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e74:	d02f      	beq.n	8007ed6 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8007e76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e7a:	d826      	bhi.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007e7c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007e80:	d02b      	beq.n	8007eda <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8007e82:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007e86:	d820      	bhi.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007e88:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e8c:	d012      	beq.n	8007eb4 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8007e8e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e92:	d81a      	bhi.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d022      	beq.n	8007ede <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8007e98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e9c:	d115      	bne.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007e9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ea2:	3308      	adds	r3, #8
 8007ea4:	2100      	movs	r1, #0
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	f001 fbf6 	bl	8009698 <RCCEx_PLL2_Config>
 8007eac:	4603      	mov	r3, r0
 8007eae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007eb2:	e015      	b.n	8007ee0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007eb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eb8:	3328      	adds	r3, #40	@ 0x28
 8007eba:	2102      	movs	r1, #2
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	f001 fc9d 	bl	80097fc <RCCEx_PLL3_Config>
 8007ec2:	4603      	mov	r3, r0
 8007ec4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007ec8:	e00a      	b.n	8007ee0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007eca:	2301      	movs	r3, #1
 8007ecc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007ed0:	e006      	b.n	8007ee0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007ed2:	bf00      	nop
 8007ed4:	e004      	b.n	8007ee0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007ed6:	bf00      	nop
 8007ed8:	e002      	b.n	8007ee0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007eda:	bf00      	nop
 8007edc:	e000      	b.n	8007ee0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007ede:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ee0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d10b      	bne.n	8007f00 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007ee8:	4ba0      	ldr	r3, [pc, #640]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007eea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007eec:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007ef0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ef4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007ef8:	4a9c      	ldr	r2, [pc, #624]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007efa:	430b      	orrs	r3, r1
 8007efc:	6593      	str	r3, [r2, #88]	@ 0x58
 8007efe:	e003      	b.n	8007f08 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f00:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f04:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8007f08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f10:	f002 0308 	and.w	r3, r2, #8
 8007f14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007f18:	2300      	movs	r3, #0
 8007f1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007f1e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007f22:	460b      	mov	r3, r1
 8007f24:	4313      	orrs	r3, r2
 8007f26:	d01e      	beq.n	8007f66 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8007f28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f34:	d10c      	bne.n	8007f50 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007f36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f3a:	3328      	adds	r3, #40	@ 0x28
 8007f3c:	2102      	movs	r1, #2
 8007f3e:	4618      	mov	r0, r3
 8007f40:	f001 fc5c 	bl	80097fc <RCCEx_PLL3_Config>
 8007f44:	4603      	mov	r3, r0
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d002      	beq.n	8007f50 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8007f50:	4b86      	ldr	r3, [pc, #536]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f54:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007f58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f60:	4a82      	ldr	r2, [pc, #520]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f62:	430b      	orrs	r3, r1
 8007f64:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007f66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f6e:	f002 0310 	and.w	r3, r2, #16
 8007f72:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007f76:	2300      	movs	r3, #0
 8007f78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007f7c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007f80:	460b      	mov	r3, r1
 8007f82:	4313      	orrs	r3, r2
 8007f84:	d01e      	beq.n	8007fc4 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007f86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f92:	d10c      	bne.n	8007fae <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007f94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f98:	3328      	adds	r3, #40	@ 0x28
 8007f9a:	2102      	movs	r1, #2
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	f001 fc2d 	bl	80097fc <RCCEx_PLL3_Config>
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d002      	beq.n	8007fae <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8007fa8:	2301      	movs	r3, #1
 8007faa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007fae:	4b6f      	ldr	r3, [pc, #444]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007fb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fb2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007fb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007fbe:	4a6b      	ldr	r2, [pc, #428]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007fc0:	430b      	orrs	r3, r1
 8007fc2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007fc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fcc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007fd0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007fd6:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007fda:	460b      	mov	r3, r1
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	d03e      	beq.n	800805e <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007fe0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fe4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007fe8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007fec:	d022      	beq.n	8008034 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8007fee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ff2:	d81b      	bhi.n	800802c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d003      	beq.n	8008000 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8007ff8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ffc:	d00b      	beq.n	8008016 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8007ffe:	e015      	b.n	800802c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008000:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008004:	3308      	adds	r3, #8
 8008006:	2100      	movs	r1, #0
 8008008:	4618      	mov	r0, r3
 800800a:	f001 fb45 	bl	8009698 <RCCEx_PLL2_Config>
 800800e:	4603      	mov	r3, r0
 8008010:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008014:	e00f      	b.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008016:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800801a:	3328      	adds	r3, #40	@ 0x28
 800801c:	2102      	movs	r1, #2
 800801e:	4618      	mov	r0, r3
 8008020:	f001 fbec 	bl	80097fc <RCCEx_PLL3_Config>
 8008024:	4603      	mov	r3, r0
 8008026:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800802a:	e004      	b.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800802c:	2301      	movs	r3, #1
 800802e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008032:	e000      	b.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8008034:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008036:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800803a:	2b00      	cmp	r3, #0
 800803c:	d10b      	bne.n	8008056 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800803e:	4b4b      	ldr	r3, [pc, #300]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008042:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8008046:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800804a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800804e:	4a47      	ldr	r2, [pc, #284]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008050:	430b      	orrs	r3, r1
 8008052:	6593      	str	r3, [r2, #88]	@ 0x58
 8008054:	e003      	b.n	800805e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008056:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800805a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800805e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008066:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800806a:	673b      	str	r3, [r7, #112]	@ 0x70
 800806c:	2300      	movs	r3, #0
 800806e:	677b      	str	r3, [r7, #116]	@ 0x74
 8008070:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008074:	460b      	mov	r3, r1
 8008076:	4313      	orrs	r3, r2
 8008078:	d03b      	beq.n	80080f2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800807a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800807e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008082:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008086:	d01f      	beq.n	80080c8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8008088:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800808c:	d818      	bhi.n	80080c0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800808e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008092:	d003      	beq.n	800809c <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8008094:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008098:	d007      	beq.n	80080aa <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800809a:	e011      	b.n	80080c0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800809c:	4b33      	ldr	r3, [pc, #204]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800809e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080a0:	4a32      	ldr	r2, [pc, #200]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80080a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80080a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80080a8:	e00f      	b.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80080aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080ae:	3328      	adds	r3, #40	@ 0x28
 80080b0:	2101      	movs	r1, #1
 80080b2:	4618      	mov	r0, r3
 80080b4:	f001 fba2 	bl	80097fc <RCCEx_PLL3_Config>
 80080b8:	4603      	mov	r3, r0
 80080ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80080be:	e004      	b.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80080c0:	2301      	movs	r3, #1
 80080c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80080c6:	e000      	b.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80080c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d10b      	bne.n	80080ea <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80080d2:	4b26      	ldr	r3, [pc, #152]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80080d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080d6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80080da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80080e2:	4a22      	ldr	r2, [pc, #136]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80080e4:	430b      	orrs	r3, r1
 80080e6:	6553      	str	r3, [r2, #84]	@ 0x54
 80080e8:	e003      	b.n	80080f2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080ea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80080ee:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80080f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080fa:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80080fe:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008100:	2300      	movs	r3, #0
 8008102:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008104:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008108:	460b      	mov	r3, r1
 800810a:	4313      	orrs	r3, r2
 800810c:	d034      	beq.n	8008178 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800810e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008112:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008114:	2b00      	cmp	r3, #0
 8008116:	d003      	beq.n	8008120 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8008118:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800811c:	d007      	beq.n	800812e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800811e:	e011      	b.n	8008144 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008120:	4b12      	ldr	r3, [pc, #72]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008122:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008124:	4a11      	ldr	r2, [pc, #68]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008126:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800812a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800812c:	e00e      	b.n	800814c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800812e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008132:	3308      	adds	r3, #8
 8008134:	2102      	movs	r1, #2
 8008136:	4618      	mov	r0, r3
 8008138:	f001 faae 	bl	8009698 <RCCEx_PLL2_Config>
 800813c:	4603      	mov	r3, r0
 800813e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008142:	e003      	b.n	800814c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8008144:	2301      	movs	r3, #1
 8008146:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800814a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800814c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008150:	2b00      	cmp	r3, #0
 8008152:	d10d      	bne.n	8008170 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008154:	4b05      	ldr	r3, [pc, #20]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008156:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008158:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800815c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008160:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008162:	4a02      	ldr	r2, [pc, #8]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008164:	430b      	orrs	r3, r1
 8008166:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008168:	e006      	b.n	8008178 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800816a:	bf00      	nop
 800816c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008170:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008174:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008178:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800817c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008180:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008184:	663b      	str	r3, [r7, #96]	@ 0x60
 8008186:	2300      	movs	r3, #0
 8008188:	667b      	str	r3, [r7, #100]	@ 0x64
 800818a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800818e:	460b      	mov	r3, r1
 8008190:	4313      	orrs	r3, r2
 8008192:	d00c      	beq.n	80081ae <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008194:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008198:	3328      	adds	r3, #40	@ 0x28
 800819a:	2102      	movs	r1, #2
 800819c:	4618      	mov	r0, r3
 800819e:	f001 fb2d 	bl	80097fc <RCCEx_PLL3_Config>
 80081a2:	4603      	mov	r3, r0
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d002      	beq.n	80081ae <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80081a8:	2301      	movs	r3, #1
 80081aa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80081ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081b6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80081ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 80081bc:	2300      	movs	r3, #0
 80081be:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80081c0:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80081c4:	460b      	mov	r3, r1
 80081c6:	4313      	orrs	r3, r2
 80081c8:	d036      	beq.n	8008238 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80081ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80081d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081d4:	d018      	beq.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 80081d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081da:	d811      	bhi.n	8008200 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80081dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081e0:	d014      	beq.n	800820c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80081e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081e6:	d80b      	bhi.n	8008200 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d011      	beq.n	8008210 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80081ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80081f0:	d106      	bne.n	8008200 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081f2:	4bb7      	ldr	r3, [pc, #732]	@ (80084d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081f6:	4ab6      	ldr	r2, [pc, #728]	@ (80084d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80081fe:	e008      	b.n	8008212 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008200:	2301      	movs	r3, #1
 8008202:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008206:	e004      	b.n	8008212 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008208:	bf00      	nop
 800820a:	e002      	b.n	8008212 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800820c:	bf00      	nop
 800820e:	e000      	b.n	8008212 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008210:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008212:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008216:	2b00      	cmp	r3, #0
 8008218:	d10a      	bne.n	8008230 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800821a:	4bad      	ldr	r3, [pc, #692]	@ (80084d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800821c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800821e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008222:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008226:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008228:	4aa9      	ldr	r2, [pc, #676]	@ (80084d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800822a:	430b      	orrs	r3, r1
 800822c:	6553      	str	r3, [r2, #84]	@ 0x54
 800822e:	e003      	b.n	8008238 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008230:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008234:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008238:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800823c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008240:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008244:	653b      	str	r3, [r7, #80]	@ 0x50
 8008246:	2300      	movs	r3, #0
 8008248:	657b      	str	r3, [r7, #84]	@ 0x54
 800824a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800824e:	460b      	mov	r3, r1
 8008250:	4313      	orrs	r3, r2
 8008252:	d009      	beq.n	8008268 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008254:	4b9e      	ldr	r3, [pc, #632]	@ (80084d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008256:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008258:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800825c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008260:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008262:	4a9b      	ldr	r2, [pc, #620]	@ (80084d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008264:	430b      	orrs	r3, r1
 8008266:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008268:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800826c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008270:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008274:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008276:	2300      	movs	r3, #0
 8008278:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800827a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800827e:	460b      	mov	r3, r1
 8008280:	4313      	orrs	r3, r2
 8008282:	d009      	beq.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008284:	4b92      	ldr	r3, [pc, #584]	@ (80084d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008286:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008288:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800828c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008290:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008292:	4a8f      	ldr	r2, [pc, #572]	@ (80084d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008294:	430b      	orrs	r3, r1
 8008296:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008298:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800829c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a0:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80082a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80082a6:	2300      	movs	r3, #0
 80082a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80082aa:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80082ae:	460b      	mov	r3, r1
 80082b0:	4313      	orrs	r3, r2
 80082b2:	d00e      	beq.n	80082d2 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80082b4:	4b86      	ldr	r3, [pc, #536]	@ (80084d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80082b6:	691b      	ldr	r3, [r3, #16]
 80082b8:	4a85      	ldr	r2, [pc, #532]	@ (80084d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80082ba:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80082be:	6113      	str	r3, [r2, #16]
 80082c0:	4b83      	ldr	r3, [pc, #524]	@ (80084d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80082c2:	6919      	ldr	r1, [r3, #16]
 80082c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082c8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80082cc:	4a80      	ldr	r2, [pc, #512]	@ (80084d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80082ce:	430b      	orrs	r3, r1
 80082d0:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80082d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082da:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80082de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80082e0:	2300      	movs	r3, #0
 80082e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80082e4:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80082e8:	460b      	mov	r3, r1
 80082ea:	4313      	orrs	r3, r2
 80082ec:	d009      	beq.n	8008302 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80082ee:	4b78      	ldr	r3, [pc, #480]	@ (80084d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80082f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80082f2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80082f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082fc:	4a74      	ldr	r2, [pc, #464]	@ (80084d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80082fe:	430b      	orrs	r3, r1
 8008300:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008302:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800830a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800830e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008310:	2300      	movs	r3, #0
 8008312:	637b      	str	r3, [r7, #52]	@ 0x34
 8008314:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008318:	460b      	mov	r3, r1
 800831a:	4313      	orrs	r3, r2
 800831c:	d00a      	beq.n	8008334 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800831e:	4b6c      	ldr	r3, [pc, #432]	@ (80084d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008320:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008322:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008326:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800832a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800832e:	4a68      	ldr	r2, [pc, #416]	@ (80084d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008330:	430b      	orrs	r3, r1
 8008332:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008334:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800833c:	2100      	movs	r1, #0
 800833e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008340:	f003 0301 	and.w	r3, r3, #1
 8008344:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008346:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800834a:	460b      	mov	r3, r1
 800834c:	4313      	orrs	r3, r2
 800834e:	d011      	beq.n	8008374 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008350:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008354:	3308      	adds	r3, #8
 8008356:	2100      	movs	r1, #0
 8008358:	4618      	mov	r0, r3
 800835a:	f001 f99d 	bl	8009698 <RCCEx_PLL2_Config>
 800835e:	4603      	mov	r3, r0
 8008360:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008364:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008368:	2b00      	cmp	r3, #0
 800836a:	d003      	beq.n	8008374 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800836c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008370:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008374:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800837c:	2100      	movs	r1, #0
 800837e:	6239      	str	r1, [r7, #32]
 8008380:	f003 0302 	and.w	r3, r3, #2
 8008384:	627b      	str	r3, [r7, #36]	@ 0x24
 8008386:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800838a:	460b      	mov	r3, r1
 800838c:	4313      	orrs	r3, r2
 800838e:	d011      	beq.n	80083b4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008390:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008394:	3308      	adds	r3, #8
 8008396:	2101      	movs	r1, #1
 8008398:	4618      	mov	r0, r3
 800839a:	f001 f97d 	bl	8009698 <RCCEx_PLL2_Config>
 800839e:	4603      	mov	r3, r0
 80083a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80083a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d003      	beq.n	80083b4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083b0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80083b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083bc:	2100      	movs	r1, #0
 80083be:	61b9      	str	r1, [r7, #24]
 80083c0:	f003 0304 	and.w	r3, r3, #4
 80083c4:	61fb      	str	r3, [r7, #28]
 80083c6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80083ca:	460b      	mov	r3, r1
 80083cc:	4313      	orrs	r3, r2
 80083ce:	d011      	beq.n	80083f4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80083d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083d4:	3308      	adds	r3, #8
 80083d6:	2102      	movs	r1, #2
 80083d8:	4618      	mov	r0, r3
 80083da:	f001 f95d 	bl	8009698 <RCCEx_PLL2_Config>
 80083de:	4603      	mov	r3, r0
 80083e0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80083e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d003      	beq.n	80083f4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083f0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80083f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083fc:	2100      	movs	r1, #0
 80083fe:	6139      	str	r1, [r7, #16]
 8008400:	f003 0308 	and.w	r3, r3, #8
 8008404:	617b      	str	r3, [r7, #20]
 8008406:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800840a:	460b      	mov	r3, r1
 800840c:	4313      	orrs	r3, r2
 800840e:	d011      	beq.n	8008434 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008410:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008414:	3328      	adds	r3, #40	@ 0x28
 8008416:	2100      	movs	r1, #0
 8008418:	4618      	mov	r0, r3
 800841a:	f001 f9ef 	bl	80097fc <RCCEx_PLL3_Config>
 800841e:	4603      	mov	r3, r0
 8008420:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8008424:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008428:	2b00      	cmp	r3, #0
 800842a:	d003      	beq.n	8008434 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800842c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008430:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008434:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800843c:	2100      	movs	r1, #0
 800843e:	60b9      	str	r1, [r7, #8]
 8008440:	f003 0310 	and.w	r3, r3, #16
 8008444:	60fb      	str	r3, [r7, #12]
 8008446:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800844a:	460b      	mov	r3, r1
 800844c:	4313      	orrs	r3, r2
 800844e:	d011      	beq.n	8008474 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008450:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008454:	3328      	adds	r3, #40	@ 0x28
 8008456:	2101      	movs	r1, #1
 8008458:	4618      	mov	r0, r3
 800845a:	f001 f9cf 	bl	80097fc <RCCEx_PLL3_Config>
 800845e:	4603      	mov	r3, r0
 8008460:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008464:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008468:	2b00      	cmp	r3, #0
 800846a:	d003      	beq.n	8008474 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800846c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008470:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008474:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800847c:	2100      	movs	r1, #0
 800847e:	6039      	str	r1, [r7, #0]
 8008480:	f003 0320 	and.w	r3, r3, #32
 8008484:	607b      	str	r3, [r7, #4]
 8008486:	e9d7 1200 	ldrd	r1, r2, [r7]
 800848a:	460b      	mov	r3, r1
 800848c:	4313      	orrs	r3, r2
 800848e:	d011      	beq.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008490:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008494:	3328      	adds	r3, #40	@ 0x28
 8008496:	2102      	movs	r1, #2
 8008498:	4618      	mov	r0, r3
 800849a:	f001 f9af 	bl	80097fc <RCCEx_PLL3_Config>
 800849e:	4603      	mov	r3, r0
 80084a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80084a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d003      	beq.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80084b0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 80084b4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d101      	bne.n	80084c0 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80084bc:	2300      	movs	r3, #0
 80084be:	e000      	b.n	80084c2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80084c0:	2301      	movs	r3, #1
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80084c8:	46bd      	mov	sp, r7
 80084ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80084ce:	bf00      	nop
 80084d0:	58024400 	.word	0x58024400

080084d4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b090      	sub	sp, #64	@ 0x40
 80084d8:	af00      	add	r7, sp, #0
 80084da:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80084de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084e2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80084e6:	430b      	orrs	r3, r1
 80084e8:	f040 8094 	bne.w	8008614 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80084ec:	4b9b      	ldr	r3, [pc, #620]	@ (800875c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80084ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084f0:	f003 0307 	and.w	r3, r3, #7
 80084f4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80084f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084f8:	2b04      	cmp	r3, #4
 80084fa:	f200 8087 	bhi.w	800860c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80084fe:	a201      	add	r2, pc, #4	@ (adr r2, 8008504 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8008500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008504:	08008519 	.word	0x08008519
 8008508:	08008541 	.word	0x08008541
 800850c:	08008569 	.word	0x08008569
 8008510:	08008605 	.word	0x08008605
 8008514:	08008591 	.word	0x08008591
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008518:	4b90      	ldr	r3, [pc, #576]	@ (800875c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008520:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008524:	d108      	bne.n	8008538 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008526:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800852a:	4618      	mov	r0, r3
 800852c:	f000 ff62 	bl	80093f4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008532:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008534:	f000 bc93 	b.w	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008538:	2300      	movs	r3, #0
 800853a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800853c:	f000 bc8f 	b.w	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008540:	4b86      	ldr	r3, [pc, #536]	@ (800875c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008548:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800854c:	d108      	bne.n	8008560 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800854e:	f107 0318 	add.w	r3, r7, #24
 8008552:	4618      	mov	r0, r3
 8008554:	f000 fca6 	bl	8008ea4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008558:	69bb      	ldr	r3, [r7, #24]
 800855a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800855c:	f000 bc7f 	b.w	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008560:	2300      	movs	r3, #0
 8008562:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008564:	f000 bc7b 	b.w	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008568:	4b7c      	ldr	r3, [pc, #496]	@ (800875c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008570:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008574:	d108      	bne.n	8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008576:	f107 030c 	add.w	r3, r7, #12
 800857a:	4618      	mov	r0, r3
 800857c:	f000 fde6 	bl	800914c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008584:	f000 bc6b 	b.w	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008588:	2300      	movs	r3, #0
 800858a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800858c:	f000 bc67 	b.w	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008590:	4b72      	ldr	r3, [pc, #456]	@ (800875c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008592:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008594:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008598:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800859a:	4b70      	ldr	r3, [pc, #448]	@ (800875c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f003 0304 	and.w	r3, r3, #4
 80085a2:	2b04      	cmp	r3, #4
 80085a4:	d10c      	bne.n	80085c0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80085a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d109      	bne.n	80085c0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80085ac:	4b6b      	ldr	r3, [pc, #428]	@ (800875c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	08db      	lsrs	r3, r3, #3
 80085b2:	f003 0303 	and.w	r3, r3, #3
 80085b6:	4a6a      	ldr	r2, [pc, #424]	@ (8008760 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80085b8:	fa22 f303 	lsr.w	r3, r2, r3
 80085bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085be:	e01f      	b.n	8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80085c0:	4b66      	ldr	r3, [pc, #408]	@ (800875c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085cc:	d106      	bne.n	80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80085ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085d4:	d102      	bne.n	80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80085d6:	4b63      	ldr	r3, [pc, #396]	@ (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80085d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085da:	e011      	b.n	8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80085dc:	4b5f      	ldr	r3, [pc, #380]	@ (800875c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80085e8:	d106      	bne.n	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80085ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085f0:	d102      	bne.n	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80085f2:	4b5d      	ldr	r3, [pc, #372]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80085f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085f6:	e003      	b.n	8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80085f8:	2300      	movs	r3, #0
 80085fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80085fc:	f000 bc2f 	b.w	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008600:	f000 bc2d 	b.w	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008604:	4b59      	ldr	r3, [pc, #356]	@ (800876c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008606:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008608:	f000 bc29 	b.w	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800860c:	2300      	movs	r3, #0
 800860e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008610:	f000 bc25 	b.w	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8008614:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008618:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800861c:	430b      	orrs	r3, r1
 800861e:	f040 80a7 	bne.w	8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8008622:	4b4e      	ldr	r3, [pc, #312]	@ (800875c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008624:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008626:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800862a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800862c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800862e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008632:	d054      	beq.n	80086de <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8008634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008636:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800863a:	f200 808b 	bhi.w	8008754 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800863e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008640:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008644:	f000 8083 	beq.w	800874e <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8008648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800864a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800864e:	f200 8081 	bhi.w	8008754 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8008652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008654:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008658:	d02f      	beq.n	80086ba <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800865a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800865c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008660:	d878      	bhi.n	8008754 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8008662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008664:	2b00      	cmp	r3, #0
 8008666:	d004      	beq.n	8008672 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8008668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800866a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800866e:	d012      	beq.n	8008696 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8008670:	e070      	b.n	8008754 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008672:	4b3a      	ldr	r3, [pc, #232]	@ (800875c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800867a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800867e:	d107      	bne.n	8008690 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008680:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008684:	4618      	mov	r0, r3
 8008686:	f000 feb5 	bl	80093f4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800868a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800868c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800868e:	e3e6      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008690:	2300      	movs	r3, #0
 8008692:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008694:	e3e3      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008696:	4b31      	ldr	r3, [pc, #196]	@ (800875c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800869e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80086a2:	d107      	bne.n	80086b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086a4:	f107 0318 	add.w	r3, r7, #24
 80086a8:	4618      	mov	r0, r3
 80086aa:	f000 fbfb 	bl	8008ea4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80086ae:	69bb      	ldr	r3, [r7, #24]
 80086b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086b2:	e3d4      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80086b4:	2300      	movs	r3, #0
 80086b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086b8:	e3d1      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80086ba:	4b28      	ldr	r3, [pc, #160]	@ (800875c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80086c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086c6:	d107      	bne.n	80086d8 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80086c8:	f107 030c 	add.w	r3, r7, #12
 80086cc:	4618      	mov	r0, r3
 80086ce:	f000 fd3d 	bl	800914c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086d6:	e3c2      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80086d8:	2300      	movs	r3, #0
 80086da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086dc:	e3bf      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80086de:	4b1f      	ldr	r3, [pc, #124]	@ (800875c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80086e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80086e2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80086e6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80086e8:	4b1c      	ldr	r3, [pc, #112]	@ (800875c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f003 0304 	and.w	r3, r3, #4
 80086f0:	2b04      	cmp	r3, #4
 80086f2:	d10c      	bne.n	800870e <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 80086f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d109      	bne.n	800870e <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80086fa:	4b18      	ldr	r3, [pc, #96]	@ (800875c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	08db      	lsrs	r3, r3, #3
 8008700:	f003 0303 	and.w	r3, r3, #3
 8008704:	4a16      	ldr	r2, [pc, #88]	@ (8008760 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8008706:	fa22 f303 	lsr.w	r3, r2, r3
 800870a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800870c:	e01e      	b.n	800874c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800870e:	4b13      	ldr	r3, [pc, #76]	@ (800875c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008716:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800871a:	d106      	bne.n	800872a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800871c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800871e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008722:	d102      	bne.n	800872a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008724:	4b0f      	ldr	r3, [pc, #60]	@ (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8008726:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008728:	e010      	b.n	800874c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800872a:	4b0c      	ldr	r3, [pc, #48]	@ (800875c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008732:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008736:	d106      	bne.n	8008746 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8008738:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800873a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800873e:	d102      	bne.n	8008746 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008740:	4b09      	ldr	r3, [pc, #36]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008742:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008744:	e002      	b.n	800874c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008746:	2300      	movs	r3, #0
 8008748:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800874a:	e388      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800874c:	e387      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800874e:	4b07      	ldr	r3, [pc, #28]	@ (800876c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008750:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008752:	e384      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008754:	2300      	movs	r3, #0
 8008756:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008758:	e381      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800875a:	bf00      	nop
 800875c:	58024400 	.word	0x58024400
 8008760:	03d09000 	.word	0x03d09000
 8008764:	003d0900 	.word	0x003d0900
 8008768:	00f42400 	.word	0x00f42400
 800876c:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8008770:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008774:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8008778:	430b      	orrs	r3, r1
 800877a:	f040 809c 	bne.w	80088b6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800877e:	4b9e      	ldr	r3, [pc, #632]	@ (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008782:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008786:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800878a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800878e:	d054      	beq.n	800883a <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8008790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008792:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008796:	f200 808b 	bhi.w	80088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800879a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800879c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80087a0:	f000 8083 	beq.w	80088aa <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 80087a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80087aa:	f200 8081 	bhi.w	80088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 80087ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087b4:	d02f      	beq.n	8008816 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 80087b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087bc:	d878      	bhi.n	80088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 80087be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d004      	beq.n	80087ce <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 80087c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80087ca:	d012      	beq.n	80087f2 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 80087cc:	e070      	b.n	80088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80087ce:	4b8a      	ldr	r3, [pc, #552]	@ (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80087d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087da:	d107      	bne.n	80087ec <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80087dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80087e0:	4618      	mov	r0, r3
 80087e2:	f000 fe07 	bl	80093f4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80087e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80087ea:	e338      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80087ec:	2300      	movs	r3, #0
 80087ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087f0:	e335      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80087f2:	4b81      	ldr	r3, [pc, #516]	@ (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80087fe:	d107      	bne.n	8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008800:	f107 0318 	add.w	r3, r7, #24
 8008804:	4618      	mov	r0, r3
 8008806:	f000 fb4d 	bl	8008ea4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800880a:	69bb      	ldr	r3, [r7, #24]
 800880c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800880e:	e326      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008810:	2300      	movs	r3, #0
 8008812:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008814:	e323      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008816:	4b78      	ldr	r3, [pc, #480]	@ (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800881e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008822:	d107      	bne.n	8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008824:	f107 030c 	add.w	r3, r7, #12
 8008828:	4618      	mov	r0, r3
 800882a:	f000 fc8f 	bl	800914c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008832:	e314      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008834:	2300      	movs	r3, #0
 8008836:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008838:	e311      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800883a:	4b6f      	ldr	r3, [pc, #444]	@ (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800883c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800883e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008842:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008844:	4b6c      	ldr	r3, [pc, #432]	@ (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f003 0304 	and.w	r3, r3, #4
 800884c:	2b04      	cmp	r3, #4
 800884e:	d10c      	bne.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8008850:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008852:	2b00      	cmp	r3, #0
 8008854:	d109      	bne.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008856:	4b68      	ldr	r3, [pc, #416]	@ (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	08db      	lsrs	r3, r3, #3
 800885c:	f003 0303 	and.w	r3, r3, #3
 8008860:	4a66      	ldr	r2, [pc, #408]	@ (80089fc <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8008862:	fa22 f303 	lsr.w	r3, r2, r3
 8008866:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008868:	e01e      	b.n	80088a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800886a:	4b63      	ldr	r3, [pc, #396]	@ (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008872:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008876:	d106      	bne.n	8008886 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8008878:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800887a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800887e:	d102      	bne.n	8008886 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008880:	4b5f      	ldr	r3, [pc, #380]	@ (8008a00 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8008882:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008884:	e010      	b.n	80088a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008886:	4b5c      	ldr	r3, [pc, #368]	@ (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800888e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008892:	d106      	bne.n	80088a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8008894:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008896:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800889a:	d102      	bne.n	80088a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800889c:	4b59      	ldr	r3, [pc, #356]	@ (8008a04 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800889e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80088a0:	e002      	b.n	80088a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80088a2:	2300      	movs	r3, #0
 80088a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80088a6:	e2da      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80088a8:	e2d9      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80088aa:	4b57      	ldr	r3, [pc, #348]	@ (8008a08 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80088ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088ae:	e2d6      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80088b0:	2300      	movs	r3, #0
 80088b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088b4:	e2d3      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80088b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088ba:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80088be:	430b      	orrs	r3, r1
 80088c0:	f040 80a7 	bne.w	8008a12 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80088c4:	4b4c      	ldr	r3, [pc, #304]	@ (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80088c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088c8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80088cc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80088ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80088d4:	d055      	beq.n	8008982 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 80088d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80088dc:	f200 8096 	bhi.w	8008a0c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80088e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088e2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80088e6:	f000 8084 	beq.w	80089f2 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 80088ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80088f0:	f200 808c 	bhi.w	8008a0c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80088f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80088fa:	d030      	beq.n	800895e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80088fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008902:	f200 8083 	bhi.w	8008a0c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8008906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008908:	2b00      	cmp	r3, #0
 800890a:	d004      	beq.n	8008916 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800890c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800890e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008912:	d012      	beq.n	800893a <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8008914:	e07a      	b.n	8008a0c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008916:	4b38      	ldr	r3, [pc, #224]	@ (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800891e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008922:	d107      	bne.n	8008934 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008924:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008928:	4618      	mov	r0, r3
 800892a:	f000 fd63 	bl	80093f4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800892e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008930:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008932:	e294      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008934:	2300      	movs	r3, #0
 8008936:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008938:	e291      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800893a:	4b2f      	ldr	r3, [pc, #188]	@ (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008942:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008946:	d107      	bne.n	8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008948:	f107 0318 	add.w	r3, r7, #24
 800894c:	4618      	mov	r0, r3
 800894e:	f000 faa9 	bl	8008ea4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008952:	69bb      	ldr	r3, [r7, #24]
 8008954:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008956:	e282      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008958:	2300      	movs	r3, #0
 800895a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800895c:	e27f      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800895e:	4b26      	ldr	r3, [pc, #152]	@ (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008966:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800896a:	d107      	bne.n	800897c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800896c:	f107 030c 	add.w	r3, r7, #12
 8008970:	4618      	mov	r0, r3
 8008972:	f000 fbeb 	bl	800914c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800897a:	e270      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800897c:	2300      	movs	r3, #0
 800897e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008980:	e26d      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008982:	4b1d      	ldr	r3, [pc, #116]	@ (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008986:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800898a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800898c:	4b1a      	ldr	r3, [pc, #104]	@ (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f003 0304 	and.w	r3, r3, #4
 8008994:	2b04      	cmp	r3, #4
 8008996:	d10c      	bne.n	80089b2 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8008998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800899a:	2b00      	cmp	r3, #0
 800899c:	d109      	bne.n	80089b2 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800899e:	4b16      	ldr	r3, [pc, #88]	@ (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	08db      	lsrs	r3, r3, #3
 80089a4:	f003 0303 	and.w	r3, r3, #3
 80089a8:	4a14      	ldr	r2, [pc, #80]	@ (80089fc <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 80089aa:	fa22 f303 	lsr.w	r3, r2, r3
 80089ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80089b0:	e01e      	b.n	80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80089b2:	4b11      	ldr	r3, [pc, #68]	@ (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80089be:	d106      	bne.n	80089ce <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 80089c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80089c6:	d102      	bne.n	80089ce <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80089c8:	4b0d      	ldr	r3, [pc, #52]	@ (8008a00 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 80089ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80089cc:	e010      	b.n	80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80089ce:	4b0a      	ldr	r3, [pc, #40]	@ (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089da:	d106      	bne.n	80089ea <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 80089dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80089e2:	d102      	bne.n	80089ea <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80089e4:	4b07      	ldr	r3, [pc, #28]	@ (8008a04 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80089e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80089e8:	e002      	b.n	80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80089ea:	2300      	movs	r3, #0
 80089ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80089ee:	e236      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80089f0:	e235      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80089f2:	4b05      	ldr	r3, [pc, #20]	@ (8008a08 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80089f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089f6:	e232      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80089f8:	58024400 	.word	0x58024400
 80089fc:	03d09000 	.word	0x03d09000
 8008a00:	003d0900 	.word	0x003d0900
 8008a04:	00f42400 	.word	0x00f42400
 8008a08:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a10:	e225      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8008a12:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a16:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8008a1a:	430b      	orrs	r3, r1
 8008a1c:	f040 8085 	bne.w	8008b2a <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8008a20:	4b9c      	ldr	r3, [pc, #624]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a24:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008a28:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8008a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008a30:	d06b      	beq.n	8008b0a <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8008a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008a38:	d874      	bhi.n	8008b24 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008a3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a3c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008a40:	d056      	beq.n	8008af0 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 8008a42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a44:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008a48:	d86c      	bhi.n	8008b24 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a4c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008a50:	d03b      	beq.n	8008aca <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8008a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a54:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008a58:	d864      	bhi.n	8008b24 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a60:	d021      	beq.n	8008aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8008a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a64:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a68:	d85c      	bhi.n	8008b24 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008a6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d004      	beq.n	8008a7a <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 8008a70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a76:	d004      	beq.n	8008a82 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8008a78:	e054      	b.n	8008b24 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8008a7a:	f7fe fb75 	bl	8007168 <HAL_RCC_GetPCLK1Freq>
 8008a7e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008a80:	e1ed      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008a82:	4b84      	ldr	r3, [pc, #528]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a8a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a8e:	d107      	bne.n	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a90:	f107 0318 	add.w	r3, r7, #24
 8008a94:	4618      	mov	r0, r3
 8008a96:	f000 fa05 	bl	8008ea4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008a9a:	69fb      	ldr	r3, [r7, #28]
 8008a9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a9e:	e1de      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008aa4:	e1db      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008aa6:	4b7b      	ldr	r3, [pc, #492]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008aae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ab2:	d107      	bne.n	8008ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ab4:	f107 030c 	add.w	r3, r7, #12
 8008ab8:	4618      	mov	r0, r3
 8008aba:	f000 fb47 	bl	800914c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008abe:	693b      	ldr	r3, [r7, #16]
 8008ac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ac2:	e1cc      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ac8:	e1c9      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008aca:	4b72      	ldr	r3, [pc, #456]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f003 0304 	and.w	r3, r3, #4
 8008ad2:	2b04      	cmp	r3, #4
 8008ad4:	d109      	bne.n	8008aea <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008ad6:	4b6f      	ldr	r3, [pc, #444]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	08db      	lsrs	r3, r3, #3
 8008adc:	f003 0303 	and.w	r3, r3, #3
 8008ae0:	4a6d      	ldr	r2, [pc, #436]	@ (8008c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8008ae2:	fa22 f303 	lsr.w	r3, r2, r3
 8008ae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ae8:	e1b9      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008aea:	2300      	movs	r3, #0
 8008aec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008aee:	e1b6      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008af0:	4b68      	ldr	r3, [pc, #416]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008af8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008afc:	d102      	bne.n	8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 8008afe:	4b67      	ldr	r3, [pc, #412]	@ (8008c9c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8008b00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b02:	e1ac      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008b04:	2300      	movs	r3, #0
 8008b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b08:	e1a9      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008b0a:	4b62      	ldr	r3, [pc, #392]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b16:	d102      	bne.n	8008b1e <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 8008b18:	4b61      	ldr	r3, [pc, #388]	@ (8008ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8008b1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b1c:	e19f      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008b1e:	2300      	movs	r3, #0
 8008b20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b22:	e19c      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008b24:	2300      	movs	r3, #0
 8008b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b28:	e199      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008b2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b2e:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008b32:	430b      	orrs	r3, r1
 8008b34:	d173      	bne.n	8008c1e <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008b36:	4b57      	ldr	r3, [pc, #348]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b3a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008b3e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008b40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b42:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b46:	d02f      	beq.n	8008ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 8008b48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b4e:	d863      	bhi.n	8008c18 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 8008b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d004      	beq.n	8008b60 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8008b56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b5c:	d012      	beq.n	8008b84 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 8008b5e:	e05b      	b.n	8008c18 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008b60:	4b4c      	ldr	r3, [pc, #304]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b68:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b6c:	d107      	bne.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b6e:	f107 0318 	add.w	r3, r7, #24
 8008b72:	4618      	mov	r0, r3
 8008b74:	f000 f996 	bl	8008ea4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008b78:	69bb      	ldr	r3, [r7, #24]
 8008b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b7c:	e16f      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008b7e:	2300      	movs	r3, #0
 8008b80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b82:	e16c      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008b84:	4b43      	ldr	r3, [pc, #268]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b90:	d107      	bne.n	8008ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b92:	f107 030c 	add.w	r3, r7, #12
 8008b96:	4618      	mov	r0, r3
 8008b98:	f000 fad8 	bl	800914c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008b9c:	697b      	ldr	r3, [r7, #20]
 8008b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ba0:	e15d      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ba6:	e15a      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008ba8:	4b3a      	ldr	r3, [pc, #232]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008baa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008bac:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008bb0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008bb2:	4b38      	ldr	r3, [pc, #224]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f003 0304 	and.w	r3, r3, #4
 8008bba:	2b04      	cmp	r3, #4
 8008bbc:	d10c      	bne.n	8008bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8008bbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d109      	bne.n	8008bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008bc4:	4b33      	ldr	r3, [pc, #204]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	08db      	lsrs	r3, r3, #3
 8008bca:	f003 0303 	and.w	r3, r3, #3
 8008bce:	4a32      	ldr	r2, [pc, #200]	@ (8008c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8008bd0:	fa22 f303 	lsr.w	r3, r2, r3
 8008bd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008bd6:	e01e      	b.n	8008c16 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008bd8:	4b2e      	ldr	r3, [pc, #184]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008be0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008be4:	d106      	bne.n	8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8008be6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008be8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008bec:	d102      	bne.n	8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008bee:	4b2b      	ldr	r3, [pc, #172]	@ (8008c9c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8008bf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008bf2:	e010      	b.n	8008c16 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008bf4:	4b27      	ldr	r3, [pc, #156]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008bfc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c00:	d106      	bne.n	8008c10 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 8008c02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c08:	d102      	bne.n	8008c10 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008c0a:	4b25      	ldr	r3, [pc, #148]	@ (8008ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8008c0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c0e:	e002      	b.n	8008c16 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008c10:	2300      	movs	r3, #0
 8008c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008c14:	e123      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008c16:	e122      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008c18:	2300      	movs	r3, #0
 8008c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c1c:	e11f      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008c1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c22:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008c26:	430b      	orrs	r3, r1
 8008c28:	d13c      	bne.n	8008ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008c2a:	4b1a      	ldr	r3, [pc, #104]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008c2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008c32:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008c34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d004      	beq.n	8008c44 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8008c3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c40:	d012      	beq.n	8008c68 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8008c42:	e023      	b.n	8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008c44:	4b13      	ldr	r3, [pc, #76]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c4c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008c50:	d107      	bne.n	8008c62 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008c52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008c56:	4618      	mov	r0, r3
 8008c58:	f000 fbcc 	bl	80093f4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c60:	e0fd      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008c62:	2300      	movs	r3, #0
 8008c64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c66:	e0fa      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008c68:	4b0a      	ldr	r3, [pc, #40]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c70:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c74:	d107      	bne.n	8008c86 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c76:	f107 0318 	add.w	r3, r7, #24
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	f000 f912 	bl	8008ea4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008c80:	6a3b      	ldr	r3, [r7, #32]
 8008c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c84:	e0eb      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008c86:	2300      	movs	r3, #0
 8008c88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c8a:	e0e8      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c90:	e0e5      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008c92:	bf00      	nop
 8008c94:	58024400 	.word	0x58024400
 8008c98:	03d09000 	.word	0x03d09000
 8008c9c:	003d0900 	.word	0x003d0900
 8008ca0:	00f42400 	.word	0x00f42400
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008ca4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ca8:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008cac:	430b      	orrs	r3, r1
 8008cae:	f040 8085 	bne.w	8008dbc <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008cb2:	4b6d      	ldr	r3, [pc, #436]	@ (8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cb6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008cba:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008cbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cbe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008cc2:	d06b      	beq.n	8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8008cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008cca:	d874      	bhi.n	8008db6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008ccc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cd2:	d056      	beq.n	8008d82 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8008cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cda:	d86c      	bhi.n	8008db6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008cdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cde:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008ce2:	d03b      	beq.n	8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 8008ce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ce6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008cea:	d864      	bhi.n	8008db6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cf2:	d021      	beq.n	8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8008cf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cf6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cfa:	d85c      	bhi.n	8008db6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008cfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d004      	beq.n	8008d0c <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 8008d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d08:	d004      	beq.n	8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8008d0a:	e054      	b.n	8008db6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008d0c:	f000 f8b4 	bl	8008e78 <HAL_RCCEx_GetD3PCLK1Freq>
 8008d10:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008d12:	e0a4      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008d14:	4b54      	ldr	r3, [pc, #336]	@ (8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d1c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d20:	d107      	bne.n	8008d32 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d22:	f107 0318 	add.w	r3, r7, #24
 8008d26:	4618      	mov	r0, r3
 8008d28:	f000 f8bc 	bl	8008ea4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008d2c:	69fb      	ldr	r3, [r7, #28]
 8008d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d30:	e095      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d32:	2300      	movs	r3, #0
 8008d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d36:	e092      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008d38:	4b4b      	ldr	r3, [pc, #300]	@ (8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d44:	d107      	bne.n	8008d56 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d46:	f107 030c 	add.w	r3, r7, #12
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	f000 f9fe 	bl	800914c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008d50:	693b      	ldr	r3, [r7, #16]
 8008d52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d54:	e083      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d56:	2300      	movs	r3, #0
 8008d58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d5a:	e080      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008d5c:	4b42      	ldr	r3, [pc, #264]	@ (8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f003 0304 	and.w	r3, r3, #4
 8008d64:	2b04      	cmp	r3, #4
 8008d66:	d109      	bne.n	8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008d68:	4b3f      	ldr	r3, [pc, #252]	@ (8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	08db      	lsrs	r3, r3, #3
 8008d6e:	f003 0303 	and.w	r3, r3, #3
 8008d72:	4a3e      	ldr	r2, [pc, #248]	@ (8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8008d74:	fa22 f303 	lsr.w	r3, r2, r3
 8008d78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d7a:	e070      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d80:	e06d      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008d82:	4b39      	ldr	r3, [pc, #228]	@ (8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d8e:	d102      	bne.n	8008d96 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 8008d90:	4b37      	ldr	r3, [pc, #220]	@ (8008e70 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8008d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d94:	e063      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d96:	2300      	movs	r3, #0
 8008d98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d9a:	e060      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008d9c:	4b32      	ldr	r3, [pc, #200]	@ (8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008da4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008da8:	d102      	bne.n	8008db0 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 8008daa:	4b32      	ldr	r3, [pc, #200]	@ (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8008dac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008dae:	e056      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008db0:	2300      	movs	r3, #0
 8008db2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008db4:	e053      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008db6:	2300      	movs	r3, #0
 8008db8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dba:	e050      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008dbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008dc0:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008dc4:	430b      	orrs	r3, r1
 8008dc6:	d148      	bne.n	8008e5a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008dc8:	4b27      	ldr	r3, [pc, #156]	@ (8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008dca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008dcc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008dd0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dd4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008dd8:	d02a      	beq.n	8008e30 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8008dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ddc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008de0:	d838      	bhi.n	8008e54 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 8008de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d004      	beq.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8008de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008dee:	d00d      	beq.n	8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8008df0:	e030      	b.n	8008e54 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008df2:	4b1d      	ldr	r3, [pc, #116]	@ (8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008dfa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008dfe:	d102      	bne.n	8008e06 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 8008e00:	4b1c      	ldr	r3, [pc, #112]	@ (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8008e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e04:	e02b      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008e06:	2300      	movs	r3, #0
 8008e08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e0a:	e028      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008e0c:	4b16      	ldr	r3, [pc, #88]	@ (8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e14:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008e18:	d107      	bne.n	8008e2a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008e1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008e1e:	4618      	mov	r0, r3
 8008e20:	f000 fae8 	bl	80093f4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e28:	e019      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e2e:	e016      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008e30:	4b0d      	ldr	r3, [pc, #52]	@ (8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e3c:	d107      	bne.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e3e:	f107 0318 	add.w	r3, r7, #24
 8008e42:	4618      	mov	r0, r3
 8008e44:	f000 f82e 	bl	8008ea4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008e48:	69fb      	ldr	r3, [r7, #28]
 8008e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e4c:	e007      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008e4e:	2300      	movs	r3, #0
 8008e50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e52:	e004      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008e54:	2300      	movs	r3, #0
 8008e56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e58:	e001      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8008e5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	3740      	adds	r7, #64	@ 0x40
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}
 8008e68:	58024400 	.word	0x58024400
 8008e6c:	03d09000 	.word	0x03d09000
 8008e70:	003d0900 	.word	0x003d0900
 8008e74:	00f42400 	.word	0x00f42400

08008e78 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008e7c:	f7fe f944 	bl	8007108 <HAL_RCC_GetHCLKFreq>
 8008e80:	4602      	mov	r2, r0
 8008e82:	4b06      	ldr	r3, [pc, #24]	@ (8008e9c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008e84:	6a1b      	ldr	r3, [r3, #32]
 8008e86:	091b      	lsrs	r3, r3, #4
 8008e88:	f003 0307 	and.w	r3, r3, #7
 8008e8c:	4904      	ldr	r1, [pc, #16]	@ (8008ea0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008e8e:	5ccb      	ldrb	r3, [r1, r3]
 8008e90:	f003 031f 	and.w	r3, r3, #31
 8008e94:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	bd80      	pop	{r7, pc}
 8008e9c:	58024400 	.word	0x58024400
 8008ea0:	0800a310 	.word	0x0800a310

08008ea4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b089      	sub	sp, #36	@ 0x24
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008eac:	4ba1      	ldr	r3, [pc, #644]	@ (8009134 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008eb0:	f003 0303 	and.w	r3, r3, #3
 8008eb4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008eb6:	4b9f      	ldr	r3, [pc, #636]	@ (8009134 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008eba:	0b1b      	lsrs	r3, r3, #12
 8008ebc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008ec0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008ec2:	4b9c      	ldr	r3, [pc, #624]	@ (8009134 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ec6:	091b      	lsrs	r3, r3, #4
 8008ec8:	f003 0301 	and.w	r3, r3, #1
 8008ecc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008ece:	4b99      	ldr	r3, [pc, #612]	@ (8009134 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ed0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ed2:	08db      	lsrs	r3, r3, #3
 8008ed4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008ed8:	693a      	ldr	r2, [r7, #16]
 8008eda:	fb02 f303 	mul.w	r3, r2, r3
 8008ede:	ee07 3a90 	vmov	s15, r3
 8008ee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ee6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008eea:	697b      	ldr	r3, [r7, #20]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	f000 8111 	beq.w	8009114 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008ef2:	69bb      	ldr	r3, [r7, #24]
 8008ef4:	2b02      	cmp	r3, #2
 8008ef6:	f000 8083 	beq.w	8009000 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008efa:	69bb      	ldr	r3, [r7, #24]
 8008efc:	2b02      	cmp	r3, #2
 8008efe:	f200 80a1 	bhi.w	8009044 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008f02:	69bb      	ldr	r3, [r7, #24]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d003      	beq.n	8008f10 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008f08:	69bb      	ldr	r3, [r7, #24]
 8008f0a:	2b01      	cmp	r3, #1
 8008f0c:	d056      	beq.n	8008fbc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008f0e:	e099      	b.n	8009044 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008f10:	4b88      	ldr	r3, [pc, #544]	@ (8009134 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	f003 0320 	and.w	r3, r3, #32
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d02d      	beq.n	8008f78 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008f1c:	4b85      	ldr	r3, [pc, #532]	@ (8009134 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	08db      	lsrs	r3, r3, #3
 8008f22:	f003 0303 	and.w	r3, r3, #3
 8008f26:	4a84      	ldr	r2, [pc, #528]	@ (8009138 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008f28:	fa22 f303 	lsr.w	r3, r2, r3
 8008f2c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	ee07 3a90 	vmov	s15, r3
 8008f34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f38:	697b      	ldr	r3, [r7, #20]
 8008f3a:	ee07 3a90 	vmov	s15, r3
 8008f3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f46:	4b7b      	ldr	r3, [pc, #492]	@ (8009134 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f4e:	ee07 3a90 	vmov	s15, r3
 8008f52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f56:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f5a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800913c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f72:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008f76:	e087      	b.n	8009088 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f78:	697b      	ldr	r3, [r7, #20]
 8008f7a:	ee07 3a90 	vmov	s15, r3
 8008f7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f82:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009140 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008f86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f8a:	4b6a      	ldr	r3, [pc, #424]	@ (8009134 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f92:	ee07 3a90 	vmov	s15, r3
 8008f96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f9e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800913c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008fa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008faa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008fae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008fba:	e065      	b.n	8009088 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008fbc:	697b      	ldr	r3, [r7, #20]
 8008fbe:	ee07 3a90 	vmov	s15, r3
 8008fc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fc6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009144 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008fca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fce:	4b59      	ldr	r3, [pc, #356]	@ (8009134 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fd6:	ee07 3a90 	vmov	s15, r3
 8008fda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fde:	ed97 6a03 	vldr	s12, [r7, #12]
 8008fe2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800913c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008fe6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ff2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ffa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008ffe:	e043      	b.n	8009088 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009000:	697b      	ldr	r3, [r7, #20]
 8009002:	ee07 3a90 	vmov	s15, r3
 8009006:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800900a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009148 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800900e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009012:	4b48      	ldr	r3, [pc, #288]	@ (8009134 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009016:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800901a:	ee07 3a90 	vmov	s15, r3
 800901e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009022:	ed97 6a03 	vldr	s12, [r7, #12]
 8009026:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800913c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800902a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800902e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009032:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009036:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800903a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800903e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009042:	e021      	b.n	8009088 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009044:	697b      	ldr	r3, [r7, #20]
 8009046:	ee07 3a90 	vmov	s15, r3
 800904a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800904e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009144 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009052:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009056:	4b37      	ldr	r3, [pc, #220]	@ (8009134 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009058:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800905a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800905e:	ee07 3a90 	vmov	s15, r3
 8009062:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009066:	ed97 6a03 	vldr	s12, [r7, #12]
 800906a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800913c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800906e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009072:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009076:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800907a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800907e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009082:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009086:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8009088:	4b2a      	ldr	r3, [pc, #168]	@ (8009134 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800908a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800908c:	0a5b      	lsrs	r3, r3, #9
 800908e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009092:	ee07 3a90 	vmov	s15, r3
 8009096:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800909a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800909e:	ee37 7a87 	vadd.f32	s14, s15, s14
 80090a2:	edd7 6a07 	vldr	s13, [r7, #28]
 80090a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80090aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80090ae:	ee17 2a90 	vmov	r2, s15
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80090b6:	4b1f      	ldr	r3, [pc, #124]	@ (8009134 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80090b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090ba:	0c1b      	lsrs	r3, r3, #16
 80090bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80090c0:	ee07 3a90 	vmov	s15, r3
 80090c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090c8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80090cc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80090d0:	edd7 6a07 	vldr	s13, [r7, #28]
 80090d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80090d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80090dc:	ee17 2a90 	vmov	r2, s15
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80090e4:	4b13      	ldr	r3, [pc, #76]	@ (8009134 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80090e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090e8:	0e1b      	lsrs	r3, r3, #24
 80090ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80090ee:	ee07 3a90 	vmov	s15, r3
 80090f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80090fa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80090fe:	edd7 6a07 	vldr	s13, [r7, #28]
 8009102:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009106:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800910a:	ee17 2a90 	vmov	r2, s15
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009112:	e008      	b.n	8009126 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2200      	movs	r2, #0
 8009118:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2200      	movs	r2, #0
 800911e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2200      	movs	r2, #0
 8009124:	609a      	str	r2, [r3, #8]
}
 8009126:	bf00      	nop
 8009128:	3724      	adds	r7, #36	@ 0x24
 800912a:	46bd      	mov	sp, r7
 800912c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009130:	4770      	bx	lr
 8009132:	bf00      	nop
 8009134:	58024400 	.word	0x58024400
 8009138:	03d09000 	.word	0x03d09000
 800913c:	46000000 	.word	0x46000000
 8009140:	4c742400 	.word	0x4c742400
 8009144:	4a742400 	.word	0x4a742400
 8009148:	4b742400 	.word	0x4b742400

0800914c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800914c:	b480      	push	{r7}
 800914e:	b089      	sub	sp, #36	@ 0x24
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009154:	4ba1      	ldr	r3, [pc, #644]	@ (80093dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009158:	f003 0303 	and.w	r3, r3, #3
 800915c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800915e:	4b9f      	ldr	r3, [pc, #636]	@ (80093dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009162:	0d1b      	lsrs	r3, r3, #20
 8009164:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009168:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800916a:	4b9c      	ldr	r3, [pc, #624]	@ (80093dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800916c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800916e:	0a1b      	lsrs	r3, r3, #8
 8009170:	f003 0301 	and.w	r3, r3, #1
 8009174:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8009176:	4b99      	ldr	r3, [pc, #612]	@ (80093dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800917a:	08db      	lsrs	r3, r3, #3
 800917c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009180:	693a      	ldr	r2, [r7, #16]
 8009182:	fb02 f303 	mul.w	r3, r2, r3
 8009186:	ee07 3a90 	vmov	s15, r3
 800918a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800918e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009192:	697b      	ldr	r3, [r7, #20]
 8009194:	2b00      	cmp	r3, #0
 8009196:	f000 8111 	beq.w	80093bc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800919a:	69bb      	ldr	r3, [r7, #24]
 800919c:	2b02      	cmp	r3, #2
 800919e:	f000 8083 	beq.w	80092a8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80091a2:	69bb      	ldr	r3, [r7, #24]
 80091a4:	2b02      	cmp	r3, #2
 80091a6:	f200 80a1 	bhi.w	80092ec <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80091aa:	69bb      	ldr	r3, [r7, #24]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d003      	beq.n	80091b8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80091b0:	69bb      	ldr	r3, [r7, #24]
 80091b2:	2b01      	cmp	r3, #1
 80091b4:	d056      	beq.n	8009264 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80091b6:	e099      	b.n	80092ec <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80091b8:	4b88      	ldr	r3, [pc, #544]	@ (80093dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f003 0320 	and.w	r3, r3, #32
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d02d      	beq.n	8009220 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80091c4:	4b85      	ldr	r3, [pc, #532]	@ (80093dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	08db      	lsrs	r3, r3, #3
 80091ca:	f003 0303 	and.w	r3, r3, #3
 80091ce:	4a84      	ldr	r2, [pc, #528]	@ (80093e0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80091d0:	fa22 f303 	lsr.w	r3, r2, r3
 80091d4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	ee07 3a90 	vmov	s15, r3
 80091dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091e0:	697b      	ldr	r3, [r7, #20]
 80091e2:	ee07 3a90 	vmov	s15, r3
 80091e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091ee:	4b7b      	ldr	r3, [pc, #492]	@ (80093dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091f6:	ee07 3a90 	vmov	s15, r3
 80091fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8009202:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80093e4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009206:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800920a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800920e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009212:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009216:	ee67 7a27 	vmul.f32	s15, s14, s15
 800921a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800921e:	e087      	b.n	8009330 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009220:	697b      	ldr	r3, [r7, #20]
 8009222:	ee07 3a90 	vmov	s15, r3
 8009226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800922a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80093e8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800922e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009232:	4b6a      	ldr	r3, [pc, #424]	@ (80093dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009236:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800923a:	ee07 3a90 	vmov	s15, r3
 800923e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009242:	ed97 6a03 	vldr	s12, [r7, #12]
 8009246:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80093e4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800924a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800924e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009252:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009256:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800925a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800925e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009262:	e065      	b.n	8009330 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009264:	697b      	ldr	r3, [r7, #20]
 8009266:	ee07 3a90 	vmov	s15, r3
 800926a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800926e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80093ec <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009272:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009276:	4b59      	ldr	r3, [pc, #356]	@ (80093dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800927a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800927e:	ee07 3a90 	vmov	s15, r3
 8009282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009286:	ed97 6a03 	vldr	s12, [r7, #12]
 800928a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80093e4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800928e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009292:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009296:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800929a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800929e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80092a6:	e043      	b.n	8009330 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80092a8:	697b      	ldr	r3, [r7, #20]
 80092aa:	ee07 3a90 	vmov	s15, r3
 80092ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092b2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80093f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80092b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092ba:	4b48      	ldr	r3, [pc, #288]	@ (80093dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092c2:	ee07 3a90 	vmov	s15, r3
 80092c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80092ce:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80093e4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80092d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80092d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80092da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80092de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80092e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80092ea:	e021      	b.n	8009330 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80092ec:	697b      	ldr	r3, [r7, #20]
 80092ee:	ee07 3a90 	vmov	s15, r3
 80092f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092f6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80093ec <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80092fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092fe:	4b37      	ldr	r3, [pc, #220]	@ (80093dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009302:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009306:	ee07 3a90 	vmov	s15, r3
 800930a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800930e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009312:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80093e4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009316:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800931a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800931e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009322:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009326:	ee67 7a27 	vmul.f32	s15, s14, s15
 800932a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800932e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009330:	4b2a      	ldr	r3, [pc, #168]	@ (80093dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009334:	0a5b      	lsrs	r3, r3, #9
 8009336:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800933a:	ee07 3a90 	vmov	s15, r3
 800933e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009342:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009346:	ee37 7a87 	vadd.f32	s14, s15, s14
 800934a:	edd7 6a07 	vldr	s13, [r7, #28]
 800934e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009352:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009356:	ee17 2a90 	vmov	r2, s15
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800935e:	4b1f      	ldr	r3, [pc, #124]	@ (80093dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009362:	0c1b      	lsrs	r3, r3, #16
 8009364:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009368:	ee07 3a90 	vmov	s15, r3
 800936c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009370:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009374:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009378:	edd7 6a07 	vldr	s13, [r7, #28]
 800937c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009380:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009384:	ee17 2a90 	vmov	r2, s15
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800938c:	4b13      	ldr	r3, [pc, #76]	@ (80093dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800938e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009390:	0e1b      	lsrs	r3, r3, #24
 8009392:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009396:	ee07 3a90 	vmov	s15, r3
 800939a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800939e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80093a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80093a6:	edd7 6a07 	vldr	s13, [r7, #28]
 80093aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80093ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80093b2:	ee17 2a90 	vmov	r2, s15
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80093ba:	e008      	b.n	80093ce <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2200      	movs	r2, #0
 80093c0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2200      	movs	r2, #0
 80093c6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	2200      	movs	r2, #0
 80093cc:	609a      	str	r2, [r3, #8]
}
 80093ce:	bf00      	nop
 80093d0:	3724      	adds	r7, #36	@ 0x24
 80093d2:	46bd      	mov	sp, r7
 80093d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d8:	4770      	bx	lr
 80093da:	bf00      	nop
 80093dc:	58024400 	.word	0x58024400
 80093e0:	03d09000 	.word	0x03d09000
 80093e4:	46000000 	.word	0x46000000
 80093e8:	4c742400 	.word	0x4c742400
 80093ec:	4a742400 	.word	0x4a742400
 80093f0:	4b742400 	.word	0x4b742400

080093f4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80093f4:	b480      	push	{r7}
 80093f6:	b089      	sub	sp, #36	@ 0x24
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80093fc:	4ba0      	ldr	r3, [pc, #640]	@ (8009680 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009400:	f003 0303 	and.w	r3, r3, #3
 8009404:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8009406:	4b9e      	ldr	r3, [pc, #632]	@ (8009680 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800940a:	091b      	lsrs	r3, r3, #4
 800940c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009410:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009412:	4b9b      	ldr	r3, [pc, #620]	@ (8009680 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009416:	f003 0301 	and.w	r3, r3, #1
 800941a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800941c:	4b98      	ldr	r3, [pc, #608]	@ (8009680 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800941e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009420:	08db      	lsrs	r3, r3, #3
 8009422:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009426:	693a      	ldr	r2, [r7, #16]
 8009428:	fb02 f303 	mul.w	r3, r2, r3
 800942c:	ee07 3a90 	vmov	s15, r3
 8009430:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009434:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8009438:	697b      	ldr	r3, [r7, #20]
 800943a:	2b00      	cmp	r3, #0
 800943c:	f000 8111 	beq.w	8009662 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8009440:	69bb      	ldr	r3, [r7, #24]
 8009442:	2b02      	cmp	r3, #2
 8009444:	f000 8083 	beq.w	800954e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8009448:	69bb      	ldr	r3, [r7, #24]
 800944a:	2b02      	cmp	r3, #2
 800944c:	f200 80a1 	bhi.w	8009592 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8009450:	69bb      	ldr	r3, [r7, #24]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d003      	beq.n	800945e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8009456:	69bb      	ldr	r3, [r7, #24]
 8009458:	2b01      	cmp	r3, #1
 800945a:	d056      	beq.n	800950a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800945c:	e099      	b.n	8009592 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800945e:	4b88      	ldr	r3, [pc, #544]	@ (8009680 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	f003 0320 	and.w	r3, r3, #32
 8009466:	2b00      	cmp	r3, #0
 8009468:	d02d      	beq.n	80094c6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800946a:	4b85      	ldr	r3, [pc, #532]	@ (8009680 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	08db      	lsrs	r3, r3, #3
 8009470:	f003 0303 	and.w	r3, r3, #3
 8009474:	4a83      	ldr	r2, [pc, #524]	@ (8009684 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8009476:	fa22 f303 	lsr.w	r3, r2, r3
 800947a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	ee07 3a90 	vmov	s15, r3
 8009482:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009486:	697b      	ldr	r3, [r7, #20]
 8009488:	ee07 3a90 	vmov	s15, r3
 800948c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009490:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009494:	4b7a      	ldr	r3, [pc, #488]	@ (8009680 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009498:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800949c:	ee07 3a90 	vmov	s15, r3
 80094a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094a4:	ed97 6a03 	vldr	s12, [r7, #12]
 80094a8:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8009688 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80094ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094c0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80094c4:	e087      	b.n	80095d6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80094c6:	697b      	ldr	r3, [r7, #20]
 80094c8:	ee07 3a90 	vmov	s15, r3
 80094cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094d0:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800968c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80094d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094d8:	4b69      	ldr	r3, [pc, #420]	@ (8009680 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094e0:	ee07 3a90 	vmov	s15, r3
 80094e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094e8:	ed97 6a03 	vldr	s12, [r7, #12]
 80094ec:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8009688 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80094f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009500:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009504:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009508:	e065      	b.n	80095d6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800950a:	697b      	ldr	r3, [r7, #20]
 800950c:	ee07 3a90 	vmov	s15, r3
 8009510:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009514:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8009690 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8009518:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800951c:	4b58      	ldr	r3, [pc, #352]	@ (8009680 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800951e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009520:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009524:	ee07 3a90 	vmov	s15, r3
 8009528:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800952c:	ed97 6a03 	vldr	s12, [r7, #12]
 8009530:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8009688 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009534:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009538:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800953c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009540:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009544:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009548:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800954c:	e043      	b.n	80095d6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800954e:	697b      	ldr	r3, [r7, #20]
 8009550:	ee07 3a90 	vmov	s15, r3
 8009554:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009558:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8009694 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800955c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009560:	4b47      	ldr	r3, [pc, #284]	@ (8009680 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009564:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009568:	ee07 3a90 	vmov	s15, r3
 800956c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009570:	ed97 6a03 	vldr	s12, [r7, #12]
 8009574:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8009688 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009578:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800957c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009580:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009584:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009588:	ee67 7a27 	vmul.f32	s15, s14, s15
 800958c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009590:	e021      	b.n	80095d6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009592:	697b      	ldr	r3, [r7, #20]
 8009594:	ee07 3a90 	vmov	s15, r3
 8009598:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800959c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800968c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80095a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095a4:	4b36      	ldr	r3, [pc, #216]	@ (8009680 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80095a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095ac:	ee07 3a90 	vmov	s15, r3
 80095b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095b4:	ed97 6a03 	vldr	s12, [r7, #12]
 80095b8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8009688 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80095bc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80095c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095c4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80095c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095d0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80095d4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80095d6:	4b2a      	ldr	r3, [pc, #168]	@ (8009680 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80095d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095da:	0a5b      	lsrs	r3, r3, #9
 80095dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095e0:	ee07 3a90 	vmov	s15, r3
 80095e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095e8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80095ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 80095f0:	edd7 6a07 	vldr	s13, [r7, #28]
 80095f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095fc:	ee17 2a90 	vmov	r2, s15
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8009604:	4b1e      	ldr	r3, [pc, #120]	@ (8009680 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009608:	0c1b      	lsrs	r3, r3, #16
 800960a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800960e:	ee07 3a90 	vmov	s15, r3
 8009612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009616:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800961a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800961e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009622:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009626:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800962a:	ee17 2a90 	vmov	r2, s15
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8009632:	4b13      	ldr	r3, [pc, #76]	@ (8009680 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009636:	0e1b      	lsrs	r3, r3, #24
 8009638:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800963c:	ee07 3a90 	vmov	s15, r3
 8009640:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009644:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009648:	ee37 7a87 	vadd.f32	s14, s15, s14
 800964c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009650:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009654:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009658:	ee17 2a90 	vmov	r2, s15
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8009660:	e008      	b.n	8009674 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	2200      	movs	r2, #0
 8009666:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2200      	movs	r2, #0
 800966c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2200      	movs	r2, #0
 8009672:	609a      	str	r2, [r3, #8]
}
 8009674:	bf00      	nop
 8009676:	3724      	adds	r7, #36	@ 0x24
 8009678:	46bd      	mov	sp, r7
 800967a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967e:	4770      	bx	lr
 8009680:	58024400 	.word	0x58024400
 8009684:	03d09000 	.word	0x03d09000
 8009688:	46000000 	.word	0x46000000
 800968c:	4c742400 	.word	0x4c742400
 8009690:	4a742400 	.word	0x4a742400
 8009694:	4b742400 	.word	0x4b742400

08009698 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009698:	b580      	push	{r7, lr}
 800969a:	b084      	sub	sp, #16
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]
 80096a0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80096a2:	2300      	movs	r3, #0
 80096a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80096a6:	4b53      	ldr	r3, [pc, #332]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 80096a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096aa:	f003 0303 	and.w	r3, r3, #3
 80096ae:	2b03      	cmp	r3, #3
 80096b0:	d101      	bne.n	80096b6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80096b2:	2301      	movs	r3, #1
 80096b4:	e099      	b.n	80097ea <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80096b6:	4b4f      	ldr	r3, [pc, #316]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	4a4e      	ldr	r2, [pc, #312]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 80096bc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80096c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80096c2:	f7f7 fead 	bl	8001420 <HAL_GetTick>
 80096c6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80096c8:	e008      	b.n	80096dc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80096ca:	f7f7 fea9 	bl	8001420 <HAL_GetTick>
 80096ce:	4602      	mov	r2, r0
 80096d0:	68bb      	ldr	r3, [r7, #8]
 80096d2:	1ad3      	subs	r3, r2, r3
 80096d4:	2b02      	cmp	r3, #2
 80096d6:	d901      	bls.n	80096dc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80096d8:	2303      	movs	r3, #3
 80096da:	e086      	b.n	80097ea <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80096dc:	4b45      	ldr	r3, [pc, #276]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d1f0      	bne.n	80096ca <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80096e8:	4b42      	ldr	r3, [pc, #264]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 80096ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096ec:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	031b      	lsls	r3, r3, #12
 80096f6:	493f      	ldr	r1, [pc, #252]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 80096f8:	4313      	orrs	r3, r2
 80096fa:	628b      	str	r3, [r1, #40]	@ 0x28
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	685b      	ldr	r3, [r3, #4]
 8009700:	3b01      	subs	r3, #1
 8009702:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	689b      	ldr	r3, [r3, #8]
 800970a:	3b01      	subs	r3, #1
 800970c:	025b      	lsls	r3, r3, #9
 800970e:	b29b      	uxth	r3, r3
 8009710:	431a      	orrs	r2, r3
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	68db      	ldr	r3, [r3, #12]
 8009716:	3b01      	subs	r3, #1
 8009718:	041b      	lsls	r3, r3, #16
 800971a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800971e:	431a      	orrs	r2, r3
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	691b      	ldr	r3, [r3, #16]
 8009724:	3b01      	subs	r3, #1
 8009726:	061b      	lsls	r3, r3, #24
 8009728:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800972c:	4931      	ldr	r1, [pc, #196]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 800972e:	4313      	orrs	r3, r2
 8009730:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8009732:	4b30      	ldr	r3, [pc, #192]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 8009734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009736:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	695b      	ldr	r3, [r3, #20]
 800973e:	492d      	ldr	r1, [pc, #180]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 8009740:	4313      	orrs	r3, r2
 8009742:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009744:	4b2b      	ldr	r3, [pc, #172]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 8009746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009748:	f023 0220 	bic.w	r2, r3, #32
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	699b      	ldr	r3, [r3, #24]
 8009750:	4928      	ldr	r1, [pc, #160]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 8009752:	4313      	orrs	r3, r2
 8009754:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8009756:	4b27      	ldr	r3, [pc, #156]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 8009758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800975a:	4a26      	ldr	r2, [pc, #152]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 800975c:	f023 0310 	bic.w	r3, r3, #16
 8009760:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009762:	4b24      	ldr	r3, [pc, #144]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 8009764:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009766:	4b24      	ldr	r3, [pc, #144]	@ (80097f8 <RCCEx_PLL2_Config+0x160>)
 8009768:	4013      	ands	r3, r2
 800976a:	687a      	ldr	r2, [r7, #4]
 800976c:	69d2      	ldr	r2, [r2, #28]
 800976e:	00d2      	lsls	r2, r2, #3
 8009770:	4920      	ldr	r1, [pc, #128]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 8009772:	4313      	orrs	r3, r2
 8009774:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8009776:	4b1f      	ldr	r3, [pc, #124]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 8009778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800977a:	4a1e      	ldr	r2, [pc, #120]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 800977c:	f043 0310 	orr.w	r3, r3, #16
 8009780:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d106      	bne.n	8009796 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009788:	4b1a      	ldr	r3, [pc, #104]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 800978a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800978c:	4a19      	ldr	r2, [pc, #100]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 800978e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009792:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009794:	e00f      	b.n	80097b6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	2b01      	cmp	r3, #1
 800979a:	d106      	bne.n	80097aa <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800979c:	4b15      	ldr	r3, [pc, #84]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 800979e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097a0:	4a14      	ldr	r2, [pc, #80]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 80097a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80097a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80097a8:	e005      	b.n	80097b6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80097aa:	4b12      	ldr	r3, [pc, #72]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 80097ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097ae:	4a11      	ldr	r2, [pc, #68]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 80097b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80097b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80097b6:	4b0f      	ldr	r3, [pc, #60]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	4a0e      	ldr	r2, [pc, #56]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 80097bc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80097c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80097c2:	f7f7 fe2d 	bl	8001420 <HAL_GetTick>
 80097c6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80097c8:	e008      	b.n	80097dc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80097ca:	f7f7 fe29 	bl	8001420 <HAL_GetTick>
 80097ce:	4602      	mov	r2, r0
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	1ad3      	subs	r3, r2, r3
 80097d4:	2b02      	cmp	r3, #2
 80097d6:	d901      	bls.n	80097dc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80097d8:	2303      	movs	r3, #3
 80097da:	e006      	b.n	80097ea <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80097dc:	4b05      	ldr	r3, [pc, #20]	@ (80097f4 <RCCEx_PLL2_Config+0x15c>)
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d0f0      	beq.n	80097ca <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80097e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80097ea:	4618      	mov	r0, r3
 80097ec:	3710      	adds	r7, #16
 80097ee:	46bd      	mov	sp, r7
 80097f0:	bd80      	pop	{r7, pc}
 80097f2:	bf00      	nop
 80097f4:	58024400 	.word	0x58024400
 80097f8:	ffff0007 	.word	0xffff0007

080097fc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b084      	sub	sp, #16
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
 8009804:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009806:	2300      	movs	r3, #0
 8009808:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800980a:	4b53      	ldr	r3, [pc, #332]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 800980c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800980e:	f003 0303 	and.w	r3, r3, #3
 8009812:	2b03      	cmp	r3, #3
 8009814:	d101      	bne.n	800981a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8009816:	2301      	movs	r3, #1
 8009818:	e099      	b.n	800994e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800981a:	4b4f      	ldr	r3, [pc, #316]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	4a4e      	ldr	r2, [pc, #312]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 8009820:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009824:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009826:	f7f7 fdfb 	bl	8001420 <HAL_GetTick>
 800982a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800982c:	e008      	b.n	8009840 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800982e:	f7f7 fdf7 	bl	8001420 <HAL_GetTick>
 8009832:	4602      	mov	r2, r0
 8009834:	68bb      	ldr	r3, [r7, #8]
 8009836:	1ad3      	subs	r3, r2, r3
 8009838:	2b02      	cmp	r3, #2
 800983a:	d901      	bls.n	8009840 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800983c:	2303      	movs	r3, #3
 800983e:	e086      	b.n	800994e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009840:	4b45      	ldr	r3, [pc, #276]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009848:	2b00      	cmp	r3, #0
 800984a:	d1f0      	bne.n	800982e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800984c:	4b42      	ldr	r3, [pc, #264]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 800984e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009850:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	051b      	lsls	r3, r3, #20
 800985a:	493f      	ldr	r1, [pc, #252]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 800985c:	4313      	orrs	r3, r2
 800985e:	628b      	str	r3, [r1, #40]	@ 0x28
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	685b      	ldr	r3, [r3, #4]
 8009864:	3b01      	subs	r3, #1
 8009866:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	689b      	ldr	r3, [r3, #8]
 800986e:	3b01      	subs	r3, #1
 8009870:	025b      	lsls	r3, r3, #9
 8009872:	b29b      	uxth	r3, r3
 8009874:	431a      	orrs	r2, r3
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	68db      	ldr	r3, [r3, #12]
 800987a:	3b01      	subs	r3, #1
 800987c:	041b      	lsls	r3, r3, #16
 800987e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009882:	431a      	orrs	r2, r3
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	691b      	ldr	r3, [r3, #16]
 8009888:	3b01      	subs	r3, #1
 800988a:	061b      	lsls	r3, r3, #24
 800988c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009890:	4931      	ldr	r1, [pc, #196]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 8009892:	4313      	orrs	r3, r2
 8009894:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009896:	4b30      	ldr	r3, [pc, #192]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 8009898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800989a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	695b      	ldr	r3, [r3, #20]
 80098a2:	492d      	ldr	r1, [pc, #180]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 80098a4:	4313      	orrs	r3, r2
 80098a6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80098a8:	4b2b      	ldr	r3, [pc, #172]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 80098aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098ac:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	699b      	ldr	r3, [r3, #24]
 80098b4:	4928      	ldr	r1, [pc, #160]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 80098b6:	4313      	orrs	r3, r2
 80098b8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80098ba:	4b27      	ldr	r3, [pc, #156]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 80098bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098be:	4a26      	ldr	r2, [pc, #152]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 80098c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80098c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80098c6:	4b24      	ldr	r3, [pc, #144]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 80098c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80098ca:	4b24      	ldr	r3, [pc, #144]	@ (800995c <RCCEx_PLL3_Config+0x160>)
 80098cc:	4013      	ands	r3, r2
 80098ce:	687a      	ldr	r2, [r7, #4]
 80098d0:	69d2      	ldr	r2, [r2, #28]
 80098d2:	00d2      	lsls	r2, r2, #3
 80098d4:	4920      	ldr	r1, [pc, #128]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 80098d6:	4313      	orrs	r3, r2
 80098d8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80098da:	4b1f      	ldr	r3, [pc, #124]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 80098dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098de:	4a1e      	ldr	r2, [pc, #120]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 80098e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80098e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d106      	bne.n	80098fa <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80098ec:	4b1a      	ldr	r3, [pc, #104]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 80098ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098f0:	4a19      	ldr	r2, [pc, #100]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 80098f2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80098f6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80098f8:	e00f      	b.n	800991a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	2b01      	cmp	r3, #1
 80098fe:	d106      	bne.n	800990e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009900:	4b15      	ldr	r3, [pc, #84]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 8009902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009904:	4a14      	ldr	r2, [pc, #80]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 8009906:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800990a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800990c:	e005      	b.n	800991a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800990e:	4b12      	ldr	r3, [pc, #72]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 8009910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009912:	4a11      	ldr	r2, [pc, #68]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 8009914:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009918:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800991a:	4b0f      	ldr	r3, [pc, #60]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	4a0e      	ldr	r2, [pc, #56]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 8009920:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009924:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009926:	f7f7 fd7b 	bl	8001420 <HAL_GetTick>
 800992a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800992c:	e008      	b.n	8009940 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800992e:	f7f7 fd77 	bl	8001420 <HAL_GetTick>
 8009932:	4602      	mov	r2, r0
 8009934:	68bb      	ldr	r3, [r7, #8]
 8009936:	1ad3      	subs	r3, r2, r3
 8009938:	2b02      	cmp	r3, #2
 800993a:	d901      	bls.n	8009940 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800993c:	2303      	movs	r3, #3
 800993e:	e006      	b.n	800994e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009940:	4b05      	ldr	r3, [pc, #20]	@ (8009958 <RCCEx_PLL3_Config+0x15c>)
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009948:	2b00      	cmp	r3, #0
 800994a:	d0f0      	beq.n	800992e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800994c:	7bfb      	ldrb	r3, [r7, #15]
}
 800994e:	4618      	mov	r0, r3
 8009950:	3710      	adds	r7, #16
 8009952:	46bd      	mov	sp, r7
 8009954:	bd80      	pop	{r7, pc}
 8009956:	bf00      	nop
 8009958:	58024400 	.word	0x58024400
 800995c:	ffff0007 	.word	0xffff0007

08009960 <siprintf>:
 8009960:	b40e      	push	{r1, r2, r3}
 8009962:	b510      	push	{r4, lr}
 8009964:	b09d      	sub	sp, #116	@ 0x74
 8009966:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009968:	9002      	str	r0, [sp, #8]
 800996a:	9006      	str	r0, [sp, #24]
 800996c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009970:	480a      	ldr	r0, [pc, #40]	@ (800999c <siprintf+0x3c>)
 8009972:	9107      	str	r1, [sp, #28]
 8009974:	9104      	str	r1, [sp, #16]
 8009976:	490a      	ldr	r1, [pc, #40]	@ (80099a0 <siprintf+0x40>)
 8009978:	f853 2b04 	ldr.w	r2, [r3], #4
 800997c:	9105      	str	r1, [sp, #20]
 800997e:	2400      	movs	r4, #0
 8009980:	a902      	add	r1, sp, #8
 8009982:	6800      	ldr	r0, [r0, #0]
 8009984:	9301      	str	r3, [sp, #4]
 8009986:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009988:	f000 f9a2 	bl	8009cd0 <_svfiprintf_r>
 800998c:	9b02      	ldr	r3, [sp, #8]
 800998e:	701c      	strb	r4, [r3, #0]
 8009990:	b01d      	add	sp, #116	@ 0x74
 8009992:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009996:	b003      	add	sp, #12
 8009998:	4770      	bx	lr
 800999a:	bf00      	nop
 800999c:	24000028 	.word	0x24000028
 80099a0:	ffff0208 	.word	0xffff0208

080099a4 <memset>:
 80099a4:	4402      	add	r2, r0
 80099a6:	4603      	mov	r3, r0
 80099a8:	4293      	cmp	r3, r2
 80099aa:	d100      	bne.n	80099ae <memset+0xa>
 80099ac:	4770      	bx	lr
 80099ae:	f803 1b01 	strb.w	r1, [r3], #1
 80099b2:	e7f9      	b.n	80099a8 <memset+0x4>

080099b4 <__errno>:
 80099b4:	4b01      	ldr	r3, [pc, #4]	@ (80099bc <__errno+0x8>)
 80099b6:	6818      	ldr	r0, [r3, #0]
 80099b8:	4770      	bx	lr
 80099ba:	bf00      	nop
 80099bc:	24000028 	.word	0x24000028

080099c0 <__libc_init_array>:
 80099c0:	b570      	push	{r4, r5, r6, lr}
 80099c2:	4d0d      	ldr	r5, [pc, #52]	@ (80099f8 <__libc_init_array+0x38>)
 80099c4:	4c0d      	ldr	r4, [pc, #52]	@ (80099fc <__libc_init_array+0x3c>)
 80099c6:	1b64      	subs	r4, r4, r5
 80099c8:	10a4      	asrs	r4, r4, #2
 80099ca:	2600      	movs	r6, #0
 80099cc:	42a6      	cmp	r6, r4
 80099ce:	d109      	bne.n	80099e4 <__libc_init_array+0x24>
 80099d0:	4d0b      	ldr	r5, [pc, #44]	@ (8009a00 <__libc_init_array+0x40>)
 80099d2:	4c0c      	ldr	r4, [pc, #48]	@ (8009a04 <__libc_init_array+0x44>)
 80099d4:	f000 fc64 	bl	800a2a0 <_init>
 80099d8:	1b64      	subs	r4, r4, r5
 80099da:	10a4      	asrs	r4, r4, #2
 80099dc:	2600      	movs	r6, #0
 80099de:	42a6      	cmp	r6, r4
 80099e0:	d105      	bne.n	80099ee <__libc_init_array+0x2e>
 80099e2:	bd70      	pop	{r4, r5, r6, pc}
 80099e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80099e8:	4798      	blx	r3
 80099ea:	3601      	adds	r6, #1
 80099ec:	e7ee      	b.n	80099cc <__libc_init_array+0xc>
 80099ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80099f2:	4798      	blx	r3
 80099f4:	3601      	adds	r6, #1
 80099f6:	e7f2      	b.n	80099de <__libc_init_array+0x1e>
 80099f8:	0800a374 	.word	0x0800a374
 80099fc:	0800a374 	.word	0x0800a374
 8009a00:	0800a374 	.word	0x0800a374
 8009a04:	0800a378 	.word	0x0800a378

08009a08 <__retarget_lock_acquire_recursive>:
 8009a08:	4770      	bx	lr

08009a0a <__retarget_lock_release_recursive>:
 8009a0a:	4770      	bx	lr

08009a0c <memcpy>:
 8009a0c:	440a      	add	r2, r1
 8009a0e:	4291      	cmp	r1, r2
 8009a10:	f100 33ff 	add.w	r3, r0, #4294967295
 8009a14:	d100      	bne.n	8009a18 <memcpy+0xc>
 8009a16:	4770      	bx	lr
 8009a18:	b510      	push	{r4, lr}
 8009a1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a1e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a22:	4291      	cmp	r1, r2
 8009a24:	d1f9      	bne.n	8009a1a <memcpy+0xe>
 8009a26:	bd10      	pop	{r4, pc}

08009a28 <_free_r>:
 8009a28:	b538      	push	{r3, r4, r5, lr}
 8009a2a:	4605      	mov	r5, r0
 8009a2c:	2900      	cmp	r1, #0
 8009a2e:	d041      	beq.n	8009ab4 <_free_r+0x8c>
 8009a30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a34:	1f0c      	subs	r4, r1, #4
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	bfb8      	it	lt
 8009a3a:	18e4      	addlt	r4, r4, r3
 8009a3c:	f000 f8e0 	bl	8009c00 <__malloc_lock>
 8009a40:	4a1d      	ldr	r2, [pc, #116]	@ (8009ab8 <_free_r+0x90>)
 8009a42:	6813      	ldr	r3, [r2, #0]
 8009a44:	b933      	cbnz	r3, 8009a54 <_free_r+0x2c>
 8009a46:	6063      	str	r3, [r4, #4]
 8009a48:	6014      	str	r4, [r2, #0]
 8009a4a:	4628      	mov	r0, r5
 8009a4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a50:	f000 b8dc 	b.w	8009c0c <__malloc_unlock>
 8009a54:	42a3      	cmp	r3, r4
 8009a56:	d908      	bls.n	8009a6a <_free_r+0x42>
 8009a58:	6820      	ldr	r0, [r4, #0]
 8009a5a:	1821      	adds	r1, r4, r0
 8009a5c:	428b      	cmp	r3, r1
 8009a5e:	bf01      	itttt	eq
 8009a60:	6819      	ldreq	r1, [r3, #0]
 8009a62:	685b      	ldreq	r3, [r3, #4]
 8009a64:	1809      	addeq	r1, r1, r0
 8009a66:	6021      	streq	r1, [r4, #0]
 8009a68:	e7ed      	b.n	8009a46 <_free_r+0x1e>
 8009a6a:	461a      	mov	r2, r3
 8009a6c:	685b      	ldr	r3, [r3, #4]
 8009a6e:	b10b      	cbz	r3, 8009a74 <_free_r+0x4c>
 8009a70:	42a3      	cmp	r3, r4
 8009a72:	d9fa      	bls.n	8009a6a <_free_r+0x42>
 8009a74:	6811      	ldr	r1, [r2, #0]
 8009a76:	1850      	adds	r0, r2, r1
 8009a78:	42a0      	cmp	r0, r4
 8009a7a:	d10b      	bne.n	8009a94 <_free_r+0x6c>
 8009a7c:	6820      	ldr	r0, [r4, #0]
 8009a7e:	4401      	add	r1, r0
 8009a80:	1850      	adds	r0, r2, r1
 8009a82:	4283      	cmp	r3, r0
 8009a84:	6011      	str	r1, [r2, #0]
 8009a86:	d1e0      	bne.n	8009a4a <_free_r+0x22>
 8009a88:	6818      	ldr	r0, [r3, #0]
 8009a8a:	685b      	ldr	r3, [r3, #4]
 8009a8c:	6053      	str	r3, [r2, #4]
 8009a8e:	4408      	add	r0, r1
 8009a90:	6010      	str	r0, [r2, #0]
 8009a92:	e7da      	b.n	8009a4a <_free_r+0x22>
 8009a94:	d902      	bls.n	8009a9c <_free_r+0x74>
 8009a96:	230c      	movs	r3, #12
 8009a98:	602b      	str	r3, [r5, #0]
 8009a9a:	e7d6      	b.n	8009a4a <_free_r+0x22>
 8009a9c:	6820      	ldr	r0, [r4, #0]
 8009a9e:	1821      	adds	r1, r4, r0
 8009aa0:	428b      	cmp	r3, r1
 8009aa2:	bf04      	itt	eq
 8009aa4:	6819      	ldreq	r1, [r3, #0]
 8009aa6:	685b      	ldreq	r3, [r3, #4]
 8009aa8:	6063      	str	r3, [r4, #4]
 8009aaa:	bf04      	itt	eq
 8009aac:	1809      	addeq	r1, r1, r0
 8009aae:	6021      	streq	r1, [r4, #0]
 8009ab0:	6054      	str	r4, [r2, #4]
 8009ab2:	e7ca      	b.n	8009a4a <_free_r+0x22>
 8009ab4:	bd38      	pop	{r3, r4, r5, pc}
 8009ab6:	bf00      	nop
 8009ab8:	240004e8 	.word	0x240004e8

08009abc <sbrk_aligned>:
 8009abc:	b570      	push	{r4, r5, r6, lr}
 8009abe:	4e0f      	ldr	r6, [pc, #60]	@ (8009afc <sbrk_aligned+0x40>)
 8009ac0:	460c      	mov	r4, r1
 8009ac2:	6831      	ldr	r1, [r6, #0]
 8009ac4:	4605      	mov	r5, r0
 8009ac6:	b911      	cbnz	r1, 8009ace <sbrk_aligned+0x12>
 8009ac8:	f000 fba4 	bl	800a214 <_sbrk_r>
 8009acc:	6030      	str	r0, [r6, #0]
 8009ace:	4621      	mov	r1, r4
 8009ad0:	4628      	mov	r0, r5
 8009ad2:	f000 fb9f 	bl	800a214 <_sbrk_r>
 8009ad6:	1c43      	adds	r3, r0, #1
 8009ad8:	d103      	bne.n	8009ae2 <sbrk_aligned+0x26>
 8009ada:	f04f 34ff 	mov.w	r4, #4294967295
 8009ade:	4620      	mov	r0, r4
 8009ae0:	bd70      	pop	{r4, r5, r6, pc}
 8009ae2:	1cc4      	adds	r4, r0, #3
 8009ae4:	f024 0403 	bic.w	r4, r4, #3
 8009ae8:	42a0      	cmp	r0, r4
 8009aea:	d0f8      	beq.n	8009ade <sbrk_aligned+0x22>
 8009aec:	1a21      	subs	r1, r4, r0
 8009aee:	4628      	mov	r0, r5
 8009af0:	f000 fb90 	bl	800a214 <_sbrk_r>
 8009af4:	3001      	adds	r0, #1
 8009af6:	d1f2      	bne.n	8009ade <sbrk_aligned+0x22>
 8009af8:	e7ef      	b.n	8009ada <sbrk_aligned+0x1e>
 8009afa:	bf00      	nop
 8009afc:	240004e4 	.word	0x240004e4

08009b00 <_malloc_r>:
 8009b00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b04:	1ccd      	adds	r5, r1, #3
 8009b06:	f025 0503 	bic.w	r5, r5, #3
 8009b0a:	3508      	adds	r5, #8
 8009b0c:	2d0c      	cmp	r5, #12
 8009b0e:	bf38      	it	cc
 8009b10:	250c      	movcc	r5, #12
 8009b12:	2d00      	cmp	r5, #0
 8009b14:	4606      	mov	r6, r0
 8009b16:	db01      	blt.n	8009b1c <_malloc_r+0x1c>
 8009b18:	42a9      	cmp	r1, r5
 8009b1a:	d904      	bls.n	8009b26 <_malloc_r+0x26>
 8009b1c:	230c      	movs	r3, #12
 8009b1e:	6033      	str	r3, [r6, #0]
 8009b20:	2000      	movs	r0, #0
 8009b22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009bfc <_malloc_r+0xfc>
 8009b2a:	f000 f869 	bl	8009c00 <__malloc_lock>
 8009b2e:	f8d8 3000 	ldr.w	r3, [r8]
 8009b32:	461c      	mov	r4, r3
 8009b34:	bb44      	cbnz	r4, 8009b88 <_malloc_r+0x88>
 8009b36:	4629      	mov	r1, r5
 8009b38:	4630      	mov	r0, r6
 8009b3a:	f7ff ffbf 	bl	8009abc <sbrk_aligned>
 8009b3e:	1c43      	adds	r3, r0, #1
 8009b40:	4604      	mov	r4, r0
 8009b42:	d158      	bne.n	8009bf6 <_malloc_r+0xf6>
 8009b44:	f8d8 4000 	ldr.w	r4, [r8]
 8009b48:	4627      	mov	r7, r4
 8009b4a:	2f00      	cmp	r7, #0
 8009b4c:	d143      	bne.n	8009bd6 <_malloc_r+0xd6>
 8009b4e:	2c00      	cmp	r4, #0
 8009b50:	d04b      	beq.n	8009bea <_malloc_r+0xea>
 8009b52:	6823      	ldr	r3, [r4, #0]
 8009b54:	4639      	mov	r1, r7
 8009b56:	4630      	mov	r0, r6
 8009b58:	eb04 0903 	add.w	r9, r4, r3
 8009b5c:	f000 fb5a 	bl	800a214 <_sbrk_r>
 8009b60:	4581      	cmp	r9, r0
 8009b62:	d142      	bne.n	8009bea <_malloc_r+0xea>
 8009b64:	6821      	ldr	r1, [r4, #0]
 8009b66:	1a6d      	subs	r5, r5, r1
 8009b68:	4629      	mov	r1, r5
 8009b6a:	4630      	mov	r0, r6
 8009b6c:	f7ff ffa6 	bl	8009abc <sbrk_aligned>
 8009b70:	3001      	adds	r0, #1
 8009b72:	d03a      	beq.n	8009bea <_malloc_r+0xea>
 8009b74:	6823      	ldr	r3, [r4, #0]
 8009b76:	442b      	add	r3, r5
 8009b78:	6023      	str	r3, [r4, #0]
 8009b7a:	f8d8 3000 	ldr.w	r3, [r8]
 8009b7e:	685a      	ldr	r2, [r3, #4]
 8009b80:	bb62      	cbnz	r2, 8009bdc <_malloc_r+0xdc>
 8009b82:	f8c8 7000 	str.w	r7, [r8]
 8009b86:	e00f      	b.n	8009ba8 <_malloc_r+0xa8>
 8009b88:	6822      	ldr	r2, [r4, #0]
 8009b8a:	1b52      	subs	r2, r2, r5
 8009b8c:	d420      	bmi.n	8009bd0 <_malloc_r+0xd0>
 8009b8e:	2a0b      	cmp	r2, #11
 8009b90:	d917      	bls.n	8009bc2 <_malloc_r+0xc2>
 8009b92:	1961      	adds	r1, r4, r5
 8009b94:	42a3      	cmp	r3, r4
 8009b96:	6025      	str	r5, [r4, #0]
 8009b98:	bf18      	it	ne
 8009b9a:	6059      	strne	r1, [r3, #4]
 8009b9c:	6863      	ldr	r3, [r4, #4]
 8009b9e:	bf08      	it	eq
 8009ba0:	f8c8 1000 	streq.w	r1, [r8]
 8009ba4:	5162      	str	r2, [r4, r5]
 8009ba6:	604b      	str	r3, [r1, #4]
 8009ba8:	4630      	mov	r0, r6
 8009baa:	f000 f82f 	bl	8009c0c <__malloc_unlock>
 8009bae:	f104 000b 	add.w	r0, r4, #11
 8009bb2:	1d23      	adds	r3, r4, #4
 8009bb4:	f020 0007 	bic.w	r0, r0, #7
 8009bb8:	1ac2      	subs	r2, r0, r3
 8009bba:	bf1c      	itt	ne
 8009bbc:	1a1b      	subne	r3, r3, r0
 8009bbe:	50a3      	strne	r3, [r4, r2]
 8009bc0:	e7af      	b.n	8009b22 <_malloc_r+0x22>
 8009bc2:	6862      	ldr	r2, [r4, #4]
 8009bc4:	42a3      	cmp	r3, r4
 8009bc6:	bf0c      	ite	eq
 8009bc8:	f8c8 2000 	streq.w	r2, [r8]
 8009bcc:	605a      	strne	r2, [r3, #4]
 8009bce:	e7eb      	b.n	8009ba8 <_malloc_r+0xa8>
 8009bd0:	4623      	mov	r3, r4
 8009bd2:	6864      	ldr	r4, [r4, #4]
 8009bd4:	e7ae      	b.n	8009b34 <_malloc_r+0x34>
 8009bd6:	463c      	mov	r4, r7
 8009bd8:	687f      	ldr	r7, [r7, #4]
 8009bda:	e7b6      	b.n	8009b4a <_malloc_r+0x4a>
 8009bdc:	461a      	mov	r2, r3
 8009bde:	685b      	ldr	r3, [r3, #4]
 8009be0:	42a3      	cmp	r3, r4
 8009be2:	d1fb      	bne.n	8009bdc <_malloc_r+0xdc>
 8009be4:	2300      	movs	r3, #0
 8009be6:	6053      	str	r3, [r2, #4]
 8009be8:	e7de      	b.n	8009ba8 <_malloc_r+0xa8>
 8009bea:	230c      	movs	r3, #12
 8009bec:	6033      	str	r3, [r6, #0]
 8009bee:	4630      	mov	r0, r6
 8009bf0:	f000 f80c 	bl	8009c0c <__malloc_unlock>
 8009bf4:	e794      	b.n	8009b20 <_malloc_r+0x20>
 8009bf6:	6005      	str	r5, [r0, #0]
 8009bf8:	e7d6      	b.n	8009ba8 <_malloc_r+0xa8>
 8009bfa:	bf00      	nop
 8009bfc:	240004e8 	.word	0x240004e8

08009c00 <__malloc_lock>:
 8009c00:	4801      	ldr	r0, [pc, #4]	@ (8009c08 <__malloc_lock+0x8>)
 8009c02:	f7ff bf01 	b.w	8009a08 <__retarget_lock_acquire_recursive>
 8009c06:	bf00      	nop
 8009c08:	240004e0 	.word	0x240004e0

08009c0c <__malloc_unlock>:
 8009c0c:	4801      	ldr	r0, [pc, #4]	@ (8009c14 <__malloc_unlock+0x8>)
 8009c0e:	f7ff befc 	b.w	8009a0a <__retarget_lock_release_recursive>
 8009c12:	bf00      	nop
 8009c14:	240004e0 	.word	0x240004e0

08009c18 <__ssputs_r>:
 8009c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c1c:	688e      	ldr	r6, [r1, #8]
 8009c1e:	461f      	mov	r7, r3
 8009c20:	42be      	cmp	r6, r7
 8009c22:	680b      	ldr	r3, [r1, #0]
 8009c24:	4682      	mov	sl, r0
 8009c26:	460c      	mov	r4, r1
 8009c28:	4690      	mov	r8, r2
 8009c2a:	d82d      	bhi.n	8009c88 <__ssputs_r+0x70>
 8009c2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009c30:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009c34:	d026      	beq.n	8009c84 <__ssputs_r+0x6c>
 8009c36:	6965      	ldr	r5, [r4, #20]
 8009c38:	6909      	ldr	r1, [r1, #16]
 8009c3a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c3e:	eba3 0901 	sub.w	r9, r3, r1
 8009c42:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c46:	1c7b      	adds	r3, r7, #1
 8009c48:	444b      	add	r3, r9
 8009c4a:	106d      	asrs	r5, r5, #1
 8009c4c:	429d      	cmp	r5, r3
 8009c4e:	bf38      	it	cc
 8009c50:	461d      	movcc	r5, r3
 8009c52:	0553      	lsls	r3, r2, #21
 8009c54:	d527      	bpl.n	8009ca6 <__ssputs_r+0x8e>
 8009c56:	4629      	mov	r1, r5
 8009c58:	f7ff ff52 	bl	8009b00 <_malloc_r>
 8009c5c:	4606      	mov	r6, r0
 8009c5e:	b360      	cbz	r0, 8009cba <__ssputs_r+0xa2>
 8009c60:	6921      	ldr	r1, [r4, #16]
 8009c62:	464a      	mov	r2, r9
 8009c64:	f7ff fed2 	bl	8009a0c <memcpy>
 8009c68:	89a3      	ldrh	r3, [r4, #12]
 8009c6a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009c6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c72:	81a3      	strh	r3, [r4, #12]
 8009c74:	6126      	str	r6, [r4, #16]
 8009c76:	6165      	str	r5, [r4, #20]
 8009c78:	444e      	add	r6, r9
 8009c7a:	eba5 0509 	sub.w	r5, r5, r9
 8009c7e:	6026      	str	r6, [r4, #0]
 8009c80:	60a5      	str	r5, [r4, #8]
 8009c82:	463e      	mov	r6, r7
 8009c84:	42be      	cmp	r6, r7
 8009c86:	d900      	bls.n	8009c8a <__ssputs_r+0x72>
 8009c88:	463e      	mov	r6, r7
 8009c8a:	6820      	ldr	r0, [r4, #0]
 8009c8c:	4632      	mov	r2, r6
 8009c8e:	4641      	mov	r1, r8
 8009c90:	f000 faa6 	bl	800a1e0 <memmove>
 8009c94:	68a3      	ldr	r3, [r4, #8]
 8009c96:	1b9b      	subs	r3, r3, r6
 8009c98:	60a3      	str	r3, [r4, #8]
 8009c9a:	6823      	ldr	r3, [r4, #0]
 8009c9c:	4433      	add	r3, r6
 8009c9e:	6023      	str	r3, [r4, #0]
 8009ca0:	2000      	movs	r0, #0
 8009ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ca6:	462a      	mov	r2, r5
 8009ca8:	f000 fac4 	bl	800a234 <_realloc_r>
 8009cac:	4606      	mov	r6, r0
 8009cae:	2800      	cmp	r0, #0
 8009cb0:	d1e0      	bne.n	8009c74 <__ssputs_r+0x5c>
 8009cb2:	6921      	ldr	r1, [r4, #16]
 8009cb4:	4650      	mov	r0, sl
 8009cb6:	f7ff feb7 	bl	8009a28 <_free_r>
 8009cba:	230c      	movs	r3, #12
 8009cbc:	f8ca 3000 	str.w	r3, [sl]
 8009cc0:	89a3      	ldrh	r3, [r4, #12]
 8009cc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cc6:	81a3      	strh	r3, [r4, #12]
 8009cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8009ccc:	e7e9      	b.n	8009ca2 <__ssputs_r+0x8a>
	...

08009cd0 <_svfiprintf_r>:
 8009cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cd4:	4698      	mov	r8, r3
 8009cd6:	898b      	ldrh	r3, [r1, #12]
 8009cd8:	061b      	lsls	r3, r3, #24
 8009cda:	b09d      	sub	sp, #116	@ 0x74
 8009cdc:	4607      	mov	r7, r0
 8009cde:	460d      	mov	r5, r1
 8009ce0:	4614      	mov	r4, r2
 8009ce2:	d510      	bpl.n	8009d06 <_svfiprintf_r+0x36>
 8009ce4:	690b      	ldr	r3, [r1, #16]
 8009ce6:	b973      	cbnz	r3, 8009d06 <_svfiprintf_r+0x36>
 8009ce8:	2140      	movs	r1, #64	@ 0x40
 8009cea:	f7ff ff09 	bl	8009b00 <_malloc_r>
 8009cee:	6028      	str	r0, [r5, #0]
 8009cf0:	6128      	str	r0, [r5, #16]
 8009cf2:	b930      	cbnz	r0, 8009d02 <_svfiprintf_r+0x32>
 8009cf4:	230c      	movs	r3, #12
 8009cf6:	603b      	str	r3, [r7, #0]
 8009cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8009cfc:	b01d      	add	sp, #116	@ 0x74
 8009cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d02:	2340      	movs	r3, #64	@ 0x40
 8009d04:	616b      	str	r3, [r5, #20]
 8009d06:	2300      	movs	r3, #0
 8009d08:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d0a:	2320      	movs	r3, #32
 8009d0c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009d10:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d14:	2330      	movs	r3, #48	@ 0x30
 8009d16:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009eb4 <_svfiprintf_r+0x1e4>
 8009d1a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009d1e:	f04f 0901 	mov.w	r9, #1
 8009d22:	4623      	mov	r3, r4
 8009d24:	469a      	mov	sl, r3
 8009d26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d2a:	b10a      	cbz	r2, 8009d30 <_svfiprintf_r+0x60>
 8009d2c:	2a25      	cmp	r2, #37	@ 0x25
 8009d2e:	d1f9      	bne.n	8009d24 <_svfiprintf_r+0x54>
 8009d30:	ebba 0b04 	subs.w	fp, sl, r4
 8009d34:	d00b      	beq.n	8009d4e <_svfiprintf_r+0x7e>
 8009d36:	465b      	mov	r3, fp
 8009d38:	4622      	mov	r2, r4
 8009d3a:	4629      	mov	r1, r5
 8009d3c:	4638      	mov	r0, r7
 8009d3e:	f7ff ff6b 	bl	8009c18 <__ssputs_r>
 8009d42:	3001      	adds	r0, #1
 8009d44:	f000 80a7 	beq.w	8009e96 <_svfiprintf_r+0x1c6>
 8009d48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d4a:	445a      	add	r2, fp
 8009d4c:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d4e:	f89a 3000 	ldrb.w	r3, [sl]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	f000 809f 	beq.w	8009e96 <_svfiprintf_r+0x1c6>
 8009d58:	2300      	movs	r3, #0
 8009d5a:	f04f 32ff 	mov.w	r2, #4294967295
 8009d5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d62:	f10a 0a01 	add.w	sl, sl, #1
 8009d66:	9304      	str	r3, [sp, #16]
 8009d68:	9307      	str	r3, [sp, #28]
 8009d6a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d6e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d70:	4654      	mov	r4, sl
 8009d72:	2205      	movs	r2, #5
 8009d74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d78:	484e      	ldr	r0, [pc, #312]	@ (8009eb4 <_svfiprintf_r+0x1e4>)
 8009d7a:	f7f6 fac9 	bl	8000310 <memchr>
 8009d7e:	9a04      	ldr	r2, [sp, #16]
 8009d80:	b9d8      	cbnz	r0, 8009dba <_svfiprintf_r+0xea>
 8009d82:	06d0      	lsls	r0, r2, #27
 8009d84:	bf44      	itt	mi
 8009d86:	2320      	movmi	r3, #32
 8009d88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d8c:	0711      	lsls	r1, r2, #28
 8009d8e:	bf44      	itt	mi
 8009d90:	232b      	movmi	r3, #43	@ 0x2b
 8009d92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d96:	f89a 3000 	ldrb.w	r3, [sl]
 8009d9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d9c:	d015      	beq.n	8009dca <_svfiprintf_r+0xfa>
 8009d9e:	9a07      	ldr	r2, [sp, #28]
 8009da0:	4654      	mov	r4, sl
 8009da2:	2000      	movs	r0, #0
 8009da4:	f04f 0c0a 	mov.w	ip, #10
 8009da8:	4621      	mov	r1, r4
 8009daa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009dae:	3b30      	subs	r3, #48	@ 0x30
 8009db0:	2b09      	cmp	r3, #9
 8009db2:	d94b      	bls.n	8009e4c <_svfiprintf_r+0x17c>
 8009db4:	b1b0      	cbz	r0, 8009de4 <_svfiprintf_r+0x114>
 8009db6:	9207      	str	r2, [sp, #28]
 8009db8:	e014      	b.n	8009de4 <_svfiprintf_r+0x114>
 8009dba:	eba0 0308 	sub.w	r3, r0, r8
 8009dbe:	fa09 f303 	lsl.w	r3, r9, r3
 8009dc2:	4313      	orrs	r3, r2
 8009dc4:	9304      	str	r3, [sp, #16]
 8009dc6:	46a2      	mov	sl, r4
 8009dc8:	e7d2      	b.n	8009d70 <_svfiprintf_r+0xa0>
 8009dca:	9b03      	ldr	r3, [sp, #12]
 8009dcc:	1d19      	adds	r1, r3, #4
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	9103      	str	r1, [sp, #12]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	bfbb      	ittet	lt
 8009dd6:	425b      	neglt	r3, r3
 8009dd8:	f042 0202 	orrlt.w	r2, r2, #2
 8009ddc:	9307      	strge	r3, [sp, #28]
 8009dde:	9307      	strlt	r3, [sp, #28]
 8009de0:	bfb8      	it	lt
 8009de2:	9204      	strlt	r2, [sp, #16]
 8009de4:	7823      	ldrb	r3, [r4, #0]
 8009de6:	2b2e      	cmp	r3, #46	@ 0x2e
 8009de8:	d10a      	bne.n	8009e00 <_svfiprintf_r+0x130>
 8009dea:	7863      	ldrb	r3, [r4, #1]
 8009dec:	2b2a      	cmp	r3, #42	@ 0x2a
 8009dee:	d132      	bne.n	8009e56 <_svfiprintf_r+0x186>
 8009df0:	9b03      	ldr	r3, [sp, #12]
 8009df2:	1d1a      	adds	r2, r3, #4
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	9203      	str	r2, [sp, #12]
 8009df8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009dfc:	3402      	adds	r4, #2
 8009dfe:	9305      	str	r3, [sp, #20]
 8009e00:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009ec4 <_svfiprintf_r+0x1f4>
 8009e04:	7821      	ldrb	r1, [r4, #0]
 8009e06:	2203      	movs	r2, #3
 8009e08:	4650      	mov	r0, sl
 8009e0a:	f7f6 fa81 	bl	8000310 <memchr>
 8009e0e:	b138      	cbz	r0, 8009e20 <_svfiprintf_r+0x150>
 8009e10:	9b04      	ldr	r3, [sp, #16]
 8009e12:	eba0 000a 	sub.w	r0, r0, sl
 8009e16:	2240      	movs	r2, #64	@ 0x40
 8009e18:	4082      	lsls	r2, r0
 8009e1a:	4313      	orrs	r3, r2
 8009e1c:	3401      	adds	r4, #1
 8009e1e:	9304      	str	r3, [sp, #16]
 8009e20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e24:	4824      	ldr	r0, [pc, #144]	@ (8009eb8 <_svfiprintf_r+0x1e8>)
 8009e26:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009e2a:	2206      	movs	r2, #6
 8009e2c:	f7f6 fa70 	bl	8000310 <memchr>
 8009e30:	2800      	cmp	r0, #0
 8009e32:	d036      	beq.n	8009ea2 <_svfiprintf_r+0x1d2>
 8009e34:	4b21      	ldr	r3, [pc, #132]	@ (8009ebc <_svfiprintf_r+0x1ec>)
 8009e36:	bb1b      	cbnz	r3, 8009e80 <_svfiprintf_r+0x1b0>
 8009e38:	9b03      	ldr	r3, [sp, #12]
 8009e3a:	3307      	adds	r3, #7
 8009e3c:	f023 0307 	bic.w	r3, r3, #7
 8009e40:	3308      	adds	r3, #8
 8009e42:	9303      	str	r3, [sp, #12]
 8009e44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e46:	4433      	add	r3, r6
 8009e48:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e4a:	e76a      	b.n	8009d22 <_svfiprintf_r+0x52>
 8009e4c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e50:	460c      	mov	r4, r1
 8009e52:	2001      	movs	r0, #1
 8009e54:	e7a8      	b.n	8009da8 <_svfiprintf_r+0xd8>
 8009e56:	2300      	movs	r3, #0
 8009e58:	3401      	adds	r4, #1
 8009e5a:	9305      	str	r3, [sp, #20]
 8009e5c:	4619      	mov	r1, r3
 8009e5e:	f04f 0c0a 	mov.w	ip, #10
 8009e62:	4620      	mov	r0, r4
 8009e64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e68:	3a30      	subs	r2, #48	@ 0x30
 8009e6a:	2a09      	cmp	r2, #9
 8009e6c:	d903      	bls.n	8009e76 <_svfiprintf_r+0x1a6>
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d0c6      	beq.n	8009e00 <_svfiprintf_r+0x130>
 8009e72:	9105      	str	r1, [sp, #20]
 8009e74:	e7c4      	b.n	8009e00 <_svfiprintf_r+0x130>
 8009e76:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e7a:	4604      	mov	r4, r0
 8009e7c:	2301      	movs	r3, #1
 8009e7e:	e7f0      	b.n	8009e62 <_svfiprintf_r+0x192>
 8009e80:	ab03      	add	r3, sp, #12
 8009e82:	9300      	str	r3, [sp, #0]
 8009e84:	462a      	mov	r2, r5
 8009e86:	4b0e      	ldr	r3, [pc, #56]	@ (8009ec0 <_svfiprintf_r+0x1f0>)
 8009e88:	a904      	add	r1, sp, #16
 8009e8a:	4638      	mov	r0, r7
 8009e8c:	f3af 8000 	nop.w
 8009e90:	1c42      	adds	r2, r0, #1
 8009e92:	4606      	mov	r6, r0
 8009e94:	d1d6      	bne.n	8009e44 <_svfiprintf_r+0x174>
 8009e96:	89ab      	ldrh	r3, [r5, #12]
 8009e98:	065b      	lsls	r3, r3, #25
 8009e9a:	f53f af2d 	bmi.w	8009cf8 <_svfiprintf_r+0x28>
 8009e9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ea0:	e72c      	b.n	8009cfc <_svfiprintf_r+0x2c>
 8009ea2:	ab03      	add	r3, sp, #12
 8009ea4:	9300      	str	r3, [sp, #0]
 8009ea6:	462a      	mov	r2, r5
 8009ea8:	4b05      	ldr	r3, [pc, #20]	@ (8009ec0 <_svfiprintf_r+0x1f0>)
 8009eaa:	a904      	add	r1, sp, #16
 8009eac:	4638      	mov	r0, r7
 8009eae:	f000 f879 	bl	8009fa4 <_printf_i>
 8009eb2:	e7ed      	b.n	8009e90 <_svfiprintf_r+0x1c0>
 8009eb4:	0800a338 	.word	0x0800a338
 8009eb8:	0800a342 	.word	0x0800a342
 8009ebc:	00000000 	.word	0x00000000
 8009ec0:	08009c19 	.word	0x08009c19
 8009ec4:	0800a33e 	.word	0x0800a33e

08009ec8 <_printf_common>:
 8009ec8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ecc:	4616      	mov	r6, r2
 8009ece:	4698      	mov	r8, r3
 8009ed0:	688a      	ldr	r2, [r1, #8]
 8009ed2:	690b      	ldr	r3, [r1, #16]
 8009ed4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009ed8:	4293      	cmp	r3, r2
 8009eda:	bfb8      	it	lt
 8009edc:	4613      	movlt	r3, r2
 8009ede:	6033      	str	r3, [r6, #0]
 8009ee0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009ee4:	4607      	mov	r7, r0
 8009ee6:	460c      	mov	r4, r1
 8009ee8:	b10a      	cbz	r2, 8009eee <_printf_common+0x26>
 8009eea:	3301      	adds	r3, #1
 8009eec:	6033      	str	r3, [r6, #0]
 8009eee:	6823      	ldr	r3, [r4, #0]
 8009ef0:	0699      	lsls	r1, r3, #26
 8009ef2:	bf42      	ittt	mi
 8009ef4:	6833      	ldrmi	r3, [r6, #0]
 8009ef6:	3302      	addmi	r3, #2
 8009ef8:	6033      	strmi	r3, [r6, #0]
 8009efa:	6825      	ldr	r5, [r4, #0]
 8009efc:	f015 0506 	ands.w	r5, r5, #6
 8009f00:	d106      	bne.n	8009f10 <_printf_common+0x48>
 8009f02:	f104 0a19 	add.w	sl, r4, #25
 8009f06:	68e3      	ldr	r3, [r4, #12]
 8009f08:	6832      	ldr	r2, [r6, #0]
 8009f0a:	1a9b      	subs	r3, r3, r2
 8009f0c:	42ab      	cmp	r3, r5
 8009f0e:	dc26      	bgt.n	8009f5e <_printf_common+0x96>
 8009f10:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009f14:	6822      	ldr	r2, [r4, #0]
 8009f16:	3b00      	subs	r3, #0
 8009f18:	bf18      	it	ne
 8009f1a:	2301      	movne	r3, #1
 8009f1c:	0692      	lsls	r2, r2, #26
 8009f1e:	d42b      	bmi.n	8009f78 <_printf_common+0xb0>
 8009f20:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009f24:	4641      	mov	r1, r8
 8009f26:	4638      	mov	r0, r7
 8009f28:	47c8      	blx	r9
 8009f2a:	3001      	adds	r0, #1
 8009f2c:	d01e      	beq.n	8009f6c <_printf_common+0xa4>
 8009f2e:	6823      	ldr	r3, [r4, #0]
 8009f30:	6922      	ldr	r2, [r4, #16]
 8009f32:	f003 0306 	and.w	r3, r3, #6
 8009f36:	2b04      	cmp	r3, #4
 8009f38:	bf02      	ittt	eq
 8009f3a:	68e5      	ldreq	r5, [r4, #12]
 8009f3c:	6833      	ldreq	r3, [r6, #0]
 8009f3e:	1aed      	subeq	r5, r5, r3
 8009f40:	68a3      	ldr	r3, [r4, #8]
 8009f42:	bf0c      	ite	eq
 8009f44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009f48:	2500      	movne	r5, #0
 8009f4a:	4293      	cmp	r3, r2
 8009f4c:	bfc4      	itt	gt
 8009f4e:	1a9b      	subgt	r3, r3, r2
 8009f50:	18ed      	addgt	r5, r5, r3
 8009f52:	2600      	movs	r6, #0
 8009f54:	341a      	adds	r4, #26
 8009f56:	42b5      	cmp	r5, r6
 8009f58:	d11a      	bne.n	8009f90 <_printf_common+0xc8>
 8009f5a:	2000      	movs	r0, #0
 8009f5c:	e008      	b.n	8009f70 <_printf_common+0xa8>
 8009f5e:	2301      	movs	r3, #1
 8009f60:	4652      	mov	r2, sl
 8009f62:	4641      	mov	r1, r8
 8009f64:	4638      	mov	r0, r7
 8009f66:	47c8      	blx	r9
 8009f68:	3001      	adds	r0, #1
 8009f6a:	d103      	bne.n	8009f74 <_printf_common+0xac>
 8009f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f74:	3501      	adds	r5, #1
 8009f76:	e7c6      	b.n	8009f06 <_printf_common+0x3e>
 8009f78:	18e1      	adds	r1, r4, r3
 8009f7a:	1c5a      	adds	r2, r3, #1
 8009f7c:	2030      	movs	r0, #48	@ 0x30
 8009f7e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009f82:	4422      	add	r2, r4
 8009f84:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009f88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009f8c:	3302      	adds	r3, #2
 8009f8e:	e7c7      	b.n	8009f20 <_printf_common+0x58>
 8009f90:	2301      	movs	r3, #1
 8009f92:	4622      	mov	r2, r4
 8009f94:	4641      	mov	r1, r8
 8009f96:	4638      	mov	r0, r7
 8009f98:	47c8      	blx	r9
 8009f9a:	3001      	adds	r0, #1
 8009f9c:	d0e6      	beq.n	8009f6c <_printf_common+0xa4>
 8009f9e:	3601      	adds	r6, #1
 8009fa0:	e7d9      	b.n	8009f56 <_printf_common+0x8e>
	...

08009fa4 <_printf_i>:
 8009fa4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009fa8:	7e0f      	ldrb	r7, [r1, #24]
 8009faa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009fac:	2f78      	cmp	r7, #120	@ 0x78
 8009fae:	4691      	mov	r9, r2
 8009fb0:	4680      	mov	r8, r0
 8009fb2:	460c      	mov	r4, r1
 8009fb4:	469a      	mov	sl, r3
 8009fb6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009fba:	d807      	bhi.n	8009fcc <_printf_i+0x28>
 8009fbc:	2f62      	cmp	r7, #98	@ 0x62
 8009fbe:	d80a      	bhi.n	8009fd6 <_printf_i+0x32>
 8009fc0:	2f00      	cmp	r7, #0
 8009fc2:	f000 80d1 	beq.w	800a168 <_printf_i+0x1c4>
 8009fc6:	2f58      	cmp	r7, #88	@ 0x58
 8009fc8:	f000 80b8 	beq.w	800a13c <_printf_i+0x198>
 8009fcc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009fd0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009fd4:	e03a      	b.n	800a04c <_printf_i+0xa8>
 8009fd6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009fda:	2b15      	cmp	r3, #21
 8009fdc:	d8f6      	bhi.n	8009fcc <_printf_i+0x28>
 8009fde:	a101      	add	r1, pc, #4	@ (adr r1, 8009fe4 <_printf_i+0x40>)
 8009fe0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009fe4:	0800a03d 	.word	0x0800a03d
 8009fe8:	0800a051 	.word	0x0800a051
 8009fec:	08009fcd 	.word	0x08009fcd
 8009ff0:	08009fcd 	.word	0x08009fcd
 8009ff4:	08009fcd 	.word	0x08009fcd
 8009ff8:	08009fcd 	.word	0x08009fcd
 8009ffc:	0800a051 	.word	0x0800a051
 800a000:	08009fcd 	.word	0x08009fcd
 800a004:	08009fcd 	.word	0x08009fcd
 800a008:	08009fcd 	.word	0x08009fcd
 800a00c:	08009fcd 	.word	0x08009fcd
 800a010:	0800a14f 	.word	0x0800a14f
 800a014:	0800a07b 	.word	0x0800a07b
 800a018:	0800a109 	.word	0x0800a109
 800a01c:	08009fcd 	.word	0x08009fcd
 800a020:	08009fcd 	.word	0x08009fcd
 800a024:	0800a171 	.word	0x0800a171
 800a028:	08009fcd 	.word	0x08009fcd
 800a02c:	0800a07b 	.word	0x0800a07b
 800a030:	08009fcd 	.word	0x08009fcd
 800a034:	08009fcd 	.word	0x08009fcd
 800a038:	0800a111 	.word	0x0800a111
 800a03c:	6833      	ldr	r3, [r6, #0]
 800a03e:	1d1a      	adds	r2, r3, #4
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	6032      	str	r2, [r6, #0]
 800a044:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a048:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a04c:	2301      	movs	r3, #1
 800a04e:	e09c      	b.n	800a18a <_printf_i+0x1e6>
 800a050:	6833      	ldr	r3, [r6, #0]
 800a052:	6820      	ldr	r0, [r4, #0]
 800a054:	1d19      	adds	r1, r3, #4
 800a056:	6031      	str	r1, [r6, #0]
 800a058:	0606      	lsls	r6, r0, #24
 800a05a:	d501      	bpl.n	800a060 <_printf_i+0xbc>
 800a05c:	681d      	ldr	r5, [r3, #0]
 800a05e:	e003      	b.n	800a068 <_printf_i+0xc4>
 800a060:	0645      	lsls	r5, r0, #25
 800a062:	d5fb      	bpl.n	800a05c <_printf_i+0xb8>
 800a064:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a068:	2d00      	cmp	r5, #0
 800a06a:	da03      	bge.n	800a074 <_printf_i+0xd0>
 800a06c:	232d      	movs	r3, #45	@ 0x2d
 800a06e:	426d      	negs	r5, r5
 800a070:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a074:	4858      	ldr	r0, [pc, #352]	@ (800a1d8 <_printf_i+0x234>)
 800a076:	230a      	movs	r3, #10
 800a078:	e011      	b.n	800a09e <_printf_i+0xfa>
 800a07a:	6821      	ldr	r1, [r4, #0]
 800a07c:	6833      	ldr	r3, [r6, #0]
 800a07e:	0608      	lsls	r0, r1, #24
 800a080:	f853 5b04 	ldr.w	r5, [r3], #4
 800a084:	d402      	bmi.n	800a08c <_printf_i+0xe8>
 800a086:	0649      	lsls	r1, r1, #25
 800a088:	bf48      	it	mi
 800a08a:	b2ad      	uxthmi	r5, r5
 800a08c:	2f6f      	cmp	r7, #111	@ 0x6f
 800a08e:	4852      	ldr	r0, [pc, #328]	@ (800a1d8 <_printf_i+0x234>)
 800a090:	6033      	str	r3, [r6, #0]
 800a092:	bf14      	ite	ne
 800a094:	230a      	movne	r3, #10
 800a096:	2308      	moveq	r3, #8
 800a098:	2100      	movs	r1, #0
 800a09a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a09e:	6866      	ldr	r6, [r4, #4]
 800a0a0:	60a6      	str	r6, [r4, #8]
 800a0a2:	2e00      	cmp	r6, #0
 800a0a4:	db05      	blt.n	800a0b2 <_printf_i+0x10e>
 800a0a6:	6821      	ldr	r1, [r4, #0]
 800a0a8:	432e      	orrs	r6, r5
 800a0aa:	f021 0104 	bic.w	r1, r1, #4
 800a0ae:	6021      	str	r1, [r4, #0]
 800a0b0:	d04b      	beq.n	800a14a <_printf_i+0x1a6>
 800a0b2:	4616      	mov	r6, r2
 800a0b4:	fbb5 f1f3 	udiv	r1, r5, r3
 800a0b8:	fb03 5711 	mls	r7, r3, r1, r5
 800a0bc:	5dc7      	ldrb	r7, [r0, r7]
 800a0be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a0c2:	462f      	mov	r7, r5
 800a0c4:	42bb      	cmp	r3, r7
 800a0c6:	460d      	mov	r5, r1
 800a0c8:	d9f4      	bls.n	800a0b4 <_printf_i+0x110>
 800a0ca:	2b08      	cmp	r3, #8
 800a0cc:	d10b      	bne.n	800a0e6 <_printf_i+0x142>
 800a0ce:	6823      	ldr	r3, [r4, #0]
 800a0d0:	07df      	lsls	r7, r3, #31
 800a0d2:	d508      	bpl.n	800a0e6 <_printf_i+0x142>
 800a0d4:	6923      	ldr	r3, [r4, #16]
 800a0d6:	6861      	ldr	r1, [r4, #4]
 800a0d8:	4299      	cmp	r1, r3
 800a0da:	bfde      	ittt	le
 800a0dc:	2330      	movle	r3, #48	@ 0x30
 800a0de:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a0e2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a0e6:	1b92      	subs	r2, r2, r6
 800a0e8:	6122      	str	r2, [r4, #16]
 800a0ea:	f8cd a000 	str.w	sl, [sp]
 800a0ee:	464b      	mov	r3, r9
 800a0f0:	aa03      	add	r2, sp, #12
 800a0f2:	4621      	mov	r1, r4
 800a0f4:	4640      	mov	r0, r8
 800a0f6:	f7ff fee7 	bl	8009ec8 <_printf_common>
 800a0fa:	3001      	adds	r0, #1
 800a0fc:	d14a      	bne.n	800a194 <_printf_i+0x1f0>
 800a0fe:	f04f 30ff 	mov.w	r0, #4294967295
 800a102:	b004      	add	sp, #16
 800a104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a108:	6823      	ldr	r3, [r4, #0]
 800a10a:	f043 0320 	orr.w	r3, r3, #32
 800a10e:	6023      	str	r3, [r4, #0]
 800a110:	4832      	ldr	r0, [pc, #200]	@ (800a1dc <_printf_i+0x238>)
 800a112:	2778      	movs	r7, #120	@ 0x78
 800a114:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a118:	6823      	ldr	r3, [r4, #0]
 800a11a:	6831      	ldr	r1, [r6, #0]
 800a11c:	061f      	lsls	r7, r3, #24
 800a11e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a122:	d402      	bmi.n	800a12a <_printf_i+0x186>
 800a124:	065f      	lsls	r7, r3, #25
 800a126:	bf48      	it	mi
 800a128:	b2ad      	uxthmi	r5, r5
 800a12a:	6031      	str	r1, [r6, #0]
 800a12c:	07d9      	lsls	r1, r3, #31
 800a12e:	bf44      	itt	mi
 800a130:	f043 0320 	orrmi.w	r3, r3, #32
 800a134:	6023      	strmi	r3, [r4, #0]
 800a136:	b11d      	cbz	r5, 800a140 <_printf_i+0x19c>
 800a138:	2310      	movs	r3, #16
 800a13a:	e7ad      	b.n	800a098 <_printf_i+0xf4>
 800a13c:	4826      	ldr	r0, [pc, #152]	@ (800a1d8 <_printf_i+0x234>)
 800a13e:	e7e9      	b.n	800a114 <_printf_i+0x170>
 800a140:	6823      	ldr	r3, [r4, #0]
 800a142:	f023 0320 	bic.w	r3, r3, #32
 800a146:	6023      	str	r3, [r4, #0]
 800a148:	e7f6      	b.n	800a138 <_printf_i+0x194>
 800a14a:	4616      	mov	r6, r2
 800a14c:	e7bd      	b.n	800a0ca <_printf_i+0x126>
 800a14e:	6833      	ldr	r3, [r6, #0]
 800a150:	6825      	ldr	r5, [r4, #0]
 800a152:	6961      	ldr	r1, [r4, #20]
 800a154:	1d18      	adds	r0, r3, #4
 800a156:	6030      	str	r0, [r6, #0]
 800a158:	062e      	lsls	r6, r5, #24
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	d501      	bpl.n	800a162 <_printf_i+0x1be>
 800a15e:	6019      	str	r1, [r3, #0]
 800a160:	e002      	b.n	800a168 <_printf_i+0x1c4>
 800a162:	0668      	lsls	r0, r5, #25
 800a164:	d5fb      	bpl.n	800a15e <_printf_i+0x1ba>
 800a166:	8019      	strh	r1, [r3, #0]
 800a168:	2300      	movs	r3, #0
 800a16a:	6123      	str	r3, [r4, #16]
 800a16c:	4616      	mov	r6, r2
 800a16e:	e7bc      	b.n	800a0ea <_printf_i+0x146>
 800a170:	6833      	ldr	r3, [r6, #0]
 800a172:	1d1a      	adds	r2, r3, #4
 800a174:	6032      	str	r2, [r6, #0]
 800a176:	681e      	ldr	r6, [r3, #0]
 800a178:	6862      	ldr	r2, [r4, #4]
 800a17a:	2100      	movs	r1, #0
 800a17c:	4630      	mov	r0, r6
 800a17e:	f7f6 f8c7 	bl	8000310 <memchr>
 800a182:	b108      	cbz	r0, 800a188 <_printf_i+0x1e4>
 800a184:	1b80      	subs	r0, r0, r6
 800a186:	6060      	str	r0, [r4, #4]
 800a188:	6863      	ldr	r3, [r4, #4]
 800a18a:	6123      	str	r3, [r4, #16]
 800a18c:	2300      	movs	r3, #0
 800a18e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a192:	e7aa      	b.n	800a0ea <_printf_i+0x146>
 800a194:	6923      	ldr	r3, [r4, #16]
 800a196:	4632      	mov	r2, r6
 800a198:	4649      	mov	r1, r9
 800a19a:	4640      	mov	r0, r8
 800a19c:	47d0      	blx	sl
 800a19e:	3001      	adds	r0, #1
 800a1a0:	d0ad      	beq.n	800a0fe <_printf_i+0x15a>
 800a1a2:	6823      	ldr	r3, [r4, #0]
 800a1a4:	079b      	lsls	r3, r3, #30
 800a1a6:	d413      	bmi.n	800a1d0 <_printf_i+0x22c>
 800a1a8:	68e0      	ldr	r0, [r4, #12]
 800a1aa:	9b03      	ldr	r3, [sp, #12]
 800a1ac:	4298      	cmp	r0, r3
 800a1ae:	bfb8      	it	lt
 800a1b0:	4618      	movlt	r0, r3
 800a1b2:	e7a6      	b.n	800a102 <_printf_i+0x15e>
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	4632      	mov	r2, r6
 800a1b8:	4649      	mov	r1, r9
 800a1ba:	4640      	mov	r0, r8
 800a1bc:	47d0      	blx	sl
 800a1be:	3001      	adds	r0, #1
 800a1c0:	d09d      	beq.n	800a0fe <_printf_i+0x15a>
 800a1c2:	3501      	adds	r5, #1
 800a1c4:	68e3      	ldr	r3, [r4, #12]
 800a1c6:	9903      	ldr	r1, [sp, #12]
 800a1c8:	1a5b      	subs	r3, r3, r1
 800a1ca:	42ab      	cmp	r3, r5
 800a1cc:	dcf2      	bgt.n	800a1b4 <_printf_i+0x210>
 800a1ce:	e7eb      	b.n	800a1a8 <_printf_i+0x204>
 800a1d0:	2500      	movs	r5, #0
 800a1d2:	f104 0619 	add.w	r6, r4, #25
 800a1d6:	e7f5      	b.n	800a1c4 <_printf_i+0x220>
 800a1d8:	0800a349 	.word	0x0800a349
 800a1dc:	0800a35a 	.word	0x0800a35a

0800a1e0 <memmove>:
 800a1e0:	4288      	cmp	r0, r1
 800a1e2:	b510      	push	{r4, lr}
 800a1e4:	eb01 0402 	add.w	r4, r1, r2
 800a1e8:	d902      	bls.n	800a1f0 <memmove+0x10>
 800a1ea:	4284      	cmp	r4, r0
 800a1ec:	4623      	mov	r3, r4
 800a1ee:	d807      	bhi.n	800a200 <memmove+0x20>
 800a1f0:	1e43      	subs	r3, r0, #1
 800a1f2:	42a1      	cmp	r1, r4
 800a1f4:	d008      	beq.n	800a208 <memmove+0x28>
 800a1f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a1fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a1fe:	e7f8      	b.n	800a1f2 <memmove+0x12>
 800a200:	4402      	add	r2, r0
 800a202:	4601      	mov	r1, r0
 800a204:	428a      	cmp	r2, r1
 800a206:	d100      	bne.n	800a20a <memmove+0x2a>
 800a208:	bd10      	pop	{r4, pc}
 800a20a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a20e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a212:	e7f7      	b.n	800a204 <memmove+0x24>

0800a214 <_sbrk_r>:
 800a214:	b538      	push	{r3, r4, r5, lr}
 800a216:	4d06      	ldr	r5, [pc, #24]	@ (800a230 <_sbrk_r+0x1c>)
 800a218:	2300      	movs	r3, #0
 800a21a:	4604      	mov	r4, r0
 800a21c:	4608      	mov	r0, r1
 800a21e:	602b      	str	r3, [r5, #0]
 800a220:	f7f6 ff6e 	bl	8001100 <_sbrk>
 800a224:	1c43      	adds	r3, r0, #1
 800a226:	d102      	bne.n	800a22e <_sbrk_r+0x1a>
 800a228:	682b      	ldr	r3, [r5, #0]
 800a22a:	b103      	cbz	r3, 800a22e <_sbrk_r+0x1a>
 800a22c:	6023      	str	r3, [r4, #0]
 800a22e:	bd38      	pop	{r3, r4, r5, pc}
 800a230:	240004dc 	.word	0x240004dc

0800a234 <_realloc_r>:
 800a234:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a238:	4607      	mov	r7, r0
 800a23a:	4614      	mov	r4, r2
 800a23c:	460d      	mov	r5, r1
 800a23e:	b921      	cbnz	r1, 800a24a <_realloc_r+0x16>
 800a240:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a244:	4611      	mov	r1, r2
 800a246:	f7ff bc5b 	b.w	8009b00 <_malloc_r>
 800a24a:	b92a      	cbnz	r2, 800a258 <_realloc_r+0x24>
 800a24c:	f7ff fbec 	bl	8009a28 <_free_r>
 800a250:	4625      	mov	r5, r4
 800a252:	4628      	mov	r0, r5
 800a254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a258:	f000 f81a 	bl	800a290 <_malloc_usable_size_r>
 800a25c:	4284      	cmp	r4, r0
 800a25e:	4606      	mov	r6, r0
 800a260:	d802      	bhi.n	800a268 <_realloc_r+0x34>
 800a262:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a266:	d8f4      	bhi.n	800a252 <_realloc_r+0x1e>
 800a268:	4621      	mov	r1, r4
 800a26a:	4638      	mov	r0, r7
 800a26c:	f7ff fc48 	bl	8009b00 <_malloc_r>
 800a270:	4680      	mov	r8, r0
 800a272:	b908      	cbnz	r0, 800a278 <_realloc_r+0x44>
 800a274:	4645      	mov	r5, r8
 800a276:	e7ec      	b.n	800a252 <_realloc_r+0x1e>
 800a278:	42b4      	cmp	r4, r6
 800a27a:	4622      	mov	r2, r4
 800a27c:	4629      	mov	r1, r5
 800a27e:	bf28      	it	cs
 800a280:	4632      	movcs	r2, r6
 800a282:	f7ff fbc3 	bl	8009a0c <memcpy>
 800a286:	4629      	mov	r1, r5
 800a288:	4638      	mov	r0, r7
 800a28a:	f7ff fbcd 	bl	8009a28 <_free_r>
 800a28e:	e7f1      	b.n	800a274 <_realloc_r+0x40>

0800a290 <_malloc_usable_size_r>:
 800a290:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a294:	1f18      	subs	r0, r3, #4
 800a296:	2b00      	cmp	r3, #0
 800a298:	bfbc      	itt	lt
 800a29a:	580b      	ldrlt	r3, [r1, r0]
 800a29c:	18c0      	addlt	r0, r0, r3
 800a29e:	4770      	bx	lr

0800a2a0 <_init>:
 800a2a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2a2:	bf00      	nop
 800a2a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2a6:	bc08      	pop	{r3}
 800a2a8:	469e      	mov	lr, r3
 800a2aa:	4770      	bx	lr

0800a2ac <_fini>:
 800a2ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2ae:	bf00      	nop
 800a2b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2b2:	bc08      	pop	{r3}
 800a2b4:	469e      	mov	lr, r3
 800a2b6:	4770      	bx	lr
