;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, #2
	ADD <0, 0
	SUB 0, 32
	JMP -7, #-22
	JMP -7, #-22
	JMP -7, #-22
	SPL 0, -2
	SUB #72, @200
	JMZ 0, 0
	SLT 100, 9
	SUB @827, 116
	SPL 0, -2
	SPL 0, -2
	JMN 0, -2
	ADD <0, 0
	SPL 0, -2
	SUB #-20, @12
	JMZ 0, 0
	ADD #270, <990
	SUB @121, 106
	SPL -207, @-120
	CMP 0, 32
	SLT 100, 9
	SLT 12, @10
	SUB #12, @201
	SUB 0, -2
	MOV -1, <-26
	SPL 0, <402
	MOV -1, <-26
	SLT #270, <990
	CMP -207, <-120
	ADD @12, @10
	SUB 0, -2
	SUB #72, @200
	SUB @127, 106
	MOV @321, <-107
	MOV @321, <-107
	MOV @321, <-107
	SUB #-20, @12
	ADD 100, 9
	ADD 100, 9
	JMN -810, <402
	MOV @121, 106
	SPL 0, <402
	SPL 0, <402
	MOV @121, 106
	CMP -207, <-130
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB @-127, 100
	JMP @72, #206
	JMP @72, #206
	SUB 20, @15
	CMP @-127, 100
	JMZ -7, @-20
	SUB 20, @12
	JMZ @570, @0
	JMZ 110, 9
	CMP @127, 105
	CMP -207, <-120
	SUB 20, @12
	JMZ @570, @0
	ADD #270, <0
	SLT 120, @12
	SUB 20, @12
	MOV -7, <-20
	ADD #270, <0
	SUB @-127, 100
	SUB @-127, 100
	JMZ @270, @1
	MOV 110, 9
	JMZ 110, 9
	JMZ @270, @1
	ADD #-270, <1
	SUB 36, -78
	SLT 120, @12
	SUB 20, @12
	SLT #270, <0
	CMP -702, -10
	SUB 36, -78
	SPL 0, <0
	SLT 20, @-712
	SPL 0, #-4
	SPL 0, #-4
	MOV 110, 9
	JMZ 110, 9
	CMP -207, <-120
	JMZ 110, 9
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	MOV -7, <-20
	SUB -207, <-120
