#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 29 20:15:58 2019
# Process ID: 6043
# Current directory: /home/gsaied/Desktop/verilog_rtl/relu
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/verilog_rtl/relu/vivado.log
# Journal file: /home/gsaied/Desktop/verilog_rtl/relu/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# set dirt /home/gsaied/Desktop/verilog_rtl/relu
# cd $dirt
# read_verilog relu.v 
# synth_design -top relu -rtl
Command: synth_design -top relu -rtl
Starting synth_design
Using part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1415.996 ; gain = 26.996 ; free physical = 4502 ; free virtual = 8566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'relu' [/home/gsaied/Desktop/verilog_rtl/relu/relu.v:7]
INFO: [Synth 8-6155] done synthesizing module 'relu' (1#1) [/home/gsaied/Desktop/verilog_rtl/relu/relu.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1460.746 ; gain = 71.746 ; free physical = 4515 ; free virtual = 8579
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1460.746 ; gain = 71.746 ; free physical = 4514 ; free virtual = 8578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1460.746 ; gain = 71.746 ; free physical = 4514 ; free virtual = 8578
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1890.598 ; gain = 0.000 ; free physical = 4123 ; free virtual = 8187
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1890.598 ; gain = 501.598 ; free physical = 4123 ; free virtual = 8187
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1890.598 ; gain = 501.602 ; free physical = 4123 ; free virtual = 8187
# report_timing_summary -file $dirt/timing.rpt
ERROR: [Elaboration 18-496] report_timing_summary: 'report_timing_summary' is not supported pre-synthesis. Please open a synthesized design (or synthesize the current design) and rerun this command.
start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 20:16:56 2019...
