// Seed: 366803213
`define pp_9 0
module module_0 (
    input logic id_0,
    output id_1#(
        .id_9 (id_7),
        .id_10(id_8),
        .id_11(id_6),
        .id_12(1)
    )
    , id_13,
    input logic id_2,
    output id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input logic id_7,
    input logic id_8
);
  initial id_10 = 1'b0;
  always begin
    id_11 = id_6;
  end
endmodule
`timescale 1ps / 1ps
