<!--
 Copyright 2022 仲夏叶.
 SPDX-License-Identifier: CC-BY-NC-ND-4.0
-->

# Head First Verilog