# Tiny Tapeout project information
project:
  title:        "Mod-6 Counter"        # Project title
  author:       "BMSCE_T06"                 # Your name
  discord:      ""                     # Optional Discord username
  description:  "A 3-bit Mod-6 synchronous counter"  # One line description of what your project does
  language:     "Verilog"              # HDL used
  clock_hz:     100                # 100 Hz clock input

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"                          # Keep at 1x1 unless your design is larger

  # Your top module name must start with "tt_um_"
  top_module:  "tt_um_mod6_counter"

  # List your project's source files here (must be in ./src)
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website.
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "Counter Bit 0 (LSB)"
  uo[1]: "Counter Bit 1"
  uo[2]: "Counter Bit 2 (MSB)"
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
