Received: from list by lists.gnu.org with archive (Exim 4.90_1)
	id 1ip0kj-0006On-V4
	for mharc-qemu-riscv@gnu.org; Tue, 07 Jan 2020 21:07:21 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10]:42671)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <palmerdabbelt@google.com>) id 1ip0kg-0006JH-Cx
 for qemu-riscv@nongnu.org; Tue, 07 Jan 2020 21:07:19 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <palmerdabbelt@google.com>) id 1ip0kf-0000CG-Fj
 for qemu-riscv@nongnu.org; Tue, 07 Jan 2020 21:07:18 -0500
Received: from mail-pf1-x442.google.com ([2607:f8b0:4864:20::442]:35325)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
 (Exim 4.71) (envelope-from <palmerdabbelt@google.com>)
 id 1ip0kf-0000BW-9q
 for qemu-riscv@nongnu.org; Tue, 07 Jan 2020 21:07:17 -0500
Received: by mail-pf1-x442.google.com with SMTP id i23so808419pfo.2
 for <qemu-riscv@nongnu.org>; Tue, 07 Jan 2020 18:07:17 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20161025;
 h=date:from:subject:cc:to:in-reply-to:references:message-id
 :mime-version:content-transfer-encoding;
 bh=ryMKAswZa6GtlJHI1XGaeDcICda12Y4PVe7eW7k6yRg=;
 b=FGPYGdB2mfSDyk1aZQq8tDKJv+VYmMSVEywvyr2qrBeqA4/GcIops6KdWKo66lCWPA
 LkFsesj3YA1GSTX6Kf3pqQ6dA2VBMww7kCZsfAe8ASAcvVwDAV1dHbHGnABPsm83TW9D
 AYn3eg3RdKxPONZaWpuPGHSSDnZy4OAKd2C6Umj/Su1wHigVN7YnijYd876ncerz9/lp
 HdLzfg7F3Fx61lf+QW/U+7cDY3rRf25ivYNCwkM7wrIZeIXckZ+DwFJ+BunRN7yghamV
 Rr76HkXBs63KiuLoEB0vdEs0JQQqJHvJpR4v9BBzxaKHgXsyY3+e+FKZEIoAl/w76Tko
 hDLg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:date:from:subject:cc:to:in-reply-to:references
 :message-id:mime-version:content-transfer-encoding;
 bh=ryMKAswZa6GtlJHI1XGaeDcICda12Y4PVe7eW7k6yRg=;
 b=maL8EBtpcgrTGBPSgtEOubGTRqU/iS4Z0UjvSlh10rni1k7RDKjBsgPvFfeKoQ1ZEm
 fiSVtsP+BWEkIU/+GqFs6aEVK6bfIXLuzKtS25dl3nOgBrey44kctEqmeD/D9+KGZynE
 euJUmMPsqEBAw+YjlDsbfJwzRn4BBSZaMcSzN6n86ya539RS+sRJCTCSC2+LpiHOeXn3
 Uc/F5XnbZzYa/i9Pi/eVttQDN5pHxCo8ascRpCDnvN94HBJ+eKSSo/0UGKsJkVr9D9Fc
 v35LtUWFnq1NcR1moOtwJEDbpieUMQ2o/T6uO4Lpo+C6H2T1Sfi3KV88Qz6RcuKexI7+
 lT+Q==
X-Gm-Message-State: APjAAAUyiH87RGOIxxUU6eJaRft5rtDl/T/yOvcI2cef+MjMnmjaYCXj
 xEqw8vcXxc4q/SSfNWuUzafsvg==
X-Google-Smtp-Source: APXvYqxsT8Mi7I1IY6DJ1QH0UEOB+WNQtv8RiIcQpTwarIJvPp7f6Pj2cAlfjK8YphMwuXzlpzFkjg==
X-Received: by 2002:a63:941:: with SMTP id 62mr2850483pgj.203.1578449235963;
 Tue, 07 Jan 2020 18:07:15 -0800 (PST)
Received: from localhost ([2620:0:1000:2514:7f69:cd98:a2a2:a03d])
 by smtp.gmail.com with ESMTPSA id g18sm896820pfi.80.2020.01.07.18.07.15
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Tue, 07 Jan 2020 18:07:15 -0800 (PST)
Date: Tue, 07 Jan 2020 18:07:15 -0800 (PST)
X-Google-Original-Date: Tue, 07 Jan 2020 18:07:06 PST (-0800)
From: Palmer Dabbelt <palmerdabbelt@google.com>
X-Google-Original-From: Palmer Dabbelt <palmer@dabbelt.com>
Subject: Re: [PATCH v1 17/36] target/riscv: Set VS bits in mideleg for Hyp
 extension
CC: qemu-devel@nongnu.org, qemu-riscv@nongnu.org,
 Alistair Francis <Alistair.Francis@wdc.com>, alistair23@gmail.com
To: Alistair Francis <Alistair.Francis@wdc.com>
In-Reply-To: <b1313a76928acfe101247e33248f000e1f82f558.1575914822.git.alistair.francis@wdc.com>
References: <b1313a76928acfe101247e33248f000e1f82f558.1575914822.git.alistair.francis@wdc.com><cover.1575914822.git.alistair.francis@wdc.com>
Message-ID: <mhng-1d91cb12-dd7c-4160-9e39-a1d5a9f5023a@palmerdabbelt-glaptop>
Mime-Version: 1.0 (MHng)
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 8bit
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
 recognized.
X-Received-From: 2607:f8b0:4864:20::442
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
X-List-Received-Date: Wed, 08 Jan 2020 02:07:20 -0000

On Mon, 09 Dec 2019 10:11:24 PST (-0800), Alistair Francis wrote:
> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
> ---
>  target/riscv/csr.c | 3 +++
>  1 file changed, 3 insertions(+)
>
> diff --git a/target/riscv/csr.c b/target/riscv/csr.c
> index a4b598d49a..fc38c45a7e 100644
> --- a/target/riscv/csr.c
> +++ b/target/riscv/csr.c
> @@ -449,6 +449,9 @@ static int read_mideleg(CPURISCVState *env, int csrno, target_ulong *val)
>  static int write_mideleg(CPURISCVState *env, int csrno, target_ulong val)
>  {
>      env->mideleg = (env->mideleg & ~delegable_ints) | (val & delegable_ints);
> +    if (riscv_has_ext(env, RVH)) {
> +        env->mideleg |= VS_MODE_INTERRUPTS;
> +    }
>      return 0;
>  }

Do you have any idea why?  The spec is explicit that this is the case, but I'm
surprised.

Reviewed-by: Palmer Dabbelt <palmerdabbelt@google.com>

