Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Nov  8 14:37:12 2023
| Host         : VM7699-verilog-labs running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Timer_timing_summary_routed.rpt -pb Timer_timing_summary_routed.pb -rpx Timer_timing_summary_routed.rpx -warn_on_violation
| Design       : Timer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  86          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (86)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (152)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (86)
-------------------------
 There are 86 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (152)
--------------------------------------------------
 There are 152 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  159          inf        0.000                      0                  159           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           159 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment/seg_an_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.199ns  (logic 4.153ns (66.992%)  route 2.046ns (33.008%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE                         0.000     0.000 r  segment/seg_an_reg[2]/C
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  segment/seg_an_reg[2]/Q
                         net (fo=10, routed)          2.046     2.465    seg_an_OBUF[2]
    A18                  OBUF (Prop_obuf_I_O)         3.734     6.199 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.199    seg_an[2]
    A18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.988ns  (logic 0.952ns (15.899%)  route 5.036ns (84.101%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE                         0.000     0.000 r  count_reg[20]/C
    SLICE_X4Y132         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[20]/Q
                         net (fo=2, routed)           1.235     1.691    count_reg[20]
    SLICE_X5Y131         LUT4 (Prop_lut4_I1_O)        0.124     1.815 r  s0[3]_i_9/O
                         net (fo=1, routed)           0.433     2.248    s0[3]_i_9_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124     2.372 r  s0[3]_i_5/O
                         net (fo=3, routed)           0.907     3.279    s0[3]_i_5_n_0
    SLICE_X2Y131         LUT3 (Prop_lut3_I2_O)        0.124     3.403 r  s0[3]_i_2/O
                         net (fo=9, routed)           0.866     4.269    s0[3]_i_2_n_0
    SLICE_X2Y133         LUT2 (Prop_lut2_I0_O)        0.124     4.393 r  count[0]_i_1__0/O
                         net (fo=27, routed)          1.595     5.988    count[0]_i_1__0_n_0
    SLICE_X4Y127         FDSE                                         r  count_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.988ns  (logic 0.952ns (15.899%)  route 5.036ns (84.101%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE                         0.000     0.000 r  count_reg[20]/C
    SLICE_X4Y132         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[20]/Q
                         net (fo=2, routed)           1.235     1.691    count_reg[20]
    SLICE_X5Y131         LUT4 (Prop_lut4_I1_O)        0.124     1.815 r  s0[3]_i_9/O
                         net (fo=1, routed)           0.433     2.248    s0[3]_i_9_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124     2.372 r  s0[3]_i_5/O
                         net (fo=3, routed)           0.907     3.279    s0[3]_i_5_n_0
    SLICE_X2Y131         LUT3 (Prop_lut3_I2_O)        0.124     3.403 r  s0[3]_i_2/O
                         net (fo=9, routed)           0.866     4.269    s0[3]_i_2_n_0
    SLICE_X2Y133         LUT2 (Prop_lut2_I0_O)        0.124     4.393 r  count[0]_i_1__0/O
                         net (fo=27, routed)          1.595     5.988    count[0]_i_1__0_n_0
    SLICE_X4Y127         FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.988ns  (logic 0.952ns (15.899%)  route 5.036ns (84.101%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE                         0.000     0.000 r  count_reg[20]/C
    SLICE_X4Y132         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[20]/Q
                         net (fo=2, routed)           1.235     1.691    count_reg[20]
    SLICE_X5Y131         LUT4 (Prop_lut4_I1_O)        0.124     1.815 r  s0[3]_i_9/O
                         net (fo=1, routed)           0.433     2.248    s0[3]_i_9_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124     2.372 r  s0[3]_i_5/O
                         net (fo=3, routed)           0.907     3.279    s0[3]_i_5_n_0
    SLICE_X2Y131         LUT3 (Prop_lut3_I2_O)        0.124     3.403 r  s0[3]_i_2/O
                         net (fo=9, routed)           0.866     4.269    s0[3]_i_2_n_0
    SLICE_X2Y133         LUT2 (Prop_lut2_I0_O)        0.124     4.393 r  count[0]_i_1__0/O
                         net (fo=27, routed)          1.595     5.988    count[0]_i_1__0_n_0
    SLICE_X4Y127         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.988ns  (logic 0.952ns (15.899%)  route 5.036ns (84.101%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE                         0.000     0.000 r  count_reg[20]/C
    SLICE_X4Y132         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[20]/Q
                         net (fo=2, routed)           1.235     1.691    count_reg[20]
    SLICE_X5Y131         LUT4 (Prop_lut4_I1_O)        0.124     1.815 r  s0[3]_i_9/O
                         net (fo=1, routed)           0.433     2.248    s0[3]_i_9_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124     2.372 r  s0[3]_i_5/O
                         net (fo=3, routed)           0.907     3.279    s0[3]_i_5_n_0
    SLICE_X2Y131         LUT3 (Prop_lut3_I2_O)        0.124     3.403 r  s0[3]_i_2/O
                         net (fo=9, routed)           0.866     4.269    s0[3]_i_2_n_0
    SLICE_X2Y133         LUT2 (Prop_lut2_I0_O)        0.124     4.393 r  count[0]_i_1__0/O
                         net (fo=27, routed)          1.595     5.988    count[0]_i_1__0_n_0
    SLICE_X4Y127         FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.892ns  (logic 4.023ns (68.289%)  route 1.868ns (31.711%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE                         0.000     0.000 r  segment/seg_data_reg[3]/C
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment/seg_data_reg[3]/Q
                         net (fo=1, routed)           1.868     2.324    seg_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         3.567     5.892 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.892    seg_data[3]
    A15                                                               r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.848ns  (logic 0.952ns (16.279%)  route 4.896ns (83.721%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE                         0.000     0.000 r  count_reg[20]/C
    SLICE_X4Y132         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[20]/Q
                         net (fo=2, routed)           1.235     1.691    count_reg[20]
    SLICE_X5Y131         LUT4 (Prop_lut4_I1_O)        0.124     1.815 r  s0[3]_i_9/O
                         net (fo=1, routed)           0.433     2.248    s0[3]_i_9_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124     2.372 r  s0[3]_i_5/O
                         net (fo=3, routed)           0.907     3.279    s0[3]_i_5_n_0
    SLICE_X2Y131         LUT3 (Prop_lut3_I2_O)        0.124     3.403 r  s0[3]_i_2/O
                         net (fo=9, routed)           0.866     4.269    s0[3]_i_2_n_0
    SLICE_X2Y133         LUT2 (Prop_lut2_I0_O)        0.124     4.393 r  count[0]_i_1__0/O
                         net (fo=27, routed)          1.455     5.848    count[0]_i_1__0_n_0
    SLICE_X4Y128         FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.848ns  (logic 0.952ns (16.279%)  route 4.896ns (83.721%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE                         0.000     0.000 r  count_reg[20]/C
    SLICE_X4Y132         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[20]/Q
                         net (fo=2, routed)           1.235     1.691    count_reg[20]
    SLICE_X5Y131         LUT4 (Prop_lut4_I1_O)        0.124     1.815 r  s0[3]_i_9/O
                         net (fo=1, routed)           0.433     2.248    s0[3]_i_9_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124     2.372 r  s0[3]_i_5/O
                         net (fo=3, routed)           0.907     3.279    s0[3]_i_5_n_0
    SLICE_X2Y131         LUT3 (Prop_lut3_I2_O)        0.124     3.403 r  s0[3]_i_2/O
                         net (fo=9, routed)           0.866     4.269    s0[3]_i_2_n_0
    SLICE_X2Y133         LUT2 (Prop_lut2_I0_O)        0.124     4.393 r  count[0]_i_1__0/O
                         net (fo=27, routed)          1.455     5.848    count[0]_i_1__0_n_0
    SLICE_X4Y128         FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.848ns  (logic 0.952ns (16.279%)  route 4.896ns (83.721%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE                         0.000     0.000 r  count_reg[20]/C
    SLICE_X4Y132         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[20]/Q
                         net (fo=2, routed)           1.235     1.691    count_reg[20]
    SLICE_X5Y131         LUT4 (Prop_lut4_I1_O)        0.124     1.815 r  s0[3]_i_9/O
                         net (fo=1, routed)           0.433     2.248    s0[3]_i_9_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124     2.372 r  s0[3]_i_5/O
                         net (fo=3, routed)           0.907     3.279    s0[3]_i_5_n_0
    SLICE_X2Y131         LUT3 (Prop_lut3_I2_O)        0.124     3.403 r  s0[3]_i_2/O
                         net (fo=9, routed)           0.866     4.269    s0[3]_i_2_n_0
    SLICE_X2Y133         LUT2 (Prop_lut2_I0_O)        0.124     4.393 r  count[0]_i_1__0/O
                         net (fo=27, routed)          1.455     5.848    count[0]_i_1__0_n_0
    SLICE_X4Y128         FDRE                                         r  count_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.848ns  (logic 0.952ns (16.279%)  route 4.896ns (83.721%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE                         0.000     0.000 r  count_reg[20]/C
    SLICE_X4Y132         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[20]/Q
                         net (fo=2, routed)           1.235     1.691    count_reg[20]
    SLICE_X5Y131         LUT4 (Prop_lut4_I1_O)        0.124     1.815 r  s0[3]_i_9/O
                         net (fo=1, routed)           0.433     2.248    s0[3]_i_9_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124     2.372 r  s0[3]_i_5/O
                         net (fo=3, routed)           0.907     3.279    s0[3]_i_5_n_0
    SLICE_X2Y131         LUT3 (Prop_lut3_I2_O)        0.124     3.403 r  s0[3]_i_2/O
                         net (fo=9, routed)           0.866     4.269    s0[3]_i_2_n_0
    SLICE_X2Y133         LUT2 (Prop_lut2_I0_O)        0.124     4.393 r  count[0]_i_1__0/O
                         net (fo=27, routed)          1.455     5.848    count[0]_i_1__0_n_0
    SLICE_X4Y128         FDRE                                         r  count_reg[7]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.845%)  route 0.088ns (32.155%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE                         0.000     0.000 r  m1_reg[3]/C
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  m1_reg[3]/Q
                         net (fo=4, routed)           0.088     0.229    m1_reg_n_0_[3]
    SLICE_X1Y129         LUT6 (Prop_lut6_I3_O)        0.045     0.274 r  m1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.274    m1[1]_i_1_n_0
    SLICE_X1Y129         FDSE                                         r  m1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment/seg_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.751%)  route 0.120ns (39.249%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE                         0.000     0.000 r  m1_reg[0]/C
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  m1_reg[0]/Q
                         net (fo=6, routed)           0.120     0.261    segment/seg_data_reg[0]_0
    SLICE_X0Y131         LUT6 (Prop_lut6_I1_O)        0.045     0.306 r  segment/seg_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.306    segment/seg_data[0]
    SLICE_X0Y131         FDRE                                         r  segment/seg_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment/seg_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.164%)  route 0.139ns (42.836%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE                         0.000     0.000 r  h_reg[3]/C
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  h_reg[3]/Q
                         net (fo=4, routed)           0.139     0.280    segment/seg_data_reg[3]_1
    SLICE_X0Y131         LUT6 (Prop_lut6_I2_O)        0.045     0.325 r  segment/seg_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.325    segment/seg_data[3]
    SLICE_X0Y131         FDRE                                         r  segment/seg_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            m0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.801%)  route 0.153ns (45.199%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDSE                         0.000     0.000 r  m0_reg[1]/C
    SLICE_X1Y130         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  m0_reg[1]/Q
                         net (fo=5, routed)           0.153     0.294    m0_reg_n_0_[1]
    SLICE_X2Y130         LUT6 (Prop_lut6_I3_O)        0.045     0.339 r  m0[3]_i_1/O
                         net (fo=1, routed)           0.000     0.339    m0[3]_i_1_n_0
    SLICE_X2Y130         FDRE                                         r  m0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            m0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.163%)  route 0.157ns (45.837%))
  Logic Levels:           2  (FDSE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDSE                         0.000     0.000 r  m0_reg[1]/C
    SLICE_X1Y130         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  m0_reg[1]/Q
                         net (fo=5, routed)           0.157     0.298    m0_reg_n_0_[1]
    SLICE_X2Y130         LUT5 (Prop_lut5_I3_O)        0.045     0.343 r  m0[2]_i_1/O
                         net (fo=1, routed)           0.000     0.343    m0[2]_i_1_n_0
    SLICE_X2Y130         FDRE                                         r  m0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE                         0.000     0.000 r  m1_reg[0]/C
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  m1_reg[0]/Q
                         net (fo=6, routed)           0.179     0.320    m1_reg_n_0_[0]
    SLICE_X1Y131         LUT5 (Prop_lut5_I0_O)        0.045     0.365 r  m1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    m1[0]_i_1_n_0
    SLICE_X1Y131         FDRE                                         r  m1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE                         0.000     0.000 r  segment/count_reg[11]/C
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment/count_reg[11]/Q
                         net (fo=2, routed)           0.117     0.258    segment/count_reg[11]
    SLICE_X3Y130         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  segment/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    segment/count_reg[8]_i_1_n_4
    SLICE_X3Y130         FDRE                                         r  segment/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/count_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment/count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE                         0.000     0.000 r  segment/count_reg[23]/C
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment/count_reg[23]/Q
                         net (fo=2, routed)           0.117     0.258    segment/count_reg[23]
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  segment/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    segment/count_reg[20]_i_1_n_4
    SLICE_X3Y133         FDRE                                         r  segment/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/count_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment/count_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE                         0.000     0.000 r  segment/count_reg[31]/C
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment/count_reg[31]/Q
                         net (fo=2, routed)           0.117     0.258    segment/count_reg[31]
    SLICE_X3Y135         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  segment/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    segment/count_reg[28]_i_1_n_4
    SLICE_X3Y135         FDRE                                         r  segment/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE                         0.000     0.000 r  segment/count_reg[7]/C
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment/count_reg[7]/Q
                         net (fo=2, routed)           0.117     0.258    segment/count_reg[7]
    SLICE_X3Y129         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  segment/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    segment/count_reg[4]_i_1_n_4
    SLICE_X3Y129         FDRE                                         r  segment/count_reg[7]/D
  -------------------------------------------------------------------    -------------------





