

================================================================
== Vivado HLS Report for 'correlator'
================================================================
* Date:           Sun Mar  3 15:27:25 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.57|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     426|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      66|
|Register         |        -|      -|     411|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     411|     492|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |loc_V_fu_2081_p2                  |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_2041_p2                   |     +    |      0|  0|  29|          22|          22|
    |tmp2_fu_2051_p2                   |     +    |      0|  0|  29|          22|          22|
    |tmp3_fu_2061_p2                   |     +    |      0|  0|  30|          23|          23|
    |tmp4_fu_2071_p2                   |     +    |      0|  0|  31|          24|          24|
    |tmp7_fu_2035_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_2019_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp9_fu_2025_p2                   |     +    |      0|  0|  29|          22|          22|
    |tmp_s_fu_2104_p2                  |     +    |      0|  0|  39|          32|           1|
    |ap_block_state1_pp0_stage0_iter0  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state2_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op12_read_state1     |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op351_write_state2   |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op375_write_state3   |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |o_data_V_last_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |o_data_V_last_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |tmp_nbreadreq_fu_424_p4           |    and   |      0|  0|   8|           1|           0|
    |o_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |o_data_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 426|         260|         227|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |i_data_TDATA_blk_n          |   9|          2|    1|          2|
    |o_data_TDATA_blk_n          |   9|          2|    1|          2|
    |o_data_V_data_V_1_data_out  |   9|          2|   32|         64|
    |o_data_V_data_V_1_state     |  15|          3|    2|          6|
    |o_data_V_last_V_1_data_out  |   9|          2|    1|          2|
    |o_data_V_last_V_1_state     |  15|          3|    2|          6|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  66|         14|   39|         82|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_currentState_load_reg_2124  |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_phaseClass_V_read_reg_2116  |   4|   0|    4|          0|
    |ap_reg_pp0_iter1_tmp_reg_2128                |   1|   0|    1|          0|
    |corHelperI_V                                 |  32|   0|   32|          0|
    |currentState                                 |   1|   0|    1|          0|
    |currentState_load_reg_2124                   |   1|   0|    1|          0|
    |loadCount_V                                  |  32|   0|   32|          0|
    |o_data_V_data_V_1_payload_A                  |  32|   0|   32|          0|
    |o_data_V_data_V_1_payload_B                  |  32|   0|   32|          0|
    |o_data_V_data_V_1_sel_rd                     |   1|   0|    1|          0|
    |o_data_V_data_V_1_sel_wr                     |   1|   0|    1|          0|
    |o_data_V_data_V_1_state                      |   2|   0|    2|          0|
    |o_data_V_last_V_1_payload_A                  |   1|   0|    1|          0|
    |o_data_V_last_V_1_payload_B                  |   1|   0|    1|          0|
    |o_data_V_last_V_1_sel_rd                     |   1|   0|    1|          0|
    |o_data_V_last_V_1_sel_wr                     |   1|   0|    1|          0|
    |o_data_V_last_V_1_state                      |   2|   0|    2|          0|
    |phaseClass0_V_0                              |  16|   0|   16|          0|
    |phaseClass0_V_1                              |  16|   0|   16|          0|
    |phaseClass0_V_10                             |  16|   0|   16|          0|
    |phaseClass0_V_11                             |  16|   0|   16|          0|
    |phaseClass0_V_12                             |  16|   0|   16|          0|
    |phaseClass0_V_13                             |  16|   0|   16|          0|
    |phaseClass0_V_14                             |  16|   0|   16|          0|
    |phaseClass0_V_2                              |  16|   0|   16|          0|
    |phaseClass0_V_3                              |  16|   0|   16|          0|
    |phaseClass0_V_4                              |  16|   0|   16|          0|
    |phaseClass0_V_5                              |  16|   0|   16|          0|
    |phaseClass0_V_6                              |  16|   0|   16|          0|
    |phaseClass0_V_7                              |  16|   0|   16|          0|
    |phaseClass0_V_8                              |  16|   0|   16|          0|
    |phaseClass0_V_9                              |  16|   0|   16|          0|
    |phaseClass_V_read_reg_2116                   |   4|   0|    4|          0|
    |tmp_1_reg_2137                               |  16|   0|   16|          0|
    |tmp_last_V_reg_2132                          |   1|   0|    1|          0|
    |tmp_reg_2128                                 |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 411|   0|  411|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+---------------+-----+-----+--------------+-----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |    correlator   | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |    correlator   | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_V_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_V_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_V_last_V |    pointer   |
|start_V        |  in |    1|    ap_none   |     start_V     |    scalar    |
|phaseClass_V   |  in |    4|    ap_none   |   phaseClass_V  |    scalar    |
+---------------+-----+-----+--------------+-----------------+--------------+

