Classic Timing Analyzer report for test_VGA
Fri Nov 19 17:49:55 2010
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0'
  7. Clock Setup: 'CLOCK_27'
  8. Clock Hold: 'Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0'
  9. Clock Hold: 'CLOCK_27'
 10. tco
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+
; Type                                                                    ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                                                                       ; To                                                                                                                                                                       ; From Clock                                               ; To Clock                                                 ; Failed Paths ;
+-------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+
; Worst-case tco                                                          ; N/A       ; None                             ; 5.472 ns                         ; Display_IF:U_0|VGA_Sync1:U_2|VGA_H_SYNC                                                                                                                                    ; VGA_BLANK                                                                                                                                                                ; CLOCK_27                                                 ; --                                                       ; 0            ;
; Clock Setup: 'CLOCK_27'                                                 ; 30.892 ns ; 27.00 MHz ( period = 37.037 ns ) ; 162.73 MHz ( period = 6.145 ns ) ; row[4]                                                                                                                                                                     ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a29~portb_datain_reg0 ; CLOCK_27                                                 ; CLOCK_27                                                 ; 0            ;
; Clock Setup: 'Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0' ; 32.966 ns ; 25.20 MHz ( period = 39.682 ns ) ; 148.90 MHz ( period = 6.716 ns ) ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg11 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 25.20 MHz ( period = 39.682 ns ) ; N/A                              ; Display_IF:U_0|VGA_Sync1:U_2|VGA_V_SYNC                                                                                                                                    ; Display_IF:U_0|VGA_Sync1:U_2|VGA_V_SYNC                                                                                                                                  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'CLOCK_27'                                                  ; 0.391 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A                              ; row[0]                                                                                                                                                                     ; row[0]                                                                                                                                                                   ; CLOCK_27                                                 ; CLOCK_27                                                 ; 0            ;
; Total number of failed paths                                            ;           ;                                  ;                                  ;                                                                                                                                                                            ;                                                                                                                                                                          ;                                                          ;                                                          ; 0            ;
+-------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                            ;
+----------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+------------+--------------+
; Clock Node Name                                          ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset     ; Phase offset ;
+----------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+------------+--------------+
; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ;                    ; PLL output ; 25.2 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 14                    ; 15                  ; -2.384 ns  ;              ;
; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk2 ;                    ; PLL output ; 25.2 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 14                    ; 15                  ; -12.306 ns ;              ;
; CLOCK_27                                                 ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A        ;              ;
+----------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+------------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                       ; To                                    ; From Clock                                               ; To Clock                                                 ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 32.966 ns                               ; 148.90 MHz ( period = 6.716 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg11 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 6.509 ns                ;
; 32.966 ns                               ; 148.90 MHz ( period = 6.716 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg10 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 6.509 ns                ;
; 32.966 ns                               ; 148.90 MHz ( period = 6.716 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg9  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 6.509 ns                ;
; 32.966 ns                               ; 148.90 MHz ( period = 6.716 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg8  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 6.509 ns                ;
; 32.966 ns                               ; 148.90 MHz ( period = 6.716 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg7  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 6.509 ns                ;
; 32.966 ns                               ; 148.90 MHz ( period = 6.716 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg6  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 6.509 ns                ;
; 32.966 ns                               ; 148.90 MHz ( period = 6.716 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg5  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 6.509 ns                ;
; 32.966 ns                               ; 148.90 MHz ( period = 6.716 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg4  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 6.509 ns                ;
; 32.966 ns                               ; 148.90 MHz ( period = 6.716 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg3  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 6.509 ns                ;
; 32.966 ns                               ; 148.90 MHz ( period = 6.716 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg2  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 6.509 ns                ;
; 32.966 ns                               ; 148.90 MHz ( period = 6.716 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg1  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 6.509 ns                ;
; 32.966 ns                               ; 148.90 MHz ( period = 6.716 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg0  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 6.509 ns                ;
; 33.332 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg11 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 6.133 ns                ;
; 33.332 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg10 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 6.133 ns                ;
; 33.332 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg9  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 6.133 ns                ;
; 33.332 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg8  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 6.133 ns                ;
; 33.332 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg7  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 6.133 ns                ;
; 33.332 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg6  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 6.133 ns                ;
; 33.332 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg5  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 6.133 ns                ;
; 33.332 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg4  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 6.133 ns                ;
; 33.332 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg3  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 6.133 ns                ;
; 33.332 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg2  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 6.133 ns                ;
; 33.332 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg1  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 6.133 ns                ;
; 33.332 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg0  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 6.133 ns                ;
; 33.342 ns                               ; 157.73 MHz ( period = 6.340 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg11 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 6.111 ns                ;
; 33.342 ns                               ; 157.73 MHz ( period = 6.340 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg10 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 6.111 ns                ;
; 33.342 ns                               ; 157.73 MHz ( period = 6.340 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg9  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 6.111 ns                ;
; 33.342 ns                               ; 157.73 MHz ( period = 6.340 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg8  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 6.111 ns                ;
; 33.342 ns                               ; 157.73 MHz ( period = 6.340 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg7  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 6.111 ns                ;
; 33.342 ns                               ; 157.73 MHz ( period = 6.340 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg6  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 6.111 ns                ;
; 33.342 ns                               ; 157.73 MHz ( period = 6.340 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg5  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 6.111 ns                ;
; 33.342 ns                               ; 157.73 MHz ( period = 6.340 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg4  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 6.111 ns                ;
; 33.342 ns                               ; 157.73 MHz ( period = 6.340 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg3  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 6.111 ns                ;
; 33.342 ns                               ; 157.73 MHz ( period = 6.340 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg2  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 6.111 ns                ;
; 33.342 ns                               ; 157.73 MHz ( period = 6.340 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg1  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 6.111 ns                ;
; 33.342 ns                               ; 157.73 MHz ( period = 6.340 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg0  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 6.111 ns                ;
; 33.499 ns                               ; 161.73 MHz ( period = 6.183 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg11 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[8] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 5.976 ns                ;
; 33.499 ns                               ; 161.73 MHz ( period = 6.183 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg10 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[8] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 5.976 ns                ;
; 33.499 ns                               ; 161.73 MHz ( period = 6.183 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg9  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[8] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 5.976 ns                ;
; 33.499 ns                               ; 161.73 MHz ( period = 6.183 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg8  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[8] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 5.976 ns                ;
; 33.499 ns                               ; 161.73 MHz ( period = 6.183 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg7  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[8] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 5.976 ns                ;
; 33.499 ns                               ; 161.73 MHz ( period = 6.183 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg6  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[8] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 5.976 ns                ;
; 33.499 ns                               ; 161.73 MHz ( period = 6.183 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg5  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[8] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 5.976 ns                ;
; 33.499 ns                               ; 161.73 MHz ( period = 6.183 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg4  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[8] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 5.976 ns                ;
; 33.499 ns                               ; 161.73 MHz ( period = 6.183 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg3  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[8] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 5.976 ns                ;
; 33.499 ns                               ; 161.73 MHz ( period = 6.183 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg2  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[8] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 5.976 ns                ;
; 33.499 ns                               ; 161.73 MHz ( period = 6.183 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg1  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[8] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 5.976 ns                ;
; 33.499 ns                               ; 161.73 MHz ( period = 6.183 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg0  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[8] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.475 ns                 ; 5.976 ns                ;
; 33.565 ns                               ; 163.48 MHz ( period = 6.117 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg11 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[1] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.915 ns                ;
; 33.565 ns                               ; 163.48 MHz ( period = 6.117 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg10 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[1] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.915 ns                ;
; 33.565 ns                               ; 163.48 MHz ( period = 6.117 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg9  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[1] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.915 ns                ;
; 33.565 ns                               ; 163.48 MHz ( period = 6.117 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg8  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[1] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.915 ns                ;
; 33.565 ns                               ; 163.48 MHz ( period = 6.117 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg7  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[1] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.915 ns                ;
; 33.565 ns                               ; 163.48 MHz ( period = 6.117 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg6  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[1] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.915 ns                ;
; 33.565 ns                               ; 163.48 MHz ( period = 6.117 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg5  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[1] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.915 ns                ;
; 33.565 ns                               ; 163.48 MHz ( period = 6.117 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg4  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[1] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.915 ns                ;
; 33.565 ns                               ; 163.48 MHz ( period = 6.117 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg3  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[1] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.915 ns                ;
; 33.565 ns                               ; 163.48 MHz ( period = 6.117 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg2  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[1] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.915 ns                ;
; 33.565 ns                               ; 163.48 MHz ( period = 6.117 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg1  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[1] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.915 ns                ;
; 33.565 ns                               ; 163.48 MHz ( period = 6.117 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg0  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[1] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.915 ns                ;
; 33.595 ns                               ; 164.28 MHz ( period = 6.087 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg11  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.454 ns                 ; 5.859 ns                ;
; 33.595 ns                               ; 164.28 MHz ( period = 6.087 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg10  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.454 ns                 ; 5.859 ns                ;
; 33.595 ns                               ; 164.28 MHz ( period = 6.087 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg9   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.454 ns                 ; 5.859 ns                ;
; 33.595 ns                               ; 164.28 MHz ( period = 6.087 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg8   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.454 ns                 ; 5.859 ns                ;
; 33.595 ns                               ; 164.28 MHz ( period = 6.087 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg7   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.454 ns                 ; 5.859 ns                ;
; 33.595 ns                               ; 164.28 MHz ( period = 6.087 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg6   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.454 ns                 ; 5.859 ns                ;
; 33.595 ns                               ; 164.28 MHz ( period = 6.087 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg5   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.454 ns                 ; 5.859 ns                ;
; 33.595 ns                               ; 164.28 MHz ( period = 6.087 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg4   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.454 ns                 ; 5.859 ns                ;
; 33.595 ns                               ; 164.28 MHz ( period = 6.087 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg3   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.454 ns                 ; 5.859 ns                ;
; 33.595 ns                               ; 164.28 MHz ( period = 6.087 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg2   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.454 ns                 ; 5.859 ns                ;
; 33.595 ns                               ; 164.28 MHz ( period = 6.087 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg1   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.454 ns                 ; 5.859 ns                ;
; 33.595 ns                               ; 164.28 MHz ( period = 6.087 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg0   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.454 ns                 ; 5.859 ns                ;
; 33.722 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~porta_address_reg11 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.477 ns                 ; 5.755 ns                ;
; 33.722 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~porta_address_reg10 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.477 ns                 ; 5.755 ns                ;
; 33.722 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~porta_address_reg9  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.477 ns                 ; 5.755 ns                ;
; 33.722 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~porta_address_reg8  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.477 ns                 ; 5.755 ns                ;
; 33.722 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~porta_address_reg7  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.477 ns                 ; 5.755 ns                ;
; 33.722 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~porta_address_reg6  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.477 ns                 ; 5.755 ns                ;
; 33.722 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~porta_address_reg5  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.477 ns                 ; 5.755 ns                ;
; 33.722 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~porta_address_reg4  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.477 ns                 ; 5.755 ns                ;
; 33.722 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~porta_address_reg3  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.477 ns                 ; 5.755 ns                ;
; 33.722 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~porta_address_reg2  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.477 ns                 ; 5.755 ns                ;
; 33.722 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~porta_address_reg1  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.477 ns                 ; 5.755 ns                ;
; 33.722 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~porta_address_reg0  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[3] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.477 ns                 ; 5.755 ns                ;
; 33.737 ns                               ; 168.21 MHz ( period = 5.945 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg11 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[9] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 5.716 ns                ;
; 33.737 ns                               ; 168.21 MHz ( period = 5.945 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg10 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[9] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 5.716 ns                ;
; 33.737 ns                               ; 168.21 MHz ( period = 5.945 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg9  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[9] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 5.716 ns                ;
; 33.737 ns                               ; 168.21 MHz ( period = 5.945 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg8  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[9] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 5.716 ns                ;
; 33.737 ns                               ; 168.21 MHz ( period = 5.945 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg7  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[9] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 5.716 ns                ;
; 33.737 ns                               ; 168.21 MHz ( period = 5.945 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg6  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[9] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 5.716 ns                ;
; 33.737 ns                               ; 168.21 MHz ( period = 5.945 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg5  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[9] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 5.716 ns                ;
; 33.737 ns                               ; 168.21 MHz ( period = 5.945 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg4  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[9] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 5.716 ns                ;
; 33.737 ns                               ; 168.21 MHz ( period = 5.945 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg3  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[9] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 5.716 ns                ;
; 33.737 ns                               ; 168.21 MHz ( period = 5.945 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg2  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[9] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 5.716 ns                ;
; 33.737 ns                               ; 168.21 MHz ( period = 5.945 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg1  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[9] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 5.716 ns                ;
; 33.737 ns                               ; 168.21 MHz ( period = 5.945 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~porta_address_reg0  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[9] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 5.716 ns                ;
; 33.744 ns                               ; 168.41 MHz ( period = 5.938 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a5~porta_address_reg11  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.487 ns                 ; 5.743 ns                ;
; 33.744 ns                               ; 168.41 MHz ( period = 5.938 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a5~porta_address_reg10  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.487 ns                 ; 5.743 ns                ;
; 33.744 ns                               ; 168.41 MHz ( period = 5.938 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a5~porta_address_reg9   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.487 ns                 ; 5.743 ns                ;
; 33.744 ns                               ; 168.41 MHz ( period = 5.938 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a5~porta_address_reg8   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.487 ns                 ; 5.743 ns                ;
; 33.744 ns                               ; 168.41 MHz ( period = 5.938 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a5~porta_address_reg7   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.487 ns                 ; 5.743 ns                ;
; 33.744 ns                               ; 168.41 MHz ( period = 5.938 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a5~porta_address_reg6   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.487 ns                 ; 5.743 ns                ;
; 33.744 ns                               ; 168.41 MHz ( period = 5.938 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a5~porta_address_reg5   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.487 ns                 ; 5.743 ns                ;
; 33.744 ns                               ; 168.41 MHz ( period = 5.938 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a5~porta_address_reg4   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.487 ns                 ; 5.743 ns                ;
; 33.744 ns                               ; 168.41 MHz ( period = 5.938 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a5~porta_address_reg3   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.487 ns                 ; 5.743 ns                ;
; 33.744 ns                               ; 168.41 MHz ( period = 5.938 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a5~porta_address_reg2   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.487 ns                 ; 5.743 ns                ;
; 33.744 ns                               ; 168.41 MHz ( period = 5.938 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a5~porta_address_reg1   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.487 ns                 ; 5.743 ns                ;
; 33.744 ns                               ; 168.41 MHz ( period = 5.938 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a5~porta_address_reg0   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.487 ns                 ; 5.743 ns                ;
; 33.762 ns                               ; 168.92 MHz ( period = 5.920 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~porta_address_reg11  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.492 ns                 ; 5.730 ns                ;
; 33.762 ns                               ; 168.92 MHz ( period = 5.920 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~porta_address_reg10  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.492 ns                 ; 5.730 ns                ;
; 33.762 ns                               ; 168.92 MHz ( period = 5.920 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~porta_address_reg9   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.492 ns                 ; 5.730 ns                ;
; 33.762 ns                               ; 168.92 MHz ( period = 5.920 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~porta_address_reg8   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.492 ns                 ; 5.730 ns                ;
; 33.762 ns                               ; 168.92 MHz ( period = 5.920 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~porta_address_reg7   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.492 ns                 ; 5.730 ns                ;
; 33.762 ns                               ; 168.92 MHz ( period = 5.920 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~porta_address_reg6   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.492 ns                 ; 5.730 ns                ;
; 33.762 ns                               ; 168.92 MHz ( period = 5.920 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~porta_address_reg5   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.492 ns                 ; 5.730 ns                ;
; 33.762 ns                               ; 168.92 MHz ( period = 5.920 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~porta_address_reg4   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.492 ns                 ; 5.730 ns                ;
; 33.762 ns                               ; 168.92 MHz ( period = 5.920 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~porta_address_reg3   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.492 ns                 ; 5.730 ns                ;
; 33.762 ns                               ; 168.92 MHz ( period = 5.920 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~porta_address_reg2   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.492 ns                 ; 5.730 ns                ;
; 33.762 ns                               ; 168.92 MHz ( period = 5.920 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~porta_address_reg1   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.492 ns                 ; 5.730 ns                ;
; 33.762 ns                               ; 168.92 MHz ( period = 5.920 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~porta_address_reg0   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.492 ns                 ; 5.730 ns                ;
; 33.817 ns                               ; 170.50 MHz ( period = 5.865 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a16~porta_address_reg11 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.505 ns                 ; 5.688 ns                ;
; 33.817 ns                               ; 170.50 MHz ( period = 5.865 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a16~porta_address_reg10 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.505 ns                 ; 5.688 ns                ;
; 33.817 ns                               ; 170.50 MHz ( period = 5.865 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a16~porta_address_reg9  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.505 ns                 ; 5.688 ns                ;
; 33.817 ns                               ; 170.50 MHz ( period = 5.865 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a16~porta_address_reg8  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.505 ns                 ; 5.688 ns                ;
; 33.817 ns                               ; 170.50 MHz ( period = 5.865 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a16~porta_address_reg7  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.505 ns                 ; 5.688 ns                ;
; 33.817 ns                               ; 170.50 MHz ( period = 5.865 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a16~porta_address_reg6  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.505 ns                 ; 5.688 ns                ;
; 33.817 ns                               ; 170.50 MHz ( period = 5.865 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a16~porta_address_reg5  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.505 ns                 ; 5.688 ns                ;
; 33.817 ns                               ; 170.50 MHz ( period = 5.865 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a16~porta_address_reg4  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.505 ns                 ; 5.688 ns                ;
; 33.817 ns                               ; 170.50 MHz ( period = 5.865 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a16~porta_address_reg3  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.505 ns                 ; 5.688 ns                ;
; 33.817 ns                               ; 170.50 MHz ( period = 5.865 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a16~porta_address_reg2  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.505 ns                 ; 5.688 ns                ;
; 33.817 ns                               ; 170.50 MHz ( period = 5.865 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a16~porta_address_reg1  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.505 ns                 ; 5.688 ns                ;
; 33.817 ns                               ; 170.50 MHz ( period = 5.865 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a16~porta_address_reg0  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.505 ns                 ; 5.688 ns                ;
; 33.852 ns                               ; 171.53 MHz ( period = 5.830 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a0~porta_address_reg11  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.479 ns                 ; 5.627 ns                ;
; 33.852 ns                               ; 171.53 MHz ( period = 5.830 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a0~porta_address_reg10  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.479 ns                 ; 5.627 ns                ;
; 33.852 ns                               ; 171.53 MHz ( period = 5.830 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a0~porta_address_reg9   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.479 ns                 ; 5.627 ns                ;
; 33.852 ns                               ; 171.53 MHz ( period = 5.830 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a0~porta_address_reg8   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.479 ns                 ; 5.627 ns                ;
; 33.852 ns                               ; 171.53 MHz ( period = 5.830 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a0~porta_address_reg7   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.479 ns                 ; 5.627 ns                ;
; 33.852 ns                               ; 171.53 MHz ( period = 5.830 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a0~porta_address_reg6   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.479 ns                 ; 5.627 ns                ;
; 33.852 ns                               ; 171.53 MHz ( period = 5.830 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a0~porta_address_reg5   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.479 ns                 ; 5.627 ns                ;
; 33.852 ns                               ; 171.53 MHz ( period = 5.830 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a0~porta_address_reg4   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.479 ns                 ; 5.627 ns                ;
; 33.852 ns                               ; 171.53 MHz ( period = 5.830 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a0~porta_address_reg3   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.479 ns                 ; 5.627 ns                ;
; 33.852 ns                               ; 171.53 MHz ( period = 5.830 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a0~porta_address_reg2   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.479 ns                 ; 5.627 ns                ;
; 33.852 ns                               ; 171.53 MHz ( period = 5.830 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a0~porta_address_reg1   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.479 ns                 ; 5.627 ns                ;
; 33.852 ns                               ; 171.53 MHz ( period = 5.830 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a0~porta_address_reg0   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[0] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.479 ns                 ; 5.627 ns                ;
; 33.862 ns                               ; 171.82 MHz ( period = 5.820 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a17~porta_address_reg11 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[2] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.474 ns                 ; 5.612 ns                ;
; 33.862 ns                               ; 171.82 MHz ( period = 5.820 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a17~porta_address_reg10 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[2] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.474 ns                 ; 5.612 ns                ;
; 33.862 ns                               ; 171.82 MHz ( period = 5.820 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a17~porta_address_reg9  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[2] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.474 ns                 ; 5.612 ns                ;
; 33.862 ns                               ; 171.82 MHz ( period = 5.820 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a17~porta_address_reg8  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[2] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.474 ns                 ; 5.612 ns                ;
; 33.862 ns                               ; 171.82 MHz ( period = 5.820 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a17~porta_address_reg7  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[2] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.474 ns                 ; 5.612 ns                ;
; 33.862 ns                               ; 171.82 MHz ( period = 5.820 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a17~porta_address_reg6  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[2] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.474 ns                 ; 5.612 ns                ;
; 33.862 ns                               ; 171.82 MHz ( period = 5.820 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a17~porta_address_reg5  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[2] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.474 ns                 ; 5.612 ns                ;
; 33.862 ns                               ; 171.82 MHz ( period = 5.820 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a17~porta_address_reg4  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[2] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.474 ns                 ; 5.612 ns                ;
; 33.862 ns                               ; 171.82 MHz ( period = 5.820 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a17~porta_address_reg3  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[2] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.474 ns                 ; 5.612 ns                ;
; 33.862 ns                               ; 171.82 MHz ( period = 5.820 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a17~porta_address_reg2  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[2] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.474 ns                 ; 5.612 ns                ;
; 33.862 ns                               ; 171.82 MHz ( period = 5.820 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a17~porta_address_reg1  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[2] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.474 ns                 ; 5.612 ns                ;
; 33.862 ns                               ; 171.82 MHz ( period = 5.820 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a17~porta_address_reg0  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[2] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.474 ns                 ; 5.612 ns                ;
; 33.888 ns                               ; 172.59 MHz ( period = 5.794 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg11 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[5] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 5.577 ns                ;
; 33.888 ns                               ; 172.59 MHz ( period = 5.794 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg10 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[5] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 5.577 ns                ;
; 33.888 ns                               ; 172.59 MHz ( period = 5.794 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg9  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[5] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 5.577 ns                ;
; 33.888 ns                               ; 172.59 MHz ( period = 5.794 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg8  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[5] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 5.577 ns                ;
; 33.888 ns                               ; 172.59 MHz ( period = 5.794 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg7  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[5] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 5.577 ns                ;
; 33.888 ns                               ; 172.59 MHz ( period = 5.794 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg6  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[5] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 5.577 ns                ;
; 33.888 ns                               ; 172.59 MHz ( period = 5.794 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg5  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[5] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 5.577 ns                ;
; 33.888 ns                               ; 172.59 MHz ( period = 5.794 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg4  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[5] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 5.577 ns                ;
; 33.888 ns                               ; 172.59 MHz ( period = 5.794 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg3  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[5] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 5.577 ns                ;
; 33.888 ns                               ; 172.59 MHz ( period = 5.794 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg2  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[5] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 5.577 ns                ;
; 33.888 ns                               ; 172.59 MHz ( period = 5.794 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg1  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[5] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 5.577 ns                ;
; 33.888 ns                               ; 172.59 MHz ( period = 5.794 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~porta_address_reg0  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[5] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.465 ns                 ; 5.577 ns                ;
; 34.037 ns                               ; 177.15 MHz ( period = 5.645 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a9~porta_address_reg11  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.466 ns                 ; 5.429 ns                ;
; 34.037 ns                               ; 177.15 MHz ( period = 5.645 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a9~porta_address_reg10  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.466 ns                 ; 5.429 ns                ;
; 34.037 ns                               ; 177.15 MHz ( period = 5.645 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a9~porta_address_reg9   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.466 ns                 ; 5.429 ns                ;
; 34.037 ns                               ; 177.15 MHz ( period = 5.645 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a9~porta_address_reg8   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.466 ns                 ; 5.429 ns                ;
; 34.037 ns                               ; 177.15 MHz ( period = 5.645 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a9~porta_address_reg7   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.466 ns                 ; 5.429 ns                ;
; 34.037 ns                               ; 177.15 MHz ( period = 5.645 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a9~porta_address_reg6   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.466 ns                 ; 5.429 ns                ;
; 34.037 ns                               ; 177.15 MHz ( period = 5.645 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a9~porta_address_reg5   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.466 ns                 ; 5.429 ns                ;
; 34.037 ns                               ; 177.15 MHz ( period = 5.645 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a9~porta_address_reg4   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.466 ns                 ; 5.429 ns                ;
; 34.037 ns                               ; 177.15 MHz ( period = 5.645 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a9~porta_address_reg3   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.466 ns                 ; 5.429 ns                ;
; 34.037 ns                               ; 177.15 MHz ( period = 5.645 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a9~porta_address_reg2   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.466 ns                 ; 5.429 ns                ;
; 34.037 ns                               ; 177.15 MHz ( period = 5.645 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a9~porta_address_reg1   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.466 ns                 ; 5.429 ns                ;
; 34.037 ns                               ; 177.15 MHz ( period = 5.645 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a9~porta_address_reg0   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.466 ns                 ; 5.429 ns                ;
; 34.099 ns                               ; 179.12 MHz ( period = 5.583 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg11 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.381 ns                ;
; 34.099 ns                               ; 179.12 MHz ( period = 5.583 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg10 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.381 ns                ;
; 34.099 ns                               ; 179.12 MHz ( period = 5.583 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg9  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.381 ns                ;
; 34.099 ns                               ; 179.12 MHz ( period = 5.583 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg8  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.381 ns                ;
; 34.099 ns                               ; 179.12 MHz ( period = 5.583 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg7  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.381 ns                ;
; 34.099 ns                               ; 179.12 MHz ( period = 5.583 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg6  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.381 ns                ;
; 34.099 ns                               ; 179.12 MHz ( period = 5.583 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg5  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.381 ns                ;
; 34.099 ns                               ; 179.12 MHz ( period = 5.583 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg4  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.381 ns                ;
; 34.099 ns                               ; 179.12 MHz ( period = 5.583 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg3  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.381 ns                ;
; 34.099 ns                               ; 179.12 MHz ( period = 5.583 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg2  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.381 ns                ;
; 34.099 ns                               ; 179.12 MHz ( period = 5.583 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg1  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.381 ns                ;
; 34.099 ns                               ; 179.12 MHz ( period = 5.583 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~porta_address_reg0  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[6] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.480 ns                 ; 5.381 ns                ;
; 34.119 ns                               ; 179.76 MHz ( period = 5.563 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~porta_address_reg11 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[8] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.477 ns                 ; 5.358 ns                ;
; 34.119 ns                               ; 179.76 MHz ( period = 5.563 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~porta_address_reg10 ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[8] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.477 ns                 ; 5.358 ns                ;
; 34.119 ns                               ; 179.76 MHz ( period = 5.563 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~porta_address_reg9  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[8] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.477 ns                 ; 5.358 ns                ;
; 34.119 ns                               ; 179.76 MHz ( period = 5.563 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~porta_address_reg8  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[8] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.477 ns                 ; 5.358 ns                ;
; 34.119 ns                               ; 179.76 MHz ( period = 5.563 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~porta_address_reg7  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[8] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.477 ns                 ; 5.358 ns                ;
; 34.119 ns                               ; 179.76 MHz ( period = 5.563 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~porta_address_reg6  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[8] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.477 ns                 ; 5.358 ns                ;
; 34.119 ns                               ; 179.76 MHz ( period = 5.563 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~porta_address_reg5  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[8] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.477 ns                 ; 5.358 ns                ;
; 34.119 ns                               ; 179.76 MHz ( period = 5.563 ns )                    ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~porta_address_reg4  ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[8] ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.477 ns                 ; 5.358 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                            ;                                       ;                                                          ;                                                          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_27'                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From   ; To                                                                                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 30.892 ns                               ; 162.73 MHz ( period = 6.145 ns )                    ; row[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a29~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.814 ns                 ; 5.922 ns                ;
; 30.905 ns                               ; 163.08 MHz ( period = 6.132 ns )                    ; row[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a11~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.816 ns                 ; 5.911 ns                ;
; 30.945 ns                               ; 164.15 MHz ( period = 6.092 ns )                    ; row[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a10~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.794 ns                 ; 5.849 ns                ;
; 30.955 ns                               ; 164.42 MHz ( period = 6.082 ns )                    ; row[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a29~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.814 ns                 ; 5.859 ns                ;
; 30.968 ns                               ; 164.77 MHz ( period = 6.069 ns )                    ; row[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a11~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.816 ns                 ; 5.848 ns                ;
; 31.008 ns                               ; 165.86 MHz ( period = 6.029 ns )                    ; row[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a10~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.794 ns                 ; 5.786 ns                ;
; 31.097 ns                               ; 168.35 MHz ( period = 5.940 ns )                    ; col[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a29~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.813 ns                 ; 5.716 ns                ;
; 31.108 ns                               ; 168.66 MHz ( period = 5.929 ns )                    ; row[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a29~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.814 ns                 ; 5.706 ns                ;
; 31.110 ns                               ; 168.72 MHz ( period = 5.927 ns )                    ; col[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a11~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.815 ns                 ; 5.705 ns                ;
; 31.121 ns                               ; 169.03 MHz ( period = 5.916 ns )                    ; row[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a11~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.816 ns                 ; 5.695 ns                ;
; 31.150 ns                               ; 169.87 MHz ( period = 5.887 ns )                    ; col[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a10~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.793 ns                 ; 5.643 ns                ;
; 31.157 ns                               ; 170.07 MHz ( period = 5.880 ns )                    ; row[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a25~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.811 ns                 ; 5.654 ns                ;
; 31.161 ns                               ; 170.18 MHz ( period = 5.876 ns )                    ; row[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a10~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.794 ns                 ; 5.633 ns                ;
; 31.168 ns                               ; 170.39 MHz ( period = 5.869 ns )                    ; row[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a27~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.801 ns                 ; 5.633 ns                ;
; 31.177 ns                               ; 170.65 MHz ( period = 5.860 ns )                    ; row[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a7~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.807 ns                 ; 5.630 ns                ;
; 31.208 ns                               ; 171.56 MHz ( period = 5.829 ns )                    ; col[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a29~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.813 ns                 ; 5.605 ns                ;
; 31.220 ns                               ; 171.91 MHz ( period = 5.817 ns )                    ; row[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.776 ns                 ; 5.556 ns                ;
; 31.220 ns                               ; 171.91 MHz ( period = 5.817 ns )                    ; row[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a25~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.811 ns                 ; 5.591 ns                ;
; 31.221 ns                               ; 171.94 MHz ( period = 5.816 ns )                    ; col[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a11~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.815 ns                 ; 5.594 ns                ;
; 31.225 ns                               ; 172.06 MHz ( period = 5.812 ns )                    ; row[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a29~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.814 ns                 ; 5.589 ns                ;
; 31.231 ns                               ; 172.24 MHz ( period = 5.806 ns )                    ; row[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a27~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.801 ns                 ; 5.570 ns                ;
; 31.238 ns                               ; 172.44 MHz ( period = 5.799 ns )                    ; row[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a11~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.816 ns                 ; 5.578 ns                ;
; 31.240 ns                               ; 172.50 MHz ( period = 5.797 ns )                    ; row[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a7~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.807 ns                 ; 5.567 ns                ;
; 31.261 ns                               ; 173.13 MHz ( period = 5.776 ns )                    ; col[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a10~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.793 ns                 ; 5.532 ns                ;
; 31.278 ns                               ; 173.64 MHz ( period = 5.759 ns )                    ; row[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a10~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.794 ns                 ; 5.516 ns                ;
; 31.283 ns                               ; 173.79 MHz ( period = 5.754 ns )                    ; row[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.776 ns                 ; 5.493 ns                ;
; 31.326 ns                               ; 175.10 MHz ( period = 5.711 ns )                    ; row[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.805 ns                 ; 5.479 ns                ;
; 31.335 ns                               ; 175.38 MHz ( period = 5.702 ns )                    ; col[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a29~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.813 ns                 ; 5.478 ns                ;
; 31.336 ns                               ; 175.41 MHz ( period = 5.701 ns )                    ; row[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.799 ns                 ; 5.463 ns                ;
; 31.337 ns                               ; 175.44 MHz ( period = 5.700 ns )                    ; row[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a6~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.802 ns                 ; 5.465 ns                ;
; 31.344 ns                               ; 175.65 MHz ( period = 5.693 ns )                    ; col[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a29~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.813 ns                 ; 5.469 ns                ;
; 31.348 ns                               ; 175.78 MHz ( period = 5.689 ns )                    ; col[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a11~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.815 ns                 ; 5.467 ns                ;
; 31.357 ns                               ; 176.06 MHz ( period = 5.680 ns )                    ; col[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a11~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.815 ns                 ; 5.458 ns                ;
; 31.362 ns                               ; 176.21 MHz ( period = 5.675 ns )                    ; col[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a25~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.810 ns                 ; 5.448 ns                ;
; 31.373 ns                               ; 176.55 MHz ( period = 5.664 ns )                    ; col[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a27~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.800 ns                 ; 5.427 ns                ;
; 31.373 ns                               ; 176.55 MHz ( period = 5.664 ns )                    ; row[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a25~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.811 ns                 ; 5.438 ns                ;
; 31.382 ns                               ; 176.83 MHz ( period = 5.655 ns )                    ; col[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a7~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.806 ns                 ; 5.424 ns                ;
; 31.384 ns                               ; 176.90 MHz ( period = 5.653 ns )                    ; row[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a27~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.801 ns                 ; 5.417 ns                ;
; 31.388 ns                               ; 177.02 MHz ( period = 5.649 ns )                    ; col[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a10~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.793 ns                 ; 5.405 ns                ;
; 31.389 ns                               ; 177.05 MHz ( period = 5.648 ns )                    ; row[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.805 ns                 ; 5.416 ns                ;
; 31.393 ns                               ; 177.18 MHz ( period = 5.644 ns )                    ; row[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a7~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.807 ns                 ; 5.414 ns                ;
; 31.397 ns                               ; 177.30 MHz ( period = 5.640 ns )                    ; col[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a10~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.793 ns                 ; 5.396 ns                ;
; 31.399 ns                               ; 177.37 MHz ( period = 5.638 ns )                    ; col[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a29~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.813 ns                 ; 5.414 ns                ;
; 31.399 ns                               ; 177.37 MHz ( period = 5.638 ns )                    ; row[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.799 ns                 ; 5.400 ns                ;
; 31.400 ns                               ; 177.40 MHz ( period = 5.637 ns )                    ; row[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a6~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.802 ns                 ; 5.402 ns                ;
; 31.412 ns                               ; 177.78 MHz ( period = 5.625 ns )                    ; col[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a11~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.815 ns                 ; 5.403 ns                ;
; 31.425 ns                               ; 178.19 MHz ( period = 5.612 ns )                    ; col[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.775 ns                 ; 5.350 ns                ;
; 31.436 ns                               ; 178.54 MHz ( period = 5.601 ns )                    ; row[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.776 ns                 ; 5.340 ns                ;
; 31.452 ns                               ; 179.05 MHz ( period = 5.585 ns )                    ; col[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a10~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.793 ns                 ; 5.341 ns                ;
; 31.460 ns                               ; 179.31 MHz ( period = 5.577 ns )                    ; row[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a14~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.786 ns                 ; 5.326 ns                ;
; 31.473 ns                               ; 179.73 MHz ( period = 5.564 ns )                    ; col[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a25~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.810 ns                 ; 5.337 ns                ;
; 31.484 ns                               ; 180.08 MHz ( period = 5.553 ns )                    ; col[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a27~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.800 ns                 ; 5.316 ns                ;
; 31.489 ns                               ; 180.25 MHz ( period = 5.548 ns )                    ; row[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a9~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.786 ns                 ; 5.297 ns                ;
; 31.490 ns                               ; 180.28 MHz ( period = 5.547 ns )                    ; row[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a25~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.811 ns                 ; 5.321 ns                ;
; 31.493 ns                               ; 180.38 MHz ( period = 5.544 ns )                    ; col[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a7~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.806 ns                 ; 5.313 ns                ;
; 31.501 ns                               ; 180.64 MHz ( period = 5.536 ns )                    ; row[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a27~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.801 ns                 ; 5.300 ns                ;
; 31.510 ns                               ; 180.93 MHz ( period = 5.527 ns )                    ; row[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a7~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.807 ns                 ; 5.297 ns                ;
; 31.514 ns                               ; 181.06 MHz ( period = 5.523 ns )                    ; row[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a12~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.800 ns                 ; 5.286 ns                ;
; 31.523 ns                               ; 181.36 MHz ( period = 5.514 ns )                    ; row[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a14~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.786 ns                 ; 5.263 ns                ;
; 31.531 ns                               ; 181.62 MHz ( period = 5.506 ns )                    ; col[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.804 ns                 ; 5.273 ns                ;
; 31.536 ns                               ; 181.79 MHz ( period = 5.501 ns )                    ; col[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.775 ns                 ; 5.239 ns                ;
; 31.541 ns                               ; 181.95 MHz ( period = 5.496 ns )                    ; col[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.798 ns                 ; 5.257 ns                ;
; 31.542 ns                               ; 181.98 MHz ( period = 5.495 ns )                    ; col[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a6~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.801 ns                 ; 5.259 ns                ;
; 31.542 ns                               ; 181.98 MHz ( period = 5.495 ns )                    ; row[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.805 ns                 ; 5.263 ns                ;
; 31.552 ns                               ; 182.32 MHz ( period = 5.485 ns )                    ; row[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a9~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.786 ns                 ; 5.234 ns                ;
; 31.552 ns                               ; 182.32 MHz ( period = 5.485 ns )                    ; row[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.799 ns                 ; 5.247 ns                ;
; 31.553 ns                               ; 182.35 MHz ( period = 5.484 ns )                    ; row[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.776 ns                 ; 5.223 ns                ;
; 31.553 ns                               ; 182.35 MHz ( period = 5.484 ns )                    ; row[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a6~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.802 ns                 ; 5.249 ns                ;
; 31.577 ns                               ; 183.15 MHz ( period = 5.460 ns )                    ; row[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a12~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.800 ns                 ; 5.223 ns                ;
; 31.591 ns                               ; 183.62 MHz ( period = 5.446 ns )                    ; col[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a29~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.813 ns                 ; 5.222 ns                ;
; 31.600 ns                               ; 183.92 MHz ( period = 5.437 ns )                    ; col[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a25~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.810 ns                 ; 5.210 ns                ;
; 31.604 ns                               ; 184.06 MHz ( period = 5.433 ns )                    ; col[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a11~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.815 ns                 ; 5.211 ns                ;
; 31.609 ns                               ; 184.23 MHz ( period = 5.428 ns )                    ; col[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a25~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.810 ns                 ; 5.201 ns                ;
; 31.611 ns                               ; 184.30 MHz ( period = 5.426 ns )                    ; col[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a27~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.800 ns                 ; 5.189 ns                ;
; 31.614 ns                               ; 184.40 MHz ( period = 5.423 ns )                    ; row[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.795 ns                 ; 5.181 ns                ;
; 31.620 ns                               ; 184.60 MHz ( period = 5.417 ns )                    ; col[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a27~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.800 ns                 ; 5.180 ns                ;
; 31.620 ns                               ; 184.60 MHz ( period = 5.417 ns )                    ; col[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a7~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.806 ns                 ; 5.186 ns                ;
; 31.624 ns                               ; 184.74 MHz ( period = 5.413 ns )                    ; row[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.790 ns                 ; 5.166 ns                ;
; 31.629 ns                               ; 184.91 MHz ( period = 5.408 ns )                    ; col[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a7~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.806 ns                 ; 5.177 ns                ;
; 31.637 ns                               ; 185.19 MHz ( period = 5.400 ns )                    ; row[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a5~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.783 ns                 ; 5.146 ns                ;
; 31.641 ns                               ; 185.32 MHz ( period = 5.396 ns )                    ; row[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a29~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.814 ns                 ; 5.173 ns                ;
; 31.642 ns                               ; 185.36 MHz ( period = 5.395 ns )                    ; col[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.804 ns                 ; 5.162 ns                ;
; 31.644 ns                               ; 185.43 MHz ( period = 5.393 ns )                    ; col[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a10~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.793 ns                 ; 5.149 ns                ;
; 31.648 ns                               ; 185.56 MHz ( period = 5.389 ns )                    ; row[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.775 ns                 ; 5.127 ns                ;
; 31.652 ns                               ; 185.70 MHz ( period = 5.385 ns )                    ; col[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.798 ns                 ; 5.146 ns                ;
; 31.653 ns                               ; 185.74 MHz ( period = 5.384 ns )                    ; col[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a6~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.801 ns                 ; 5.148 ns                ;
; 31.654 ns                               ; 185.77 MHz ( period = 5.383 ns )                    ; row[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a11~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.816 ns                 ; 5.162 ns                ;
; 31.659 ns                               ; 185.94 MHz ( period = 5.378 ns )                    ; row[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.805 ns                 ; 5.146 ns                ;
; 31.663 ns                               ; 186.08 MHz ( period = 5.374 ns )                    ; col[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.775 ns                 ; 5.112 ns                ;
; 31.664 ns                               ; 186.12 MHz ( period = 5.373 ns )                    ; col[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a25~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.810 ns                 ; 5.146 ns                ;
; 31.665 ns                               ; 186.15 MHz ( period = 5.372 ns )                    ; col[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a14~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.785 ns                 ; 5.120 ns                ;
; 31.669 ns                               ; 186.29 MHz ( period = 5.368 ns )                    ; row[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.799 ns                 ; 5.130 ns                ;
; 31.670 ns                               ; 186.32 MHz ( period = 5.367 ns )                    ; row[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a6~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.802 ns                 ; 5.132 ns                ;
; 31.672 ns                               ; 186.39 MHz ( period = 5.365 ns )                    ; col[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.775 ns                 ; 5.103 ns                ;
; 31.675 ns                               ; 186.50 MHz ( period = 5.362 ns )                    ; col[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a27~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.800 ns                 ; 5.125 ns                ;
; 31.676 ns                               ; 186.53 MHz ( period = 5.361 ns )                    ; row[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a14~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.786 ns                 ; 5.110 ns                ;
; 31.677 ns                               ; 186.57 MHz ( period = 5.360 ns )                    ; row[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.795 ns                 ; 5.118 ns                ;
; 31.684 ns                               ; 186.81 MHz ( period = 5.353 ns )                    ; col[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a7~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.806 ns                 ; 5.122 ns                ;
; 31.687 ns                               ; 186.92 MHz ( period = 5.350 ns )                    ; row[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.790 ns                 ; 5.103 ns                ;
; 31.694 ns                               ; 187.16 MHz ( period = 5.343 ns )                    ; row[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a10~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.794 ns                 ; 5.100 ns                ;
; 31.694 ns                               ; 187.16 MHz ( period = 5.343 ns )                    ; col[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a9~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.785 ns                 ; 5.091 ns                ;
; 31.700 ns                               ; 187.37 MHz ( period = 5.337 ns )                    ; row[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a5~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.783 ns                 ; 5.083 ns                ;
; 31.705 ns                               ; 187.55 MHz ( period = 5.332 ns )                    ; row[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a9~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.786 ns                 ; 5.081 ns                ;
; 31.711 ns                               ; 187.76 MHz ( period = 5.326 ns )                    ; row[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.775 ns                 ; 5.064 ns                ;
; 31.719 ns                               ; 188.04 MHz ( period = 5.318 ns )                    ; col[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a12~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.799 ns                 ; 5.080 ns                ;
; 31.727 ns                               ; 188.32 MHz ( period = 5.310 ns )                    ; col[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.775 ns                 ; 5.048 ns                ;
; 31.730 ns                               ; 188.43 MHz ( period = 5.307 ns )                    ; row[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a12~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.800 ns                 ; 5.070 ns                ;
; 31.769 ns                               ; 189.83 MHz ( period = 5.268 ns )                    ; col[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.804 ns                 ; 5.035 ns                ;
; 31.776 ns                               ; 190.08 MHz ( period = 5.261 ns )                    ; col[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a14~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.785 ns                 ; 5.009 ns                ;
; 31.778 ns                               ; 190.15 MHz ( period = 5.259 ns )                    ; col[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.804 ns                 ; 5.026 ns                ;
; 31.779 ns                               ; 190.19 MHz ( period = 5.258 ns )                    ; col[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.798 ns                 ; 5.019 ns                ;
; 31.780 ns                               ; 190.22 MHz ( period = 5.257 ns )                    ; col[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a6~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.801 ns                 ; 5.021 ns                ;
; 31.788 ns                               ; 190.51 MHz ( period = 5.249 ns )                    ; col[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.798 ns                 ; 5.010 ns                ;
; 31.789 ns                               ; 190.55 MHz ( period = 5.248 ns )                    ; col[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a6~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.801 ns                 ; 5.012 ns                ;
; 31.793 ns                               ; 190.69 MHz ( period = 5.244 ns )                    ; row[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a14~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.786 ns                 ; 4.993 ns                ;
; 31.798 ns                               ; 190.88 MHz ( period = 5.239 ns )                    ; row[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a23~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.794 ns                 ; 4.996 ns                ;
; 31.805 ns                               ; 191.13 MHz ( period = 5.232 ns )                    ; col[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a9~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.785 ns                 ; 4.980 ns                ;
; 31.819 ns                               ; 191.64 MHz ( period = 5.218 ns )                    ; col[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.794 ns                 ; 4.975 ns                ;
; 31.822 ns                               ; 191.75 MHz ( period = 5.215 ns )                    ; row[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a9~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.786 ns                 ; 4.964 ns                ;
; 31.829 ns                               ; 192.01 MHz ( period = 5.208 ns )                    ; col[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.789 ns                 ; 4.960 ns                ;
; 31.830 ns                               ; 192.05 MHz ( period = 5.207 ns )                    ; col[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a12~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.799 ns                 ; 4.969 ns                ;
; 31.830 ns                               ; 192.05 MHz ( period = 5.207 ns )                    ; row[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.795 ns                 ; 4.965 ns                ;
; 31.833 ns                               ; 192.16 MHz ( period = 5.204 ns )                    ; col[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.804 ns                 ; 4.971 ns                ;
; 31.840 ns                               ; 192.42 MHz ( period = 5.197 ns )                    ; row[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.790 ns                 ; 4.950 ns                ;
; 31.842 ns                               ; 192.49 MHz ( period = 5.195 ns )                    ; col[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a5~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.782 ns                 ; 4.940 ns                ;
; 31.843 ns                               ; 192.53 MHz ( period = 5.194 ns )                    ; col[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.798 ns                 ; 4.955 ns                ;
; 31.844 ns                               ; 192.57 MHz ( period = 5.193 ns )                    ; col[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a6~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.801 ns                 ; 4.957 ns                ;
; 31.847 ns                               ; 192.68 MHz ( period = 5.190 ns )                    ; row[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a12~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.800 ns                 ; 4.953 ns                ;
; 31.853 ns                               ; 192.90 MHz ( period = 5.184 ns )                    ; col[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.774 ns                 ; 4.921 ns                ;
; 31.853 ns                               ; 192.90 MHz ( period = 5.184 ns )                    ; row[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a5~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.783 ns                 ; 4.930 ns                ;
; 31.856 ns                               ; 193.01 MHz ( period = 5.181 ns )                    ; col[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a25~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.810 ns                 ; 4.954 ns                ;
; 31.861 ns                               ; 193.20 MHz ( period = 5.176 ns )                    ; row[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a23~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.794 ns                 ; 4.933 ns                ;
; 31.864 ns                               ; 193.31 MHz ( period = 5.173 ns )                    ; row[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.775 ns                 ; 4.911 ns                ;
; 31.867 ns                               ; 193.42 MHz ( period = 5.170 ns )                    ; col[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a27~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.800 ns                 ; 4.933 ns                ;
; 31.876 ns                               ; 193.76 MHz ( period = 5.161 ns )                    ; col[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a7~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.806 ns                 ; 4.930 ns                ;
; 31.903 ns                               ; 194.78 MHz ( period = 5.134 ns )                    ; col[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a14~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.785 ns                 ; 4.882 ns                ;
; 31.906 ns                               ; 194.89 MHz ( period = 5.131 ns )                    ; row[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a25~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.811 ns                 ; 4.905 ns                ;
; 31.912 ns                               ; 195.12 MHz ( period = 5.125 ns )                    ; col[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a14~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.785 ns                 ; 4.873 ns                ;
; 31.917 ns                               ; 195.31 MHz ( period = 5.120 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a29~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.814 ns                 ; 4.897 ns                ;
; 31.917 ns                               ; 195.31 MHz ( period = 5.120 ns )                    ; row[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a27~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.801 ns                 ; 4.884 ns                ;
; 31.919 ns                               ; 195.39 MHz ( period = 5.118 ns )                    ; col[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.775 ns                 ; 4.856 ns                ;
; 31.921 ns                               ; 195.47 MHz ( period = 5.116 ns )                    ; row[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a16~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.765 ns                 ; 4.844 ns                ;
; 31.926 ns                               ; 195.66 MHz ( period = 5.111 ns )                    ; row[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a7~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.807 ns                 ; 4.881 ns                ;
; 31.930 ns                               ; 195.81 MHz ( period = 5.107 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a11~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.816 ns                 ; 4.886 ns                ;
; 31.930 ns                               ; 195.81 MHz ( period = 5.107 ns )                    ; col[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.794 ns                 ; 4.864 ns                ;
; 31.932 ns                               ; 195.89 MHz ( period = 5.105 ns )                    ; col[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a9~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.785 ns                 ; 4.853 ns                ;
; 31.940 ns                               ; 196.19 MHz ( period = 5.097 ns )                    ; col[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.789 ns                 ; 4.849 ns                ;
; 31.941 ns                               ; 196.23 MHz ( period = 5.096 ns )                    ; col[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a9~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.785 ns                 ; 4.844 ns                ;
; 31.947 ns                               ; 196.46 MHz ( period = 5.090 ns )                    ; row[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.795 ns                 ; 4.848 ns                ;
; 31.953 ns                               ; 196.70 MHz ( period = 5.084 ns )                    ; col[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a5~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.782 ns                 ; 4.829 ns                ;
; 31.957 ns                               ; 196.85 MHz ( period = 5.080 ns )                    ; col[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a12~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.799 ns                 ; 4.842 ns                ;
; 31.957 ns                               ; 196.85 MHz ( period = 5.080 ns )                    ; row[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.790 ns                 ; 4.833 ns                ;
; 31.964 ns                               ; 197.12 MHz ( period = 5.073 ns )                    ; col[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.774 ns                 ; 4.810 ns                ;
; 31.966 ns                               ; 197.20 MHz ( period = 5.071 ns )                    ; col[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a12~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.799 ns                 ; 4.833 ns                ;
; 31.967 ns                               ; 197.24 MHz ( period = 5.070 ns )                    ; col[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a14~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.785 ns                 ; 4.818 ns                ;
; 31.969 ns                               ; 197.32 MHz ( period = 5.068 ns )                    ; row[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.776 ns                 ; 4.807 ns                ;
; 31.970 ns                               ; 197.36 MHz ( period = 5.067 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a10~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.794 ns                 ; 4.824 ns                ;
; 31.970 ns                               ; 197.36 MHz ( period = 5.067 ns )                    ; row[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a5~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.783 ns                 ; 4.813 ns                ;
; 31.981 ns                               ; 197.78 MHz ( period = 5.056 ns )                    ; row[0] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.775 ns                 ; 4.794 ns                ;
; 31.984 ns                               ; 197.90 MHz ( period = 5.053 ns )                    ; row[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a16~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.765 ns                 ; 4.781 ns                ;
; 31.996 ns                               ; 198.37 MHz ( period = 5.041 ns )                    ; col[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a9~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.785 ns                 ; 4.789 ns                ;
; 32.003 ns                               ; 198.65 MHz ( period = 5.034 ns )                    ; col[1] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a23~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.793 ns                 ; 4.790 ns                ;
; 32.014 ns                               ; 199.08 MHz ( period = 5.023 ns )                    ; row[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a23~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.794 ns                 ; 4.780 ns                ;
; 32.021 ns                               ; 199.36 MHz ( period = 5.016 ns )                    ; col[4] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a12~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.799 ns                 ; 4.778 ns                ;
; 32.025 ns                               ; 199.52 MHz ( period = 5.012 ns )                    ; col[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.804 ns                 ; 4.779 ns                ;
; 32.035 ns                               ; 199.92 MHz ( period = 5.002 ns )                    ; col[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.798 ns                 ; 4.763 ns                ;
; 32.036 ns                               ; 199.96 MHz ( period = 5.001 ns )                    ; col[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a6~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.801 ns                 ; 4.765 ns                ;
; 32.057 ns                               ; 200.80 MHz ( period = 4.980 ns )                    ; col[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.794 ns                 ; 4.737 ns                ;
; 32.066 ns                               ; 201.17 MHz ( period = 4.971 ns )                    ; col[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.794 ns                 ; 4.728 ns                ;
; 32.067 ns                               ; 201.21 MHz ( period = 4.970 ns )                    ; col[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.789 ns                 ; 4.722 ns                ;
; 32.075 ns                               ; 201.53 MHz ( period = 4.962 ns )                    ; row[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.805 ns                 ; 4.730 ns                ;
; 32.076 ns                               ; 201.57 MHz ( period = 4.961 ns )                    ; col[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a21~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.789 ns                 ; 4.713 ns                ;
; 32.080 ns                               ; 201.73 MHz ( period = 4.957 ns )                    ; col[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a5~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.782 ns                 ; 4.702 ns                ;
; 32.085 ns                               ; 201.94 MHz ( period = 4.952 ns )                    ; row[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a24~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.799 ns                 ; 4.714 ns                ;
; 32.086 ns                               ; 201.98 MHz ( period = 4.951 ns )                    ; row[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a6~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.802 ns                 ; 4.716 ns                ;
; 32.089 ns                               ; 202.10 MHz ( period = 4.948 ns )                    ; col[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a5~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.782 ns                 ; 4.693 ns                ;
; 32.091 ns                               ; 202.18 MHz ( period = 4.946 ns )                    ; col[2] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.774 ns                 ; 4.683 ns                ;
; 32.100 ns                               ; 202.55 MHz ( period = 4.937 ns )                    ; col[3] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a28~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.774 ns                 ; 4.674 ns                ;
; 32.104 ns                               ; 202.72 MHz ( period = 4.933 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_address_reg11 ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.821 ns                 ; 4.717 ns                ;
; 32.104 ns                               ; 202.72 MHz ( period = 4.933 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_address_reg10 ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.821 ns                 ; 4.717 ns                ;
; 32.104 ns                               ; 202.72 MHz ( period = 4.933 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_address_reg9  ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.821 ns                 ; 4.717 ns                ;
; 32.104 ns                               ; 202.72 MHz ( period = 4.933 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_address_reg8  ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.821 ns                 ; 4.717 ns                ;
; 32.104 ns                               ; 202.72 MHz ( period = 4.933 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_address_reg7  ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.821 ns                 ; 4.717 ns                ;
; 32.104 ns                               ; 202.72 MHz ( period = 4.933 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_address_reg6  ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.821 ns                 ; 4.717 ns                ;
; 32.104 ns                               ; 202.72 MHz ( period = 4.933 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_address_reg5  ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.821 ns                 ; 4.717 ns                ;
; 32.104 ns                               ; 202.72 MHz ( period = 4.933 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_address_reg4  ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.821 ns                 ; 4.717 ns                ;
; 32.104 ns                               ; 202.72 MHz ( period = 4.933 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_address_reg3  ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.821 ns                 ; 4.717 ns                ;
; 32.104 ns                               ; 202.72 MHz ( period = 4.933 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_address_reg2  ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.821 ns                 ; 4.717 ns                ;
; 32.104 ns                               ; 202.72 MHz ( period = 4.933 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_address_reg1  ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.821 ns                 ; 4.717 ns                ;
; 32.104 ns                               ; 202.72 MHz ( period = 4.933 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_address_reg0  ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.821 ns                 ; 4.717 ns                ;
; 32.104 ns                               ; 202.72 MHz ( period = 4.933 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_datain_reg0   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.805 ns                 ; 4.701 ns                ;
; 32.104 ns                               ; 202.72 MHz ( period = 4.933 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a20~portb_we_reg        ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.821 ns                 ; 4.717 ns                ;
; 32.108 ns                               ; 202.88 MHz ( period = 4.929 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a6~portb_address_reg11  ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.818 ns                 ; 4.710 ns                ;
; 32.108 ns                               ; 202.88 MHz ( period = 4.929 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a6~portb_address_reg10  ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.818 ns                 ; 4.710 ns                ;
; 32.108 ns                               ; 202.88 MHz ( period = 4.929 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a6~portb_address_reg9   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.818 ns                 ; 4.710 ns                ;
; 32.108 ns                               ; 202.88 MHz ( period = 4.929 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a6~portb_address_reg8   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.818 ns                 ; 4.710 ns                ;
; 32.108 ns                               ; 202.88 MHz ( period = 4.929 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a6~portb_address_reg7   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.818 ns                 ; 4.710 ns                ;
; 32.108 ns                               ; 202.88 MHz ( period = 4.929 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a6~portb_address_reg6   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.818 ns                 ; 4.710 ns                ;
; 32.108 ns                               ; 202.88 MHz ( period = 4.929 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a6~portb_address_reg5   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.818 ns                 ; 4.710 ns                ;
; 32.108 ns                               ; 202.88 MHz ( period = 4.929 ns )                    ; row[5] ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a6~portb_address_reg4   ; CLOCK_27   ; CLOCK_27 ; 37.037 ns                   ; 36.818 ns                 ; 4.710 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;        ;                                                                                                                                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                      ; To                                                                                                                                                                         ; From Clock                                               ; To Clock                                                 ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|VGA_V_SYNC                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_V_SYNC                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.541 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[9]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[9]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.552 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[9]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[9]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.733 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[9]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_H_SYNC                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.747 ns                 ;
; 0.803 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[0]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[0]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.810 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[0]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[0]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[2]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[2]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.813 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[5]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[5]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.815 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[7]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[7]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.821 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[1]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[1]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.825 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[4]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[4]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.825 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[7]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[7]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.826 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[8]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_H_SYNC                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.840 ns                 ;
; 0.827 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[2]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[2]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.838 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[1]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[1]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[4]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[4]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.842 ns                                ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|address_reg_a[0] ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[5]                                                                                                                                      ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.847 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[3]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[3]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.847 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[8]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[8]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.851 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[6]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[6]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.860 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[8]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[8]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.876 ns                 ;
; 0.860 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[3]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[3]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.876 ns                 ;
; 0.864 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[5]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[5]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.880 ns                 ;
; 0.865 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.881 ns                 ;
; 0.872 ns                                ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|address_reg_a[0] ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[6]                                                                                                                                      ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.888 ns                 ;
; 0.960 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[7]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[5]                                                                                                                                      ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.976 ns                 ;
; 0.963 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[3]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg0   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 1.007 ns                 ;
; 0.965 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[7]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg11  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.007 ns                 ;
; 0.965 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[5]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg2   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 1.009 ns                 ;
; 0.965 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[4]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg1   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 1.009 ns                 ;
; 0.976 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[9]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg6   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 1.020 ns                 ;
; 0.979 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[7]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_H_SYNC                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.993 ns                 ;
; 0.981 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[6]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg10  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.023 ns                 ;
; 1.011 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[7]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg4   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 1.055 ns                 ;
; 1.015 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg3   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 1.059 ns                 ;
; 1.086 ns                                ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|address_reg_a[0] ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[1]                                                                                                                                      ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.102 ns                 ;
; 1.092 ns                                ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|address_reg_a[0] ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[7]                                                                                                                                      ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.108 ns                 ;
; 1.096 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[9]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[5]                                                                                                                                      ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.112 ns                 ;
; 1.098 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[6]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[5]                                                                                                                                      ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.114 ns                 ;
; 1.133 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[8]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|address_reg_a[0]                  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 1.152 ns                 ;
; 1.178 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[8]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg11  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.220 ns                 ;
; 1.178 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[8]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg10  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.220 ns                 ;
; 1.178 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[8]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg9   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.220 ns                 ;
; 1.178 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[8]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg8   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.220 ns                 ;
; 1.178 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[8]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg7   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.220 ns                 ;
; 1.178 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[8]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg6   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.220 ns                 ;
; 1.178 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[8]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg5   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.220 ns                 ;
; 1.178 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[8]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg4   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.220 ns                 ;
; 1.178 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[8]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg3   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.220 ns                 ;
; 1.178 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[8]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg2   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.220 ns                 ;
; 1.178 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[8]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg1   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.220 ns                 ;
; 1.178 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[8]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg0   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.220 ns                 ;
; 1.186 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[0]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[1]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.202 ns                 ;
; 1.193 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[0]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[1]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.193 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[2]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[3]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.198 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[7]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[8]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.214 ns                 ;
; 1.199 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[5]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~porta_address_reg2   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 1.246 ns                 ;
; 1.204 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[1]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[2]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.220 ns                 ;
; 1.206 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[5]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[5]                                                                                                                                      ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.222 ns                 ;
; 1.208 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[4]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[5]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.224 ns                 ;
; 1.210 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[2]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[3]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.226 ns                 ;
; 1.213 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_V_SYNC                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.229 ns                 ;
; 1.214 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[9]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[0]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.230 ns                 ;
; 1.214 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[9]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[4]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.230 ns                 ;
; 1.214 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[9]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[1]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.230 ns                 ;
; 1.214 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[9]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[3]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.230 ns                 ;
; 1.214 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[9]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[5]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.230 ns                 ;
; 1.214 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[9]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[2]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.230 ns                 ;
; 1.214 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[9]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[8]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.230 ns                 ;
; 1.214 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[9]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.230 ns                 ;
; 1.214 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[9]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[7]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.230 ns                 ;
; 1.215 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[4]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~porta_address_reg1   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 1.262 ns                 ;
; 1.220 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[3]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~porta_address_reg7   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 1.265 ns                 ;
; 1.221 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[3]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~porta_address_reg0   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 1.268 ns                 ;
; 1.224 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[1]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[2]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.225 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[4]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[5]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.227 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[4]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~porta_address_reg8   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 1.272 ns                 ;
; 1.233 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[3]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[4]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.249 ns                 ;
; 1.233 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[8]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[9]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.249 ns                 ;
; 1.236 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[6]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~porta_address_reg10  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 1.281 ns                 ;
; 1.237 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[6]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[7]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.253 ns                 ;
; 1.240 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~porta_address_reg3   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 1.287 ns                 ;
; 1.246 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[8]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[9]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.262 ns                 ;
; 1.246 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[3]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[4]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.262 ns                 ;
; 1.250 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[6]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~porta_address_reg10  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 1.289 ns                 ;
; 1.250 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[5]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~porta_address_reg2   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.041 ns                   ; 1.291 ns                 ;
; 1.250 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[5]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.266 ns                 ;
; 1.251 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[7]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.267 ns                 ;
; 1.253 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[8]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[5]                                                                                                                                      ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.269 ns                 ;
; 1.257 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[0]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[2]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.273 ns                 ;
; 1.260 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[3]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~porta_address_reg0   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.041 ns                   ; 1.301 ns                 ;
; 1.264 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[2]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[4]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.280 ns                 ;
; 1.264 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[0]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[2]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.280 ns                 ;
; 1.268 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[7]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~porta_address_reg11  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 1.307 ns                 ;
; 1.268 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[7]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~porta_address_reg4   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 1.315 ns                 ;
; 1.269 ns                                ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|address_reg_a[0] ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[9]                                                                                                                                      ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.285 ns                 ;
; 1.269 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[7]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[9]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.285 ns                 ;
; 1.273 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[5]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a19~porta_address_reg2  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 1.310 ns                 ;
; 1.275 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[1]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[3]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.291 ns                 ;
; 1.279 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[4]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.295 ns                 ;
; 1.281 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[4]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~porta_address_reg1   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.041 ns                   ; 1.322 ns                 ;
; 1.281 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[2]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[4]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.282 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[3]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~porta_address_reg7   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 1.321 ns                 ;
; 1.287 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[4]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a19~porta_address_reg1  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 1.324 ns                 ;
; 1.288 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[9]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a19~porta_address_reg6  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 1.325 ns                 ;
; 1.288 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[5]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[6]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.304 ns                 ;
; 1.290 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[5]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a4~porta_address_reg2   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.031 ns                   ; 1.321 ns                 ;
; 1.290 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[7]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a19~porta_address_reg11 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.035 ns                   ; 1.325 ns                 ;
; 1.295 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[1]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[3]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.300 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[7]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[8]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.316 ns                 ;
; 1.304 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[7]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~porta_address_reg4   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.041 ns                   ; 1.345 ns                 ;
; 1.304 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[3]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[5]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.320 ns                 ;
; 1.308 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[6]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[8]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.324 ns                 ;
; 1.311 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[5]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a15~porta_address_reg2  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.025 ns                   ; 1.336 ns                 ;
; 1.314 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[3]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a19~porta_address_reg0  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 1.351 ns                 ;
; 1.315 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[9]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a15~porta_address_reg6  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.025 ns                   ; 1.340 ns                 ;
; 1.317 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[7]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a4~porta_address_reg11  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.029 ns                   ; 1.346 ns                 ;
; 1.317 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[3]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[5]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.333 ns                 ;
; 1.321 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[5]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[7]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.337 ns                 ;
; 1.323 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[8]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a19~porta_address_reg5  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 1.360 ns                 ;
; 1.326 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[4]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a15~porta_address_reg1  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.025 ns                   ; 1.351 ns                 ;
; 1.328 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[0]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[3]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.344 ns                 ;
; 1.329 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[7]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a15~porta_address_reg11 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.023 ns                   ; 1.352 ns                 ;
; 1.332 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[3]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a4~porta_address_reg7   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.029 ns                   ; 1.361 ns                 ;
; 1.334 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[4]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a19~porta_address_reg8  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.035 ns                   ; 1.369 ns                 ;
; 1.335 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[2]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[5]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.351 ns                 ;
; 1.335 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[0]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[3]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.351 ns                 ;
; 1.335 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[8]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[0]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.351 ns                 ;
; 1.335 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[8]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[4]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.351 ns                 ;
; 1.335 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[8]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[1]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.351 ns                 ;
; 1.335 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[8]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[3]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.351 ns                 ;
; 1.335 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[8]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[5]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.351 ns                 ;
; 1.335 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[8]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[2]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.351 ns                 ;
; 1.335 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[8]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.351 ns                 ;
; 1.335 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[8]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[7]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.351 ns                 ;
; 1.340 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[7]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a19~porta_address_reg4  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 1.377 ns                 ;
; 1.341 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[4]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a4~porta_address_reg1   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.031 ns                   ; 1.372 ns                 ;
; 1.343 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[2]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_V_SYNC                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.359 ns                 ;
; 1.346 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[1]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[4]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.362 ns                 ;
; 1.350 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[4]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[7]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.366 ns                 ;
; 1.352 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[4]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a4~porta_address_reg8   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.029 ns                   ; 1.381 ns                 ;
; 1.352 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[2]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[5]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.368 ns                 ;
; 1.356 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[8]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a4~porta_address_reg5   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.031 ns                   ; 1.387 ns                 ;
; 1.357 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[4]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a15~porta_address_reg8  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.023 ns                   ; 1.380 ns                 ;
; 1.359 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[5]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[7]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.375 ns                 ;
; 1.361 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[7]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[0]                                                                                                                                      ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.377 ns                 ;
; 1.366 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[1]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[4]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.368 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[7]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a4~porta_address_reg4   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.031 ns                   ; 1.399 ns                 ;
; 1.371 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[7]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[9]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.387 ns                 ;
; 1.378 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a4~porta_address_reg3   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.031 ns                   ; 1.409 ns                 ;
; 1.379 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[6]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[9]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.395 ns                 ;
; 1.382 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a15~porta_address_reg3  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.025 ns                   ; 1.407 ns                 ;
; 1.384 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[4]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[6]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.400 ns                 ;
; 1.388 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[3]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.404 ns                 ;
; 1.398 ns                                ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|address_reg_a[0] ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0]                                                                                                                                      ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.414 ns                 ;
; 1.399 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[0]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[4]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.415 ns                 ;
; 1.404 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[4]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_V_SYNC                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.418 ns                 ;
; 1.406 ns                                ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|address_reg_a[0] ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[1]                                                                                                                                      ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.422 ns                 ;
; 1.406 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[0]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[4]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.422 ns                 ;
; 1.410 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[8]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.426 ns                 ;
; 1.417 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[1]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[5]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.433 ns                 ;
; 1.423 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[2]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.439 ns                 ;
; 1.430 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[5]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[8]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.446 ns                 ;
; 1.435 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[3]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a29~porta_address_reg7  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 1.475 ns                 ;
; 1.437 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[1]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[5]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.438 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[5]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a29~porta_address_reg2  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.480 ns                 ;
; 1.455 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[4]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[7]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.471 ns                 ;
; 1.459 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[3]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[7]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.475 ns                 ;
; 1.463 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[3]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[6]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.479 ns                 ;
; 1.470 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[0]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[5]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.486 ns                 ;
; 1.477 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[0]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[5]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.493 ns                 ;
; 1.480 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[5]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[8]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.496 ns                 ;
; 1.481 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[9]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.497 ns                 ;
; 1.484 ns                                ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|address_reg_a[0] ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[2]                                                                                                                                      ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.500 ns                 ;
; 1.488 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[1]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.504 ns                 ;
; 1.494 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[2]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[6]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.494 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[2]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[7]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.497 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[9]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[0]                                                                                                                                      ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.513 ns                 ;
; 1.499 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[6]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[0]                                                                                                                                      ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.515 ns                 ;
; 1.499 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[0]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.515 ns                 ;
; 1.499 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[4]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.515 ns                 ;
; 1.499 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[1]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.515 ns                 ;
; 1.499 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[3]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.515 ns                 ;
; 1.499 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[5]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.515 ns                 ;
; 1.499 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[2]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.515 ns                 ;
; 1.501 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[5]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[9]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.517 ns                 ;
; 1.509 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[4]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[8]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.525 ns                 ;
; 1.510 ns                                ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|address_reg_a[0] ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[8]                                                                                                                                      ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.526 ns                 ;
; 1.526 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[4]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[8]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.542 ns                 ;
; 1.531 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[3]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~porta_address_reg7   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.573 ns                 ;
; 1.532 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[4]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~porta_address_reg8   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 1.571 ns                 ;
; 1.534 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[3]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|v_count[7]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.550 ns                 ;
; 1.535 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[9]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_V_SYNC                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.549 ns                 ;
; 1.535 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[7]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~porta_address_reg11  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 1.580 ns                 ;
; 1.541 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[0]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.557 ns                 ;
; 1.551 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[5]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|h_count[9]                                                                                                                                    ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.567 ns                 ;
; 1.553 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[7]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[9]                                                                                                                                      ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 1.572 ns                 ;
; 1.553 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[7]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[1]                                                                                                                                      ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 1.572 ns                 ;
; 1.553 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|h_count[6]                                                                                                                   ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~porta_address_reg3   ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.041 ns                   ; 1.594 ns                 ;
; 1.557 ns                                ; Display_IF:U_0|VGA_Sync1:U_2|v_count[7]                                                                                                                   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[8]                                                                                                                                      ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 1.576 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                       ;                                                                                                                                                                            ;                                                          ;                                                          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_27'                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                                                                                                                                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; row[0]                                              ; row[0]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.541 ns                                ; row[5]                                              ; row[5]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.806 ns                                ; row[0]                                              ; row[1]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; col[5]                                              ; col[5]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; col[2]                                              ; col[2]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; col[0]                                              ; col[0]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.815 ns                                ; row[3]                                              ; row[3]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.827 ns                                ; col[6]                                              ; col[6]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.838 ns                                ; col[1]                                              ; col[1]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; col[4]                                              ; col[4]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; col[3]                                              ; col[3]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.847 ns                                ; row[2]                                              ; row[2]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.859 ns                                ; row[4]                                              ; row[4]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 0.875 ns                 ;
; 0.924 ns                                ; row[4]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg11  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.067 ns                   ; 0.991 ns                 ;
; 0.926 ns                                ; row[2]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg9   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.067 ns                   ; 0.993 ns                 ;
; 0.927 ns                                ; row[0]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg7   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.067 ns                   ; 0.994 ns                 ;
; 0.928 ns                                ; col[0]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg0   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.066 ns                   ; 0.994 ns                 ;
; 0.930 ns                                ; col[3]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg3   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.066 ns                   ; 0.996 ns                 ;
; 0.937 ns                                ; col[1]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg1   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.066 ns                   ; 1.003 ns                 ;
; 0.938 ns                                ; col[4]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg4   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.066 ns                   ; 1.004 ns                 ;
; 0.941 ns                                ; row[2]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg9   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.064 ns                   ; 1.005 ns                 ;
; 0.943 ns                                ; row[3]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg10  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.067 ns                   ; 1.010 ns                 ;
; 0.956 ns                                ; col[2]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg2   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.066 ns                   ; 1.022 ns                 ;
; 0.958 ns                                ; col[6]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg6   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.066 ns                   ; 1.024 ns                 ;
; 0.996 ns                                ; row[1]                                              ; row[1]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.012 ns                 ;
; 1.014 ns                                ; col[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg5   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.066 ns                   ; 1.080 ns                 ;
; 1.112 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_we_reg         ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.067 ns                   ; 1.179 ns                 ;
; 1.189 ns                                ; col[2]                                              ; col[3]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; col[0]                                              ; col[1]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.198 ns                                ; row[3]                                              ; row[4]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.214 ns                 ;
; 1.222 ns                                ; col[0]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg0   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.063 ns                   ; 1.285 ns                 ;
; 1.224 ns                                ; col[1]                                              ; col[2]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.225 ns                                ; col[4]                                              ; col[5]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; col[3]                                              ; col[4]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.229 ns                                ; row[3]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg10  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.061 ns                   ; 1.290 ns                 ;
; 1.229 ns                                ; col[3]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg3   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.063 ns                   ; 1.292 ns                 ;
; 1.229 ns                                ; col[1]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg1   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.063 ns                   ; 1.292 ns                 ;
; 1.232 ns                                ; col[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg5   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.063 ns                   ; 1.295 ns                 ;
; 1.233 ns                                ; row[2]                                              ; row[3]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.249 ns                 ;
; 1.234 ns                                ; col[4]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg4   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.063 ns                   ; 1.297 ns                 ;
; 1.237 ns                                ; row[3]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg10  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.064 ns                   ; 1.301 ns                 ;
; 1.242 ns                                ; col[0]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg0   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.060 ns                   ; 1.302 ns                 ;
; 1.242 ns                                ; row[1]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg8   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.064 ns                   ; 1.306 ns                 ;
; 1.243 ns                                ; row[4]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg11  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.064 ns                   ; 1.307 ns                 ;
; 1.244 ns                                ; row[2]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg9   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.061 ns                   ; 1.305 ns                 ;
; 1.245 ns                                ; col[2]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a19~portb_address_reg2  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.056 ns                   ; 1.301 ns                 ;
; 1.245 ns                                ; row[4]                                              ; row[5]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.261 ns                 ;
; 1.248 ns                                ; col[1]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg1   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.060 ns                   ; 1.308 ns                 ;
; 1.251 ns                                ; col[6]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg6   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.063 ns                   ; 1.314 ns                 ;
; 1.254 ns                                ; row[4]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg11  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.061 ns                   ; 1.315 ns                 ;
; 1.254 ns                                ; col[2]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a4~portb_address_reg2   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.050 ns                   ; 1.304 ns                 ;
; 1.255 ns                                ; col[3]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg3   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.060 ns                   ; 1.315 ns                 ;
; 1.260 ns                                ; col[2]                                              ; col[4]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; col[0]                                              ; col[2]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.267 ns                                ; col[1]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a19~portb_address_reg1  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.056 ns                   ; 1.323 ns                 ;
; 1.269 ns                                ; col[4]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg4   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.060 ns                   ; 1.329 ns                 ;
; 1.269 ns                                ; col[1]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a4~portb_address_reg1   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.050 ns                   ; 1.319 ns                 ;
; 1.269 ns                                ; row[4]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a19~portb_address_reg11 ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.057 ns                   ; 1.326 ns                 ;
; 1.269 ns                                ; row[3]                                              ; row[5]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.285 ns                 ;
; 1.272 ns                                ; col[6]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg6   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.060 ns                   ; 1.332 ns                 ;
; 1.272 ns                                ; col[4]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a19~portb_address_reg4  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.056 ns                   ; 1.328 ns                 ;
; 1.273 ns                                ; row[4]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a4~portb_address_reg11  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.051 ns                   ; 1.324 ns                 ;
; 1.276 ns                                ; row[2]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a4~portb_address_reg9   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.051 ns                   ; 1.327 ns                 ;
; 1.277 ns                                ; col[0]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a19~portb_address_reg0  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.056 ns                   ; 1.333 ns                 ;
; 1.278 ns                                ; col[6]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a19~portb_address_reg6  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.056 ns                   ; 1.334 ns                 ;
; 1.281 ns                                ; row[0]                                              ; row[2]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.281 ns                                ; col[5]                                              ; col[6]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.285 ns                                ; col[3]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a4~portb_address_reg3   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.050 ns                   ; 1.335 ns                 ;
; 1.288 ns                                ; col[4]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a4~portb_address_reg4   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.050 ns                   ; 1.338 ns                 ;
; 1.290 ns                                ; row[2]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a15~portb_address_reg9  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.045 ns                   ; 1.335 ns                 ;
; 1.295 ns                                ; col[3]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a19~portb_address_reg3  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.056 ns                   ; 1.351 ns                 ;
; 1.295 ns                                ; col[1]                                              ; col[3]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.296 ns                                ; col[3]                                              ; col[5]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.312 ns                 ;
; 1.304 ns                                ; row[2]                                              ; row[4]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.320 ns                 ;
; 1.305 ns                                ; col[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a4~portb_address_reg5   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.050 ns                   ; 1.355 ns                 ;
; 1.310 ns                                ; col[6]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a4~portb_address_reg6   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.050 ns                   ; 1.360 ns                 ;
; 1.331 ns                                ; col[2]                                              ; col[5]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; col[0]                                              ; col[3]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.347 ns                                ; col[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a19~portb_address_reg5  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.056 ns                   ; 1.403 ns                 ;
; 1.352 ns                                ; row[0]                                              ; row[3]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.368 ns                 ;
; 1.366 ns                                ; col[1]                                              ; col[4]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.373 ns                                ; row[1]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a19~portb_address_reg8  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.057 ns                   ; 1.430 ns                 ;
; 1.375 ns                                ; row[2]                                              ; row[5]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.391 ns                 ;
; 1.384 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_we_reg         ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.064 ns                   ; 1.448 ns                 ;
; 1.384 ns                                ; col[4]                                              ; col[6]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.400 ns                 ;
; 1.390 ns                                ; col[4]                                              ; row[0]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.015 ns                   ; 1.405 ns                 ;
; 1.402 ns                                ; col[0]                                              ; col[4]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.418 ns                 ;
; 1.414 ns                                ; col[6]                                              ; row[0]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.015 ns                   ; 1.429 ns                 ;
; 1.423 ns                                ; row[0]                                              ; row[4]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.439 ns                 ;
; 1.437 ns                                ; col[1]                                              ; col[5]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.455 ns                                ; col[3]                                              ; col[6]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.471 ns                 ;
; 1.460 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg11  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.067 ns                   ; 1.527 ns                 ;
; 1.460 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg10  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.067 ns                   ; 1.527 ns                 ;
; 1.460 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg9   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.067 ns                   ; 1.527 ns                 ;
; 1.460 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg8   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.067 ns                   ; 1.527 ns                 ;
; 1.460 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg7   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.067 ns                   ; 1.527 ns                 ;
; 1.460 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg6   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.067 ns                   ; 1.527 ns                 ;
; 1.460 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg5   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.067 ns                   ; 1.527 ns                 ;
; 1.460 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg4   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.067 ns                   ; 1.527 ns                 ;
; 1.460 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg3   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.067 ns                   ; 1.527 ns                 ;
; 1.460 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg2   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.067 ns                   ; 1.527 ns                 ;
; 1.460 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg1   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.067 ns                   ; 1.527 ns                 ;
; 1.460 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg0   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.067 ns                   ; 1.527 ns                 ;
; 1.460 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.051 ns                   ; 1.511 ns                 ;
; 1.473 ns                                ; row[1]                                              ; row[2]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.489 ns                 ;
; 1.473 ns                                ; col[0]                                              ; col[5]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.489 ns                 ;
; 1.490 ns                                ; col[2]                                              ; col[6]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.506 ns                 ;
; 1.494 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_we_reg         ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.061 ns                   ; 1.555 ns                 ;
; 1.494 ns                                ; row[0]                                              ; row[5]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.520 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a19~portb_we_reg        ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.057 ns                   ; 1.577 ns                 ;
; 1.532 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a4~portb_we_reg         ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.051 ns                   ; 1.583 ns                 ;
; 1.537 ns                                ; row[3]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a19~portb_address_reg10 ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.057 ns                   ; 1.594 ns                 ;
; 1.538 ns                                ; col[5]                                              ; row[0]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.015 ns                   ; 1.553 ns                 ;
; 1.544 ns                                ; row[1]                                              ; row[3]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.560 ns                 ;
; 1.548 ns                                ; row[3]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a15~portb_address_reg10 ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.045 ns                   ; 1.593 ns                 ;
; 1.557 ns                                ; col[0]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a4~portb_address_reg0   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.050 ns                   ; 1.607 ns                 ;
; 1.557 ns                                ; col[2]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a15~portb_address_reg2  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.044 ns                   ; 1.601 ns                 ;
; 1.561 ns                                ; row[2]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a19~portb_address_reg9  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.057 ns                   ; 1.618 ns                 ;
; 1.563 ns                                ; row[3]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a4~portb_address_reg10  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.051 ns                   ; 1.614 ns                 ;
; 1.564 ns                                ; col[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg5   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.060 ns                   ; 1.624 ns                 ;
; 1.567 ns                                ; row[3]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a26~portb_address_reg10 ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.036 ns                   ; 1.603 ns                 ;
; 1.577 ns                                ; col[0]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a15~portb_address_reg0  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.044 ns                   ; 1.621 ns                 ;
; 1.580 ns                                ; col[1]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a15~portb_address_reg1  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.044 ns                   ; 1.624 ns                 ;
; 1.587 ns                                ; col[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a15~portb_address_reg5  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.044 ns                   ; 1.631 ns                 ;
; 1.591 ns                                ; col[3]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a15~portb_address_reg3  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.044 ns                   ; 1.635 ns                 ;
; 1.594 ns                                ; row[2]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a26~portb_address_reg9  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.036 ns                   ; 1.630 ns                 ;
; 1.596 ns                                ; col[1]                                              ; col[6]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.612 ns                 ;
; 1.600 ns                                ; col[4]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~portb_address_reg4   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.025 ns                   ; 1.625 ns                 ;
; 1.602 ns                                ; col[3]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a26~portb_address_reg3  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.035 ns                   ; 1.637 ns                 ;
; 1.602 ns                                ; col[0]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a26~portb_address_reg0  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.035 ns                   ; 1.637 ns                 ;
; 1.606 ns                                ; col[6]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a15~portb_address_reg6  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.044 ns                   ; 1.650 ns                 ;
; 1.610 ns                                ; col[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a26~portb_address_reg5  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.035 ns                   ; 1.645 ns                 ;
; 1.612 ns                                ; row[2]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a0~portb_address_reg9   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.036 ns                   ; 1.648 ns                 ;
; 1.615 ns                                ; row[1]                                              ; row[4]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.631 ns                 ;
; 1.616 ns                                ; col[0]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~portb_address_reg0   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.025 ns                   ; 1.641 ns                 ;
; 1.617 ns                                ; row[2]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~portb_address_reg9   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.026 ns                   ; 1.643 ns                 ;
; 1.619 ns                                ; row[2]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a17~portb_address_reg9  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.044 ns                   ; 1.663 ns                 ;
; 1.619 ns                                ; col[2]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~portb_address_reg2   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.025 ns                   ; 1.644 ns                 ;
; 1.619 ns                                ; col[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a0~portb_address_reg5   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.035 ns                   ; 1.654 ns                 ;
; 1.620 ns                                ; col[4]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a0~portb_address_reg4   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.035 ns                   ; 1.655 ns                 ;
; 1.624 ns                                ; col[4]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a26~portb_address_reg4  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.035 ns                   ; 1.659 ns                 ;
; 1.628 ns                                ; col[1]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~portb_address_reg1   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.025 ns                   ; 1.653 ns                 ;
; 1.632 ns                                ; col[0]                                              ; col[6]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.648 ns                 ;
; 1.634 ns                                ; row[4]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a15~portb_address_reg11 ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.045 ns                   ; 1.679 ns                 ;
; 1.639 ns                                ; col[6]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.050 ns                   ; 1.689 ns                 ;
; 1.641 ns                                ; col[6]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a26~portb_address_reg6  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.035 ns                   ; 1.676 ns                 ;
; 1.643 ns                                ; row[1]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg8   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.061 ns                   ; 1.704 ns                 ;
; 1.643 ns                                ; row[1]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a15~portb_address_reg8  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.045 ns                   ; 1.688 ns                 ;
; 1.663 ns                                ; col[6]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~portb_address_reg6   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.025 ns                   ; 1.688 ns                 ;
; 1.665 ns                                ; row[1]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a2~portb_address_reg8   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.067 ns                   ; 1.732 ns                 ;
; 1.667 ns                                ; row[4]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a26~portb_address_reg11 ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.036 ns                   ; 1.703 ns                 ;
; 1.669 ns                                ; col[6]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a0~portb_address_reg6   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.035 ns                   ; 1.704 ns                 ;
; 1.674 ns                                ; col[6]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a11~portb_address_reg6  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.063 ns                   ; 1.737 ns                 ;
; 1.686 ns                                ; row[1]                                              ; row[5]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.016 ns                   ; 1.702 ns                 ;
; 1.689 ns                                ; row[4]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a0~portb_address_reg11  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.036 ns                   ; 1.725 ns                 ;
; 1.692 ns                                ; row[2]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a29~portb_address_reg9  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.062 ns                   ; 1.754 ns                 ;
; 1.699 ns                                ; col[3]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~portb_address_reg3   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.025 ns                   ; 1.724 ns                 ;
; 1.702 ns                                ; row[4]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~portb_address_reg11  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.026 ns                   ; 1.728 ns                 ;
; 1.730 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a15~portb_we_reg        ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.045 ns                   ; 1.775 ns                 ;
; 1.732 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg11  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.064 ns                   ; 1.796 ns                 ;
; 1.732 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg10  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.064 ns                   ; 1.796 ns                 ;
; 1.732 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg9   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.064 ns                   ; 1.796 ns                 ;
; 1.732 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg8   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.064 ns                   ; 1.796 ns                 ;
; 1.732 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg7   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.064 ns                   ; 1.796 ns                 ;
; 1.732 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg6   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.064 ns                   ; 1.796 ns                 ;
; 1.732 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg5   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.064 ns                   ; 1.796 ns                 ;
; 1.732 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg4   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.064 ns                   ; 1.796 ns                 ;
; 1.732 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg3   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.064 ns                   ; 1.796 ns                 ;
; 1.732 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg2   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.064 ns                   ; 1.796 ns                 ;
; 1.732 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg1   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.064 ns                   ; 1.796 ns                 ;
; 1.732 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_address_reg0   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.064 ns                   ; 1.796 ns                 ;
; 1.732 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a3~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.048 ns                   ; 1.780 ns                 ;
; 1.751 ns                                ; row[1]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~portb_address_reg8   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.026 ns                   ; 1.777 ns                 ;
; 1.800 ns                                ; col[4]                                              ; row[4]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.015 ns                   ; 1.815 ns                 ;
; 1.800 ns                                ; col[4]                                              ; row[3]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.015 ns                   ; 1.815 ns                 ;
; 1.800 ns                                ; col[4]                                              ; row[2]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.015 ns                   ; 1.815 ns                 ;
; 1.800 ns                                ; col[4]                                              ; row[1]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.015 ns                   ; 1.815 ns                 ;
; 1.800 ns                                ; col[4]                                              ; row[5]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.015 ns                   ; 1.815 ns                 ;
; 1.824 ns                                ; col[6]                                              ; row[4]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.015 ns                   ; 1.839 ns                 ;
; 1.824 ns                                ; col[6]                                              ; row[3]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.015 ns                   ; 1.839 ns                 ;
; 1.824 ns                                ; col[6]                                              ; row[2]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.015 ns                   ; 1.839 ns                 ;
; 1.824 ns                                ; col[6]                                              ; row[1]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.015 ns                   ; 1.839 ns                 ;
; 1.824 ns                                ; col[6]                                              ; row[5]                                                                                                                                                                     ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.015 ns                   ; 1.839 ns                 ;
; 1.828 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a26~portb_we_reg        ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.036 ns                   ; 1.864 ns                 ;
; 1.842 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg11  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.061 ns                   ; 1.903 ns                 ;
; 1.842 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg10  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.061 ns                   ; 1.903 ns                 ;
; 1.842 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg9   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.061 ns                   ; 1.903 ns                 ;
; 1.842 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg8   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.061 ns                   ; 1.903 ns                 ;
; 1.842 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg7   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.061 ns                   ; 1.903 ns                 ;
; 1.842 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg6   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.061 ns                   ; 1.903 ns                 ;
; 1.842 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg5   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.061 ns                   ; 1.903 ns                 ;
; 1.842 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg4   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.061 ns                   ; 1.903 ns                 ;
; 1.842 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg3   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.061 ns                   ; 1.903 ns                 ;
; 1.842 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg2   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.061 ns                   ; 1.903 ns                 ;
; 1.842 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg1   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.061 ns                   ; 1.903 ns                 ;
; 1.842 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_address_reg0   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.061 ns                   ; 1.903 ns                 ;
; 1.842 ns                                ; row[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a8~portb_datain_reg0    ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.045 ns                   ; 1.887 ns                 ;
; 1.847 ns                                ; col[4]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a15~portb_address_reg4  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.044 ns                   ; 1.891 ns                 ;
; 1.861 ns                                ; col[5]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a1~portb_address_reg5   ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.025 ns                   ; 1.886 ns                 ;
; 1.864 ns                                ; row[0]                                              ; Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a15~portb_address_reg7  ; CLOCK_27   ; CLOCK_27 ; 0.000 ns                   ; 0.045 ns                   ; 1.909 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                            ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                   ;
+-------+--------------+------------+----------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                     ; To        ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 5.472 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_H_SYNC                  ; VGA_BLANK ; CLOCK_27   ;
; N/A   ; None         ; 5.414 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_V_SYNC                  ; VGA_BLANK ; CLOCK_27   ;
; N/A   ; None         ; 4.695 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_H_SYNC                  ; VGA_HS    ; CLOCK_27   ;
; N/A   ; None         ; 4.489 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[1]                    ; VGA_G[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.468 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_V_SYNC                  ; VGA_VS    ; CLOCK_27   ;
; N/A   ; None         ; 4.460 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[0]                    ; VGA_G[0]  ; CLOCK_27   ;
; N/A   ; None         ; 4.446 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[4]                    ; VGA_G[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.433 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[9]                    ; VGA_G[9]  ; CLOCK_27   ;
; N/A   ; None         ; 4.433 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[8]                    ; VGA_G[8]  ; CLOCK_27   ;
; N/A   ; None         ; 4.433 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[7]                    ; VGA_G[7]  ; CLOCK_27   ;
; N/A   ; None         ; 4.294 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[6]                    ; VGA_G[6]  ; CLOCK_27   ;
; N/A   ; None         ; 4.248 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[5]                    ; VGA_B[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.239 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[5]                    ; VGA_G[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.235 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[0]                    ; VGA_R[0]  ; CLOCK_27   ;
; N/A   ; None         ; 4.213 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[3]                    ; VGA_R[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.211 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[2]                    ; VGA_R[2]  ; CLOCK_27   ;
; N/A   ; None         ; 4.210 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[1]                    ; VGA_B[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.209 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[3]                    ; VGA_G[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.207 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[1]                    ; VGA_R[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.200 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[9]                    ; VGA_R[9]  ; CLOCK_27   ;
; N/A   ; None         ; 4.200 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[7]                    ; VGA_B[7]  ; CLOCK_27   ;
; N/A   ; None         ; 4.196 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_G[2]                    ; VGA_G[2]  ; CLOCK_27   ;
; N/A   ; None         ; 4.195 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[6]                    ; VGA_B[6]  ; CLOCK_27   ;
; N/A   ; None         ; 4.194 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[9]                    ; VGA_B[9]  ; CLOCK_27   ;
; N/A   ; None         ; 4.194 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[8]                    ; VGA_B[8]  ; CLOCK_27   ;
; N/A   ; None         ; 4.188 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[8]                    ; VGA_R[8]  ; CLOCK_27   ;
; N/A   ; None         ; 4.013 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[4]                    ; VGA_B[4]  ; CLOCK_27   ;
; N/A   ; None         ; 3.994 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[5]                    ; VGA_R[5]  ; CLOCK_27   ;
; N/A   ; None         ; 3.991 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[4]                    ; VGA_R[4]  ; CLOCK_27   ;
; N/A   ; None         ; 3.989 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[6]                    ; VGA_R[6]  ; CLOCK_27   ;
; N/A   ; None         ; 3.987 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_R[7]                    ; VGA_R[7]  ; CLOCK_27   ;
; N/A   ; None         ; 3.956 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[0]                    ; VGA_B[0]  ; CLOCK_27   ;
; N/A   ; None         ; 3.953 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[2]                    ; VGA_B[2]  ; CLOCK_27   ;
; N/A   ; None         ; 3.939 ns   ; Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3]                    ; VGA_B[3]  ; CLOCK_27   ;
; N/A   ; None         ; -7.037 ns  ; Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk2 ; VGA_CLK   ; CLOCK_27   ;
+-------+--------------+------------+----------------------------------------------------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri Nov 19 17:49:55 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test_VGA -c test_VGA --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Info: Found timing assignments -- calculating delays
Info: Slack time is 32.966 ns for clock "Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0" between source memory "Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg11" and destination register "Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3]"
    Info: Fmax is 148.9 MHz (period= 6.716 ns)
    Info: + Largest memory to register requirement is 39.475 ns
        Info: + Setup relationship between source and destination is 39.682 ns
            Info: + Latch edge is 37.298 ns
                Info: Clock period of Destination clock "Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.384 ns
                Info: Clock period of Source clock "Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.034 ns
            Info: + Shortest clock path from clock "Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0" to destination register is 2.643 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 413; COMB Node = 'Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X27_Y33_N13; Fanout = 1; REG Node = 'Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3]'
                Info: Total cell delay = 0.537 ns ( 20.32 % )
                Info: Total interconnect delay = 2.106 ns ( 79.68 % )
            Info: - Longest clock path from clock "Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0" to source memory is 2.677 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 413; COMB Node = 'Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.941 ns) + CELL(0.661 ns) = 2.677 ns; Loc. = M4K_X52_Y31; Fanout = 1; MEM Node = 'Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg11'
                Info: Total cell delay = 0.661 ns ( 24.69 % )
                Info: Total interconnect delay = 2.016 ns ( 75.31 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 6.509 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y31; Fanout = 1; MEM Node = 'Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18~porta_address_reg11'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y31; Fanout = 1; MEM Node = 'Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a18'
        Info: 3: + IC(1.630 ns) + CELL(0.150 ns) = 4.773 ns; Loc. = LCCOMB_X27_Y33_N16; Fanout = 1; COMB Node = 'Display_IF:U_0|VGA_Sync1:U_2|VGA_B~6'
        Info: 4: + IC(0.683 ns) + CELL(0.436 ns) = 5.892 ns; Loc. = LCCOMB_X27_Y33_N4; Fanout = 2; COMB Node = 'Display_IF:U_0|VGA_Sync1:U_2|VGA_B~7'
        Info: 5: + IC(0.251 ns) + CELL(0.366 ns) = 6.509 ns; Loc. = LCFF_X27_Y33_N13; Fanout = 1; REG Node = 'Display_IF:U_0|VGA_Sync1:U_2|VGA_B[3]'
        Info: Total cell delay = 3.945 ns ( 60.61 % )
        Info: Total interconnect delay = 2.564 ns ( 39.39 % )
Info: No valid register-to-register data paths exist for clock "Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk2"
Info: Slack time is 30.892 ns for clock "CLOCK_27" between source register "row[4]" and destination memory "Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a29~portb_datain_reg0"
    Info: Fmax is 162.73 MHz (period= 6.145 ns)
    Info: + Largest register to memory requirement is 36.814 ns
        Info: + Setup relationship between source and destination is 37.037 ns
            Info: + Latch edge is 37.037 ns
                Info: Clock period of Destination clock "CLOCK_27" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_27" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.062 ns
            Info: + Shortest clock path from clock "CLOCK_27" to destination memory is 2.725 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'
                Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 463; COMB Node = 'CLOCK_27~clkctrl'
                Info: 3: + IC(0.960 ns) + CELL(0.673 ns) = 2.725 ns; Loc. = M4K_X13_Y33; Fanout = 1; MEM Node = 'Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a29~portb_datain_reg0'
                Info: Total cell delay = 1.652 ns ( 60.62 % )
                Info: Total interconnect delay = 1.073 ns ( 39.38 % )
            Info: - Longest clock path from clock "CLOCK_27" to source register is 2.663 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'
                Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 463; COMB Node = 'CLOCK_27~clkctrl'
                Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X28_Y34_N21; Fanout = 34; REG Node = 'row[4]'
                Info: Total cell delay = 1.516 ns ( 56.93 % )
                Info: Total interconnect delay = 1.147 ns ( 43.07 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is 0.035 ns
    Info: - Longest register to memory delay is 5.922 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y34_N21; Fanout = 34; REG Node = 'row[4]'
        Info: 2: + IC(0.359 ns) + CELL(0.438 ns) = 0.797 ns; Loc. = LCCOMB_X28_Y34_N6; Fanout = 1; COMB Node = 'mem_wdata[0]~1'
        Info: 3: + IC(0.266 ns) + CELL(0.438 ns) = 1.501 ns; Loc. = LCCOMB_X28_Y34_N8; Fanout = 1; COMB Node = 'mem_wdata[0]~2'
        Info: 4: + IC(0.250 ns) + CELL(0.393 ns) = 2.144 ns; Loc. = LCCOMB_X28_Y34_N26; Fanout = 30; COMB Node = 'mem_wdata[0]~3'
        Info: 5: + IC(3.671 ns) + CELL(0.107 ns) = 5.922 ns; Loc. = M4K_X13_Y33; Fanout = 1; MEM Node = 'Display_IF:U_0|Display:U_0|vmem8192x15:vmem8192x15|altsyncram:ram_block_rtl_0|altsyncram_05d1:auto_generated|altsyncram_3og1:altsyncram1|ram_block2a29~portb_datain_reg0'
        Info: Total cell delay = 1.376 ns ( 23.24 % )
        Info: Total interconnect delay = 4.546 ns ( 76.76 % )
Info: Minimum slack time is 391 ps for clock "Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0" between source register "Display_IF:U_0|VGA_Sync1:U_2|VGA_V_SYNC" and destination register "Display_IF:U_0|VGA_Sync1:U_2|VGA_V_SYNC"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y33_N21; Fanout = 3; REG Node = 'Display_IF:U_0|VGA_Sync1:U_2|VGA_V_SYNC'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X23_Y33_N20; Fanout = 1; COMB Node = 'Display_IF:U_0|VGA_Sync1:U_2|VGA_V_SYNC~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X23_Y33_N21; Fanout = 3; REG Node = 'Display_IF:U_0|VGA_Sync1:U_2|VGA_V_SYNC'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.384 ns
                Info: Clock period of Destination clock "Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.384 ns
                Info: Clock period of Source clock "Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0" to destination register is 2.638 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 413; COMB Node = 'Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X23_Y33_N21; Fanout = 3; REG Node = 'Display_IF:U_0|VGA_Sync1:U_2|VGA_V_SYNC'
                Info: Total cell delay = 0.537 ns ( 20.36 % )
                Info: Total interconnect delay = 2.101 ns ( 79.64 % )
            Info: - Shortest clock path from clock "Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0" to source register is 2.638 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 413; COMB Node = 'Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X23_Y33_N21; Fanout = 3; REG Node = 'Display_IF:U_0|VGA_Sync1:U_2|VGA_V_SYNC'
                Info: Total cell delay = 0.537 ns ( 20.36 % )
                Info: Total interconnect delay = 2.101 ns ( 79.64 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "CLOCK_27" between source register "row[0]" and destination register "row[0]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y34_N29; Fanout = 34; REG Node = 'row[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X28_Y34_N28; Fanout = 1; COMB Node = 'row[0]~15'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X28_Y34_N29; Fanout = 34; REG Node = 'row[0]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLOCK_27" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_27" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLOCK_27" to destination register is 2.663 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'
                Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 463; COMB Node = 'CLOCK_27~clkctrl'
                Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X28_Y34_N29; Fanout = 34; REG Node = 'row[0]'
                Info: Total cell delay = 1.516 ns ( 56.93 % )
                Info: Total interconnect delay = 1.147 ns ( 43.07 % )
            Info: - Shortest clock path from clock "CLOCK_27" to source register is 2.663 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'
                Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 463; COMB Node = 'CLOCK_27~clkctrl'
                Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X28_Y34_N29; Fanout = 34; REG Node = 'row[0]'
                Info: Total cell delay = 1.516 ns ( 56.93 % )
                Info: Total interconnect delay = 1.147 ns ( 43.07 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tco from clock "CLOCK_27" to destination pin "VGA_BLANK" through register "Display_IF:U_0|VGA_Sync1:U_2|VGA_H_SYNC" is 5.472 ns
    Info: + Offset between input clock "CLOCK_27" and output clock "Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0" is -2.384 ns
    Info: + Longest clock path from clock "Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0" to source register is 2.636 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 413; COMB Node = 'Display_IF:U_0|VGA_PLL:U_3|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X22_Y33_N1; Fanout = 2; REG Node = 'Display_IF:U_0|VGA_Sync1:U_2|VGA_H_SYNC'
        Info: Total cell delay = 0.537 ns ( 20.37 % )
        Info: Total interconnect delay = 2.099 ns ( 79.63 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.970 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y33_N1; Fanout = 2; REG Node = 'Display_IF:U_0|VGA_Sync1:U_2|VGA_H_SYNC'
        Info: 2: + IC(0.310 ns) + CELL(0.393 ns) = 0.703 ns; Loc. = LCCOMB_X22_Y33_N10; Fanout = 1; COMB Node = 'Display_IF:U_0|VGA_Sync1:U_2|VGA_BLANK'
        Info: 3: + IC(1.469 ns) + CELL(2.798 ns) = 4.970 ns; Loc. = PIN_D6; Fanout = 0; PIN Node = 'VGA_BLANK'
        Info: Total cell delay = 3.191 ns ( 64.21 % )
        Info: Total interconnect delay = 1.779 ns ( 35.79 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 223 megabytes
    Info: Processing ended: Fri Nov 19 17:49:55 2010
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


