\hypertarget{stm32f4xx__ll__tim_8h_source}{}\doxysection{stm32f4xx\+\_\+ll\+\_\+tim.\+h}
\label{stm32f4xx__ll__tim_8h_source}\index{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_tim.h@{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_tim.h}}
\mbox{\hyperlink{stm32f4xx__ll__tim_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_LL\_TIM\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_LL\_TIM\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#if\ defined\ (TIM1)\ ||\ defined\ (TIM2)\ ||\ defined\ (TIM3)\ ||\ defined\ (TIM4)\ ||\ defined\ (TIM5)\ ||\ defined\ (TIM6)\ ||\ defined\ (TIM7)\ ||\ defined\ (TIM8)\ ||\ defined\ (TIM9)\ ||\ defined\ (TIM10)\ ||\ defined\ (TIM11)\ ||\ defined\ (TIM12)\ ||\ defined\ (TIM13)\ ||\ defined\ (TIM14)}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00045\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ OFFSET\_TAB\_CCMRx[]\ =}
\DoxyCodeLine{00046\ \{}
\DoxyCodeLine{00047\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 0:\ TIMx\_CH1\ \ */}}
\DoxyCodeLine{00048\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 1:\ TIMx\_CH1N\ */}}
\DoxyCodeLine{00049\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 2:\ TIMx\_CH2\ \ */}}
\DoxyCodeLine{00050\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 3:\ TIMx\_CH2N\ */}}
\DoxyCodeLine{00051\ \ \ 0x04U,\ \ \ \textcolor{comment}{/*\ 4:\ TIMx\_CH3\ \ */}}
\DoxyCodeLine{00052\ \ \ 0x04U,\ \ \ \textcolor{comment}{/*\ 5:\ TIMx\_CH3N\ */}}
\DoxyCodeLine{00053\ \ \ 0x04U\ \ \ \ \textcolor{comment}{/*\ 6:\ TIMx\_CH4\ \ */}}
\DoxyCodeLine{00054\ \};}
\DoxyCodeLine{00055\ }
\DoxyCodeLine{00056\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_OCxx[]\ =}
\DoxyCodeLine{00057\ \{}
\DoxyCodeLine{00058\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ OC1M,\ OC1FE,\ OC1PE\ */}}
\DoxyCodeLine{00059\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ -\/\ NA\ */}}
\DoxyCodeLine{00060\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ OC2M,\ OC2FE,\ OC2PE\ */}}
\DoxyCodeLine{00061\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ -\/\ NA\ */}}
\DoxyCodeLine{00062\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ OC3M,\ OC3FE,\ OC3PE\ */}}
\DoxyCodeLine{00063\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ -\/\ NA\ */}}
\DoxyCodeLine{00064\ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ OC4M,\ OC4FE,\ OC4PE\ */}}
\DoxyCodeLine{00065\ \};}
\DoxyCodeLine{00066\ }
\DoxyCodeLine{00067\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_ICxx[]\ =}
\DoxyCodeLine{00068\ \{}
\DoxyCodeLine{00069\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ CC1S,\ IC1PSC,\ IC1F\ */}}
\DoxyCodeLine{00070\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ -\/\ NA\ */}}
\DoxyCodeLine{00071\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ CC2S,\ IC2PSC,\ IC2F\ */}}
\DoxyCodeLine{00072\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ -\/\ NA\ */}}
\DoxyCodeLine{00073\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ CC3S,\ IC3PSC,\ IC3F\ */}}
\DoxyCodeLine{00074\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ -\/\ NA\ */}}
\DoxyCodeLine{00075\ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ CC4S,\ IC4PSC,\ IC4F\ */}}
\DoxyCodeLine{00076\ \};}
\DoxyCodeLine{00077\ }
\DoxyCodeLine{00078\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_CCxP[]\ =}
\DoxyCodeLine{00079\ \{}
\DoxyCodeLine{00080\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ CC1P\ */}}
\DoxyCodeLine{00081\ \ \ 2U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ CC1NP\ */}}
\DoxyCodeLine{00082\ \ \ 4U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ CC2P\ */}}
\DoxyCodeLine{00083\ \ \ 6U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ CC2NP\ */}}
\DoxyCodeLine{00084\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ CC3P\ */}}
\DoxyCodeLine{00085\ \ \ 10U,\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ CC3NP\ */}}
\DoxyCodeLine{00086\ \ \ 12U\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ CC4P\ */}}
\DoxyCodeLine{00087\ \};}
\DoxyCodeLine{00088\ }
\DoxyCodeLine{00089\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_OISx[]\ =}
\DoxyCodeLine{00090\ \{}
\DoxyCodeLine{00091\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ OIS1\ */}}
\DoxyCodeLine{00092\ \ \ 1U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ OIS1N\ */}}
\DoxyCodeLine{00093\ \ \ 2U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ OIS2\ */}}
\DoxyCodeLine{00094\ \ \ 3U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ OIS2N\ */}}
\DoxyCodeLine{00095\ \ \ 4U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ OIS3\ */}}
\DoxyCodeLine{00096\ \ \ 5U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ OIS3N\ */}}
\DoxyCodeLine{00097\ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ OIS4\ */}}
\DoxyCodeLine{00098\ \};}
\DoxyCodeLine{00103\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00109\ \textcolor{comment}{/*\ Remap\ mask\ definitions\ */}}
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\#define\ TIMx\_OR\_RMP\_SHIFT\ \ 16U}}
\DoxyCodeLine{00111\ \textcolor{preprocessor}{\#define\ TIMx\_OR\_RMP\_MASK\ \ \ 0x0000FFFFU}}
\DoxyCodeLine{00112\ \textcolor{preprocessor}{\#define\ TIM2\_OR\_RMP\_MASK\ \ \ (TIM\_OR\_ITR1\_RMP\ <<\ TIMx\_OR\_RMP\_SHIFT)}}
\DoxyCodeLine{00113\ \textcolor{preprocessor}{\#define\ TIM5\_OR\_RMP\_MASK\ \ \ (TIM\_OR\_TI4\_RMP\ <<\ TIMx\_OR\_RMP\_SHIFT)}}
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\#define\ TIM11\_OR\_RMP\_MASK\ \ (TIM\_OR\_TI1\_RMP\ <<\ TIMx\_OR\_RMP\_SHIFT)}}
\DoxyCodeLine{00115\ }
\DoxyCodeLine{00116\ \textcolor{comment}{/*\ Mask\ used\ to\ set\ the\ TDG[x:0]\ of\ the\ DTG\ bits\ of\ the\ TIMx\_BDTR\ register\ */}}
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_1\ ((uint8\_t)0x7F)}}
\DoxyCodeLine{00118\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_2\ ((uint8\_t)0x3F)}}
\DoxyCodeLine{00119\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_3\ ((uint8\_t)0x1F)}}
\DoxyCodeLine{00120\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_4\ ((uint8\_t)0x1F)}}
\DoxyCodeLine{00121\ }
\DoxyCodeLine{00122\ \textcolor{comment}{/*\ Mask\ used\ to\ set\ the\ DTG[7:5]\ bits\ of\ the\ DTG\ bits\ of\ the\ TIMx\_BDTR\ register\ */}}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_1\ ((uint8\_t)0x00)}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_2\ ((uint8\_t)0x80)}}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_3\ ((uint8\_t)0xC0)}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_4\ ((uint8\_t)0xE0)}}
\DoxyCodeLine{00127\ }
\DoxyCodeLine{00128\ }
\DoxyCodeLine{00133\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00148\ \textcolor{preprocessor}{\#define\ TIM\_GET\_CHANNEL\_INDEX(\ \_\_CHANNEL\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH1)\ ?\ 0U\ :\(\backslash\)}}
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH1N)\ ?\ 1U\ :\(\backslash\)}}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH2)\ ?\ 2U\ :\(\backslash\)}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH2N)\ ?\ 3U\ :\(\backslash\)}}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH3)\ ?\ 4U\ :\(\backslash\)}}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH3N)\ ?\ 5U\ :\ 6U)}}
\DoxyCodeLine{00155\ }
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\#define\ TIM\_CALC\_DTS(\_\_TIMCLK\_\_,\ \_\_CKD\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00165\ \textcolor{preprocessor}{\ \ (((\_\_CKD\_\_)\ ==\ LL\_TIM\_CLOCKDIVISION\_DIV1)\ ?\ ((uint64\_t)1000000000000U/(\_\_TIMCLK\_\_))\ \ \ \ \ \ \ \ \ :\ \(\backslash\)}}
\DoxyCodeLine{00166\ \textcolor{preprocessor}{\ \ \ ((\_\_CKD\_\_)\ ==\ LL\_TIM\_CLOCKDIVISION\_DIV2)\ ?\ ((uint64\_t)1000000000000U/((\_\_TIMCLK\_\_)\ >>\ 1U))\ :\ \(\backslash\)}}
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\ \ \ ((uint64\_t)1000000000000U/((\_\_TIMCLK\_\_)\ >>\ 2U)))}}
\DoxyCodeLine{00173\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00174\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00182\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00183\ \{}
\DoxyCodeLine{00184\ \ \ uint16\_t\ Prescaler;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00190\ \ \ uint32\_t\ CounterMode;\ \ \ \ \ \ \ }
\DoxyCodeLine{00196\ \ \ uint32\_t\ Autoreload;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00205\ \ \ uint32\_t\ ClockDivision;\ \ \ \ \ }
\DoxyCodeLine{00211\ \ \ uint32\_t\ RepetitionCounter;\ \ }
\DoxyCodeLine{00224\ \}\ LL\_TIM\_InitTypeDef;}
\DoxyCodeLine{00225\ }
\DoxyCodeLine{00229\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00230\ \{}
\DoxyCodeLine{00231\ \ \ uint32\_t\ OCMode;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00237\ \ \ uint32\_t\ OCState;\ \ \ \ \ \ \ }
\DoxyCodeLine{00243\ \ \ uint32\_t\ OCNState;\ \ \ \ \ \ }
\DoxyCodeLine{00249\ \ \ uint32\_t\ CompareValue;\ \ }
\DoxyCodeLine{00255\ \ \ uint32\_t\ OCPolarity;\ \ \ \ }
\DoxyCodeLine{00261\ \ \ uint32\_t\ OCNPolarity;\ \ \ }
\DoxyCodeLine{00268\ \ \ uint32\_t\ OCIdleState;\ \ \ }
\DoxyCodeLine{00274\ \ \ uint32\_t\ OCNIdleState;\ \ }
\DoxyCodeLine{00279\ \}\ LL\_TIM\_OC\_InitTypeDef;}
\DoxyCodeLine{00280\ }
\DoxyCodeLine{00285\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00286\ \{}
\DoxyCodeLine{00287\ }
\DoxyCodeLine{00288\ \ \ uint32\_t\ ICPolarity;\ \ \ \ }
\DoxyCodeLine{00294\ \ \ uint32\_t\ ICActiveInput;\ }
\DoxyCodeLine{00300\ \ \ uint32\_t\ ICPrescaler;\ \ \ }
\DoxyCodeLine{00306\ \ \ uint32\_t\ ICFilter;\ \ \ \ \ \ }
\DoxyCodeLine{00311\ \}\ LL\_TIM\_IC\_InitTypeDef;}
\DoxyCodeLine{00312\ }
\DoxyCodeLine{00313\ }
\DoxyCodeLine{00317\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00318\ \{}
\DoxyCodeLine{00319\ \ \ uint32\_t\ EncoderMode;\ \ \ \ \ }
\DoxyCodeLine{00325\ \ \ uint32\_t\ IC1Polarity;\ \ \ \ \ }
\DoxyCodeLine{00331\ \ \ uint32\_t\ IC1ActiveInput;\ \ }
\DoxyCodeLine{00337\ \ \ uint32\_t\ IC1Prescaler;\ \ \ \ }
\DoxyCodeLine{00343\ \ \ uint32\_t\ IC1Filter;\ \ \ \ \ \ \ }
\DoxyCodeLine{00349\ \ \ uint32\_t\ IC2Polarity;\ \ \ \ \ \ }
\DoxyCodeLine{00355\ \ \ uint32\_t\ IC2ActiveInput;\ \ }
\DoxyCodeLine{00361\ \ \ uint32\_t\ IC2Prescaler;\ \ \ \ }
\DoxyCodeLine{00367\ \ \ uint32\_t\ IC2Filter;\ \ \ \ \ \ \ }
\DoxyCodeLine{00373\ \}\ LL\_TIM\_ENCODER\_InitTypeDef;}
\DoxyCodeLine{00374\ }
\DoxyCodeLine{00378\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00379\ \{}
\DoxyCodeLine{00380\ }
\DoxyCodeLine{00381\ \ \ uint32\_t\ IC1Polarity;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00387\ \ \ uint32\_t\ IC1Prescaler;\ \ \ \ \ \ \ }
\DoxyCodeLine{00395\ \ \ uint32\_t\ IC1Filter;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00402\ \ \ uint32\_t\ CommutationDelay;\ \ \ }
\DoxyCodeLine{00409\ \}\ LL\_TIM\_HALLSENSOR\_InitTypeDef;}
\DoxyCodeLine{00410\ }
\DoxyCodeLine{00414\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00415\ \{}
\DoxyCodeLine{00416\ \ \ uint32\_t\ OSSRState;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00425\ \ \ uint32\_t\ OSSIState;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00434\ \ \ uint32\_t\ LockLevel;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00440\ \ \ uint8\_t\ DeadTime;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00450\ \ \ uint16\_t\ BreakState;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00459\ \ \ uint32\_t\ BreakPolarity;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00468\ \ \ uint32\_t\ AutomaticOutput;\ \ \ \ \ \ }
\DoxyCodeLine{00476\ \}\ LL\_TIM\_BDTR\_InitTypeDef;}
\DoxyCodeLine{00477\ }
\DoxyCodeLine{00481\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00482\ }
\DoxyCodeLine{00483\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00492\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00493\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00494\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00495\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00496\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00497\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00498\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00499\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00500\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00501\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00502\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00503\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00512\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00513\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKE\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00521\ \textcolor{preprocessor}{\#define\ LL\_TIM\_AUTOMATICOUTPUT\_DISABLE\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00522\ \textcolor{preprocessor}{\#define\ LL\_TIM\_AUTOMATICOUTPUT\_ENABLE\ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_AOE\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00526\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00527\ }
\DoxyCodeLine{00532\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00533\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC1IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1IE\ \ \ \ \ \ \ }}
\DoxyCodeLine{00534\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC2IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2IE\ \ \ \ \ \ \ }}
\DoxyCodeLine{00535\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC3IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3IE\ \ \ \ \ \ \ }}
\DoxyCodeLine{00536\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC4IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4IE\ \ \ \ \ \ \ }}
\DoxyCodeLine{00537\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_COMIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMIE\ \ \ \ \ \ \ }}
\DoxyCodeLine{00538\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00539\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00547\ \textcolor{preprocessor}{\#define\ LL\_TIM\_UPDATESOURCE\_REGULAR\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00548\ \textcolor{preprocessor}{\#define\ LL\_TIM\_UPDATESOURCE\_COUNTER\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_URS\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00556\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ONEPULSEMODE\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_OPM\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00557\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ONEPULSEMODE\_REPETITIVE\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00565\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00566\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_DOWN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00567\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_CENTER\_DOWN\ \ \ \ \ \ \ \ \ TIM\_CR1\_CMS\_0\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00568\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_CENTER\_UP\ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CMS\_1\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00569\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_CENTER\_UP\_DOWN\ \ \ \ \ \ TIM\_CR1\_CMS\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00577\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKDIVISION\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00578\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKDIVISION\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_0\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00579\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKDIVISION\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_1\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00587\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERDIRECTION\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00588\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERDIRECTION\_DOWN\ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00596\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCUPDATESOURCE\_COMG\_ONLY\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00597\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCUPDATESOURCE\_COMG\_AND\_TRGI\ \ \ \ TIM\_CR2\_CCUS\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00605\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCDMAREQUEST\_CC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00606\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCDMAREQUEST\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCDS\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00614\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00615\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_0\ \ \ \ \ \ }}
\DoxyCodeLine{00616\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_1\ \ \ \ \ \ }}
\DoxyCodeLine{00617\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00625\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\ \ \ \ \ }}
\DoxyCodeLine{00626\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH1N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NE\ \ \ \ }}
\DoxyCodeLine{00627\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2E\ \ \ \ \ }}
\DoxyCodeLine{00628\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH2N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2NE\ \ \ \ }}
\DoxyCodeLine{00629\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3E\ \ \ \ \ }}
\DoxyCodeLine{00630\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH3N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3NE\ \ \ \ }}
\DoxyCodeLine{00631\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4E\ \ \ \ \ }}
\DoxyCodeLine{00636\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00640\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCSTATE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00641\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCSTATE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00645\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00646\ }
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_FROZEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_INACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00653\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_TOGGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00654\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_FORCED\_INACTIVE\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00655\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_FORCED\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_PWM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00657\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_PWM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_0)\ }}
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCPOLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCPOLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00674\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCIDLESTATE\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00675\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCIDLESTATE\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00684\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ACTIVEINPUT\_DIRECTTI\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_CC1S\_0\ <<\ 16U)\ }}
\DoxyCodeLine{00685\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ACTIVEINPUT\_INDIRECTTI\ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_CC1S\_1\ <<\ 16U)\ }}
\DoxyCodeLine{00686\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ACTIVEINPUT\_TRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_CC1S\ <<\ 16U)\ \ \ }}
\DoxyCodeLine{00694\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00695\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1PSC\_0\ <<\ 16U)\ \ \ \ }}
\DoxyCodeLine{00696\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1PSC\_1\ <<\ 16U)\ \ \ \ }}
\DoxyCodeLine{00697\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1PSC\ <<\ 16U)\ \ \ \ \ \ }}
\DoxyCodeLine{00705\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00706\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\_N2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_0\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00707\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\_N4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_1\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00708\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_1\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00709\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV2\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_2\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV2\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00711\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV4\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_1)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00712\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV4\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_1\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ }}
\DoxyCodeLine{00713\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV8\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_3\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV8\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00715\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV16\_N5\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_1)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00716\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV16\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_1\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ }}
\DoxyCodeLine{00717\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV16\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_2)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00718\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV32\_N5\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ }}
\DoxyCodeLine{00719\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV32\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_1)\ <<\ 16U)\ \ }}
\DoxyCodeLine{00720\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV32\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00728\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_POLARITY\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00729\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_POLARITY\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00730\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_POLARITY\_BOTHEDGE\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCER\_CC1P\ |\ TIM\_CCER\_CC1NP)\ }}
\DoxyCodeLine{00738\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKSOURCE\_INTERNAL\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00739\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKSOURCE\_EXT\_MODE1\ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ \ \ }}
\DoxyCodeLine{00740\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKSOURCE\_EXT\_MODE2\ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ECE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00748\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_X2\_TI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00749\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_X2\_TI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00750\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_X4\_TI12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00758\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00759\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00760\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00761\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_1\ |\ TIM\_CR2\_MMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00762\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC1REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00763\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC2REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00764\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC3REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00765\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC4REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_1\ |\ TIM\_CR2\_MMS\_0)\ }}
\DoxyCodeLine{00774\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_DISABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00775\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00776\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_GATED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_0)\ \ \ }}
\DoxyCodeLine{00777\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1)\ \ \ }}
\DoxyCodeLine{00785\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00786\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00787\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00788\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0\ |\ TIM\_SMCR\_TS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00789\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_TI1F\_ED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00790\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_TI1FP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00791\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_TI2FP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00792\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ETRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_1\ |\ TIM\_SMCR\_TS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00800\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_POLARITY\_NONINVERTED\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00801\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_POLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETP\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00809\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00810\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_0\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00811\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_1\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00812\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00820\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00821\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\_N2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00822\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\_N4\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00823\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_1\ |\ TIM\_SMCR\_ETF\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00824\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV2\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00825\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV2\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00826\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV4\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00827\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV4\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_1\ |\ TIM\_SMCR\_ETF\_0)\ \ \ }}
\DoxyCodeLine{00828\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV8\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00829\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV8\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00830\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV16\_N5\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00831\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV16\_N6\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_1\ |\ TIM\_SMCR\_ETF\_0)\ \ \ }}
\DoxyCodeLine{00832\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV16\_N8\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00833\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV32\_N5\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_0)\ \ \ }}
\DoxyCodeLine{00834\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV32\_N6\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_1)\ \ \ }}
\DoxyCodeLine{00835\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV32\_N8\ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00844\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00845\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00856\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSI\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00857\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSI\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSI\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00865\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSR\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00866\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSR\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSR\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00875\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CR1\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00876\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CR2\ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00877\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_SMCR\ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00878\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_DIER\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_1\ |\ \ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00879\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_SR\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00880\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_EGR\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00881\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCMR1\ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00882\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCMR2\ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00883\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCER\ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00884\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CNT\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00885\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_PSC\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00886\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_ARR\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00887\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_RCR\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00888\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR1\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00889\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR2\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00890\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR3\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ }}
\DoxyCodeLine{00891\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR4\ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00892\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_BDTR\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00900\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_1TRANSFER\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00901\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_2TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00902\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_3TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00903\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_4TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_1\ |\ \ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00904\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_5TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00905\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_6TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00906\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_7TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00907\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_8TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00908\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_9TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00909\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_10TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00910\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_11TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00911\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_12TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_1\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00912\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_13TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00913\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_14TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00914\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_15TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00915\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_16TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1\ |\ TIM\_DCR\_DBL\_0)\ }}
\DoxyCodeLine{00916\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_17TRANSFERS\ \ \ \ \ TIM\_DCR\_DBL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00917\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_18TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_4\ |\ \ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00926\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ITR1\_RMP\_TIM8\_TRGO\ \ \ \ TIM2\_OR\_RMP\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00927\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ITR1\_RMP\_ETH\_PTP\ \ \ \ \ \ (TIM\_OR\_ITR1\_RMP\_0\ |\ TIM2\_OR\_RMP\_MASK)\ \ }}
\DoxyCodeLine{00928\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ITR1\_RMP\_OTG\_FS\_SOF\ \ \ (TIM\_OR\_ITR1\_RMP\_1\ |\ TIM2\_OR\_RMP\_MASK)\ \ }}
\DoxyCodeLine{00929\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ITR1\_RMP\_OTG\_HS\_SOF\ \ \ (TIM\_OR\_ITR1\_RMP\ |\ TIM2\_OR\_RMP\_MASK)\ \ \ \ }}
\DoxyCodeLine{00937\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI4\_RMP\_GPIO\ \ \ \ \ \ \ \ TIM5\_OR\_RMP\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00938\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI4\_RMP\_LSI\ \ \ \ \ \ \ \ \ (TIM\_OR\_TI4\_RMP\_0\ |\ TIM5\_OR\_RMP\_MASK)\ \ \ \ }}
\DoxyCodeLine{00939\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI4\_RMP\_LSE\ \ \ \ \ \ \ \ \ (TIM\_OR\_TI4\_RMP\_1\ |\ TIM5\_OR\_RMP\_MASK)\ \ \ \ }}
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI4\_RMP\_RTC\ \ \ \ \ \ \ \ \ (TIM\_OR\_TI4\_RMP\ |\ TIM5\_OR\_RMP\_MASK)\ \ \ \ \ \ }}
\DoxyCodeLine{00948\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM11\_TI1\_RMP\_GPIO\ \ \ \ \ \ \ \ TIM11\_OR\_RMP\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00949\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}}
\DoxyCodeLine{00950\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM11\_TI1\_RMP\_SPDIFRX\ \ \ \ \ (TIM\_OR\_TI1\_RMP\_0\ |\ TIM11\_OR\_RMP\_MASK)\ \ \ \ \ }}
\DoxyCodeLine{00952\ \textcolor{comment}{/*\ Legacy\ define\ */}}
\DoxyCodeLine{00953\ \textcolor{preprocessor}{\#define\ \ LL\_TIM\_TIM11\_TI1\_RMP\_GPIO1\ \ \ \ \ \ LL\_TIM\_TIM11\_TI1\_RMP\_SPDIFRX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00955\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00956\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM11\_TI1\_RMP\_GPIO1\ \ \ \ \ \ \ (TIM\_OR\_TI1\_RMP\_0\ |\ TIM11\_OR\_RMP\_MASK)\ \ \ \ \ }}
\DoxyCodeLine{00957\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00958\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM11\_TI1\_RMP\_GPIO2\ \ \ \ \ \ \ (TIM\_OR\_TI1\_RMP\ \ \ |\ TIM11\_OR\_RMP\_MASK)\ \ \ \ \ }}
\DoxyCodeLine{00959\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM11\_TI1\_RMP\_HSE\_RTC\ \ \ \ \ (TIM\_OR\_TI1\_RMP\_1\ |\ TIM11\_OR\_RMP\_MASK)\ \ \ \ \ }}
\DoxyCodeLine{00963\ \textcolor{preprocessor}{\#if\ defined(LPTIM\_OR\_TIM1\_ITR2\_RMP)\ \&\&\ defined(LPTIM\_OR\_TIM5\_ITR1\_RMP)\ \&\&\ defined(LPTIM\_OR\_TIM9\_ITR1\_RMP)}}
\DoxyCodeLine{00964\ }
\DoxyCodeLine{00965\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LPTIM\_REMAP\_MASK\ \ \ \ \ \ \ \ \ \ \ 0x10000000U}}
\DoxyCodeLine{00966\ }
\DoxyCodeLine{00967\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM9\_ITR1\_RMP\_TIM3\_TRGO\ \ \ \ LL\_TIM\_LPTIM\_REMAP\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00968\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM9\_ITR1\_RMP\_LPTIM\ \ \ \ \ \ \ (LL\_TIM\_LPTIM\_REMAP\_MASK\ |\ LPTIM\_OR\_TIM9\_ITR1\_RMP)\ \ \ \ }}
\DoxyCodeLine{00970\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_ITR1\_RMP\_TIM3\_TRGO\ \ \ \ LL\_TIM\_LPTIM\_REMAP\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00971\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_ITR1\_RMP\_LPTIM\ \ \ \ \ \ \ (LL\_TIM\_LPTIM\_REMAP\_MASK\ |\ LPTIM\_OR\_TIM5\_ITR1\_RMP)\ \ \ \ }}
\DoxyCodeLine{00973\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ITR2\_RMP\_TIM3\_TRGO\ \ \ \ LL\_TIM\_LPTIM\_REMAP\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00974\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ITR2\_RMP\_LPTIM\ \ \ \ \ \ \ (LL\_TIM\_LPTIM\_REMAP\_MASK\ |\ LPTIM\_OR\_TIM1\_ITR2\_RMP)\ \ \ \ }}
\DoxyCodeLine{00976\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM\_OR\_TIM1\_ITR2\_RMP\ \&\&\ \ LPTIM\_OR\_TIM5\_ITR1\_RMP\ \&\&\ LPTIM\_OR\_TIM9\_ITR1\_RMP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00977\ }
\DoxyCodeLine{00982\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00997\ \textcolor{preprocessor}{\#define\ LL\_TIM\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG((\_\_INSTANCE\_\_)-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{00998\ }
\DoxyCodeLine{01005\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG((\_\_INSTANCE\_\_)-\/>\_\_REG\_\_)}}
\DoxyCodeLine{01025\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_DEADTIME(\_\_TIMCLK\_\_,\ \_\_CKD\_\_,\ \_\_DT\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01026\ \textcolor{preprocessor}{\ \ (\ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((DT\_DELAY\_1+1U)\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ \ \ \ ?\ \ \(\backslash\)}}
\DoxyCodeLine{01027\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(((uint64\_t)((\_\_DT\_\_)*1000U)\ /\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_)))\ \ \&\ DT\_DELAY\_1)\ :\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01028\ \textcolor{preprocessor}{\ \ \ \ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((64U\ +\ (DT\_DELAY\_2+1U))\ *\ 2U\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ \ ?\ \ \(\backslash\)}}
\DoxyCodeLine{01029\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(DT\_RANGE\_2\ |\ ((uint8\_t)((uint8\_t)((((uint64\_t)((\_\_DT\_\_)*1000U))/\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ \ \ \(\backslash\)}}
\DoxyCodeLine{01030\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CKD\_\_)))\ >>\ 1U)\ -\/\ (uint8\_t)\ 64)\ \&\ DT\_DELAY\_2))\ :\(\backslash\)}}
\DoxyCodeLine{01031\ \textcolor{preprocessor}{\ \ \ \ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((32U\ +\ (DT\_DELAY\_3+1U))\ *\ 8U\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ \ ?\ \ \(\backslash\)}}
\DoxyCodeLine{01032\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(DT\_RANGE\_3\ |\ ((uint8\_t)((uint8\_t)(((((uint64\_t)(\_\_DT\_\_)*1000U))/\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ \ \(\backslash\)}}
\DoxyCodeLine{01033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CKD\_\_)))\ >>\ 3U)\ -\/\ (uint8\_t)\ 32)\ \&\ DT\_DELAY\_3))\ :\(\backslash\)}}
\DoxyCodeLine{01034\ \textcolor{preprocessor}{\ \ \ \ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((32U\ +\ (DT\_DELAY\_4+1U))\ *\ 16U\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ ?\ \ \(\backslash\)}}
\DoxyCodeLine{01035\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(DT\_RANGE\_4\ |\ ((uint8\_t)((uint8\_t)(((((uint64\_t)(\_\_DT\_\_)*1000U))/\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ \ \(\backslash\)}}
\DoxyCodeLine{01036\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CKD\_\_)))\ >>\ 4U)\ -\/\ (uint8\_t)\ 32)\ \&\ DT\_DELAY\_4))\ :\(\backslash\)}}
\DoxyCodeLine{01037\ \textcolor{preprocessor}{\ \ \ \ 0U)}}
\DoxyCodeLine{01038\ }
\DoxyCodeLine{01046\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_PSC(\_\_TIMCLK\_\_,\ \_\_CNTCLK\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{01047\ \textcolor{preprocessor}{\ \ (((\_\_TIMCLK\_\_)\ >=\ (\_\_CNTCLK\_\_))\ ?\ (uint32\_t)((((\_\_TIMCLK\_\_)\ +\ (\_\_CNTCLK\_\_)/2U)/(\_\_CNTCLK\_\_))\ -\/\ 1U)\ :\ 0U)}}
\DoxyCodeLine{01048\ }
\DoxyCodeLine{01057\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_ARR(\_\_TIMCLK\_\_,\ \_\_PSC\_\_,\ \_\_FREQ\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01058\ \textcolor{preprocessor}{\ \ ((((\_\_TIMCLK\_\_)/((\_\_PSC\_\_)\ +\ 1U))\ >=\ (\_\_FREQ\_\_))\ ?\ (((\_\_TIMCLK\_\_)/((\_\_FREQ\_\_)\ *\ ((\_\_PSC\_\_)\ +\ 1U)))\ -\/\ 1U)\ :\ 0U)}}
\DoxyCodeLine{01059\ }
\DoxyCodeLine{01069\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_DELAY(\_\_TIMCLK\_\_,\ \_\_PSC\_\_,\ \_\_DELAY\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01070\ \textcolor{preprocessor}{\ \ ((uint32\_t)(((uint64\_t)(\_\_TIMCLK\_\_)\ *\ (uint64\_t)(\_\_DELAY\_\_))\ \(\backslash\)}}
\DoxyCodeLine{01071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ ((uint64\_t)1000000U\ *\ (uint64\_t)((\_\_PSC\_\_)\ +\ 1U))))}}
\DoxyCodeLine{01072\ }
\DoxyCodeLine{01083\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_PULSE(\_\_TIMCLK\_\_,\ \_\_PSC\_\_,\ \_\_DELAY\_\_,\ \_\_PULSE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01084\ \textcolor{preprocessor}{\ \ ((uint32\_t)(\_\_LL\_TIM\_CALC\_DELAY((\_\_TIMCLK\_\_),\ (\_\_PSC\_\_),\ (\_\_PULSE\_\_))\ \(\backslash\)}}
\DoxyCodeLine{01085\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ \_\_LL\_TIM\_CALC\_DELAY((\_\_TIMCLK\_\_),\ (\_\_PSC\_\_),\ (\_\_DELAY\_\_))))}}
\DoxyCodeLine{01086\ }
\DoxyCodeLine{01097\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_GET\_ICPSC\_RATIO(\_\_ICPSC\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01098\ \textcolor{preprocessor}{\ \ ((uint32\_t)(0x01U\ <<\ (((\_\_ICPSC\_\_)\ >>\ 16U)\ >>\ TIM\_CCMR1\_IC1PSC\_Pos)))}}
\DoxyCodeLine{01099\ }
\DoxyCodeLine{01100\ }
\DoxyCodeLine{01110\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01124\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableCounter(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{01125\ \{}
\DoxyCodeLine{01126\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9dafc8b03e8497203a8bb395db865328}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}});}
\DoxyCodeLine{01127\ \}}
\DoxyCodeLine{01128\ }
\DoxyCodeLine{01135\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableCounter(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{01136\ \{}
\DoxyCodeLine{01137\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9dafc8b03e8497203a8bb395db865328}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}});}
\DoxyCodeLine{01138\ \}}
\DoxyCodeLine{01139\ }
\DoxyCodeLine{01146\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledCounter(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{01147\ \{}
\DoxyCodeLine{01148\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9dafc8b03e8497203a8bb395db865328}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01149\ \}}
\DoxyCodeLine{01150\ }
\DoxyCodeLine{01157\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableUpdateEvent(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{01158\ \{}
\DoxyCodeLine{01159\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9dafc8b03e8497203a8bb395db865328}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}});}
\DoxyCodeLine{01160\ \}}
\DoxyCodeLine{01161\ }
\DoxyCodeLine{01168\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableUpdateEvent(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{01169\ \{}
\DoxyCodeLine{01170\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9dafc8b03e8497203a8bb395db865328}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}});}
\DoxyCodeLine{01171\ \}}
\DoxyCodeLine{01172\ }
\DoxyCodeLine{01179\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledUpdateEvent(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{01180\ \{}
\DoxyCodeLine{01181\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9dafc8b03e8497203a8bb395db865328}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}})\ ==\ (uint32\_t)RESET)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01182\ \}}
\DoxyCodeLine{01183\ }
\DoxyCodeLine{01200\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetUpdateSource(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ UpdateSource)}
\DoxyCodeLine{01201\ \{}
\DoxyCodeLine{01202\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9dafc8b03e8497203a8bb395db865328}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\_CR1\_URS}},\ UpdateSource);}
\DoxyCodeLine{01203\ \}}
\DoxyCodeLine{01204\ }
\DoxyCodeLine{01213\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_GetUpdateSource(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{01214\ \{}
\DoxyCodeLine{01215\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9dafc8b03e8497203a8bb395db865328}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\_CR1\_URS}}));}
\DoxyCodeLine{01216\ \}}
\DoxyCodeLine{01217\ }
\DoxyCodeLine{01227\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetOnePulseMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ OnePulseMode)}
\DoxyCodeLine{01228\ \{}
\DoxyCodeLine{01229\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9dafc8b03e8497203a8bb395db865328}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\_CR1\_OPM}},\ OnePulseMode);}
\DoxyCodeLine{01230\ \}}
\DoxyCodeLine{01231\ }
\DoxyCodeLine{01240\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_GetOnePulseMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{01241\ \{}
\DoxyCodeLine{01242\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9dafc8b03e8497203a8bb395db865328}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\_CR1\_OPM}}));}
\DoxyCodeLine{01243\ \}}
\DoxyCodeLine{01244\ }
\DoxyCodeLine{01264\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetCounterMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CounterMode)}
\DoxyCodeLine{01265\ \{}
\DoxyCodeLine{01266\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9dafc8b03e8497203a8bb395db865328}{CR1}},\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\_CR1\_CMS}}),\ CounterMode);}
\DoxyCodeLine{01267\ \}}
\DoxyCodeLine{01268\ }
\DoxyCodeLine{01284\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_GetCounterMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{01285\ \{}
\DoxyCodeLine{01286\ \ \ uint32\_t\ counter\_mode;}
\DoxyCodeLine{01287\ }
\DoxyCodeLine{01288\ \ \ counter\_mode\ =\ (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9dafc8b03e8497203a8bb395db865328}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\_CR1\_CMS}}));}
\DoxyCodeLine{01289\ }
\DoxyCodeLine{01290\ \ \ \textcolor{keywordflow}{if}\ (counter\_mode\ ==\ 0U)}
\DoxyCodeLine{01291\ \ \ \{}
\DoxyCodeLine{01292\ \ \ \ \ counter\_mode\ =\ (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9dafc8b03e8497203a8bb395db865328}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}));}
\DoxyCodeLine{01293\ \ \ \}}
\DoxyCodeLine{01294\ }
\DoxyCodeLine{01295\ \ \ \textcolor{keywordflow}{return}\ counter\_mode;}
\DoxyCodeLine{01296\ \}}
\DoxyCodeLine{01297\ }
\DoxyCodeLine{01304\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableARRPreload(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{01305\ \{}
\DoxyCodeLine{01306\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9dafc8b03e8497203a8bb395db865328}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}});}
\DoxyCodeLine{01307\ \}}
\DoxyCodeLine{01308\ }
\DoxyCodeLine{01315\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableARRPreload(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{01316\ \{}
\DoxyCodeLine{01317\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9dafc8b03e8497203a8bb395db865328}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}});}
\DoxyCodeLine{01318\ \}}
\DoxyCodeLine{01319\ }
\DoxyCodeLine{01326\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledARRPreload(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{01327\ \{}
\DoxyCodeLine{01328\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9dafc8b03e8497203a8bb395db865328}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01329\ \}}
\DoxyCodeLine{01330\ }
\DoxyCodeLine{01345\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetClockDivision(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ ClockDivision)}
\DoxyCodeLine{01346\ \{}
\DoxyCodeLine{01347\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9dafc8b03e8497203a8bb395db865328}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\_CR1\_CKD}},\ ClockDivision);}
\DoxyCodeLine{01348\ \}}
\DoxyCodeLine{01349\ }
\DoxyCodeLine{01363\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_GetClockDivision(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{01364\ \{}
\DoxyCodeLine{01365\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9dafc8b03e8497203a8bb395db865328}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\_CR1\_CKD}}));}
\DoxyCodeLine{01366\ \}}
\DoxyCodeLine{01367\ }
\DoxyCodeLine{01377\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetCounter(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Counter)}
\DoxyCodeLine{01378\ \{}
\DoxyCodeLine{01379\ \ \ WRITE\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a6fdd2a7fb88d28670b472aaac0d9d262}{CNT}},\ Counter);}
\DoxyCodeLine{01380\ \}}
\DoxyCodeLine{01381\ }
\DoxyCodeLine{01390\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_GetCounter(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{01391\ \{}
\DoxyCodeLine{01392\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a6fdd2a7fb88d28670b472aaac0d9d262}{CNT}}));}
\DoxyCodeLine{01393\ \}}
\DoxyCodeLine{01394\ }
\DoxyCodeLine{01403\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_GetDirection(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{01404\ \{}
\DoxyCodeLine{01405\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9dafc8b03e8497203a8bb395db865328}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}));}
\DoxyCodeLine{01406\ \}}
\DoxyCodeLine{01407\ }
\DoxyCodeLine{01419\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetPrescaler(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Prescaler)}
\DoxyCodeLine{01420\ \{}
\DoxyCodeLine{01421\ \ \ WRITE\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ad03c852f58077a11e75f8af42fa6d921}{PSC}},\ Prescaler);}
\DoxyCodeLine{01422\ \}}
\DoxyCodeLine{01423\ }
\DoxyCodeLine{01430\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_GetPrescaler(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{01431\ \{}
\DoxyCodeLine{01432\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ad03c852f58077a11e75f8af42fa6d921}{PSC}}));}
\DoxyCodeLine{01433\ \}}
\DoxyCodeLine{01434\ }
\DoxyCodeLine{01446\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetAutoReload(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ AutoReload)}
\DoxyCodeLine{01447\ \{}
\DoxyCodeLine{01448\ \ \ WRITE\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a6a42766a6ca3c7fe10a810ebd6b9d627}{ARR}},\ AutoReload);}
\DoxyCodeLine{01449\ \}}
\DoxyCodeLine{01450\ }
\DoxyCodeLine{01459\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_GetAutoReload(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{01460\ \{}
\DoxyCodeLine{01461\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a6a42766a6ca3c7fe10a810ebd6b9d627}{ARR}}));}
\DoxyCodeLine{01462\ \}}
\DoxyCodeLine{01463\ }
\DoxyCodeLine{01473\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetRepetitionCounter(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ RepetitionCounter)}
\DoxyCodeLine{01474\ \{}
\DoxyCodeLine{01475\ \ \ WRITE\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ad432e2a315abf68e6c295fb4ebc37534}{RCR}},\ RepetitionCounter);}
\DoxyCodeLine{01476\ \}}
\DoxyCodeLine{01477\ }
\DoxyCodeLine{01486\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_GetRepetitionCounter(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{01487\ \{}
\DoxyCodeLine{01488\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ad432e2a315abf68e6c295fb4ebc37534}{RCR}}));}
\DoxyCodeLine{01489\ \}}
\DoxyCodeLine{01490\ }
\DoxyCodeLine{01509\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_EnablePreload(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{01510\ \{}
\DoxyCodeLine{01511\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a6b1ae85138ed91686bf63699c61ef835}{CR2}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}});}
\DoxyCodeLine{01512\ \}}
\DoxyCodeLine{01513\ }
\DoxyCodeLine{01522\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_DisablePreload(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{01523\ \{}
\DoxyCodeLine{01524\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a6b1ae85138ed91686bf63699c61ef835}{CR2}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}});}
\DoxyCodeLine{01525\ \}}
\DoxyCodeLine{01526\ }
\DoxyCodeLine{01538\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_SetUpdate(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CCUpdateSource)}
\DoxyCodeLine{01539\ \{}
\DoxyCodeLine{01540\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a6b1ae85138ed91686bf63699c61ef835}{CR2}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\_CR2\_CCUS}},\ CCUpdateSource);}
\DoxyCodeLine{01541\ \}}
\DoxyCodeLine{01542\ }
\DoxyCodeLine{01552\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_SetDMAReqTrigger(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ DMAReqTrigger)}
\DoxyCodeLine{01553\ \{}
\DoxyCodeLine{01554\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a6b1ae85138ed91686bf63699c61ef835}{CR2}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade656832d3ec303a2a7a422638dd560e}{TIM\_CR2\_CCDS}},\ DMAReqTrigger);}
\DoxyCodeLine{01555\ \}}
\DoxyCodeLine{01556\ }
\DoxyCodeLine{01565\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_CC\_GetDMAReqTrigger(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{01566\ \{}
\DoxyCodeLine{01567\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a6b1ae85138ed91686bf63699c61ef835}{CR2}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade656832d3ec303a2a7a422638dd560e}{TIM\_CR2\_CCDS}}));}
\DoxyCodeLine{01568\ \}}
\DoxyCodeLine{01569\ }
\DoxyCodeLine{01584\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_SetLockLevel(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ LockLevel)}
\DoxyCodeLine{01585\ \{}
\DoxyCodeLine{01586\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a137d3523b60951eca1e4130257b2b23d}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\_BDTR\_LOCK}},\ LockLevel);}
\DoxyCodeLine{01587\ \}}
\DoxyCodeLine{01588\ }
\DoxyCodeLine{01609\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_EnableChannel(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channels)}
\DoxyCodeLine{01610\ \{}
\DoxyCodeLine{01611\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}},\ Channels);}
\DoxyCodeLine{01612\ \}}
\DoxyCodeLine{01613\ }
\DoxyCodeLine{01634\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_DisableChannel(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channels)}
\DoxyCodeLine{01635\ \{}
\DoxyCodeLine{01636\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}},\ Channels);}
\DoxyCodeLine{01637\ \}}
\DoxyCodeLine{01638\ }
\DoxyCodeLine{01659\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_CC\_IsEnabledChannel(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channels)}
\DoxyCodeLine{01660\ \{}
\DoxyCodeLine{01661\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}},\ Channels)\ ==\ (Channels))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01662\ \}}
\DoxyCodeLine{01663\ }
\DoxyCodeLine{01696\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_ConfigOutput(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Configuration)}
\DoxyCodeLine{01697\ \{}
\DoxyCodeLine{01698\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{01699\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{01700\ \ \ CLEAR\_BIT(*pReg,\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{01701\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}},\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}\ <<\ SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{01702\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Configuration\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{01703\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a6b1ae85138ed91686bf63699c61ef835}{CR2}},\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}}\ <<\ SHIFT\_TAB\_OISx[iChannel]),}
\DoxyCodeLine{01704\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Configuration\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}})\ <<\ SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{01705\ \}}
\DoxyCodeLine{01706\ }
\DoxyCodeLine{01731\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Mode)}
\DoxyCodeLine{01732\ \{}
\DoxyCodeLine{01733\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{01734\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{01735\ \ \ MODIFY\_REG(*pReg,\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\_CCMR1\_OC1M}}\ \ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_OCxx[iChannel]),\ Mode\ <<\ SHIFT\_TAB\_OCxx[iChannel]);}
\DoxyCodeLine{01736\ \}}
\DoxyCodeLine{01737\ }
\DoxyCodeLine{01760\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_GetMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{01761\ \{}
\DoxyCodeLine{01762\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{01763\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{01764\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(*pReg,\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\_CCMR1\_OC1M}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_OCxx[iChannel]))\ >>\ SHIFT\_TAB\_OCxx[iChannel]);}
\DoxyCodeLine{01765\ \}}
\DoxyCodeLine{01766\ }
\DoxyCodeLine{01790\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetPolarity(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Polarity)}
\DoxyCodeLine{01791\ \{}
\DoxyCodeLine{01792\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{01793\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}},\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}\ <<\ SHIFT\_TAB\_CCxP[iChannel]),\ \ Polarity\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{01794\ \}}
\DoxyCodeLine{01795\ }
\DoxyCodeLine{01818\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_GetPolarity(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{01819\ \{}
\DoxyCodeLine{01820\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{01821\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}},\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}\ <<\ SHIFT\_TAB\_CCxP[iChannel]))\ >>\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{01822\ \}}
\DoxyCodeLine{01823\ }
\DoxyCodeLine{01851\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetIdleState(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ IdleState)}
\DoxyCodeLine{01852\ \{}
\DoxyCodeLine{01853\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{01854\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a6b1ae85138ed91686bf63699c61ef835}{CR2}},\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}}\ <<\ SHIFT\_TAB\_OISx[iChannel]),\ \ IdleState\ <<\ SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{01855\ \}}
\DoxyCodeLine{01856\ }
\DoxyCodeLine{01879\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_GetIdleState(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{01880\ \{}
\DoxyCodeLine{01881\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{01882\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a6b1ae85138ed91686bf63699c61ef835}{CR2}},\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}}\ <<\ SHIFT\_TAB\_OISx[iChannel]))\ >>\ SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{01883\ \}}
\DoxyCodeLine{01884\ }
\DoxyCodeLine{01900\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_EnableFast(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{01901\ \{}
\DoxyCodeLine{01902\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{01903\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{01904\ \ \ SET\_BIT(*pReg,\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{01905\ }
\DoxyCodeLine{01906\ \}}
\DoxyCodeLine{01907\ }
\DoxyCodeLine{01922\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_DisableFast(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{01923\ \{}
\DoxyCodeLine{01924\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{01925\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{01926\ \ \ CLEAR\_BIT(*pReg,\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{01927\ }
\DoxyCodeLine{01928\ \}}
\DoxyCodeLine{01929\ }
\DoxyCodeLine{01944\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_IsEnabledFast(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{01945\ \{}
\DoxyCodeLine{01946\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{01947\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{01948\ \ \ uint32\_t\ bitfield\ =\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{01949\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(*pReg,\ bitfield)\ ==\ bitfield)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01950\ \}}
\DoxyCodeLine{01951\ }
\DoxyCodeLine{01966\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_EnablePreload(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{01967\ \{}
\DoxyCodeLine{01968\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{01969\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{01970\ \ \ SET\_BIT(*pReg,\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{01971\ \}}
\DoxyCodeLine{01972\ }
\DoxyCodeLine{01987\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_DisablePreload(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{01988\ \{}
\DoxyCodeLine{01989\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{01990\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{01991\ \ \ CLEAR\_BIT(*pReg,\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{01992\ \}}
\DoxyCodeLine{01993\ }
\DoxyCodeLine{02008\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_IsEnabledPreload(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02009\ \{}
\DoxyCodeLine{02010\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02011\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02012\ \ \ uint32\_t\ bitfield\ =\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{02013\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(*pReg,\ bitfield)\ ==\ bitfield)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02014\ \}}
\DoxyCodeLine{02015\ }
\DoxyCodeLine{02033\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_EnableClear(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02034\ \{}
\DoxyCodeLine{02035\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02036\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02037\ \ \ SET\_BIT(*pReg,\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{02038\ \}}
\DoxyCodeLine{02039\ }
\DoxyCodeLine{02056\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_DisableClear(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02057\ \{}
\DoxyCodeLine{02058\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02059\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02060\ \ \ CLEAR\_BIT(*pReg,\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{02061\ \}}
\DoxyCodeLine{02062\ }
\DoxyCodeLine{02081\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_IsEnabledClear(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02082\ \{}
\DoxyCodeLine{02083\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02084\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02085\ \ \ uint32\_t\ bitfield\ =\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{02086\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(*pReg,\ bitfield)\ ==\ bitfield)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02087\ \}}
\DoxyCodeLine{02088\ }
\DoxyCodeLine{02100\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetDeadTime(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ DeadTime)}
\DoxyCodeLine{02101\ \{}
\DoxyCodeLine{02102\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a137d3523b60951eca1e4130257b2b23d}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\_BDTR\_DTG}},\ DeadTime);}
\DoxyCodeLine{02103\ \}}
\DoxyCodeLine{02104\ }
\DoxyCodeLine{02117\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{02118\ \{}
\DoxyCodeLine{02119\ \ \ WRITE\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0dd9c06729a5eb6179c6d0d60faca7ed}{CCR1}},\ CompareValue);}
\DoxyCodeLine{02120\ \}}
\DoxyCodeLine{02121\ }
\DoxyCodeLine{02134\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{02135\ \{}
\DoxyCodeLine{02136\ \ \ WRITE\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a4d1171e9a61538424b8ef1f2571986d0}{CCR2}},\ CompareValue);}
\DoxyCodeLine{02137\ \}}
\DoxyCodeLine{02138\ }
\DoxyCodeLine{02151\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{02152\ \{}
\DoxyCodeLine{02153\ \ \ WRITE\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ac83441bfb8d0287080dcbd945a272a74}{CCR3}},\ CompareValue);}
\DoxyCodeLine{02154\ \}}
\DoxyCodeLine{02155\ }
\DoxyCodeLine{02168\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{02169\ \{}
\DoxyCodeLine{02170\ \ \ WRITE\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a5ba381c3f312fdf5e0b4119641b3b0aa}{CCR4}},\ CompareValue);}
\DoxyCodeLine{02171\ \}}
\DoxyCodeLine{02172\ }
\DoxyCodeLine{02184\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02185\ \{}
\DoxyCodeLine{02186\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0dd9c06729a5eb6179c6d0d60faca7ed}{CCR1}}));}
\DoxyCodeLine{02187\ \}}
\DoxyCodeLine{02188\ }
\DoxyCodeLine{02200\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02201\ \{}
\DoxyCodeLine{02202\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a4d1171e9a61538424b8ef1f2571986d0}{CCR2}}));}
\DoxyCodeLine{02203\ \}}
\DoxyCodeLine{02204\ }
\DoxyCodeLine{02216\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02217\ \{}
\DoxyCodeLine{02218\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ac83441bfb8d0287080dcbd945a272a74}{CCR3}}));}
\DoxyCodeLine{02219\ \}}
\DoxyCodeLine{02220\ }
\DoxyCodeLine{02232\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02233\ \{}
\DoxyCodeLine{02234\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a5ba381c3f312fdf5e0b4119641b3b0aa}{CCR4}}));}
\DoxyCodeLine{02235\ \}}
\DoxyCodeLine{02236\ }
\DoxyCodeLine{02279\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_Config(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Configuration)}
\DoxyCodeLine{02280\ \{}
\DoxyCodeLine{02281\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02282\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02283\ \ \ MODIFY\_REG(*pReg,\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]),}
\DoxyCodeLine{02284\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Configuration\ >>\ 16U)\ \&\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{02285\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{02286\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}},\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})\ <<\ SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{02287\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Configuration\ \&\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}))\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{02288\ \}}
\DoxyCodeLine{02289\ }
\DoxyCodeLine{02308\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetActiveInput(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICActiveInput)}
\DoxyCodeLine{02309\ \{}
\DoxyCodeLine{02310\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02311\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02312\ \ \ MODIFY\_REG(*pReg,\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]),\ (ICActiveInput\ >>\ 16U)\ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{02313\ \}}
\DoxyCodeLine{02314\ }
\DoxyCodeLine{02332\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IC\_GetActiveInput(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02333\ \{}
\DoxyCodeLine{02334\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02335\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02336\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(*pReg,\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]))\ >>\ SHIFT\_TAB\_ICxx[iChannel])\ <<\ 16U);}
\DoxyCodeLine{02337\ \}}
\DoxyCodeLine{02338\ }
\DoxyCodeLine{02358\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetPrescaler(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICPrescaler)}
\DoxyCodeLine{02359\ \{}
\DoxyCodeLine{02360\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02361\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02362\ \ \ MODIFY\_REG(*pReg,\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]),\ (ICPrescaler\ >>\ 16U)\ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{02363\ \}}
\DoxyCodeLine{02364\ }
\DoxyCodeLine{02383\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IC\_GetPrescaler(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02384\ \{}
\DoxyCodeLine{02385\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02386\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02387\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(*pReg,\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]))\ >>\ SHIFT\_TAB\_ICxx[iChannel])\ <<\ 16U);}
\DoxyCodeLine{02388\ \}}
\DoxyCodeLine{02389\ }
\DoxyCodeLine{02421\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetFilter(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICFilter)}
\DoxyCodeLine{02422\ \{}
\DoxyCodeLine{02423\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02424\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02425\ \ \ MODIFY\_REG(*pReg,\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]),\ (ICFilter\ >>\ 16U)\ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{02426\ \}}
\DoxyCodeLine{02427\ }
\DoxyCodeLine{02458\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IC\_GetFilter(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02459\ \{}
\DoxyCodeLine{02460\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02461\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{02462\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(*pReg,\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]))\ >>\ SHIFT\_TAB\_ICxx[iChannel])\ <<\ 16U);}
\DoxyCodeLine{02463\ \}}
\DoxyCodeLine{02464\ }
\DoxyCodeLine{02487\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetPolarity(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICPolarity)}
\DoxyCodeLine{02488\ \{}
\DoxyCodeLine{02489\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02490\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}},\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})\ <<\ SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{02491\ \ \ \ \ \ \ \ \ \ \ \ \ \ ICPolarity\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{02492\ \}}
\DoxyCodeLine{02493\ }
\DoxyCodeLine{02515\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IC\_GetPolarity(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02516\ \{}
\DoxyCodeLine{02517\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{02518\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}},\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})\ <<\ SHIFT\_TAB\_CCxP[iChannel]))\ >>}
\DoxyCodeLine{02519\ \ \ \ \ \ \ \ \ \ \ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{02520\ \}}
\DoxyCodeLine{02521\ }
\DoxyCodeLine{02530\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_EnableXORCombination(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02531\ \{}
\DoxyCodeLine{02532\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a6b1ae85138ed91686bf63699c61ef835}{CR2}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}});}
\DoxyCodeLine{02533\ \}}
\DoxyCodeLine{02534\ }
\DoxyCodeLine{02543\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_DisableXORCombination(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02544\ \{}
\DoxyCodeLine{02545\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a6b1ae85138ed91686bf63699c61ef835}{CR2}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}});}
\DoxyCodeLine{02546\ \}}
\DoxyCodeLine{02547\ }
\DoxyCodeLine{02556\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IC\_IsEnabledXORCombination(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02557\ \{}
\DoxyCodeLine{02558\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a6b1ae85138ed91686bf63699c61ef835}{CR2}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02559\ \}}
\DoxyCodeLine{02560\ }
\DoxyCodeLine{02572\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02573\ \{}
\DoxyCodeLine{02574\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a0dd9c06729a5eb6179c6d0d60faca7ed}{CCR1}}));}
\DoxyCodeLine{02575\ \}}
\DoxyCodeLine{02576\ }
\DoxyCodeLine{02588\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02589\ \{}
\DoxyCodeLine{02590\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a4d1171e9a61538424b8ef1f2571986d0}{CCR2}}));}
\DoxyCodeLine{02591\ \}}
\DoxyCodeLine{02592\ }
\DoxyCodeLine{02604\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02605\ \{}
\DoxyCodeLine{02606\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ac83441bfb8d0287080dcbd945a272a74}{CCR3}}));}
\DoxyCodeLine{02607\ \}}
\DoxyCodeLine{02608\ }
\DoxyCodeLine{02620\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02621\ \{}
\DoxyCodeLine{02622\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a5ba381c3f312fdf5e0b4119641b3b0aa}{CCR4}}));}
\DoxyCodeLine{02623\ \}}
\DoxyCodeLine{02624\ }
\DoxyCodeLine{02641\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableExternalClock(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02642\ \{}
\DoxyCodeLine{02643\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}});}
\DoxyCodeLine{02644\ \}}
\DoxyCodeLine{02645\ }
\DoxyCodeLine{02654\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableExternalClock(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02655\ \{}
\DoxyCodeLine{02656\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}});}
\DoxyCodeLine{02657\ \}}
\DoxyCodeLine{02658\ }
\DoxyCodeLine{02667\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledExternalClock(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02668\ \{}
\DoxyCodeLine{02669\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02670\ \}}
\DoxyCodeLine{02671\ }
\DoxyCodeLine{02691\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetClockSource(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ ClockSource)}
\DoxyCodeLine{02692\ \{}
\DoxyCodeLine{02693\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}},\ ClockSource);}
\DoxyCodeLine{02694\ \}}
\DoxyCodeLine{02695\ }
\DoxyCodeLine{02708\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetEncoderMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ EncoderMode)}
\DoxyCodeLine{02709\ \{}
\DoxyCodeLine{02710\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}},\ EncoderMode);}
\DoxyCodeLine{02711\ \}}
\DoxyCodeLine{02712\ }
\DoxyCodeLine{02737\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetTriggerOutput(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ TimerSynchronization)}
\DoxyCodeLine{02738\ \{}
\DoxyCodeLine{02739\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a6b1ae85138ed91686bf63699c61ef835}{CR2}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\_CR2\_MMS}},\ TimerSynchronization);}
\DoxyCodeLine{02740\ \}}
\DoxyCodeLine{02741\ }
\DoxyCodeLine{02755\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetSlaveMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ SlaveMode)}
\DoxyCodeLine{02756\ \{}
\DoxyCodeLine{02757\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}},\ SlaveMode);}
\DoxyCodeLine{02758\ \}}
\DoxyCodeLine{02759\ }
\DoxyCodeLine{02777\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetTriggerInput(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ TriggerInput)}
\DoxyCodeLine{02778\ \{}
\DoxyCodeLine{02779\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8680e719bca2b672d850504220ae51fc}{TIM\_SMCR\_TS}},\ TriggerInput);}
\DoxyCodeLine{02780\ \}}
\DoxyCodeLine{02781\ }
\DoxyCodeLine{02790\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableMasterSlaveMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02791\ \{}
\DoxyCodeLine{02792\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}});}
\DoxyCodeLine{02793\ \}}
\DoxyCodeLine{02794\ }
\DoxyCodeLine{02803\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableMasterSlaveMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02804\ \{}
\DoxyCodeLine{02805\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}});}
\DoxyCodeLine{02806\ \}}
\DoxyCodeLine{02807\ }
\DoxyCodeLine{02816\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledMasterSlaveMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02817\ \{}
\DoxyCodeLine{02818\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02819\ \}}
\DoxyCodeLine{02820\ }
\DoxyCodeLine{02856\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigETR(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ ETRPolarity,\ uint32\_t\ ETRPrescaler,}
\DoxyCodeLine{02857\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ ETRFilter)}
\DoxyCodeLine{02858\ \{}
\DoxyCodeLine{02859\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\_SMCR\_ETP}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ebb9e631876435e276211d88e797386}{TIM\_SMCR\_ETPS}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\_SMCR\_ETF}},\ ETRPolarity\ |\ ETRPrescaler\ |\ ETRFilter);}
\DoxyCodeLine{02860\ \}}
\DoxyCodeLine{02861\ }
\DoxyCodeLine{02877\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableBRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02878\ \{}
\DoxyCodeLine{02879\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{02880\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a137d3523b60951eca1e4130257b2b23d}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\_BDTR\_BKE}});}
\DoxyCodeLine{02881\ \ \ \textcolor{comment}{/*\ Note:\ Any\ write\ operation\ to\ this\ bit\ takes\ a\ delay\ of\ 1\ APB\ clock\ cycle\ to\ become\ effective.\ */}}
\DoxyCodeLine{02882\ \ \ tmpreg\ =\ READ\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a137d3523b60951eca1e4130257b2b23d}{BDTR}});}
\DoxyCodeLine{02883\ \ \ (void)(tmpreg);}
\DoxyCodeLine{02884\ \}}
\DoxyCodeLine{02885\ }
\DoxyCodeLine{02894\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableBRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02895\ \{}
\DoxyCodeLine{02896\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{02897\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a137d3523b60951eca1e4130257b2b23d}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\_BDTR\_BKE}});}
\DoxyCodeLine{02898\ \ \ \textcolor{comment}{/*\ Note:\ Any\ write\ operation\ to\ this\ bit\ takes\ a\ delay\ of\ 1\ APB\ clock\ cycle\ to\ become\ effective.\ */}}
\DoxyCodeLine{02899\ \ \ tmpreg\ =\ READ\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a137d3523b60951eca1e4130257b2b23d}{BDTR}});}
\DoxyCodeLine{02900\ \ \ (void)(tmpreg);}
\DoxyCodeLine{02901\ \}}
\DoxyCodeLine{02902\ }
\DoxyCodeLine{02914\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigBRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ BreakPolarity)}
\DoxyCodeLine{02915\ \{}
\DoxyCodeLine{02916\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{02917\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a137d3523b60951eca1e4130257b2b23d}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3247abbbf0d00260be051d176d88020e}{TIM\_BDTR\_BKP}},\ BreakPolarity);}
\DoxyCodeLine{02918\ \ \ \textcolor{comment}{/*\ Note:\ Any\ write\ operation\ to\ BKP\ bit\ takes\ a\ delay\ of\ 1\ APB\ clock\ cycle\ to\ become\ effective.\ */}}
\DoxyCodeLine{02919\ \ \ tmpreg\ =\ READ\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a137d3523b60951eca1e4130257b2b23d}{BDTR}});}
\DoxyCodeLine{02920\ \ \ (void)(tmpreg);}
\DoxyCodeLine{02921\ \}}
\DoxyCodeLine{02922\ }
\DoxyCodeLine{02938\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetOffStates(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ OffStateIdle,\ uint32\_t\ OffStateRun)}
\DoxyCodeLine{02939\ \{}
\DoxyCodeLine{02940\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a137d3523b60951eca1e4130257b2b23d}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\_BDTR\_OSSI}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\_BDTR\_OSSR}},\ OffStateIdle\ |\ OffStateRun);}
\DoxyCodeLine{02941\ \}}
\DoxyCodeLine{02942\ }
\DoxyCodeLine{02951\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableAutomaticOutput(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02952\ \{}
\DoxyCodeLine{02953\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a137d3523b60951eca1e4130257b2b23d}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}});}
\DoxyCodeLine{02954\ \}}
\DoxyCodeLine{02955\ }
\DoxyCodeLine{02964\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableAutomaticOutput(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02965\ \{}
\DoxyCodeLine{02966\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a137d3523b60951eca1e4130257b2b23d}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}});}
\DoxyCodeLine{02967\ \}}
\DoxyCodeLine{02968\ }
\DoxyCodeLine{02977\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledAutomaticOutput(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02978\ \{}
\DoxyCodeLine{02979\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a137d3523b60951eca1e4130257b2b23d}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02980\ \}}
\DoxyCodeLine{02981\ }
\DoxyCodeLine{02992\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableAllOutputs(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{02993\ \{}
\DoxyCodeLine{02994\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a137d3523b60951eca1e4130257b2b23d}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}});}
\DoxyCodeLine{02995\ \}}
\DoxyCodeLine{02996\ }
\DoxyCodeLine{03007\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableAllOutputs(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03008\ \{}
\DoxyCodeLine{03009\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a137d3523b60951eca1e4130257b2b23d}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}});}
\DoxyCodeLine{03010\ \}}
\DoxyCodeLine{03011\ }
\DoxyCodeLine{03020\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledAllOutputs(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03021\ \{}
\DoxyCodeLine{03022\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a137d3523b60951eca1e4130257b2b23d}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03023\ \}}
\DoxyCodeLine{03024\ }
\DoxyCodeLine{03079\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigDMABurst(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ DMABurstBaseAddress,\ uint32\_t\ DMABurstLength)}
\DoxyCodeLine{03080\ \{}
\DoxyCodeLine{03081\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a7efe9ea8067044cac449ada756ebc2d1}{DCR}},\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9e197a78484567d4c6093c28265f3eb}{TIM\_DCR\_DBL}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf9051ecac123cd89f9d2a835e4cde2e}{TIM\_DCR\_DBA}}),\ (DMABurstBaseAddress\ |\ DMABurstLength));}
\DoxyCodeLine{03082\ \}}
\DoxyCodeLine{03083\ }
\DoxyCodeLine{03149\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetRemap(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Remap)}
\DoxyCodeLine{03150\ \{}
\DoxyCodeLine{03151\ \textcolor{preprocessor}{\#if\ defined(LPTIM\_OR\_TIM1\_ITR2\_RMP)\ \&\&\ defined(LPTIM\_OR\_TIM5\_ITR1\_RMP)\ \&\&\ defined(LPTIM\_OR\_TIM9\_ITR1\_RMP)}}
\DoxyCodeLine{03152\ \ \ \textcolor{keywordflow}{if}\ ((Remap\ \&\ LL\_TIM\_LPTIM\_REMAP\_MASK)\ ==\ LL\_TIM\_LPTIM\_REMAP\_MASK)}
\DoxyCodeLine{03153\ \ \ \{}
\DoxyCodeLine{03154\ \ \ \ \ \textcolor{comment}{/*\ Connect\ TIMx\ internal\ trigger\ to\ LPTIM1\ output\ */}}
\DoxyCodeLine{03155\ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_LPTIM1EN);}
\DoxyCodeLine{03156\ \ \ \ \ MODIFY\_REG(LPTIM1-\/>OR,}
\DoxyCodeLine{03157\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (LPTIM\_OR\_TIM1\_ITR2\_RMP\ |\ LPTIM\_OR\_TIM5\_ITR1\_RMP\ |\ LPTIM\_OR\_TIM9\_ITR1\_RMP),}
\DoxyCodeLine{03158\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Remap\ \&\ \string~(LL\_TIM\_LPTIM\_REMAP\_MASK));}
\DoxyCodeLine{03159\ \ \ \}}
\DoxyCodeLine{03160\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{03161\ \ \ \{}
\DoxyCodeLine{03162\ \ \ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acb0e8a4efa46dac4a2fb1aa3d45924fd}{OR}},\ (Remap\ >>\ TIMx\_OR\_RMP\_SHIFT),\ (Remap\ \&\ TIMx\_OR\_RMP\_MASK));}
\DoxyCodeLine{03163\ \ \ \}}
\DoxyCodeLine{03164\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03165\ \ \ MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acb0e8a4efa46dac4a2fb1aa3d45924fd}{OR}},\ (Remap\ >>\ TIMx\_OR\_RMP\_SHIFT),\ (Remap\ \&\ TIMx\_OR\_RMP\_MASK));}
\DoxyCodeLine{03166\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM\_OR\_TIM1\_ITR2\_RMP\ \&\&\ \ LPTIM\_OR\_TIM5\_ITR1\_RMP\ \&\&\ LPTIM\_OR\_TIM9\_ITR1\_RMP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03167\ \}}
\DoxyCodeLine{03168\ }
\DoxyCodeLine{03182\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_UPDATE(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03183\ \{}
\DoxyCodeLine{03184\ \ \ WRITE\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}}));}
\DoxyCodeLine{03185\ \}}
\DoxyCodeLine{03186\ }
\DoxyCodeLine{03193\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_UPDATE(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03194\ \{}
\DoxyCodeLine{03195\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03196\ \}}
\DoxyCodeLine{03197\ }
\DoxyCodeLine{03204\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03205\ \{}
\DoxyCodeLine{03206\ \ \ WRITE\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}}));}
\DoxyCodeLine{03207\ \}}
\DoxyCodeLine{03208\ }
\DoxyCodeLine{03215\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03216\ \{}
\DoxyCodeLine{03217\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03218\ \}}
\DoxyCodeLine{03219\ }
\DoxyCodeLine{03226\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03227\ \{}
\DoxyCodeLine{03228\ \ \ WRITE\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}}));}
\DoxyCodeLine{03229\ \}}
\DoxyCodeLine{03230\ }
\DoxyCodeLine{03237\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03238\ \{}
\DoxyCodeLine{03239\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03240\ \}}
\DoxyCodeLine{03241\ }
\DoxyCodeLine{03248\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03249\ \{}
\DoxyCodeLine{03250\ \ \ WRITE\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}}));}
\DoxyCodeLine{03251\ \}}
\DoxyCodeLine{03252\ }
\DoxyCodeLine{03259\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03260\ \{}
\DoxyCodeLine{03261\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03262\ \}}
\DoxyCodeLine{03263\ }
\DoxyCodeLine{03270\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03271\ \{}
\DoxyCodeLine{03272\ \ \ WRITE\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}}));}
\DoxyCodeLine{03273\ \}}
\DoxyCodeLine{03274\ }
\DoxyCodeLine{03281\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03282\ \{}
\DoxyCodeLine{03283\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03284\ \}}
\DoxyCodeLine{03285\ }
\DoxyCodeLine{03292\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_COM(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03293\ \{}
\DoxyCodeLine{03294\ \ \ WRITE\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}}));}
\DoxyCodeLine{03295\ \}}
\DoxyCodeLine{03296\ }
\DoxyCodeLine{03303\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_COM(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03304\ \{}
\DoxyCodeLine{03305\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03306\ \}}
\DoxyCodeLine{03307\ }
\DoxyCodeLine{03314\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_TRIG(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03315\ \{}
\DoxyCodeLine{03316\ \ \ WRITE\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}}));}
\DoxyCodeLine{03317\ \}}
\DoxyCodeLine{03318\ }
\DoxyCodeLine{03325\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_TRIG(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03326\ \{}
\DoxyCodeLine{03327\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03328\ \}}
\DoxyCodeLine{03329\ }
\DoxyCodeLine{03336\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_BRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03337\ \{}
\DoxyCodeLine{03338\ \ \ WRITE\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}}));}
\DoxyCodeLine{03339\ \}}
\DoxyCodeLine{03340\ }
\DoxyCodeLine{03347\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_BRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03348\ \{}
\DoxyCodeLine{03349\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03350\ \}}
\DoxyCodeLine{03351\ }
\DoxyCodeLine{03358\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC1OVR(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03359\ \{}
\DoxyCodeLine{03360\ \ \ WRITE\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}}));}
\DoxyCodeLine{03361\ \}}
\DoxyCodeLine{03362\ }
\DoxyCodeLine{03370\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC1OVR(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03371\ \{}
\DoxyCodeLine{03372\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03373\ \}}
\DoxyCodeLine{03374\ }
\DoxyCodeLine{03381\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC2OVR(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03382\ \{}
\DoxyCodeLine{03383\ \ \ WRITE\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}}));}
\DoxyCodeLine{03384\ \}}
\DoxyCodeLine{03385\ }
\DoxyCodeLine{03393\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC2OVR(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03394\ \{}
\DoxyCodeLine{03395\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03396\ \}}
\DoxyCodeLine{03397\ }
\DoxyCodeLine{03404\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC3OVR(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03405\ \{}
\DoxyCodeLine{03406\ \ \ WRITE\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}}));}
\DoxyCodeLine{03407\ \}}
\DoxyCodeLine{03408\ }
\DoxyCodeLine{03416\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC3OVR(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03417\ \{}
\DoxyCodeLine{03418\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03419\ \}}
\DoxyCodeLine{03420\ }
\DoxyCodeLine{03427\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC4OVR(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03428\ \{}
\DoxyCodeLine{03429\ \ \ WRITE\_REG(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}}));}
\DoxyCodeLine{03430\ \}}
\DoxyCodeLine{03431\ }
\DoxyCodeLine{03439\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC4OVR(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03440\ \{}
\DoxyCodeLine{03441\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_acedfc978c879835c05ef1788ad26b2ff}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03442\ \}}
\DoxyCodeLine{03443\ }
\DoxyCodeLine{03457\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_UPDATE(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03458\ \{}
\DoxyCodeLine{03459\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}});}
\DoxyCodeLine{03460\ \}}
\DoxyCodeLine{03461\ }
\DoxyCodeLine{03468\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_UPDATE(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03469\ \{}
\DoxyCodeLine{03470\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}});}
\DoxyCodeLine{03471\ \}}
\DoxyCodeLine{03472\ }
\DoxyCodeLine{03479\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledIT\_UPDATE(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03480\ \{}
\DoxyCodeLine{03481\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03482\ \}}
\DoxyCodeLine{03483\ }
\DoxyCodeLine{03490\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03491\ \{}
\DoxyCodeLine{03492\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}});}
\DoxyCodeLine{03493\ \}}
\DoxyCodeLine{03494\ }
\DoxyCodeLine{03501\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03502\ \{}
\DoxyCodeLine{03503\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}});}
\DoxyCodeLine{03504\ \}}
\DoxyCodeLine{03505\ }
\DoxyCodeLine{03512\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03513\ \{}
\DoxyCodeLine{03514\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03515\ \}}
\DoxyCodeLine{03516\ }
\DoxyCodeLine{03523\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03524\ \{}
\DoxyCodeLine{03525\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}});}
\DoxyCodeLine{03526\ \}}
\DoxyCodeLine{03527\ }
\DoxyCodeLine{03534\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03535\ \{}
\DoxyCodeLine{03536\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}});}
\DoxyCodeLine{03537\ \}}
\DoxyCodeLine{03538\ }
\DoxyCodeLine{03545\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03546\ \{}
\DoxyCodeLine{03547\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03548\ \}}
\DoxyCodeLine{03549\ }
\DoxyCodeLine{03556\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03557\ \{}
\DoxyCodeLine{03558\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}});}
\DoxyCodeLine{03559\ \}}
\DoxyCodeLine{03560\ }
\DoxyCodeLine{03567\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03568\ \{}
\DoxyCodeLine{03569\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}});}
\DoxyCodeLine{03570\ \}}
\DoxyCodeLine{03571\ }
\DoxyCodeLine{03578\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03579\ \{}
\DoxyCodeLine{03580\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03581\ \}}
\DoxyCodeLine{03582\ }
\DoxyCodeLine{03589\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03590\ \{}
\DoxyCodeLine{03591\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}});}
\DoxyCodeLine{03592\ \}}
\DoxyCodeLine{03593\ }
\DoxyCodeLine{03600\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03601\ \{}
\DoxyCodeLine{03602\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}});}
\DoxyCodeLine{03603\ \}}
\DoxyCodeLine{03604\ }
\DoxyCodeLine{03611\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03612\ \{}
\DoxyCodeLine{03613\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03614\ \}}
\DoxyCodeLine{03615\ }
\DoxyCodeLine{03622\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_COM(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03623\ \{}
\DoxyCodeLine{03624\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}});}
\DoxyCodeLine{03625\ \}}
\DoxyCodeLine{03626\ }
\DoxyCodeLine{03633\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_COM(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03634\ \{}
\DoxyCodeLine{03635\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}});}
\DoxyCodeLine{03636\ \}}
\DoxyCodeLine{03637\ }
\DoxyCodeLine{03644\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledIT\_COM(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03645\ \{}
\DoxyCodeLine{03646\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03647\ \}}
\DoxyCodeLine{03648\ }
\DoxyCodeLine{03655\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_TRIG(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03656\ \{}
\DoxyCodeLine{03657\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}});}
\DoxyCodeLine{03658\ \}}
\DoxyCodeLine{03659\ }
\DoxyCodeLine{03666\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_TRIG(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03667\ \{}
\DoxyCodeLine{03668\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}});}
\DoxyCodeLine{03669\ \}}
\DoxyCodeLine{03670\ }
\DoxyCodeLine{03677\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledIT\_TRIG(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03678\ \{}
\DoxyCodeLine{03679\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03680\ \}}
\DoxyCodeLine{03681\ }
\DoxyCodeLine{03688\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_BRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03689\ \{}
\DoxyCodeLine{03690\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}});}
\DoxyCodeLine{03691\ \}}
\DoxyCodeLine{03692\ }
\DoxyCodeLine{03699\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_BRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03700\ \{}
\DoxyCodeLine{03701\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}});}
\DoxyCodeLine{03702\ \}}
\DoxyCodeLine{03703\ }
\DoxyCodeLine{03710\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledIT\_BRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03711\ \{}
\DoxyCodeLine{03712\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03713\ \}}
\DoxyCodeLine{03714\ }
\DoxyCodeLine{03728\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_UPDATE(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03729\ \{}
\DoxyCodeLine{03730\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}});}
\DoxyCodeLine{03731\ \}}
\DoxyCodeLine{03732\ }
\DoxyCodeLine{03739\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_UPDATE(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03740\ \{}
\DoxyCodeLine{03741\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}});}
\DoxyCodeLine{03742\ \}}
\DoxyCodeLine{03743\ }
\DoxyCodeLine{03750\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_UPDATE(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03751\ \{}
\DoxyCodeLine{03752\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03753\ \}}
\DoxyCodeLine{03754\ }
\DoxyCodeLine{03761\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03762\ \{}
\DoxyCodeLine{03763\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}});}
\DoxyCodeLine{03764\ \}}
\DoxyCodeLine{03765\ }
\DoxyCodeLine{03772\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03773\ \{}
\DoxyCodeLine{03774\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}});}
\DoxyCodeLine{03775\ \}}
\DoxyCodeLine{03776\ }
\DoxyCodeLine{03783\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03784\ \{}
\DoxyCodeLine{03785\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03786\ \}}
\DoxyCodeLine{03787\ }
\DoxyCodeLine{03794\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03795\ \{}
\DoxyCodeLine{03796\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}});}
\DoxyCodeLine{03797\ \}}
\DoxyCodeLine{03798\ }
\DoxyCodeLine{03805\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03806\ \{}
\DoxyCodeLine{03807\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}});}
\DoxyCodeLine{03808\ \}}
\DoxyCodeLine{03809\ }
\DoxyCodeLine{03816\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03817\ \{}
\DoxyCodeLine{03818\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03819\ \}}
\DoxyCodeLine{03820\ }
\DoxyCodeLine{03827\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03828\ \{}
\DoxyCodeLine{03829\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}});}
\DoxyCodeLine{03830\ \}}
\DoxyCodeLine{03831\ }
\DoxyCodeLine{03838\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03839\ \{}
\DoxyCodeLine{03840\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}});}
\DoxyCodeLine{03841\ \}}
\DoxyCodeLine{03842\ }
\DoxyCodeLine{03849\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03850\ \{}
\DoxyCodeLine{03851\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03852\ \}}
\DoxyCodeLine{03853\ }
\DoxyCodeLine{03860\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03861\ \{}
\DoxyCodeLine{03862\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}});}
\DoxyCodeLine{03863\ \}}
\DoxyCodeLine{03864\ }
\DoxyCodeLine{03871\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03872\ \{}
\DoxyCodeLine{03873\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}});}
\DoxyCodeLine{03874\ \}}
\DoxyCodeLine{03875\ }
\DoxyCodeLine{03882\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03883\ \{}
\DoxyCodeLine{03884\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03885\ \}}
\DoxyCodeLine{03886\ }
\DoxyCodeLine{03893\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_COM(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03894\ \{}
\DoxyCodeLine{03895\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}});}
\DoxyCodeLine{03896\ \}}
\DoxyCodeLine{03897\ }
\DoxyCodeLine{03904\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_COM(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03905\ \{}
\DoxyCodeLine{03906\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}});}
\DoxyCodeLine{03907\ \}}
\DoxyCodeLine{03908\ }
\DoxyCodeLine{03915\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_COM(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03916\ \{}
\DoxyCodeLine{03917\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03918\ \}}
\DoxyCodeLine{03919\ }
\DoxyCodeLine{03926\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_TRIG(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03927\ \{}
\DoxyCodeLine{03928\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}});}
\DoxyCodeLine{03929\ \}}
\DoxyCodeLine{03930\ }
\DoxyCodeLine{03937\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_TRIG(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03938\ \{}
\DoxyCodeLine{03939\ \ \ CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}});}
\DoxyCodeLine{03940\ \}}
\DoxyCodeLine{03941\ }
\DoxyCodeLine{03948\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_TRIG(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03949\ \{}
\DoxyCodeLine{03950\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03951\ \}}
\DoxyCodeLine{03952\ }
\DoxyCodeLine{03966\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_UPDATE(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03967\ \{}
\DoxyCodeLine{03968\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a04248d87f48303fd2267810104a7878d}{EGR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16f52a8e9aad153223405b965566ae91}{TIM\_EGR\_UG}});}
\DoxyCodeLine{03969\ \}}
\DoxyCodeLine{03970\ }
\DoxyCodeLine{03977\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03978\ \{}
\DoxyCodeLine{03979\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a04248d87f48303fd2267810104a7878d}{EGR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\_EGR\_CC1G}});}
\DoxyCodeLine{03980\ \}}
\DoxyCodeLine{03981\ }
\DoxyCodeLine{03988\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{03989\ \{}
\DoxyCodeLine{03990\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a04248d87f48303fd2267810104a7878d}{EGR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5423de00e86aeb8a4657a509af485055}{TIM\_EGR\_CC2G}});}
\DoxyCodeLine{03991\ \}}
\DoxyCodeLine{03992\ }
\DoxyCodeLine{03999\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04000\ \{}
\DoxyCodeLine{04001\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a04248d87f48303fd2267810104a7878d}{EGR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\_EGR\_CC3G}});}
\DoxyCodeLine{04002\ \}}
\DoxyCodeLine{04003\ }
\DoxyCodeLine{04010\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04011\ \{}
\DoxyCodeLine{04012\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a04248d87f48303fd2267810104a7878d}{EGR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\_EGR\_CC4G}});}
\DoxyCodeLine{04013\ \}}
\DoxyCodeLine{04014\ }
\DoxyCodeLine{04021\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_COM(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04022\ \{}
\DoxyCodeLine{04023\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a04248d87f48303fd2267810104a7878d}{EGR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\_EGR\_COMG}});}
\DoxyCodeLine{04024\ \}}
\DoxyCodeLine{04025\ }
\DoxyCodeLine{04032\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_TRIG(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04033\ \{}
\DoxyCodeLine{04034\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a04248d87f48303fd2267810104a7878d}{EGR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2eabface433d6adaa2dee3df49852585}{TIM\_EGR\_TG}});}
\DoxyCodeLine{04035\ \}}
\DoxyCodeLine{04036\ }
\DoxyCodeLine{04043\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_BRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{04044\ \{}
\DoxyCodeLine{04045\ \ \ SET\_BIT(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a04248d87f48303fd2267810104a7878d}{EGR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\_EGR\_BG}});}
\DoxyCodeLine{04046\ \}}
\DoxyCodeLine{04047\ }
\DoxyCodeLine{04052\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{04057\ ErrorStatus\ LL\_TIM\_DeInit(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx);}
\DoxyCodeLine{04058\ \textcolor{keywordtype}{void}\ LL\_TIM\_StructInit(LL\_TIM\_InitTypeDef\ *TIM\_InitStruct);}
\DoxyCodeLine{04059\ ErrorStatus\ LL\_TIM\_Init(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ LL\_TIM\_InitTypeDef\ *TIM\_InitStruct);}
\DoxyCodeLine{04060\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_StructInit(LL\_TIM\_OC\_InitTypeDef\ *TIM\_OC\_InitStruct);}
\DoxyCodeLine{04061\ ErrorStatus\ LL\_TIM\_OC\_Init(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ LL\_TIM\_OC\_InitTypeDef\ *TIM\_OC\_InitStruct);}
\DoxyCodeLine{04062\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_StructInit(LL\_TIM\_IC\_InitTypeDef\ *TIM\_ICInitStruct);}
\DoxyCodeLine{04063\ ErrorStatus\ LL\_TIM\_IC\_Init(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ LL\_TIM\_IC\_InitTypeDef\ *TIM\_IC\_InitStruct);}
\DoxyCodeLine{04064\ \textcolor{keywordtype}{void}\ LL\_TIM\_ENCODER\_StructInit(LL\_TIM\_ENCODER\_InitTypeDef\ *TIM\_EncoderInitStruct);}
\DoxyCodeLine{04065\ ErrorStatus\ LL\_TIM\_ENCODER\_Init(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ LL\_TIM\_ENCODER\_InitTypeDef\ *TIM\_EncoderInitStruct);}
\DoxyCodeLine{04066\ \textcolor{keywordtype}{void}\ LL\_TIM\_HALLSENSOR\_StructInit(LL\_TIM\_HALLSENSOR\_InitTypeDef\ *TIM\_HallSensorInitStruct);}
\DoxyCodeLine{04067\ ErrorStatus\ LL\_TIM\_HALLSENSOR\_Init(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ LL\_TIM\_HALLSENSOR\_InitTypeDef\ *TIM\_HallSensorInitStruct);}
\DoxyCodeLine{04068\ \textcolor{keywordtype}{void}\ LL\_TIM\_BDTR\_StructInit(LL\_TIM\_BDTR\_InitTypeDef\ *TIM\_BDTRInitStruct);}
\DoxyCodeLine{04069\ ErrorStatus\ LL\_TIM\_BDTR\_Init(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ LL\_TIM\_BDTR\_InitTypeDef\ *TIM\_BDTRInitStruct);}
\DoxyCodeLine{04073\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04074\ }
\DoxyCodeLine{04083\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM1\ ||\ TIM2\ ||\ TIM3\ ||\ TIM4\ ||\ TIM5\ ||\ TIM6\ ||\ TIM7\ ||\ TIM8\ ||\ TIM9\ ||\ TIM10\ ||\ TIM11\ ||\ TIM12\ ||\ TIM13\ ||\ TIM14\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04084\ }
\DoxyCodeLine{04089\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{04090\ \}}
\DoxyCodeLine{04091\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{04092\ }
\DoxyCodeLine{04093\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F4xx\_LL\_TIM\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
