ISim log file
Running: /home/shikha/Document/Academics/Semester 5/coa_lab/Multi_cycle_cpu/test_bench_f1_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/shikha/Document/Academics/Semester 5/coa_lab/Multi_cycle_cpu/test_bench_f1_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:68a - user is shikha, on host unknown.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  /home/shikha/.Xilinx/*.lic:/home/shikha/14.7/ISE_DS/ISE//data/*.lic:/home/shikha/14.7/ISE_DS/ISE//coregen/core_licenses/Xilinx.lic:/home/shikha/14.7/ISE_DS/ISE//coregen/core_licenses/XilinxFree.lic:
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.flexerasoftware.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "/home/shikha/Document/Academics/Semester 5/coa_lab/Multi_cycle_cpu/test_bench.v" Line 46.  For instance test_bench_f1/uut/, width 32 of formal port state is not equal to width 1 of actual signal state.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
state = 1
          1

state here =           2

state = 0
state = 0
state = 1
state = 1
currently at state          3

state = 0
state = 0
          4

state = 1
state = 1
          5

state = 0
state = 0
state = 1
state = 1
state = 1
state = 1
state = 0
state = 0
state = 1
state = 1
state = 0
state = 0
         22

state = 1
state = 1
          1

state here =           2

state = 0
state = 0
state = 1
state = 1
currently at state          3

state = 0
state = 0
          4

state = 1
state = 1
          5

state = 0
state = 0
state = 1
state = 1
state = 1
state = 1
state = 0
state = 0
state = 1
state = 1
state = 0
state = 0
         22

state = 1
state = 1
          1

state here =           2

state = 0
state = 0
state = 1
state = 1
currently at state          3

state = 0
# exit 0
