-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity CNN_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_cast121 : IN STD_LOGIC_VECTOR (11 downto 0);
    Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    Weights_ce0 : OUT STD_LOGIC;
    Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    OutPadConv6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    OutPadConv6_ce0 : OUT STD_LOGIC;
    OutPadConv6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    conv_i_i16_i86_i373 : IN STD_LOGIC_VECTOR (15 downto 0);
    mul_ln173 : IN STD_LOGIC_VECTOR (10 downto 0);
    OutConv6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    OutConv6_ce0 : OUT STD_LOGIC;
    OutConv6_we0 : OUT STD_LOGIC;
    OutConv6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Weights_load_131 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of CNN_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_C80 : STD_LOGIC_VECTOR (11 downto 0) := "110010000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv8_50 : STD_LOGIC_VECTOR (7 downto 0) := "01010000";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv12_9FC : STD_LOGIC_VECTOR (11 downto 0) := "100111111100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv10_2C : STD_LOGIC_VECTOR (9 downto 0) := "0000101100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln173_fu_223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal conv_i_i16_i86_i373_cast_fu_183_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal conv_i_i16_i86_i373_cast_reg_618 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln176_fu_241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_627 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_627_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_627_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_627_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_627_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_627_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_fu_267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_reg_633 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_reg_633_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_reg_633_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_reg_633_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_reg_633_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln173_reg_633_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_1_mid2_fu_285_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_1_mid2_reg_638 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_1_mid2_reg_638_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal j_1_mid2_reg_638_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln176_fu_293_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln176_reg_644 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln176_reg_644_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln176_reg_644_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln178_1_fu_311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_1_reg_655 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_1_reg_655_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_1_reg_655_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_1_reg_655_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_1_reg_655_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_1_reg_655_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_1_reg_655_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_1_fu_317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_1_reg_659 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_1_reg_659_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_1_reg_659_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_1_reg_659_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_1_reg_659_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_1_reg_659_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_1_reg_659_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln173_1_fu_366_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln173_1_reg_663 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln173_1_reg_663_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln173_1_reg_663_pp0_iter4_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln173_1_reg_663_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln173_1_reg_663_pp0_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln179_4_fu_447_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln179_1_fu_418_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln181_fu_519_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_fu_96 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal s_2_fu_488_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_s_load : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal j_fu_100 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal add_ln178_fu_305_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (2 downto 0);
    signal k_fu_104 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal ap_sig_allocacmp_k_load : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten120_fu_108 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal select_ln176_1_fu_329_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_indvar_flatten120_load : STD_LOGIC_VECTOR (7 downto 0);
    signal y_fu_112 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal indvar_flatten140_fu_116 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal add_ln173_fu_229_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_allocacmp_indvar_flatten140_load : STD_LOGIC_VECTOR (11 downto 0);
    signal Weights_ce0_local : STD_LOGIC;
    signal OutPadConv6_ce0_local : STD_LOGIC;
    signal OutConv6_we0_local : STD_LOGIC;
    signal select_ln181_fu_529_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv6_ce0_local : STD_LOGIC;
    signal icmp_ln178_fu_261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln173_fu_255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln173_fu_247_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_fu_279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln176_fu_273_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln176_1_fu_323_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln173_1_fu_360_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln178_2_fu_373_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln179_fu_376_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_394_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl_fu_401_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln176_fu_391_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_199_fu_405_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_543_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast122_fu_411_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln179_2_fu_422_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln178_1_fu_415_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln179_5_fu_431_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_3_fu_437_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_2_fu_427_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_3_fu_441_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln173_2_fu_463_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_200_fu_470_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal s_2_fu_488_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_552_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln181_fu_497_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln181_fu_501_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln173_fu_485_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln181_1_fu_514_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_8_fu_506_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln181_2_fu_524_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_543_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_543_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_543_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_552_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal grp_fu_543_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_543_p20 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component CNN_mac_muladd_6ns_5ns_6ns_10_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component CNN_mac_muladd_16s_16s_24ns_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component CNN_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mac_muladd_6ns_5ns_6ns_10_4_1_U365 : component CNN_mac_muladd_6ns_5ns_6ns_10_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 6,
        din1_WIDTH => 5,
        din2_WIDTH => 6,
        dout_WIDTH => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_543_p0,
        din1 => grp_fu_543_p1,
        din2 => grp_fu_543_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_543_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U366 : component CNN_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => OutPadConv6_q0,
        din1 => Weights_q0,
        din2 => grp_fu_552_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_552_p3);

    flow_control_loop_pipe_sequential_init_U : component CNN_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten120_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln173_fu_223_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten120_fu_108 <= select_ln176_1_fu_329_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten120_fu_108 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten140_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln173_fu_223_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten140_fu_116 <= add_ln173_fu_229_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten140_fu_116 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln173_fu_223_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_100 <= add_ln178_fu_305_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_100 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;

    k_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln173_fu_223_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    k_fu_104 <= select_ln176_fu_293_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    k_fu_104 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    s_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    s_fu_96 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter7 = ap_const_logic_1)) then 
                    s_fu_96 <= s_2_fu_488_p1(23 downto 8);
                end if;
            end if; 
        end if;
    end process;

    y_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    y_fu_112 <= ap_const_lv6_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    y_fu_112 <= select_ln173_1_fu_366_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln173_reg_633 <= and_ln173_fu_267_p2;
                and_ln173_reg_633_pp0_iter1_reg <= and_ln173_reg_633;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                conv_i_i16_i86_i373_cast_reg_618 <= conv_i_i16_i86_i373_cast_fu_183_p1;
                icmp_ln176_1_reg_659 <= icmp_ln176_1_fu_317_p2;
                icmp_ln176_1_reg_659_pp0_iter1_reg <= icmp_ln176_1_reg_659;
                icmp_ln176_reg_627 <= icmp_ln176_fu_241_p2;
                icmp_ln176_reg_627_pp0_iter1_reg <= icmp_ln176_reg_627;
                icmp_ln178_1_reg_655 <= icmp_ln178_1_fu_311_p2;
                icmp_ln178_1_reg_655_pp0_iter1_reg <= icmp_ln178_1_reg_655;
                j_1_mid2_reg_638 <= j_1_mid2_fu_285_p3;
                j_1_mid2_reg_638_pp0_iter1_reg <= j_1_mid2_reg_638;
                select_ln176_reg_644 <= select_ln176_fu_293_p3;
                select_ln176_reg_644_pp0_iter1_reg <= select_ln176_reg_644;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln173_reg_633_pp0_iter2_reg <= and_ln173_reg_633_pp0_iter1_reg;
                and_ln173_reg_633_pp0_iter3_reg <= and_ln173_reg_633_pp0_iter2_reg;
                and_ln173_reg_633_pp0_iter4_reg <= and_ln173_reg_633_pp0_iter3_reg;
                and_ln173_reg_633_pp0_iter5_reg <= and_ln173_reg_633_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                icmp_ln176_1_reg_659_pp0_iter2_reg <= icmp_ln176_1_reg_659_pp0_iter1_reg;
                icmp_ln176_1_reg_659_pp0_iter3_reg <= icmp_ln176_1_reg_659_pp0_iter2_reg;
                icmp_ln176_1_reg_659_pp0_iter4_reg <= icmp_ln176_1_reg_659_pp0_iter3_reg;
                icmp_ln176_1_reg_659_pp0_iter5_reg <= icmp_ln176_1_reg_659_pp0_iter4_reg;
                icmp_ln176_1_reg_659_pp0_iter6_reg <= icmp_ln176_1_reg_659_pp0_iter5_reg;
                icmp_ln176_reg_627_pp0_iter2_reg <= icmp_ln176_reg_627_pp0_iter1_reg;
                icmp_ln176_reg_627_pp0_iter3_reg <= icmp_ln176_reg_627_pp0_iter2_reg;
                icmp_ln176_reg_627_pp0_iter4_reg <= icmp_ln176_reg_627_pp0_iter3_reg;
                icmp_ln176_reg_627_pp0_iter5_reg <= icmp_ln176_reg_627_pp0_iter4_reg;
                icmp_ln178_1_reg_655_pp0_iter2_reg <= icmp_ln178_1_reg_655_pp0_iter1_reg;
                icmp_ln178_1_reg_655_pp0_iter3_reg <= icmp_ln178_1_reg_655_pp0_iter2_reg;
                icmp_ln178_1_reg_655_pp0_iter4_reg <= icmp_ln178_1_reg_655_pp0_iter3_reg;
                icmp_ln178_1_reg_655_pp0_iter5_reg <= icmp_ln178_1_reg_655_pp0_iter4_reg;
                icmp_ln178_1_reg_655_pp0_iter6_reg <= icmp_ln178_1_reg_655_pp0_iter5_reg;
                j_1_mid2_reg_638_pp0_iter2_reg <= j_1_mid2_reg_638_pp0_iter1_reg;
                select_ln173_1_reg_663 <= select_ln173_1_fu_366_p3;
                select_ln173_1_reg_663_pp0_iter3_reg <= select_ln173_1_reg_663;
                select_ln173_1_reg_663_pp0_iter4_reg <= select_ln173_1_reg_663_pp0_iter3_reg;
                select_ln173_1_reg_663_pp0_iter5_reg <= select_ln173_1_reg_663_pp0_iter4_reg;
                select_ln173_1_reg_663_pp0_iter6_reg <= select_ln173_1_reg_663_pp0_iter5_reg;
                select_ln176_reg_644_pp0_iter2_reg <= select_ln176_reg_644_pp0_iter1_reg;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    OutConv6_address0 <= zext_ln181_fu_519_p1(11 - 1 downto 0);
    OutConv6_ce0 <= OutConv6_ce0_local;

    OutConv6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            OutConv6_ce0_local <= ap_const_logic_1;
        else 
            OutConv6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    OutConv6_d0 <= select_ln181_fu_529_p3;
    OutConv6_we0 <= OutConv6_we0_local;

    OutConv6_we0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, icmp_ln178_1_reg_655_pp0_iter6_reg, icmp_ln176_1_reg_659_pp0_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (icmp_ln176_1_reg_659_pp0_iter6_reg = ap_const_lv1_1) and (icmp_ln178_1_reg_655_pp0_iter6_reg = ap_const_lv1_1))) then 
            OutConv6_we0_local <= ap_const_logic_1;
        else 
            OutConv6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    OutPadConv6_address0 <= zext_ln179_1_fu_418_p1(10 - 1 downto 0);
    OutPadConv6_ce0 <= OutPadConv6_ce0_local;

    OutPadConv6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            OutPadConv6_ce0_local <= ap_const_logic_1;
        else 
            OutPadConv6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    Weights_address0 <= zext_ln179_4_fu_447_p1(14 - 1 downto 0);
    Weights_ce0 <= Weights_ce0_local;

    Weights_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            Weights_ce0_local <= ap_const_logic_1;
        else 
            Weights_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln173_1_fu_360_p2 <= std_logic_vector(unsigned(y_fu_112) + unsigned(ap_const_lv6_1));
    add_ln173_fu_229_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten140_load) + unsigned(ap_const_lv12_1));
    add_ln176_1_fu_323_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten120_load) + unsigned(ap_const_lv8_1));
    add_ln176_fu_273_p2 <= std_logic_vector(unsigned(select_ln173_fu_247_p3) + unsigned(ap_const_lv5_1));
    add_ln178_fu_305_p2 <= std_logic_vector(unsigned(j_1_mid2_fu_285_p3) + unsigned(ap_const_lv3_1));
    add_ln179_2_fu_422_p2 <= std_logic_vector(unsigned(p_cast121) + unsigned(p_cast122_fu_411_p1));
    add_ln179_3_fu_441_p2 <= std_logic_vector(unsigned(zext_ln179_3_fu_437_p1) + unsigned(zext_ln179_2_fu_427_p1));
    add_ln179_5_fu_431_p2 <= std_logic_vector(unsigned(zext_ln178_1_fu_415_p1) + unsigned(ap_const_lv12_9FC));
    add_ln179_fu_376_p2 <= std_logic_vector(unsigned(select_ln173_1_fu_366_p3) + unsigned(zext_ln178_2_fu_373_p1));
    add_ln181_1_fu_514_p2 <= std_logic_vector(unsigned(zext_ln173_fu_485_p1) + unsigned(mul_ln173));
    add_ln181_2_fu_524_p2 <= std_logic_vector(unsigned(Weights_load_131) + unsigned(s_2_fu_488_p4));
    add_ln181_fu_501_p2 <= std_logic_vector(signed(sext_ln181_fu_497_p1) + signed(conv_i_i16_i86_i373_cast_reg_618));
    and_ln173_fu_267_p2 <= (xor_ln173_fu_255_p2 and icmp_ln178_fu_261_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln173_fu_223_p2)
    begin
        if (((icmp_ln173_fu_223_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten120_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten120_fu_108)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten120_load <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_indvar_flatten120_load <= indvar_flatten120_fu_108;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten140_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten140_fu_116)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten140_load <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_indvar_flatten140_load <= indvar_flatten140_fu_116;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, j_fu_100)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_j_load <= j_fu_100;
        end if; 
    end process;


    ap_sig_allocacmp_k_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, k_fu_104)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_k_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_k_load <= k_fu_104;
        end if; 
    end process;


    ap_sig_allocacmp_s_load_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, s_fu_96, s_2_fu_488_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_sig_allocacmp_s_load <= s_2_fu_488_p1(23 downto 8);
        else 
            ap_sig_allocacmp_s_load <= s_fu_96;
        end if; 
    end process;

        conv_i_i16_i86_i373_cast_fu_183_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_i_i16_i86_i373),17));

    empty_199_fu_405_p2 <= std_logic_vector(unsigned(p_shl_fu_401_p1) + unsigned(zext_ln176_fu_391_p1));
    empty_200_fu_470_p3 <= 
        ap_sig_allocacmp_s_load when (and_ln173_reg_633_pp0_iter5_reg(0) = '1') else 
        select_ln173_2_fu_463_p3;
    empty_fu_279_p2 <= (icmp_ln176_fu_241_p2 or and_ln173_fu_267_p2);
    grp_fu_543_p0 <= ap_const_lv10_2C(6 - 1 downto 0);
    grp_fu_543_p1 <= grp_fu_543_p10(5 - 1 downto 0);
    grp_fu_543_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln176_fu_293_p3),10));
    grp_fu_543_p2 <= grp_fu_543_p20(6 - 1 downto 0);
    grp_fu_543_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln179_fu_376_p2),10));
    grp_fu_552_p2 <= (empty_200_fu_470_p3 & ap_const_lv8_0);
    icmp_ln173_fu_223_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten140_load = ap_const_lv12_C80) else "0";
    icmp_ln176_1_fu_317_p2 <= "1" when (select_ln176_fu_293_p3 = ap_const_lv5_F) else "0";
    icmp_ln176_fu_241_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten120_load = ap_const_lv8_50) else "0";
    icmp_ln178_1_fu_311_p2 <= "1" when (add_ln178_fu_305_p2 = ap_const_lv3_5) else "0";
    icmp_ln178_fu_261_p2 <= "1" when (ap_sig_allocacmp_j_load = ap_const_lv3_5) else "0";
    j_1_mid2_fu_285_p3 <= 
        ap_const_lv3_0 when (empty_fu_279_p2(0) = '1') else 
        ap_sig_allocacmp_j_load;
    p_cast122_fu_411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_199_fu_405_p2),12));
    p_shl_fu_401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_394_p3),8));
    s_2_fu_488_p1 <= grp_fu_552_p3;
    s_2_fu_488_p4 <= s_2_fu_488_p1(23 downto 8);
    select_ln173_1_fu_366_p3 <= 
        add_ln173_1_fu_360_p2 when (icmp_ln176_reg_627_pp0_iter1_reg(0) = '1') else 
        y_fu_112;
    select_ln173_2_fu_463_p3 <= 
        ap_const_lv16_0 when (icmp_ln176_reg_627_pp0_iter5_reg(0) = '1') else 
        ap_sig_allocacmp_s_load;
    select_ln173_fu_247_p3 <= 
        ap_const_lv5_0 when (icmp_ln176_fu_241_p2(0) = '1') else 
        ap_sig_allocacmp_k_load;
    select_ln176_1_fu_329_p3 <= 
        ap_const_lv8_1 when (icmp_ln176_fu_241_p2(0) = '1') else 
        add_ln176_1_fu_323_p2;
    select_ln176_fu_293_p3 <= 
        add_ln176_fu_273_p2 when (and_ln173_fu_267_p2(0) = '1') else 
        select_ln173_fu_247_p3;
    select_ln181_fu_529_p3 <= 
        ap_const_lv16_0 when (tmp_8_fu_506_p3(0) = '1') else 
        add_ln181_2_fu_524_p2;
        sext_ln181_fu_497_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(s_2_fu_488_p4),17));

    tmp_8_fu_506_p3 <= add_ln181_fu_501_p2(16 downto 16);
    tmp_fu_394_p3 <= (select_ln176_reg_644_pp0_iter2_reg & ap_const_lv2_0);
    xor_ln173_fu_255_p2 <= (icmp_ln176_fu_241_p2 xor ap_const_lv1_1);
    zext_ln173_fu_485_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln173_1_reg_663_pp0_iter6_reg),11));
    zext_ln176_fu_391_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln176_reg_644_pp0_iter2_reg),8));
    zext_ln178_1_fu_415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_1_mid2_reg_638_pp0_iter2_reg),12));
    zext_ln178_2_fu_373_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_1_mid2_reg_638_pp0_iter1_reg),6));
    zext_ln179_1_fu_418_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_543_p3),64));
    zext_ln179_2_fu_427_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln179_2_fu_422_p2),13));
    zext_ln179_3_fu_437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln179_5_fu_431_p2),13));
    zext_ln179_4_fu_447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln179_3_fu_441_p2),64));
    zext_ln181_fu_519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln181_1_fu_514_p2),64));
end behav;
