/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [17:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  reg [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [5:0] celloutsig_0_32z;
  wire [12:0] celloutsig_0_34z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [12:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [14:0] celloutsig_0_61z;
  wire [10:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [4:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [27:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [27:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_43z = ~celloutsig_0_5z[1];
  assign celloutsig_1_5z = ~celloutsig_1_4z;
  assign celloutsig_0_9z = ~celloutsig_0_0z;
  assign celloutsig_1_7z = celloutsig_1_3z | ~(celloutsig_1_6z);
  assign celloutsig_1_16z = celloutsig_1_11z | ~(celloutsig_1_6z);
  assign celloutsig_0_13z = celloutsig_0_10z[2] | ~(celloutsig_0_7z[4]);
  assign celloutsig_0_24z = celloutsig_0_14z[6] | ~(celloutsig_0_16z);
  assign celloutsig_0_11z = celloutsig_0_0z | celloutsig_0_6z[4];
  assign celloutsig_0_16z = celloutsig_0_3z | celloutsig_0_4z;
  assign celloutsig_1_10z = celloutsig_1_7z ^ celloutsig_1_0z[1];
  assign celloutsig_1_12z = celloutsig_1_9z[1] ^ celloutsig_1_6z;
  assign celloutsig_0_15z = celloutsig_0_8z ^ celloutsig_0_13z;
  assign celloutsig_0_41z = ~(celloutsig_0_24z ^ celloutsig_0_28z);
  assign celloutsig_1_11z = ~(celloutsig_1_10z ^ celloutsig_1_5z);
  assign celloutsig_0_20z = ~(celloutsig_0_4z ^ celloutsig_0_8z);
  assign celloutsig_0_29z = ~(celloutsig_0_17z[4] ^ celloutsig_0_27z[0]);
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z } / { 1'h1, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_61z = { celloutsig_0_30z[4:3], celloutsig_0_46z } / { 1'h1, celloutsig_0_14z[2:1], celloutsig_0_55z, celloutsig_0_27z, celloutsig_0_39z, celloutsig_0_55z, celloutsig_0_32z };
  assign celloutsig_1_1z = in_data[191:164] / { 1'h1, in_data[127:101] };
  assign celloutsig_1_2z = celloutsig_1_1z[27:19] / { 1'h1, in_data[163:156] };
  assign celloutsig_0_7z = { celloutsig_0_6z[8:2], celloutsig_0_6z[2], celloutsig_0_5z } / { 1'h1, celloutsig_0_6z[8:2], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_17z[27:26], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_15z } / { 1'h1, celloutsig_1_1z[21:19], celloutsig_1_4z };
  assign celloutsig_0_25z = { celloutsig_0_10z[1:0], celloutsig_0_0z } / { 1'h1, celloutsig_0_3z, celloutsig_0_21z };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z } && { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_60z = { celloutsig_0_6z[9:2], celloutsig_0_6z[2] } && celloutsig_0_14z[8:0];
  assign celloutsig_0_31z = { celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_13z } < { in_data[56:29], celloutsig_0_3z };
  assign celloutsig_1_6z = celloutsig_1_1z[25:17] < { celloutsig_1_1z[25:18], celloutsig_1_4z };
  assign celloutsig_0_22z = { in_data[28], celloutsig_0_3z, celloutsig_0_5z } < celloutsig_0_7z[6:1];
  assign celloutsig_0_2z = { in_data[65:58], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } < in_data[74:64];
  assign celloutsig_0_55z = celloutsig_0_43z & ~(celloutsig_0_14z[10]);
  assign celloutsig_0_39z = celloutsig_0_25z[1] & celloutsig_0_34z[6];
  assign celloutsig_0_1z = in_data[61] & in_data[92];
  assign celloutsig_0_21z = celloutsig_0_6z[5] & celloutsig_0_14z[6];
  assign celloutsig_0_32z = { celloutsig_0_27z[1:0], celloutsig_0_29z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_4z } <<< { celloutsig_0_7z[6:3], celloutsig_0_28z, celloutsig_0_3z };
  assign celloutsig_1_19z = celloutsig_1_0z <<< celloutsig_1_14z[5:0];
  assign celloutsig_0_10z = { celloutsig_0_7z[7:4], celloutsig_0_8z } <<< celloutsig_0_7z[5:1];
  assign celloutsig_1_0z = in_data[124:119] >>> in_data[169:164];
  assign celloutsig_1_9z = { celloutsig_1_1z[8:6], celloutsig_1_4z, celloutsig_1_0z } >>> { celloutsig_1_2z[6:0], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_34z = { celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_3z, celloutsig_0_32z, celloutsig_0_28z, celloutsig_0_31z, celloutsig_0_2z, celloutsig_0_31z } ~^ { celloutsig_0_24z, celloutsig_0_32z, celloutsig_0_32z };
  assign celloutsig_0_46z = { celloutsig_0_6z[7:3], celloutsig_0_10z, celloutsig_0_41z, celloutsig_0_8z, celloutsig_0_26z } ~^ celloutsig_0_34z;
  assign celloutsig_1_14z = { celloutsig_1_13z[4:1], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_10z } ~^ { celloutsig_1_2z[5:0], celloutsig_1_5z };
  assign celloutsig_1_17z = { in_data[190:185], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_3z } ~^ in_data[183:156];
  assign celloutsig_0_14z = { celloutsig_0_10z[3], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_11z } ~^ { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_7z[2], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z } ~^ { celloutsig_0_14z[10:7], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_27z = { celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_11z } ~^ { celloutsig_0_5z[3:2], celloutsig_0_21z };
  assign celloutsig_0_0z = ~((in_data[27] & in_data[5]) | in_data[67]);
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_2z) | in_data[36]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_2z[4]) | celloutsig_1_3z);
  assign celloutsig_0_8z = ~((in_data[76] & celloutsig_0_3z) | celloutsig_0_0z);
  assign celloutsig_0_26z = ~((in_data[87] & celloutsig_0_0z) | celloutsig_0_5z[3]);
  assign celloutsig_0_28z = ~((celloutsig_0_20z & celloutsig_0_10z[3]) | celloutsig_0_7z[7]);
  always_latch
    if (clkin_data[96]) celloutsig_1_13z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_13z = { celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_11z };
  always_latch
    if (clkin_data[64]) celloutsig_0_12z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_12z = { celloutsig_0_10z[3:1], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_30z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_30z = { celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_1_3z = ~((celloutsig_1_0z[4] & celloutsig_1_2z[1]) | (celloutsig_1_1z[4] & celloutsig_1_1z[10]));
  assign celloutsig_1_15z = ~((celloutsig_1_0z[0] & celloutsig_1_2z[3]) | (celloutsig_1_3z & celloutsig_1_3z));
  assign { celloutsig_0_6z[2], celloutsig_0_6z[4], celloutsig_0_6z[10:5], celloutsig_0_6z[0], celloutsig_0_6z[3] } = { celloutsig_0_4z, celloutsig_0_4z, in_data[82:77], celloutsig_0_0z, celloutsig_0_0z } ~^ { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_6z[1] = celloutsig_0_6z[2];
  assign { out_data[132:128], out_data[101:96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
