{
  "Top": "Crypto",
  "RtlTop": "Crypto",
  "RtlPrefix": "",
  "RtlSubPrefix": "Crypto_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "DataIn": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<32>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "DataIn",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Address": {
      "index": "1",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "Address",
          "usage": "data",
          "direction": "in"
        }]
    },
    "DataOutput": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_int<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "DataOutput",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "DataOutput_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "RAMSel": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "RAMSel",
          "usage": "data",
          "direction": "in"
        }]
    },
    "TwiddleIn": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_int<32>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "TwiddleIn",
          "usage": "data",
          "direction": "in"
        }]
    },
    "TwiddleAddress": {
      "index": "5",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "TwiddleAddress",
          "name": "TwiddleAddress",
          "usage": "data",
          "direction": "in"
        }]
    },
    "TwiddleOutput": {
      "index": "6",
      "direction": "out",
      "srcType": "ap_int<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "TwiddleOutput",
          "name": "TwiddleOutput",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "TwiddleOutput_ap_vld",
          "name": "TwiddleOutput_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "OP": {
      "index": "7",
      "direction": "in",
      "srcType": "CryptoOperation",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "OP",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ModIndex": {
      "index": "8",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "ModIndex",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top Crypto -name Crypto"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Crypto"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "Uncertainty": "2.16",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Crypto",
    "Version": "1.0",
    "DisplayName": "Crypto",
    "Revision": "2113907889",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Crypto_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/pow_mod.cpp",
      "..\/..\/Utils.cpp",
      "..\/..\/AddressGen_TB.cpp",
      "..\/..\/AddressGen.cpp",
      "..\/..\/Crypto_TB.cpp",
      "..\/..\/Arithmetic.cpp",
      "..\/..\/PE_UNIT.cpp",
      "..\/..\/PE_ARRAY.cpp",
      "..\/..\/DATAMemory.cpp",
      "..\/..\/Crypto.cpp",
      "..\/..\/TwiddleMemory.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/Crypto_bit_reversed_input_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Crypto_control_s_axi.vhd",
      "impl\/vhdl\/Crypto_Crypto_Pipeline_INTT_PE_LOOP.vhd",
      "impl\/vhdl\/Crypto_Crypto_Pipeline_NTT_PE_LOOP.vhd",
      "impl\/vhdl\/Crypto_Crypto_Pipeline_VITIS_LOOP_22_2.vhd",
      "impl\/vhdl\/Crypto_Crypto_Pipeline_VITIS_LOOP_22_21.vhd",
      "impl\/vhdl\/Crypto_Crypto_Pipeline_VITIS_LOOP_89_1.vhd",
      "impl\/vhdl\/Crypto_Crypto_Pipeline_VITIS_LOOP_99_4.vhd",
      "impl\/vhdl\/Crypto_Crypto_Pipeline_VITIS_LOOP_126_5.vhd",
      "impl\/vhdl\/Crypto_Crypto_Pipeline_VITIS_LOOP_138_7.vhd",
      "impl\/vhdl\/Crypto_Crypto_Pipeline_VITIS_LOOP_149_10.vhd",
      "impl\/vhdl\/Crypto_Crypto_Pipeline_VITIS_LOOP_176_11.vhd",
      "impl\/vhdl\/Crypto_Crypto_Pipeline_VITIS_LOOP_180_12.vhd",
      "impl\/vhdl\/Crypto_data_ram_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Crypto_DataTemp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Crypto_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/Crypto_mac_muladd_14ns_16ns_32ns_33_4_1.vhd",
      "impl\/vhdl\/Crypto_mac_muladd_16ns_15ns_32ns_33_1_1.vhd",
      "impl\/vhdl\/Crypto_mac_muladd_16ns_15ns_32ns_33_4_1.vhd",
      "impl\/vhdl\/Crypto_mac_muladd_16ns_16ns_32ns_33_1_1.vhd",
      "impl\/vhdl\/Crypto_mac_muladd_16ns_16ns_32ns_33_4_1.vhd",
      "impl\/vhdl\/Crypto_mul_14ns_16ns_30_1_1.vhd",
      "impl\/vhdl\/Crypto_mul_15ns_16ns_31_1_1.vhd",
      "impl\/vhdl\/Crypto_mul_16ns_16ns_32_1_1.vhd",
      "impl\/vhdl\/Crypto_MUL_MOD.vhd",
      "impl\/vhdl\/Crypto_MUL_MOD_1.vhd",
      "impl\/vhdl\/Crypto_mux_3_2_19_1_1.vhd",
      "impl\/vhdl\/Crypto_mux_3_2_20_1_1.vhd",
      "impl\/vhdl\/Crypto_mux_3_2_31_1_1.vhd",
      "impl\/vhdl\/Crypto_sdiv_15ns_32s_13_19_seq_1.vhd",
      "impl\/vhdl\/Crypto_twiddle_ram_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Crypto.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Crypto_bit_reversed_input_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Crypto_control_s_axi.v",
      "impl\/verilog\/Crypto_Crypto_Pipeline_INTT_PE_LOOP.v",
      "impl\/verilog\/Crypto_Crypto_Pipeline_NTT_PE_LOOP.v",
      "impl\/verilog\/Crypto_Crypto_Pipeline_VITIS_LOOP_22_2.v",
      "impl\/verilog\/Crypto_Crypto_Pipeline_VITIS_LOOP_22_21.v",
      "impl\/verilog\/Crypto_Crypto_Pipeline_VITIS_LOOP_89_1.v",
      "impl\/verilog\/Crypto_Crypto_Pipeline_VITIS_LOOP_99_4.v",
      "impl\/verilog\/Crypto_Crypto_Pipeline_VITIS_LOOP_126_5.v",
      "impl\/verilog\/Crypto_Crypto_Pipeline_VITIS_LOOP_138_7.v",
      "impl\/verilog\/Crypto_Crypto_Pipeline_VITIS_LOOP_149_10.v",
      "impl\/verilog\/Crypto_Crypto_Pipeline_VITIS_LOOP_176_11.v",
      "impl\/verilog\/Crypto_Crypto_Pipeline_VITIS_LOOP_180_12.v",
      "impl\/verilog\/Crypto_data_ram_0_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/Crypto_data_ram_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Crypto_DataTemp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Crypto_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/Crypto_mac_muladd_14ns_16ns_32ns_33_4_1.v",
      "impl\/verilog\/Crypto_mac_muladd_16ns_15ns_32ns_33_1_1.v",
      "impl\/verilog\/Crypto_mac_muladd_16ns_15ns_32ns_33_4_1.v",
      "impl\/verilog\/Crypto_mac_muladd_16ns_16ns_32ns_33_1_1.v",
      "impl\/verilog\/Crypto_mac_muladd_16ns_16ns_32ns_33_4_1.v",
      "impl\/verilog\/Crypto_mul_14ns_16ns_30_1_1.v",
      "impl\/verilog\/Crypto_mul_15ns_16ns_31_1_1.v",
      "impl\/verilog\/Crypto_mul_16ns_16ns_32_1_1.v",
      "impl\/verilog\/Crypto_MUL_MOD.v",
      "impl\/verilog\/Crypto_MUL_MOD_1.v",
      "impl\/verilog\/Crypto_mux_3_2_19_1_1.v",
      "impl\/verilog\/Crypto_mux_3_2_20_1_1.v",
      "impl\/verilog\/Crypto_mux_3_2_31_1_1.v",
      "impl\/verilog\/Crypto_sdiv_15ns_32s_13_19_seq_1.v",
      "impl\/verilog\/Crypto_twiddle_ram_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/Crypto_twiddle_ram_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Crypto.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/Crypto_v1_0\/data\/Crypto.mdd",
      "impl\/misc\/drivers\/Crypto_v1_0\/data\/Crypto.tcl",
      "impl\/misc\/drivers\/Crypto_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/Crypto_v1_0\/src\/xcrypto.c",
      "impl\/misc\/drivers\/Crypto_v1_0\/src\/xcrypto.h",
      "impl\/misc\/drivers\/Crypto_v1_0\/src\/xcrypto_hw.h",
      "impl\/misc\/drivers\/Crypto_v1_0\/src\/xcrypto_linux.c",
      "impl\/misc\/drivers\/Crypto_v1_0\/src\/xcrypto_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Crypto.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {"TwiddleIn": {
          "offset": "48",
          "range": "8"
        }},
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "DataIn",
          "access": "W",
          "description": "Data signal of DataIn",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "DataIn",
              "access": "W",
              "description": "Bit 31 to 0 of DataIn"
            }]
        },
        {
          "offset": "0x18",
          "name": "Address",
          "access": "W",
          "description": "Data signal of Address",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Address",
              "access": "W",
              "description": "Bit 31 to 0 of Address"
            }]
        },
        {
          "offset": "0x20",
          "name": "DataOutput",
          "access": "R",
          "description": "Data signal of DataOutput",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "DataOutput",
              "access": "R",
              "description": "Bit 31 to 0 of DataOutput"
            }]
        },
        {
          "offset": "0x24",
          "name": "DataOutput_ctrl",
          "access": "R",
          "description": "Control signal of DataOutput",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "DataOutput_ap_vld",
              "access": "R",
              "description": "Control signal DataOutput_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "RAMSel",
          "access": "W",
          "description": "Data signal of RAMSel",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "RAMSel",
              "access": "W",
              "description": "Bit 31 to 0 of RAMSel"
            }]
        },
        {
          "offset": "0x38",
          "name": "OP",
          "access": "W",
          "description": "Data signal of OP",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "OP",
              "access": "W",
              "description": "Bit 31 to 0 of OP"
            }]
        },
        {
          "offset": "0x40",
          "name": "ModIndex",
          "access": "W",
          "description": "Data signal of ModIndex",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ModIndex",
              "access": "W",
              "description": "Bit 31 to 0 of ModIndex"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "DataIn"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "Address"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "DataOutput"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "RAMSel"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "TwiddleIn"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "OP"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "ModIndex"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "TwiddleAddress": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"TwiddleAddress": "DATA"},
      "ports": ["TwiddleAddress"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "TwiddleAddress"
        }]
    },
    "TwiddleOutput": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"TwiddleOutput": "DATA"},
      "ports": ["TwiddleOutput"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "TwiddleOutput"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "TwiddleAddress": {
      "dir": "in",
      "width": "32"
    },
    "TwiddleOutput": {
      "dir": "out",
      "width": "32"
    },
    "TwiddleOutput_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Crypto",
      "Instances": [
        {
          "ModuleName": "Crypto_Pipeline_VITIS_LOOP_138_7",
          "InstanceName": "grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407"
        },
        {
          "ModuleName": "Crypto_Pipeline_VITIS_LOOP_89_1",
          "InstanceName": "grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415"
        },
        {
          "ModuleName": "Crypto_Pipeline_VITIS_LOOP_22_21",
          "InstanceName": "grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423"
        },
        {
          "ModuleName": "Crypto_Pipeline_VITIS_LOOP_22_2",
          "InstanceName": "grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429"
        },
        {
          "ModuleName": "Crypto_Pipeline_VITIS_LOOP_149_10",
          "InstanceName": "grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435"
        },
        {
          "ModuleName": "Crypto_Pipeline_VITIS_LOOP_99_4",
          "InstanceName": "grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441"
        },
        {
          "ModuleName": "Crypto_Pipeline_VITIS_LOOP_176_11",
          "InstanceName": "grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447",
          "Instances": [{
              "ModuleName": "MUL_MOD_1",
              "InstanceName": "grp_MUL_MOD_1_fu_71"
            }]
        },
        {
          "ModuleName": "Crypto_Pipeline_INTT_PE_LOOP",
          "InstanceName": "grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454"
        },
        {
          "ModuleName": "Crypto_Pipeline_VITIS_LOOP_180_12",
          "InstanceName": "grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471"
        },
        {
          "ModuleName": "Crypto_Pipeline_VITIS_LOOP_126_5",
          "InstanceName": "grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479"
        },
        {
          "ModuleName": "Crypto_Pipeline_NTT_PE_LOOP",
          "InstanceName": "grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487"
        },
        {
          "ModuleName": "MUL_MOD",
          "InstanceName": "grp_MUL_MOD_fu_504"
        }
      ]
    },
    "Info": {
      "Crypto_Pipeline_VITIS_LOOP_138_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Crypto_Pipeline_VITIS_LOOP_22_21": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Crypto_Pipeline_VITIS_LOOP_149_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Crypto_Pipeline_INTT_PE_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MUL_MOD_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Crypto_Pipeline_VITIS_LOOP_176_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Crypto_Pipeline_VITIS_LOOP_180_12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Crypto_Pipeline_VITIS_LOOP_89_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Crypto_Pipeline_VITIS_LOOP_22_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Crypto_Pipeline_VITIS_LOOP_99_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Crypto_Pipeline_NTT_PE_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Crypto_Pipeline_VITIS_LOOP_126_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MUL_MOD": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Crypto": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Crypto_Pipeline_VITIS_LOOP_138_7": {
        "Latency": {
          "LatencyBest": "4099",
          "LatencyAvg": "4099",
          "LatencyWorst": "4099",
          "PipelineII": "4099",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "4.934"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_138_7",
            "TripCount": "4096",
            "Latency": "4097",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "76",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "83",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Crypto_Pipeline_VITIS_LOOP_22_21": {
        "Latency": {
          "LatencyBest": "4099",
          "LatencyAvg": "4099",
          "LatencyWorst": "4099",
          "PipelineII": "4099",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "3.268"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_22_2",
            "TripCount": "4096",
            "Latency": "4097",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "74",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "69",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Crypto_Pipeline_VITIS_LOOP_149_10": {
        "Latency": {
          "LatencyBest": "4099",
          "LatencyAvg": "4099",
          "LatencyWorst": "4099",
          "PipelineII": "4099",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "3.268"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_149_10",
            "TripCount": "4096",
            "Latency": "4097",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "76",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "69",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Crypto_Pipeline_INTT_PE_LOOP": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "1610612735",
          "LatencyWorst": "3221225471",
          "PipelineIIMin": "2",
          "PipelineIIMax": "3221225471",
          "PipelineII": "2 ~ 3221225471",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "54.207"
        },
        "Loops": [{
            "Name": "INTT_PE_LOOP",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "3221225469",
            "Latency": "0 ~ 3221225469",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "5",
          "FF": "236",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1162",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "MUL_MOD_1": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "1",
          "PipelineDepth": "13",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.655"
        },
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "5",
          "FF": "1336",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "921",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Crypto_Pipeline_VITIS_LOOP_176_11": {
        "Latency": {
          "LatencyBest": "4113",
          "LatencyAvg": "4113",
          "LatencyWorst": "4113",
          "PipelineII": "4113",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.655"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_176_11",
            "TripCount": "4096",
            "Latency": "4111",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "5",
          "FF": "1587",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1054",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Crypto_Pipeline_VITIS_LOOP_180_12": {
        "Latency": {
          "LatencyBest": "4099",
          "LatencyAvg": "4099",
          "LatencyWorst": "4099",
          "PipelineII": "4099",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "3.268"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_180_12",
            "TripCount": "4096",
            "Latency": "4097",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "76",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "83",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Crypto_Pipeline_VITIS_LOOP_89_1": {
        "Latency": {
          "LatencyBest": "4099",
          "LatencyAvg": "4099",
          "LatencyWorst": "4099",
          "PipelineII": "4099",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "4.934"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_89_1",
            "TripCount": "4096",
            "Latency": "4097",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "76",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "83",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Crypto_Pipeline_VITIS_LOOP_22_2": {
        "Latency": {
          "LatencyBest": "4099",
          "LatencyAvg": "4099",
          "LatencyWorst": "4099",
          "PipelineII": "4099",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "3.268"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_22_2",
            "TripCount": "4096",
            "Latency": "4097",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "74",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "69",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Crypto_Pipeline_VITIS_LOOP_99_4": {
        "Latency": {
          "LatencyBest": "4099",
          "LatencyAvg": "4099",
          "LatencyWorst": "4099",
          "PipelineII": "4099",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "3.268"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_99_4",
            "TripCount": "4096",
            "Latency": "4097",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "76",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "69",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Crypto_Pipeline_NTT_PE_LOOP": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "1610612735",
          "LatencyWorst": "3221225471",
          "PipelineIIMin": "2",
          "PipelineIIMax": "3221225471",
          "PipelineII": "2 ~ 3221225471",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "54.207"
        },
        "Loops": [{
            "Name": "NTT_PE_LOOP",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "3221225469",
            "Latency": "0 ~ 3221225469",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "5",
          "FF": "236",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1148",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Crypto_Pipeline_VITIS_LOOP_126_5": {
        "Latency": {
          "LatencyBest": "4099",
          "LatencyAvg": "4099",
          "LatencyWorst": "4099",
          "PipelineII": "4099",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "3.268"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_126_5",
            "TripCount": "4096",
            "Latency": "4097",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "76",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "83",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "MUL_MOD": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "1",
          "PipelineDepth": "13",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.655"
        },
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "5",
          "FF": "1368",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "922",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Crypto": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "54.207"
        },
        "Loops": [
          {
            "Name": "NTT_STAGE_LOOP",
            "TripCount": "12",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "NTT_GROUP_LOOP",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepthMin": "4",
                "PipelineDepthMax": "3221225473",
                "PipelineDepth": "4 ~ 3221225473"
              }]
          },
          {
            "Name": "INTT_STAGE_LOOP",
            "TripCount": "12",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "INTT_GROUP_LOOP",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepthMin": "4",
                "PipelineDepthMax": "3221225473",
                "PipelineDepth": "4 ~ 3221225473"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "48",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "17",
          "DSP": "48",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "21",
          "FF": "6242",
          "AVAIL_FF": "106400",
          "UTIL_FF": "5",
          "LUT": "7866",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "14",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-01-13 00:09:25 HKT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
