
Servo_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c920  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  0800ca30  0800ca30  0001ca30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800caac  0800caac  000201a4  2**0
                  CONTENTS
  4 .ARM          00000000  0800caac  0800caac  000201a4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800caac  0800caac  000201a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800caac  0800caac  0001caac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cab0  0800cab0  0001cab0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001a4  20000000  0800cab4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000014d4  200001a8  0800cc58  000201a8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000167c  0800cc58  0002167c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018e6d  00000000  00000000  000201cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a41  00000000  00000000  0003903a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001560  00000000  00000000  0003da80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001310  00000000  00000000  0003efe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d44d  00000000  00000000  000402f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d35f  00000000  00000000  0005d73d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093efe  00000000  00000000  0007aa9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010e99a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005704  00000000  00000000  0010e9ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001a8 	.word	0x200001a8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ca18 	.word	0x0800ca18

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ac 	.word	0x200001ac
 800014c:	0800ca18 	.word	0x0800ca18

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_frsub>:
 80009fc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a00:	e002      	b.n	8000a08 <__addsf3>
 8000a02:	bf00      	nop

08000a04 <__aeabi_fsub>:
 8000a04:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a08 <__addsf3>:
 8000a08:	0042      	lsls	r2, r0, #1
 8000a0a:	bf1f      	itttt	ne
 8000a0c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a10:	ea92 0f03 	teqne	r2, r3
 8000a14:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a18:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a1c:	d06a      	beq.n	8000af4 <__addsf3+0xec>
 8000a1e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a22:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a26:	bfc1      	itttt	gt
 8000a28:	18d2      	addgt	r2, r2, r3
 8000a2a:	4041      	eorgt	r1, r0
 8000a2c:	4048      	eorgt	r0, r1
 8000a2e:	4041      	eorgt	r1, r0
 8000a30:	bfb8      	it	lt
 8000a32:	425b      	neglt	r3, r3
 8000a34:	2b19      	cmp	r3, #25
 8000a36:	bf88      	it	hi
 8000a38:	4770      	bxhi	lr
 8000a3a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000a3e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a42:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000a46:	bf18      	it	ne
 8000a48:	4240      	negne	r0, r0
 8000a4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000a52:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000a56:	bf18      	it	ne
 8000a58:	4249      	negne	r1, r1
 8000a5a:	ea92 0f03 	teq	r2, r3
 8000a5e:	d03f      	beq.n	8000ae0 <__addsf3+0xd8>
 8000a60:	f1a2 0201 	sub.w	r2, r2, #1
 8000a64:	fa41 fc03 	asr.w	ip, r1, r3
 8000a68:	eb10 000c 	adds.w	r0, r0, ip
 8000a6c:	f1c3 0320 	rsb	r3, r3, #32
 8000a70:	fa01 f103 	lsl.w	r1, r1, r3
 8000a74:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a78:	d502      	bpl.n	8000a80 <__addsf3+0x78>
 8000a7a:	4249      	negs	r1, r1
 8000a7c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a80:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a84:	d313      	bcc.n	8000aae <__addsf3+0xa6>
 8000a86:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a8a:	d306      	bcc.n	8000a9a <__addsf3+0x92>
 8000a8c:	0840      	lsrs	r0, r0, #1
 8000a8e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a92:	f102 0201 	add.w	r2, r2, #1
 8000a96:	2afe      	cmp	r2, #254	; 0xfe
 8000a98:	d251      	bcs.n	8000b3e <__addsf3+0x136>
 8000a9a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000aa2:	bf08      	it	eq
 8000aa4:	f020 0001 	biceq.w	r0, r0, #1
 8000aa8:	ea40 0003 	orr.w	r0, r0, r3
 8000aac:	4770      	bx	lr
 8000aae:	0049      	lsls	r1, r1, #1
 8000ab0:	eb40 0000 	adc.w	r0, r0, r0
 8000ab4:	3a01      	subs	r2, #1
 8000ab6:	bf28      	it	cs
 8000ab8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000abc:	d2ed      	bcs.n	8000a9a <__addsf3+0x92>
 8000abe:	fab0 fc80 	clz	ip, r0
 8000ac2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000ac6:	ebb2 020c 	subs.w	r2, r2, ip
 8000aca:	fa00 f00c 	lsl.w	r0, r0, ip
 8000ace:	bfaa      	itet	ge
 8000ad0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ad4:	4252      	neglt	r2, r2
 8000ad6:	4318      	orrge	r0, r3
 8000ad8:	bfbc      	itt	lt
 8000ada:	40d0      	lsrlt	r0, r2
 8000adc:	4318      	orrlt	r0, r3
 8000ade:	4770      	bx	lr
 8000ae0:	f092 0f00 	teq	r2, #0
 8000ae4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ae8:	bf06      	itte	eq
 8000aea:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000aee:	3201      	addeq	r2, #1
 8000af0:	3b01      	subne	r3, #1
 8000af2:	e7b5      	b.n	8000a60 <__addsf3+0x58>
 8000af4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000af8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000afc:	bf18      	it	ne
 8000afe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b02:	d021      	beq.n	8000b48 <__addsf3+0x140>
 8000b04:	ea92 0f03 	teq	r2, r3
 8000b08:	d004      	beq.n	8000b14 <__addsf3+0x10c>
 8000b0a:	f092 0f00 	teq	r2, #0
 8000b0e:	bf08      	it	eq
 8000b10:	4608      	moveq	r0, r1
 8000b12:	4770      	bx	lr
 8000b14:	ea90 0f01 	teq	r0, r1
 8000b18:	bf1c      	itt	ne
 8000b1a:	2000      	movne	r0, #0
 8000b1c:	4770      	bxne	lr
 8000b1e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b22:	d104      	bne.n	8000b2e <__addsf3+0x126>
 8000b24:	0040      	lsls	r0, r0, #1
 8000b26:	bf28      	it	cs
 8000b28:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	4770      	bx	lr
 8000b2e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000b32:	bf3c      	itt	cc
 8000b34:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000b38:	4770      	bxcc	lr
 8000b3a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b3e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000b42:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b46:	4770      	bx	lr
 8000b48:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b4c:	bf16      	itet	ne
 8000b4e:	4608      	movne	r0, r1
 8000b50:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b54:	4601      	movne	r1, r0
 8000b56:	0242      	lsls	r2, r0, #9
 8000b58:	bf06      	itte	eq
 8000b5a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b5e:	ea90 0f01 	teqeq	r0, r1
 8000b62:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_ui2f>:
 8000b68:	f04f 0300 	mov.w	r3, #0
 8000b6c:	e004      	b.n	8000b78 <__aeabi_i2f+0x8>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_i2f>:
 8000b70:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b74:	bf48      	it	mi
 8000b76:	4240      	negmi	r0, r0
 8000b78:	ea5f 0c00 	movs.w	ip, r0
 8000b7c:	bf08      	it	eq
 8000b7e:	4770      	bxeq	lr
 8000b80:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b84:	4601      	mov	r1, r0
 8000b86:	f04f 0000 	mov.w	r0, #0
 8000b8a:	e01c      	b.n	8000bc6 <__aeabi_l2f+0x2a>

08000b8c <__aeabi_ul2f>:
 8000b8c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b90:	bf08      	it	eq
 8000b92:	4770      	bxeq	lr
 8000b94:	f04f 0300 	mov.w	r3, #0
 8000b98:	e00a      	b.n	8000bb0 <__aeabi_l2f+0x14>
 8000b9a:	bf00      	nop

08000b9c <__aeabi_l2f>:
 8000b9c:	ea50 0201 	orrs.w	r2, r0, r1
 8000ba0:	bf08      	it	eq
 8000ba2:	4770      	bxeq	lr
 8000ba4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000ba8:	d502      	bpl.n	8000bb0 <__aeabi_l2f+0x14>
 8000baa:	4240      	negs	r0, r0
 8000bac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bb0:	ea5f 0c01 	movs.w	ip, r1
 8000bb4:	bf02      	ittt	eq
 8000bb6:	4684      	moveq	ip, r0
 8000bb8:	4601      	moveq	r1, r0
 8000bba:	2000      	moveq	r0, #0
 8000bbc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000bc0:	bf08      	it	eq
 8000bc2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000bc6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000bca:	fabc f28c 	clz	r2, ip
 8000bce:	3a08      	subs	r2, #8
 8000bd0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000bd4:	db10      	blt.n	8000bf8 <__aeabi_l2f+0x5c>
 8000bd6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000bda:	4463      	add	r3, ip
 8000bdc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000be0:	f1c2 0220 	rsb	r2, r2, #32
 8000be4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000be8:	fa20 f202 	lsr.w	r2, r0, r2
 8000bec:	eb43 0002 	adc.w	r0, r3, r2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f102 0220 	add.w	r2, r2, #32
 8000bfc:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c00:	f1c2 0220 	rsb	r2, r2, #32
 8000c04:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c08:	fa21 f202 	lsr.w	r2, r1, r2
 8000c0c:	eb43 0002 	adc.w	r0, r3, r2
 8000c10:	bf08      	it	eq
 8000c12:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_fmul>:
 8000c18:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c1c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c20:	bf1e      	ittt	ne
 8000c22:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c26:	ea92 0f0c 	teqne	r2, ip
 8000c2a:	ea93 0f0c 	teqne	r3, ip
 8000c2e:	d06f      	beq.n	8000d10 <__aeabi_fmul+0xf8>
 8000c30:	441a      	add	r2, r3
 8000c32:	ea80 0c01 	eor.w	ip, r0, r1
 8000c36:	0240      	lsls	r0, r0, #9
 8000c38:	bf18      	it	ne
 8000c3a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000c3e:	d01e      	beq.n	8000c7e <__aeabi_fmul+0x66>
 8000c40:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000c44:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000c48:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000c4c:	fba0 3101 	umull	r3, r1, r0, r1
 8000c50:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000c54:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000c58:	bf3e      	ittt	cc
 8000c5a:	0049      	lslcc	r1, r1, #1
 8000c5c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c60:	005b      	lslcc	r3, r3, #1
 8000c62:	ea40 0001 	orr.w	r0, r0, r1
 8000c66:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000c6a:	2afd      	cmp	r2, #253	; 0xfd
 8000c6c:	d81d      	bhi.n	8000caa <__aeabi_fmul+0x92>
 8000c6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000c72:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c76:	bf08      	it	eq
 8000c78:	f020 0001 	biceq.w	r0, r0, #1
 8000c7c:	4770      	bx	lr
 8000c7e:	f090 0f00 	teq	r0, #0
 8000c82:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c86:	bf08      	it	eq
 8000c88:	0249      	lsleq	r1, r1, #9
 8000c8a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c8e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c92:	3a7f      	subs	r2, #127	; 0x7f
 8000c94:	bfc2      	ittt	gt
 8000c96:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c9a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c9e:	4770      	bxgt	lr
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	f04f 0300 	mov.w	r3, #0
 8000ca8:	3a01      	subs	r2, #1
 8000caa:	dc5d      	bgt.n	8000d68 <__aeabi_fmul+0x150>
 8000cac:	f112 0f19 	cmn.w	r2, #25
 8000cb0:	bfdc      	itt	le
 8000cb2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000cb6:	4770      	bxle	lr
 8000cb8:	f1c2 0200 	rsb	r2, r2, #0
 8000cbc:	0041      	lsls	r1, r0, #1
 8000cbe:	fa21 f102 	lsr.w	r1, r1, r2
 8000cc2:	f1c2 0220 	rsb	r2, r2, #32
 8000cc6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cca:	ea5f 0031 	movs.w	r0, r1, rrx
 8000cce:	f140 0000 	adc.w	r0, r0, #0
 8000cd2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000cd6:	bf08      	it	eq
 8000cd8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cdc:	4770      	bx	lr
 8000cde:	f092 0f00 	teq	r2, #0
 8000ce2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ce6:	bf02      	ittt	eq
 8000ce8:	0040      	lsleq	r0, r0, #1
 8000cea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000cee:	3a01      	subeq	r2, #1
 8000cf0:	d0f9      	beq.n	8000ce6 <__aeabi_fmul+0xce>
 8000cf2:	ea40 000c 	orr.w	r0, r0, ip
 8000cf6:	f093 0f00 	teq	r3, #0
 8000cfa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000cfe:	bf02      	ittt	eq
 8000d00:	0049      	lsleq	r1, r1, #1
 8000d02:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d06:	3b01      	subeq	r3, #1
 8000d08:	d0f9      	beq.n	8000cfe <__aeabi_fmul+0xe6>
 8000d0a:	ea41 010c 	orr.w	r1, r1, ip
 8000d0e:	e78f      	b.n	8000c30 <__aeabi_fmul+0x18>
 8000d10:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d14:	ea92 0f0c 	teq	r2, ip
 8000d18:	bf18      	it	ne
 8000d1a:	ea93 0f0c 	teqne	r3, ip
 8000d1e:	d00a      	beq.n	8000d36 <__aeabi_fmul+0x11e>
 8000d20:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d24:	bf18      	it	ne
 8000d26:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d2a:	d1d8      	bne.n	8000cde <__aeabi_fmul+0xc6>
 8000d2c:	ea80 0001 	eor.w	r0, r0, r1
 8000d30:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d34:	4770      	bx	lr
 8000d36:	f090 0f00 	teq	r0, #0
 8000d3a:	bf17      	itett	ne
 8000d3c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000d40:	4608      	moveq	r0, r1
 8000d42:	f091 0f00 	teqne	r1, #0
 8000d46:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000d4a:	d014      	beq.n	8000d76 <__aeabi_fmul+0x15e>
 8000d4c:	ea92 0f0c 	teq	r2, ip
 8000d50:	d101      	bne.n	8000d56 <__aeabi_fmul+0x13e>
 8000d52:	0242      	lsls	r2, r0, #9
 8000d54:	d10f      	bne.n	8000d76 <__aeabi_fmul+0x15e>
 8000d56:	ea93 0f0c 	teq	r3, ip
 8000d5a:	d103      	bne.n	8000d64 <__aeabi_fmul+0x14c>
 8000d5c:	024b      	lsls	r3, r1, #9
 8000d5e:	bf18      	it	ne
 8000d60:	4608      	movne	r0, r1
 8000d62:	d108      	bne.n	8000d76 <__aeabi_fmul+0x15e>
 8000d64:	ea80 0001 	eor.w	r0, r0, r1
 8000d68:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d74:	4770      	bx	lr
 8000d76:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d7a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d7e:	4770      	bx	lr

08000d80 <__aeabi_fdiv>:
 8000d80:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d84:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d88:	bf1e      	ittt	ne
 8000d8a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d8e:	ea92 0f0c 	teqne	r2, ip
 8000d92:	ea93 0f0c 	teqne	r3, ip
 8000d96:	d069      	beq.n	8000e6c <__aeabi_fdiv+0xec>
 8000d98:	eba2 0203 	sub.w	r2, r2, r3
 8000d9c:	ea80 0c01 	eor.w	ip, r0, r1
 8000da0:	0249      	lsls	r1, r1, #9
 8000da2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000da6:	d037      	beq.n	8000e18 <__aeabi_fdiv+0x98>
 8000da8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000dac:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000db0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000db4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000db8:	428b      	cmp	r3, r1
 8000dba:	bf38      	it	cc
 8000dbc:	005b      	lslcc	r3, r3, #1
 8000dbe:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000dc2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000dc6:	428b      	cmp	r3, r1
 8000dc8:	bf24      	itt	cs
 8000dca:	1a5b      	subcs	r3, r3, r1
 8000dcc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000dd0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000dd4:	bf24      	itt	cs
 8000dd6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000dda:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000dde:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000de2:	bf24      	itt	cs
 8000de4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000de8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000dec:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000df0:	bf24      	itt	cs
 8000df2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000df6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000dfa:	011b      	lsls	r3, r3, #4
 8000dfc:	bf18      	it	ne
 8000dfe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e02:	d1e0      	bne.n	8000dc6 <__aeabi_fdiv+0x46>
 8000e04:	2afd      	cmp	r2, #253	; 0xfd
 8000e06:	f63f af50 	bhi.w	8000caa <__aeabi_fmul+0x92>
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e10:	bf08      	it	eq
 8000e12:	f020 0001 	biceq.w	r0, r0, #1
 8000e16:	4770      	bx	lr
 8000e18:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e1c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e20:	327f      	adds	r2, #127	; 0x7f
 8000e22:	bfc2      	ittt	gt
 8000e24:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e28:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e2c:	4770      	bxgt	lr
 8000e2e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e32:	f04f 0300 	mov.w	r3, #0
 8000e36:	3a01      	subs	r2, #1
 8000e38:	e737      	b.n	8000caa <__aeabi_fmul+0x92>
 8000e3a:	f092 0f00 	teq	r2, #0
 8000e3e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e42:	bf02      	ittt	eq
 8000e44:	0040      	lsleq	r0, r0, #1
 8000e46:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e4a:	3a01      	subeq	r2, #1
 8000e4c:	d0f9      	beq.n	8000e42 <__aeabi_fdiv+0xc2>
 8000e4e:	ea40 000c 	orr.w	r0, r0, ip
 8000e52:	f093 0f00 	teq	r3, #0
 8000e56:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e5a:	bf02      	ittt	eq
 8000e5c:	0049      	lsleq	r1, r1, #1
 8000e5e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e62:	3b01      	subeq	r3, #1
 8000e64:	d0f9      	beq.n	8000e5a <__aeabi_fdiv+0xda>
 8000e66:	ea41 010c 	orr.w	r1, r1, ip
 8000e6a:	e795      	b.n	8000d98 <__aeabi_fdiv+0x18>
 8000e6c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e70:	ea92 0f0c 	teq	r2, ip
 8000e74:	d108      	bne.n	8000e88 <__aeabi_fdiv+0x108>
 8000e76:	0242      	lsls	r2, r0, #9
 8000e78:	f47f af7d 	bne.w	8000d76 <__aeabi_fmul+0x15e>
 8000e7c:	ea93 0f0c 	teq	r3, ip
 8000e80:	f47f af70 	bne.w	8000d64 <__aeabi_fmul+0x14c>
 8000e84:	4608      	mov	r0, r1
 8000e86:	e776      	b.n	8000d76 <__aeabi_fmul+0x15e>
 8000e88:	ea93 0f0c 	teq	r3, ip
 8000e8c:	d104      	bne.n	8000e98 <__aeabi_fdiv+0x118>
 8000e8e:	024b      	lsls	r3, r1, #9
 8000e90:	f43f af4c 	beq.w	8000d2c <__aeabi_fmul+0x114>
 8000e94:	4608      	mov	r0, r1
 8000e96:	e76e      	b.n	8000d76 <__aeabi_fmul+0x15e>
 8000e98:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e9c:	bf18      	it	ne
 8000e9e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ea2:	d1ca      	bne.n	8000e3a <__aeabi_fdiv+0xba>
 8000ea4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000ea8:	f47f af5c 	bne.w	8000d64 <__aeabi_fmul+0x14c>
 8000eac:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000eb0:	f47f af3c 	bne.w	8000d2c <__aeabi_fmul+0x114>
 8000eb4:	e75f      	b.n	8000d76 <__aeabi_fmul+0x15e>
 8000eb6:	bf00      	nop

08000eb8 <__gesf2>:
 8000eb8:	f04f 3cff 	mov.w	ip, #4294967295
 8000ebc:	e006      	b.n	8000ecc <__cmpsf2+0x4>
 8000ebe:	bf00      	nop

08000ec0 <__lesf2>:
 8000ec0:	f04f 0c01 	mov.w	ip, #1
 8000ec4:	e002      	b.n	8000ecc <__cmpsf2+0x4>
 8000ec6:	bf00      	nop

08000ec8 <__cmpsf2>:
 8000ec8:	f04f 0c01 	mov.w	ip, #1
 8000ecc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ed0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ed4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ed8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000edc:	bf18      	it	ne
 8000ede:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ee2:	d011      	beq.n	8000f08 <__cmpsf2+0x40>
 8000ee4:	b001      	add	sp, #4
 8000ee6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000eea:	bf18      	it	ne
 8000eec:	ea90 0f01 	teqne	r0, r1
 8000ef0:	bf58      	it	pl
 8000ef2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000ef6:	bf88      	it	hi
 8000ef8:	17c8      	asrhi	r0, r1, #31
 8000efa:	bf38      	it	cc
 8000efc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f00:	bf18      	it	ne
 8000f02:	f040 0001 	orrne.w	r0, r0, #1
 8000f06:	4770      	bx	lr
 8000f08:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f0c:	d102      	bne.n	8000f14 <__cmpsf2+0x4c>
 8000f0e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f12:	d105      	bne.n	8000f20 <__cmpsf2+0x58>
 8000f14:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f18:	d1e4      	bne.n	8000ee4 <__cmpsf2+0x1c>
 8000f1a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f1e:	d0e1      	beq.n	8000ee4 <__cmpsf2+0x1c>
 8000f20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop

08000f28 <__aeabi_cfrcmple>:
 8000f28:	4684      	mov	ip, r0
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	4661      	mov	r1, ip
 8000f2e:	e7ff      	b.n	8000f30 <__aeabi_cfcmpeq>

08000f30 <__aeabi_cfcmpeq>:
 8000f30:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f32:	f7ff ffc9 	bl	8000ec8 <__cmpsf2>
 8000f36:	2800      	cmp	r0, #0
 8000f38:	bf48      	it	mi
 8000f3a:	f110 0f00 	cmnmi.w	r0, #0
 8000f3e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000f40 <__aeabi_fcmpeq>:
 8000f40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f44:	f7ff fff4 	bl	8000f30 <__aeabi_cfcmpeq>
 8000f48:	bf0c      	ite	eq
 8000f4a:	2001      	moveq	r0, #1
 8000f4c:	2000      	movne	r0, #0
 8000f4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f52:	bf00      	nop

08000f54 <__aeabi_fcmplt>:
 8000f54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f58:	f7ff ffea 	bl	8000f30 <__aeabi_cfcmpeq>
 8000f5c:	bf34      	ite	cc
 8000f5e:	2001      	movcc	r0, #1
 8000f60:	2000      	movcs	r0, #0
 8000f62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f66:	bf00      	nop

08000f68 <__aeabi_fcmple>:
 8000f68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f6c:	f7ff ffe0 	bl	8000f30 <__aeabi_cfcmpeq>
 8000f70:	bf94      	ite	ls
 8000f72:	2001      	movls	r0, #1
 8000f74:	2000      	movhi	r0, #0
 8000f76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f7a:	bf00      	nop

08000f7c <__aeabi_fcmpge>:
 8000f7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f80:	f7ff ffd2 	bl	8000f28 <__aeabi_cfrcmple>
 8000f84:	bf94      	ite	ls
 8000f86:	2001      	movls	r0, #1
 8000f88:	2000      	movhi	r0, #0
 8000f8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f8e:	bf00      	nop

08000f90 <__aeabi_fcmpgt>:
 8000f90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f94:	f7ff ffc8 	bl	8000f28 <__aeabi_cfrcmple>
 8000f98:	bf34      	ite	cc
 8000f9a:	2001      	movcc	r0, #1
 8000f9c:	2000      	movcs	r0, #0
 8000f9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fa2:	bf00      	nop

08000fa4 <__aeabi_f2iz>:
 8000fa4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000fac:	d30f      	bcc.n	8000fce <__aeabi_f2iz+0x2a>
 8000fae:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000fb2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fb6:	d90d      	bls.n	8000fd4 <__aeabi_f2iz+0x30>
 8000fb8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fbc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fc0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000fc4:	fa23 f002 	lsr.w	r0, r3, r2
 8000fc8:	bf18      	it	ne
 8000fca:	4240      	negne	r0, r0
 8000fcc:	4770      	bx	lr
 8000fce:	f04f 0000 	mov.w	r0, #0
 8000fd2:	4770      	bx	lr
 8000fd4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000fd8:	d101      	bne.n	8000fde <__aeabi_f2iz+0x3a>
 8000fda:	0242      	lsls	r2, r0, #9
 8000fdc:	d105      	bne.n	8000fea <__aeabi_f2iz+0x46>
 8000fde:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000fe2:	bf08      	it	eq
 8000fe4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000fe8:	4770      	bx	lr
 8000fea:	f04f 0000 	mov.w	r0, #0
 8000fee:	4770      	bx	lr

08000ff0 <Potentiometer_Ready>:
extern uint8_t usb_rq;
extern uint8_t usb_rq_sett_revert_flash;
extern uint8_t usb_rq_stat_motor;
extern uint8_t usb_rq_stat_phold;

void Potentiometer_Ready(){
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
	pid_input = potentiometer_position;
 8000ff4:	4b1e      	ldr	r3, [pc, #120]	; (8001070 <Potentiometer_Ready+0x80>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a1e      	ldr	r2, [pc, #120]	; (8001074 <Potentiometer_Ready+0x84>)
 8000ffa:	6013      	str	r3, [r2, #0]
	if(!pid_running){
 8000ffc:	4b1e      	ldr	r3, [pc, #120]	; (8001078 <Potentiometer_Ready+0x88>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d133      	bne.n	800106c <Potentiometer_Ready+0x7c>
		if(motor_running){
 8001004:	4b1d      	ldr	r3, [pc, #116]	; (800107c <Potentiometer_Ready+0x8c>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d02f      	beq.n	800106c <Potentiometer_Ready+0x7c>
			if((potentiometer_position <= potentiometer_min) && (Motor_Get() < 0)){
 800100c:	4b1c      	ldr	r3, [pc, #112]	; (8001080 <Potentiometer_Ready+0x90>)
 800100e:	881b      	ldrh	r3, [r3, #0]
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff fdad 	bl	8000b70 <__aeabi_i2f>
 8001016:	4602      	mov	r2, r0
 8001018:	4b15      	ldr	r3, [pc, #84]	; (8001070 <Potentiometer_Ready+0x80>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4619      	mov	r1, r3
 800101e:	4610      	mov	r0, r2
 8001020:	f7ff ffac 	bl	8000f7c <__aeabi_fcmpge>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d008      	beq.n	800103c <Potentiometer_Ready+0x4c>
 800102a:	f000 fb19 	bl	8001660 <Motor_Get>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	da03      	bge.n	800103c <Potentiometer_Ready+0x4c>
				Motor_Set(0);
 8001034:	2000      	movs	r0, #0
 8001036:	f000 faab 	bl	8001590 <Motor_Set>
			}else if((potentiometer_position >= potentiometer_max) && (Motor_Get() > 0)){
				Motor_Set(0);
			}
		}
	}
}
 800103a:	e017      	b.n	800106c <Potentiometer_Ready+0x7c>
			}else if((potentiometer_position >= potentiometer_max) && (Motor_Get() > 0)){
 800103c:	4b11      	ldr	r3, [pc, #68]	; (8001084 <Potentiometer_Ready+0x94>)
 800103e:	881b      	ldrh	r3, [r3, #0]
 8001040:	4618      	mov	r0, r3
 8001042:	f7ff fd95 	bl	8000b70 <__aeabi_i2f>
 8001046:	4602      	mov	r2, r0
 8001048:	4b09      	ldr	r3, [pc, #36]	; (8001070 <Potentiometer_Ready+0x80>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4619      	mov	r1, r3
 800104e:	4610      	mov	r0, r2
 8001050:	f7ff ff8a 	bl	8000f68 <__aeabi_fcmple>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d100      	bne.n	800105c <Potentiometer_Ready+0x6c>
}
 800105a:	e007      	b.n	800106c <Potentiometer_Ready+0x7c>
			}else if((potentiometer_position >= potentiometer_max) && (Motor_Get() > 0)){
 800105c:	f000 fb00 	bl	8001660 <Motor_Get>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	dd02      	ble.n	800106c <Potentiometer_Ready+0x7c>
				Motor_Set(0);
 8001066:	2000      	movs	r0, #0
 8001068:	f000 fa92 	bl	8001590 <Motor_Set>
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}
 8001070:	200001f8 	.word	0x200001f8
 8001074:	200001dc 	.word	0x200001dc
 8001078:	200001d8 	.word	0x200001d8
 800107c:	200001c8 	.word	0x200001c8
 8001080:	200001ec 	.word	0x200001ec
 8001084:	200001ee 	.word	0x200001ee

08001088 <PID_Ready>:
void PID_Ready(float output){
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
	Motor_Set(output);
 8001090:	6878      	ldr	r0, [r7, #4]
 8001092:	f7ff ff87 	bl	8000fa4 <__aeabi_f2iz>
 8001096:	4603      	mov	r3, r0
 8001098:	b21b      	sxth	r3, r3
 800109a:	4618      	mov	r0, r3
 800109c:	f000 fa78 	bl	8001590 <Motor_Set>
}
 80010a0:	bf00      	nop
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <App_Init>:

void App_Init(){
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
	Settings_Read();
 80010ac:	f000 fdda 	bl	8001c64 <Settings_Read>
	USB_Det();
 80010b0:	f001 fb86 	bl	80027c0 <USB_Det>
	Signal_Init();
 80010b4:	f001 fb7a 	bl	80027ac <Signal_Init>
	Potentiometer_Init();
 80010b8:	f000 fdbc 	bl	8001c34 <Potentiometer_Init>
	Motor_Init();
 80010bc:	f000 fb0e 	bl	80016dc <Motor_Init>
}
 80010c0:	bf00      	nop
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <App_Loop>:
void App_Loop(){
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
	switch(usb_rq){
 80010c8:	4b3d      	ldr	r3, [pc, #244]	; (80011c0 <App_Loop+0xfc>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	2b01      	cmp	r3, #1
 80010ce:	d002      	beq.n	80010d6 <App_Loop+0x12>
 80010d0:	2b02      	cmp	r3, #2
 80010d2:	d019      	beq.n	8001108 <App_Loop+0x44>
 80010d4:	e06e      	b.n	80011b4 <App_Loop+0xf0>
		case USB_RQ_CONF:
			if(usb_rq_sett_revert_flash == USB_SETTINGS_REVERT){
 80010d6:	4b3b      	ldr	r3, [pc, #236]	; (80011c4 <App_Loop+0x100>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d105      	bne.n	80010ea <App_Loop+0x26>
				usb_rq_sett_revert_flash = USB_SETTINGS_KEEP;
 80010de:	4b39      	ldr	r3, [pc, #228]	; (80011c4 <App_Loop+0x100>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	701a      	strb	r2, [r3, #0]
				//Read from flash
				Settings_Read();
 80010e4:	f000 fdbe 	bl	8001c64 <Settings_Read>
 80010e8:	e008      	b.n	80010fc <App_Loop+0x38>
			}else if(usb_rq_sett_revert_flash == USB_SETTINGS_FLASH){
 80010ea:	4b36      	ldr	r3, [pc, #216]	; (80011c4 <App_Loop+0x100>)
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	2b02      	cmp	r3, #2
 80010f0:	d104      	bne.n	80010fc <App_Loop+0x38>
				usb_rq_sett_revert_flash = USB_SETTINGS_KEEP;
 80010f2:	4b34      	ldr	r3, [pc, #208]	; (80011c4 <App_Loop+0x100>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	701a      	strb	r2, [r3, #0]
				//Write to flash
				Settings_Write();
 80010f8:	f001 f8cc 	bl	8002294 <Settings_Write>
			}
			USB_Send_Config();
 80010fc:	f001 fc06 	bl	800290c <USB_Send_Config>
			usb_rq = USB_RQ_NONE;
 8001100:	4b2f      	ldr	r3, [pc, #188]	; (80011c0 <App_Loop+0xfc>)
 8001102:	2200      	movs	r2, #0
 8001104:	701a      	strb	r2, [r3, #0]
		break;
 8001106:	e055      	b.n	80011b4 <App_Loop+0xf0>
		case USB_RQ_STAT:
			if(usb_rq_stat_motor != 0){
 8001108:	4b2f      	ldr	r3, [pc, #188]	; (80011c8 <App_Loop+0x104>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d033      	beq.n	8001178 <App_Loop+0xb4>
				//Rotate motor with MOTOR_USB_TEST_TIMEOUT_MS timeout
				if(usb_rq_stat_motor == 1){//Backward
 8001110:	4b2d      	ldr	r3, [pc, #180]	; (80011c8 <App_Loop+0x104>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	2b01      	cmp	r3, #1
 8001116:	d112      	bne.n	800113e <App_Loop+0x7a>
					if(potentiometer_position > potentiometer_min){
 8001118:	4b2c      	ldr	r3, [pc, #176]	; (80011cc <App_Loop+0x108>)
 800111a:	881b      	ldrh	r3, [r3, #0]
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff fd27 	bl	8000b70 <__aeabi_i2f>
 8001122:	4602      	mov	r2, r0
 8001124:	4b2a      	ldr	r3, [pc, #168]	; (80011d0 <App_Loop+0x10c>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4619      	mov	r1, r3
 800112a:	4610      	mov	r0, r2
 800112c:	f7ff ff12 	bl	8000f54 <__aeabi_fcmplt>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d01a      	beq.n	800116c <App_Loop+0xa8>
						Motor_Set(-1000);
 8001136:	4827      	ldr	r0, [pc, #156]	; (80011d4 <App_Loop+0x110>)
 8001138:	f000 fa2a 	bl	8001590 <Motor_Set>
 800113c:	e016      	b.n	800116c <App_Loop+0xa8>
					}
				}else if(usb_rq_stat_motor == 2){//Forward
 800113e:	4b22      	ldr	r3, [pc, #136]	; (80011c8 <App_Loop+0x104>)
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	2b02      	cmp	r3, #2
 8001144:	d112      	bne.n	800116c <App_Loop+0xa8>
					if(potentiometer_position < potentiometer_max){
 8001146:	4b24      	ldr	r3, [pc, #144]	; (80011d8 <App_Loop+0x114>)
 8001148:	881b      	ldrh	r3, [r3, #0]
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff fd10 	bl	8000b70 <__aeabi_i2f>
 8001150:	4602      	mov	r2, r0
 8001152:	4b1f      	ldr	r3, [pc, #124]	; (80011d0 <App_Loop+0x10c>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4619      	mov	r1, r3
 8001158:	4610      	mov	r0, r2
 800115a:	f7ff ff19 	bl	8000f90 <__aeabi_fcmpgt>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d003      	beq.n	800116c <App_Loop+0xa8>
						Motor_Set(1000);
 8001164:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001168:	f000 fa12 	bl	8001590 <Motor_Set>
					}
				}
				motor_systick = 0;
 800116c:	4b1b      	ldr	r3, [pc, #108]	; (80011dc <App_Loop+0x118>)
 800116e:	2200      	movs	r2, #0
 8001170:	701a      	strb	r2, [r3, #0]
				usb_rq_stat_motor = 0;
 8001172:	4b15      	ldr	r3, [pc, #84]	; (80011c8 <App_Loop+0x104>)
 8001174:	2200      	movs	r2, #0
 8001176:	701a      	strb	r2, [r3, #0]
			}
			if(usb_rq_stat_phold == 1){
 8001178:	4b19      	ldr	r3, [pc, #100]	; (80011e0 <App_Loop+0x11c>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	2b01      	cmp	r3, #1
 800117e:	d109      	bne.n	8001194 <App_Loop+0xd0>
				usb_rq_stat_phold = 0;
 8001180:	4b17      	ldr	r3, [pc, #92]	; (80011e0 <App_Loop+0x11c>)
 8001182:	2200      	movs	r2, #0
 8001184:	701a      	strb	r2, [r3, #0]
				if(!pid_running){//Run pid with signal timeout
 8001186:	4b17      	ldr	r3, [pc, #92]	; (80011e4 <App_Loop+0x120>)
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d10c      	bne.n	80011a8 <App_Loop+0xe4>
					PID_Start();
 800118e:	f000 fce3 	bl	8001b58 <PID_Start>
 8001192:	e009      	b.n	80011a8 <App_Loop+0xe4>
				}
			}else if(signal_ignore && pid_running){
 8001194:	4b14      	ldr	r3, [pc, #80]	; (80011e8 <App_Loop+0x124>)
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d005      	beq.n	80011a8 <App_Loop+0xe4>
 800119c:	4b11      	ldr	r3, [pc, #68]	; (80011e4 <App_Loop+0x120>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <App_Loop+0xe4>
				PID_Stop();
 80011a4:	f000 fcfa 	bl	8001b9c <PID_Stop>
			}
			USB_Send_Status();
 80011a8:	f001 fd90 	bl	8002ccc <USB_Send_Status>
			usb_rq = USB_RQ_NONE;
 80011ac:	4b04      	ldr	r3, [pc, #16]	; (80011c0 <App_Loop+0xfc>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	701a      	strb	r2, [r3, #0]
		break;
 80011b2:	bf00      	nop
	}
	USB_Det();
 80011b4:	f001 fb04 	bl	80027c0 <USB_Det>
	LED_Update();
 80011b8:	f000 f98a 	bl	80014d0 <LED_Update>
}
 80011bc:	bf00      	nop
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	20000258 	.word	0x20000258
 80011c4:	20000259 	.word	0x20000259
 80011c8:	2000025a 	.word	0x2000025a
 80011cc:	200001ec 	.word	0x200001ec
 80011d0:	200001f8 	.word	0x200001f8
 80011d4:	fffffc18 	.word	0xfffffc18
 80011d8:	200001ee 	.word	0x200001ee
 80011dc:	200001c9 	.word	0x200001c9
 80011e0:	2000025b 	.word	0x2000025b
 80011e4:	200001d8 	.word	0x200001d8
 80011e8:	20000240 	.word	0x20000240

080011ec <Flash_Read>:
#include "main.h"
#include "flash.h"

void Flash_Read(uint8_t *data, uint32_t address, uint32_t length){
 80011ec:	b480      	push	{r7}
 80011ee:	b087      	sub	sp, #28
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	60f8      	str	r0, [r7, #12]
 80011f4:	60b9      	str	r1, [r7, #8]
 80011f6:	607a      	str	r2, [r7, #4]
	uint32_t i = 0;
 80011f8:	2300      	movs	r3, #0
 80011fa:	617b      	str	r3, [r7, #20]
	while(i != length){
 80011fc:	e00b      	b.n	8001216 <Flash_Read+0x2a>
		data[i] = *(uint8_t *)(address + i);
 80011fe:	68ba      	ldr	r2, [r7, #8]
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	4413      	add	r3, r2
 8001204:	4619      	mov	r1, r3
 8001206:	68fa      	ldr	r2, [r7, #12]
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	4413      	add	r3, r2
 800120c:	780a      	ldrb	r2, [r1, #0]
 800120e:	701a      	strb	r2, [r3, #0]
		i++;
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	3301      	adds	r3, #1
 8001214:	617b      	str	r3, [r7, #20]
	while(i != length){
 8001216:	697a      	ldr	r2, [r7, #20]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	429a      	cmp	r2, r3
 800121c:	d1ef      	bne.n	80011fe <Flash_Read+0x12>
	}
}
 800121e:	bf00      	nop
 8001220:	bf00      	nop
 8001222:	371c      	adds	r7, #28
 8001224:	46bd      	mov	sp, r7
 8001226:	bc80      	pop	{r7}
 8001228:	4770      	bx	lr

0800122a <Flash_Write>:
void Flash_Write(uint8_t *data, uint32_t address, uint32_t length){
 800122a:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800122e:	b08c      	sub	sp, #48	; 0x30
 8001230:	af00      	add	r7, sp, #0
 8001232:	60f8      	str	r0, [r7, #12]
 8001234:	60b9      	str	r1, [r7, #8]
 8001236:	607a      	str	r2, [r7, #4]
	FLASH_EraseInitTypeDef EraseInitStruct;
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8001238:	2300      	movs	r3, #0
 800123a:	617b      	str	r3, [r7, #20]
	EraseInitStruct.PageAddress = address;
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	61fb      	str	r3, [r7, #28]
	EraseInitStruct.NbPages = 1;
 8001240:	2301      	movs	r3, #1
 8001242:	623b      	str	r3, [r7, #32]
	uint32_t ErrorCode = 0;
 8001244:	2300      	movs	r3, #0
 8001246:	613b      	str	r3, [r7, #16]
	HAL_FLASH_Unlock();
 8001248:	f003 f85c 	bl	8004304 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&EraseInitStruct, &ErrorCode);
 800124c:	f107 0210 	add.w	r2, r7, #16
 8001250:	f107 0314 	add.w	r3, r7, #20
 8001254:	4611      	mov	r1, r2
 8001256:	4618      	mov	r0, r3
 8001258:	f003 f93c 	bl	80044d4 <HAL_FLASHEx_Erase>

	uint16_t fpages = length/4;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	089b      	lsrs	r3, r3, #2
 8001260:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t lbytes = length-(fpages*4);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	b29a      	uxth	r2, r3
 8001266:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	b29b      	uxth	r3, r3
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t i = 0;
 8001270:	2300      	movs	r3, #0
 8001272:	85fb      	strh	r3, [r7, #46]	; 0x2e
	while(i != (fpages*4)){
 8001274:	e027      	b.n	80012c6 <Flash_Write+0x9c>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address + i,
 8001276:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	18d0      	adds	r0, r2, r3
				((uint32_t)data[i+3]<<24)|
 800127c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800127e:	3303      	adds	r3, #3
 8001280:	68fa      	ldr	r2, [r7, #12]
 8001282:	4413      	add	r3, r2
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	061a      	lsls	r2, r3, #24
				((uint32_t)data[i+2]<<16)|
 8001288:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800128a:	3302      	adds	r3, #2
 800128c:	68f9      	ldr	r1, [r7, #12]
 800128e:	440b      	add	r3, r1
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	041b      	lsls	r3, r3, #16
				((uint32_t)data[i+3]<<24)|
 8001294:	431a      	orrs	r2, r3
				((uint32_t)data[i+1]<<8)|
 8001296:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001298:	3301      	adds	r3, #1
 800129a:	68f9      	ldr	r1, [r7, #12]
 800129c:	440b      	add	r3, r1
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	021b      	lsls	r3, r3, #8
				((uint32_t)data[i+2]<<16)|
 80012a2:	4313      	orrs	r3, r2
				(uint32_t)data[i]
 80012a4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80012a6:	68f9      	ldr	r1, [r7, #12]
 80012a8:	440a      	add	r2, r1
 80012aa:	7812      	ldrb	r2, [r2, #0]
				((uint32_t)data[i+1]<<8)|
 80012ac:	4313      	orrs	r3, r2
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address + i,
 80012ae:	2200      	movs	r2, #0
 80012b0:	4698      	mov	r8, r3
 80012b2:	4691      	mov	r9, r2
 80012b4:	4642      	mov	r2, r8
 80012b6:	464b      	mov	r3, r9
 80012b8:	4601      	mov	r1, r0
 80012ba:	2002      	movs	r0, #2
 80012bc:	f002 ffb2 	bl	8004224 <HAL_FLASH_Program>
		);
		i+=4;
 80012c0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80012c2:	3304      	adds	r3, #4
 80012c4:	85fb      	strh	r3, [r7, #46]	; 0x2e
	while(i != (fpages*4)){
 80012c6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80012c8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d1d2      	bne.n	8001276 <Flash_Write+0x4c>
	}
	if(lbytes != 0){
 80012d0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d03f      	beq.n	8001356 <Flash_Write+0x12c>
		uint32_t wdata = 0;
 80012d6:	2300      	movs	r3, #0
 80012d8:	62bb      	str	r3, [r7, #40]	; 0x28
		if(lbytes == 3){
 80012da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80012dc:	2b03      	cmp	r3, #3
 80012de:	d114      	bne.n	800130a <Flash_Write+0xe0>
			wdata = ((uint32_t)data[i+2]<<24)|((uint32_t)data[i+1]<<16)|((uint32_t)data[i]<<8);
 80012e0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80012e2:	3302      	adds	r3, #2
 80012e4:	68fa      	ldr	r2, [r7, #12]
 80012e6:	4413      	add	r3, r2
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	061a      	lsls	r2, r3, #24
 80012ec:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80012ee:	3301      	adds	r3, #1
 80012f0:	68f9      	ldr	r1, [r7, #12]
 80012f2:	440b      	add	r3, r1
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	041b      	lsls	r3, r3, #16
 80012f8:	431a      	orrs	r2, r3
 80012fa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80012fc:	68f9      	ldr	r1, [r7, #12]
 80012fe:	440b      	add	r3, r1
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	021b      	lsls	r3, r3, #8
 8001304:	4313      	orrs	r3, r2
 8001306:	62bb      	str	r3, [r7, #40]	; 0x28
 8001308:	e019      	b.n	800133e <Flash_Write+0x114>
		}
		else if(lbytes == 2){
 800130a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800130c:	2b02      	cmp	r3, #2
 800130e:	d10d      	bne.n	800132c <Flash_Write+0x102>
			wdata = ((uint32_t)data[i+1]<<24)|((uint32_t)data[i]<<16);
 8001310:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001312:	3301      	adds	r3, #1
 8001314:	68fa      	ldr	r2, [r7, #12]
 8001316:	4413      	add	r3, r2
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	061a      	lsls	r2, r3, #24
 800131c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800131e:	68f9      	ldr	r1, [r7, #12]
 8001320:	440b      	add	r3, r1
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	041b      	lsls	r3, r3, #16
 8001326:	4313      	orrs	r3, r2
 8001328:	62bb      	str	r3, [r7, #40]	; 0x28
 800132a:	e008      	b.n	800133e <Flash_Write+0x114>
		}
		else if(lbytes == 1){
 800132c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800132e:	2b01      	cmp	r3, #1
 8001330:	d105      	bne.n	800133e <Flash_Write+0x114>
			wdata = ((uint32_t)data[i]<<24);
 8001332:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001334:	68fa      	ldr	r2, [r7, #12]
 8001336:	4413      	add	r3, r2
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	061b      	lsls	r3, r3, #24
 800133c:	62bb      	str	r3, [r7, #40]	; 0x28
		}
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address + i, wdata);
 800133e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	18d1      	adds	r1, r2, r3
 8001344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001346:	2200      	movs	r2, #0
 8001348:	461c      	mov	r4, r3
 800134a:	4615      	mov	r5, r2
 800134c:	4622      	mov	r2, r4
 800134e:	462b      	mov	r3, r5
 8001350:	2002      	movs	r0, #2
 8001352:	f002 ff67 	bl	8004224 <HAL_FLASH_Program>
	}

	HAL_FLASH_Lock();
 8001356:	f002 fffb 	bl	8004350 <HAL_FLASH_Lock>
}
 800135a:	bf00      	nop
 800135c:	3730      	adds	r7, #48	; 0x30
 800135e:	46bd      	mov	sp, r7
 8001360:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08001364 <General_Copy_32_Bit>:
#include "main.h"
#include "general.h"

void General_Copy_32_Bit(uint32_t address_to, uint32_t address_from){
 8001364:	b480      	push	{r7}
 8001366:	b085      	sub	sp, #20
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	6039      	str	r1, [r7, #0]
	uint8_t i = 0;
 800136e:	2300      	movs	r3, #0
 8001370:	73fb      	strb	r3, [r7, #15]
	while(i != 4){
 8001372:	e00b      	b.n	800138c <General_Copy_32_Bit+0x28>
		*(uint8_t *)(address_to + i) = *(uint8_t *)(address_from + i);
 8001374:	7bfa      	ldrb	r2, [r7, #15]
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	4413      	add	r3, r2
 800137a:	4619      	mov	r1, r3
 800137c:	7bfa      	ldrb	r2, [r7, #15]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4413      	add	r3, r2
 8001382:	780a      	ldrb	r2, [r1, #0]
 8001384:	701a      	strb	r2, [r3, #0]
		i++;
 8001386:	7bfb      	ldrb	r3, [r7, #15]
 8001388:	3301      	adds	r3, #1
 800138a:	73fb      	strb	r3, [r7, #15]
	while(i != 4){
 800138c:	7bfb      	ldrb	r3, [r7, #15]
 800138e:	2b04      	cmp	r3, #4
 8001390:	d1f0      	bne.n	8001374 <General_Copy_32_Bit+0x10>
	}
}
 8001392:	bf00      	nop
 8001394:	bf00      	nop
 8001396:	3714      	adds	r7, #20
 8001398:	46bd      	mov	sp, r7
 800139a:	bc80      	pop	{r7}
 800139c:	4770      	bx	lr

0800139e <General_Copy_16_Bit>:
void General_Copy_16_Bit(uint32_t address_to, uint32_t address_from){
 800139e:	b480      	push	{r7}
 80013a0:	b085      	sub	sp, #20
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]
 80013a6:	6039      	str	r1, [r7, #0]
	uint8_t i = 0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	73fb      	strb	r3, [r7, #15]
	while(i != 2){
 80013ac:	e00b      	b.n	80013c6 <General_Copy_16_Bit+0x28>
		*(uint8_t *)(address_to + i) = *(uint8_t *)(address_from + i);
 80013ae:	7bfa      	ldrb	r2, [r7, #15]
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	4413      	add	r3, r2
 80013b4:	4619      	mov	r1, r3
 80013b6:	7bfa      	ldrb	r2, [r7, #15]
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	4413      	add	r3, r2
 80013bc:	780a      	ldrb	r2, [r1, #0]
 80013be:	701a      	strb	r2, [r3, #0]
		i++;
 80013c0:	7bfb      	ldrb	r3, [r7, #15]
 80013c2:	3301      	adds	r3, #1
 80013c4:	73fb      	strb	r3, [r7, #15]
	while(i != 2){
 80013c6:	7bfb      	ldrb	r3, [r7, #15]
 80013c8:	2b02      	cmp	r3, #2
 80013ca:	d1f0      	bne.n	80013ae <General_Copy_16_Bit+0x10>
	}
 80013cc:	bf00      	nop
 80013ce:	bf00      	nop
 80013d0:	3714      	adds	r7, #20
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bc80      	pop	{r7}
 80013d6:	4770      	bx	lr

080013d8 <HAL_ADC_ConvCpltCallback>:
#include "pid.h"
#include "motor.h"
#include "signal.h"
#include "led.h"

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1){
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a04      	ldr	r2, [pc, #16]	; (80013f8 <HAL_ADC_ConvCpltCallback+0x20>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d101      	bne.n	80013ee <HAL_ADC_ConvCpltCallback+0x16>
        Potentiometer_ADC_Interrupt();
 80013ea:	f000 fbe7 	bl	8001bbc <Potentiometer_ADC_Interrupt>
    }
}
 80013ee:	bf00      	nop
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	40012400 	.word	0x40012400

080013fc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a08      	ldr	r2, [pc, #32]	; (800142c <HAL_TIM_PeriodElapsedCallback+0x30>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d102      	bne.n	8001414 <HAL_TIM_PeriodElapsedCallback+0x18>
		PID_Timer_Interrupt();
 800140e:	f000 f98d 	bl	800172c <PID_Timer_Interrupt>
	}
	else if(htim->Instance == TIM4){
		Signal_Timer_Interrupt();
	}
}
 8001412:	e006      	b.n	8001422 <HAL_TIM_PeriodElapsedCallback+0x26>
	else if(htim->Instance == TIM4){
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a05      	ldr	r2, [pc, #20]	; (8001430 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d101      	bne.n	8001422 <HAL_TIM_PeriodElapsedCallback+0x26>
		Signal_Timer_Interrupt();
 800141e:	f001 f861 	bl	80024e4 <Signal_Timer_Interrupt>
}
 8001422:	bf00      	nop
 8001424:	3708      	adds	r7, #8
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	40000400 	.word	0x40000400
 8001430:	40000800 	.word	0x40000800

08001434 <Interrupts_SysTick>:

void Interrupts_SysTick(){
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
	Motor_SysTick_Interrupt();
 8001438:	f000 f888 	bl	800154c <Motor_SysTick_Interrupt>
	Signal_SysTick_Interrupt();
 800143c:	f001 f816 	bl	800246c <Signal_SysTick_Interrupt>
	LED_SysTick_Interrupt();
 8001440:	f000 f810 	bl	8001464 <LED_SysTick_Interrupt>
}
 8001444:	bf00      	nop
 8001446:	bd80      	pop	{r7, pc}

08001448 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	4603      	mov	r3, r0
 8001450:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == SIGNAL_Pin){
 8001452:	88fb      	ldrh	r3, [r7, #6]
 8001454:	2b02      	cmp	r3, #2
 8001456:	d101      	bne.n	800145c <HAL_GPIO_EXTI_Callback+0x14>
		Signal_Interrupt();
 8001458:	f001 f852 	bl	8002500 <Signal_Interrupt>
	}
}
 800145c:	bf00      	nop
 800145e:	3708      	adds	r7, #8
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}

08001464 <LED_SysTick_Interrupt>:

uint8_t led_mode = 0;
uint8_t led_position_changed = 0;
uint8_t led_systick = 0;

void LED_SysTick_Interrupt(){
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
	if(led_mode == LED_MODE_POSITION_CHANGE){
 8001468:	4b0a      	ldr	r3, [pc, #40]	; (8001494 <LED_SysTick_Interrupt+0x30>)
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	2b03      	cmp	r3, #3
 800146e:	d10f      	bne.n	8001490 <LED_SysTick_Interrupt+0x2c>
		led_systick++;
 8001470:	4b09      	ldr	r3, [pc, #36]	; (8001498 <LED_SysTick_Interrupt+0x34>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	3301      	adds	r3, #1
 8001476:	b2da      	uxtb	r2, r3
 8001478:	4b07      	ldr	r3, [pc, #28]	; (8001498 <LED_SysTick_Interrupt+0x34>)
 800147a:	701a      	strb	r2, [r3, #0]
		if(led_systick >= LED_POSITION_CHANGE_MODE_TIMEOUT_MS){
 800147c:	4b06      	ldr	r3, [pc, #24]	; (8001498 <LED_SysTick_Interrupt+0x34>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	2b13      	cmp	r3, #19
 8001482:	d905      	bls.n	8001490 <LED_SysTick_Interrupt+0x2c>
			LED_Set(OFF);
 8001484:	2000      	movs	r0, #0
 8001486:	f000 f809 	bl	800149c <LED_Set>
			led_systick = 0;
 800148a:	4b03      	ldr	r3, [pc, #12]	; (8001498 <LED_SysTick_Interrupt+0x34>)
 800148c:	2200      	movs	r2, #0
 800148e:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001490:	bf00      	nop
 8001492:	bd80      	pop	{r7, pc}
 8001494:	200001c4 	.word	0x200001c4
 8001498:	200001c6 	.word	0x200001c6

0800149c <LED_Set>:

void LED_Set(uint8_t state){
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	71fb      	strb	r3, [r7, #7]
	if(state == ON){
 80014a6:	79fb      	ldrb	r3, [r7, #7]
 80014a8:	2b01      	cmp	r3, #1
 80014aa:	d105      	bne.n	80014b8 <LED_Set+0x1c>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80014ac:	2201      	movs	r2, #1
 80014ae:	2180      	movs	r1, #128	; 0x80
 80014b0:	4806      	ldr	r0, [pc, #24]	; (80014cc <LED_Set+0x30>)
 80014b2:	f003 fa52 	bl	800495a <HAL_GPIO_WritePin>
	}else{
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
	}
}
 80014b6:	e004      	b.n	80014c2 <LED_Set+0x26>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80014b8:	2200      	movs	r2, #0
 80014ba:	2180      	movs	r1, #128	; 0x80
 80014bc:	4803      	ldr	r0, [pc, #12]	; (80014cc <LED_Set+0x30>)
 80014be:	f003 fa4c 	bl	800495a <HAL_GPIO_WritePin>
}
 80014c2:	bf00      	nop
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40010800 	.word	0x40010800

080014d0 <LED_Update>:
void LED_Update(){
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
	switch(led_mode){
 80014d4:	4b19      	ldr	r3, [pc, #100]	; (800153c <LED_Update+0x6c>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	2b03      	cmp	r3, #3
 80014da:	d82a      	bhi.n	8001532 <LED_Update+0x62>
 80014dc:	a201      	add	r2, pc, #4	; (adr r2, 80014e4 <LED_Update+0x14>)
 80014de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014e2:	bf00      	nop
 80014e4:	080014f5 	.word	0x080014f5
 80014e8:	080014fd 	.word	0x080014fd
 80014ec:	08001505 	.word	0x08001505
 80014f0:	0800151d 	.word	0x0800151d
		case LED_MODE_OFF:
			LED_Set(OFF);
 80014f4:	2000      	movs	r0, #0
 80014f6:	f7ff ffd1 	bl	800149c <LED_Set>
		break;
 80014fa:	e01a      	b.n	8001532 <LED_Update+0x62>
		case LED_MODE_POWER:
			LED_Set(ON);
 80014fc:	2001      	movs	r0, #1
 80014fe:	f7ff ffcd 	bl	800149c <LED_Set>
		break;
 8001502:	e016      	b.n	8001532 <LED_Update+0x62>
		case LED_MODE_SIGNAL:
			if(pid_running){
 8001504:	4b0e      	ldr	r3, [pc, #56]	; (8001540 <LED_Update+0x70>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d003      	beq.n	8001514 <LED_Update+0x44>
				LED_Set(ON);
 800150c:	2001      	movs	r0, #1
 800150e:	f7ff ffc5 	bl	800149c <LED_Set>
			}else{
				LED_Set(OFF);
			}
		break;
 8001512:	e00e      	b.n	8001532 <LED_Update+0x62>
				LED_Set(OFF);
 8001514:	2000      	movs	r0, #0
 8001516:	f7ff ffc1 	bl	800149c <LED_Set>
		break;
 800151a:	e00a      	b.n	8001532 <LED_Update+0x62>
		case LED_MODE_POSITION_CHANGE:
			if(led_position_changed){
 800151c:	4b09      	ldr	r3, [pc, #36]	; (8001544 <LED_Update+0x74>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d005      	beq.n	8001530 <LED_Update+0x60>
				led_systick = 0;
 8001524:	4b08      	ldr	r3, [pc, #32]	; (8001548 <LED_Update+0x78>)
 8001526:	2200      	movs	r2, #0
 8001528:	701a      	strb	r2, [r3, #0]
				LED_Set(ON);
 800152a:	2001      	movs	r0, #1
 800152c:	f7ff ffb6 	bl	800149c <LED_Set>
			}
		break;
 8001530:	bf00      	nop
	}
	led_position_changed = 0;
 8001532:	4b04      	ldr	r3, [pc, #16]	; (8001544 <LED_Update+0x74>)
 8001534:	2200      	movs	r2, #0
 8001536:	701a      	strb	r2, [r3, #0]
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}
 800153c:	200001c4 	.word	0x200001c4
 8001540:	200001d8 	.word	0x200001d8
 8001544:	200001c5 	.word	0x200001c5
 8001548:	200001c6 	.word	0x200001c6

0800154c <Motor_SysTick_Interrupt>:
uint8_t motor_invert = MOTOR_NORMAL;
uint16_t motor_max_power = 1000;
uint8_t motor_running = 0;
uint8_t motor_systick = 0;

void Motor_SysTick_Interrupt(){
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
	if(!pid_running){
 8001550:	4b0c      	ldr	r3, [pc, #48]	; (8001584 <Motor_SysTick_Interrupt+0x38>)
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d113      	bne.n	8001580 <Motor_SysTick_Interrupt+0x34>
		if(motor_running){
 8001558:	4b0b      	ldr	r3, [pc, #44]	; (8001588 <Motor_SysTick_Interrupt+0x3c>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d00f      	beq.n	8001580 <Motor_SysTick_Interrupt+0x34>
			motor_systick++;
 8001560:	4b0a      	ldr	r3, [pc, #40]	; (800158c <Motor_SysTick_Interrupt+0x40>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	3301      	adds	r3, #1
 8001566:	b2da      	uxtb	r2, r3
 8001568:	4b08      	ldr	r3, [pc, #32]	; (800158c <Motor_SysTick_Interrupt+0x40>)
 800156a:	701a      	strb	r2, [r3, #0]
			if(motor_systick == MOTOR_USB_TEST_TIMEOUT_MS){
 800156c:	4b07      	ldr	r3, [pc, #28]	; (800158c <Motor_SysTick_Interrupt+0x40>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	2b64      	cmp	r3, #100	; 0x64
 8001572:	d105      	bne.n	8001580 <Motor_SysTick_Interrupt+0x34>
				Motor_Set(0);
 8001574:	2000      	movs	r0, #0
 8001576:	f000 f80b 	bl	8001590 <Motor_Set>
				motor_systick = 0;
 800157a:	4b04      	ldr	r3, [pc, #16]	; (800158c <Motor_SysTick_Interrupt+0x40>)
 800157c:	2200      	movs	r2, #0
 800157e:	701a      	strb	r2, [r3, #0]
			}
		}
	}
}
 8001580:	bf00      	nop
 8001582:	bd80      	pop	{r7, pc}
 8001584:	200001d8 	.word	0x200001d8
 8001588:	200001c8 	.word	0x200001c8
 800158c:	200001c9 	.word	0x200001c9

08001590 <Motor_Set>:

void Motor_Set(int16_t strength){//-1000 0 1000 Strength
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	80fb      	strh	r3, [r7, #6]
	if(motor_invert == MOTOR_INVERT){
 800159a:	4b2d      	ldr	r3, [pc, #180]	; (8001650 <Motor_Set+0xc0>)
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d103      	bne.n	80015aa <Motor_Set+0x1a>
		strength = strength - (2 * strength);
 80015a2:	88fb      	ldrh	r3, [r7, #6]
 80015a4:	425b      	negs	r3, r3
 80015a6:	b29b      	uxth	r3, r3
 80015a8:	80fb      	strh	r3, [r7, #6]
	}

	if(strength == 0){
 80015aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d110      	bne.n	80015d4 <Motor_Set+0x44>
		TIM2 -> CCR1 = 1000;
 80015b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015b6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80015ba:	635a      	str	r2, [r3, #52]	; 0x34
		TIM2 -> CCR2 = 1000;
 80015bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80015c4:	639a      	str	r2, [r3, #56]	; 0x38
		motor_running = 0;
 80015c6:	4b23      	ldr	r3, [pc, #140]	; (8001654 <Motor_Set+0xc4>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	701a      	strb	r2, [r3, #0]
		motor_systick = 0;
 80015cc:	4b22      	ldr	r3, [pc, #136]	; (8001658 <Motor_Set+0xc8>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	701a      	strb	r2, [r3, #0]
	}else if(strength > 0){
		TIM2 -> CCR1 = 1000 - (strength / (1000 / motor_max_power));
		TIM2 -> CCR2 = 1000;
		motor_running = 1;
	}
}
 80015d2:	e038      	b.n	8001646 <Motor_Set+0xb6>
	}else if(strength < 0){
 80015d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	da18      	bge.n	800160e <Motor_Set+0x7e>
		TIM2 -> CCR1 = 1000;
 80015dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80015e4:	635a      	str	r2, [r3, #52]	; 0x34
		TIM2 -> CCR2 = 1000 + (strength / (1000 / motor_max_power));
 80015e6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80015ea:	4b1c      	ldr	r3, [pc, #112]	; (800165c <Motor_Set+0xcc>)
 80015ec:	881b      	ldrh	r3, [r3, #0]
 80015ee:	4619      	mov	r1, r3
 80015f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015f4:	fb93 f3f1 	sdiv	r3, r3, r1
 80015f8:	fb92 f3f3 	sdiv	r3, r2, r3
 80015fc:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 8001600:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001604:	639a      	str	r2, [r3, #56]	; 0x38
		motor_running = 1;
 8001606:	4b13      	ldr	r3, [pc, #76]	; (8001654 <Motor_Set+0xc4>)
 8001608:	2201      	movs	r2, #1
 800160a:	701a      	strb	r2, [r3, #0]
}
 800160c:	e01b      	b.n	8001646 <Motor_Set+0xb6>
	}else if(strength > 0){
 800160e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001612:	2b00      	cmp	r3, #0
 8001614:	dd17      	ble.n	8001646 <Motor_Set+0xb6>
		TIM2 -> CCR1 = 1000 - (strength / (1000 / motor_max_power));
 8001616:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800161a:	4b10      	ldr	r3, [pc, #64]	; (800165c <Motor_Set+0xcc>)
 800161c:	881b      	ldrh	r3, [r3, #0]
 800161e:	4619      	mov	r1, r3
 8001620:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001624:	fb93 f3f1 	sdiv	r3, r3, r1
 8001628:	fb92 f3f3 	sdiv	r3, r2, r3
 800162c:	f5c3 727a 	rsb	r2, r3, #1000	; 0x3e8
 8001630:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001634:	635a      	str	r2, [r3, #52]	; 0x34
		TIM2 -> CCR2 = 1000;
 8001636:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800163a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800163e:	639a      	str	r2, [r3, #56]	; 0x38
		motor_running = 1;
 8001640:	4b04      	ldr	r3, [pc, #16]	; (8001654 <Motor_Set+0xc4>)
 8001642:	2201      	movs	r2, #1
 8001644:	701a      	strb	r2, [r3, #0]
}
 8001646:	bf00      	nop
 8001648:	370c      	adds	r7, #12
 800164a:	46bd      	mov	sp, r7
 800164c:	bc80      	pop	{r7}
 800164e:	4770      	bx	lr
 8001650:	200001c7 	.word	0x200001c7
 8001654:	200001c8 	.word	0x200001c8
 8001658:	200001c9 	.word	0x200001c9
 800165c:	20000000 	.word	0x20000000

08001660 <Motor_Get>:
int16_t Motor_Get(){
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
	if(TIM2 -> CCR1 != 1000){
 8001664:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001668:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800166a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800166e:	d013      	beq.n	8001698 <Motor_Get+0x38>
		return (1000 - (int16_t)(TIM2 -> CCR1)) * (1000 / motor_max_power);
 8001670:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001674:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001676:	b21b      	sxth	r3, r3
 8001678:	f5c3 737a 	rsb	r3, r3, #1000	; 0x3e8
 800167c:	b29b      	uxth	r3, r3
 800167e:	4a16      	ldr	r2, [pc, #88]	; (80016d8 <Motor_Get+0x78>)
 8001680:	8812      	ldrh	r2, [r2, #0]
 8001682:	4611      	mov	r1, r2
 8001684:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001688:	fb92 f2f1 	sdiv	r2, r2, r1
 800168c:	b292      	uxth	r2, r2
 800168e:	fb02 f303 	mul.w	r3, r2, r3
 8001692:	b29b      	uxth	r3, r3
 8001694:	b21b      	sxth	r3, r3
 8001696:	e01a      	b.n	80016ce <Motor_Get+0x6e>
	}else if(TIM2 -> CCR2 != 1000){
 8001698:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800169c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800169e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80016a2:	d013      	beq.n	80016cc <Motor_Get+0x6c>
		return ((int16_t)(TIM2 -> CCR2) - 1000) * (1000 / motor_max_power);
 80016a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016aa:	b21b      	sxth	r3, r3
 80016ac:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80016b0:	b29b      	uxth	r3, r3
 80016b2:	4a09      	ldr	r2, [pc, #36]	; (80016d8 <Motor_Get+0x78>)
 80016b4:	8812      	ldrh	r2, [r2, #0]
 80016b6:	4611      	mov	r1, r2
 80016b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80016bc:	fb92 f2f1 	sdiv	r2, r2, r1
 80016c0:	b292      	uxth	r2, r2
 80016c2:	fb02 f303 	mul.w	r3, r2, r3
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	b21b      	sxth	r3, r3
 80016ca:	e000      	b.n	80016ce <Motor_Get+0x6e>
	}
	return 0;
 80016cc:	2300      	movs	r3, #0
} 
 80016ce:	4618      	mov	r0, r3
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bc80      	pop	{r7}
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	20000000 	.word	0x20000000

080016dc <Motor_Init>:
void Motor_Init(){
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80016e0:	2100      	movs	r1, #0
 80016e2:	4804      	ldr	r0, [pc, #16]	; (80016f4 <Motor_Init+0x18>)
 80016e4:	f005 fd1c 	bl	8007120 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80016e8:	2104      	movs	r1, #4
 80016ea:	4802      	ldr	r0, [pc, #8]	; (80016f4 <Motor_Init+0x18>)
 80016ec:	f005 fd18 	bl	8007120 <HAL_TIM_PWM_Start>
 80016f0:	bf00      	nop
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	200003d8 	.word	0x200003d8

080016f8 <PID_Timer_Stop>:
float pid_setpoint = 2047;
//Runtime variables
float pid_last_input = 0;
float pid_output_sum = 0;

void PID_Timer_Stop(){
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim3);
 80016fc:	4802      	ldr	r0, [pc, #8]	; (8001708 <PID_Timer_Stop+0x10>)
 80016fe:	f005 fc89 	bl	8007014 <HAL_TIM_Base_Stop_IT>
}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000420 	.word	0x20000420

0800170c <PID_Timer_Restart>:
void PID_Timer_Restart(){
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim3);
 8001710:	4805      	ldr	r0, [pc, #20]	; (8001728 <PID_Timer_Restart+0x1c>)
 8001712:	f005 fc7f 	bl	8007014 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001716:	4b04      	ldr	r3, [pc, #16]	; (8001728 <PID_Timer_Restart+0x1c>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	2200      	movs	r2, #0
 800171c:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Start_IT(&htim3);
 800171e:	4802      	ldr	r0, [pc, #8]	; (8001728 <PID_Timer_Restart+0x1c>)
 8001720:	f005 fc26 	bl	8006f70 <HAL_TIM_Base_Start_IT>
}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}
 8001728:	20000420 	.word	0x20000420

0800172c <PID_Timer_Interrupt>:
void PID_Timer_Interrupt(){
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
	PID_Compute();
 8001730:	f000 f838 	bl	80017a4 <PID_Compute>
	PID_Ready(pid_output);
 8001734:	4b04      	ldr	r3, [pc, #16]	; (8001748 <PID_Timer_Interrupt+0x1c>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff fca5 	bl	8001088 <PID_Ready>
	PID_Timer_Restart();
 800173e:	f7ff ffe5 	bl	800170c <PID_Timer_Restart>
}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	200001e0 	.word	0x200001e0

0800174c <PID_Get_Sampling_Time>:

uint16_t PID_Get_Sampling_Time(){
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
	return (__HAL_TIM_GET_AUTORELOAD(&htim3) / 100);
 8001750:	4b05      	ldr	r3, [pc, #20]	; (8001768 <PID_Get_Sampling_Time+0x1c>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001756:	4a05      	ldr	r2, [pc, #20]	; (800176c <PID_Get_Sampling_Time+0x20>)
 8001758:	fba2 2303 	umull	r2, r3, r2, r3
 800175c:	095b      	lsrs	r3, r3, #5
 800175e:	b29b      	uxth	r3, r3
}
 8001760:	4618      	mov	r0, r3
 8001762:	46bd      	mov	sp, r7
 8001764:	bc80      	pop	{r7}
 8001766:	4770      	bx	lr
 8001768:	20000420 	.word	0x20000420
 800176c:	51eb851f 	.word	0x51eb851f

08001770 <PID_Set_Sampling_Time>:
void PID_Set_Sampling_Time(uint16_t ms){
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	4603      	mov	r3, r0
 8001778:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_AUTORELOAD(&htim3, ms * 100);
 800177a:	88fb      	ldrh	r3, [r7, #6]
 800177c:	2264      	movs	r2, #100	; 0x64
 800177e:	fb03 f202 	mul.w	r2, r3, r2
 8001782:	4b07      	ldr	r3, [pc, #28]	; (80017a0 <PID_Set_Sampling_Time+0x30>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	62da      	str	r2, [r3, #44]	; 0x2c
 8001788:	88fb      	ldrh	r3, [r7, #6]
 800178a:	2264      	movs	r2, #100	; 0x64
 800178c:	fb02 f303 	mul.w	r3, r2, r3
 8001790:	461a      	mov	r2, r3
 8001792:	4b03      	ldr	r3, [pc, #12]	; (80017a0 <PID_Set_Sampling_Time+0x30>)
 8001794:	60da      	str	r2, [r3, #12]
}
 8001796:	bf00      	nop
 8001798:	370c      	adds	r7, #12
 800179a:	46bd      	mov	sp, r7
 800179c:	bc80      	pop	{r7}
 800179e:	4770      	bx	lr
 80017a0:	20000420 	.word	0x20000420

080017a4 <PID_Compute>:
void PID_Compute(){
 80017a4:	b590      	push	{r4, r7, lr}
 80017a6:	b085      	sub	sp, #20
 80017a8:	af00      	add	r7, sp, #0
	float input = pid_input;
 80017aa:	4b94      	ldr	r3, [pc, #592]	; (80019fc <PID_Compute+0x258>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	60bb      	str	r3, [r7, #8]
	float error = pid_setpoint - input;
 80017b0:	4b93      	ldr	r3, [pc, #588]	; (8001a00 <PID_Compute+0x25c>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	68b9      	ldr	r1, [r7, #8]
 80017b6:	4618      	mov	r0, r3
 80017b8:	f7ff f924 	bl	8000a04 <__aeabi_fsub>
 80017bc:	4603      	mov	r3, r0
 80017be:	607b      	str	r3, [r7, #4]
	float input_d = (input - pid_last_input);
 80017c0:	4b90      	ldr	r3, [pc, #576]	; (8001a04 <PID_Compute+0x260>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4619      	mov	r1, r3
 80017c6:	68b8      	ldr	r0, [r7, #8]
 80017c8:	f7ff f91c 	bl	8000a04 <__aeabi_fsub>
 80017cc:	4603      	mov	r3, r0
 80017ce:	603b      	str	r3, [r7, #0]
	float output = 0;
 80017d0:	f04f 0300 	mov.w	r3, #0
 80017d4:	60fb      	str	r3, [r7, #12]

	if(error >= pid_split_1){
 80017d6:	4b8c      	ldr	r3, [pc, #560]	; (8001a08 <PID_Compute+0x264>)
 80017d8:	881b      	ldrh	r3, [r3, #0]
 80017da:	4618      	mov	r0, r3
 80017dc:	f7ff f9c8 	bl	8000b70 <__aeabi_i2f>
 80017e0:	4603      	mov	r3, r0
 80017e2:	4619      	mov	r1, r3
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	f7ff fbc9 	bl	8000f7c <__aeabi_fcmpge>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d074      	beq.n	80018da <PID_Compute+0x136>
		pid_output_sum += pid_ki_1 * error;
 80017f0:	4b86      	ldr	r3, [pc, #536]	; (8001a0c <PID_Compute+0x268>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	6879      	ldr	r1, [r7, #4]
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7ff fa0e 	bl	8000c18 <__aeabi_fmul>
 80017fc:	4603      	mov	r3, r0
 80017fe:	461a      	mov	r2, r3
 8001800:	4b83      	ldr	r3, [pc, #524]	; (8001a10 <PID_Compute+0x26c>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4619      	mov	r1, r3
 8001806:	4610      	mov	r0, r2
 8001808:	f7ff f8fe 	bl	8000a08 <__addsf3>
 800180c:	4603      	mov	r3, r0
 800180e:	461a      	mov	r2, r3
 8001810:	4b7f      	ldr	r3, [pc, #508]	; (8001a10 <PID_Compute+0x26c>)
 8001812:	601a      	str	r2, [r3, #0]
		if(pid_on == PID_ON_M){
 8001814:	4b7f      	ldr	r3, [pc, #508]	; (8001a14 <PID_Compute+0x270>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d110      	bne.n	800183e <PID_Compute+0x9a>
			pid_output_sum -= pid_kp_1 * input_d;
 800181c:	4b7c      	ldr	r3, [pc, #496]	; (8001a10 <PID_Compute+0x26c>)
 800181e:	681c      	ldr	r4, [r3, #0]
 8001820:	4b7d      	ldr	r3, [pc, #500]	; (8001a18 <PID_Compute+0x274>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	6839      	ldr	r1, [r7, #0]
 8001826:	4618      	mov	r0, r3
 8001828:	f7ff f9f6 	bl	8000c18 <__aeabi_fmul>
 800182c:	4603      	mov	r3, r0
 800182e:	4619      	mov	r1, r3
 8001830:	4620      	mov	r0, r4
 8001832:	f7ff f8e7 	bl	8000a04 <__aeabi_fsub>
 8001836:	4603      	mov	r3, r0
 8001838:	461a      	mov	r2, r3
 800183a:	4b75      	ldr	r3, [pc, #468]	; (8001a10 <PID_Compute+0x26c>)
 800183c:	601a      	str	r2, [r3, #0]
		}

		if(pid_output_sum > 1000.0f){
 800183e:	4b74      	ldr	r3, [pc, #464]	; (8001a10 <PID_Compute+0x26c>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4976      	ldr	r1, [pc, #472]	; (8001a1c <PID_Compute+0x278>)
 8001844:	4618      	mov	r0, r3
 8001846:	f7ff fba3 	bl	8000f90 <__aeabi_fcmpgt>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d003      	beq.n	8001858 <PID_Compute+0xb4>
			pid_output_sum = 1000.0f;
 8001850:	4b6f      	ldr	r3, [pc, #444]	; (8001a10 <PID_Compute+0x26c>)
 8001852:	4a72      	ldr	r2, [pc, #456]	; (8001a1c <PID_Compute+0x278>)
 8001854:	601a      	str	r2, [r3, #0]
 8001856:	e00b      	b.n	8001870 <PID_Compute+0xcc>
		}else if(pid_output_sum < -1000.0f){
 8001858:	4b6d      	ldr	r3, [pc, #436]	; (8001a10 <PID_Compute+0x26c>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4970      	ldr	r1, [pc, #448]	; (8001a20 <PID_Compute+0x27c>)
 800185e:	4618      	mov	r0, r3
 8001860:	f7ff fb78 	bl	8000f54 <__aeabi_fcmplt>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d002      	beq.n	8001870 <PID_Compute+0xcc>
			pid_output_sum = -1000.0f;
 800186a:	4b69      	ldr	r3, [pc, #420]	; (8001a10 <PID_Compute+0x26c>)
 800186c:	4a6c      	ldr	r2, [pc, #432]	; (8001a20 <PID_Compute+0x27c>)
 800186e:	601a      	str	r2, [r3, #0]
		}

		if(pid_on == PID_ON_E){
 8001870:	4b68      	ldr	r3, [pc, #416]	; (8001a14 <PID_Compute+0x270>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	2b01      	cmp	r3, #1
 8001876:	d107      	bne.n	8001888 <PID_Compute+0xe4>
			output = pid_kp_1 * error;
 8001878:	4b67      	ldr	r3, [pc, #412]	; (8001a18 <PID_Compute+0x274>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4619      	mov	r1, r3
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	f7ff f9ca 	bl	8000c18 <__aeabi_fmul>
 8001884:	4603      	mov	r3, r0
 8001886:	60fb      	str	r3, [r7, #12]
		}

		output += pid_output_sum - pid_kd_1 * input_d;
 8001888:	4b61      	ldr	r3, [pc, #388]	; (8001a10 <PID_Compute+0x26c>)
 800188a:	681c      	ldr	r4, [r3, #0]
 800188c:	4b65      	ldr	r3, [pc, #404]	; (8001a24 <PID_Compute+0x280>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	6839      	ldr	r1, [r7, #0]
 8001892:	4618      	mov	r0, r3
 8001894:	f7ff f9c0 	bl	8000c18 <__aeabi_fmul>
 8001898:	4603      	mov	r3, r0
 800189a:	4619      	mov	r1, r3
 800189c:	4620      	mov	r0, r4
 800189e:	f7ff f8b1 	bl	8000a04 <__aeabi_fsub>
 80018a2:	4603      	mov	r3, r0
 80018a4:	4619      	mov	r1, r3
 80018a6:	68f8      	ldr	r0, [r7, #12]
 80018a8:	f7ff f8ae 	bl	8000a08 <__addsf3>
 80018ac:	4603      	mov	r3, r0
 80018ae:	60fb      	str	r3, [r7, #12]
		if(output > 1000.0f){
 80018b0:	495a      	ldr	r1, [pc, #360]	; (8001a1c <PID_Compute+0x278>)
 80018b2:	68f8      	ldr	r0, [r7, #12]
 80018b4:	f7ff fb6c 	bl	8000f90 <__aeabi_fcmpgt>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d002      	beq.n	80018c4 <PID_Compute+0x120>
			output = 1000.0f;
 80018be:	4b57      	ldr	r3, [pc, #348]	; (8001a1c <PID_Compute+0x278>)
 80018c0:	60fb      	str	r3, [r7, #12]
 80018c2:	e12c      	b.n	8001b1e <PID_Compute+0x37a>
		}
		else if(output < -1000.0f){
 80018c4:	4956      	ldr	r1, [pc, #344]	; (8001a20 <PID_Compute+0x27c>)
 80018c6:	68f8      	ldr	r0, [r7, #12]
 80018c8:	f7ff fb44 	bl	8000f54 <__aeabi_fcmplt>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	f000 8125 	beq.w	8001b1e <PID_Compute+0x37a>
			output = -1000.0f;
 80018d4:	4b52      	ldr	r3, [pc, #328]	; (8001a20 <PID_Compute+0x27c>)
 80018d6:	60fb      	str	r3, [r7, #12]
 80018d8:	e121      	b.n	8001b1e <PID_Compute+0x37a>
		}
	}else if((error < pid_split_1) && (error >= pid_split_2)){
 80018da:	4b4b      	ldr	r3, [pc, #300]	; (8001a08 <PID_Compute+0x264>)
 80018dc:	881b      	ldrh	r3, [r3, #0]
 80018de:	4618      	mov	r0, r3
 80018e0:	f7ff f946 	bl	8000b70 <__aeabi_i2f>
 80018e4:	4603      	mov	r3, r0
 80018e6:	4619      	mov	r1, r3
 80018e8:	6878      	ldr	r0, [r7, #4]
 80018ea:	f7ff fb33 	bl	8000f54 <__aeabi_fcmplt>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	f000 80a1 	beq.w	8001a38 <PID_Compute+0x294>
 80018f6:	4b4c      	ldr	r3, [pc, #304]	; (8001a28 <PID_Compute+0x284>)
 80018f8:	881b      	ldrh	r3, [r3, #0]
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7ff f938 	bl	8000b70 <__aeabi_i2f>
 8001900:	4603      	mov	r3, r0
 8001902:	4619      	mov	r1, r3
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	f7ff fb39 	bl	8000f7c <__aeabi_fcmpge>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	f000 8093 	beq.w	8001a38 <PID_Compute+0x294>
		pid_output_sum += pid_ki_2 * error;
 8001912:	4b46      	ldr	r3, [pc, #280]	; (8001a2c <PID_Compute+0x288>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	6879      	ldr	r1, [r7, #4]
 8001918:	4618      	mov	r0, r3
 800191a:	f7ff f97d 	bl	8000c18 <__aeabi_fmul>
 800191e:	4603      	mov	r3, r0
 8001920:	461a      	mov	r2, r3
 8001922:	4b3b      	ldr	r3, [pc, #236]	; (8001a10 <PID_Compute+0x26c>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4619      	mov	r1, r3
 8001928:	4610      	mov	r0, r2
 800192a:	f7ff f86d 	bl	8000a08 <__addsf3>
 800192e:	4603      	mov	r3, r0
 8001930:	461a      	mov	r2, r3
 8001932:	4b37      	ldr	r3, [pc, #220]	; (8001a10 <PID_Compute+0x26c>)
 8001934:	601a      	str	r2, [r3, #0]
		if(pid_on == PID_ON_M){
 8001936:	4b37      	ldr	r3, [pc, #220]	; (8001a14 <PID_Compute+0x270>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d110      	bne.n	8001960 <PID_Compute+0x1bc>
			pid_output_sum -= pid_kp_2 * input_d;
 800193e:	4b34      	ldr	r3, [pc, #208]	; (8001a10 <PID_Compute+0x26c>)
 8001940:	681c      	ldr	r4, [r3, #0]
 8001942:	4b3b      	ldr	r3, [pc, #236]	; (8001a30 <PID_Compute+0x28c>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	6839      	ldr	r1, [r7, #0]
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff f965 	bl	8000c18 <__aeabi_fmul>
 800194e:	4603      	mov	r3, r0
 8001950:	4619      	mov	r1, r3
 8001952:	4620      	mov	r0, r4
 8001954:	f7ff f856 	bl	8000a04 <__aeabi_fsub>
 8001958:	4603      	mov	r3, r0
 800195a:	461a      	mov	r2, r3
 800195c:	4b2c      	ldr	r3, [pc, #176]	; (8001a10 <PID_Compute+0x26c>)
 800195e:	601a      	str	r2, [r3, #0]
		}

		if(pid_output_sum > 1000.0f){
 8001960:	4b2b      	ldr	r3, [pc, #172]	; (8001a10 <PID_Compute+0x26c>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	492d      	ldr	r1, [pc, #180]	; (8001a1c <PID_Compute+0x278>)
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff fb12 	bl	8000f90 <__aeabi_fcmpgt>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d003      	beq.n	800197a <PID_Compute+0x1d6>
			pid_output_sum = 1000.0f;
 8001972:	4b27      	ldr	r3, [pc, #156]	; (8001a10 <PID_Compute+0x26c>)
 8001974:	4a29      	ldr	r2, [pc, #164]	; (8001a1c <PID_Compute+0x278>)
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	e00b      	b.n	8001992 <PID_Compute+0x1ee>
		}else if(pid_output_sum < -1000.0f){
 800197a:	4b25      	ldr	r3, [pc, #148]	; (8001a10 <PID_Compute+0x26c>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4928      	ldr	r1, [pc, #160]	; (8001a20 <PID_Compute+0x27c>)
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff fae7 	bl	8000f54 <__aeabi_fcmplt>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d002      	beq.n	8001992 <PID_Compute+0x1ee>
			pid_output_sum = -1000.0f;
 800198c:	4b20      	ldr	r3, [pc, #128]	; (8001a10 <PID_Compute+0x26c>)
 800198e:	4a24      	ldr	r2, [pc, #144]	; (8001a20 <PID_Compute+0x27c>)
 8001990:	601a      	str	r2, [r3, #0]
		}

		if(pid_on == PID_ON_E){
 8001992:	4b20      	ldr	r3, [pc, #128]	; (8001a14 <PID_Compute+0x270>)
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	2b01      	cmp	r3, #1
 8001998:	d107      	bne.n	80019aa <PID_Compute+0x206>
			output = pid_kp_2 * error;
 800199a:	4b25      	ldr	r3, [pc, #148]	; (8001a30 <PID_Compute+0x28c>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4619      	mov	r1, r3
 80019a0:	6878      	ldr	r0, [r7, #4]
 80019a2:	f7ff f939 	bl	8000c18 <__aeabi_fmul>
 80019a6:	4603      	mov	r3, r0
 80019a8:	60fb      	str	r3, [r7, #12]
		}

		output += pid_output_sum - pid_kd_2 * input_d;
 80019aa:	4b19      	ldr	r3, [pc, #100]	; (8001a10 <PID_Compute+0x26c>)
 80019ac:	681c      	ldr	r4, [r3, #0]
 80019ae:	4b21      	ldr	r3, [pc, #132]	; (8001a34 <PID_Compute+0x290>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	6839      	ldr	r1, [r7, #0]
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7ff f92f 	bl	8000c18 <__aeabi_fmul>
 80019ba:	4603      	mov	r3, r0
 80019bc:	4619      	mov	r1, r3
 80019be:	4620      	mov	r0, r4
 80019c0:	f7ff f820 	bl	8000a04 <__aeabi_fsub>
 80019c4:	4603      	mov	r3, r0
 80019c6:	4619      	mov	r1, r3
 80019c8:	68f8      	ldr	r0, [r7, #12]
 80019ca:	f7ff f81d 	bl	8000a08 <__addsf3>
 80019ce:	4603      	mov	r3, r0
 80019d0:	60fb      	str	r3, [r7, #12]
		if(output > 1000.0f){
 80019d2:	4912      	ldr	r1, [pc, #72]	; (8001a1c <PID_Compute+0x278>)
 80019d4:	68f8      	ldr	r0, [r7, #12]
 80019d6:	f7ff fadb 	bl	8000f90 <__aeabi_fcmpgt>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d002      	beq.n	80019e6 <PID_Compute+0x242>
			output = 1000.0f;
 80019e0:	4b0e      	ldr	r3, [pc, #56]	; (8001a1c <PID_Compute+0x278>)
 80019e2:	60fb      	str	r3, [r7, #12]
		if(output > 1000.0f){
 80019e4:	e09b      	b.n	8001b1e <PID_Compute+0x37a>
		}
		else if(output < -1000.0f){
 80019e6:	490e      	ldr	r1, [pc, #56]	; (8001a20 <PID_Compute+0x27c>)
 80019e8:	68f8      	ldr	r0, [r7, #12]
 80019ea:	f7ff fab3 	bl	8000f54 <__aeabi_fcmplt>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d100      	bne.n	80019f6 <PID_Compute+0x252>
		if(output > 1000.0f){
 80019f4:	e093      	b.n	8001b1e <PID_Compute+0x37a>
			output = -1000.0f;
 80019f6:	4b0a      	ldr	r3, [pc, #40]	; (8001a20 <PID_Compute+0x27c>)
 80019f8:	60fb      	str	r3, [r7, #12]
		if(output > 1000.0f){
 80019fa:	e090      	b.n	8001b1e <PID_Compute+0x37a>
 80019fc:	200001dc 	.word	0x200001dc
 8001a00:	20000024 	.word	0x20000024
 8001a04:	200001e4 	.word	0x200001e4
 8001a08:	2000001c 	.word	0x2000001c
 8001a0c:	200001cc 	.word	0x200001cc
 8001a10:	200001e8 	.word	0x200001e8
 8001a14:	20000020 	.word	0x20000020
 8001a18:	20000004 	.word	0x20000004
 8001a1c:	447a0000 	.word	0x447a0000
 8001a20:	c47a0000 	.word	0xc47a0000
 8001a24:	20000008 	.word	0x20000008
 8001a28:	2000001e 	.word	0x2000001e
 8001a2c:	200001d0 	.word	0x200001d0
 8001a30:	2000000c 	.word	0x2000000c
 8001a34:	20000010 	.word	0x20000010
		}
	}else{
		pid_output_sum += pid_ki_3 * error;
 8001a38:	4b3e      	ldr	r3, [pc, #248]	; (8001b34 <PID_Compute+0x390>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	6879      	ldr	r1, [r7, #4]
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f7ff f8ea 	bl	8000c18 <__aeabi_fmul>
 8001a44:	4603      	mov	r3, r0
 8001a46:	461a      	mov	r2, r3
 8001a48:	4b3b      	ldr	r3, [pc, #236]	; (8001b38 <PID_Compute+0x394>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	4610      	mov	r0, r2
 8001a50:	f7fe ffda 	bl	8000a08 <__addsf3>
 8001a54:	4603      	mov	r3, r0
 8001a56:	461a      	mov	r2, r3
 8001a58:	4b37      	ldr	r3, [pc, #220]	; (8001b38 <PID_Compute+0x394>)
 8001a5a:	601a      	str	r2, [r3, #0]
		if(pid_on == PID_ON_M){
 8001a5c:	4b37      	ldr	r3, [pc, #220]	; (8001b3c <PID_Compute+0x398>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d110      	bne.n	8001a86 <PID_Compute+0x2e2>
			pid_output_sum -= pid_kp_3 * input_d;
 8001a64:	4b34      	ldr	r3, [pc, #208]	; (8001b38 <PID_Compute+0x394>)
 8001a66:	681c      	ldr	r4, [r3, #0]
 8001a68:	4b35      	ldr	r3, [pc, #212]	; (8001b40 <PID_Compute+0x39c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	6839      	ldr	r1, [r7, #0]
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7ff f8d2 	bl	8000c18 <__aeabi_fmul>
 8001a74:	4603      	mov	r3, r0
 8001a76:	4619      	mov	r1, r3
 8001a78:	4620      	mov	r0, r4
 8001a7a:	f7fe ffc3 	bl	8000a04 <__aeabi_fsub>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	461a      	mov	r2, r3
 8001a82:	4b2d      	ldr	r3, [pc, #180]	; (8001b38 <PID_Compute+0x394>)
 8001a84:	601a      	str	r2, [r3, #0]
		}

		if(pid_output_sum > 1000.0f){
 8001a86:	4b2c      	ldr	r3, [pc, #176]	; (8001b38 <PID_Compute+0x394>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	492e      	ldr	r1, [pc, #184]	; (8001b44 <PID_Compute+0x3a0>)
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7ff fa7f 	bl	8000f90 <__aeabi_fcmpgt>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d003      	beq.n	8001aa0 <PID_Compute+0x2fc>
			pid_output_sum = 1000.0f;
 8001a98:	4b27      	ldr	r3, [pc, #156]	; (8001b38 <PID_Compute+0x394>)
 8001a9a:	4a2a      	ldr	r2, [pc, #168]	; (8001b44 <PID_Compute+0x3a0>)
 8001a9c:	601a      	str	r2, [r3, #0]
 8001a9e:	e00b      	b.n	8001ab8 <PID_Compute+0x314>
		}else if(pid_output_sum < -1000.0f){
 8001aa0:	4b25      	ldr	r3, [pc, #148]	; (8001b38 <PID_Compute+0x394>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4928      	ldr	r1, [pc, #160]	; (8001b48 <PID_Compute+0x3a4>)
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7ff fa54 	bl	8000f54 <__aeabi_fcmplt>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d002      	beq.n	8001ab8 <PID_Compute+0x314>
			pid_output_sum = -1000.0f;
 8001ab2:	4b21      	ldr	r3, [pc, #132]	; (8001b38 <PID_Compute+0x394>)
 8001ab4:	4a24      	ldr	r2, [pc, #144]	; (8001b48 <PID_Compute+0x3a4>)
 8001ab6:	601a      	str	r2, [r3, #0]
		}

		if(pid_on == PID_ON_E){
 8001ab8:	4b20      	ldr	r3, [pc, #128]	; (8001b3c <PID_Compute+0x398>)
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d107      	bne.n	8001ad0 <PID_Compute+0x32c>
			output = pid_kp_3 * error;
 8001ac0:	4b1f      	ldr	r3, [pc, #124]	; (8001b40 <PID_Compute+0x39c>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	6878      	ldr	r0, [r7, #4]
 8001ac8:	f7ff f8a6 	bl	8000c18 <__aeabi_fmul>
 8001acc:	4603      	mov	r3, r0
 8001ace:	60fb      	str	r3, [r7, #12]
		}

		output += pid_output_sum - pid_kd_3 * input_d;
 8001ad0:	4b19      	ldr	r3, [pc, #100]	; (8001b38 <PID_Compute+0x394>)
 8001ad2:	681c      	ldr	r4, [r3, #0]
 8001ad4:	4b1d      	ldr	r3, [pc, #116]	; (8001b4c <PID_Compute+0x3a8>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	6839      	ldr	r1, [r7, #0]
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7ff f89c 	bl	8000c18 <__aeabi_fmul>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4620      	mov	r0, r4
 8001ae6:	f7fe ff8d 	bl	8000a04 <__aeabi_fsub>
 8001aea:	4603      	mov	r3, r0
 8001aec:	4619      	mov	r1, r3
 8001aee:	68f8      	ldr	r0, [r7, #12]
 8001af0:	f7fe ff8a 	bl	8000a08 <__addsf3>
 8001af4:	4603      	mov	r3, r0
 8001af6:	60fb      	str	r3, [r7, #12]
		if(output > 1000.0f){
 8001af8:	4912      	ldr	r1, [pc, #72]	; (8001b44 <PID_Compute+0x3a0>)
 8001afa:	68f8      	ldr	r0, [r7, #12]
 8001afc:	f7ff fa48 	bl	8000f90 <__aeabi_fcmpgt>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d002      	beq.n	8001b0c <PID_Compute+0x368>
			output = 1000.0f;
 8001b06:	4b0f      	ldr	r3, [pc, #60]	; (8001b44 <PID_Compute+0x3a0>)
 8001b08:	60fb      	str	r3, [r7, #12]
 8001b0a:	e008      	b.n	8001b1e <PID_Compute+0x37a>
		}
		else if(output < -1000.0f){
 8001b0c:	490e      	ldr	r1, [pc, #56]	; (8001b48 <PID_Compute+0x3a4>)
 8001b0e:	68f8      	ldr	r0, [r7, #12]
 8001b10:	f7ff fa20 	bl	8000f54 <__aeabi_fcmplt>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <PID_Compute+0x37a>
			output = -1000.0f;
 8001b1a:	4b0b      	ldr	r3, [pc, #44]	; (8001b48 <PID_Compute+0x3a4>)
 8001b1c:	60fb      	str	r3, [r7, #12]
		}
	}

	pid_output = output;
 8001b1e:	4a0c      	ldr	r2, [pc, #48]	; (8001b50 <PID_Compute+0x3ac>)
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	6013      	str	r3, [r2, #0]
	pid_last_input = input;
 8001b24:	4a0b      	ldr	r2, [pc, #44]	; (8001b54 <PID_Compute+0x3b0>)
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	6013      	str	r3, [r2, #0]
}
 8001b2a:	bf00      	nop
 8001b2c:	3714      	adds	r7, #20
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd90      	pop	{r4, r7, pc}
 8001b32:	bf00      	nop
 8001b34:	200001d4 	.word	0x200001d4
 8001b38:	200001e8 	.word	0x200001e8
 8001b3c:	20000020 	.word	0x20000020
 8001b40:	20000014 	.word	0x20000014
 8001b44:	447a0000 	.word	0x447a0000
 8001b48:	c47a0000 	.word	0xc47a0000
 8001b4c:	20000018 	.word	0x20000018
 8001b50:	200001e0 	.word	0x200001e0
 8001b54:	200001e4 	.word	0x200001e4

08001b58 <PID_Start>:
void PID_Start(){
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
	pid_last_input = pid_input;
 8001b5c:	4b0a      	ldr	r3, [pc, #40]	; (8001b88 <PID_Start+0x30>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a0a      	ldr	r2, [pc, #40]	; (8001b8c <PID_Start+0x34>)
 8001b62:	6013      	str	r3, [r2, #0]
	pid_output_sum = 0;
 8001b64:	4b0a      	ldr	r3, [pc, #40]	; (8001b90 <PID_Start+0x38>)
 8001b66:	f04f 0200 	mov.w	r2, #0
 8001b6a:	601a      	str	r2, [r3, #0]
    PID_Set_Sampling_Time(pid_sampling_time);
 8001b6c:	4b09      	ldr	r3, [pc, #36]	; (8001b94 <PID_Start+0x3c>)
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	b29b      	uxth	r3, r3
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7ff fdfc 	bl	8001770 <PID_Set_Sampling_Time>
	PID_Timer_Restart();
 8001b78:	f7ff fdc8 	bl	800170c <PID_Timer_Restart>
	pid_running = 1;
 8001b7c:	4b06      	ldr	r3, [pc, #24]	; (8001b98 <PID_Start+0x40>)
 8001b7e:	2201      	movs	r2, #1
 8001b80:	701a      	strb	r2, [r3, #0]
}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	200001dc 	.word	0x200001dc
 8001b8c:	200001e4 	.word	0x200001e4
 8001b90:	200001e8 	.word	0x200001e8
 8001b94:	20000002 	.word	0x20000002
 8001b98:	200001d8 	.word	0x200001d8

08001b9c <PID_Stop>:
void PID_Stop(){
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
	PID_Timer_Stop();
 8001ba0:	f7ff fdaa 	bl	80016f8 <PID_Timer_Stop>
	PID_Ready(0);
 8001ba4:	f04f 0000 	mov.w	r0, #0
 8001ba8:	f7ff fa6e 	bl	8001088 <PID_Ready>
	pid_running = 0;
 8001bac:	4b02      	ldr	r3, [pc, #8]	; (8001bb8 <PID_Stop+0x1c>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	701a      	strb	r2, [r3, #0]
}
 8001bb2:	bf00      	nop
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	200001d8 	.word	0x200001d8

08001bbc <Potentiometer_ADC_Interrupt>:
uint32_t potentiometer_adctmp = 0;
uint16_t potentiometer_adccnt = 0;
uint8_t potentiometer_init_cplt = 0;
float potentiometer_position = 0;

void Potentiometer_ADC_Interrupt(){
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
	potentiometer_adctmp += HAL_ADC_GetValue(&hadc1);
 8001bc0:	4816      	ldr	r0, [pc, #88]	; (8001c1c <Potentiometer_ADC_Interrupt+0x60>)
 8001bc2:	f001 feb1 	bl	8003928 <HAL_ADC_GetValue>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	4b15      	ldr	r3, [pc, #84]	; (8001c20 <Potentiometer_ADC_Interrupt+0x64>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4413      	add	r3, r2
 8001bce:	4a14      	ldr	r2, [pc, #80]	; (8001c20 <Potentiometer_ADC_Interrupt+0x64>)
 8001bd0:	6013      	str	r3, [r2, #0]
	potentiometer_adccnt++;
 8001bd2:	4b14      	ldr	r3, [pc, #80]	; (8001c24 <Potentiometer_ADC_Interrupt+0x68>)
 8001bd4:	881b      	ldrh	r3, [r3, #0]
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	b29a      	uxth	r2, r3
 8001bda:	4b12      	ldr	r3, [pc, #72]	; (8001c24 <Potentiometer_ADC_Interrupt+0x68>)
 8001bdc:	801a      	strh	r2, [r3, #0]
	if(potentiometer_adccnt == POTENTIOMETER_SAMPLE_CNT){
 8001bde:	4b11      	ldr	r3, [pc, #68]	; (8001c24 <Potentiometer_ADC_Interrupt+0x68>)
 8001be0:	881b      	ldrh	r3, [r3, #0]
 8001be2:	2b64      	cmp	r3, #100	; 0x64
 8001be4:	d115      	bne.n	8001c12 <Potentiometer_ADC_Interrupt+0x56>
		potentiometer_position = (float)potentiometer_adctmp/POTENTIOMETER_SAMPLE_CNT;
 8001be6:	4b0e      	ldr	r3, [pc, #56]	; (8001c20 <Potentiometer_ADC_Interrupt+0x64>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7fe ffbc 	bl	8000b68 <__aeabi_ui2f>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	490d      	ldr	r1, [pc, #52]	; (8001c28 <Potentiometer_ADC_Interrupt+0x6c>)
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f7ff f8c3 	bl	8000d80 <__aeabi_fdiv>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	4b0b      	ldr	r3, [pc, #44]	; (8001c2c <Potentiometer_ADC_Interrupt+0x70>)
 8001c00:	601a      	str	r2, [r3, #0]
		Potentiometer_Ready();
 8001c02:	f7ff f9f5 	bl	8000ff0 <Potentiometer_Ready>
		potentiometer_adccnt = 0;
 8001c06:	4b07      	ldr	r3, [pc, #28]	; (8001c24 <Potentiometer_ADC_Interrupt+0x68>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	801a      	strh	r2, [r3, #0]
		potentiometer_adctmp = 0;
 8001c0c:	4b04      	ldr	r3, [pc, #16]	; (8001c20 <Potentiometer_ADC_Interrupt+0x64>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	601a      	str	r2, [r3, #0]
	}
	potentiometer_init_cplt = 1;
 8001c12:	4b07      	ldr	r3, [pc, #28]	; (8001c30 <Potentiometer_ADC_Interrupt+0x74>)
 8001c14:	2201      	movs	r2, #1
 8001c16:	701a      	strb	r2, [r3, #0]
}
 8001c18:	bf00      	nop
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	200003a0 	.word	0x200003a0
 8001c20:	200001f0 	.word	0x200001f0
 8001c24:	200001f4 	.word	0x200001f4
 8001c28:	42c80000 	.word	0x42c80000
 8001c2c:	200001f8 	.word	0x200001f8
 8001c30:	200001f6 	.word	0x200001f6

08001c34 <Potentiometer_Init>:

void Potentiometer_Init(){
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
	while(HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK);
 8001c38:	bf00      	nop
 8001c3a:	4808      	ldr	r0, [pc, #32]	; (8001c5c <Potentiometer_Init+0x28>)
 8001c3c:	f002 f8e0 	bl	8003e00 <HAL_ADCEx_Calibration_Start>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d1f9      	bne.n	8001c3a <Potentiometer_Init+0x6>
	HAL_ADC_Start_IT(&hadc1);
 8001c46:	4805      	ldr	r0, [pc, #20]	; (8001c5c <Potentiometer_Init+0x28>)
 8001c48:	f001 fdb8 	bl	80037bc <HAL_ADC_Start_IT>
	while(!potentiometer_init_cplt);
 8001c4c:	bf00      	nop
 8001c4e:	4b04      	ldr	r3, [pc, #16]	; (8001c60 <Potentiometer_Init+0x2c>)
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d0fb      	beq.n	8001c4e <Potentiometer_Init+0x1a>
}
 8001c56:	bf00      	nop
 8001c58:	bf00      	nop
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	200003a0 	.word	0x200003a0
 8001c60:	200001f6 	.word	0x200001f6

08001c64 <Settings_Read>:
extern uint16_t pid_split_2;
extern uint8_t pid_sampling_time;

uint8_t settings[SETTINGS_TOTAL_LENGTH];

void Settings_Read(){
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
	//Read
	Flash_Read(settings, SETTINGS_FLASH_ADDRESS, SETTINGS_TOTAL_LENGTH);
 8001c6a:	2244      	movs	r2, #68	; 0x44
 8001c6c:	49a2      	ldr	r1, [pc, #648]	; (8001ef8 <Settings_Read+0x294>)
 8001c6e:	48a3      	ldr	r0, [pc, #652]	; (8001efc <Settings_Read+0x298>)
 8001c70:	f7ff fabc 	bl	80011ec <Flash_Read>
	//Get CRC
	uint32_t crc = 0;
 8001c74:	2300      	movs	r3, #0
 8001c76:	607b      	str	r3, [r7, #4]
	General_Copy_32_Bit((uint32_t)&crc, (uint32_t)&settings[SETTINGS_TOTAL_LENGTH - 4]);
 8001c78:	1d3b      	adds	r3, r7, #4
 8001c7a:	4aa1      	ldr	r2, [pc, #644]	; (8001f00 <Settings_Read+0x29c>)
 8001c7c:	4611      	mov	r1, r2
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7ff fb70 	bl	8001364 <General_Copy_32_Bit>
	//If CRC is correct
	if(HAL_CRC_Calculate(&hcrc, (uint32_t *)settings, (SETTINGS_TOTAL_LENGTH / 4) - 1) == crc){
 8001c84:	2210      	movs	r2, #16
 8001c86:	499d      	ldr	r1, [pc, #628]	; (8001efc <Settings_Read+0x298>)
 8001c88:	489e      	ldr	r0, [pc, #632]	; (8001f04 <Settings_Read+0x2a0>)
 8001c8a:	f002 fa98 	bl	80041be <HAL_CRC_Calculate>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	429a      	cmp	r2, r3
 8001c94:	f040 8279 	bne.w	800218a <Settings_Read+0x526>
		//Parse
		General_Copy_16_Bit((uint32_t)&potentiometer_min, (uint32_t)&settings[0]);
 8001c98:	4b9b      	ldr	r3, [pc, #620]	; (8001f08 <Settings_Read+0x2a4>)
 8001c9a:	4a98      	ldr	r2, [pc, #608]	; (8001efc <Settings_Read+0x298>)
 8001c9c:	4611      	mov	r1, r2
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f7ff fb7d 	bl	800139e <General_Copy_16_Bit>
		General_Copy_16_Bit((uint32_t)&potentiometer_max, (uint32_t)&settings[2]);
 8001ca4:	4b99      	ldr	r3, [pc, #612]	; (8001f0c <Settings_Read+0x2a8>)
 8001ca6:	4a9a      	ldr	r2, [pc, #616]	; (8001f10 <Settings_Read+0x2ac>)
 8001ca8:	4611      	mov	r1, r2
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7ff fb77 	bl	800139e <General_Copy_16_Bit>
		General_Copy_16_Bit((uint32_t)&motor_max_power, (uint32_t)&settings[4]);
 8001cb0:	4b98      	ldr	r3, [pc, #608]	; (8001f14 <Settings_Read+0x2b0>)
 8001cb2:	4a99      	ldr	r2, [pc, #612]	; (8001f18 <Settings_Read+0x2b4>)
 8001cb4:	4611      	mov	r1, r2
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7ff fb71 	bl	800139e <General_Copy_16_Bit>
		motor_invert = settings[6];
 8001cbc:	4b8f      	ldr	r3, [pc, #572]	; (8001efc <Settings_Read+0x298>)
 8001cbe:	799a      	ldrb	r2, [r3, #6]
 8001cc0:	4b96      	ldr	r3, [pc, #600]	; (8001f1c <Settings_Read+0x2b8>)
 8001cc2:	701a      	strb	r2, [r3, #0]
		signal_ignore = settings[7];
 8001cc4:	4b8d      	ldr	r3, [pc, #564]	; (8001efc <Settings_Read+0x298>)
 8001cc6:	79da      	ldrb	r2, [r3, #7]
 8001cc8:	4b95      	ldr	r3, [pc, #596]	; (8001f20 <Settings_Read+0x2bc>)
 8001cca:	701a      	strb	r2, [r3, #0]
		General_Copy_32_Bit((uint32_t)&signal_min, (uint32_t)&settings[8]);
 8001ccc:	4b95      	ldr	r3, [pc, #596]	; (8001f24 <Settings_Read+0x2c0>)
 8001cce:	4a96      	ldr	r2, [pc, #600]	; (8001f28 <Settings_Read+0x2c4>)
 8001cd0:	4611      	mov	r1, r2
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7ff fb46 	bl	8001364 <General_Copy_32_Bit>
		General_Copy_32_Bit((uint32_t)&signal_max, (uint32_t)&settings[12]);
 8001cd8:	4b94      	ldr	r3, [pc, #592]	; (8001f2c <Settings_Read+0x2c8>)
 8001cda:	4a95      	ldr	r2, [pc, #596]	; (8001f30 <Settings_Read+0x2cc>)
 8001cdc:	4611      	mov	r1, r2
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff fb40 	bl	8001364 <General_Copy_32_Bit>
		General_Copy_32_Bit((uint32_t)&signal_timeout, (uint32_t)&settings[16]);
 8001ce4:	4b93      	ldr	r3, [pc, #588]	; (8001f34 <Settings_Read+0x2d0>)
 8001ce6:	4a94      	ldr	r2, [pc, #592]	; (8001f38 <Settings_Read+0x2d4>)
 8001ce8:	4611      	mov	r1, r2
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff fb3a 	bl	8001364 <General_Copy_32_Bit>
		led_mode = settings[20];
 8001cf0:	4b82      	ldr	r3, [pc, #520]	; (8001efc <Settings_Read+0x298>)
 8001cf2:	7d1a      	ldrb	r2, [r3, #20]
 8001cf4:	4b91      	ldr	r3, [pc, #580]	; (8001f3c <Settings_Read+0x2d8>)
 8001cf6:	701a      	strb	r2, [r3, #0]
		pid_on = settings[21];
 8001cf8:	4b80      	ldr	r3, [pc, #512]	; (8001efc <Settings_Read+0x298>)
 8001cfa:	7d5a      	ldrb	r2, [r3, #21]
 8001cfc:	4b90      	ldr	r3, [pc, #576]	; (8001f40 <Settings_Read+0x2dc>)
 8001cfe:	701a      	strb	r2, [r3, #0]
		General_Copy_32_Bit((uint32_t)&pid_kp_1, (uint32_t)&settings[22]);
 8001d00:	4b90      	ldr	r3, [pc, #576]	; (8001f44 <Settings_Read+0x2e0>)
 8001d02:	4a91      	ldr	r2, [pc, #580]	; (8001f48 <Settings_Read+0x2e4>)
 8001d04:	4611      	mov	r1, r2
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7ff fb2c 	bl	8001364 <General_Copy_32_Bit>
		General_Copy_32_Bit((uint32_t)&pid_ki_1, (uint32_t)&settings[26]);
 8001d0c:	4b8f      	ldr	r3, [pc, #572]	; (8001f4c <Settings_Read+0x2e8>)
 8001d0e:	4a90      	ldr	r2, [pc, #576]	; (8001f50 <Settings_Read+0x2ec>)
 8001d10:	4611      	mov	r1, r2
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7ff fb26 	bl	8001364 <General_Copy_32_Bit>
		General_Copy_32_Bit((uint32_t)&pid_kd_1, (uint32_t)&settings[30]);
 8001d18:	4b8e      	ldr	r3, [pc, #568]	; (8001f54 <Settings_Read+0x2f0>)
 8001d1a:	4a8f      	ldr	r2, [pc, #572]	; (8001f58 <Settings_Read+0x2f4>)
 8001d1c:	4611      	mov	r1, r2
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7ff fb20 	bl	8001364 <General_Copy_32_Bit>
		General_Copy_32_Bit((uint32_t)&pid_kp_2, (uint32_t)&settings[34]);
 8001d24:	4b8d      	ldr	r3, [pc, #564]	; (8001f5c <Settings_Read+0x2f8>)
 8001d26:	4a8e      	ldr	r2, [pc, #568]	; (8001f60 <Settings_Read+0x2fc>)
 8001d28:	4611      	mov	r1, r2
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7ff fb1a 	bl	8001364 <General_Copy_32_Bit>
		General_Copy_32_Bit((uint32_t)&pid_ki_2, (uint32_t)&settings[38]);
 8001d30:	4b8c      	ldr	r3, [pc, #560]	; (8001f64 <Settings_Read+0x300>)
 8001d32:	4a8d      	ldr	r2, [pc, #564]	; (8001f68 <Settings_Read+0x304>)
 8001d34:	4611      	mov	r1, r2
 8001d36:	4618      	mov	r0, r3
 8001d38:	f7ff fb14 	bl	8001364 <General_Copy_32_Bit>
		General_Copy_32_Bit((uint32_t)&pid_kd_2, (uint32_t)&settings[42]);
 8001d3c:	4b8b      	ldr	r3, [pc, #556]	; (8001f6c <Settings_Read+0x308>)
 8001d3e:	4a8c      	ldr	r2, [pc, #560]	; (8001f70 <Settings_Read+0x30c>)
 8001d40:	4611      	mov	r1, r2
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7ff fb0e 	bl	8001364 <General_Copy_32_Bit>
		General_Copy_32_Bit((uint32_t)&pid_kp_3, (uint32_t)&settings[46]);
 8001d48:	4b8a      	ldr	r3, [pc, #552]	; (8001f74 <Settings_Read+0x310>)
 8001d4a:	4a8b      	ldr	r2, [pc, #556]	; (8001f78 <Settings_Read+0x314>)
 8001d4c:	4611      	mov	r1, r2
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7ff fb08 	bl	8001364 <General_Copy_32_Bit>
		General_Copy_32_Bit((uint32_t)&pid_ki_3, (uint32_t)&settings[50]);
 8001d54:	4b89      	ldr	r3, [pc, #548]	; (8001f7c <Settings_Read+0x318>)
 8001d56:	4a8a      	ldr	r2, [pc, #552]	; (8001f80 <Settings_Read+0x31c>)
 8001d58:	4611      	mov	r1, r2
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f7ff fb02 	bl	8001364 <General_Copy_32_Bit>
		General_Copy_32_Bit((uint32_t)&pid_kd_3, (uint32_t)&settings[54]);
 8001d60:	4b88      	ldr	r3, [pc, #544]	; (8001f84 <Settings_Read+0x320>)
 8001d62:	4a89      	ldr	r2, [pc, #548]	; (8001f88 <Settings_Read+0x324>)
 8001d64:	4611      	mov	r1, r2
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7ff fafc 	bl	8001364 <General_Copy_32_Bit>
		General_Copy_16_Bit((uint32_t)&pid_split_1, (uint32_t)&settings[58]);
 8001d6c:	4b87      	ldr	r3, [pc, #540]	; (8001f8c <Settings_Read+0x328>)
 8001d6e:	4a88      	ldr	r2, [pc, #544]	; (8001f90 <Settings_Read+0x32c>)
 8001d70:	4611      	mov	r1, r2
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7ff fb13 	bl	800139e <General_Copy_16_Bit>
		General_Copy_16_Bit((uint32_t)&pid_split_2, (uint32_t)&settings[60]);
 8001d78:	4b86      	ldr	r3, [pc, #536]	; (8001f94 <Settings_Read+0x330>)
 8001d7a:	4a87      	ldr	r2, [pc, #540]	; (8001f98 <Settings_Read+0x334>)
 8001d7c:	4611      	mov	r1, r2
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7ff fb0d 	bl	800139e <General_Copy_16_Bit>
		pid_sampling_time = settings[62];
 8001d84:	4b5d      	ldr	r3, [pc, #372]	; (8001efc <Settings_Read+0x298>)
 8001d86:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
 8001d8a:	4b84      	ldr	r3, [pc, #528]	; (8001f9c <Settings_Read+0x338>)
 8001d8c:	701a      	strb	r2, [r3, #0]

		//Verify
		if((potentiometer_min < SETTINGS_DEF_POTENTIOMETER_MIN_MIN)||(potentiometer_min > SETTINGS_DEF_POTENTIOMETER_MIN_MAX)){
 8001d8e:	4b5e      	ldr	r3, [pc, #376]	; (8001f08 <Settings_Read+0x2a4>)
 8001d90:	881b      	ldrh	r3, [r3, #0]
 8001d92:	f5b3 6f78 	cmp.w	r3, #3968	; 0xf80
 8001d96:	d302      	bcc.n	8001d9e <Settings_Read+0x13a>
			potentiometer_min = SETTINGS_DEF_POTENTIOMETER_MIN_DEF;
 8001d98:	4b5b      	ldr	r3, [pc, #364]	; (8001f08 <Settings_Read+0x2a4>)
 8001d9a:	2280      	movs	r2, #128	; 0x80
 8001d9c:	801a      	strh	r2, [r3, #0]
		}
		if((potentiometer_max < SETTINGS_DEF_POTENTIOMETER_MAX_MIN)||(potentiometer_max > SETTINGS_DEF_POTENTIOMETER_MAX_MAX)){
 8001d9e:	4b5b      	ldr	r3, [pc, #364]	; (8001f0c <Settings_Read+0x2a8>)
 8001da0:	881b      	ldrh	r3, [r3, #0]
 8001da2:	2b7f      	cmp	r3, #127	; 0x7f
 8001da4:	d904      	bls.n	8001db0 <Settings_Read+0x14c>
 8001da6:	4b59      	ldr	r3, [pc, #356]	; (8001f0c <Settings_Read+0x2a8>)
 8001da8:	881b      	ldrh	r3, [r3, #0]
 8001daa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001dae:	d303      	bcc.n	8001db8 <Settings_Read+0x154>
			potentiometer_max = SETTINGS_DEF_POTENTIOMETER_MAX_DEF;
 8001db0:	4b56      	ldr	r3, [pc, #344]	; (8001f0c <Settings_Read+0x2a8>)
 8001db2:	f640 727f 	movw	r2, #3967	; 0xf7f
 8001db6:	801a      	strh	r2, [r3, #0]
		}
		if((motor_max_power < SETTINGS_DEF_MOTOR_MAX_POWER_MIN)||(motor_max_power > SETTINGS_DEF_MOTOR_MAX_POWER_MAX)){
 8001db8:	4b56      	ldr	r3, [pc, #344]	; (8001f14 <Settings_Read+0x2b0>)
 8001dba:	881b      	ldrh	r3, [r3, #0]
 8001dbc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001dc0:	d903      	bls.n	8001dca <Settings_Read+0x166>
			motor_max_power = SETTINGS_DEF_MOTOR_MAX_POWER_DEF;
 8001dc2:	4b54      	ldr	r3, [pc, #336]	; (8001f14 <Settings_Read+0x2b0>)
 8001dc4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001dc8:	801a      	strh	r2, [r3, #0]
		}
		if((motor_invert != MOTOR_NORMAL) && (motor_invert != MOTOR_INVERT)){
 8001dca:	4b54      	ldr	r3, [pc, #336]	; (8001f1c <Settings_Read+0x2b8>)
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d006      	beq.n	8001de0 <Settings_Read+0x17c>
 8001dd2:	4b52      	ldr	r3, [pc, #328]	; (8001f1c <Settings_Read+0x2b8>)
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d002      	beq.n	8001de0 <Settings_Read+0x17c>
			motor_invert = SETTINGS_DEF_MOTOR_INVERT_DEF;
 8001dda:	4b50      	ldr	r3, [pc, #320]	; (8001f1c <Settings_Read+0x2b8>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	701a      	strb	r2, [r3, #0]
		}
		if((signal_ignore != GENERAL_TRUE) && (signal_ignore != GENERAL_FALSE)){
 8001de0:	4b4f      	ldr	r3, [pc, #316]	; (8001f20 <Settings_Read+0x2bc>)
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d006      	beq.n	8001df6 <Settings_Read+0x192>
 8001de8:	4b4d      	ldr	r3, [pc, #308]	; (8001f20 <Settings_Read+0x2bc>)
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d002      	beq.n	8001df6 <Settings_Read+0x192>
			signal_ignore = SETTINGS_DEF_SIGNAL_IGNORE_DEF;
 8001df0:	4b4b      	ldr	r3, [pc, #300]	; (8001f20 <Settings_Read+0x2bc>)
 8001df2:	2201      	movs	r2, #1
 8001df4:	701a      	strb	r2, [r3, #0]
		}
		if((signal_min < SETTINGS_DEF_SIGNAL_MIN_MIN)||(signal_min> SETTINGS_DEF_SIGNAL_MIN_MAX)){
 8001df6:	4b4b      	ldr	r3, [pc, #300]	; (8001f24 <Settings_Read+0x2c0>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4969      	ldr	r1, [pc, #420]	; (8001fa0 <Settings_Read+0x33c>)
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7ff f8a9 	bl	8000f54 <__aeabi_fcmplt>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d108      	bne.n	8001e1a <Settings_Read+0x1b6>
 8001e08:	4b46      	ldr	r3, [pc, #280]	; (8001f24 <Settings_Read+0x2c0>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4965      	ldr	r1, [pc, #404]	; (8001fa4 <Settings_Read+0x340>)
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7ff f8be 	bl	8000f90 <__aeabi_fcmpgt>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d003      	beq.n	8001e22 <Settings_Read+0x1be>
			signal_min = SETTINGS_DEF_SIGNAL_MIN_DEF;
 8001e1a:	4b42      	ldr	r3, [pc, #264]	; (8001f24 <Settings_Read+0x2c0>)
 8001e1c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001e20:	601a      	str	r2, [r3, #0]
		}
		if((signal_max < SETTINGS_DEF_SIGNAL_MAX_MIN)||(signal_max > SETTINGS_DEF_SIGNAL_MAX_MAX)){
 8001e22:	4b42      	ldr	r3, [pc, #264]	; (8001f2c <Settings_Read+0x2c8>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7ff f892 	bl	8000f54 <__aeabi_fcmplt>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d108      	bne.n	8001e48 <Settings_Read+0x1e4>
 8001e36:	4b3d      	ldr	r3, [pc, #244]	; (8001f2c <Settings_Read+0x2c8>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	495b      	ldr	r1, [pc, #364]	; (8001fa8 <Settings_Read+0x344>)
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7ff f8a7 	bl	8000f90 <__aeabi_fcmpgt>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d003      	beq.n	8001e50 <Settings_Read+0x1ec>
			signal_max = SETTINGS_DEF_SIGNAL_MAX_DEF;
 8001e48:	4b38      	ldr	r3, [pc, #224]	; (8001f2c <Settings_Read+0x2c8>)
 8001e4a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e4e:	601a      	str	r2, [r3, #0]
		}
		if((signal_max - signal_min) < (SETTINGS_DEF_SIGNAL_MAX_MIN - SETTINGS_DEF_SIGNAL_MIN_MIN)){
 8001e50:	4b36      	ldr	r3, [pc, #216]	; (8001f2c <Settings_Read+0x2c8>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a33      	ldr	r2, [pc, #204]	; (8001f24 <Settings_Read+0x2c0>)
 8001e56:	6812      	ldr	r2, [r2, #0]
 8001e58:	4611      	mov	r1, r2
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f7fe fdd2 	bl	8000a04 <__aeabi_fsub>
 8001e60:	4603      	mov	r3, r0
 8001e62:	4952      	ldr	r1, [pc, #328]	; (8001fac <Settings_Read+0x348>)
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7ff f875 	bl	8000f54 <__aeabi_fcmplt>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d007      	beq.n	8001e80 <Settings_Read+0x21c>
			signal_min = SETTINGS_DEF_SIGNAL_MIN_DEF;
 8001e70:	4b2c      	ldr	r3, [pc, #176]	; (8001f24 <Settings_Read+0x2c0>)
 8001e72:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001e76:	601a      	str	r2, [r3, #0]
			signal_max = SETTINGS_DEF_SIGNAL_MAX_DEF;
 8001e78:	4b2c      	ldr	r3, [pc, #176]	; (8001f2c <Settings_Read+0x2c8>)
 8001e7a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e7e:	601a      	str	r2, [r3, #0]
		}
		if((signal_timeout < SETTINGS_DEF_SIGNAL_TIMEOUT_MIN)||(signal_timeout > SETTINGS_DEF_SIGNAL_TIMEOUT_MAX)){
 8001e80:	4b2c      	ldr	r3, [pc, #176]	; (8001f34 <Settings_Read+0x2d0>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	2b05      	cmp	r3, #5
 8001e86:	d903      	bls.n	8001e90 <Settings_Read+0x22c>
 8001e88:	4b2a      	ldr	r3, [pc, #168]	; (8001f34 <Settings_Read+0x2d0>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2bc8      	cmp	r3, #200	; 0xc8
 8001e8e:	d902      	bls.n	8001e96 <Settings_Read+0x232>
			signal_timeout = SETTINGS_DEF_SIGNAL_TIMEOUT_DEF;
 8001e90:	4b28      	ldr	r3, [pc, #160]	; (8001f34 <Settings_Read+0x2d0>)
 8001e92:	2219      	movs	r2, #25
 8001e94:	601a      	str	r2, [r3, #0]
		}
		if((led_mode != LED_MODE_OFF) && (led_mode != LED_MODE_POWER) && (led_mode != LED_MODE_SIGNAL) && (led_mode != LED_MODE_POSITION_CHANGE)){
 8001e96:	4b29      	ldr	r3, [pc, #164]	; (8001f3c <Settings_Read+0x2d8>)
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d00e      	beq.n	8001ebc <Settings_Read+0x258>
 8001e9e:	4b27      	ldr	r3, [pc, #156]	; (8001f3c <Settings_Read+0x2d8>)
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d00a      	beq.n	8001ebc <Settings_Read+0x258>
 8001ea6:	4b25      	ldr	r3, [pc, #148]	; (8001f3c <Settings_Read+0x2d8>)
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d006      	beq.n	8001ebc <Settings_Read+0x258>
 8001eae:	4b23      	ldr	r3, [pc, #140]	; (8001f3c <Settings_Read+0x2d8>)
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	2b03      	cmp	r3, #3
 8001eb4:	d002      	beq.n	8001ebc <Settings_Read+0x258>
			led_mode = SETTINGS_DEF_LED_MODE_DEF;
 8001eb6:	4b21      	ldr	r3, [pc, #132]	; (8001f3c <Settings_Read+0x2d8>)
 8001eb8:	2201      	movs	r2, #1
 8001eba:	701a      	strb	r2, [r3, #0]
		}
		if((pid_on != PID_ON_M) && (pid_on != PID_ON_E)){
 8001ebc:	4b20      	ldr	r3, [pc, #128]	; (8001f40 <Settings_Read+0x2dc>)
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d006      	beq.n	8001ed2 <Settings_Read+0x26e>
 8001ec4:	4b1e      	ldr	r3, [pc, #120]	; (8001f40 <Settings_Read+0x2dc>)
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d002      	beq.n	8001ed2 <Settings_Read+0x26e>
			pid_on = SETTINGS_DEF_PID_ON_DEF;
 8001ecc:	4b1c      	ldr	r3, [pc, #112]	; (8001f40 <Settings_Read+0x2dc>)
 8001ece:	2201      	movs	r2, #1
 8001ed0:	701a      	strb	r2, [r3, #0]
		}
		if((pid_kp_1 < SETTINGS_DEF_PID_KP_MIN)||(pid_kp_1 > SETTINGS_DEF_PID_KP_MAX)){
 8001ed2:	4b1c      	ldr	r3, [pc, #112]	; (8001f44 <Settings_Read+0x2e0>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f04f 0100 	mov.w	r1, #0
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7ff f83a 	bl	8000f54 <__aeabi_fcmplt>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d167      	bne.n	8001fb6 <Settings_Read+0x352>
 8001ee6:	4b17      	ldr	r3, [pc, #92]	; (8001f44 <Settings_Read+0x2e0>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4931      	ldr	r1, [pc, #196]	; (8001fb0 <Settings_Read+0x34c>)
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7ff f84f 	bl	8000f90 <__aeabi_fcmpgt>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	e05d      	b.n	8001fb4 <Settings_Read+0x350>
 8001ef8:	0800fc00 	.word	0x0800fc00
 8001efc:	200001fc 	.word	0x200001fc
 8001f00:	2000023c 	.word	0x2000023c
 8001f04:	200003d0 	.word	0x200003d0
 8001f08:	200001ec 	.word	0x200001ec
 8001f0c:	200001ee 	.word	0x200001ee
 8001f10:	200001fe 	.word	0x200001fe
 8001f14:	20000000 	.word	0x20000000
 8001f18:	20000200 	.word	0x20000200
 8001f1c:	200001c7 	.word	0x200001c7
 8001f20:	20000240 	.word	0x20000240
 8001f24:	20000244 	.word	0x20000244
 8001f28:	20000204 	.word	0x20000204
 8001f2c:	20000248 	.word	0x20000248
 8001f30:	20000208 	.word	0x20000208
 8001f34:	2000024c 	.word	0x2000024c
 8001f38:	2000020c 	.word	0x2000020c
 8001f3c:	200001c4 	.word	0x200001c4
 8001f40:	20000020 	.word	0x20000020
 8001f44:	20000004 	.word	0x20000004
 8001f48:	20000212 	.word	0x20000212
 8001f4c:	200001cc 	.word	0x200001cc
 8001f50:	20000216 	.word	0x20000216
 8001f54:	20000008 	.word	0x20000008
 8001f58:	2000021a 	.word	0x2000021a
 8001f5c:	2000000c 	.word	0x2000000c
 8001f60:	2000021e 	.word	0x2000021e
 8001f64:	200001d0 	.word	0x200001d0
 8001f68:	20000222 	.word	0x20000222
 8001f6c:	20000010 	.word	0x20000010
 8001f70:	20000226 	.word	0x20000226
 8001f74:	20000014 	.word	0x20000014
 8001f78:	2000022a 	.word	0x2000022a
 8001f7c:	200001d4 	.word	0x200001d4
 8001f80:	2000022e 	.word	0x2000022e
 8001f84:	20000018 	.word	0x20000018
 8001f88:	20000232 	.word	0x20000232
 8001f8c:	2000001c 	.word	0x2000001c
 8001f90:	20000236 	.word	0x20000236
 8001f94:	2000001e 	.word	0x2000001e
 8001f98:	20000238 	.word	0x20000238
 8001f9c:	20000002 	.word	0x20000002
 8001fa0:	3dcccccd 	.word	0x3dcccccd
 8001fa4:	40133333 	.word	0x40133333
 8001fa8:	402ccccd 	.word	0x402ccccd
 8001fac:	3ecccccd 	.word	0x3ecccccd
 8001fb0:	42c80000 	.word	0x42c80000
 8001fb4:	d003      	beq.n	8001fbe <Settings_Read+0x35a>
			pid_kp_1 = SETTINGS_DEF_PID_KP_DEF;
 8001fb6:	4b9e      	ldr	r3, [pc, #632]	; (8002230 <Settings_Read+0x5cc>)
 8001fb8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001fbc:	601a      	str	r2, [r3, #0]
		}
		if((pid_ki_1 < SETTINGS_DEF_PID_KI_MIN)||(pid_ki_1 > SETTINGS_DEF_PID_KI_MAX)){
 8001fbe:	4b9d      	ldr	r3, [pc, #628]	; (8002234 <Settings_Read+0x5d0>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f04f 0100 	mov.w	r1, #0
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7fe ffc4 	bl	8000f54 <__aeabi_fcmplt>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d108      	bne.n	8001fe4 <Settings_Read+0x380>
 8001fd2:	4b98      	ldr	r3, [pc, #608]	; (8002234 <Settings_Read+0x5d0>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4998      	ldr	r1, [pc, #608]	; (8002238 <Settings_Read+0x5d4>)
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7fe ffd9 	bl	8000f90 <__aeabi_fcmpgt>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d003      	beq.n	8001fec <Settings_Read+0x388>
			pid_ki_1 = SETTINGS_DEF_PID_KI_DEF;
 8001fe4:	4b93      	ldr	r3, [pc, #588]	; (8002234 <Settings_Read+0x5d0>)
 8001fe6:	f04f 0200 	mov.w	r2, #0
 8001fea:	601a      	str	r2, [r3, #0]
		}
		if((pid_kd_1 < SETTINGS_DEF_PID_KD_MIN)||(pid_kd_1 > SETTINGS_DEF_PID_KD_MAX)){
 8001fec:	4b93      	ldr	r3, [pc, #588]	; (800223c <Settings_Read+0x5d8>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f04f 0100 	mov.w	r1, #0
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7fe ffad 	bl	8000f54 <__aeabi_fcmplt>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d108      	bne.n	8002012 <Settings_Read+0x3ae>
 8002000:	4b8e      	ldr	r3, [pc, #568]	; (800223c <Settings_Read+0x5d8>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	498c      	ldr	r1, [pc, #560]	; (8002238 <Settings_Read+0x5d4>)
 8002006:	4618      	mov	r0, r3
 8002008:	f7fe ffc2 	bl	8000f90 <__aeabi_fcmpgt>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d002      	beq.n	8002018 <Settings_Read+0x3b4>
			pid_kd_1 = SETTINGS_DEF_PID_KD_DEF;
 8002012:	4b8a      	ldr	r3, [pc, #552]	; (800223c <Settings_Read+0x5d8>)
 8002014:	4a8a      	ldr	r2, [pc, #552]	; (8002240 <Settings_Read+0x5dc>)
 8002016:	601a      	str	r2, [r3, #0]
		}
		if((pid_kp_2 < SETTINGS_DEF_PID_KP_MIN)||(pid_kp_2 > SETTINGS_DEF_PID_KP_MAX)){
 8002018:	4b8a      	ldr	r3, [pc, #552]	; (8002244 <Settings_Read+0x5e0>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f04f 0100 	mov.w	r1, #0
 8002020:	4618      	mov	r0, r3
 8002022:	f7fe ff97 	bl	8000f54 <__aeabi_fcmplt>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d108      	bne.n	800203e <Settings_Read+0x3da>
 800202c:	4b85      	ldr	r3, [pc, #532]	; (8002244 <Settings_Read+0x5e0>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4981      	ldr	r1, [pc, #516]	; (8002238 <Settings_Read+0x5d4>)
 8002032:	4618      	mov	r0, r3
 8002034:	f7fe ffac 	bl	8000f90 <__aeabi_fcmpgt>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d003      	beq.n	8002046 <Settings_Read+0x3e2>
			pid_kp_2 = SETTINGS_DEF_PID_KP_DEF;
 800203e:	4b81      	ldr	r3, [pc, #516]	; (8002244 <Settings_Read+0x5e0>)
 8002040:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002044:	601a      	str	r2, [r3, #0]
		}
		if((pid_ki_2 < SETTINGS_DEF_PID_KI_MIN)||(pid_ki_2 > SETTINGS_DEF_PID_KI_MAX)){
 8002046:	4b80      	ldr	r3, [pc, #512]	; (8002248 <Settings_Read+0x5e4>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f04f 0100 	mov.w	r1, #0
 800204e:	4618      	mov	r0, r3
 8002050:	f7fe ff80 	bl	8000f54 <__aeabi_fcmplt>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d108      	bne.n	800206c <Settings_Read+0x408>
 800205a:	4b7b      	ldr	r3, [pc, #492]	; (8002248 <Settings_Read+0x5e4>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4976      	ldr	r1, [pc, #472]	; (8002238 <Settings_Read+0x5d4>)
 8002060:	4618      	mov	r0, r3
 8002062:	f7fe ff95 	bl	8000f90 <__aeabi_fcmpgt>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d003      	beq.n	8002074 <Settings_Read+0x410>
			pid_ki_2 = SETTINGS_DEF_PID_KI_DEF;
 800206c:	4b76      	ldr	r3, [pc, #472]	; (8002248 <Settings_Read+0x5e4>)
 800206e:	f04f 0200 	mov.w	r2, #0
 8002072:	601a      	str	r2, [r3, #0]
		}
		if((pid_kd_2 < SETTINGS_DEF_PID_KD_MIN)||(pid_kd_2 > SETTINGS_DEF_PID_KD_MAX)){
 8002074:	4b75      	ldr	r3, [pc, #468]	; (800224c <Settings_Read+0x5e8>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f04f 0100 	mov.w	r1, #0
 800207c:	4618      	mov	r0, r3
 800207e:	f7fe ff69 	bl	8000f54 <__aeabi_fcmplt>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d108      	bne.n	800209a <Settings_Read+0x436>
 8002088:	4b70      	ldr	r3, [pc, #448]	; (800224c <Settings_Read+0x5e8>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	496a      	ldr	r1, [pc, #424]	; (8002238 <Settings_Read+0x5d4>)
 800208e:	4618      	mov	r0, r3
 8002090:	f7fe ff7e 	bl	8000f90 <__aeabi_fcmpgt>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d002      	beq.n	80020a0 <Settings_Read+0x43c>
			pid_kd_2 = SETTINGS_DEF_PID_KD_DEF;
 800209a:	4b6c      	ldr	r3, [pc, #432]	; (800224c <Settings_Read+0x5e8>)
 800209c:	4a68      	ldr	r2, [pc, #416]	; (8002240 <Settings_Read+0x5dc>)
 800209e:	601a      	str	r2, [r3, #0]
		}
		if((pid_kp_3 < SETTINGS_DEF_PID_KP_MIN)||(pid_kp_3 > SETTINGS_DEF_PID_KP_MAX)){
 80020a0:	4b6b      	ldr	r3, [pc, #428]	; (8002250 <Settings_Read+0x5ec>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f04f 0100 	mov.w	r1, #0
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7fe ff53 	bl	8000f54 <__aeabi_fcmplt>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d108      	bne.n	80020c6 <Settings_Read+0x462>
 80020b4:	4b66      	ldr	r3, [pc, #408]	; (8002250 <Settings_Read+0x5ec>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	495f      	ldr	r1, [pc, #380]	; (8002238 <Settings_Read+0x5d4>)
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7fe ff68 	bl	8000f90 <__aeabi_fcmpgt>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d003      	beq.n	80020ce <Settings_Read+0x46a>
			pid_kp_3 = SETTINGS_DEF_PID_KP_DEF;
 80020c6:	4b62      	ldr	r3, [pc, #392]	; (8002250 <Settings_Read+0x5ec>)
 80020c8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80020cc:	601a      	str	r2, [r3, #0]
		}
		if((pid_ki_3 < SETTINGS_DEF_PID_KI_MIN)||(pid_ki_3 > SETTINGS_DEF_PID_KI_MAX)){
 80020ce:	4b61      	ldr	r3, [pc, #388]	; (8002254 <Settings_Read+0x5f0>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f04f 0100 	mov.w	r1, #0
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7fe ff3c 	bl	8000f54 <__aeabi_fcmplt>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d108      	bne.n	80020f4 <Settings_Read+0x490>
 80020e2:	4b5c      	ldr	r3, [pc, #368]	; (8002254 <Settings_Read+0x5f0>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4954      	ldr	r1, [pc, #336]	; (8002238 <Settings_Read+0x5d4>)
 80020e8:	4618      	mov	r0, r3
 80020ea:	f7fe ff51 	bl	8000f90 <__aeabi_fcmpgt>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d003      	beq.n	80020fc <Settings_Read+0x498>
			pid_ki_3 = SETTINGS_DEF_PID_KI_DEF;
 80020f4:	4b57      	ldr	r3, [pc, #348]	; (8002254 <Settings_Read+0x5f0>)
 80020f6:	f04f 0200 	mov.w	r2, #0
 80020fa:	601a      	str	r2, [r3, #0]
		}
		if((pid_kd_3 < SETTINGS_DEF_PID_KD_MIN)||(pid_kd_3 > SETTINGS_DEF_PID_KD_MAX)){
 80020fc:	4b56      	ldr	r3, [pc, #344]	; (8002258 <Settings_Read+0x5f4>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f04f 0100 	mov.w	r1, #0
 8002104:	4618      	mov	r0, r3
 8002106:	f7fe ff25 	bl	8000f54 <__aeabi_fcmplt>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d108      	bne.n	8002122 <Settings_Read+0x4be>
 8002110:	4b51      	ldr	r3, [pc, #324]	; (8002258 <Settings_Read+0x5f4>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4948      	ldr	r1, [pc, #288]	; (8002238 <Settings_Read+0x5d4>)
 8002116:	4618      	mov	r0, r3
 8002118:	f7fe ff3a 	bl	8000f90 <__aeabi_fcmpgt>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d002      	beq.n	8002128 <Settings_Read+0x4c4>
			pid_kd_3 = SETTINGS_DEF_PID_KD_DEF;
 8002122:	4b4d      	ldr	r3, [pc, #308]	; (8002258 <Settings_Read+0x5f4>)
 8002124:	4a46      	ldr	r2, [pc, #280]	; (8002240 <Settings_Read+0x5dc>)
 8002126:	601a      	str	r2, [r3, #0]
		}
		if((pid_split_1 < SETTINGS_DEF_PID_SPLIT_1_MIN)||(pid_split_1 > SETTINGS_DEF_PID_SPLIT_1_MAX)){
 8002128:	4b4c      	ldr	r3, [pc, #304]	; (800225c <Settings_Read+0x5f8>)
 800212a:	881b      	ldrh	r3, [r3, #0]
 800212c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002130:	d303      	bcc.n	800213a <Settings_Read+0x4d6>
			pid_split_1 = SETTINGS_DEF_PID_SPLIT_1_DEF;
 8002132:	4b4a      	ldr	r3, [pc, #296]	; (800225c <Settings_Read+0x5f8>)
 8002134:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002138:	801a      	strh	r2, [r3, #0]
		}
		if((pid_split_2 < SETTINGS_DEF_PID_SPLIT_2_MIN)||(pid_split_2 > SETTINGS_DEF_PID_SPLIT_2_MAX)){
 800213a:	4b49      	ldr	r3, [pc, #292]	; (8002260 <Settings_Read+0x5fc>)
 800213c:	881b      	ldrh	r3, [r3, #0]
 800213e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002142:	d303      	bcc.n	800214c <Settings_Read+0x4e8>
			pid_split_2 = SETTINGS_DEF_PID_SPLIT_2_DEF;
 8002144:	4b46      	ldr	r3, [pc, #280]	; (8002260 <Settings_Read+0x5fc>)
 8002146:	f640 32fc 	movw	r2, #3068	; 0xbfc
 800214a:	801a      	strh	r2, [r3, #0]
		}
		if((pid_sampling_time < SETTINGS_DEF_PID_SAMPLING_TIME_MIN)||(pid_sampling_time > SETTINGS_DEF_PID_SAMPLING_TIME_MAX)){
 800214c:	4b45      	ldr	r3, [pc, #276]	; (8002264 <Settings_Read+0x600>)
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	4618      	mov	r0, r3
 8002152:	f7fe fd0d 	bl	8000b70 <__aeabi_i2f>
 8002156:	4603      	mov	r3, r0
 8002158:	4943      	ldr	r1, [pc, #268]	; (8002268 <Settings_Read+0x604>)
 800215a:	4618      	mov	r0, r3
 800215c:	f7fe fefa 	bl	8000f54 <__aeabi_fcmplt>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d10d      	bne.n	8002182 <Settings_Read+0x51e>
 8002166:	4b3f      	ldr	r3, [pc, #252]	; (8002264 <Settings_Read+0x600>)
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	4618      	mov	r0, r3
 800216c:	f7fe fd00 	bl	8000b70 <__aeabi_i2f>
 8002170:	4603      	mov	r3, r0
 8002172:	4931      	ldr	r1, [pc, #196]	; (8002238 <Settings_Read+0x5d4>)
 8002174:	4618      	mov	r0, r3
 8002176:	f7fe ff0b 	bl	8000f90 <__aeabi_fcmpgt>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d100      	bne.n	8002182 <Settings_Read+0x51e>
		pid_kd_3 = SETTINGS_DEF_PID_KD_DEF;
		pid_split_1 = SETTINGS_DEF_PID_SPLIT_1_DEF;
		pid_split_2 = SETTINGS_DEF_PID_SPLIT_2_DEF;
		pid_sampling_time = SETTINGS_DEF_PID_SAMPLING_TIME_DEF;
	}
}
 8002180:	e051      	b.n	8002226 <Settings_Read+0x5c2>
			pid_sampling_time = SETTINGS_DEF_PID_SAMPLING_TIME_DEF;
 8002182:	4b38      	ldr	r3, [pc, #224]	; (8002264 <Settings_Read+0x600>)
 8002184:	2205      	movs	r2, #5
 8002186:	701a      	strb	r2, [r3, #0]
}
 8002188:	e04d      	b.n	8002226 <Settings_Read+0x5c2>
		potentiometer_min = SETTINGS_DEF_POTENTIOMETER_MIN_DEF;
 800218a:	4b38      	ldr	r3, [pc, #224]	; (800226c <Settings_Read+0x608>)
 800218c:	2280      	movs	r2, #128	; 0x80
 800218e:	801a      	strh	r2, [r3, #0]
		potentiometer_max = SETTINGS_DEF_POTENTIOMETER_MAX_DEF;
 8002190:	4b37      	ldr	r3, [pc, #220]	; (8002270 <Settings_Read+0x60c>)
 8002192:	f640 727f 	movw	r2, #3967	; 0xf7f
 8002196:	801a      	strh	r2, [r3, #0]
		motor_max_power = SETTINGS_DEF_MOTOR_MAX_POWER_DEF;
 8002198:	4b36      	ldr	r3, [pc, #216]	; (8002274 <Settings_Read+0x610>)
 800219a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800219e:	801a      	strh	r2, [r3, #0]
		motor_invert = SETTINGS_DEF_MOTOR_INVERT_DEF;
 80021a0:	4b35      	ldr	r3, [pc, #212]	; (8002278 <Settings_Read+0x614>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	701a      	strb	r2, [r3, #0]
		signal_ignore = SETTINGS_DEF_SIGNAL_IGNORE_DEF;
 80021a6:	4b35      	ldr	r3, [pc, #212]	; (800227c <Settings_Read+0x618>)
 80021a8:	2201      	movs	r2, #1
 80021aa:	701a      	strb	r2, [r3, #0]
		signal_min = SETTINGS_DEF_SIGNAL_MAX_DEF;
 80021ac:	4b34      	ldr	r3, [pc, #208]	; (8002280 <Settings_Read+0x61c>)
 80021ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021b2:	601a      	str	r2, [r3, #0]
		signal_max = SETTINGS_DEF_SIGNAL_MAX_DEF;
 80021b4:	4b33      	ldr	r3, [pc, #204]	; (8002284 <Settings_Read+0x620>)
 80021b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021ba:	601a      	str	r2, [r3, #0]
		signal_timeout = SETTINGS_DEF_SIGNAL_TIMEOUT_DEF;
 80021bc:	4b32      	ldr	r3, [pc, #200]	; (8002288 <Settings_Read+0x624>)
 80021be:	2219      	movs	r2, #25
 80021c0:	601a      	str	r2, [r3, #0]
		led_mode = SETTINGS_DEF_LED_MODE_DEF;
 80021c2:	4b32      	ldr	r3, [pc, #200]	; (800228c <Settings_Read+0x628>)
 80021c4:	2201      	movs	r2, #1
 80021c6:	701a      	strb	r2, [r3, #0]
		pid_on = SETTINGS_DEF_PID_ON_DEF;
 80021c8:	4b31      	ldr	r3, [pc, #196]	; (8002290 <Settings_Read+0x62c>)
 80021ca:	2201      	movs	r2, #1
 80021cc:	701a      	strb	r2, [r3, #0]
		pid_kp_1 = SETTINGS_DEF_PID_KP_DEF;
 80021ce:	4b18      	ldr	r3, [pc, #96]	; (8002230 <Settings_Read+0x5cc>)
 80021d0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80021d4:	601a      	str	r2, [r3, #0]
		pid_ki_1 = SETTINGS_DEF_PID_KI_DEF;
 80021d6:	4b17      	ldr	r3, [pc, #92]	; (8002234 <Settings_Read+0x5d0>)
 80021d8:	f04f 0200 	mov.w	r2, #0
 80021dc:	601a      	str	r2, [r3, #0]
		pid_kd_1 = SETTINGS_DEF_PID_KD_DEF;
 80021de:	4b17      	ldr	r3, [pc, #92]	; (800223c <Settings_Read+0x5d8>)
 80021e0:	4a17      	ldr	r2, [pc, #92]	; (8002240 <Settings_Read+0x5dc>)
 80021e2:	601a      	str	r2, [r3, #0]
		pid_kp_2 = SETTINGS_DEF_PID_KP_DEF;
 80021e4:	4b17      	ldr	r3, [pc, #92]	; (8002244 <Settings_Read+0x5e0>)
 80021e6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80021ea:	601a      	str	r2, [r3, #0]
		pid_ki_2 = SETTINGS_DEF_PID_KI_DEF;
 80021ec:	4b16      	ldr	r3, [pc, #88]	; (8002248 <Settings_Read+0x5e4>)
 80021ee:	f04f 0200 	mov.w	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]
		pid_kd_2 = SETTINGS_DEF_PID_KD_DEF;
 80021f4:	4b15      	ldr	r3, [pc, #84]	; (800224c <Settings_Read+0x5e8>)
 80021f6:	4a12      	ldr	r2, [pc, #72]	; (8002240 <Settings_Read+0x5dc>)
 80021f8:	601a      	str	r2, [r3, #0]
		pid_kp_3 = SETTINGS_DEF_PID_KP_DEF;
 80021fa:	4b15      	ldr	r3, [pc, #84]	; (8002250 <Settings_Read+0x5ec>)
 80021fc:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002200:	601a      	str	r2, [r3, #0]
		pid_ki_3 = SETTINGS_DEF_PID_KI_DEF;
 8002202:	4b14      	ldr	r3, [pc, #80]	; (8002254 <Settings_Read+0x5f0>)
 8002204:	f04f 0200 	mov.w	r2, #0
 8002208:	601a      	str	r2, [r3, #0]
		pid_kd_3 = SETTINGS_DEF_PID_KD_DEF;
 800220a:	4b13      	ldr	r3, [pc, #76]	; (8002258 <Settings_Read+0x5f4>)
 800220c:	4a0c      	ldr	r2, [pc, #48]	; (8002240 <Settings_Read+0x5dc>)
 800220e:	601a      	str	r2, [r3, #0]
		pid_split_1 = SETTINGS_DEF_PID_SPLIT_1_DEF;
 8002210:	4b12      	ldr	r3, [pc, #72]	; (800225c <Settings_Read+0x5f8>)
 8002212:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002216:	801a      	strh	r2, [r3, #0]
		pid_split_2 = SETTINGS_DEF_PID_SPLIT_2_DEF;
 8002218:	4b11      	ldr	r3, [pc, #68]	; (8002260 <Settings_Read+0x5fc>)
 800221a:	f640 32fc 	movw	r2, #3068	; 0xbfc
 800221e:	801a      	strh	r2, [r3, #0]
		pid_sampling_time = SETTINGS_DEF_PID_SAMPLING_TIME_DEF;
 8002220:	4b10      	ldr	r3, [pc, #64]	; (8002264 <Settings_Read+0x600>)
 8002222:	2205      	movs	r2, #5
 8002224:	701a      	strb	r2, [r3, #0]
}
 8002226:	bf00      	nop
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	20000004 	.word	0x20000004
 8002234:	200001cc 	.word	0x200001cc
 8002238:	42c80000 	.word	0x42c80000
 800223c:	20000008 	.word	0x20000008
 8002240:	40400000 	.word	0x40400000
 8002244:	2000000c 	.word	0x2000000c
 8002248:	200001d0 	.word	0x200001d0
 800224c:	20000010 	.word	0x20000010
 8002250:	20000014 	.word	0x20000014
 8002254:	200001d4 	.word	0x200001d4
 8002258:	20000018 	.word	0x20000018
 800225c:	2000001c 	.word	0x2000001c
 8002260:	2000001e 	.word	0x2000001e
 8002264:	20000002 	.word	0x20000002
 8002268:	40a00000 	.word	0x40a00000
 800226c:	200001ec 	.word	0x200001ec
 8002270:	200001ee 	.word	0x200001ee
 8002274:	20000000 	.word	0x20000000
 8002278:	200001c7 	.word	0x200001c7
 800227c:	20000240 	.word	0x20000240
 8002280:	20000244 	.word	0x20000244
 8002284:	20000248 	.word	0x20000248
 8002288:	2000024c 	.word	0x2000024c
 800228c:	200001c4 	.word	0x200001c4
 8002290:	20000020 	.word	0x20000020

08002294 <Settings_Write>:
void Settings_Write(){
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
	General_Copy_16_Bit((uint32_t)&settings[0], (uint32_t)&potentiometer_min);
 800229a:	4b4a      	ldr	r3, [pc, #296]	; (80023c4 <Settings_Write+0x130>)
 800229c:	4a4a      	ldr	r2, [pc, #296]	; (80023c8 <Settings_Write+0x134>)
 800229e:	4611      	mov	r1, r2
 80022a0:	4618      	mov	r0, r3
 80022a2:	f7ff f87c 	bl	800139e <General_Copy_16_Bit>
	General_Copy_16_Bit((uint32_t)&settings[2], (uint32_t)&potentiometer_max);
 80022a6:	4b49      	ldr	r3, [pc, #292]	; (80023cc <Settings_Write+0x138>)
 80022a8:	4a49      	ldr	r2, [pc, #292]	; (80023d0 <Settings_Write+0x13c>)
 80022aa:	4611      	mov	r1, r2
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7ff f876 	bl	800139e <General_Copy_16_Bit>
	General_Copy_16_Bit((uint32_t)&settings[4], (uint32_t)&motor_max_power);
 80022b2:	4b48      	ldr	r3, [pc, #288]	; (80023d4 <Settings_Write+0x140>)
 80022b4:	4a48      	ldr	r2, [pc, #288]	; (80023d8 <Settings_Write+0x144>)
 80022b6:	4611      	mov	r1, r2
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7ff f870 	bl	800139e <General_Copy_16_Bit>
	settings[6] = motor_invert;
 80022be:	4b47      	ldr	r3, [pc, #284]	; (80023dc <Settings_Write+0x148>)
 80022c0:	781a      	ldrb	r2, [r3, #0]
 80022c2:	4b40      	ldr	r3, [pc, #256]	; (80023c4 <Settings_Write+0x130>)
 80022c4:	719a      	strb	r2, [r3, #6]
	settings[7] = signal_ignore;
 80022c6:	4b46      	ldr	r3, [pc, #280]	; (80023e0 <Settings_Write+0x14c>)
 80022c8:	781a      	ldrb	r2, [r3, #0]
 80022ca:	4b3e      	ldr	r3, [pc, #248]	; (80023c4 <Settings_Write+0x130>)
 80022cc:	71da      	strb	r2, [r3, #7]
	General_Copy_32_Bit((uint32_t)&settings[8], (uint32_t)&signal_min);
 80022ce:	4b45      	ldr	r3, [pc, #276]	; (80023e4 <Settings_Write+0x150>)
 80022d0:	4a45      	ldr	r2, [pc, #276]	; (80023e8 <Settings_Write+0x154>)
 80022d2:	4611      	mov	r1, r2
 80022d4:	4618      	mov	r0, r3
 80022d6:	f7ff f845 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&settings[12], (uint32_t)&signal_max);
 80022da:	4b44      	ldr	r3, [pc, #272]	; (80023ec <Settings_Write+0x158>)
 80022dc:	4a44      	ldr	r2, [pc, #272]	; (80023f0 <Settings_Write+0x15c>)
 80022de:	4611      	mov	r1, r2
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7ff f83f 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&settings[16], (uint32_t)&signal_timeout);
 80022e6:	4b43      	ldr	r3, [pc, #268]	; (80023f4 <Settings_Write+0x160>)
 80022e8:	4a43      	ldr	r2, [pc, #268]	; (80023f8 <Settings_Write+0x164>)
 80022ea:	4611      	mov	r1, r2
 80022ec:	4618      	mov	r0, r3
 80022ee:	f7ff f839 	bl	8001364 <General_Copy_32_Bit>
	settings[20] = led_mode;
 80022f2:	4b42      	ldr	r3, [pc, #264]	; (80023fc <Settings_Write+0x168>)
 80022f4:	781a      	ldrb	r2, [r3, #0]
 80022f6:	4b33      	ldr	r3, [pc, #204]	; (80023c4 <Settings_Write+0x130>)
 80022f8:	751a      	strb	r2, [r3, #20]
	settings[21] = pid_on;
 80022fa:	4b41      	ldr	r3, [pc, #260]	; (8002400 <Settings_Write+0x16c>)
 80022fc:	781a      	ldrb	r2, [r3, #0]
 80022fe:	4b31      	ldr	r3, [pc, #196]	; (80023c4 <Settings_Write+0x130>)
 8002300:	755a      	strb	r2, [r3, #21]
	General_Copy_32_Bit((uint32_t)&settings[22], (uint32_t)&pid_kp_1);
 8002302:	4b40      	ldr	r3, [pc, #256]	; (8002404 <Settings_Write+0x170>)
 8002304:	4a40      	ldr	r2, [pc, #256]	; (8002408 <Settings_Write+0x174>)
 8002306:	4611      	mov	r1, r2
 8002308:	4618      	mov	r0, r3
 800230a:	f7ff f82b 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&settings[26], (uint32_t)&pid_ki_1);
 800230e:	4b3f      	ldr	r3, [pc, #252]	; (800240c <Settings_Write+0x178>)
 8002310:	4a3f      	ldr	r2, [pc, #252]	; (8002410 <Settings_Write+0x17c>)
 8002312:	4611      	mov	r1, r2
 8002314:	4618      	mov	r0, r3
 8002316:	f7ff f825 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&settings[30], (uint32_t)&pid_kd_1);
 800231a:	4b3e      	ldr	r3, [pc, #248]	; (8002414 <Settings_Write+0x180>)
 800231c:	4a3e      	ldr	r2, [pc, #248]	; (8002418 <Settings_Write+0x184>)
 800231e:	4611      	mov	r1, r2
 8002320:	4618      	mov	r0, r3
 8002322:	f7ff f81f 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&settings[34], (uint32_t)&pid_kp_2);
 8002326:	4b3d      	ldr	r3, [pc, #244]	; (800241c <Settings_Write+0x188>)
 8002328:	4a3d      	ldr	r2, [pc, #244]	; (8002420 <Settings_Write+0x18c>)
 800232a:	4611      	mov	r1, r2
 800232c:	4618      	mov	r0, r3
 800232e:	f7ff f819 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&settings[38], (uint32_t)&pid_ki_2);
 8002332:	4b3c      	ldr	r3, [pc, #240]	; (8002424 <Settings_Write+0x190>)
 8002334:	4a3c      	ldr	r2, [pc, #240]	; (8002428 <Settings_Write+0x194>)
 8002336:	4611      	mov	r1, r2
 8002338:	4618      	mov	r0, r3
 800233a:	f7ff f813 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&settings[42], (uint32_t)&pid_kd_2);
 800233e:	4b3b      	ldr	r3, [pc, #236]	; (800242c <Settings_Write+0x198>)
 8002340:	4a3b      	ldr	r2, [pc, #236]	; (8002430 <Settings_Write+0x19c>)
 8002342:	4611      	mov	r1, r2
 8002344:	4618      	mov	r0, r3
 8002346:	f7ff f80d 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&settings[46], (uint32_t)&pid_kp_3);
 800234a:	4b3a      	ldr	r3, [pc, #232]	; (8002434 <Settings_Write+0x1a0>)
 800234c:	4a3a      	ldr	r2, [pc, #232]	; (8002438 <Settings_Write+0x1a4>)
 800234e:	4611      	mov	r1, r2
 8002350:	4618      	mov	r0, r3
 8002352:	f7ff f807 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&settings[50], (uint32_t)&pid_ki_3);
 8002356:	4b39      	ldr	r3, [pc, #228]	; (800243c <Settings_Write+0x1a8>)
 8002358:	4a39      	ldr	r2, [pc, #228]	; (8002440 <Settings_Write+0x1ac>)
 800235a:	4611      	mov	r1, r2
 800235c:	4618      	mov	r0, r3
 800235e:	f7ff f801 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&settings[54], (uint32_t)&pid_kd_3);
 8002362:	4b38      	ldr	r3, [pc, #224]	; (8002444 <Settings_Write+0x1b0>)
 8002364:	4a38      	ldr	r2, [pc, #224]	; (8002448 <Settings_Write+0x1b4>)
 8002366:	4611      	mov	r1, r2
 8002368:	4618      	mov	r0, r3
 800236a:	f7fe fffb 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_16_Bit((uint32_t)&settings[58], (uint32_t)&pid_split_1);
 800236e:	4b37      	ldr	r3, [pc, #220]	; (800244c <Settings_Write+0x1b8>)
 8002370:	4a37      	ldr	r2, [pc, #220]	; (8002450 <Settings_Write+0x1bc>)
 8002372:	4611      	mov	r1, r2
 8002374:	4618      	mov	r0, r3
 8002376:	f7ff f812 	bl	800139e <General_Copy_16_Bit>
	General_Copy_16_Bit((uint32_t)&settings[60], (uint32_t)&pid_split_2);
 800237a:	4b36      	ldr	r3, [pc, #216]	; (8002454 <Settings_Write+0x1c0>)
 800237c:	4a36      	ldr	r2, [pc, #216]	; (8002458 <Settings_Write+0x1c4>)
 800237e:	4611      	mov	r1, r2
 8002380:	4618      	mov	r0, r3
 8002382:	f7ff f80c 	bl	800139e <General_Copy_16_Bit>
	settings[62] = pid_sampling_time;
 8002386:	4b35      	ldr	r3, [pc, #212]	; (800245c <Settings_Write+0x1c8>)
 8002388:	781a      	ldrb	r2, [r3, #0]
 800238a:	4b0e      	ldr	r3, [pc, #56]	; (80023c4 <Settings_Write+0x130>)
 800238c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	settings[63] = SETTINGS_CRC_PADDING;
 8002390:	4b0c      	ldr	r3, [pc, #48]	; (80023c4 <Settings_Write+0x130>)
 8002392:	2200      	movs	r2, #0
 8002394:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
	uint32_t crc = HAL_CRC_Calculate(&hcrc, (uint32_t *)settings, (SETTINGS_TOTAL_LENGTH / 4) - 1);
 8002398:	2210      	movs	r2, #16
 800239a:	490a      	ldr	r1, [pc, #40]	; (80023c4 <Settings_Write+0x130>)
 800239c:	4830      	ldr	r0, [pc, #192]	; (8002460 <Settings_Write+0x1cc>)
 800239e:	f001 ff0e 	bl	80041be <HAL_CRC_Calculate>
 80023a2:	4603      	mov	r3, r0
 80023a4:	607b      	str	r3, [r7, #4]
	General_Copy_32_Bit((uint32_t)&settings[64], (uint32_t)&crc);
 80023a6:	4a2f      	ldr	r2, [pc, #188]	; (8002464 <Settings_Write+0x1d0>)
 80023a8:	1d3b      	adds	r3, r7, #4
 80023aa:	4619      	mov	r1, r3
 80023ac:	4610      	mov	r0, r2
 80023ae:	f7fe ffd9 	bl	8001364 <General_Copy_32_Bit>
	Flash_Write(settings, SETTINGS_FLASH_ADDRESS, SETTINGS_TOTAL_LENGTH);
 80023b2:	2244      	movs	r2, #68	; 0x44
 80023b4:	492c      	ldr	r1, [pc, #176]	; (8002468 <Settings_Write+0x1d4>)
 80023b6:	4803      	ldr	r0, [pc, #12]	; (80023c4 <Settings_Write+0x130>)
 80023b8:	f7fe ff37 	bl	800122a <Flash_Write>
}
 80023bc:	bf00      	nop
 80023be:	3708      	adds	r7, #8
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	200001fc 	.word	0x200001fc
 80023c8:	200001ec 	.word	0x200001ec
 80023cc:	200001fe 	.word	0x200001fe
 80023d0:	200001ee 	.word	0x200001ee
 80023d4:	20000200 	.word	0x20000200
 80023d8:	20000000 	.word	0x20000000
 80023dc:	200001c7 	.word	0x200001c7
 80023e0:	20000240 	.word	0x20000240
 80023e4:	20000204 	.word	0x20000204
 80023e8:	20000244 	.word	0x20000244
 80023ec:	20000208 	.word	0x20000208
 80023f0:	20000248 	.word	0x20000248
 80023f4:	2000020c 	.word	0x2000020c
 80023f8:	2000024c 	.word	0x2000024c
 80023fc:	200001c4 	.word	0x200001c4
 8002400:	20000020 	.word	0x20000020
 8002404:	20000212 	.word	0x20000212
 8002408:	20000004 	.word	0x20000004
 800240c:	20000216 	.word	0x20000216
 8002410:	200001cc 	.word	0x200001cc
 8002414:	2000021a 	.word	0x2000021a
 8002418:	20000008 	.word	0x20000008
 800241c:	2000021e 	.word	0x2000021e
 8002420:	2000000c 	.word	0x2000000c
 8002424:	20000222 	.word	0x20000222
 8002428:	200001d0 	.word	0x200001d0
 800242c:	20000226 	.word	0x20000226
 8002430:	20000010 	.word	0x20000010
 8002434:	2000022a 	.word	0x2000022a
 8002438:	20000014 	.word	0x20000014
 800243c:	2000022e 	.word	0x2000022e
 8002440:	200001d4 	.word	0x200001d4
 8002444:	20000232 	.word	0x20000232
 8002448:	20000018 	.word	0x20000018
 800244c:	20000236 	.word	0x20000236
 8002450:	2000001c 	.word	0x2000001c
 8002454:	20000238 	.word	0x20000238
 8002458:	2000001e 	.word	0x2000001e
 800245c:	20000002 	.word	0x20000002
 8002460:	200003d0 	.word	0x200003d0
 8002464:	2000023c 	.word	0x2000023c
 8002468:	0800fc00 	.word	0x0800fc00

0800246c <Signal_SysTick_Interrupt>:
uint32_t signal_timeout;

uint8_t signal_present = 0;
uint32_t signal_timeout_passed_ms = 0;

void Signal_SysTick_Interrupt(){
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0
	if(signal_present){
 8002470:	4b15      	ldr	r3, [pc, #84]	; (80024c8 <Signal_SysTick_Interrupt+0x5c>)
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d024      	beq.n	80024c2 <Signal_SysTick_Interrupt+0x56>
		if(signal_timeout_passed_ms >= signal_timeout){
 8002478:	4b14      	ldr	r3, [pc, #80]	; (80024cc <Signal_SysTick_Interrupt+0x60>)
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	4b14      	ldr	r3, [pc, #80]	; (80024d0 <Signal_SysTick_Interrupt+0x64>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	429a      	cmp	r2, r3
 8002482:	d319      	bcc.n	80024b8 <Signal_SysTick_Interrupt+0x4c>
			signal_present = 0;
 8002484:	4b10      	ldr	r3, [pc, #64]	; (80024c8 <Signal_SysTick_Interrupt+0x5c>)
 8002486:	2200      	movs	r2, #0
 8002488:	701a      	strb	r2, [r3, #0]
			if(!signal_ignore || (signal_ignore && (!usb_present))){
 800248a:	4b12      	ldr	r3, [pc, #72]	; (80024d4 <Signal_SysTick_Interrupt+0x68>)
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d007      	beq.n	80024a2 <Signal_SysTick_Interrupt+0x36>
 8002492:	4b10      	ldr	r3, [pc, #64]	; (80024d4 <Signal_SysTick_Interrupt+0x68>)
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d013      	beq.n	80024c2 <Signal_SysTick_Interrupt+0x56>
 800249a:	4b0f      	ldr	r3, [pc, #60]	; (80024d8 <Signal_SysTick_Interrupt+0x6c>)
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d10f      	bne.n	80024c2 <Signal_SysTick_Interrupt+0x56>
				if(pid_running){
 80024a2:	4b0e      	ldr	r3, [pc, #56]	; (80024dc <Signal_SysTick_Interrupt+0x70>)
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <Signal_SysTick_Interrupt+0x42>
					PID_Stop();
 80024aa:	f7ff fb77 	bl	8001b9c <PID_Stop>
				}
				pid_setpoint = 0;
 80024ae:	4b0c      	ldr	r3, [pc, #48]	; (80024e0 <Signal_SysTick_Interrupt+0x74>)
 80024b0:	f04f 0200 	mov.w	r2, #0
 80024b4:	601a      	str	r2, [r3, #0]
			}
		}else{
			signal_timeout_passed_ms++;
		}
	}
}
 80024b6:	e004      	b.n	80024c2 <Signal_SysTick_Interrupt+0x56>
			signal_timeout_passed_ms++;
 80024b8:	4b04      	ldr	r3, [pc, #16]	; (80024cc <Signal_SysTick_Interrupt+0x60>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	3301      	adds	r3, #1
 80024be:	4a03      	ldr	r2, [pc, #12]	; (80024cc <Signal_SysTick_Interrupt+0x60>)
 80024c0:	6013      	str	r3, [r2, #0]
}
 80024c2:	bf00      	nop
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20000250 	.word	0x20000250
 80024cc:	20000254 	.word	0x20000254
 80024d0:	2000024c 	.word	0x2000024c
 80024d4:	20000240 	.word	0x20000240
 80024d8:	2000025c 	.word	0x2000025c
 80024dc:	200001d8 	.word	0x200001d8
 80024e0:	20000024 	.word	0x20000024

080024e4 <Signal_Timer_Interrupt>:
void Signal_Timer_Interrupt(){
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
	signal_present = 0;
 80024e8:	4b03      	ldr	r3, [pc, #12]	; (80024f8 <Signal_Timer_Interrupt+0x14>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	701a      	strb	r2, [r3, #0]
}
 80024ee:	bf00      	nop
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bc80      	pop	{r7}
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	20000250 	.word	0x20000250
 80024fc:	00000000 	.word	0x00000000

08002500 <Signal_Interrupt>:
void Signal_Interrupt(){
 8002500:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002502:	b085      	sub	sp, #20
 8002504:	af00      	add	r7, sp, #0
	uint32_t cnt = Signal_Read_Timer();
 8002506:	f000 f909 	bl	800271c <Signal_Read_Timer>
 800250a:	60f8      	str	r0, [r7, #12]
	if(Signal_Read() == SIGNAL_HIGH){
 800250c:	f000 f91e 	bl	800274c <Signal_Read>
 8002510:	4603      	mov	r3, r0
 8002512:	2b01      	cmp	r3, #1
 8002514:	d108      	bne.n	8002528 <Signal_Interrupt+0x28>
		Signal_Timer_Reset();
 8002516:	f000 f90d 	bl	8002734 <Signal_Timer_Reset>
		signal_present = 1;
 800251a:	4b73      	ldr	r3, [pc, #460]	; (80026e8 <Signal_Interrupt+0x1e8>)
 800251c:	2201      	movs	r2, #1
 800251e:	701a      	strb	r2, [r3, #0]
		signal_timeout_passed_ms = 0;
 8002520:	4b72      	ldr	r3, [pc, #456]	; (80026ec <Signal_Interrupt+0x1ec>)
 8002522:	2200      	movs	r2, #0
 8002524:	601a      	str	r2, [r3, #0]
					PID_Stop();
				}
			}
		}
	}
}
 8002526:	e0d4      	b.n	80026d2 <Signal_Interrupt+0x1d2>
	}else if(signal_present){
 8002528:	4b6f      	ldr	r3, [pc, #444]	; (80026e8 <Signal_Interrupt+0x1e8>)
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	2b00      	cmp	r3, #0
 800252e:	f000 80d0 	beq.w	80026d2 <Signal_Interrupt+0x1d2>
		if(!usb_present || (!signal_ignore && usb_present)){
 8002532:	4b6f      	ldr	r3, [pc, #444]	; (80026f0 <Signal_Interrupt+0x1f0>)
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d009      	beq.n	800254e <Signal_Interrupt+0x4e>
 800253a:	4b6e      	ldr	r3, [pc, #440]	; (80026f4 <Signal_Interrupt+0x1f4>)
 800253c:	781b      	ldrb	r3, [r3, #0]
 800253e:	2b00      	cmp	r3, #0
 8002540:	f040 80c7 	bne.w	80026d2 <Signal_Interrupt+0x1d2>
 8002544:	4b6a      	ldr	r3, [pc, #424]	; (80026f0 <Signal_Interrupt+0x1f0>)
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	2b00      	cmp	r3, #0
 800254a:	f000 80c2 	beq.w	80026d2 <Signal_Interrupt+0x1d2>
			float received_length_ms  = (float)((uint32_t)cnt + (uint32_t)1) / 24000.0f;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	3301      	adds	r3, #1
 8002552:	4618      	mov	r0, r3
 8002554:	f7fe fb08 	bl	8000b68 <__aeabi_ui2f>
 8002558:	4603      	mov	r3, r0
 800255a:	4967      	ldr	r1, [pc, #412]	; (80026f8 <Signal_Interrupt+0x1f8>)
 800255c:	4618      	mov	r0, r3
 800255e:	f7fe fc0f 	bl	8000d80 <__aeabi_fdiv>
 8002562:	4603      	mov	r3, r0
 8002564:	60bb      	str	r3, [r7, #8]
			if((received_length_ms <= signal_max) && (received_length_ms >= signal_min)){
 8002566:	4b65      	ldr	r3, [pc, #404]	; (80026fc <Signal_Interrupt+0x1fc>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4619      	mov	r1, r3
 800256c:	68b8      	ldr	r0, [r7, #8]
 800256e:	f7fe fcfb 	bl	8000f68 <__aeabi_fcmple>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	f000 80a1 	beq.w	80026bc <Signal_Interrupt+0x1bc>
 800257a:	4b61      	ldr	r3, [pc, #388]	; (8002700 <Signal_Interrupt+0x200>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4619      	mov	r1, r3
 8002580:	68b8      	ldr	r0, [r7, #8]
 8002582:	f7fe fcfb 	bl	8000f7c <__aeabi_fcmpge>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	f000 8097 	beq.w	80026bc <Signal_Interrupt+0x1bc>
				float new_pid_setpoint = (((float)potentiometer_max - (float)potentiometer_min) * ((received_length_ms - signal_min) / (signal_max - signal_min))) + (float)potentiometer_min;
 800258e:	4b5d      	ldr	r3, [pc, #372]	; (8002704 <Signal_Interrupt+0x204>)
 8002590:	881b      	ldrh	r3, [r3, #0]
 8002592:	4618      	mov	r0, r3
 8002594:	f7fe fae8 	bl	8000b68 <__aeabi_ui2f>
 8002598:	4604      	mov	r4, r0
 800259a:	4b5b      	ldr	r3, [pc, #364]	; (8002708 <Signal_Interrupt+0x208>)
 800259c:	881b      	ldrh	r3, [r3, #0]
 800259e:	4618      	mov	r0, r3
 80025a0:	f7fe fae2 	bl	8000b68 <__aeabi_ui2f>
 80025a4:	4603      	mov	r3, r0
 80025a6:	4619      	mov	r1, r3
 80025a8:	4620      	mov	r0, r4
 80025aa:	f7fe fa2b 	bl	8000a04 <__aeabi_fsub>
 80025ae:	4603      	mov	r3, r0
 80025b0:	461c      	mov	r4, r3
 80025b2:	4b53      	ldr	r3, [pc, #332]	; (8002700 <Signal_Interrupt+0x200>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4619      	mov	r1, r3
 80025b8:	68b8      	ldr	r0, [r7, #8]
 80025ba:	f7fe fa23 	bl	8000a04 <__aeabi_fsub>
 80025be:	4603      	mov	r3, r0
 80025c0:	461d      	mov	r5, r3
 80025c2:	4b4e      	ldr	r3, [pc, #312]	; (80026fc <Signal_Interrupt+0x1fc>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a4e      	ldr	r2, [pc, #312]	; (8002700 <Signal_Interrupt+0x200>)
 80025c8:	6812      	ldr	r2, [r2, #0]
 80025ca:	4611      	mov	r1, r2
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7fe fa19 	bl	8000a04 <__aeabi_fsub>
 80025d2:	4603      	mov	r3, r0
 80025d4:	4619      	mov	r1, r3
 80025d6:	4628      	mov	r0, r5
 80025d8:	f7fe fbd2 	bl	8000d80 <__aeabi_fdiv>
 80025dc:	4603      	mov	r3, r0
 80025de:	4619      	mov	r1, r3
 80025e0:	4620      	mov	r0, r4
 80025e2:	f7fe fb19 	bl	8000c18 <__aeabi_fmul>
 80025e6:	4603      	mov	r3, r0
 80025e8:	461c      	mov	r4, r3
 80025ea:	4b47      	ldr	r3, [pc, #284]	; (8002708 <Signal_Interrupt+0x208>)
 80025ec:	881b      	ldrh	r3, [r3, #0]
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7fe faba 	bl	8000b68 <__aeabi_ui2f>
 80025f4:	4603      	mov	r3, r0
 80025f6:	4619      	mov	r1, r3
 80025f8:	4620      	mov	r0, r4
 80025fa:	f7fe fa05 	bl	8000a08 <__addsf3>
 80025fe:	4603      	mov	r3, r0
 8002600:	607b      	str	r3, [r7, #4]
					fabs((new_pid_setpoint - (float)potentiometer_min) - (pid_setpoint - (float)potentiometer_min)) / (((float)potentiometer_max - (float)potentiometer_min) / 100.0f)
 8002602:	4b41      	ldr	r3, [pc, #260]	; (8002708 <Signal_Interrupt+0x208>)
 8002604:	881b      	ldrh	r3, [r3, #0]
 8002606:	4618      	mov	r0, r3
 8002608:	f7fe faae 	bl	8000b68 <__aeabi_ui2f>
 800260c:	4603      	mov	r3, r0
 800260e:	4619      	mov	r1, r3
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	f7fe f9f7 	bl	8000a04 <__aeabi_fsub>
 8002616:	4603      	mov	r3, r0
 8002618:	461d      	mov	r5, r3
 800261a:	4b3c      	ldr	r3, [pc, #240]	; (800270c <Signal_Interrupt+0x20c>)
 800261c:	681c      	ldr	r4, [r3, #0]
 800261e:	4b3a      	ldr	r3, [pc, #232]	; (8002708 <Signal_Interrupt+0x208>)
 8002620:	881b      	ldrh	r3, [r3, #0]
 8002622:	4618      	mov	r0, r3
 8002624:	f7fe faa0 	bl	8000b68 <__aeabi_ui2f>
 8002628:	4603      	mov	r3, r0
 800262a:	4619      	mov	r1, r3
 800262c:	4620      	mov	r0, r4
 800262e:	f7fe f9e9 	bl	8000a04 <__aeabi_fsub>
 8002632:	4603      	mov	r3, r0
 8002634:	4619      	mov	r1, r3
 8002636:	4628      	mov	r0, r5
 8002638:	f7fe f9e4 	bl	8000a04 <__aeabi_fsub>
 800263c:	4603      	mov	r3, r0
 800263e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002642:	4618      	mov	r0, r3
 8002644:	f7fd fee8 	bl	8000418 <__aeabi_f2d>
 8002648:	4604      	mov	r4, r0
 800264a:	460d      	mov	r5, r1
 800264c:	4b2d      	ldr	r3, [pc, #180]	; (8002704 <Signal_Interrupt+0x204>)
 800264e:	881b      	ldrh	r3, [r3, #0]
 8002650:	4618      	mov	r0, r3
 8002652:	f7fe fa89 	bl	8000b68 <__aeabi_ui2f>
 8002656:	4606      	mov	r6, r0
 8002658:	4b2b      	ldr	r3, [pc, #172]	; (8002708 <Signal_Interrupt+0x208>)
 800265a:	881b      	ldrh	r3, [r3, #0]
 800265c:	4618      	mov	r0, r3
 800265e:	f7fe fa83 	bl	8000b68 <__aeabi_ui2f>
 8002662:	4603      	mov	r3, r0
 8002664:	4619      	mov	r1, r3
 8002666:	4630      	mov	r0, r6
 8002668:	f7fe f9cc 	bl	8000a04 <__aeabi_fsub>
 800266c:	4603      	mov	r3, r0
 800266e:	4928      	ldr	r1, [pc, #160]	; (8002710 <Signal_Interrupt+0x210>)
 8002670:	4618      	mov	r0, r3
 8002672:	f7fe fb85 	bl	8000d80 <__aeabi_fdiv>
 8002676:	4603      	mov	r3, r0
 8002678:	4618      	mov	r0, r3
 800267a:	f7fd fecd 	bl	8000418 <__aeabi_f2d>
 800267e:	4602      	mov	r2, r0
 8002680:	460b      	mov	r3, r1
 8002682:	4620      	mov	r0, r4
 8002684:	4629      	mov	r1, r5
 8002686:	f7fe f849 	bl	800071c <__aeabi_ddiv>
 800268a:	4602      	mov	r2, r0
 800268c:	460b      	mov	r3, r1
 800268e:	4610      	mov	r0, r2
 8002690:	4619      	mov	r1, r3
				if(
 8002692:	a313      	add	r3, pc, #76	; (adr r3, 80026e0 <Signal_Interrupt+0x1e0>)
 8002694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002698:	f7fe f99c 	bl	80009d4 <__aeabi_dcmpge>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d002      	beq.n	80026a8 <Signal_Interrupt+0x1a8>
					led_position_changed = 1;
 80026a2:	4b1c      	ldr	r3, [pc, #112]	; (8002714 <Signal_Interrupt+0x214>)
 80026a4:	2201      	movs	r2, #1
 80026a6:	701a      	strb	r2, [r3, #0]
				pid_setpoint = new_pid_setpoint;
 80026a8:	4a18      	ldr	r2, [pc, #96]	; (800270c <Signal_Interrupt+0x20c>)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6013      	str	r3, [r2, #0]
				if(!pid_running){
 80026ae:	4b1a      	ldr	r3, [pc, #104]	; (8002718 <Signal_Interrupt+0x218>)
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d10c      	bne.n	80026d0 <Signal_Interrupt+0x1d0>
					PID_Start();
 80026b6:	f7ff fa4f 	bl	8001b58 <PID_Start>
			if((received_length_ms <= signal_max) && (received_length_ms >= signal_min)){
 80026ba:	e009      	b.n	80026d0 <Signal_Interrupt+0x1d0>
				signal_present = 0;
 80026bc:	4b0a      	ldr	r3, [pc, #40]	; (80026e8 <Signal_Interrupt+0x1e8>)
 80026be:	2200      	movs	r2, #0
 80026c0:	701a      	strb	r2, [r3, #0]
				if(pid_running){
 80026c2:	4b15      	ldr	r3, [pc, #84]	; (8002718 <Signal_Interrupt+0x218>)
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d003      	beq.n	80026d2 <Signal_Interrupt+0x1d2>
					PID_Stop();
 80026ca:	f7ff fa67 	bl	8001b9c <PID_Stop>
}
 80026ce:	e000      	b.n	80026d2 <Signal_Interrupt+0x1d2>
			if((received_length_ms <= signal_max) && (received_length_ms >= signal_min)){
 80026d0:	bf00      	nop
}
 80026d2:	bf00      	nop
 80026d4:	3714      	adds	r7, #20
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026da:	bf00      	nop
 80026dc:	f3af 8000 	nop.w
 80026e0:	a0000000 	.word	0xa0000000
 80026e4:	3fc99999 	.word	0x3fc99999
 80026e8:	20000250 	.word	0x20000250
 80026ec:	20000254 	.word	0x20000254
 80026f0:	2000025c 	.word	0x2000025c
 80026f4:	20000240 	.word	0x20000240
 80026f8:	46bb8000 	.word	0x46bb8000
 80026fc:	20000248 	.word	0x20000248
 8002700:	20000244 	.word	0x20000244
 8002704:	200001ee 	.word	0x200001ee
 8002708:	200001ec 	.word	0x200001ec
 800270c:	20000024 	.word	0x20000024
 8002710:	42c80000 	.word	0x42c80000
 8002714:	200001c5 	.word	0x200001c5
 8002718:	200001d8 	.word	0x200001d8

0800271c <Signal_Read_Timer>:

uint32_t Signal_Read_Timer(){
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim4);
 8002720:	4b03      	ldr	r3, [pc, #12]	; (8002730 <Signal_Read_Timer+0x14>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8002726:	4618      	mov	r0, r3
 8002728:	46bd      	mov	sp, r7
 800272a:	bc80      	pop	{r7}
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	20000468 	.word	0x20000468

08002734 <Signal_Timer_Reset>:
void Signal_Timer_Reset(){
 8002734:	b480      	push	{r7}
 8002736:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 8002738:	4b03      	ldr	r3, [pc, #12]	; (8002748 <Signal_Timer_Reset+0x14>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2200      	movs	r2, #0
 800273e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002740:	bf00      	nop
 8002742:	46bd      	mov	sp, r7
 8002744:	bc80      	pop	{r7}
 8002746:	4770      	bx	lr
 8002748:	20000468 	.word	0x20000468

0800274c <Signal_Read>:
uint8_t Signal_Read(){
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
	uint8_t level;
	uint8_t d = 0;
 8002752:	2300      	movs	r3, #0
 8002754:	71bb      	strb	r3, [r7, #6]
	uint8_t i = 0;
 8002756:	2300      	movs	r3, #0
 8002758:	717b      	strb	r3, [r7, #5]
	while(d != 1){
 800275a:	e01d      	b.n	8002798 <Signal_Read+0x4c>
		i = 0;
 800275c:	2300      	movs	r3, #0
 800275e:	717b      	strb	r3, [r7, #5]
		level = HAL_GPIO_ReadPin(SIGNAL_GPIO_Port, SIGNAL_Pin);
 8002760:	2102      	movs	r1, #2
 8002762:	4811      	ldr	r0, [pc, #68]	; (80027a8 <Signal_Read+0x5c>)
 8002764:	f002 f8e2 	bl	800492c <HAL_GPIO_ReadPin>
 8002768:	4603      	mov	r3, r0
 800276a:	71fb      	strb	r3, [r7, #7]
		while(i != SIGNAL_DEBOUNCE_SAMPLES){
 800276c:	e011      	b.n	8002792 <Signal_Read+0x46>
			i++;
 800276e:	797b      	ldrb	r3, [r7, #5]
 8002770:	3301      	adds	r3, #1
 8002772:	717b      	strb	r3, [r7, #5]
			if(HAL_GPIO_ReadPin(SIGNAL_GPIO_Port, SIGNAL_Pin) != level){
 8002774:	2102      	movs	r1, #2
 8002776:	480c      	ldr	r0, [pc, #48]	; (80027a8 <Signal_Read+0x5c>)
 8002778:	f002 f8d8 	bl	800492c <HAL_GPIO_ReadPin>
 800277c:	4603      	mov	r3, r0
 800277e:	461a      	mov	r2, r3
 8002780:	79fb      	ldrb	r3, [r7, #7]
 8002782:	4293      	cmp	r3, r2
 8002784:	d000      	beq.n	8002788 <Signal_Read+0x3c>
				break;
 8002786:	e007      	b.n	8002798 <Signal_Read+0x4c>
			}
			if(i == SIGNAL_DEBOUNCE_SAMPLES){
 8002788:	797b      	ldrb	r3, [r7, #5]
 800278a:	2b05      	cmp	r3, #5
 800278c:	d101      	bne.n	8002792 <Signal_Read+0x46>
				d = 1;
 800278e:	2301      	movs	r3, #1
 8002790:	71bb      	strb	r3, [r7, #6]
		while(i != SIGNAL_DEBOUNCE_SAMPLES){
 8002792:	797b      	ldrb	r3, [r7, #5]
 8002794:	2b05      	cmp	r3, #5
 8002796:	d1ea      	bne.n	800276e <Signal_Read+0x22>
	while(d != 1){
 8002798:	79bb      	ldrb	r3, [r7, #6]
 800279a:	2b01      	cmp	r3, #1
 800279c:	d1de      	bne.n	800275c <Signal_Read+0x10>
			}
		}
	}
	return level;
 800279e:	79fb      	ldrb	r3, [r7, #7]
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3708      	adds	r7, #8
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	40010c00 	.word	0x40010c00

080027ac <Signal_Init>:

void Signal_Init(){
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim4);
 80027b0:	4802      	ldr	r0, [pc, #8]	; (80027bc <Signal_Init+0x10>)
 80027b2:	f004 fb93 	bl	8006edc <HAL_TIM_Base_Start>
}
 80027b6:	bf00      	nop
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	20000468 	.word	0x20000468

080027c0 <USB_Det>:

uint8_t usb_present = 0;
uint8_t usb_tx_buffer[64];
uint8_t usb_long_buffer[256];

void USB_Det(){
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
	if((hUsbDeviceFS.dev_state == USBD_STATE_ADDRESSED) || (hUsbDeviceFS.dev_state == USBD_STATE_CONFIGURED)){
 80027c4:	4b0f      	ldr	r3, [pc, #60]	; (8002804 <USB_Det+0x44>)
 80027c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d004      	beq.n	80027d8 <USB_Det+0x18>
 80027ce:	4b0d      	ldr	r3, [pc, #52]	; (8002804 <USB_Det+0x44>)
 80027d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80027d4:	2b03      	cmp	r3, #3
 80027d6:	d109      	bne.n	80027ec <USB_Det+0x2c>
		if(!usb_present){
 80027d8:	4b0b      	ldr	r3, [pc, #44]	; (8002808 <USB_Det+0x48>)
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d101      	bne.n	80027e4 <USB_Det+0x24>
			PID_Stop();
 80027e0:	f7ff f9dc 	bl	8001b9c <PID_Stop>
		}
		usb_present = 1;
 80027e4:	4b08      	ldr	r3, [pc, #32]	; (8002808 <USB_Det+0x48>)
 80027e6:	2201      	movs	r2, #1
 80027e8:	701a      	strb	r2, [r3, #0]
 80027ea:	e009      	b.n	8002800 <USB_Det+0x40>
	}else{
		if(usb_present){
 80027ec:	4b06      	ldr	r3, [pc, #24]	; (8002808 <USB_Det+0x48>)
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d001      	beq.n	80027f8 <USB_Det+0x38>
			PID_Stop();
 80027f4:	f7ff f9d2 	bl	8001b9c <PID_Stop>
		}
		usb_present = 0;
 80027f8:	4b03      	ldr	r3, [pc, #12]	; (8002808 <USB_Det+0x48>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	701a      	strb	r2, [r3, #0]
	}
}
 80027fe:	bf00      	nop
 8002800:	bf00      	nop
 8002802:	bd80      	pop	{r7, pc}
 8002804:	200004dc 	.word	0x200004dc
 8002808:	2000025c 	.word	0x2000025c

0800280c <USB_Packet_Received>:
void USB_Packet_Received(uint8_t *data, uint32_t length){
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	6039      	str	r1, [r7, #0]
	if((data[1] == USB_CMD_CONFIG) && (uint32_t)data[0] == length){
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	3301      	adds	r3, #1
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d11c      	bne.n	800285a <USB_Packet_Received+0x4e>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	461a      	mov	r2, r3
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	4293      	cmp	r3, r2
 800282a:	d116      	bne.n	800285a <USB_Packet_Received+0x4e>
		if(HAL_CRC_Calculate(&hcrc, (uint32_t *)data, (length / 4) - 1) == *(uint32_t *)&data[length - 4]){
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	089b      	lsrs	r3, r3, #2
 8002830:	3b01      	subs	r3, #1
 8002832:	461a      	mov	r2, r3
 8002834:	6879      	ldr	r1, [r7, #4]
 8002836:	4829      	ldr	r0, [pc, #164]	; (80028dc <USB_Packet_Received+0xd0>)
 8002838:	f001 fcc1 	bl	80041be <HAL_CRC_Calculate>
 800283c:	4601      	mov	r1, r0
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	3b04      	subs	r3, #4
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	4413      	add	r3, r2
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4299      	cmp	r1, r3
 800284a:	d143      	bne.n	80028d4 <USB_Packet_Received+0xc8>
			USB_Parse_Config(data);
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f000 f84d 	bl	80028ec <USB_Parse_Config>
			usb_rq = USB_RQ_CONF;
 8002852:	4b23      	ldr	r3, [pc, #140]	; (80028e0 <USB_Packet_Received+0xd4>)
 8002854:	2201      	movs	r2, #1
 8002856:	701a      	strb	r2, [r3, #0]
		if(HAL_CRC_Calculate(&hcrc, (uint32_t *)data, (length / 4) - 1) == *(uint32_t *)&data[length - 4]){
 8002858:	e03c      	b.n	80028d4 <USB_Packet_Received+0xc8>
		}
	}else if((data[1] == USB_CMD_STATUS) && (length == 64)){
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	3301      	adds	r3, #1
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	2b01      	cmp	r3, #1
 8002862:	d108      	bne.n	8002876 <USB_Packet_Received+0x6a>
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	2b40      	cmp	r3, #64	; 0x40
 8002868:	d105      	bne.n	8002876 <USB_Packet_Received+0x6a>
		memcpy(usb_long_buffer, data, 64);
 800286a:	2240      	movs	r2, #64	; 0x40
 800286c:	6879      	ldr	r1, [r7, #4]
 800286e:	481d      	ldr	r0, [pc, #116]	; (80028e4 <USB_Packet_Received+0xd8>)
 8002870:	f00a f8bc 	bl	800c9ec <memcpy>
 8002874:	e02e      	b.n	80028d4 <USB_Packet_Received+0xc8>
	}
	else if((usb_long_buffer[1] == USB_CMD_STATUS) && (usb_long_buffer[0] == (length + 64))){
 8002876:	4b1b      	ldr	r3, [pc, #108]	; (80028e4 <USB_Packet_Received+0xd8>)
 8002878:	785b      	ldrb	r3, [r3, #1]
 800287a:	2b01      	cmp	r3, #1
 800287c:	d126      	bne.n	80028cc <USB_Packet_Received+0xc0>
 800287e:	4b19      	ldr	r3, [pc, #100]	; (80028e4 <USB_Packet_Received+0xd8>)
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	461a      	mov	r2, r3
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	3340      	adds	r3, #64	; 0x40
 8002888:	429a      	cmp	r2, r3
 800288a:	d11f      	bne.n	80028cc <USB_Packet_Received+0xc0>
		memcpy(&usb_long_buffer[64], data, length);
 800288c:	683a      	ldr	r2, [r7, #0]
 800288e:	6879      	ldr	r1, [r7, #4]
 8002890:	4815      	ldr	r0, [pc, #84]	; (80028e8 <USB_Packet_Received+0xdc>)
 8002892:	f00a f8ab 	bl	800c9ec <memcpy>
		if(HAL_CRC_Calculate(&hcrc, (uint32_t *)usb_long_buffer, ((length + 64) / 4) - 1) == *(uint32_t *)&usb_long_buffer[length + 64- 4]){
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	3340      	adds	r3, #64	; 0x40
 800289a:	089b      	lsrs	r3, r3, #2
 800289c:	3b01      	subs	r3, #1
 800289e:	461a      	mov	r2, r3
 80028a0:	4910      	ldr	r1, [pc, #64]	; (80028e4 <USB_Packet_Received+0xd8>)
 80028a2:	480e      	ldr	r0, [pc, #56]	; (80028dc <USB_Packet_Received+0xd0>)
 80028a4:	f001 fc8b 	bl	80041be <HAL_CRC_Calculate>
 80028a8:	4602      	mov	r2, r0
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	333c      	adds	r3, #60	; 0x3c
 80028ae:	490d      	ldr	r1, [pc, #52]	; (80028e4 <USB_Packet_Received+0xd8>)
 80028b0:	440b      	add	r3, r1
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d105      	bne.n	80028c4 <USB_Packet_Received+0xb8>
			USB_Parse_Status(usb_long_buffer);
 80028b8:	480a      	ldr	r0, [pc, #40]	; (80028e4 <USB_Packet_Received+0xd8>)
 80028ba:	f000 f909 	bl	8002ad0 <USB_Parse_Status>
			usb_rq = USB_RQ_STAT;
 80028be:	4b08      	ldr	r3, [pc, #32]	; (80028e0 <USB_Packet_Received+0xd4>)
 80028c0:	2202      	movs	r2, #2
 80028c2:	701a      	strb	r2, [r3, #0]
		}
		usb_long_buffer[1] = 0xff;
 80028c4:	4b07      	ldr	r3, [pc, #28]	; (80028e4 <USB_Packet_Received+0xd8>)
 80028c6:	22ff      	movs	r2, #255	; 0xff
 80028c8:	705a      	strb	r2, [r3, #1]
 80028ca:	e003      	b.n	80028d4 <USB_Packet_Received+0xc8>
	}else{
		usb_long_buffer[1] = 0xff;
 80028cc:	4b05      	ldr	r3, [pc, #20]	; (80028e4 <USB_Packet_Received+0xd8>)
 80028ce:	22ff      	movs	r2, #255	; 0xff
 80028d0:	705a      	strb	r2, [r3, #1]
	}
}
 80028d2:	bf00      	nop
 80028d4:	bf00      	nop
 80028d6:	3708      	adds	r7, #8
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	200003d0 	.word	0x200003d0
 80028e0:	20000258 	.word	0x20000258
 80028e4:	200002a0 	.word	0x200002a0
 80028e8:	200002e0 	.word	0x200002e0

080028ec <USB_Parse_Config>:
void USB_Parse_Config(uint8_t *data){
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
	usb_rq_sett_revert_flash = data[2];
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	789a      	ldrb	r2, [r3, #2]
 80028f8:	4b03      	ldr	r3, [pc, #12]	; (8002908 <USB_Parse_Config+0x1c>)
 80028fa:	701a      	strb	r2, [r3, #0]
}
 80028fc:	bf00      	nop
 80028fe:	370c      	adds	r7, #12
 8002900:	46bd      	mov	sp, r7
 8002902:	bc80      	pop	{r7}
 8002904:	4770      	bx	lr
 8002906:	bf00      	nop
 8002908:	20000259 	.word	0x20000259

0800290c <USB_Send_Config>:
void USB_Send_Config(){
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
	usb_tx_buffer[0] = USB_TX_CONFIG_LENGTH;
 8002912:	4b4b      	ldr	r3, [pc, #300]	; (8002a40 <USB_Send_Config+0x134>)
 8002914:	2244      	movs	r2, #68	; 0x44
 8002916:	701a      	strb	r2, [r3, #0]
	usb_tx_buffer[1] = USB_CMD_CONFIG;
 8002918:	4b49      	ldr	r3, [pc, #292]	; (8002a40 <USB_Send_Config+0x134>)
 800291a:	2200      	movs	r2, #0
 800291c:	705a      	strb	r2, [r3, #1]
	*(uint16_t *)&usb_tx_buffer[2] = potentiometer_min;
 800291e:	4b49      	ldr	r3, [pc, #292]	; (8002a44 <USB_Send_Config+0x138>)
 8002920:	4a49      	ldr	r2, [pc, #292]	; (8002a48 <USB_Send_Config+0x13c>)
 8002922:	8812      	ldrh	r2, [r2, #0]
 8002924:	801a      	strh	r2, [r3, #0]
	*(uint16_t *)&usb_tx_buffer[4] = potentiometer_max;
 8002926:	4b49      	ldr	r3, [pc, #292]	; (8002a4c <USB_Send_Config+0x140>)
 8002928:	4a49      	ldr	r2, [pc, #292]	; (8002a50 <USB_Send_Config+0x144>)
 800292a:	8812      	ldrh	r2, [r2, #0]
 800292c:	801a      	strh	r2, [r3, #0]
	usb_tx_buffer[6] = (uint8_t)((uint16_t)motor_max_power / 10);
 800292e:	4b49      	ldr	r3, [pc, #292]	; (8002a54 <USB_Send_Config+0x148>)
 8002930:	881b      	ldrh	r3, [r3, #0]
 8002932:	4a49      	ldr	r2, [pc, #292]	; (8002a58 <USB_Send_Config+0x14c>)
 8002934:	fba2 2303 	umull	r2, r3, r2, r3
 8002938:	08db      	lsrs	r3, r3, #3
 800293a:	b29b      	uxth	r3, r3
 800293c:	b2da      	uxtb	r2, r3
 800293e:	4b40      	ldr	r3, [pc, #256]	; (8002a40 <USB_Send_Config+0x134>)
 8002940:	719a      	strb	r2, [r3, #6]
	usb_tx_buffer[7] = motor_invert;
 8002942:	4b46      	ldr	r3, [pc, #280]	; (8002a5c <USB_Send_Config+0x150>)
 8002944:	781a      	ldrb	r2, [r3, #0]
 8002946:	4b3e      	ldr	r3, [pc, #248]	; (8002a40 <USB_Send_Config+0x134>)
 8002948:	71da      	strb	r2, [r3, #7]
	usb_tx_buffer[8] = signal_ignore;
 800294a:	4b45      	ldr	r3, [pc, #276]	; (8002a60 <USB_Send_Config+0x154>)
 800294c:	781a      	ldrb	r2, [r3, #0]
 800294e:	4b3c      	ldr	r3, [pc, #240]	; (8002a40 <USB_Send_Config+0x134>)
 8002950:	721a      	strb	r2, [r3, #8]
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[9], (uint32_t)&signal_min);
 8002952:	4b44      	ldr	r3, [pc, #272]	; (8002a64 <USB_Send_Config+0x158>)
 8002954:	4a44      	ldr	r2, [pc, #272]	; (8002a68 <USB_Send_Config+0x15c>)
 8002956:	4611      	mov	r1, r2
 8002958:	4618      	mov	r0, r3
 800295a:	f7fe fd03 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[13], (uint32_t)&signal_max);
 800295e:	4b43      	ldr	r3, [pc, #268]	; (8002a6c <USB_Send_Config+0x160>)
 8002960:	4a43      	ldr	r2, [pc, #268]	; (8002a70 <USB_Send_Config+0x164>)
 8002962:	4611      	mov	r1, r2
 8002964:	4618      	mov	r0, r3
 8002966:	f7fe fcfd 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[17], (uint32_t)&signal_timeout);
 800296a:	4b42      	ldr	r3, [pc, #264]	; (8002a74 <USB_Send_Config+0x168>)
 800296c:	4a42      	ldr	r2, [pc, #264]	; (8002a78 <USB_Send_Config+0x16c>)
 800296e:	4611      	mov	r1, r2
 8002970:	4618      	mov	r0, r3
 8002972:	f7fe fcf7 	bl	8001364 <General_Copy_32_Bit>
	usb_tx_buffer[21] = led_mode;
 8002976:	4b41      	ldr	r3, [pc, #260]	; (8002a7c <USB_Send_Config+0x170>)
 8002978:	781a      	ldrb	r2, [r3, #0]
 800297a:	4b31      	ldr	r3, [pc, #196]	; (8002a40 <USB_Send_Config+0x134>)
 800297c:	755a      	strb	r2, [r3, #21]
	usb_tx_buffer[22] = pid_on;
 800297e:	4b40      	ldr	r3, [pc, #256]	; (8002a80 <USB_Send_Config+0x174>)
 8002980:	781a      	ldrb	r2, [r3, #0]
 8002982:	4b2f      	ldr	r3, [pc, #188]	; (8002a40 <USB_Send_Config+0x134>)
 8002984:	759a      	strb	r2, [r3, #22]
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[23], (uint32_t)&pid_kp_1);
 8002986:	4b3f      	ldr	r3, [pc, #252]	; (8002a84 <USB_Send_Config+0x178>)
 8002988:	4a3f      	ldr	r2, [pc, #252]	; (8002a88 <USB_Send_Config+0x17c>)
 800298a:	4611      	mov	r1, r2
 800298c:	4618      	mov	r0, r3
 800298e:	f7fe fce9 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[27], (uint32_t)&pid_ki_1);
 8002992:	4b3e      	ldr	r3, [pc, #248]	; (8002a8c <USB_Send_Config+0x180>)
 8002994:	4a3e      	ldr	r2, [pc, #248]	; (8002a90 <USB_Send_Config+0x184>)
 8002996:	4611      	mov	r1, r2
 8002998:	4618      	mov	r0, r3
 800299a:	f7fe fce3 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[31], (uint32_t)&pid_kd_1);
 800299e:	4b3d      	ldr	r3, [pc, #244]	; (8002a94 <USB_Send_Config+0x188>)
 80029a0:	4a3d      	ldr	r2, [pc, #244]	; (8002a98 <USB_Send_Config+0x18c>)
 80029a2:	4611      	mov	r1, r2
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7fe fcdd 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[35], (uint32_t)&pid_kp_1);
 80029aa:	4b3c      	ldr	r3, [pc, #240]	; (8002a9c <USB_Send_Config+0x190>)
 80029ac:	4a36      	ldr	r2, [pc, #216]	; (8002a88 <USB_Send_Config+0x17c>)
 80029ae:	4611      	mov	r1, r2
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7fe fcd7 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[39], (uint32_t)&pid_ki_1);
 80029b6:	4b3a      	ldr	r3, [pc, #232]	; (8002aa0 <USB_Send_Config+0x194>)
 80029b8:	4a35      	ldr	r2, [pc, #212]	; (8002a90 <USB_Send_Config+0x184>)
 80029ba:	4611      	mov	r1, r2
 80029bc:	4618      	mov	r0, r3
 80029be:	f7fe fcd1 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[43], (uint32_t)&pid_kd_1);
 80029c2:	4b38      	ldr	r3, [pc, #224]	; (8002aa4 <USB_Send_Config+0x198>)
 80029c4:	4a34      	ldr	r2, [pc, #208]	; (8002a98 <USB_Send_Config+0x18c>)
 80029c6:	4611      	mov	r1, r2
 80029c8:	4618      	mov	r0, r3
 80029ca:	f7fe fccb 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[47], (uint32_t)&pid_kp_1);
 80029ce:	4b36      	ldr	r3, [pc, #216]	; (8002aa8 <USB_Send_Config+0x19c>)
 80029d0:	4a2d      	ldr	r2, [pc, #180]	; (8002a88 <USB_Send_Config+0x17c>)
 80029d2:	4611      	mov	r1, r2
 80029d4:	4618      	mov	r0, r3
 80029d6:	f7fe fcc5 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[51], (uint32_t)&pid_ki_1);
 80029da:	4b34      	ldr	r3, [pc, #208]	; (8002aac <USB_Send_Config+0x1a0>)
 80029dc:	4a2c      	ldr	r2, [pc, #176]	; (8002a90 <USB_Send_Config+0x184>)
 80029de:	4611      	mov	r1, r2
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7fe fcbf 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[55], (uint32_t)&pid_kd_1);
 80029e6:	4b32      	ldr	r3, [pc, #200]	; (8002ab0 <USB_Send_Config+0x1a4>)
 80029e8:	4a2b      	ldr	r2, [pc, #172]	; (8002a98 <USB_Send_Config+0x18c>)
 80029ea:	4611      	mov	r1, r2
 80029ec:	4618      	mov	r0, r3
 80029ee:	f7fe fcb9 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_16_Bit((uint32_t)&usb_tx_buffer[59], (uint32_t)&pid_split_1);
 80029f2:	4b30      	ldr	r3, [pc, #192]	; (8002ab4 <USB_Send_Config+0x1a8>)
 80029f4:	4a30      	ldr	r2, [pc, #192]	; (8002ab8 <USB_Send_Config+0x1ac>)
 80029f6:	4611      	mov	r1, r2
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7fe fcd0 	bl	800139e <General_Copy_16_Bit>
	General_Copy_16_Bit((uint32_t)&usb_tx_buffer[61], (uint32_t)&pid_split_2);
 80029fe:	4b2f      	ldr	r3, [pc, #188]	; (8002abc <USB_Send_Config+0x1b0>)
 8002a00:	4a2f      	ldr	r2, [pc, #188]	; (8002ac0 <USB_Send_Config+0x1b4>)
 8002a02:	4611      	mov	r1, r2
 8002a04:	4618      	mov	r0, r3
 8002a06:	f7fe fcca 	bl	800139e <General_Copy_16_Bit>
	usb_tx_buffer[63] = pid_sampling_time;
 8002a0a:	4b2e      	ldr	r3, [pc, #184]	; (8002ac4 <USB_Send_Config+0x1b8>)
 8002a0c:	781a      	ldrb	r2, [r3, #0]
 8002a0e:	4b0c      	ldr	r3, [pc, #48]	; (8002a40 <USB_Send_Config+0x134>)
 8002a10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
	uint32_t crc = HAL_CRC_Calculate(&hcrc, (uint32_t *)&usb_tx_buffer, (USB_TX_CONFIG_LENGTH / 4) - 1);
 8002a14:	2210      	movs	r2, #16
 8002a16:	490a      	ldr	r1, [pc, #40]	; (8002a40 <USB_Send_Config+0x134>)
 8002a18:	482b      	ldr	r0, [pc, #172]	; (8002ac8 <USB_Send_Config+0x1bc>)
 8002a1a:	f001 fbd0 	bl	80041be <HAL_CRC_Calculate>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	607b      	str	r3, [r7, #4]
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[64], (uint32_t)&crc);
 8002a22:	4a2a      	ldr	r2, [pc, #168]	; (8002acc <USB_Send_Config+0x1c0>)
 8002a24:	1d3b      	adds	r3, r7, #4
 8002a26:	4619      	mov	r1, r3
 8002a28:	4610      	mov	r0, r2
 8002a2a:	f7fe fc9b 	bl	8001364 <General_Copy_32_Bit>
	CDC_Transmit_FS((uint8_t *)&usb_tx_buffer, USB_TX_CONFIG_LENGTH);
 8002a2e:	2144      	movs	r1, #68	; 0x44
 8002a30:	4803      	ldr	r0, [pc, #12]	; (8002a40 <USB_Send_Config+0x134>)
 8002a32:	f009 fbd9 	bl	800c1e8 <CDC_Transmit_FS>
}
 8002a36:	bf00      	nop
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	20000260 	.word	0x20000260
 8002a44:	20000262 	.word	0x20000262
 8002a48:	200001ec 	.word	0x200001ec
 8002a4c:	20000264 	.word	0x20000264
 8002a50:	200001ee 	.word	0x200001ee
 8002a54:	20000000 	.word	0x20000000
 8002a58:	cccccccd 	.word	0xcccccccd
 8002a5c:	200001c7 	.word	0x200001c7
 8002a60:	20000240 	.word	0x20000240
 8002a64:	20000269 	.word	0x20000269
 8002a68:	20000244 	.word	0x20000244
 8002a6c:	2000026d 	.word	0x2000026d
 8002a70:	20000248 	.word	0x20000248
 8002a74:	20000271 	.word	0x20000271
 8002a78:	2000024c 	.word	0x2000024c
 8002a7c:	200001c4 	.word	0x200001c4
 8002a80:	20000020 	.word	0x20000020
 8002a84:	20000277 	.word	0x20000277
 8002a88:	20000004 	.word	0x20000004
 8002a8c:	2000027b 	.word	0x2000027b
 8002a90:	200001cc 	.word	0x200001cc
 8002a94:	2000027f 	.word	0x2000027f
 8002a98:	20000008 	.word	0x20000008
 8002a9c:	20000283 	.word	0x20000283
 8002aa0:	20000287 	.word	0x20000287
 8002aa4:	2000028b 	.word	0x2000028b
 8002aa8:	2000028f 	.word	0x2000028f
 8002aac:	20000293 	.word	0x20000293
 8002ab0:	20000297 	.word	0x20000297
 8002ab4:	2000029b 	.word	0x2000029b
 8002ab8:	2000001c 	.word	0x2000001c
 8002abc:	2000029d 	.word	0x2000029d
 8002ac0:	2000001e 	.word	0x2000001e
 8002ac4:	20000002 	.word	0x20000002
 8002ac8:	200003d0 	.word	0x200003d0
 8002acc:	200002a0 	.word	0x200002a0

08002ad0 <USB_Parse_Status>:
void USB_Parse_Status(uint8_t *data){
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
	potentiometer_min = *(uint16_t *)&data[2];
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	885a      	ldrh	r2, [r3, #2]
 8002adc:	4b61      	ldr	r3, [pc, #388]	; (8002c64 <USB_Parse_Status+0x194>)
 8002ade:	801a      	strh	r2, [r3, #0]
	potentiometer_max = *(uint16_t *)&data[4];
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	889a      	ldrh	r2, [r3, #4]
 8002ae4:	4b60      	ldr	r3, [pc, #384]	; (8002c68 <USB_Parse_Status+0x198>)
 8002ae6:	801a      	strh	r2, [r3, #0]
	motor_max_power = (uint16_t)data[6] * 10;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	3306      	adds	r3, #6
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	461a      	mov	r2, r3
 8002af2:	0092      	lsls	r2, r2, #2
 8002af4:	4413      	add	r3, r2
 8002af6:	005b      	lsls	r3, r3, #1
 8002af8:	b29a      	uxth	r2, r3
 8002afa:	4b5c      	ldr	r3, [pc, #368]	; (8002c6c <USB_Parse_Status+0x19c>)
 8002afc:	801a      	strh	r2, [r3, #0]
	motor_invert = data[7];
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	79da      	ldrb	r2, [r3, #7]
 8002b02:	4b5b      	ldr	r3, [pc, #364]	; (8002c70 <USB_Parse_Status+0x1a0>)
 8002b04:	701a      	strb	r2, [r3, #0]
	signal_ignore = data[8];
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	7a1a      	ldrb	r2, [r3, #8]
 8002b0a:	4b5a      	ldr	r3, [pc, #360]	; (8002c74 <USB_Parse_Status+0x1a4>)
 8002b0c:	701a      	strb	r2, [r3, #0]
	General_Copy_32_Bit((uint32_t)&signal_min, (uint32_t)&data[9]);
 8002b0e:	4a5a      	ldr	r2, [pc, #360]	; (8002c78 <USB_Parse_Status+0x1a8>)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	3309      	adds	r3, #9
 8002b14:	4619      	mov	r1, r3
 8002b16:	4610      	mov	r0, r2
 8002b18:	f7fe fc24 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&signal_max, (uint32_t)&data[13]);
 8002b1c:	4a57      	ldr	r2, [pc, #348]	; (8002c7c <USB_Parse_Status+0x1ac>)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	330d      	adds	r3, #13
 8002b22:	4619      	mov	r1, r3
 8002b24:	4610      	mov	r0, r2
 8002b26:	f7fe fc1d 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&signal_timeout, (uint32_t)&data[17]);
 8002b2a:	4a55      	ldr	r2, [pc, #340]	; (8002c80 <USB_Parse_Status+0x1b0>)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	3311      	adds	r3, #17
 8002b30:	4619      	mov	r1, r3
 8002b32:	4610      	mov	r0, r2
 8002b34:	f7fe fc16 	bl	8001364 <General_Copy_32_Bit>
	led_mode = data[21];
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	7d5a      	ldrb	r2, [r3, #21]
 8002b3c:	4b51      	ldr	r3, [pc, #324]	; (8002c84 <USB_Parse_Status+0x1b4>)
 8002b3e:	701a      	strb	r2, [r3, #0]
	pid_on = data[22];
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	7d9a      	ldrb	r2, [r3, #22]
 8002b44:	4b50      	ldr	r3, [pc, #320]	; (8002c88 <USB_Parse_Status+0x1b8>)
 8002b46:	701a      	strb	r2, [r3, #0]
	General_Copy_32_Bit((uint32_t)&pid_kp_1, (uint32_t)&data[23]);
 8002b48:	4a50      	ldr	r2, [pc, #320]	; (8002c8c <USB_Parse_Status+0x1bc>)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	3317      	adds	r3, #23
 8002b4e:	4619      	mov	r1, r3
 8002b50:	4610      	mov	r0, r2
 8002b52:	f7fe fc07 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&pid_ki_1, (uint32_t)&data[27]);
 8002b56:	4a4e      	ldr	r2, [pc, #312]	; (8002c90 <USB_Parse_Status+0x1c0>)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	331b      	adds	r3, #27
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	4610      	mov	r0, r2
 8002b60:	f7fe fc00 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&pid_kd_1, (uint32_t)&data[31]);
 8002b64:	4a4b      	ldr	r2, [pc, #300]	; (8002c94 <USB_Parse_Status+0x1c4>)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	331f      	adds	r3, #31
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	4610      	mov	r0, r2
 8002b6e:	f7fe fbf9 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&pid_kp_2, (uint32_t)&data[35]);
 8002b72:	4a49      	ldr	r2, [pc, #292]	; (8002c98 <USB_Parse_Status+0x1c8>)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	3323      	adds	r3, #35	; 0x23
 8002b78:	4619      	mov	r1, r3
 8002b7a:	4610      	mov	r0, r2
 8002b7c:	f7fe fbf2 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&pid_ki_2, (uint32_t)&data[39]);
 8002b80:	4a46      	ldr	r2, [pc, #280]	; (8002c9c <USB_Parse_Status+0x1cc>)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	3327      	adds	r3, #39	; 0x27
 8002b86:	4619      	mov	r1, r3
 8002b88:	4610      	mov	r0, r2
 8002b8a:	f7fe fbeb 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&pid_kd_2, (uint32_t)&data[43]);
 8002b8e:	4a44      	ldr	r2, [pc, #272]	; (8002ca0 <USB_Parse_Status+0x1d0>)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	332b      	adds	r3, #43	; 0x2b
 8002b94:	4619      	mov	r1, r3
 8002b96:	4610      	mov	r0, r2
 8002b98:	f7fe fbe4 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&pid_kp_3, (uint32_t)&data[47]);
 8002b9c:	4a41      	ldr	r2, [pc, #260]	; (8002ca4 <USB_Parse_Status+0x1d4>)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	332f      	adds	r3, #47	; 0x2f
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	4610      	mov	r0, r2
 8002ba6:	f7fe fbdd 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&pid_ki_3, (uint32_t)&data[51]);
 8002baa:	4a3f      	ldr	r2, [pc, #252]	; (8002ca8 <USB_Parse_Status+0x1d8>)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	3333      	adds	r3, #51	; 0x33
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	4610      	mov	r0, r2
 8002bb4:	f7fe fbd6 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&pid_kd_3, (uint32_t)&data[55]);
 8002bb8:	4a3c      	ldr	r2, [pc, #240]	; (8002cac <USB_Parse_Status+0x1dc>)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	3337      	adds	r3, #55	; 0x37
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	4610      	mov	r0, r2
 8002bc2:	f7fe fbcf 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_16_Bit((uint32_t)&pid_split_1, (uint32_t)&data[59]);
 8002bc6:	4a3a      	ldr	r2, [pc, #232]	; (8002cb0 <USB_Parse_Status+0x1e0>)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	333b      	adds	r3, #59	; 0x3b
 8002bcc:	4619      	mov	r1, r3
 8002bce:	4610      	mov	r0, r2
 8002bd0:	f7fe fbe5 	bl	800139e <General_Copy_16_Bit>
	General_Copy_16_Bit((uint32_t)&pid_split_2, (uint32_t)&data[61]);
 8002bd4:	4a37      	ldr	r2, [pc, #220]	; (8002cb4 <USB_Parse_Status+0x1e4>)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	333d      	adds	r3, #61	; 0x3d
 8002bda:	4619      	mov	r1, r3
 8002bdc:	4610      	mov	r0, r2
 8002bde:	f7fe fbde 	bl	800139e <General_Copy_16_Bit>
	pid_sampling_time = data[63];
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
 8002be8:	4b33      	ldr	r3, [pc, #204]	; (8002cb8 <USB_Parse_Status+0x1e8>)
 8002bea:	701a      	strb	r2, [r3, #0]
	if(PID_Get_Sampling_Time() != pid_sampling_time){
 8002bec:	f7fe fdae 	bl	800174c <PID_Get_Sampling_Time>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	461a      	mov	r2, r3
 8002bf4:	4b30      	ldr	r3, [pc, #192]	; (8002cb8 <USB_Parse_Status+0x1e8>)
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d005      	beq.n	8002c0a <USB_Parse_Status+0x13a>
		PID_Set_Sampling_Time(pid_sampling_time);
 8002bfe:	4b2e      	ldr	r3, [pc, #184]	; (8002cb8 <USB_Parse_Status+0x1e8>)
 8002c00:	781b      	ldrb	r3, [r3, #0]
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	4618      	mov	r0, r3
 8002c06:	f7fe fdb3 	bl	8001770 <PID_Set_Sampling_Time>
	}
	float new_pid_setpoint = 0;
 8002c0a:	f04f 0300 	mov.w	r3, #0
 8002c0e:	60fb      	str	r3, [r7, #12]
	General_Copy_32_Bit((uint32_t)&new_pid_setpoint, (uint32_t)&data[64]);
 8002c10:	f107 020c 	add.w	r2, r7, #12
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	3340      	adds	r3, #64	; 0x40
 8002c18:	4619      	mov	r1, r3
 8002c1a:	4610      	mov	r0, r2
 8002c1c:	f7fe fba2 	bl	8001364 <General_Copy_32_Bit>
	if(signal_ignore){
 8002c20:	4b14      	ldr	r3, [pc, #80]	; (8002c74 <USB_Parse_Status+0x1a4>)
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d00f      	beq.n	8002c48 <USB_Parse_Status+0x178>
		if(pid_setpoint != new_pid_setpoint){
 8002c28:	4b24      	ldr	r3, [pc, #144]	; (8002cbc <USB_Parse_Status+0x1ec>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	68fa      	ldr	r2, [r7, #12]
 8002c2e:	4611      	mov	r1, r2
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7fe f985 	bl	8000f40 <__aeabi_fcmpeq>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d102      	bne.n	8002c42 <USB_Parse_Status+0x172>
			led_position_changed = 1;
 8002c3c:	4b20      	ldr	r3, [pc, #128]	; (8002cc0 <USB_Parse_Status+0x1f0>)
 8002c3e:	2201      	movs	r2, #1
 8002c40:	701a      	strb	r2, [r3, #0]
		}
		pid_setpoint = new_pid_setpoint;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	4a1d      	ldr	r2, [pc, #116]	; (8002cbc <USB_Parse_Status+0x1ec>)
 8002c46:	6013      	str	r3, [r2, #0]
	}
	usb_rq_stat_phold = data[68];
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8002c4e:	4b1d      	ldr	r3, [pc, #116]	; (8002cc4 <USB_Parse_Status+0x1f4>)
 8002c50:	701a      	strb	r2, [r3, #0]
	usb_rq_stat_motor = data[69];
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8002c58:	4b1b      	ldr	r3, [pc, #108]	; (8002cc8 <USB_Parse_Status+0x1f8>)
 8002c5a:	701a      	strb	r2, [r3, #0]
}
 8002c5c:	bf00      	nop
 8002c5e:	3710      	adds	r7, #16
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	200001ec 	.word	0x200001ec
 8002c68:	200001ee 	.word	0x200001ee
 8002c6c:	20000000 	.word	0x20000000
 8002c70:	200001c7 	.word	0x200001c7
 8002c74:	20000240 	.word	0x20000240
 8002c78:	20000244 	.word	0x20000244
 8002c7c:	20000248 	.word	0x20000248
 8002c80:	2000024c 	.word	0x2000024c
 8002c84:	200001c4 	.word	0x200001c4
 8002c88:	20000020 	.word	0x20000020
 8002c8c:	20000004 	.word	0x20000004
 8002c90:	200001cc 	.word	0x200001cc
 8002c94:	20000008 	.word	0x20000008
 8002c98:	2000000c 	.word	0x2000000c
 8002c9c:	200001d0 	.word	0x200001d0
 8002ca0:	20000010 	.word	0x20000010
 8002ca4:	20000014 	.word	0x20000014
 8002ca8:	200001d4 	.word	0x200001d4
 8002cac:	20000018 	.word	0x20000018
 8002cb0:	2000001c 	.word	0x2000001c
 8002cb4:	2000001e 	.word	0x2000001e
 8002cb8:	20000002 	.word	0x20000002
 8002cbc:	20000024 	.word	0x20000024
 8002cc0:	200001c5 	.word	0x200001c5
 8002cc4:	2000025b 	.word	0x2000025b
 8002cc8:	2000025a 	.word	0x2000025a

08002ccc <USB_Send_Status>:
void USB_Send_Status(){
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b082      	sub	sp, #8
 8002cd0:	af00      	add	r7, sp, #0
	usb_tx_buffer[0] = USB_TX_STATUS_LENGTH;
 8002cd2:	4b1f      	ldr	r3, [pc, #124]	; (8002d50 <USB_Send_Status+0x84>)
 8002cd4:	2214      	movs	r2, #20
 8002cd6:	701a      	strb	r2, [r3, #0]
	usb_tx_buffer[1] = USB_CMD_STATUS;
 8002cd8:	4b1d      	ldr	r3, [pc, #116]	; (8002d50 <USB_Send_Status+0x84>)
 8002cda:	2201      	movs	r2, #1
 8002cdc:	705a      	strb	r2, [r3, #1]
	usb_tx_buffer[2] = pid_running;
 8002cde:	4b1d      	ldr	r3, [pc, #116]	; (8002d54 <USB_Send_Status+0x88>)
 8002ce0:	781a      	ldrb	r2, [r3, #0]
 8002ce2:	4b1b      	ldr	r3, [pc, #108]	; (8002d50 <USB_Send_Status+0x84>)
 8002ce4:	709a      	strb	r2, [r3, #2]
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[3], (uint32_t)&pid_setpoint);
 8002ce6:	4b1c      	ldr	r3, [pc, #112]	; (8002d58 <USB_Send_Status+0x8c>)
 8002ce8:	4a1c      	ldr	r2, [pc, #112]	; (8002d5c <USB_Send_Status+0x90>)
 8002cea:	4611      	mov	r1, r2
 8002cec:	4618      	mov	r0, r3
 8002cee:	f7fe fb39 	bl	8001364 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[7], (uint32_t)&potentiometer_position);
 8002cf2:	4b1b      	ldr	r3, [pc, #108]	; (8002d60 <USB_Send_Status+0x94>)
 8002cf4:	4a1b      	ldr	r2, [pc, #108]	; (8002d64 <USB_Send_Status+0x98>)
 8002cf6:	4611      	mov	r1, r2
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7fe fb33 	bl	8001364 <General_Copy_32_Bit>
	int16_t motor_val = Motor_Get();
 8002cfe:	f7fe fcaf 	bl	8001660 <Motor_Get>
 8002d02:	4603      	mov	r3, r0
 8002d04:	80fb      	strh	r3, [r7, #6]
	General_Copy_16_Bit((uint32_t)&usb_tx_buffer[11], (uint32_t)&motor_val);
 8002d06:	4a18      	ldr	r2, [pc, #96]	; (8002d68 <USB_Send_Status+0x9c>)
 8002d08:	1dbb      	adds	r3, r7, #6
 8002d0a:	4619      	mov	r1, r3
 8002d0c:	4610      	mov	r0, r2
 8002d0e:	f7fe fb46 	bl	800139e <General_Copy_16_Bit>
	usb_tx_buffer[13] = USB_CRC_PADDING;
 8002d12:	4b0f      	ldr	r3, [pc, #60]	; (8002d50 <USB_Send_Status+0x84>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	735a      	strb	r2, [r3, #13]
	usb_tx_buffer[14] = USB_CRC_PADDING;
 8002d18:	4b0d      	ldr	r3, [pc, #52]	; (8002d50 <USB_Send_Status+0x84>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	739a      	strb	r2, [r3, #14]
	usb_tx_buffer[15] = USB_CRC_PADDING;
 8002d1e:	4b0c      	ldr	r3, [pc, #48]	; (8002d50 <USB_Send_Status+0x84>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	73da      	strb	r2, [r3, #15]
	uint32_t crc = HAL_CRC_Calculate(&hcrc, (uint32_t *)&usb_tx_buffer, (USB_TX_STATUS_LENGTH / 4) - 1);
 8002d24:	2204      	movs	r2, #4
 8002d26:	490a      	ldr	r1, [pc, #40]	; (8002d50 <USB_Send_Status+0x84>)
 8002d28:	4810      	ldr	r0, [pc, #64]	; (8002d6c <USB_Send_Status+0xa0>)
 8002d2a:	f001 fa48 	bl	80041be <HAL_CRC_Calculate>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	603b      	str	r3, [r7, #0]
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[16], (uint32_t)&crc);
 8002d32:	4a0f      	ldr	r2, [pc, #60]	; (8002d70 <USB_Send_Status+0xa4>)
 8002d34:	463b      	mov	r3, r7
 8002d36:	4619      	mov	r1, r3
 8002d38:	4610      	mov	r0, r2
 8002d3a:	f7fe fb13 	bl	8001364 <General_Copy_32_Bit>
	CDC_Transmit_FS((uint8_t *)&usb_tx_buffer, USB_TX_STATUS_LENGTH);
 8002d3e:	2114      	movs	r1, #20
 8002d40:	4803      	ldr	r0, [pc, #12]	; (8002d50 <USB_Send_Status+0x84>)
 8002d42:	f009 fa51 	bl	800c1e8 <CDC_Transmit_FS>
}
 8002d46:	bf00      	nop
 8002d48:	3708      	adds	r7, #8
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	20000260 	.word	0x20000260
 8002d54:	200001d8 	.word	0x200001d8
 8002d58:	20000263 	.word	0x20000263
 8002d5c:	20000024 	.word	0x20000024
 8002d60:	20000267 	.word	0x20000267
 8002d64:	200001f8 	.word	0x200001f8
 8002d68:	2000026b 	.word	0x2000026b
 8002d6c:	200003d0 	.word	0x200003d0
 8002d70:	20000270 	.word	0x20000270

08002d74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d78:	f000 fbe6 	bl	8003548 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d7c:	f000 f813 	bl	8002da6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d80:	f000 f9de 	bl	8003140 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002d84:	f000 f86c 	bl	8002e60 <MX_ADC1_Init>
  MX_CRC_Init();
 8002d88:	f000 f8a8 	bl	8002edc <MX_CRC_Init>
  MX_TIM2_Init();
 8002d8c:	f000 f8ba 	bl	8002f04 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002d90:	f000 f93a 	bl	8003008 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002d94:	f000 f986 	bl	80030a4 <MX_TIM4_Init>
  MX_USB_DEVICE_Init();
 8002d98:	f009 f962 	bl	800c060 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
App_Init();
 8002d9c:	f7fe f984 	bl	80010a8 <App_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
App_Loop();
 8002da0:	f7fe f990 	bl	80010c4 <App_Loop>
 8002da4:	e7fc      	b.n	8002da0 <main+0x2c>

08002da6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002da6:	b580      	push	{r7, lr}
 8002da8:	b094      	sub	sp, #80	; 0x50
 8002daa:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002dac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002db0:	2228      	movs	r2, #40	; 0x28
 8002db2:	2100      	movs	r1, #0
 8002db4:	4618      	mov	r0, r3
 8002db6:	f009 fe27 	bl	800ca08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002dba:	f107 0314 	add.w	r3, r7, #20
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	601a      	str	r2, [r3, #0]
 8002dc2:	605a      	str	r2, [r3, #4]
 8002dc4:	609a      	str	r2, [r3, #8]
 8002dc6:	60da      	str	r2, [r3, #12]
 8002dc8:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002dca:	1d3b      	adds	r3, r7, #4
 8002dcc:	2200      	movs	r2, #0
 8002dce:	601a      	str	r2, [r3, #0]
 8002dd0:	605a      	str	r2, [r3, #4]
 8002dd2:	609a      	str	r2, [r3, #8]
 8002dd4:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002dda:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002dde:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002de0:	2300      	movs	r3, #0
 8002de2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002de4:	2301      	movs	r3, #1
 8002de6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002de8:	2302      	movs	r3, #2
 8002dea:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002dec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002df0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002df2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002df6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002df8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f003 faa1 	bl	8006344 <HAL_RCC_OscConfig>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d001      	beq.n	8002e0c <SystemClock_Config+0x66>
  {
    Error_Handler();
 8002e08:	f000 f9fc 	bl	8003204 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e0c:	230f      	movs	r3, #15
 8002e0e:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e10:	2302      	movs	r3, #2
 8002e12:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e14:	2300      	movs	r3, #0
 8002e16:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002e18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e1c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002e22:	f107 0314 	add.w	r3, r7, #20
 8002e26:	2102      	movs	r1, #2
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f003 fd0d 	bl	8006848 <HAL_RCC_ClockConfig>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d001      	beq.n	8002e38 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002e34:	f000 f9e6 	bl	8003204 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8002e38:	2312      	movs	r3, #18
 8002e3a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002e3c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e40:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8002e42:	2300      	movs	r3, #0
 8002e44:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e46:	1d3b      	adds	r3, r7, #4
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f003 fe81 	bl	8006b50 <HAL_RCCEx_PeriphCLKConfig>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d001      	beq.n	8002e58 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8002e54:	f000 f9d6 	bl	8003204 <Error_Handler>
  }
}
 8002e58:	bf00      	nop
 8002e5a:	3750      	adds	r7, #80	; 0x50
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002e66:	1d3b      	adds	r3, r7, #4
 8002e68:	2200      	movs	r2, #0
 8002e6a:	601a      	str	r2, [r3, #0]
 8002e6c:	605a      	str	r2, [r3, #4]
 8002e6e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002e70:	4b18      	ldr	r3, [pc, #96]	; (8002ed4 <MX_ADC1_Init+0x74>)
 8002e72:	4a19      	ldr	r2, [pc, #100]	; (8002ed8 <MX_ADC1_Init+0x78>)
 8002e74:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002e76:	4b17      	ldr	r3, [pc, #92]	; (8002ed4 <MX_ADC1_Init+0x74>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002e7c:	4b15      	ldr	r3, [pc, #84]	; (8002ed4 <MX_ADC1_Init+0x74>)
 8002e7e:	2201      	movs	r2, #1
 8002e80:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002e82:	4b14      	ldr	r3, [pc, #80]	; (8002ed4 <MX_ADC1_Init+0x74>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002e88:	4b12      	ldr	r3, [pc, #72]	; (8002ed4 <MX_ADC1_Init+0x74>)
 8002e8a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002e8e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002e90:	4b10      	ldr	r3, [pc, #64]	; (8002ed4 <MX_ADC1_Init+0x74>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8002e96:	4b0f      	ldr	r3, [pc, #60]	; (8002ed4 <MX_ADC1_Init+0x74>)
 8002e98:	2201      	movs	r2, #1
 8002e9a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002e9c:	480d      	ldr	r0, [pc, #52]	; (8002ed4 <MX_ADC1_Init+0x74>)
 8002e9e:	f000 fbb5 	bl	800360c <HAL_ADC_Init>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d001      	beq.n	8002eac <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8002ea8:	f000 f9ac 	bl	8003204 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002eac:	2304      	movs	r3, #4
 8002eae:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002eb4:	2307      	movs	r3, #7
 8002eb6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002eb8:	1d3b      	adds	r3, r7, #4
 8002eba:	4619      	mov	r1, r3
 8002ebc:	4805      	ldr	r0, [pc, #20]	; (8002ed4 <MX_ADC1_Init+0x74>)
 8002ebe:	f000 fe0b 	bl	8003ad8 <HAL_ADC_ConfigChannel>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d001      	beq.n	8002ecc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8002ec8:	f000 f99c 	bl	8003204 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002ecc:	bf00      	nop
 8002ece:	3710      	adds	r7, #16
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	200003a0 	.word	0x200003a0
 8002ed8:	40012400 	.word	0x40012400

08002edc <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8002ee0:	4b06      	ldr	r3, [pc, #24]	; (8002efc <MX_CRC_Init+0x20>)
 8002ee2:	4a07      	ldr	r2, [pc, #28]	; (8002f00 <MX_CRC_Init+0x24>)
 8002ee4:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8002ee6:	4805      	ldr	r0, [pc, #20]	; (8002efc <MX_CRC_Init+0x20>)
 8002ee8:	f001 f94d 	bl	8004186 <HAL_CRC_Init>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8002ef2:	f000 f987 	bl	8003204 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8002ef6:	bf00      	nop
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	200003d0 	.word	0x200003d0
 8002f00:	40023000 	.word	0x40023000

08002f04 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b08e      	sub	sp, #56	; 0x38
 8002f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f0e:	2200      	movs	r2, #0
 8002f10:	601a      	str	r2, [r3, #0]
 8002f12:	605a      	str	r2, [r3, #4]
 8002f14:	609a      	str	r2, [r3, #8]
 8002f16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f18:	f107 0320 	add.w	r3, r7, #32
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	601a      	str	r2, [r3, #0]
 8002f20:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f22:	1d3b      	adds	r3, r7, #4
 8002f24:	2200      	movs	r2, #0
 8002f26:	601a      	str	r2, [r3, #0]
 8002f28:	605a      	str	r2, [r3, #4]
 8002f2a:	609a      	str	r2, [r3, #8]
 8002f2c:	60da      	str	r2, [r3, #12]
 8002f2e:	611a      	str	r2, [r3, #16]
 8002f30:	615a      	str	r2, [r3, #20]
 8002f32:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002f34:	4b33      	ldr	r3, [pc, #204]	; (8003004 <MX_TIM2_Init+0x100>)
 8002f36:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f3a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7;
 8002f3c:	4b31      	ldr	r3, [pc, #196]	; (8003004 <MX_TIM2_Init+0x100>)
 8002f3e:	2207      	movs	r2, #7
 8002f40:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f42:	4b30      	ldr	r3, [pc, #192]	; (8003004 <MX_TIM2_Init+0x100>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8002f48:	4b2e      	ldr	r3, [pc, #184]	; (8003004 <MX_TIM2_Init+0x100>)
 8002f4a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002f4e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f50:	4b2c      	ldr	r3, [pc, #176]	; (8003004 <MX_TIM2_Init+0x100>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f56:	4b2b      	ldr	r3, [pc, #172]	; (8003004 <MX_TIM2_Init+0x100>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002f5c:	4829      	ldr	r0, [pc, #164]	; (8003004 <MX_TIM2_Init+0x100>)
 8002f5e:	f003 ff6d 	bl	8006e3c <HAL_TIM_Base_Init>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d001      	beq.n	8002f6c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002f68:	f000 f94c 	bl	8003204 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f70:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002f72:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f76:	4619      	mov	r1, r3
 8002f78:	4822      	ldr	r0, [pc, #136]	; (8003004 <MX_TIM2_Init+0x100>)
 8002f7a:	f004 fb39 	bl	80075f0 <HAL_TIM_ConfigClockSource>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d001      	beq.n	8002f88 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002f84:	f000 f93e 	bl	8003204 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002f88:	481e      	ldr	r0, [pc, #120]	; (8003004 <MX_TIM2_Init+0x100>)
 8002f8a:	f004 f871 	bl	8007070 <HAL_TIM_PWM_Init>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d001      	beq.n	8002f98 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002f94:	f000 f936 	bl	8003204 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002fa0:	f107 0320 	add.w	r3, r7, #32
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	4817      	ldr	r0, [pc, #92]	; (8003004 <MX_TIM2_Init+0x100>)
 8002fa8:	f004 feae 	bl	8007d08 <HAL_TIMEx_MasterConfigSynchronization>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d001      	beq.n	8002fb6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002fb2:	f000 f927 	bl	8003204 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002fb6:	2360      	movs	r3, #96	; 0x60
 8002fb8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 8002fba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002fbe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8002fc0:	2302      	movs	r3, #2
 8002fc2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002fc8:	1d3b      	adds	r3, r7, #4
 8002fca:	2200      	movs	r2, #0
 8002fcc:	4619      	mov	r1, r3
 8002fce:	480d      	ldr	r0, [pc, #52]	; (8003004 <MX_TIM2_Init+0x100>)
 8002fd0:	f004 fa50 	bl	8007474 <HAL_TIM_PWM_ConfigChannel>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d001      	beq.n	8002fde <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8002fda:	f000 f913 	bl	8003204 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002fde:	1d3b      	adds	r3, r7, #4
 8002fe0:	2204      	movs	r2, #4
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	4807      	ldr	r0, [pc, #28]	; (8003004 <MX_TIM2_Init+0x100>)
 8002fe6:	f004 fa45 	bl	8007474 <HAL_TIM_PWM_ConfigChannel>
 8002fea:	4603      	mov	r3, r0
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d001      	beq.n	8002ff4 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8002ff0:	f000 f908 	bl	8003204 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002ff4:	4803      	ldr	r0, [pc, #12]	; (8003004 <MX_TIM2_Init+0x100>)
 8002ff6:	f000 f9f3 	bl	80033e0 <HAL_TIM_MspPostInit>

}
 8002ffa:	bf00      	nop
 8002ffc:	3738      	adds	r7, #56	; 0x38
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	200003d8 	.word	0x200003d8

08003008 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b086      	sub	sp, #24
 800300c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800300e:	f107 0308 	add.w	r3, r7, #8
 8003012:	2200      	movs	r2, #0
 8003014:	601a      	str	r2, [r3, #0]
 8003016:	605a      	str	r2, [r3, #4]
 8003018:	609a      	str	r2, [r3, #8]
 800301a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800301c:	463b      	mov	r3, r7
 800301e:	2200      	movs	r2, #0
 8003020:	601a      	str	r2, [r3, #0]
 8003022:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003024:	4b1d      	ldr	r3, [pc, #116]	; (800309c <MX_TIM3_Init+0x94>)
 8003026:	4a1e      	ldr	r2, [pc, #120]	; (80030a0 <MX_TIM3_Init+0x98>)
 8003028:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 719;
 800302a:	4b1c      	ldr	r3, [pc, #112]	; (800309c <MX_TIM3_Init+0x94>)
 800302c:	f240 22cf 	movw	r2, #719	; 0x2cf
 8003030:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003032:	4b1a      	ldr	r3, [pc, #104]	; (800309c <MX_TIM3_Init+0x94>)
 8003034:	2200      	movs	r2, #0
 8003036:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 199;
 8003038:	4b18      	ldr	r3, [pc, #96]	; (800309c <MX_TIM3_Init+0x94>)
 800303a:	22c7      	movs	r2, #199	; 0xc7
 800303c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800303e:	4b17      	ldr	r3, [pc, #92]	; (800309c <MX_TIM3_Init+0x94>)
 8003040:	2200      	movs	r2, #0
 8003042:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003044:	4b15      	ldr	r3, [pc, #84]	; (800309c <MX_TIM3_Init+0x94>)
 8003046:	2280      	movs	r2, #128	; 0x80
 8003048:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800304a:	4814      	ldr	r0, [pc, #80]	; (800309c <MX_TIM3_Init+0x94>)
 800304c:	f003 fef6 	bl	8006e3c <HAL_TIM_Base_Init>
 8003050:	4603      	mov	r3, r0
 8003052:	2b00      	cmp	r3, #0
 8003054:	d001      	beq.n	800305a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8003056:	f000 f8d5 	bl	8003204 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800305a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800305e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003060:	f107 0308 	add.w	r3, r7, #8
 8003064:	4619      	mov	r1, r3
 8003066:	480d      	ldr	r0, [pc, #52]	; (800309c <MX_TIM3_Init+0x94>)
 8003068:	f004 fac2 	bl	80075f0 <HAL_TIM_ConfigClockSource>
 800306c:	4603      	mov	r3, r0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d001      	beq.n	8003076 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8003072:	f000 f8c7 	bl	8003204 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003076:	2300      	movs	r3, #0
 8003078:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800307a:	2300      	movs	r3, #0
 800307c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800307e:	463b      	mov	r3, r7
 8003080:	4619      	mov	r1, r3
 8003082:	4806      	ldr	r0, [pc, #24]	; (800309c <MX_TIM3_Init+0x94>)
 8003084:	f004 fe40 	bl	8007d08 <HAL_TIMEx_MasterConfigSynchronization>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d001      	beq.n	8003092 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800308e:	f000 f8b9 	bl	8003204 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003092:	bf00      	nop
 8003094:	3718      	adds	r7, #24
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	20000420 	.word	0x20000420
 80030a0:	40000400 	.word	0x40000400

080030a4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b086      	sub	sp, #24
 80030a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030aa:	f107 0308 	add.w	r3, r7, #8
 80030ae:	2200      	movs	r2, #0
 80030b0:	601a      	str	r2, [r3, #0]
 80030b2:	605a      	str	r2, [r3, #4]
 80030b4:	609a      	str	r2, [r3, #8]
 80030b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030b8:	463b      	mov	r3, r7
 80030ba:	2200      	movs	r2, #0
 80030bc:	601a      	str	r2, [r3, #0]
 80030be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80030c0:	4b1d      	ldr	r3, [pc, #116]	; (8003138 <MX_TIM4_Init+0x94>)
 80030c2:	4a1e      	ldr	r2, [pc, #120]	; (800313c <MX_TIM4_Init+0x98>)
 80030c4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 2;
 80030c6:	4b1c      	ldr	r3, [pc, #112]	; (8003138 <MX_TIM4_Init+0x94>)
 80030c8:	2202      	movs	r2, #2
 80030ca:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030cc:	4b1a      	ldr	r3, [pc, #104]	; (8003138 <MX_TIM4_Init+0x94>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80030d2:	4b19      	ldr	r3, [pc, #100]	; (8003138 <MX_TIM4_Init+0x94>)
 80030d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80030d8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030da:	4b17      	ldr	r3, [pc, #92]	; (8003138 <MX_TIM4_Init+0x94>)
 80030dc:	2200      	movs	r2, #0
 80030de:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030e0:	4b15      	ldr	r3, [pc, #84]	; (8003138 <MX_TIM4_Init+0x94>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80030e6:	4814      	ldr	r0, [pc, #80]	; (8003138 <MX_TIM4_Init+0x94>)
 80030e8:	f003 fea8 	bl	8006e3c <HAL_TIM_Base_Init>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80030f2:	f000 f887 	bl	8003204 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030fa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80030fc:	f107 0308 	add.w	r3, r7, #8
 8003100:	4619      	mov	r1, r3
 8003102:	480d      	ldr	r0, [pc, #52]	; (8003138 <MX_TIM4_Init+0x94>)
 8003104:	f004 fa74 	bl	80075f0 <HAL_TIM_ConfigClockSource>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d001      	beq.n	8003112 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800310e:	f000 f879 	bl	8003204 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003112:	2300      	movs	r3, #0
 8003114:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003116:	2300      	movs	r3, #0
 8003118:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800311a:	463b      	mov	r3, r7
 800311c:	4619      	mov	r1, r3
 800311e:	4806      	ldr	r0, [pc, #24]	; (8003138 <MX_TIM4_Init+0x94>)
 8003120:	f004 fdf2 	bl	8007d08 <HAL_TIMEx_MasterConfigSynchronization>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d001      	beq.n	800312e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800312a:	f000 f86b 	bl	8003204 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800312e:	bf00      	nop
 8003130:	3718      	adds	r7, #24
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	20000468 	.word	0x20000468
 800313c:	40000800 	.word	0x40000800

08003140 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b088      	sub	sp, #32
 8003144:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003146:	f107 0310 	add.w	r3, r7, #16
 800314a:	2200      	movs	r2, #0
 800314c:	601a      	str	r2, [r3, #0]
 800314e:	605a      	str	r2, [r3, #4]
 8003150:	609a      	str	r2, [r3, #8]
 8003152:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003154:	4b27      	ldr	r3, [pc, #156]	; (80031f4 <MX_GPIO_Init+0xb4>)
 8003156:	699b      	ldr	r3, [r3, #24]
 8003158:	4a26      	ldr	r2, [pc, #152]	; (80031f4 <MX_GPIO_Init+0xb4>)
 800315a:	f043 0320 	orr.w	r3, r3, #32
 800315e:	6193      	str	r3, [r2, #24]
 8003160:	4b24      	ldr	r3, [pc, #144]	; (80031f4 <MX_GPIO_Init+0xb4>)
 8003162:	699b      	ldr	r3, [r3, #24]
 8003164:	f003 0320 	and.w	r3, r3, #32
 8003168:	60fb      	str	r3, [r7, #12]
 800316a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800316c:	4b21      	ldr	r3, [pc, #132]	; (80031f4 <MX_GPIO_Init+0xb4>)
 800316e:	699b      	ldr	r3, [r3, #24]
 8003170:	4a20      	ldr	r2, [pc, #128]	; (80031f4 <MX_GPIO_Init+0xb4>)
 8003172:	f043 0304 	orr.w	r3, r3, #4
 8003176:	6193      	str	r3, [r2, #24]
 8003178:	4b1e      	ldr	r3, [pc, #120]	; (80031f4 <MX_GPIO_Init+0xb4>)
 800317a:	699b      	ldr	r3, [r3, #24]
 800317c:	f003 0304 	and.w	r3, r3, #4
 8003180:	60bb      	str	r3, [r7, #8]
 8003182:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003184:	4b1b      	ldr	r3, [pc, #108]	; (80031f4 <MX_GPIO_Init+0xb4>)
 8003186:	699b      	ldr	r3, [r3, #24]
 8003188:	4a1a      	ldr	r2, [pc, #104]	; (80031f4 <MX_GPIO_Init+0xb4>)
 800318a:	f043 0308 	orr.w	r3, r3, #8
 800318e:	6193      	str	r3, [r2, #24]
 8003190:	4b18      	ldr	r3, [pc, #96]	; (80031f4 <MX_GPIO_Init+0xb4>)
 8003192:	699b      	ldr	r3, [r3, #24]
 8003194:	f003 0308 	and.w	r3, r3, #8
 8003198:	607b      	str	r3, [r7, #4]
 800319a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800319c:	2200      	movs	r2, #0
 800319e:	2180      	movs	r1, #128	; 0x80
 80031a0:	4815      	ldr	r0, [pc, #84]	; (80031f8 <MX_GPIO_Init+0xb8>)
 80031a2:	f001 fbda 	bl	800495a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80031a6:	2380      	movs	r3, #128	; 0x80
 80031a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031aa:	2301      	movs	r3, #1
 80031ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80031ae:	2302      	movs	r3, #2
 80031b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80031b2:	2303      	movs	r3, #3
 80031b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80031b6:	f107 0310 	add.w	r3, r7, #16
 80031ba:	4619      	mov	r1, r3
 80031bc:	480e      	ldr	r0, [pc, #56]	; (80031f8 <MX_GPIO_Init+0xb8>)
 80031be:	f001 fa31 	bl	8004624 <HAL_GPIO_Init>

  /*Configure GPIO pin : SIGNAL_Pin */
  GPIO_InitStruct.Pin = SIGNAL_Pin;
 80031c2:	2302      	movs	r3, #2
 80031c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80031c6:	4b0d      	ldr	r3, [pc, #52]	; (80031fc <MX_GPIO_Init+0xbc>)
 80031c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80031ca:	2302      	movs	r3, #2
 80031cc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SIGNAL_GPIO_Port, &GPIO_InitStruct);
 80031ce:	f107 0310 	add.w	r3, r7, #16
 80031d2:	4619      	mov	r1, r3
 80031d4:	480a      	ldr	r0, [pc, #40]	; (8003200 <MX_GPIO_Init+0xc0>)
 80031d6:	f001 fa25 	bl	8004624 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80031da:	2200      	movs	r2, #0
 80031dc:	2100      	movs	r1, #0
 80031de:	2007      	movs	r0, #7
 80031e0:	f000 ff9b 	bl	800411a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80031e4:	2007      	movs	r0, #7
 80031e6:	f000 ffb4 	bl	8004152 <HAL_NVIC_EnableIRQ>

}
 80031ea:	bf00      	nop
 80031ec:	3720      	adds	r7, #32
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	40021000 	.word	0x40021000
 80031f8:	40010800 	.word	0x40010800
 80031fc:	10310000 	.word	0x10310000
 8003200:	40010c00 	.word	0x40010c00

08003204 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003204:	b480      	push	{r7}
 8003206:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003208:	b672      	cpsid	i
}
 800320a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800320c:	e7fe      	b.n	800320c <Error_Handler+0x8>
	...

08003210 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003210:	b480      	push	{r7}
 8003212:	b085      	sub	sp, #20
 8003214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003216:	4b15      	ldr	r3, [pc, #84]	; (800326c <HAL_MspInit+0x5c>)
 8003218:	699b      	ldr	r3, [r3, #24]
 800321a:	4a14      	ldr	r2, [pc, #80]	; (800326c <HAL_MspInit+0x5c>)
 800321c:	f043 0301 	orr.w	r3, r3, #1
 8003220:	6193      	str	r3, [r2, #24]
 8003222:	4b12      	ldr	r3, [pc, #72]	; (800326c <HAL_MspInit+0x5c>)
 8003224:	699b      	ldr	r3, [r3, #24]
 8003226:	f003 0301 	and.w	r3, r3, #1
 800322a:	60bb      	str	r3, [r7, #8]
 800322c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800322e:	4b0f      	ldr	r3, [pc, #60]	; (800326c <HAL_MspInit+0x5c>)
 8003230:	69db      	ldr	r3, [r3, #28]
 8003232:	4a0e      	ldr	r2, [pc, #56]	; (800326c <HAL_MspInit+0x5c>)
 8003234:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003238:	61d3      	str	r3, [r2, #28]
 800323a:	4b0c      	ldr	r3, [pc, #48]	; (800326c <HAL_MspInit+0x5c>)
 800323c:	69db      	ldr	r3, [r3, #28]
 800323e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003242:	607b      	str	r3, [r7, #4]
 8003244:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003246:	4b0a      	ldr	r3, [pc, #40]	; (8003270 <HAL_MspInit+0x60>)
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	60fb      	str	r3, [r7, #12]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003252:	60fb      	str	r3, [r7, #12]
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800325a:	60fb      	str	r3, [r7, #12]
 800325c:	4a04      	ldr	r2, [pc, #16]	; (8003270 <HAL_MspInit+0x60>)
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003262:	bf00      	nop
 8003264:	3714      	adds	r7, #20
 8003266:	46bd      	mov	sp, r7
 8003268:	bc80      	pop	{r7}
 800326a:	4770      	bx	lr
 800326c:	40021000 	.word	0x40021000
 8003270:	40010000 	.word	0x40010000

08003274 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b088      	sub	sp, #32
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800327c:	f107 0310 	add.w	r3, r7, #16
 8003280:	2200      	movs	r2, #0
 8003282:	601a      	str	r2, [r3, #0]
 8003284:	605a      	str	r2, [r3, #4]
 8003286:	609a      	str	r2, [r3, #8]
 8003288:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a18      	ldr	r2, [pc, #96]	; (80032f0 <HAL_ADC_MspInit+0x7c>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d129      	bne.n	80032e8 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003294:	4b17      	ldr	r3, [pc, #92]	; (80032f4 <HAL_ADC_MspInit+0x80>)
 8003296:	699b      	ldr	r3, [r3, #24]
 8003298:	4a16      	ldr	r2, [pc, #88]	; (80032f4 <HAL_ADC_MspInit+0x80>)
 800329a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800329e:	6193      	str	r3, [r2, #24]
 80032a0:	4b14      	ldr	r3, [pc, #80]	; (80032f4 <HAL_ADC_MspInit+0x80>)
 80032a2:	699b      	ldr	r3, [r3, #24]
 80032a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032a8:	60fb      	str	r3, [r7, #12]
 80032aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032ac:	4b11      	ldr	r3, [pc, #68]	; (80032f4 <HAL_ADC_MspInit+0x80>)
 80032ae:	699b      	ldr	r3, [r3, #24]
 80032b0:	4a10      	ldr	r2, [pc, #64]	; (80032f4 <HAL_ADC_MspInit+0x80>)
 80032b2:	f043 0304 	orr.w	r3, r3, #4
 80032b6:	6193      	str	r3, [r2, #24]
 80032b8:	4b0e      	ldr	r3, [pc, #56]	; (80032f4 <HAL_ADC_MspInit+0x80>)
 80032ba:	699b      	ldr	r3, [r3, #24]
 80032bc:	f003 0304 	and.w	r3, r3, #4
 80032c0:	60bb      	str	r3, [r7, #8]
 80032c2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = POTENTIOMETER_Pin;
 80032c4:	2310      	movs	r3, #16
 80032c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032c8:	2303      	movs	r3, #3
 80032ca:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(POTENTIOMETER_GPIO_Port, &GPIO_InitStruct);
 80032cc:	f107 0310 	add.w	r3, r7, #16
 80032d0:	4619      	mov	r1, r3
 80032d2:	4809      	ldr	r0, [pc, #36]	; (80032f8 <HAL_ADC_MspInit+0x84>)
 80032d4:	f001 f9a6 	bl	8004624 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 80032d8:	2200      	movs	r2, #0
 80032da:	2102      	movs	r1, #2
 80032dc:	2012      	movs	r0, #18
 80032de:	f000 ff1c 	bl	800411a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80032e2:	2012      	movs	r0, #18
 80032e4:	f000 ff35 	bl	8004152 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80032e8:	bf00      	nop
 80032ea:	3720      	adds	r7, #32
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	40012400 	.word	0x40012400
 80032f4:	40021000 	.word	0x40021000
 80032f8:	40010800 	.word	0x40010800

080032fc <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b085      	sub	sp, #20
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a09      	ldr	r2, [pc, #36]	; (8003330 <HAL_CRC_MspInit+0x34>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d10b      	bne.n	8003326 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800330e:	4b09      	ldr	r3, [pc, #36]	; (8003334 <HAL_CRC_MspInit+0x38>)
 8003310:	695b      	ldr	r3, [r3, #20]
 8003312:	4a08      	ldr	r2, [pc, #32]	; (8003334 <HAL_CRC_MspInit+0x38>)
 8003314:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003318:	6153      	str	r3, [r2, #20]
 800331a:	4b06      	ldr	r3, [pc, #24]	; (8003334 <HAL_CRC_MspInit+0x38>)
 800331c:	695b      	ldr	r3, [r3, #20]
 800331e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003322:	60fb      	str	r3, [r7, #12]
 8003324:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8003326:	bf00      	nop
 8003328:	3714      	adds	r7, #20
 800332a:	46bd      	mov	sp, r7
 800332c:	bc80      	pop	{r7}
 800332e:	4770      	bx	lr
 8003330:	40023000 	.word	0x40023000
 8003334:	40021000 	.word	0x40021000

08003338 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b086      	sub	sp, #24
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003348:	d10c      	bne.n	8003364 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800334a:	4b22      	ldr	r3, [pc, #136]	; (80033d4 <HAL_TIM_Base_MspInit+0x9c>)
 800334c:	69db      	ldr	r3, [r3, #28]
 800334e:	4a21      	ldr	r2, [pc, #132]	; (80033d4 <HAL_TIM_Base_MspInit+0x9c>)
 8003350:	f043 0301 	orr.w	r3, r3, #1
 8003354:	61d3      	str	r3, [r2, #28]
 8003356:	4b1f      	ldr	r3, [pc, #124]	; (80033d4 <HAL_TIM_Base_MspInit+0x9c>)
 8003358:	69db      	ldr	r3, [r3, #28]
 800335a:	f003 0301 	and.w	r3, r3, #1
 800335e:	617b      	str	r3, [r7, #20]
 8003360:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003362:	e032      	b.n	80033ca <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM3)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a1b      	ldr	r2, [pc, #108]	; (80033d8 <HAL_TIM_Base_MspInit+0xa0>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d114      	bne.n	8003398 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800336e:	4b19      	ldr	r3, [pc, #100]	; (80033d4 <HAL_TIM_Base_MspInit+0x9c>)
 8003370:	69db      	ldr	r3, [r3, #28]
 8003372:	4a18      	ldr	r2, [pc, #96]	; (80033d4 <HAL_TIM_Base_MspInit+0x9c>)
 8003374:	f043 0302 	orr.w	r3, r3, #2
 8003378:	61d3      	str	r3, [r2, #28]
 800337a:	4b16      	ldr	r3, [pc, #88]	; (80033d4 <HAL_TIM_Base_MspInit+0x9c>)
 800337c:	69db      	ldr	r3, [r3, #28]
 800337e:	f003 0302 	and.w	r3, r3, #2
 8003382:	613b      	str	r3, [r7, #16]
 8003384:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8003386:	2200      	movs	r2, #0
 8003388:	2101      	movs	r1, #1
 800338a:	201d      	movs	r0, #29
 800338c:	f000 fec5 	bl	800411a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003390:	201d      	movs	r0, #29
 8003392:	f000 fede 	bl	8004152 <HAL_NVIC_EnableIRQ>
}
 8003396:	e018      	b.n	80033ca <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM4)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a0f      	ldr	r2, [pc, #60]	; (80033dc <HAL_TIM_Base_MspInit+0xa4>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d113      	bne.n	80033ca <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80033a2:	4b0c      	ldr	r3, [pc, #48]	; (80033d4 <HAL_TIM_Base_MspInit+0x9c>)
 80033a4:	69db      	ldr	r3, [r3, #28]
 80033a6:	4a0b      	ldr	r2, [pc, #44]	; (80033d4 <HAL_TIM_Base_MspInit+0x9c>)
 80033a8:	f043 0304 	orr.w	r3, r3, #4
 80033ac:	61d3      	str	r3, [r2, #28]
 80033ae:	4b09      	ldr	r3, [pc, #36]	; (80033d4 <HAL_TIM_Base_MspInit+0x9c>)
 80033b0:	69db      	ldr	r3, [r3, #28]
 80033b2:	f003 0304 	and.w	r3, r3, #4
 80033b6:	60fb      	str	r3, [r7, #12]
 80033b8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80033ba:	2200      	movs	r2, #0
 80033bc:	2100      	movs	r1, #0
 80033be:	201e      	movs	r0, #30
 80033c0:	f000 feab 	bl	800411a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80033c4:	201e      	movs	r0, #30
 80033c6:	f000 fec4 	bl	8004152 <HAL_NVIC_EnableIRQ>
}
 80033ca:	bf00      	nop
 80033cc:	3718      	adds	r7, #24
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	40021000 	.word	0x40021000
 80033d8:	40000400 	.word	0x40000400
 80033dc:	40000800 	.word	0x40000800

080033e0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b088      	sub	sp, #32
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033e8:	f107 0310 	add.w	r3, r7, #16
 80033ec:	2200      	movs	r2, #0
 80033ee:	601a      	str	r2, [r3, #0]
 80033f0:	605a      	str	r2, [r3, #4]
 80033f2:	609a      	str	r2, [r3, #8]
 80033f4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033fe:	d117      	bne.n	8003430 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003400:	4b0d      	ldr	r3, [pc, #52]	; (8003438 <HAL_TIM_MspPostInit+0x58>)
 8003402:	699b      	ldr	r3, [r3, #24]
 8003404:	4a0c      	ldr	r2, [pc, #48]	; (8003438 <HAL_TIM_MspPostInit+0x58>)
 8003406:	f043 0304 	orr.w	r3, r3, #4
 800340a:	6193      	str	r3, [r2, #24]
 800340c:	4b0a      	ldr	r3, [pc, #40]	; (8003438 <HAL_TIM_MspPostInit+0x58>)
 800340e:	699b      	ldr	r3, [r3, #24]
 8003410:	f003 0304 	and.w	r3, r3, #4
 8003414:	60fb      	str	r3, [r7, #12]
 8003416:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = MOTOR_A_Pin|MOTOR_B_Pin;
 8003418:	2303      	movs	r3, #3
 800341a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800341c:	2302      	movs	r3, #2
 800341e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003420:	2303      	movs	r3, #3
 8003422:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003424:	f107 0310 	add.w	r3, r7, #16
 8003428:	4619      	mov	r1, r3
 800342a:	4804      	ldr	r0, [pc, #16]	; (800343c <HAL_TIM_MspPostInit+0x5c>)
 800342c:	f001 f8fa 	bl	8004624 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003430:	bf00      	nop
 8003432:	3720      	adds	r7, #32
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	40021000 	.word	0x40021000
 800343c:	40010800 	.word	0x40010800

08003440 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003440:	b480      	push	{r7}
 8003442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003444:	e7fe      	b.n	8003444 <NMI_Handler+0x4>

08003446 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003446:	b480      	push	{r7}
 8003448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800344a:	e7fe      	b.n	800344a <HardFault_Handler+0x4>

0800344c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800344c:	b480      	push	{r7}
 800344e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003450:	e7fe      	b.n	8003450 <MemManage_Handler+0x4>

08003452 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003452:	b480      	push	{r7}
 8003454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003456:	e7fe      	b.n	8003456 <BusFault_Handler+0x4>

08003458 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003458:	b480      	push	{r7}
 800345a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800345c:	e7fe      	b.n	800345c <UsageFault_Handler+0x4>

0800345e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800345e:	b480      	push	{r7}
 8003460:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003462:	bf00      	nop
 8003464:	46bd      	mov	sp, r7
 8003466:	bc80      	pop	{r7}
 8003468:	4770      	bx	lr

0800346a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800346a:	b480      	push	{r7}
 800346c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800346e:	bf00      	nop
 8003470:	46bd      	mov	sp, r7
 8003472:	bc80      	pop	{r7}
 8003474:	4770      	bx	lr

08003476 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003476:	b480      	push	{r7}
 8003478:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800347a:	bf00      	nop
 800347c:	46bd      	mov	sp, r7
 800347e:	bc80      	pop	{r7}
 8003480:	4770      	bx	lr

08003482 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003482:	b580      	push	{r7, lr}
 8003484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003486:	f000 f8a5 	bl	80035d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
Interrupts_SysTick();
 800348a:	f7fd ffd3 	bl	8001434 <Interrupts_SysTick>
  /* USER CODE END SysTick_IRQn 1 */
}
 800348e:	bf00      	nop
 8003490:	bd80      	pop	{r7, pc}

08003492 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003492:	b580      	push	{r7, lr}
 8003494:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SIGNAL_Pin);
 8003496:	2002      	movs	r0, #2
 8003498:	f001 fa78 	bl	800498c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800349c:	bf00      	nop
 800349e:	bd80      	pop	{r7, pc}

080034a0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80034a4:	4802      	ldr	r0, [pc, #8]	; (80034b0 <ADC1_2_IRQHandler+0x10>)
 80034a6:	f000 fa4b 	bl	8003940 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80034aa:	bf00      	nop
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	200003a0 	.word	0x200003a0

080034b4 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80034b8:	4802      	ldr	r0, [pc, #8]	; (80034c4 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80034ba:	f001 fbb0 	bl	8004c1e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80034be:	bf00      	nop
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	20001170 	.word	0x20001170

080034c8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80034cc:	4802      	ldr	r0, [pc, #8]	; (80034d8 <TIM3_IRQHandler+0x10>)
 80034ce:	f003 fec9 	bl	8007264 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80034d2:	bf00      	nop
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	20000420 	.word	0x20000420

080034dc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80034e0:	4802      	ldr	r0, [pc, #8]	; (80034ec <TIM4_IRQHandler+0x10>)
 80034e2:	f003 febf 	bl	8007264 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80034e6:	bf00      	nop
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	20000468 	.word	0x20000468

080034f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80034f4:	bf00      	nop
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bc80      	pop	{r7}
 80034fa:	4770      	bx	lr

080034fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80034fc:	480c      	ldr	r0, [pc, #48]	; (8003530 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80034fe:	490d      	ldr	r1, [pc, #52]	; (8003534 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003500:	4a0d      	ldr	r2, [pc, #52]	; (8003538 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003502:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003504:	e002      	b.n	800350c <LoopCopyDataInit>

08003506 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003506:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003508:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800350a:	3304      	adds	r3, #4

0800350c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800350c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800350e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003510:	d3f9      	bcc.n	8003506 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003512:	4a0a      	ldr	r2, [pc, #40]	; (800353c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003514:	4c0a      	ldr	r4, [pc, #40]	; (8003540 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003516:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003518:	e001      	b.n	800351e <LoopFillZerobss>

0800351a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800351a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800351c:	3204      	adds	r2, #4

0800351e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800351e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003520:	d3fb      	bcc.n	800351a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003522:	f7ff ffe5 	bl	80034f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003526:	f009 fa3d 	bl	800c9a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800352a:	f7ff fc23 	bl	8002d74 <main>
  bx lr
 800352e:	4770      	bx	lr
  ldr r0, =_sdata
 8003530:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003534:	200001a4 	.word	0x200001a4
  ldr r2, =_sidata
 8003538:	0800cab4 	.word	0x0800cab4
  ldr r2, =_sbss
 800353c:	200001a8 	.word	0x200001a8
  ldr r4, =_ebss
 8003540:	2000167c 	.word	0x2000167c

08003544 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003544:	e7fe      	b.n	8003544 <CAN1_RX1_IRQHandler>
	...

08003548 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800354c:	4b08      	ldr	r3, [pc, #32]	; (8003570 <HAL_Init+0x28>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a07      	ldr	r2, [pc, #28]	; (8003570 <HAL_Init+0x28>)
 8003552:	f043 0310 	orr.w	r3, r3, #16
 8003556:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003558:	2003      	movs	r0, #3
 800355a:	f000 fdd3 	bl	8004104 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800355e:	2004      	movs	r0, #4
 8003560:	f000 f808 	bl	8003574 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003564:	f7ff fe54 	bl	8003210 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	40022000 	.word	0x40022000

08003574 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b082      	sub	sp, #8
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800357c:	4b12      	ldr	r3, [pc, #72]	; (80035c8 <HAL_InitTick+0x54>)
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	4b12      	ldr	r3, [pc, #72]	; (80035cc <HAL_InitTick+0x58>)
 8003582:	781b      	ldrb	r3, [r3, #0]
 8003584:	4619      	mov	r1, r3
 8003586:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800358a:	fbb3 f3f1 	udiv	r3, r3, r1
 800358e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003592:	4618      	mov	r0, r3
 8003594:	f000 fdeb 	bl	800416e <HAL_SYSTICK_Config>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d001      	beq.n	80035a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e00e      	b.n	80035c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2b0f      	cmp	r3, #15
 80035a6:	d80a      	bhi.n	80035be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035a8:	2200      	movs	r2, #0
 80035aa:	6879      	ldr	r1, [r7, #4]
 80035ac:	f04f 30ff 	mov.w	r0, #4294967295
 80035b0:	f000 fdb3 	bl	800411a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80035b4:	4a06      	ldr	r2, [pc, #24]	; (80035d0 <HAL_InitTick+0x5c>)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80035ba:	2300      	movs	r3, #0
 80035bc:	e000      	b.n	80035c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3708      	adds	r7, #8
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	20000028 	.word	0x20000028
 80035cc:	20000030 	.word	0x20000030
 80035d0:	2000002c 	.word	0x2000002c

080035d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035d4:	b480      	push	{r7}
 80035d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80035d8:	4b05      	ldr	r3, [pc, #20]	; (80035f0 <HAL_IncTick+0x1c>)
 80035da:	781b      	ldrb	r3, [r3, #0]
 80035dc:	461a      	mov	r2, r3
 80035de:	4b05      	ldr	r3, [pc, #20]	; (80035f4 <HAL_IncTick+0x20>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4413      	add	r3, r2
 80035e4:	4a03      	ldr	r2, [pc, #12]	; (80035f4 <HAL_IncTick+0x20>)
 80035e6:	6013      	str	r3, [r2, #0]
}
 80035e8:	bf00      	nop
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bc80      	pop	{r7}
 80035ee:	4770      	bx	lr
 80035f0:	20000030 	.word	0x20000030
 80035f4:	200004b0 	.word	0x200004b0

080035f8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035f8:	b480      	push	{r7}
 80035fa:	af00      	add	r7, sp, #0
  return uwTick;
 80035fc:	4b02      	ldr	r3, [pc, #8]	; (8003608 <HAL_GetTick+0x10>)
 80035fe:	681b      	ldr	r3, [r3, #0]
}
 8003600:	4618      	mov	r0, r3
 8003602:	46bd      	mov	sp, r7
 8003604:	bc80      	pop	{r7}
 8003606:	4770      	bx	lr
 8003608:	200004b0 	.word	0x200004b0

0800360c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b086      	sub	sp, #24
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003614:	2300      	movs	r3, #0
 8003616:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003618:	2300      	movs	r3, #0
 800361a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800361c:	2300      	movs	r3, #0
 800361e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003620:	2300      	movs	r3, #0
 8003622:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d101      	bne.n	800362e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e0be      	b.n	80037ac <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003638:	2b00      	cmp	r3, #0
 800363a:	d109      	bne.n	8003650 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2200      	movs	r2, #0
 8003640:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f7ff fe12 	bl	8003274 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f000 fb93 	bl	8003d7c <ADC_ConversionStop_Disable>
 8003656:	4603      	mov	r3, r0
 8003658:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800365e:	f003 0310 	and.w	r3, r3, #16
 8003662:	2b00      	cmp	r3, #0
 8003664:	f040 8099 	bne.w	800379a <HAL_ADC_Init+0x18e>
 8003668:	7dfb      	ldrb	r3, [r7, #23]
 800366a:	2b00      	cmp	r3, #0
 800366c:	f040 8095 	bne.w	800379a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003674:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003678:	f023 0302 	bic.w	r3, r3, #2
 800367c:	f043 0202 	orr.w	r2, r3, #2
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800368c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	7b1b      	ldrb	r3, [r3, #12]
 8003692:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003694:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003696:	68ba      	ldr	r2, [r7, #8]
 8003698:	4313      	orrs	r3, r2
 800369a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036a4:	d003      	beq.n	80036ae <HAL_ADC_Init+0xa2>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d102      	bne.n	80036b4 <HAL_ADC_Init+0xa8>
 80036ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80036b2:	e000      	b.n	80036b6 <HAL_ADC_Init+0xaa>
 80036b4:	2300      	movs	r3, #0
 80036b6:	693a      	ldr	r2, [r7, #16]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	7d1b      	ldrb	r3, [r3, #20]
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d119      	bne.n	80036f8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	7b1b      	ldrb	r3, [r3, #12]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d109      	bne.n	80036e0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	699b      	ldr	r3, [r3, #24]
 80036d0:	3b01      	subs	r3, #1
 80036d2:	035a      	lsls	r2, r3, #13
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80036dc:	613b      	str	r3, [r7, #16]
 80036de:	e00b      	b.n	80036f8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036e4:	f043 0220 	orr.w	r2, r3, #32
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036f0:	f043 0201 	orr.w	r2, r3, #1
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	693a      	ldr	r2, [r7, #16]
 8003708:	430a      	orrs	r2, r1
 800370a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	689a      	ldr	r2, [r3, #8]
 8003712:	4b28      	ldr	r3, [pc, #160]	; (80037b4 <HAL_ADC_Init+0x1a8>)
 8003714:	4013      	ands	r3, r2
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	6812      	ldr	r2, [r2, #0]
 800371a:	68b9      	ldr	r1, [r7, #8]
 800371c:	430b      	orrs	r3, r1
 800371e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003728:	d003      	beq.n	8003732 <HAL_ADC_Init+0x126>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	2b01      	cmp	r3, #1
 8003730:	d104      	bne.n	800373c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	691b      	ldr	r3, [r3, #16]
 8003736:	3b01      	subs	r3, #1
 8003738:	051b      	lsls	r3, r3, #20
 800373a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003742:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	68fa      	ldr	r2, [r7, #12]
 800374c:	430a      	orrs	r2, r1
 800374e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	689a      	ldr	r2, [r3, #8]
 8003756:	4b18      	ldr	r3, [pc, #96]	; (80037b8 <HAL_ADC_Init+0x1ac>)
 8003758:	4013      	ands	r3, r2
 800375a:	68ba      	ldr	r2, [r7, #8]
 800375c:	429a      	cmp	r2, r3
 800375e:	d10b      	bne.n	8003778 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800376a:	f023 0303 	bic.w	r3, r3, #3
 800376e:	f043 0201 	orr.w	r2, r3, #1
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003776:	e018      	b.n	80037aa <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800377c:	f023 0312 	bic.w	r3, r3, #18
 8003780:	f043 0210 	orr.w	r2, r3, #16
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800378c:	f043 0201 	orr.w	r2, r3, #1
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003798:	e007      	b.n	80037aa <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800379e:	f043 0210 	orr.w	r2, r3, #16
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80037aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3718      	adds	r7, #24
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	ffe1f7fd 	.word	0xffe1f7fd
 80037b8:	ff1f0efe 	.word	0xff1f0efe

080037bc <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037c4:	2300      	movs	r3, #0
 80037c6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d101      	bne.n	80037d6 <HAL_ADC_Start_IT+0x1a>
 80037d2:	2302      	movs	r3, #2
 80037d4:	e0a0      	b.n	8003918 <HAL_ADC_Start_IT+0x15c>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2201      	movs	r2, #1
 80037da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f000 fa72 	bl	8003cc8 <ADC_Enable>
 80037e4:	4603      	mov	r3, r0
 80037e6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80037e8:	7bfb      	ldrb	r3, [r7, #15]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	f040 808f 	bne.w	800390e <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037f4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80037f8:	f023 0301 	bic.w	r3, r3, #1
 80037fc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a45      	ldr	r2, [pc, #276]	; (8003920 <HAL_ADC_Start_IT+0x164>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d105      	bne.n	800381a <HAL_ADC_Start_IT+0x5e>
 800380e:	4b45      	ldr	r3, [pc, #276]	; (8003924 <HAL_ADC_Start_IT+0x168>)
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d115      	bne.n	8003846 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800381e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003830:	2b00      	cmp	r3, #0
 8003832:	d026      	beq.n	8003882 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003838:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800383c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003844:	e01d      	b.n	8003882 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800384a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a33      	ldr	r2, [pc, #204]	; (8003924 <HAL_ADC_Start_IT+0x168>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d004      	beq.n	8003866 <HAL_ADC_Start_IT+0xaa>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a2f      	ldr	r2, [pc, #188]	; (8003920 <HAL_ADC_Start_IT+0x164>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d10d      	bne.n	8003882 <HAL_ADC_Start_IT+0xc6>
 8003866:	4b2f      	ldr	r3, [pc, #188]	; (8003924 <HAL_ADC_Start_IT+0x168>)
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800386e:	2b00      	cmp	r3, #0
 8003870:	d007      	beq.n	8003882 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003876:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800387a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003886:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d006      	beq.n	800389c <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003892:	f023 0206 	bic.w	r2, r3, #6
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	62da      	str	r2, [r3, #44]	; 0x2c
 800389a:	e002      	b.n	80038a2 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f06f 0202 	mvn.w	r2, #2
 80038b2:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	685a      	ldr	r2, [r3, #4]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f042 0220 	orr.w	r2, r2, #32
 80038c2:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80038ce:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80038d2:	d113      	bne.n	80038fc <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80038d8:	4a11      	ldr	r2, [pc, #68]	; (8003920 <HAL_ADC_Start_IT+0x164>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d105      	bne.n	80038ea <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80038de:	4b11      	ldr	r3, [pc, #68]	; (8003924 <HAL_ADC_Start_IT+0x168>)
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d108      	bne.n	80038fc <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	689a      	ldr	r2, [r3, #8]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80038f8:	609a      	str	r2, [r3, #8]
 80038fa:	e00c      	b.n	8003916 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	689a      	ldr	r2, [r3, #8]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800390a:	609a      	str	r2, [r3, #8]
 800390c:	e003      	b.n	8003916 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2200      	movs	r2, #0
 8003912:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003916:	7bfb      	ldrb	r3, [r7, #15]
}
 8003918:	4618      	mov	r0, r3
 800391a:	3710      	adds	r7, #16
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	40012800 	.word	0x40012800
 8003924:	40012400 	.word	0x40012400

08003928 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003936:	4618      	mov	r0, r3
 8003938:	370c      	adds	r7, #12
 800393a:	46bd      	mov	sp, r7
 800393c:	bc80      	pop	{r7}
 800393e:	4770      	bx	lr

08003940 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b082      	sub	sp, #8
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f003 0320 	and.w	r3, r3, #32
 8003952:	2b20      	cmp	r3, #32
 8003954:	d140      	bne.n	80039d8 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 0302 	and.w	r3, r3, #2
 8003960:	2b02      	cmp	r3, #2
 8003962:	d139      	bne.n	80039d8 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003968:	f003 0310 	and.w	r3, r3, #16
 800396c:	2b00      	cmp	r3, #0
 800396e:	d105      	bne.n	800397c <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003974:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003986:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800398a:	d11d      	bne.n	80039c8 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003990:	2b00      	cmp	r3, #0
 8003992:	d119      	bne.n	80039c8 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	685a      	ldr	r2, [r3, #4]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f022 0220 	bic.w	r2, r2, #32
 80039a2:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d105      	bne.n	80039c8 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039c0:	f043 0201 	orr.w	r2, r3, #1
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f7fd fd05 	bl	80013d8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f06f 0212 	mvn.w	r2, #18
 80039d6:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039e2:	2b80      	cmp	r3, #128	; 0x80
 80039e4:	d14f      	bne.n	8003a86 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0304 	and.w	r3, r3, #4
 80039f0:	2b04      	cmp	r3, #4
 80039f2:	d148      	bne.n	8003a86 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039f8:	f003 0310 	and.w	r3, r3, #16
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d105      	bne.n	8003a0c <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a04:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8003a16:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8003a1a:	d012      	beq.n	8003a42 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d125      	bne.n	8003a76 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003a34:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003a38:	d11d      	bne.n	8003a76 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d119      	bne.n	8003a76 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	685a      	ldr	r2, [r3, #4]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a50:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a56:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d105      	bne.n	8003a76 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a6e:	f043 0201 	orr.w	r2, r3, #1
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f000 fa6e 	bl	8003f58 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f06f 020c 	mvn.w	r2, #12
 8003a84:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a90:	2b40      	cmp	r3, #64	; 0x40
 8003a92:	d114      	bne.n	8003abe <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 0301 	and.w	r3, r3, #1
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d10d      	bne.n	8003abe <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f000 f809 	bl	8003ac6 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f06f 0201 	mvn.w	r2, #1
 8003abc:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003abe:	bf00      	nop
 8003ac0:	3708      	adds	r7, #8
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}

08003ac6 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003ac6:	b480      	push	{r7}
 8003ac8:	b083      	sub	sp, #12
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003ace:	bf00      	nop
 8003ad0:	370c      	adds	r7, #12
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bc80      	pop	{r7}
 8003ad6:	4770      	bx	lr

08003ad8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003ad8:	b480      	push	{r7}
 8003ada:	b085      	sub	sp, #20
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d101      	bne.n	8003af8 <HAL_ADC_ConfigChannel+0x20>
 8003af4:	2302      	movs	r3, #2
 8003af6:	e0dc      	b.n	8003cb2 <HAL_ADC_ConfigChannel+0x1da>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2201      	movs	r2, #1
 8003afc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	2b06      	cmp	r3, #6
 8003b06:	d81c      	bhi.n	8003b42 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	685a      	ldr	r2, [r3, #4]
 8003b12:	4613      	mov	r3, r2
 8003b14:	009b      	lsls	r3, r3, #2
 8003b16:	4413      	add	r3, r2
 8003b18:	3b05      	subs	r3, #5
 8003b1a:	221f      	movs	r2, #31
 8003b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b20:	43db      	mvns	r3, r3
 8003b22:	4019      	ands	r1, r3
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	6818      	ldr	r0, [r3, #0]
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	685a      	ldr	r2, [r3, #4]
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	4413      	add	r3, r2
 8003b32:	3b05      	subs	r3, #5
 8003b34:	fa00 f203 	lsl.w	r2, r0, r3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	430a      	orrs	r2, r1
 8003b3e:	635a      	str	r2, [r3, #52]	; 0x34
 8003b40:	e03c      	b.n	8003bbc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	2b0c      	cmp	r3, #12
 8003b48:	d81c      	bhi.n	8003b84 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	685a      	ldr	r2, [r3, #4]
 8003b54:	4613      	mov	r3, r2
 8003b56:	009b      	lsls	r3, r3, #2
 8003b58:	4413      	add	r3, r2
 8003b5a:	3b23      	subs	r3, #35	; 0x23
 8003b5c:	221f      	movs	r2, #31
 8003b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b62:	43db      	mvns	r3, r3
 8003b64:	4019      	ands	r1, r3
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	6818      	ldr	r0, [r3, #0]
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685a      	ldr	r2, [r3, #4]
 8003b6e:	4613      	mov	r3, r2
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	4413      	add	r3, r2
 8003b74:	3b23      	subs	r3, #35	; 0x23
 8003b76:	fa00 f203 	lsl.w	r2, r0, r3
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	631a      	str	r2, [r3, #48]	; 0x30
 8003b82:	e01b      	b.n	8003bbc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	685a      	ldr	r2, [r3, #4]
 8003b8e:	4613      	mov	r3, r2
 8003b90:	009b      	lsls	r3, r3, #2
 8003b92:	4413      	add	r3, r2
 8003b94:	3b41      	subs	r3, #65	; 0x41
 8003b96:	221f      	movs	r2, #31
 8003b98:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9c:	43db      	mvns	r3, r3
 8003b9e:	4019      	ands	r1, r3
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	6818      	ldr	r0, [r3, #0]
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	685a      	ldr	r2, [r3, #4]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	4413      	add	r3, r2
 8003bae:	3b41      	subs	r3, #65	; 0x41
 8003bb0:	fa00 f203 	lsl.w	r2, r0, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	430a      	orrs	r2, r1
 8003bba:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	2b09      	cmp	r3, #9
 8003bc2:	d91c      	bls.n	8003bfe <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	68d9      	ldr	r1, [r3, #12]
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	4613      	mov	r3, r2
 8003bd0:	005b      	lsls	r3, r3, #1
 8003bd2:	4413      	add	r3, r2
 8003bd4:	3b1e      	subs	r3, #30
 8003bd6:	2207      	movs	r2, #7
 8003bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bdc:	43db      	mvns	r3, r3
 8003bde:	4019      	ands	r1, r3
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	6898      	ldr	r0, [r3, #8]
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	4613      	mov	r3, r2
 8003bea:	005b      	lsls	r3, r3, #1
 8003bec:	4413      	add	r3, r2
 8003bee:	3b1e      	subs	r3, #30
 8003bf0:	fa00 f203 	lsl.w	r2, r0, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	430a      	orrs	r2, r1
 8003bfa:	60da      	str	r2, [r3, #12]
 8003bfc:	e019      	b.n	8003c32 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	6919      	ldr	r1, [r3, #16]
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	4613      	mov	r3, r2
 8003c0a:	005b      	lsls	r3, r3, #1
 8003c0c:	4413      	add	r3, r2
 8003c0e:	2207      	movs	r2, #7
 8003c10:	fa02 f303 	lsl.w	r3, r2, r3
 8003c14:	43db      	mvns	r3, r3
 8003c16:	4019      	ands	r1, r3
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	6898      	ldr	r0, [r3, #8]
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	4613      	mov	r3, r2
 8003c22:	005b      	lsls	r3, r3, #1
 8003c24:	4413      	add	r3, r2
 8003c26:	fa00 f203 	lsl.w	r2, r0, r3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	430a      	orrs	r2, r1
 8003c30:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	2b10      	cmp	r3, #16
 8003c38:	d003      	beq.n	8003c42 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003c3e:	2b11      	cmp	r3, #17
 8003c40:	d132      	bne.n	8003ca8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a1d      	ldr	r2, [pc, #116]	; (8003cbc <HAL_ADC_ConfigChannel+0x1e4>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d125      	bne.n	8003c98 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d126      	bne.n	8003ca8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	689a      	ldr	r2, [r3, #8]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003c68:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	2b10      	cmp	r3, #16
 8003c70:	d11a      	bne.n	8003ca8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003c72:	4b13      	ldr	r3, [pc, #76]	; (8003cc0 <HAL_ADC_ConfigChannel+0x1e8>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a13      	ldr	r2, [pc, #76]	; (8003cc4 <HAL_ADC_ConfigChannel+0x1ec>)
 8003c78:	fba2 2303 	umull	r2, r3, r2, r3
 8003c7c:	0c9a      	lsrs	r2, r3, #18
 8003c7e:	4613      	mov	r3, r2
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	4413      	add	r3, r2
 8003c84:	005b      	lsls	r3, r3, #1
 8003c86:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003c88:	e002      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	3b01      	subs	r3, #1
 8003c8e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d1f9      	bne.n	8003c8a <HAL_ADC_ConfigChannel+0x1b2>
 8003c96:	e007      	b.n	8003ca8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c9c:	f043 0220 	orr.w	r2, r3, #32
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3714      	adds	r7, #20
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bc80      	pop	{r7}
 8003cba:	4770      	bx	lr
 8003cbc:	40012400 	.word	0x40012400
 8003cc0:	20000028 	.word	0x20000028
 8003cc4:	431bde83 	.word	0x431bde83

08003cc8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d040      	beq.n	8003d68 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	689a      	ldr	r2, [r3, #8]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f042 0201 	orr.w	r2, r2, #1
 8003cf4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003cf6:	4b1f      	ldr	r3, [pc, #124]	; (8003d74 <ADC_Enable+0xac>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a1f      	ldr	r2, [pc, #124]	; (8003d78 <ADC_Enable+0xb0>)
 8003cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8003d00:	0c9b      	lsrs	r3, r3, #18
 8003d02:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003d04:	e002      	b.n	8003d0c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	3b01      	subs	r3, #1
 8003d0a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d1f9      	bne.n	8003d06 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003d12:	f7ff fc71 	bl	80035f8 <HAL_GetTick>
 8003d16:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003d18:	e01f      	b.n	8003d5a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003d1a:	f7ff fc6d 	bl	80035f8 <HAL_GetTick>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	2b02      	cmp	r3, #2
 8003d26:	d918      	bls.n	8003d5a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	f003 0301 	and.w	r3, r3, #1
 8003d32:	2b01      	cmp	r3, #1
 8003d34:	d011      	beq.n	8003d5a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d3a:	f043 0210 	orr.w	r2, r3, #16
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d46:	f043 0201 	orr.w	r2, r3, #1
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e007      	b.n	8003d6a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	f003 0301 	and.w	r3, r3, #1
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	d1d8      	bne.n	8003d1a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003d68:	2300      	movs	r3, #0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3710      	adds	r7, #16
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	20000028 	.word	0x20000028
 8003d78:	431bde83 	.word	0x431bde83

08003d7c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b084      	sub	sp, #16
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d84:	2300      	movs	r3, #0
 8003d86:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	f003 0301 	and.w	r3, r3, #1
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d12e      	bne.n	8003df4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	689a      	ldr	r2, [r3, #8]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f022 0201 	bic.w	r2, r2, #1
 8003da4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003da6:	f7ff fc27 	bl	80035f8 <HAL_GetTick>
 8003daa:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003dac:	e01b      	b.n	8003de6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003dae:	f7ff fc23 	bl	80035f8 <HAL_GetTick>
 8003db2:	4602      	mov	r2, r0
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	2b02      	cmp	r3, #2
 8003dba:	d914      	bls.n	8003de6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	f003 0301 	and.w	r3, r3, #1
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d10d      	bne.n	8003de6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dce:	f043 0210 	orr.w	r2, r3, #16
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dda:	f043 0201 	orr.w	r2, r3, #1
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e007      	b.n	8003df6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	f003 0301 	and.w	r3, r3, #1
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d0dc      	beq.n	8003dae <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3710      	adds	r7, #16
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
	...

08003e00 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003e00:	b590      	push	{r4, r7, lr}
 8003e02:	b087      	sub	sp, #28
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d101      	bne.n	8003e1e <HAL_ADCEx_Calibration_Start+0x1e>
 8003e1a:	2302      	movs	r3, #2
 8003e1c:	e095      	b.n	8003f4a <HAL_ADCEx_Calibration_Start+0x14a>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2201      	movs	r2, #1
 8003e22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f7ff ffa8 	bl	8003d7c <ADC_ConversionStop_Disable>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003e30:	7dfb      	ldrb	r3, [r7, #23]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	f040 8084 	bne.w	8003f40 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e3c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003e40:	f023 0302 	bic.w	r3, r3, #2
 8003e44:	f043 0202 	orr.w	r2, r3, #2
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003e4c:	4b41      	ldr	r3, [pc, #260]	; (8003f54 <HAL_ADCEx_Calibration_Start+0x154>)
 8003e4e:	681c      	ldr	r4, [r3, #0]
 8003e50:	2002      	movs	r0, #2
 8003e52:	f002 ff33 	bl	8006cbc <HAL_RCCEx_GetPeriphCLKFreq>
 8003e56:	4603      	mov	r3, r0
 8003e58:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8003e5c:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8003e5e:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8003e60:	e002      	b.n	8003e68 <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	3b01      	subs	r3, #1
 8003e66:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d1f9      	bne.n	8003e62 <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f7ff ff2a 	bl	8003cc8 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	689a      	ldr	r2, [r3, #8]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f042 0208 	orr.w	r2, r2, #8
 8003e82:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003e84:	f7ff fbb8 	bl	80035f8 <HAL_GetTick>
 8003e88:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003e8a:	e01b      	b.n	8003ec4 <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003e8c:	f7ff fbb4 	bl	80035f8 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	2b0a      	cmp	r3, #10
 8003e98:	d914      	bls.n	8003ec4 <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	f003 0308 	and.w	r3, r3, #8
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d00d      	beq.n	8003ec4 <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eac:	f023 0312 	bic.w	r3, r3, #18
 8003eb0:	f043 0210 	orr.w	r2, r3, #16
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e042      	b.n	8003f4a <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	f003 0308 	and.w	r3, r3, #8
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d1dc      	bne.n	8003e8c <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	689a      	ldr	r2, [r3, #8]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f042 0204 	orr.w	r2, r2, #4
 8003ee0:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003ee2:	f7ff fb89 	bl	80035f8 <HAL_GetTick>
 8003ee6:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003ee8:	e01b      	b.n	8003f22 <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003eea:	f7ff fb85 	bl	80035f8 <HAL_GetTick>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	1ad3      	subs	r3, r2, r3
 8003ef4:	2b0a      	cmp	r3, #10
 8003ef6:	d914      	bls.n	8003f22 <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	f003 0304 	and.w	r3, r3, #4
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d00d      	beq.n	8003f22 <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f0a:	f023 0312 	bic.w	r3, r3, #18
 8003f0e:	f043 0210 	orr.w	r2, r3, #16
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e013      	b.n	8003f4a <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f003 0304 	and.w	r3, r3, #4
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d1dc      	bne.n	8003eea <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f34:	f023 0303 	bic.w	r3, r3, #3
 8003f38:	f043 0201 	orr.w	r2, r3, #1
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003f48:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	371c      	adds	r7, #28
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd90      	pop	{r4, r7, pc}
 8003f52:	bf00      	nop
 8003f54:	20000028 	.word	0x20000028

08003f58 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003f60:	bf00      	nop
 8003f62:	370c      	adds	r7, #12
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bc80      	pop	{r7}
 8003f68:	4770      	bx	lr
	...

08003f6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b085      	sub	sp, #20
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f003 0307 	and.w	r3, r3, #7
 8003f7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f7c:	4b0c      	ldr	r3, [pc, #48]	; (8003fb0 <__NVIC_SetPriorityGrouping+0x44>)
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f82:	68ba      	ldr	r2, [r7, #8]
 8003f84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f88:	4013      	ands	r3, r2
 8003f8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003f98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f9e:	4a04      	ldr	r2, [pc, #16]	; (8003fb0 <__NVIC_SetPriorityGrouping+0x44>)
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	60d3      	str	r3, [r2, #12]
}
 8003fa4:	bf00      	nop
 8003fa6:	3714      	adds	r7, #20
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bc80      	pop	{r7}
 8003fac:	4770      	bx	lr
 8003fae:	bf00      	nop
 8003fb0:	e000ed00 	.word	0xe000ed00

08003fb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003fb8:	4b04      	ldr	r3, [pc, #16]	; (8003fcc <__NVIC_GetPriorityGrouping+0x18>)
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	0a1b      	lsrs	r3, r3, #8
 8003fbe:	f003 0307 	and.w	r3, r3, #7
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bc80      	pop	{r7}
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	e000ed00 	.word	0xe000ed00

08003fd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b083      	sub	sp, #12
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	db0b      	blt.n	8003ffa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fe2:	79fb      	ldrb	r3, [r7, #7]
 8003fe4:	f003 021f 	and.w	r2, r3, #31
 8003fe8:	4906      	ldr	r1, [pc, #24]	; (8004004 <__NVIC_EnableIRQ+0x34>)
 8003fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fee:	095b      	lsrs	r3, r3, #5
 8003ff0:	2001      	movs	r0, #1
 8003ff2:	fa00 f202 	lsl.w	r2, r0, r2
 8003ff6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003ffa:	bf00      	nop
 8003ffc:	370c      	adds	r7, #12
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bc80      	pop	{r7}
 8004002:	4770      	bx	lr
 8004004:	e000e100 	.word	0xe000e100

08004008 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004008:	b480      	push	{r7}
 800400a:	b083      	sub	sp, #12
 800400c:	af00      	add	r7, sp, #0
 800400e:	4603      	mov	r3, r0
 8004010:	6039      	str	r1, [r7, #0]
 8004012:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004018:	2b00      	cmp	r3, #0
 800401a:	db0a      	blt.n	8004032 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	b2da      	uxtb	r2, r3
 8004020:	490c      	ldr	r1, [pc, #48]	; (8004054 <__NVIC_SetPriority+0x4c>)
 8004022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004026:	0112      	lsls	r2, r2, #4
 8004028:	b2d2      	uxtb	r2, r2
 800402a:	440b      	add	r3, r1
 800402c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004030:	e00a      	b.n	8004048 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	b2da      	uxtb	r2, r3
 8004036:	4908      	ldr	r1, [pc, #32]	; (8004058 <__NVIC_SetPriority+0x50>)
 8004038:	79fb      	ldrb	r3, [r7, #7]
 800403a:	f003 030f 	and.w	r3, r3, #15
 800403e:	3b04      	subs	r3, #4
 8004040:	0112      	lsls	r2, r2, #4
 8004042:	b2d2      	uxtb	r2, r2
 8004044:	440b      	add	r3, r1
 8004046:	761a      	strb	r2, [r3, #24]
}
 8004048:	bf00      	nop
 800404a:	370c      	adds	r7, #12
 800404c:	46bd      	mov	sp, r7
 800404e:	bc80      	pop	{r7}
 8004050:	4770      	bx	lr
 8004052:	bf00      	nop
 8004054:	e000e100 	.word	0xe000e100
 8004058:	e000ed00 	.word	0xe000ed00

0800405c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800405c:	b480      	push	{r7}
 800405e:	b089      	sub	sp, #36	; 0x24
 8004060:	af00      	add	r7, sp, #0
 8004062:	60f8      	str	r0, [r7, #12]
 8004064:	60b9      	str	r1, [r7, #8]
 8004066:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f003 0307 	and.w	r3, r3, #7
 800406e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	f1c3 0307 	rsb	r3, r3, #7
 8004076:	2b04      	cmp	r3, #4
 8004078:	bf28      	it	cs
 800407a:	2304      	movcs	r3, #4
 800407c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	3304      	adds	r3, #4
 8004082:	2b06      	cmp	r3, #6
 8004084:	d902      	bls.n	800408c <NVIC_EncodePriority+0x30>
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	3b03      	subs	r3, #3
 800408a:	e000      	b.n	800408e <NVIC_EncodePriority+0x32>
 800408c:	2300      	movs	r3, #0
 800408e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004090:	f04f 32ff 	mov.w	r2, #4294967295
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	fa02 f303 	lsl.w	r3, r2, r3
 800409a:	43da      	mvns	r2, r3
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	401a      	ands	r2, r3
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80040a4:	f04f 31ff 	mov.w	r1, #4294967295
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	fa01 f303 	lsl.w	r3, r1, r3
 80040ae:	43d9      	mvns	r1, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040b4:	4313      	orrs	r3, r2
         );
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3724      	adds	r7, #36	; 0x24
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bc80      	pop	{r7}
 80040be:	4770      	bx	lr

080040c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	3b01      	subs	r3, #1
 80040cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80040d0:	d301      	bcc.n	80040d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040d2:	2301      	movs	r3, #1
 80040d4:	e00f      	b.n	80040f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040d6:	4a0a      	ldr	r2, [pc, #40]	; (8004100 <SysTick_Config+0x40>)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	3b01      	subs	r3, #1
 80040dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040de:	210f      	movs	r1, #15
 80040e0:	f04f 30ff 	mov.w	r0, #4294967295
 80040e4:	f7ff ff90 	bl	8004008 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040e8:	4b05      	ldr	r3, [pc, #20]	; (8004100 <SysTick_Config+0x40>)
 80040ea:	2200      	movs	r2, #0
 80040ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040ee:	4b04      	ldr	r3, [pc, #16]	; (8004100 <SysTick_Config+0x40>)
 80040f0:	2207      	movs	r2, #7
 80040f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040f4:	2300      	movs	r3, #0
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3708      	adds	r7, #8
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	e000e010 	.word	0xe000e010

08004104 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b082      	sub	sp, #8
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f7ff ff2d 	bl	8003f6c <__NVIC_SetPriorityGrouping>
}
 8004112:	bf00      	nop
 8004114:	3708      	adds	r7, #8
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}

0800411a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800411a:	b580      	push	{r7, lr}
 800411c:	b086      	sub	sp, #24
 800411e:	af00      	add	r7, sp, #0
 8004120:	4603      	mov	r3, r0
 8004122:	60b9      	str	r1, [r7, #8]
 8004124:	607a      	str	r2, [r7, #4]
 8004126:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004128:	2300      	movs	r3, #0
 800412a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800412c:	f7ff ff42 	bl	8003fb4 <__NVIC_GetPriorityGrouping>
 8004130:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	68b9      	ldr	r1, [r7, #8]
 8004136:	6978      	ldr	r0, [r7, #20]
 8004138:	f7ff ff90 	bl	800405c <NVIC_EncodePriority>
 800413c:	4602      	mov	r2, r0
 800413e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004142:	4611      	mov	r1, r2
 8004144:	4618      	mov	r0, r3
 8004146:	f7ff ff5f 	bl	8004008 <__NVIC_SetPriority>
}
 800414a:	bf00      	nop
 800414c:	3718      	adds	r7, #24
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}

08004152 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004152:	b580      	push	{r7, lr}
 8004154:	b082      	sub	sp, #8
 8004156:	af00      	add	r7, sp, #0
 8004158:	4603      	mov	r3, r0
 800415a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800415c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004160:	4618      	mov	r0, r3
 8004162:	f7ff ff35 	bl	8003fd0 <__NVIC_EnableIRQ>
}
 8004166:	bf00      	nop
 8004168:	3708      	adds	r7, #8
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}

0800416e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800416e:	b580      	push	{r7, lr}
 8004170:	b082      	sub	sp, #8
 8004172:	af00      	add	r7, sp, #0
 8004174:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f7ff ffa2 	bl	80040c0 <SysTick_Config>
 800417c:	4603      	mov	r3, r0
}
 800417e:	4618      	mov	r0, r3
 8004180:	3708      	adds	r7, #8
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}

08004186 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004186:	b580      	push	{r7, lr}
 8004188:	b082      	sub	sp, #8
 800418a:	af00      	add	r7, sp, #0
 800418c:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d101      	bne.n	8004198 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004194:	2301      	movs	r3, #1
 8004196:	e00e      	b.n	80041b6 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	795b      	ldrb	r3, [r3, #5]
 800419c:	b2db      	uxtb	r3, r3
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d105      	bne.n	80041ae <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2200      	movs	r2, #0
 80041a6:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	f7ff f8a7 	bl	80032fc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2201      	movs	r2, #1
 80041b2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3708      	adds	r7, #8
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}

080041be <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80041be:	b480      	push	{r7}
 80041c0:	b087      	sub	sp, #28
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	60f8      	str	r0, [r7, #12]
 80041c6:	60b9      	str	r1, [r7, #8]
 80041c8:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80041ca:	2300      	movs	r3, #0
 80041cc:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2202      	movs	r2, #2
 80041d2:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	689a      	ldr	r2, [r3, #8]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f042 0201 	orr.w	r2, r2, #1
 80041e2:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 80041e4:	2300      	movs	r3, #0
 80041e6:	617b      	str	r3, [r7, #20]
 80041e8:	e00a      	b.n	8004200 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	68ba      	ldr	r2, [r7, #8]
 80041f0:	441a      	add	r2, r3
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	6812      	ldr	r2, [r2, #0]
 80041f8:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	3301      	adds	r3, #1
 80041fe:	617b      	str	r3, [r7, #20]
 8004200:	697a      	ldr	r2, [r7, #20]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	429a      	cmp	r2, r3
 8004206:	d3f0      	bcc.n	80041ea <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2201      	movs	r2, #1
 8004214:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8004216:	693b      	ldr	r3, [r7, #16]
}
 8004218:	4618      	mov	r0, r3
 800421a:	371c      	adds	r7, #28
 800421c:	46bd      	mov	sp, r7
 800421e:	bc80      	pop	{r7}
 8004220:	4770      	bx	lr
	...

08004224 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004224:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004226:	b087      	sub	sp, #28
 8004228:	af00      	add	r7, sp, #0
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	60b9      	str	r1, [r7, #8]
 800422e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8004236:	2300      	movs	r3, #0
 8004238:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 800423a:	2300      	movs	r3, #0
 800423c:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800423e:	4b2f      	ldr	r3, [pc, #188]	; (80042fc <HAL_FLASH_Program+0xd8>)
 8004240:	7e1b      	ldrb	r3, [r3, #24]
 8004242:	2b01      	cmp	r3, #1
 8004244:	d101      	bne.n	800424a <HAL_FLASH_Program+0x26>
 8004246:	2302      	movs	r3, #2
 8004248:	e054      	b.n	80042f4 <HAL_FLASH_Program+0xd0>
 800424a:	4b2c      	ldr	r3, [pc, #176]	; (80042fc <HAL_FLASH_Program+0xd8>)
 800424c:	2201      	movs	r2, #1
 800424e:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004250:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004254:	f000 f8a8 	bl	80043a8 <FLASH_WaitForLastOperation>
 8004258:	4603      	mov	r3, r0
 800425a:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 800425c:	7dfb      	ldrb	r3, [r7, #23]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d144      	bne.n	80042ec <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2b01      	cmp	r3, #1
 8004266:	d102      	bne.n	800426e <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8004268:	2301      	movs	r3, #1
 800426a:	757b      	strb	r3, [r7, #21]
 800426c:	e007      	b.n	800427e <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2b02      	cmp	r3, #2
 8004272:	d102      	bne.n	800427a <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8004274:	2302      	movs	r3, #2
 8004276:	757b      	strb	r3, [r7, #21]
 8004278:	e001      	b.n	800427e <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800427a:	2304      	movs	r3, #4
 800427c:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800427e:	2300      	movs	r3, #0
 8004280:	75bb      	strb	r3, [r7, #22]
 8004282:	e02d      	b.n	80042e0 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8004284:	7dbb      	ldrb	r3, [r7, #22]
 8004286:	005a      	lsls	r2, r3, #1
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	eb02 0c03 	add.w	ip, r2, r3
 800428e:	7dbb      	ldrb	r3, [r7, #22]
 8004290:	0119      	lsls	r1, r3, #4
 8004292:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004296:	f1c1 0620 	rsb	r6, r1, #32
 800429a:	f1a1 0020 	sub.w	r0, r1, #32
 800429e:	fa22 f401 	lsr.w	r4, r2, r1
 80042a2:	fa03 f606 	lsl.w	r6, r3, r6
 80042a6:	4334      	orrs	r4, r6
 80042a8:	fa23 f000 	lsr.w	r0, r3, r0
 80042ac:	4304      	orrs	r4, r0
 80042ae:	fa23 f501 	lsr.w	r5, r3, r1
 80042b2:	b2a3      	uxth	r3, r4
 80042b4:	4619      	mov	r1, r3
 80042b6:	4660      	mov	r0, ip
 80042b8:	f000 f85a 	bl	8004370 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80042bc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80042c0:	f000 f872 	bl	80043a8 <FLASH_WaitForLastOperation>
 80042c4:	4603      	mov	r3, r0
 80042c6:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80042c8:	4b0d      	ldr	r3, [pc, #52]	; (8004300 <HAL_FLASH_Program+0xdc>)
 80042ca:	691b      	ldr	r3, [r3, #16]
 80042cc:	4a0c      	ldr	r2, [pc, #48]	; (8004300 <HAL_FLASH_Program+0xdc>)
 80042ce:	f023 0301 	bic.w	r3, r3, #1
 80042d2:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80042d4:	7dfb      	ldrb	r3, [r7, #23]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d107      	bne.n	80042ea <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80042da:	7dbb      	ldrb	r3, [r7, #22]
 80042dc:	3301      	adds	r3, #1
 80042de:	75bb      	strb	r3, [r7, #22]
 80042e0:	7dba      	ldrb	r2, [r7, #22]
 80042e2:	7d7b      	ldrb	r3, [r7, #21]
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d3cd      	bcc.n	8004284 <HAL_FLASH_Program+0x60>
 80042e8:	e000      	b.n	80042ec <HAL_FLASH_Program+0xc8>
      {
        break;
 80042ea:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80042ec:	4b03      	ldr	r3, [pc, #12]	; (80042fc <HAL_FLASH_Program+0xd8>)
 80042ee:	2200      	movs	r2, #0
 80042f0:	761a      	strb	r2, [r3, #24]

  return status;
 80042f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	371c      	adds	r7, #28
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042fc:	200004b8 	.word	0x200004b8
 8004300:	40022000 	.word	0x40022000

08004304 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004304:	b480      	push	{r7}
 8004306:	b083      	sub	sp, #12
 8004308:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800430a:	2300      	movs	r3, #0
 800430c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800430e:	4b0d      	ldr	r3, [pc, #52]	; (8004344 <HAL_FLASH_Unlock+0x40>)
 8004310:	691b      	ldr	r3, [r3, #16]
 8004312:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004316:	2b00      	cmp	r3, #0
 8004318:	d00d      	beq.n	8004336 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800431a:	4b0a      	ldr	r3, [pc, #40]	; (8004344 <HAL_FLASH_Unlock+0x40>)
 800431c:	4a0a      	ldr	r2, [pc, #40]	; (8004348 <HAL_FLASH_Unlock+0x44>)
 800431e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004320:	4b08      	ldr	r3, [pc, #32]	; (8004344 <HAL_FLASH_Unlock+0x40>)
 8004322:	4a0a      	ldr	r2, [pc, #40]	; (800434c <HAL_FLASH_Unlock+0x48>)
 8004324:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004326:	4b07      	ldr	r3, [pc, #28]	; (8004344 <HAL_FLASH_Unlock+0x40>)
 8004328:	691b      	ldr	r3, [r3, #16]
 800432a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800432e:	2b00      	cmp	r3, #0
 8004330:	d001      	beq.n	8004336 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8004336:	79fb      	ldrb	r3, [r7, #7]
}
 8004338:	4618      	mov	r0, r3
 800433a:	370c      	adds	r7, #12
 800433c:	46bd      	mov	sp, r7
 800433e:	bc80      	pop	{r7}
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	40022000 	.word	0x40022000
 8004348:	45670123 	.word	0x45670123
 800434c:	cdef89ab 	.word	0xcdef89ab

08004350 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004350:	b480      	push	{r7}
 8004352:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004354:	4b05      	ldr	r3, [pc, #20]	; (800436c <HAL_FLASH_Lock+0x1c>)
 8004356:	691b      	ldr	r3, [r3, #16]
 8004358:	4a04      	ldr	r2, [pc, #16]	; (800436c <HAL_FLASH_Lock+0x1c>)
 800435a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800435e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8004360:	2300      	movs	r3, #0
}
 8004362:	4618      	mov	r0, r3
 8004364:	46bd      	mov	sp, r7
 8004366:	bc80      	pop	{r7}
 8004368:	4770      	bx	lr
 800436a:	bf00      	nop
 800436c:	40022000 	.word	0x40022000

08004370 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8004370:	b480      	push	{r7}
 8004372:	b083      	sub	sp, #12
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	460b      	mov	r3, r1
 800437a:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800437c:	4b08      	ldr	r3, [pc, #32]	; (80043a0 <FLASH_Program_HalfWord+0x30>)
 800437e:	2200      	movs	r2, #0
 8004380:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004382:	4b08      	ldr	r3, [pc, #32]	; (80043a4 <FLASH_Program_HalfWord+0x34>)
 8004384:	691b      	ldr	r3, [r3, #16]
 8004386:	4a07      	ldr	r2, [pc, #28]	; (80043a4 <FLASH_Program_HalfWord+0x34>)
 8004388:	f043 0301 	orr.w	r3, r3, #1
 800438c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	887a      	ldrh	r2, [r7, #2]
 8004392:	801a      	strh	r2, [r3, #0]
}
 8004394:	bf00      	nop
 8004396:	370c      	adds	r7, #12
 8004398:	46bd      	mov	sp, r7
 800439a:	bc80      	pop	{r7}
 800439c:	4770      	bx	lr
 800439e:	bf00      	nop
 80043a0:	200004b8 	.word	0x200004b8
 80043a4:	40022000 	.word	0x40022000

080043a8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b084      	sub	sp, #16
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80043b0:	f7ff f922 	bl	80035f8 <HAL_GetTick>
 80043b4:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80043b6:	e010      	b.n	80043da <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043be:	d00c      	beq.n	80043da <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d007      	beq.n	80043d6 <FLASH_WaitForLastOperation+0x2e>
 80043c6:	f7ff f917 	bl	80035f8 <HAL_GetTick>
 80043ca:	4602      	mov	r2, r0
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	1ad3      	subs	r3, r2, r3
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d201      	bcs.n	80043da <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	e025      	b.n	8004426 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80043da:	4b15      	ldr	r3, [pc, #84]	; (8004430 <FLASH_WaitForLastOperation+0x88>)
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d1e8      	bne.n	80043b8 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80043e6:	4b12      	ldr	r3, [pc, #72]	; (8004430 <FLASH_WaitForLastOperation+0x88>)
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	f003 0320 	and.w	r3, r3, #32
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d002      	beq.n	80043f8 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80043f2:	4b0f      	ldr	r3, [pc, #60]	; (8004430 <FLASH_WaitForLastOperation+0x88>)
 80043f4:	2220      	movs	r2, #32
 80043f6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80043f8:	4b0d      	ldr	r3, [pc, #52]	; (8004430 <FLASH_WaitForLastOperation+0x88>)
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	f003 0310 	and.w	r3, r3, #16
 8004400:	2b00      	cmp	r3, #0
 8004402:	d10b      	bne.n	800441c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8004404:	4b0a      	ldr	r3, [pc, #40]	; (8004430 <FLASH_WaitForLastOperation+0x88>)
 8004406:	69db      	ldr	r3, [r3, #28]
 8004408:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800440c:	2b00      	cmp	r3, #0
 800440e:	d105      	bne.n	800441c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004410:	4b07      	ldr	r3, [pc, #28]	; (8004430 <FLASH_WaitForLastOperation+0x88>)
 8004412:	68db      	ldr	r3, [r3, #12]
 8004414:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8004418:	2b00      	cmp	r3, #0
 800441a:	d003      	beq.n	8004424 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800441c:	f000 f80a 	bl	8004434 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e000      	b.n	8004426 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8004424:	2300      	movs	r3, #0
}
 8004426:	4618      	mov	r0, r3
 8004428:	3710      	adds	r7, #16
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	40022000 	.word	0x40022000

08004434 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800443a:	2300      	movs	r3, #0
 800443c:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800443e:	4b23      	ldr	r3, [pc, #140]	; (80044cc <FLASH_SetErrorCode+0x98>)
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	f003 0310 	and.w	r3, r3, #16
 8004446:	2b00      	cmp	r3, #0
 8004448:	d009      	beq.n	800445e <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800444a:	4b21      	ldr	r3, [pc, #132]	; (80044d0 <FLASH_SetErrorCode+0x9c>)
 800444c:	69db      	ldr	r3, [r3, #28]
 800444e:	f043 0302 	orr.w	r3, r3, #2
 8004452:	4a1f      	ldr	r2, [pc, #124]	; (80044d0 <FLASH_SetErrorCode+0x9c>)
 8004454:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	f043 0310 	orr.w	r3, r3, #16
 800445c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800445e:	4b1b      	ldr	r3, [pc, #108]	; (80044cc <FLASH_SetErrorCode+0x98>)
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	f003 0304 	and.w	r3, r3, #4
 8004466:	2b00      	cmp	r3, #0
 8004468:	d009      	beq.n	800447e <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800446a:	4b19      	ldr	r3, [pc, #100]	; (80044d0 <FLASH_SetErrorCode+0x9c>)
 800446c:	69db      	ldr	r3, [r3, #28]
 800446e:	f043 0301 	orr.w	r3, r3, #1
 8004472:	4a17      	ldr	r2, [pc, #92]	; (80044d0 <FLASH_SetErrorCode+0x9c>)
 8004474:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	f043 0304 	orr.w	r3, r3, #4
 800447c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800447e:	4b13      	ldr	r3, [pc, #76]	; (80044cc <FLASH_SetErrorCode+0x98>)
 8004480:	69db      	ldr	r3, [r3, #28]
 8004482:	f003 0301 	and.w	r3, r3, #1
 8004486:	2b00      	cmp	r3, #0
 8004488:	d00b      	beq.n	80044a2 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800448a:	4b11      	ldr	r3, [pc, #68]	; (80044d0 <FLASH_SetErrorCode+0x9c>)
 800448c:	69db      	ldr	r3, [r3, #28]
 800448e:	f043 0304 	orr.w	r3, r3, #4
 8004492:	4a0f      	ldr	r2, [pc, #60]	; (80044d0 <FLASH_SetErrorCode+0x9c>)
 8004494:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8004496:	4b0d      	ldr	r3, [pc, #52]	; (80044cc <FLASH_SetErrorCode+0x98>)
 8004498:	69db      	ldr	r3, [r3, #28]
 800449a:	4a0c      	ldr	r2, [pc, #48]	; (80044cc <FLASH_SetErrorCode+0x98>)
 800449c:	f023 0301 	bic.w	r3, r3, #1
 80044a0:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f240 1201 	movw	r2, #257	; 0x101
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d106      	bne.n	80044ba <FLASH_SetErrorCode+0x86>
 80044ac:	4b07      	ldr	r3, [pc, #28]	; (80044cc <FLASH_SetErrorCode+0x98>)
 80044ae:	69db      	ldr	r3, [r3, #28]
 80044b0:	4a06      	ldr	r2, [pc, #24]	; (80044cc <FLASH_SetErrorCode+0x98>)
 80044b2:	f023 0301 	bic.w	r3, r3, #1
 80044b6:	61d3      	str	r3, [r2, #28]
}  
 80044b8:	e002      	b.n	80044c0 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80044ba:	4a04      	ldr	r2, [pc, #16]	; (80044cc <FLASH_SetErrorCode+0x98>)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	60d3      	str	r3, [r2, #12]
}  
 80044c0:	bf00      	nop
 80044c2:	370c      	adds	r7, #12
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bc80      	pop	{r7}
 80044c8:	4770      	bx	lr
 80044ca:	bf00      	nop
 80044cc:	40022000 	.word	0x40022000
 80044d0:	200004b8 	.word	0x200004b8

080044d4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b084      	sub	sp, #16
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 80044e2:	2300      	movs	r3, #0
 80044e4:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80044e6:	4b2f      	ldr	r3, [pc, #188]	; (80045a4 <HAL_FLASHEx_Erase+0xd0>)
 80044e8:	7e1b      	ldrb	r3, [r3, #24]
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	d101      	bne.n	80044f2 <HAL_FLASHEx_Erase+0x1e>
 80044ee:	2302      	movs	r3, #2
 80044f0:	e053      	b.n	800459a <HAL_FLASHEx_Erase+0xc6>
 80044f2:	4b2c      	ldr	r3, [pc, #176]	; (80045a4 <HAL_FLASHEx_Erase+0xd0>)
 80044f4:	2201      	movs	r2, #1
 80044f6:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	2b02      	cmp	r3, #2
 80044fe:	d116      	bne.n	800452e <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8004500:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004504:	f7ff ff50 	bl	80043a8 <FLASH_WaitForLastOperation>
 8004508:	4603      	mov	r3, r0
 800450a:	2b00      	cmp	r3, #0
 800450c:	d141      	bne.n	8004592 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800450e:	2001      	movs	r0, #1
 8004510:	f000 f84c 	bl	80045ac <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004514:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004518:	f7ff ff46 	bl	80043a8 <FLASH_WaitForLastOperation>
 800451c:	4603      	mov	r3, r0
 800451e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8004520:	4b21      	ldr	r3, [pc, #132]	; (80045a8 <HAL_FLASHEx_Erase+0xd4>)
 8004522:	691b      	ldr	r3, [r3, #16]
 8004524:	4a20      	ldr	r2, [pc, #128]	; (80045a8 <HAL_FLASHEx_Erase+0xd4>)
 8004526:	f023 0304 	bic.w	r3, r3, #4
 800452a:	6113      	str	r3, [r2, #16]
 800452c:	e031      	b.n	8004592 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800452e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004532:	f7ff ff39 	bl	80043a8 <FLASH_WaitForLastOperation>
 8004536:	4603      	mov	r3, r0
 8004538:	2b00      	cmp	r3, #0
 800453a:	d12a      	bne.n	8004592 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	f04f 32ff 	mov.w	r2, #4294967295
 8004542:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	60bb      	str	r3, [r7, #8]
 800454a:	e019      	b.n	8004580 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 800454c:	68b8      	ldr	r0, [r7, #8]
 800454e:	f000 f849 	bl	80045e4 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004552:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004556:	f7ff ff27 	bl	80043a8 <FLASH_WaitForLastOperation>
 800455a:	4603      	mov	r3, r0
 800455c:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800455e:	4b12      	ldr	r3, [pc, #72]	; (80045a8 <HAL_FLASHEx_Erase+0xd4>)
 8004560:	691b      	ldr	r3, [r3, #16]
 8004562:	4a11      	ldr	r2, [pc, #68]	; (80045a8 <HAL_FLASHEx_Erase+0xd4>)
 8004564:	f023 0302 	bic.w	r3, r3, #2
 8004568:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800456a:	7bfb      	ldrb	r3, [r7, #15]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d003      	beq.n	8004578 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	68ba      	ldr	r2, [r7, #8]
 8004574:	601a      	str	r2, [r3, #0]
            break;
 8004576:	e00c      	b.n	8004592 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800457e:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	68db      	ldr	r3, [r3, #12]
 8004584:	029a      	lsls	r2, r3, #10
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 800458c:	68ba      	ldr	r2, [r7, #8]
 800458e:	429a      	cmp	r2, r3
 8004590:	d3dc      	bcc.n	800454c <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004592:	4b04      	ldr	r3, [pc, #16]	; (80045a4 <HAL_FLASHEx_Erase+0xd0>)
 8004594:	2200      	movs	r2, #0
 8004596:	761a      	strb	r2, [r3, #24]

  return status;
 8004598:	7bfb      	ldrb	r3, [r7, #15]
}
 800459a:	4618      	mov	r0, r3
 800459c:	3710      	adds	r7, #16
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
 80045a2:	bf00      	nop
 80045a4:	200004b8 	.word	0x200004b8
 80045a8:	40022000 	.word	0x40022000

080045ac <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b083      	sub	sp, #12
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80045b4:	4b09      	ldr	r3, [pc, #36]	; (80045dc <FLASH_MassErase+0x30>)
 80045b6:	2200      	movs	r2, #0
 80045b8:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80045ba:	4b09      	ldr	r3, [pc, #36]	; (80045e0 <FLASH_MassErase+0x34>)
 80045bc:	691b      	ldr	r3, [r3, #16]
 80045be:	4a08      	ldr	r2, [pc, #32]	; (80045e0 <FLASH_MassErase+0x34>)
 80045c0:	f043 0304 	orr.w	r3, r3, #4
 80045c4:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80045c6:	4b06      	ldr	r3, [pc, #24]	; (80045e0 <FLASH_MassErase+0x34>)
 80045c8:	691b      	ldr	r3, [r3, #16]
 80045ca:	4a05      	ldr	r2, [pc, #20]	; (80045e0 <FLASH_MassErase+0x34>)
 80045cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80045d0:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80045d2:	bf00      	nop
 80045d4:	370c      	adds	r7, #12
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bc80      	pop	{r7}
 80045da:	4770      	bx	lr
 80045dc:	200004b8 	.word	0x200004b8
 80045e0:	40022000 	.word	0x40022000

080045e4 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b083      	sub	sp, #12
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80045ec:	4b0b      	ldr	r3, [pc, #44]	; (800461c <FLASH_PageErase+0x38>)
 80045ee:	2200      	movs	r2, #0
 80045f0:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80045f2:	4b0b      	ldr	r3, [pc, #44]	; (8004620 <FLASH_PageErase+0x3c>)
 80045f4:	691b      	ldr	r3, [r3, #16]
 80045f6:	4a0a      	ldr	r2, [pc, #40]	; (8004620 <FLASH_PageErase+0x3c>)
 80045f8:	f043 0302 	orr.w	r3, r3, #2
 80045fc:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80045fe:	4a08      	ldr	r2, [pc, #32]	; (8004620 <FLASH_PageErase+0x3c>)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004604:	4b06      	ldr	r3, [pc, #24]	; (8004620 <FLASH_PageErase+0x3c>)
 8004606:	691b      	ldr	r3, [r3, #16]
 8004608:	4a05      	ldr	r2, [pc, #20]	; (8004620 <FLASH_PageErase+0x3c>)
 800460a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800460e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8004610:	bf00      	nop
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	bc80      	pop	{r7}
 8004618:	4770      	bx	lr
 800461a:	bf00      	nop
 800461c:	200004b8 	.word	0x200004b8
 8004620:	40022000 	.word	0x40022000

08004624 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004624:	b480      	push	{r7}
 8004626:	b08b      	sub	sp, #44	; 0x2c
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800462e:	2300      	movs	r3, #0
 8004630:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004632:	2300      	movs	r3, #0
 8004634:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004636:	e169      	b.n	800490c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004638:	2201      	movs	r2, #1
 800463a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800463c:	fa02 f303 	lsl.w	r3, r2, r3
 8004640:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	69fa      	ldr	r2, [r7, #28]
 8004648:	4013      	ands	r3, r2
 800464a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800464c:	69ba      	ldr	r2, [r7, #24]
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	429a      	cmp	r2, r3
 8004652:	f040 8158 	bne.w	8004906 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	4a9a      	ldr	r2, [pc, #616]	; (80048c4 <HAL_GPIO_Init+0x2a0>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d05e      	beq.n	800471e <HAL_GPIO_Init+0xfa>
 8004660:	4a98      	ldr	r2, [pc, #608]	; (80048c4 <HAL_GPIO_Init+0x2a0>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d875      	bhi.n	8004752 <HAL_GPIO_Init+0x12e>
 8004666:	4a98      	ldr	r2, [pc, #608]	; (80048c8 <HAL_GPIO_Init+0x2a4>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d058      	beq.n	800471e <HAL_GPIO_Init+0xfa>
 800466c:	4a96      	ldr	r2, [pc, #600]	; (80048c8 <HAL_GPIO_Init+0x2a4>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d86f      	bhi.n	8004752 <HAL_GPIO_Init+0x12e>
 8004672:	4a96      	ldr	r2, [pc, #600]	; (80048cc <HAL_GPIO_Init+0x2a8>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d052      	beq.n	800471e <HAL_GPIO_Init+0xfa>
 8004678:	4a94      	ldr	r2, [pc, #592]	; (80048cc <HAL_GPIO_Init+0x2a8>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d869      	bhi.n	8004752 <HAL_GPIO_Init+0x12e>
 800467e:	4a94      	ldr	r2, [pc, #592]	; (80048d0 <HAL_GPIO_Init+0x2ac>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d04c      	beq.n	800471e <HAL_GPIO_Init+0xfa>
 8004684:	4a92      	ldr	r2, [pc, #584]	; (80048d0 <HAL_GPIO_Init+0x2ac>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d863      	bhi.n	8004752 <HAL_GPIO_Init+0x12e>
 800468a:	4a92      	ldr	r2, [pc, #584]	; (80048d4 <HAL_GPIO_Init+0x2b0>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d046      	beq.n	800471e <HAL_GPIO_Init+0xfa>
 8004690:	4a90      	ldr	r2, [pc, #576]	; (80048d4 <HAL_GPIO_Init+0x2b0>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d85d      	bhi.n	8004752 <HAL_GPIO_Init+0x12e>
 8004696:	2b12      	cmp	r3, #18
 8004698:	d82a      	bhi.n	80046f0 <HAL_GPIO_Init+0xcc>
 800469a:	2b12      	cmp	r3, #18
 800469c:	d859      	bhi.n	8004752 <HAL_GPIO_Init+0x12e>
 800469e:	a201      	add	r2, pc, #4	; (adr r2, 80046a4 <HAL_GPIO_Init+0x80>)
 80046a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046a4:	0800471f 	.word	0x0800471f
 80046a8:	080046f9 	.word	0x080046f9
 80046ac:	0800470b 	.word	0x0800470b
 80046b0:	0800474d 	.word	0x0800474d
 80046b4:	08004753 	.word	0x08004753
 80046b8:	08004753 	.word	0x08004753
 80046bc:	08004753 	.word	0x08004753
 80046c0:	08004753 	.word	0x08004753
 80046c4:	08004753 	.word	0x08004753
 80046c8:	08004753 	.word	0x08004753
 80046cc:	08004753 	.word	0x08004753
 80046d0:	08004753 	.word	0x08004753
 80046d4:	08004753 	.word	0x08004753
 80046d8:	08004753 	.word	0x08004753
 80046dc:	08004753 	.word	0x08004753
 80046e0:	08004753 	.word	0x08004753
 80046e4:	08004753 	.word	0x08004753
 80046e8:	08004701 	.word	0x08004701
 80046ec:	08004715 	.word	0x08004715
 80046f0:	4a79      	ldr	r2, [pc, #484]	; (80048d8 <HAL_GPIO_Init+0x2b4>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d013      	beq.n	800471e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80046f6:	e02c      	b.n	8004752 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	623b      	str	r3, [r7, #32]
          break;
 80046fe:	e029      	b.n	8004754 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	68db      	ldr	r3, [r3, #12]
 8004704:	3304      	adds	r3, #4
 8004706:	623b      	str	r3, [r7, #32]
          break;
 8004708:	e024      	b.n	8004754 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	3308      	adds	r3, #8
 8004710:	623b      	str	r3, [r7, #32]
          break;
 8004712:	e01f      	b.n	8004754 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	330c      	adds	r3, #12
 800471a:	623b      	str	r3, [r7, #32]
          break;
 800471c:	e01a      	b.n	8004754 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d102      	bne.n	800472c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004726:	2304      	movs	r3, #4
 8004728:	623b      	str	r3, [r7, #32]
          break;
 800472a:	e013      	b.n	8004754 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	2b01      	cmp	r3, #1
 8004732:	d105      	bne.n	8004740 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004734:	2308      	movs	r3, #8
 8004736:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	69fa      	ldr	r2, [r7, #28]
 800473c:	611a      	str	r2, [r3, #16]
          break;
 800473e:	e009      	b.n	8004754 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004740:	2308      	movs	r3, #8
 8004742:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	69fa      	ldr	r2, [r7, #28]
 8004748:	615a      	str	r2, [r3, #20]
          break;
 800474a:	e003      	b.n	8004754 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800474c:	2300      	movs	r3, #0
 800474e:	623b      	str	r3, [r7, #32]
          break;
 8004750:	e000      	b.n	8004754 <HAL_GPIO_Init+0x130>
          break;
 8004752:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	2bff      	cmp	r3, #255	; 0xff
 8004758:	d801      	bhi.n	800475e <HAL_GPIO_Init+0x13a>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	e001      	b.n	8004762 <HAL_GPIO_Init+0x13e>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	3304      	adds	r3, #4
 8004762:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004764:	69bb      	ldr	r3, [r7, #24]
 8004766:	2bff      	cmp	r3, #255	; 0xff
 8004768:	d802      	bhi.n	8004770 <HAL_GPIO_Init+0x14c>
 800476a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	e002      	b.n	8004776 <HAL_GPIO_Init+0x152>
 8004770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004772:	3b08      	subs	r3, #8
 8004774:	009b      	lsls	r3, r3, #2
 8004776:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	210f      	movs	r1, #15
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	fa01 f303 	lsl.w	r3, r1, r3
 8004784:	43db      	mvns	r3, r3
 8004786:	401a      	ands	r2, r3
 8004788:	6a39      	ldr	r1, [r7, #32]
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	fa01 f303 	lsl.w	r3, r1, r3
 8004790:	431a      	orrs	r2, r3
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	f000 80b1 	beq.w	8004906 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80047a4:	4b4d      	ldr	r3, [pc, #308]	; (80048dc <HAL_GPIO_Init+0x2b8>)
 80047a6:	699b      	ldr	r3, [r3, #24]
 80047a8:	4a4c      	ldr	r2, [pc, #304]	; (80048dc <HAL_GPIO_Init+0x2b8>)
 80047aa:	f043 0301 	orr.w	r3, r3, #1
 80047ae:	6193      	str	r3, [r2, #24]
 80047b0:	4b4a      	ldr	r3, [pc, #296]	; (80048dc <HAL_GPIO_Init+0x2b8>)
 80047b2:	699b      	ldr	r3, [r3, #24]
 80047b4:	f003 0301 	and.w	r3, r3, #1
 80047b8:	60bb      	str	r3, [r7, #8]
 80047ba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80047bc:	4a48      	ldr	r2, [pc, #288]	; (80048e0 <HAL_GPIO_Init+0x2bc>)
 80047be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c0:	089b      	lsrs	r3, r3, #2
 80047c2:	3302      	adds	r3, #2
 80047c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047c8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80047ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047cc:	f003 0303 	and.w	r3, r3, #3
 80047d0:	009b      	lsls	r3, r3, #2
 80047d2:	220f      	movs	r2, #15
 80047d4:	fa02 f303 	lsl.w	r3, r2, r3
 80047d8:	43db      	mvns	r3, r3
 80047da:	68fa      	ldr	r2, [r7, #12]
 80047dc:	4013      	ands	r3, r2
 80047de:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a40      	ldr	r2, [pc, #256]	; (80048e4 <HAL_GPIO_Init+0x2c0>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d013      	beq.n	8004810 <HAL_GPIO_Init+0x1ec>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a3f      	ldr	r2, [pc, #252]	; (80048e8 <HAL_GPIO_Init+0x2c4>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d00d      	beq.n	800480c <HAL_GPIO_Init+0x1e8>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a3e      	ldr	r2, [pc, #248]	; (80048ec <HAL_GPIO_Init+0x2c8>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d007      	beq.n	8004808 <HAL_GPIO_Init+0x1e4>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	4a3d      	ldr	r2, [pc, #244]	; (80048f0 <HAL_GPIO_Init+0x2cc>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d101      	bne.n	8004804 <HAL_GPIO_Init+0x1e0>
 8004800:	2303      	movs	r3, #3
 8004802:	e006      	b.n	8004812 <HAL_GPIO_Init+0x1ee>
 8004804:	2304      	movs	r3, #4
 8004806:	e004      	b.n	8004812 <HAL_GPIO_Init+0x1ee>
 8004808:	2302      	movs	r3, #2
 800480a:	e002      	b.n	8004812 <HAL_GPIO_Init+0x1ee>
 800480c:	2301      	movs	r3, #1
 800480e:	e000      	b.n	8004812 <HAL_GPIO_Init+0x1ee>
 8004810:	2300      	movs	r3, #0
 8004812:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004814:	f002 0203 	and.w	r2, r2, #3
 8004818:	0092      	lsls	r2, r2, #2
 800481a:	4093      	lsls	r3, r2
 800481c:	68fa      	ldr	r2, [r7, #12]
 800481e:	4313      	orrs	r3, r2
 8004820:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004822:	492f      	ldr	r1, [pc, #188]	; (80048e0 <HAL_GPIO_Init+0x2bc>)
 8004824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004826:	089b      	lsrs	r3, r3, #2
 8004828:	3302      	adds	r3, #2
 800482a:	68fa      	ldr	r2, [r7, #12]
 800482c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d006      	beq.n	800484a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800483c:	4b2d      	ldr	r3, [pc, #180]	; (80048f4 <HAL_GPIO_Init+0x2d0>)
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	492c      	ldr	r1, [pc, #176]	; (80048f4 <HAL_GPIO_Init+0x2d0>)
 8004842:	69bb      	ldr	r3, [r7, #24]
 8004844:	4313      	orrs	r3, r2
 8004846:	600b      	str	r3, [r1, #0]
 8004848:	e006      	b.n	8004858 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800484a:	4b2a      	ldr	r3, [pc, #168]	; (80048f4 <HAL_GPIO_Init+0x2d0>)
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	69bb      	ldr	r3, [r7, #24]
 8004850:	43db      	mvns	r3, r3
 8004852:	4928      	ldr	r1, [pc, #160]	; (80048f4 <HAL_GPIO_Init+0x2d0>)
 8004854:	4013      	ands	r3, r2
 8004856:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004860:	2b00      	cmp	r3, #0
 8004862:	d006      	beq.n	8004872 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004864:	4b23      	ldr	r3, [pc, #140]	; (80048f4 <HAL_GPIO_Init+0x2d0>)
 8004866:	685a      	ldr	r2, [r3, #4]
 8004868:	4922      	ldr	r1, [pc, #136]	; (80048f4 <HAL_GPIO_Init+0x2d0>)
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	4313      	orrs	r3, r2
 800486e:	604b      	str	r3, [r1, #4]
 8004870:	e006      	b.n	8004880 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004872:	4b20      	ldr	r3, [pc, #128]	; (80048f4 <HAL_GPIO_Init+0x2d0>)
 8004874:	685a      	ldr	r2, [r3, #4]
 8004876:	69bb      	ldr	r3, [r7, #24]
 8004878:	43db      	mvns	r3, r3
 800487a:	491e      	ldr	r1, [pc, #120]	; (80048f4 <HAL_GPIO_Init+0x2d0>)
 800487c:	4013      	ands	r3, r2
 800487e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004888:	2b00      	cmp	r3, #0
 800488a:	d006      	beq.n	800489a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800488c:	4b19      	ldr	r3, [pc, #100]	; (80048f4 <HAL_GPIO_Init+0x2d0>)
 800488e:	689a      	ldr	r2, [r3, #8]
 8004890:	4918      	ldr	r1, [pc, #96]	; (80048f4 <HAL_GPIO_Init+0x2d0>)
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	4313      	orrs	r3, r2
 8004896:	608b      	str	r3, [r1, #8]
 8004898:	e006      	b.n	80048a8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800489a:	4b16      	ldr	r3, [pc, #88]	; (80048f4 <HAL_GPIO_Init+0x2d0>)
 800489c:	689a      	ldr	r2, [r3, #8]
 800489e:	69bb      	ldr	r3, [r7, #24]
 80048a0:	43db      	mvns	r3, r3
 80048a2:	4914      	ldr	r1, [pc, #80]	; (80048f4 <HAL_GPIO_Init+0x2d0>)
 80048a4:	4013      	ands	r3, r2
 80048a6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d021      	beq.n	80048f8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80048b4:	4b0f      	ldr	r3, [pc, #60]	; (80048f4 <HAL_GPIO_Init+0x2d0>)
 80048b6:	68da      	ldr	r2, [r3, #12]
 80048b8:	490e      	ldr	r1, [pc, #56]	; (80048f4 <HAL_GPIO_Init+0x2d0>)
 80048ba:	69bb      	ldr	r3, [r7, #24]
 80048bc:	4313      	orrs	r3, r2
 80048be:	60cb      	str	r3, [r1, #12]
 80048c0:	e021      	b.n	8004906 <HAL_GPIO_Init+0x2e2>
 80048c2:	bf00      	nop
 80048c4:	10320000 	.word	0x10320000
 80048c8:	10310000 	.word	0x10310000
 80048cc:	10220000 	.word	0x10220000
 80048d0:	10210000 	.word	0x10210000
 80048d4:	10120000 	.word	0x10120000
 80048d8:	10110000 	.word	0x10110000
 80048dc:	40021000 	.word	0x40021000
 80048e0:	40010000 	.word	0x40010000
 80048e4:	40010800 	.word	0x40010800
 80048e8:	40010c00 	.word	0x40010c00
 80048ec:	40011000 	.word	0x40011000
 80048f0:	40011400 	.word	0x40011400
 80048f4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80048f8:	4b0b      	ldr	r3, [pc, #44]	; (8004928 <HAL_GPIO_Init+0x304>)
 80048fa:	68da      	ldr	r2, [r3, #12]
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	43db      	mvns	r3, r3
 8004900:	4909      	ldr	r1, [pc, #36]	; (8004928 <HAL_GPIO_Init+0x304>)
 8004902:	4013      	ands	r3, r2
 8004904:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004908:	3301      	adds	r3, #1
 800490a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004912:	fa22 f303 	lsr.w	r3, r2, r3
 8004916:	2b00      	cmp	r3, #0
 8004918:	f47f ae8e 	bne.w	8004638 <HAL_GPIO_Init+0x14>
  }
}
 800491c:	bf00      	nop
 800491e:	bf00      	nop
 8004920:	372c      	adds	r7, #44	; 0x2c
 8004922:	46bd      	mov	sp, r7
 8004924:	bc80      	pop	{r7}
 8004926:	4770      	bx	lr
 8004928:	40010400 	.word	0x40010400

0800492c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800492c:	b480      	push	{r7}
 800492e:	b085      	sub	sp, #20
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	460b      	mov	r3, r1
 8004936:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	689a      	ldr	r2, [r3, #8]
 800493c:	887b      	ldrh	r3, [r7, #2]
 800493e:	4013      	ands	r3, r2
 8004940:	2b00      	cmp	r3, #0
 8004942:	d002      	beq.n	800494a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004944:	2301      	movs	r3, #1
 8004946:	73fb      	strb	r3, [r7, #15]
 8004948:	e001      	b.n	800494e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800494a:	2300      	movs	r3, #0
 800494c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800494e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004950:	4618      	mov	r0, r3
 8004952:	3714      	adds	r7, #20
 8004954:	46bd      	mov	sp, r7
 8004956:	bc80      	pop	{r7}
 8004958:	4770      	bx	lr

0800495a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800495a:	b480      	push	{r7}
 800495c:	b083      	sub	sp, #12
 800495e:	af00      	add	r7, sp, #0
 8004960:	6078      	str	r0, [r7, #4]
 8004962:	460b      	mov	r3, r1
 8004964:	807b      	strh	r3, [r7, #2]
 8004966:	4613      	mov	r3, r2
 8004968:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800496a:	787b      	ldrb	r3, [r7, #1]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d003      	beq.n	8004978 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004970:	887a      	ldrh	r2, [r7, #2]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004976:	e003      	b.n	8004980 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004978:	887b      	ldrh	r3, [r7, #2]
 800497a:	041a      	lsls	r2, r3, #16
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	611a      	str	r2, [r3, #16]
}
 8004980:	bf00      	nop
 8004982:	370c      	adds	r7, #12
 8004984:	46bd      	mov	sp, r7
 8004986:	bc80      	pop	{r7}
 8004988:	4770      	bx	lr
	...

0800498c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b082      	sub	sp, #8
 8004990:	af00      	add	r7, sp, #0
 8004992:	4603      	mov	r3, r0
 8004994:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004996:	4b08      	ldr	r3, [pc, #32]	; (80049b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004998:	695a      	ldr	r2, [r3, #20]
 800499a:	88fb      	ldrh	r3, [r7, #6]
 800499c:	4013      	ands	r3, r2
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d006      	beq.n	80049b0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80049a2:	4a05      	ldr	r2, [pc, #20]	; (80049b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80049a4:	88fb      	ldrh	r3, [r7, #6]
 80049a6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80049a8:	88fb      	ldrh	r3, [r7, #6]
 80049aa:	4618      	mov	r0, r3
 80049ac:	f7fc fd4c 	bl	8001448 <HAL_GPIO_EXTI_Callback>
  }
}
 80049b0:	bf00      	nop
 80049b2:	3708      	adds	r7, #8
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}
 80049b8:	40010400 	.word	0x40010400

080049bc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80049bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049be:	b08b      	sub	sp, #44	; 0x2c
 80049c0:	af06      	add	r7, sp, #24
 80049c2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d101      	bne.n	80049ce <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e0fd      	b.n	8004bca <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d106      	bne.n	80049e8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2200      	movs	r2, #0
 80049de:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f007 fd34 	bl	800c450 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2203      	movs	r2, #3
 80049ec:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4618      	mov	r0, r3
 80049f6:	f003 fa1d 	bl	8007e34 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	603b      	str	r3, [r7, #0]
 8004a00:	687e      	ldr	r6, [r7, #4]
 8004a02:	466d      	mov	r5, sp
 8004a04:	f106 0410 	add.w	r4, r6, #16
 8004a08:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004a0a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004a0c:	6823      	ldr	r3, [r4, #0]
 8004a0e:	602b      	str	r3, [r5, #0]
 8004a10:	1d33      	adds	r3, r6, #4
 8004a12:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004a14:	6838      	ldr	r0, [r7, #0]
 8004a16:	f003 f9e7 	bl	8007de8 <USB_CoreInit>
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d005      	beq.n	8004a2c <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2202      	movs	r2, #2
 8004a24:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e0ce      	b.n	8004bca <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2100      	movs	r1, #0
 8004a32:	4618      	mov	r0, r3
 8004a34:	f003 fa18 	bl	8007e68 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a38:	2300      	movs	r3, #0
 8004a3a:	73fb      	strb	r3, [r7, #15]
 8004a3c:	e04c      	b.n	8004ad8 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004a3e:	7bfb      	ldrb	r3, [r7, #15]
 8004a40:	6879      	ldr	r1, [r7, #4]
 8004a42:	1c5a      	adds	r2, r3, #1
 8004a44:	4613      	mov	r3, r2
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	4413      	add	r3, r2
 8004a4a:	00db      	lsls	r3, r3, #3
 8004a4c:	440b      	add	r3, r1
 8004a4e:	3301      	adds	r3, #1
 8004a50:	2201      	movs	r2, #1
 8004a52:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004a54:	7bfb      	ldrb	r3, [r7, #15]
 8004a56:	6879      	ldr	r1, [r7, #4]
 8004a58:	1c5a      	adds	r2, r3, #1
 8004a5a:	4613      	mov	r3, r2
 8004a5c:	009b      	lsls	r3, r3, #2
 8004a5e:	4413      	add	r3, r2
 8004a60:	00db      	lsls	r3, r3, #3
 8004a62:	440b      	add	r3, r1
 8004a64:	7bfa      	ldrb	r2, [r7, #15]
 8004a66:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004a68:	7bfa      	ldrb	r2, [r7, #15]
 8004a6a:	7bfb      	ldrb	r3, [r7, #15]
 8004a6c:	b298      	uxth	r0, r3
 8004a6e:	6879      	ldr	r1, [r7, #4]
 8004a70:	4613      	mov	r3, r2
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	4413      	add	r3, r2
 8004a76:	00db      	lsls	r3, r3, #3
 8004a78:	440b      	add	r3, r1
 8004a7a:	3336      	adds	r3, #54	; 0x36
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004a80:	7bfb      	ldrb	r3, [r7, #15]
 8004a82:	6879      	ldr	r1, [r7, #4]
 8004a84:	1c5a      	adds	r2, r3, #1
 8004a86:	4613      	mov	r3, r2
 8004a88:	009b      	lsls	r3, r3, #2
 8004a8a:	4413      	add	r3, r2
 8004a8c:	00db      	lsls	r3, r3, #3
 8004a8e:	440b      	add	r3, r1
 8004a90:	3303      	adds	r3, #3
 8004a92:	2200      	movs	r2, #0
 8004a94:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004a96:	7bfa      	ldrb	r2, [r7, #15]
 8004a98:	6879      	ldr	r1, [r7, #4]
 8004a9a:	4613      	mov	r3, r2
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	4413      	add	r3, r2
 8004aa0:	00db      	lsls	r3, r3, #3
 8004aa2:	440b      	add	r3, r1
 8004aa4:	3338      	adds	r3, #56	; 0x38
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004aaa:	7bfa      	ldrb	r2, [r7, #15]
 8004aac:	6879      	ldr	r1, [r7, #4]
 8004aae:	4613      	mov	r3, r2
 8004ab0:	009b      	lsls	r3, r3, #2
 8004ab2:	4413      	add	r3, r2
 8004ab4:	00db      	lsls	r3, r3, #3
 8004ab6:	440b      	add	r3, r1
 8004ab8:	333c      	adds	r3, #60	; 0x3c
 8004aba:	2200      	movs	r2, #0
 8004abc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004abe:	7bfa      	ldrb	r2, [r7, #15]
 8004ac0:	6879      	ldr	r1, [r7, #4]
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	009b      	lsls	r3, r3, #2
 8004ac6:	4413      	add	r3, r2
 8004ac8:	00db      	lsls	r3, r3, #3
 8004aca:	440b      	add	r3, r1
 8004acc:	3340      	adds	r3, #64	; 0x40
 8004ace:	2200      	movs	r2, #0
 8004ad0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ad2:	7bfb      	ldrb	r3, [r7, #15]
 8004ad4:	3301      	adds	r3, #1
 8004ad6:	73fb      	strb	r3, [r7, #15]
 8004ad8:	7bfa      	ldrb	r2, [r7, #15]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d3ad      	bcc.n	8004a3e <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	73fb      	strb	r3, [r7, #15]
 8004ae6:	e044      	b.n	8004b72 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004ae8:	7bfa      	ldrb	r2, [r7, #15]
 8004aea:	6879      	ldr	r1, [r7, #4]
 8004aec:	4613      	mov	r3, r2
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	4413      	add	r3, r2
 8004af2:	00db      	lsls	r3, r3, #3
 8004af4:	440b      	add	r3, r1
 8004af6:	f203 1369 	addw	r3, r3, #361	; 0x169
 8004afa:	2200      	movs	r2, #0
 8004afc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004afe:	7bfa      	ldrb	r2, [r7, #15]
 8004b00:	6879      	ldr	r1, [r7, #4]
 8004b02:	4613      	mov	r3, r2
 8004b04:	009b      	lsls	r3, r3, #2
 8004b06:	4413      	add	r3, r2
 8004b08:	00db      	lsls	r3, r3, #3
 8004b0a:	440b      	add	r3, r1
 8004b0c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004b10:	7bfa      	ldrb	r2, [r7, #15]
 8004b12:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004b14:	7bfa      	ldrb	r2, [r7, #15]
 8004b16:	6879      	ldr	r1, [r7, #4]
 8004b18:	4613      	mov	r3, r2
 8004b1a:	009b      	lsls	r3, r3, #2
 8004b1c:	4413      	add	r3, r2
 8004b1e:	00db      	lsls	r3, r3, #3
 8004b20:	440b      	add	r3, r1
 8004b22:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8004b26:	2200      	movs	r2, #0
 8004b28:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004b2a:	7bfa      	ldrb	r2, [r7, #15]
 8004b2c:	6879      	ldr	r1, [r7, #4]
 8004b2e:	4613      	mov	r3, r2
 8004b30:	009b      	lsls	r3, r3, #2
 8004b32:	4413      	add	r3, r2
 8004b34:	00db      	lsls	r3, r3, #3
 8004b36:	440b      	add	r3, r1
 8004b38:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004b40:	7bfa      	ldrb	r2, [r7, #15]
 8004b42:	6879      	ldr	r1, [r7, #4]
 8004b44:	4613      	mov	r3, r2
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	4413      	add	r3, r2
 8004b4a:	00db      	lsls	r3, r3, #3
 8004b4c:	440b      	add	r3, r1
 8004b4e:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8004b52:	2200      	movs	r2, #0
 8004b54:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004b56:	7bfa      	ldrb	r2, [r7, #15]
 8004b58:	6879      	ldr	r1, [r7, #4]
 8004b5a:	4613      	mov	r3, r2
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	4413      	add	r3, r2
 8004b60:	00db      	lsls	r3, r3, #3
 8004b62:	440b      	add	r3, r1
 8004b64:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004b68:	2200      	movs	r2, #0
 8004b6a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b6c:	7bfb      	ldrb	r3, [r7, #15]
 8004b6e:	3301      	adds	r3, #1
 8004b70:	73fb      	strb	r3, [r7, #15]
 8004b72:	7bfa      	ldrb	r2, [r7, #15]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d3b5      	bcc.n	8004ae8 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	603b      	str	r3, [r7, #0]
 8004b82:	687e      	ldr	r6, [r7, #4]
 8004b84:	466d      	mov	r5, sp
 8004b86:	f106 0410 	add.w	r4, r6, #16
 8004b8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004b8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004b8e:	6823      	ldr	r3, [r4, #0]
 8004b90:	602b      	str	r3, [r5, #0]
 8004b92:	1d33      	adds	r3, r6, #4
 8004b94:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b96:	6838      	ldr	r0, [r7, #0]
 8004b98:	f003 f972 	bl	8007e80 <USB_DevInit>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d005      	beq.n	8004bae <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2202      	movs	r2, #2
 8004ba6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e00d      	b.n	8004bca <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2201      	movs	r2, #1
 8004bba:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f005 fe24 	bl	800a810 <USB_DevDisconnect>

  return HAL_OK;
 8004bc8:	2300      	movs	r3, #0
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3714      	adds	r7, #20
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004bd2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004bd2:	b580      	push	{r7, lr}
 8004bd4:	b082      	sub	sp, #8
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d101      	bne.n	8004be8 <HAL_PCD_Start+0x16>
 8004be4:	2302      	movs	r3, #2
 8004be6:	e016      	b.n	8004c16 <HAL_PCD_Start+0x44>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f003 f907 	bl	8007e08 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8004bfa:	2101      	movs	r1, #1
 8004bfc:	6878      	ldr	r0, [r7, #4]
 8004bfe:	f007 fe9a 	bl	800c936 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4618      	mov	r0, r3
 8004c08:	f005 fdf8 	bl	800a7fc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8004c14:	2300      	movs	r3, #0
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3708      	adds	r7, #8
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}

08004c1e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004c1e:	b580      	push	{r7, lr}
 8004c20:	b088      	sub	sp, #32
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	f005 fdfa 	bl	800a824 <USB_ReadInterrupts>
 8004c30:	4603      	mov	r3, r0
 8004c32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c3a:	d102      	bne.n	8004c42 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	f000 fb5f 	bl	8005300 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4618      	mov	r0, r3
 8004c48:	f005 fdec 	bl	800a824 <USB_ReadInterrupts>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c56:	d112      	bne.n	8004c7e <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004c60:	b29a      	uxth	r2, r3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c6a:	b292      	uxth	r2, r2
 8004c6c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8004c70:	6878      	ldr	r0, [r7, #4]
 8004c72:	f007 fc68 	bl	800c546 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8004c76:	2100      	movs	r1, #0
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f000 f923 	bl	8004ec4 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4618      	mov	r0, r3
 8004c84:	f005 fdce 	bl	800a824 <USB_ReadInterrupts>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c8e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004c92:	d10b      	bne.n	8004cac <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004c9c:	b29a      	uxth	r2, r3
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004ca6:	b292      	uxth	r2, r2
 8004ca8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f005 fdb7 	bl	800a824 <USB_ReadInterrupts>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004cbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cc0:	d10b      	bne.n	8004cda <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004cca:	b29a      	uxth	r2, r3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004cd4:	b292      	uxth	r2, r2
 8004cd6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f005 fda0 	bl	800a824 <USB_ReadInterrupts>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004cea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cee:	d126      	bne.n	8004d3e <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004cf8:	b29a      	uxth	r2, r3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f022 0204 	bic.w	r2, r2, #4
 8004d02:	b292      	uxth	r2, r2
 8004d04:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004d10:	b29a      	uxth	r2, r3
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f022 0208 	bic.w	r2, r2, #8
 8004d1a:	b292      	uxth	r2, r2
 8004d1c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8004d20:	6878      	ldr	r0, [r7, #4]
 8004d22:	f007 fc49 	bl	800c5b8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004d2e:	b29a      	uxth	r2, r3
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004d38:	b292      	uxth	r2, r2
 8004d3a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4618      	mov	r0, r3
 8004d44:	f005 fd6e 	bl	800a824 <USB_ReadInterrupts>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d52:	f040 8082 	bne.w	8004e5a <HAL_PCD_IRQHandler+0x23c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8004d56:	2300      	movs	r3, #0
 8004d58:	77fb      	strb	r3, [r7, #31]
 8004d5a:	e010      	b.n	8004d7e <HAL_PCD_IRQHandler+0x160>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	461a      	mov	r2, r3
 8004d62:	7ffb      	ldrb	r3, [r7, #31]
 8004d64:	009b      	lsls	r3, r3, #2
 8004d66:	441a      	add	r2, r3
 8004d68:	7ffb      	ldrb	r3, [r7, #31]
 8004d6a:	8812      	ldrh	r2, [r2, #0]
 8004d6c:	b292      	uxth	r2, r2
 8004d6e:	005b      	lsls	r3, r3, #1
 8004d70:	3320      	adds	r3, #32
 8004d72:	443b      	add	r3, r7
 8004d74:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8004d78:	7ffb      	ldrb	r3, [r7, #31]
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	77fb      	strb	r3, [r7, #31]
 8004d7e:	7ffb      	ldrb	r3, [r7, #31]
 8004d80:	2b07      	cmp	r3, #7
 8004d82:	d9eb      	bls.n	8004d5c <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004d8c:	b29a      	uxth	r2, r3
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f042 0201 	orr.w	r2, r2, #1
 8004d96:	b292      	uxth	r2, r2
 8004d98:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004da4:	b29a      	uxth	r2, r3
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f022 0201 	bic.w	r2, r2, #1
 8004dae:	b292      	uxth	r2, r2
 8004db0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8004db4:	bf00      	nop
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004dbe:	b29b      	uxth	r3, r3
 8004dc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d0f6      	beq.n	8004db6 <HAL_PCD_IRQHandler+0x198>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004dd0:	b29a      	uxth	r2, r3
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dda:	b292      	uxth	r2, r2
 8004ddc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8004de0:	2300      	movs	r3, #0
 8004de2:	77fb      	strb	r3, [r7, #31]
 8004de4:	e00f      	b.n	8004e06 <HAL_PCD_IRQHandler+0x1e8>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8004de6:	7ffb      	ldrb	r3, [r7, #31]
 8004de8:	687a      	ldr	r2, [r7, #4]
 8004dea:	6812      	ldr	r2, [r2, #0]
 8004dec:	4611      	mov	r1, r2
 8004dee:	7ffa      	ldrb	r2, [r7, #31]
 8004df0:	0092      	lsls	r2, r2, #2
 8004df2:	440a      	add	r2, r1
 8004df4:	005b      	lsls	r3, r3, #1
 8004df6:	3320      	adds	r3, #32
 8004df8:	443b      	add	r3, r7
 8004dfa:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8004dfe:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8004e00:	7ffb      	ldrb	r3, [r7, #31]
 8004e02:	3301      	adds	r3, #1
 8004e04:	77fb      	strb	r3, [r7, #31]
 8004e06:	7ffb      	ldrb	r3, [r7, #31]
 8004e08:	2b07      	cmp	r3, #7
 8004e0a:	d9ec      	bls.n	8004de6 <HAL_PCD_IRQHandler+0x1c8>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004e14:	b29a      	uxth	r2, r3
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f042 0208 	orr.w	r2, r2, #8
 8004e1e:	b292      	uxth	r2, r2
 8004e20:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004e2c:	b29a      	uxth	r2, r3
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e36:	b292      	uxth	r2, r2
 8004e38:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004e44:	b29a      	uxth	r2, r3
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f042 0204 	orr.w	r2, r2, #4
 8004e4e:	b292      	uxth	r2, r2
 8004e50:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f007 fb95 	bl	800c584 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f005 fce0 	bl	800a824 <USB_ReadInterrupts>
 8004e64:	4603      	mov	r3, r0
 8004e66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e6e:	d10e      	bne.n	8004e8e <HAL_PCD_IRQHandler+0x270>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004e78:	b29a      	uxth	r2, r3
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004e82:	b292      	uxth	r2, r2
 8004e84:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f007 fb4e 	bl	800c52a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4618      	mov	r0, r3
 8004e94:	f005 fcc6 	bl	800a824 <USB_ReadInterrupts>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ea2:	d10b      	bne.n	8004ebc <HAL_PCD_IRQHandler+0x29e>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004eac:	b29a      	uxth	r2, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004eb6:	b292      	uxth	r2, r2
 8004eb8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8004ebc:	bf00      	nop
 8004ebe:	3720      	adds	r7, #32
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
 8004ecc:	460b      	mov	r3, r1
 8004ece:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004ed6:	2b01      	cmp	r3, #1
 8004ed8:	d101      	bne.n	8004ede <HAL_PCD_SetAddress+0x1a>
 8004eda:	2302      	movs	r3, #2
 8004edc:	e013      	b.n	8004f06 <HAL_PCD_SetAddress+0x42>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2201      	movs	r2, #1
 8004ee2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	78fa      	ldrb	r2, [r7, #3]
 8004eea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	78fa      	ldrb	r2, [r7, #3]
 8004ef4:	4611      	mov	r1, r2
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f005 fc6d 	bl	800a7d6 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8004f04:	2300      	movs	r3, #0
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3708      	adds	r7, #8
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}

08004f0e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004f0e:	b580      	push	{r7, lr}
 8004f10:	b084      	sub	sp, #16
 8004f12:	af00      	add	r7, sp, #0
 8004f14:	6078      	str	r0, [r7, #4]
 8004f16:	4608      	mov	r0, r1
 8004f18:	4611      	mov	r1, r2
 8004f1a:	461a      	mov	r2, r3
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	70fb      	strb	r3, [r7, #3]
 8004f20:	460b      	mov	r3, r1
 8004f22:	803b      	strh	r3, [r7, #0]
 8004f24:	4613      	mov	r3, r2
 8004f26:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004f2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	da0e      	bge.n	8004f52 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f34:	78fb      	ldrb	r3, [r7, #3]
 8004f36:	f003 0307 	and.w	r3, r3, #7
 8004f3a:	1c5a      	adds	r2, r3, #1
 8004f3c:	4613      	mov	r3, r2
 8004f3e:	009b      	lsls	r3, r3, #2
 8004f40:	4413      	add	r3, r2
 8004f42:	00db      	lsls	r3, r3, #3
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	4413      	add	r3, r2
 8004f48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	705a      	strb	r2, [r3, #1]
 8004f50:	e00e      	b.n	8004f70 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f52:	78fb      	ldrb	r3, [r7, #3]
 8004f54:	f003 0207 	and.w	r2, r3, #7
 8004f58:	4613      	mov	r3, r2
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	4413      	add	r3, r2
 8004f5e:	00db      	lsls	r3, r3, #3
 8004f60:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004f64:	687a      	ldr	r2, [r7, #4]
 8004f66:	4413      	add	r3, r2
 8004f68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004f70:	78fb      	ldrb	r3, [r7, #3]
 8004f72:	f003 0307 	and.w	r3, r3, #7
 8004f76:	b2da      	uxtb	r2, r3
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004f7c:	883a      	ldrh	r2, [r7, #0]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	78ba      	ldrb	r2, [r7, #2]
 8004f86:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	785b      	ldrb	r3, [r3, #1]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d004      	beq.n	8004f9a <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	781b      	ldrb	r3, [r3, #0]
 8004f94:	b29a      	uxth	r2, r3
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004f9a:	78bb      	ldrb	r3, [r7, #2]
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	d102      	bne.n	8004fa6 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	d101      	bne.n	8004fb4 <HAL_PCD_EP_Open+0xa6>
 8004fb0:	2302      	movs	r3, #2
 8004fb2:	e00e      	b.n	8004fd2 <HAL_PCD_EP_Open+0xc4>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	68f9      	ldr	r1, [r7, #12]
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f002 ff7c 	bl	8007ec0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8004fd0:	7afb      	ldrb	r3, [r7, #11]
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3710      	adds	r7, #16
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}

08004fda <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004fda:	b580      	push	{r7, lr}
 8004fdc:	b084      	sub	sp, #16
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	6078      	str	r0, [r7, #4]
 8004fe2:	460b      	mov	r3, r1
 8004fe4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004fe6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	da0e      	bge.n	800500c <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004fee:	78fb      	ldrb	r3, [r7, #3]
 8004ff0:	f003 0307 	and.w	r3, r3, #7
 8004ff4:	1c5a      	adds	r2, r3, #1
 8004ff6:	4613      	mov	r3, r2
 8004ff8:	009b      	lsls	r3, r3, #2
 8004ffa:	4413      	add	r3, r2
 8004ffc:	00db      	lsls	r3, r3, #3
 8004ffe:	687a      	ldr	r2, [r7, #4]
 8005000:	4413      	add	r3, r2
 8005002:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2201      	movs	r2, #1
 8005008:	705a      	strb	r2, [r3, #1]
 800500a:	e00e      	b.n	800502a <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800500c:	78fb      	ldrb	r3, [r7, #3]
 800500e:	f003 0207 	and.w	r2, r3, #7
 8005012:	4613      	mov	r3, r2
 8005014:	009b      	lsls	r3, r3, #2
 8005016:	4413      	add	r3, r2
 8005018:	00db      	lsls	r3, r3, #3
 800501a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800501e:	687a      	ldr	r2, [r7, #4]
 8005020:	4413      	add	r3, r2
 8005022:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2200      	movs	r2, #0
 8005028:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800502a:	78fb      	ldrb	r3, [r7, #3]
 800502c:	f003 0307 	and.w	r3, r3, #7
 8005030:	b2da      	uxtb	r2, r3
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800503c:	2b01      	cmp	r3, #1
 800503e:	d101      	bne.n	8005044 <HAL_PCD_EP_Close+0x6a>
 8005040:	2302      	movs	r3, #2
 8005042:	e00e      	b.n	8005062 <HAL_PCD_EP_Close+0x88>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	68f9      	ldr	r1, [r7, #12]
 8005052:	4618      	mov	r0, r3
 8005054:	f003 fa9e 	bl	8008594 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2200      	movs	r2, #0
 800505c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8005060:	2300      	movs	r3, #0
}
 8005062:	4618      	mov	r0, r3
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}

0800506a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800506a:	b580      	push	{r7, lr}
 800506c:	b086      	sub	sp, #24
 800506e:	af00      	add	r7, sp, #0
 8005070:	60f8      	str	r0, [r7, #12]
 8005072:	607a      	str	r2, [r7, #4]
 8005074:	603b      	str	r3, [r7, #0]
 8005076:	460b      	mov	r3, r1
 8005078:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800507a:	7afb      	ldrb	r3, [r7, #11]
 800507c:	f003 0207 	and.w	r2, r3, #7
 8005080:	4613      	mov	r3, r2
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	4413      	add	r3, r2
 8005086:	00db      	lsls	r3, r3, #3
 8005088:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800508c:	68fa      	ldr	r2, [r7, #12]
 800508e:	4413      	add	r3, r2
 8005090:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	687a      	ldr	r2, [r7, #4]
 8005096:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	683a      	ldr	r2, [r7, #0]
 800509c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	2200      	movs	r2, #0
 80050a2:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	2200      	movs	r2, #0
 80050a8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80050aa:	7afb      	ldrb	r3, [r7, #11]
 80050ac:	f003 0307 	and.w	r3, r3, #7
 80050b0:	b2da      	uxtb	r2, r3
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80050b6:	7afb      	ldrb	r3, [r7, #11]
 80050b8:	f003 0307 	and.w	r3, r3, #7
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d106      	bne.n	80050ce <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	6979      	ldr	r1, [r7, #20]
 80050c6:	4618      	mov	r0, r3
 80050c8:	f003 fc50 	bl	800896c <USB_EPStartXfer>
 80050cc:	e005      	b.n	80050da <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	6979      	ldr	r1, [r7, #20]
 80050d4:	4618      	mov	r0, r3
 80050d6:	f003 fc49 	bl	800896c <USB_EPStartXfer>
  }

  return HAL_OK;
 80050da:	2300      	movs	r3, #0
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3718      	adds	r7, #24
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}

080050e4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b083      	sub	sp, #12
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
 80050ec:	460b      	mov	r3, r1
 80050ee:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80050f0:	78fb      	ldrb	r3, [r7, #3]
 80050f2:	f003 0207 	and.w	r2, r3, #7
 80050f6:	6879      	ldr	r1, [r7, #4]
 80050f8:	4613      	mov	r3, r2
 80050fa:	009b      	lsls	r3, r3, #2
 80050fc:	4413      	add	r3, r2
 80050fe:	00db      	lsls	r3, r3, #3
 8005100:	440b      	add	r3, r1
 8005102:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8005106:	681b      	ldr	r3, [r3, #0]
}
 8005108:	4618      	mov	r0, r3
 800510a:	370c      	adds	r7, #12
 800510c:	46bd      	mov	sp, r7
 800510e:	bc80      	pop	{r7}
 8005110:	4770      	bx	lr

08005112 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005112:	b580      	push	{r7, lr}
 8005114:	b086      	sub	sp, #24
 8005116:	af00      	add	r7, sp, #0
 8005118:	60f8      	str	r0, [r7, #12]
 800511a:	607a      	str	r2, [r7, #4]
 800511c:	603b      	str	r3, [r7, #0]
 800511e:	460b      	mov	r3, r1
 8005120:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005122:	7afb      	ldrb	r3, [r7, #11]
 8005124:	f003 0307 	and.w	r3, r3, #7
 8005128:	1c5a      	adds	r2, r3, #1
 800512a:	4613      	mov	r3, r2
 800512c:	009b      	lsls	r3, r3, #2
 800512e:	4413      	add	r3, r2
 8005130:	00db      	lsls	r3, r3, #3
 8005132:	68fa      	ldr	r2, [r7, #12]
 8005134:	4413      	add	r3, r2
 8005136:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	683a      	ldr	r2, [r7, #0]
 8005142:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	683a      	ldr	r2, [r7, #0]
 8005150:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	2200      	movs	r2, #0
 8005156:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	2201      	movs	r2, #1
 800515c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800515e:	7afb      	ldrb	r3, [r7, #11]
 8005160:	f003 0307 	and.w	r3, r3, #7
 8005164:	b2da      	uxtb	r2, r3
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800516a:	7afb      	ldrb	r3, [r7, #11]
 800516c:	f003 0307 	and.w	r3, r3, #7
 8005170:	2b00      	cmp	r3, #0
 8005172:	d106      	bne.n	8005182 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	6979      	ldr	r1, [r7, #20]
 800517a:	4618      	mov	r0, r3
 800517c:	f003 fbf6 	bl	800896c <USB_EPStartXfer>
 8005180:	e005      	b.n	800518e <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	6979      	ldr	r1, [r7, #20]
 8005188:	4618      	mov	r0, r3
 800518a:	f003 fbef 	bl	800896c <USB_EPStartXfer>
  }

  return HAL_OK;
 800518e:	2300      	movs	r3, #0
}
 8005190:	4618      	mov	r0, r3
 8005192:	3718      	adds	r7, #24
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b084      	sub	sp, #16
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	460b      	mov	r3, r1
 80051a2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80051a4:	78fb      	ldrb	r3, [r7, #3]
 80051a6:	f003 0207 	and.w	r2, r3, #7
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d901      	bls.n	80051b6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	e04c      	b.n	8005250 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80051b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	da0e      	bge.n	80051dc <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80051be:	78fb      	ldrb	r3, [r7, #3]
 80051c0:	f003 0307 	and.w	r3, r3, #7
 80051c4:	1c5a      	adds	r2, r3, #1
 80051c6:	4613      	mov	r3, r2
 80051c8:	009b      	lsls	r3, r3, #2
 80051ca:	4413      	add	r3, r2
 80051cc:	00db      	lsls	r3, r3, #3
 80051ce:	687a      	ldr	r2, [r7, #4]
 80051d0:	4413      	add	r3, r2
 80051d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2201      	movs	r2, #1
 80051d8:	705a      	strb	r2, [r3, #1]
 80051da:	e00c      	b.n	80051f6 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80051dc:	78fa      	ldrb	r2, [r7, #3]
 80051de:	4613      	mov	r3, r2
 80051e0:	009b      	lsls	r3, r3, #2
 80051e2:	4413      	add	r3, r2
 80051e4:	00db      	lsls	r3, r3, #3
 80051e6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	4413      	add	r3, r2
 80051ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2200      	movs	r2, #0
 80051f4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2201      	movs	r2, #1
 80051fa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80051fc:	78fb      	ldrb	r3, [r7, #3]
 80051fe:	f003 0307 	and.w	r3, r3, #7
 8005202:	b2da      	uxtb	r2, r3
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800520e:	2b01      	cmp	r3, #1
 8005210:	d101      	bne.n	8005216 <HAL_PCD_EP_SetStall+0x7e>
 8005212:	2302      	movs	r3, #2
 8005214:	e01c      	b.n	8005250 <HAL_PCD_EP_SetStall+0xb8>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2201      	movs	r2, #1
 800521a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	68f9      	ldr	r1, [r7, #12]
 8005224:	4618      	mov	r0, r3
 8005226:	f005 f9d9 	bl	800a5dc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800522a:	78fb      	ldrb	r3, [r7, #3]
 800522c:	f003 0307 	and.w	r3, r3, #7
 8005230:	2b00      	cmp	r3, #0
 8005232:	d108      	bne.n	8005246 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800523e:	4619      	mov	r1, r3
 8005240:	4610      	mov	r0, r2
 8005242:	f005 fafe 	bl	800a842 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800524e:	2300      	movs	r3, #0
}
 8005250:	4618      	mov	r0, r3
 8005252:	3710      	adds	r7, #16
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}

08005258 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b084      	sub	sp, #16
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
 8005260:	460b      	mov	r3, r1
 8005262:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005264:	78fb      	ldrb	r3, [r7, #3]
 8005266:	f003 020f 	and.w	r2, r3, #15
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	429a      	cmp	r2, r3
 8005270:	d901      	bls.n	8005276 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e040      	b.n	80052f8 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005276:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800527a:	2b00      	cmp	r3, #0
 800527c:	da0e      	bge.n	800529c <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800527e:	78fb      	ldrb	r3, [r7, #3]
 8005280:	f003 0307 	and.w	r3, r3, #7
 8005284:	1c5a      	adds	r2, r3, #1
 8005286:	4613      	mov	r3, r2
 8005288:	009b      	lsls	r3, r3, #2
 800528a:	4413      	add	r3, r2
 800528c:	00db      	lsls	r3, r3, #3
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	4413      	add	r3, r2
 8005292:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2201      	movs	r2, #1
 8005298:	705a      	strb	r2, [r3, #1]
 800529a:	e00e      	b.n	80052ba <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800529c:	78fb      	ldrb	r3, [r7, #3]
 800529e:	f003 0207 	and.w	r2, r3, #7
 80052a2:	4613      	mov	r3, r2
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	4413      	add	r3, r2
 80052a8:	00db      	lsls	r3, r3, #3
 80052aa:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80052ae:	687a      	ldr	r2, [r7, #4]
 80052b0:	4413      	add	r3, r2
 80052b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2200      	movs	r2, #0
 80052b8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2200      	movs	r2, #0
 80052be:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80052c0:	78fb      	ldrb	r3, [r7, #3]
 80052c2:	f003 0307 	and.w	r3, r3, #7
 80052c6:	b2da      	uxtb	r2, r3
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	d101      	bne.n	80052da <HAL_PCD_EP_ClrStall+0x82>
 80052d6:	2302      	movs	r3, #2
 80052d8:	e00e      	b.n	80052f8 <HAL_PCD_EP_ClrStall+0xa0>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2201      	movs	r2, #1
 80052de:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68f9      	ldr	r1, [r7, #12]
 80052e8:	4618      	mov	r0, r3
 80052ea:	f005 f9c7 	bl	800a67c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80052f6:	2300      	movs	r3, #0
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	3710      	adds	r7, #16
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}

08005300 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b08e      	sub	sp, #56	; 0x38
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005308:	e2ec      	b.n	80058e4 <PCD_EP_ISR_Handler+0x5e4>
  {
    wIstr = hpcd->Instance->ISTR;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005312:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8005314:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005316:	b2db      	uxtb	r3, r3
 8005318:	f003 030f 	and.w	r3, r3, #15
 800531c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8005320:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005324:	2b00      	cmp	r3, #0
 8005326:	f040 8161 	bne.w	80055ec <PCD_EP_ISR_Handler+0x2ec>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800532a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800532c:	f003 0310 	and.w	r3, r3, #16
 8005330:	2b00      	cmp	r3, #0
 8005332:	d152      	bne.n	80053da <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	881b      	ldrh	r3, [r3, #0]
 800533a:	b29b      	uxth	r3, r3
 800533c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8005340:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005344:	81fb      	strh	r3, [r7, #14]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	89fb      	ldrh	r3, [r7, #14]
 800534c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005350:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005354:	b29b      	uxth	r3, r3
 8005356:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	3328      	adds	r3, #40	; 0x28
 800535c:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005366:	b29b      	uxth	r3, r3
 8005368:	461a      	mov	r2, r3
 800536a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536c:	781b      	ldrb	r3, [r3, #0]
 800536e:	00db      	lsls	r3, r3, #3
 8005370:	4413      	add	r3, r2
 8005372:	3302      	adds	r3, #2
 8005374:	005b      	lsls	r3, r3, #1
 8005376:	687a      	ldr	r2, [r7, #4]
 8005378:	6812      	ldr	r2, [r2, #0]
 800537a:	4413      	add	r3, r2
 800537c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005380:	881b      	ldrh	r3, [r3, #0]
 8005382:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005388:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800538a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800538c:	695a      	ldr	r2, [r3, #20]
 800538e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005390:	69db      	ldr	r3, [r3, #28]
 8005392:	441a      	add	r2, r3
 8005394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005396:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8005398:	2100      	movs	r1, #0
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f007 f8ab 	bl	800c4f6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	f000 829b 	beq.w	80058e4 <PCD_EP_ISR_Handler+0x5e4>
 80053ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b0:	699b      	ldr	r3, [r3, #24]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	f040 8296 	bne.w	80058e4 <PCD_EP_ISR_Handler+0x5e4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80053be:	b2db      	uxtb	r3, r3
 80053c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80053c4:	b2da      	uxtb	r2, r3
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	b292      	uxth	r2, r2
 80053cc:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2200      	movs	r2, #0
 80053d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80053d8:	e284      	b.n	80058e4 <PCD_EP_ISR_Handler+0x5e4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80053e0:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	881b      	ldrh	r3, [r3, #0]
 80053e8:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80053ea:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80053ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d034      	beq.n	800545e <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80053fc:	b29b      	uxth	r3, r3
 80053fe:	461a      	mov	r2, r3
 8005400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005402:	781b      	ldrb	r3, [r3, #0]
 8005404:	00db      	lsls	r3, r3, #3
 8005406:	4413      	add	r3, r2
 8005408:	3306      	adds	r3, #6
 800540a:	005b      	lsls	r3, r3, #1
 800540c:	687a      	ldr	r2, [r7, #4]
 800540e:	6812      	ldr	r2, [r2, #0]
 8005410:	4413      	add	r3, r2
 8005412:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005416:	881b      	ldrh	r3, [r3, #0]
 8005418:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800541c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800541e:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6818      	ldr	r0, [r3, #0]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 800542a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800542c:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800542e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005430:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005432:	b29b      	uxth	r3, r3
 8005434:	f005 fa55 	bl	800a8e2 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	881b      	ldrh	r3, [r3, #0]
 800543e:	b29a      	uxth	r2, r3
 8005440:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005444:	4013      	ands	r3, r2
 8005446:	823b      	strh	r3, [r7, #16]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	8a3a      	ldrh	r2, [r7, #16]
 800544e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005452:	b292      	uxth	r2, r2
 8005454:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	f007 f820 	bl	800c49c <HAL_PCD_SetupStageCallback>
 800545c:	e242      	b.n	80058e4 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800545e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8005462:	2b00      	cmp	r3, #0
 8005464:	f280 823e 	bge.w	80058e4 <PCD_EP_ISR_Handler+0x5e4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	881b      	ldrh	r3, [r3, #0]
 800546e:	b29a      	uxth	r2, r3
 8005470:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005474:	4013      	ands	r3, r2
 8005476:	83bb      	strh	r3, [r7, #28]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	8bba      	ldrh	r2, [r7, #28]
 800547e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005482:	b292      	uxth	r2, r2
 8005484:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800548e:	b29b      	uxth	r3, r3
 8005490:	461a      	mov	r2, r3
 8005492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005494:	781b      	ldrb	r3, [r3, #0]
 8005496:	00db      	lsls	r3, r3, #3
 8005498:	4413      	add	r3, r2
 800549a:	3306      	adds	r3, #6
 800549c:	005b      	lsls	r3, r3, #1
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	6812      	ldr	r2, [r2, #0]
 80054a2:	4413      	add	r3, r2
 80054a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80054a8:	881b      	ldrh	r3, [r3, #0]
 80054aa:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80054ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b0:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80054b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b4:	69db      	ldr	r3, [r3, #28]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d019      	beq.n	80054ee <PCD_EP_ISR_Handler+0x1ee>
 80054ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054bc:	695b      	ldr	r3, [r3, #20]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d015      	beq.n	80054ee <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6818      	ldr	r0, [r3, #0]
 80054c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c8:	6959      	ldr	r1, [r3, #20]
 80054ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054cc:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80054ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d0:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80054d2:	b29b      	uxth	r3, r3
 80054d4:	f005 fa05 	bl	800a8e2 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80054d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054da:	695a      	ldr	r2, [r3, #20]
 80054dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054de:	69db      	ldr	r3, [r3, #28]
 80054e0:	441a      	add	r2, r3
 80054e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e4:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80054e6:	2100      	movs	r1, #0
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f006 ffe9 	bl	800c4c0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	881b      	ldrh	r3, [r3, #0]
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	f040 81f2 	bne.w	80058e4 <PCD_EP_ISR_Handler+0x5e4>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	61bb      	str	r3, [r7, #24]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800550e:	b29b      	uxth	r3, r3
 8005510:	461a      	mov	r2, r3
 8005512:	69bb      	ldr	r3, [r7, #24]
 8005514:	4413      	add	r3, r2
 8005516:	61bb      	str	r3, [r7, #24]
 8005518:	69bb      	ldr	r3, [r7, #24]
 800551a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800551e:	617b      	str	r3, [r7, #20]
 8005520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005522:	691b      	ldr	r3, [r3, #16]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d112      	bne.n	800554e <PCD_EP_ISR_Handler+0x24e>
 8005528:	697b      	ldr	r3, [r7, #20]
 800552a:	881b      	ldrh	r3, [r3, #0]
 800552c:	b29b      	uxth	r3, r3
 800552e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005532:	b29a      	uxth	r2, r3
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	801a      	strh	r2, [r3, #0]
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	881b      	ldrh	r3, [r3, #0]
 800553c:	b29b      	uxth	r3, r3
 800553e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005542:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005546:	b29a      	uxth	r2, r3
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	801a      	strh	r2, [r3, #0]
 800554c:	e02f      	b.n	80055ae <PCD_EP_ISR_Handler+0x2ae>
 800554e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005550:	691b      	ldr	r3, [r3, #16]
 8005552:	2b3e      	cmp	r3, #62	; 0x3e
 8005554:	d813      	bhi.n	800557e <PCD_EP_ISR_Handler+0x27e>
 8005556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005558:	691b      	ldr	r3, [r3, #16]
 800555a:	085b      	lsrs	r3, r3, #1
 800555c:	633b      	str	r3, [r7, #48]	; 0x30
 800555e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005560:	691b      	ldr	r3, [r3, #16]
 8005562:	f003 0301 	and.w	r3, r3, #1
 8005566:	2b00      	cmp	r3, #0
 8005568:	d002      	beq.n	8005570 <PCD_EP_ISR_Handler+0x270>
 800556a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800556c:	3301      	adds	r3, #1
 800556e:	633b      	str	r3, [r7, #48]	; 0x30
 8005570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005572:	b29b      	uxth	r3, r3
 8005574:	029b      	lsls	r3, r3, #10
 8005576:	b29a      	uxth	r2, r3
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	801a      	strh	r2, [r3, #0]
 800557c:	e017      	b.n	80055ae <PCD_EP_ISR_Handler+0x2ae>
 800557e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005580:	691b      	ldr	r3, [r3, #16]
 8005582:	095b      	lsrs	r3, r3, #5
 8005584:	633b      	str	r3, [r7, #48]	; 0x30
 8005586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005588:	691b      	ldr	r3, [r3, #16]
 800558a:	f003 031f 	and.w	r3, r3, #31
 800558e:	2b00      	cmp	r3, #0
 8005590:	d102      	bne.n	8005598 <PCD_EP_ISR_Handler+0x298>
 8005592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005594:	3b01      	subs	r3, #1
 8005596:	633b      	str	r3, [r7, #48]	; 0x30
 8005598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800559a:	b29b      	uxth	r3, r3
 800559c:	029b      	lsls	r3, r3, #10
 800559e:	b29b      	uxth	r3, r3
 80055a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80055a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80055a8:	b29a      	uxth	r2, r3
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	881b      	ldrh	r3, [r3, #0]
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80055ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055be:	827b      	strh	r3, [r7, #18]
 80055c0:	8a7b      	ldrh	r3, [r7, #18]
 80055c2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80055c6:	827b      	strh	r3, [r7, #18]
 80055c8:	8a7b      	ldrh	r3, [r7, #18]
 80055ca:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80055ce:	827b      	strh	r3, [r7, #18]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	8a7b      	ldrh	r3, [r7, #18]
 80055d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80055da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80055de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80055e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	8013      	strh	r3, [r2, #0]
 80055ea:	e17b      	b.n	80058e4 <PCD_EP_ISR_Handler+0x5e4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	461a      	mov	r2, r3
 80055f2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80055f6:	009b      	lsls	r3, r3, #2
 80055f8:	4413      	add	r3, r2
 80055fa:	881b      	ldrh	r3, [r3, #0]
 80055fc:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80055fe:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8005602:	2b00      	cmp	r3, #0
 8005604:	f280 80ea 	bge.w	80057dc <PCD_EP_ISR_Handler+0x4dc>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	461a      	mov	r2, r3
 800560e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005612:	009b      	lsls	r3, r3, #2
 8005614:	4413      	add	r3, r2
 8005616:	881b      	ldrh	r3, [r3, #0]
 8005618:	b29a      	uxth	r2, r3
 800561a:	f640 738f 	movw	r3, #3983	; 0xf8f
 800561e:	4013      	ands	r3, r2
 8005620:	853b      	strh	r3, [r7, #40]	; 0x28
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	461a      	mov	r2, r3
 8005628:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800562c:	009b      	lsls	r3, r3, #2
 800562e:	4413      	add	r3, r2
 8005630:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8005632:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005636:	b292      	uxth	r2, r2
 8005638:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800563a:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800563e:	4613      	mov	r3, r2
 8005640:	009b      	lsls	r3, r3, #2
 8005642:	4413      	add	r3, r2
 8005644:	00db      	lsls	r3, r3, #3
 8005646:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800564a:	687a      	ldr	r2, [r7, #4]
 800564c:	4413      	add	r3, r2
 800564e:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8005650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005652:	7b1b      	ldrb	r3, [r3, #12]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d122      	bne.n	800569e <PCD_EP_ISR_Handler+0x39e>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005660:	b29b      	uxth	r3, r3
 8005662:	461a      	mov	r2, r3
 8005664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005666:	781b      	ldrb	r3, [r3, #0]
 8005668:	00db      	lsls	r3, r3, #3
 800566a:	4413      	add	r3, r2
 800566c:	3306      	adds	r3, #6
 800566e:	005b      	lsls	r3, r3, #1
 8005670:	687a      	ldr	r2, [r7, #4]
 8005672:	6812      	ldr	r2, [r2, #0]
 8005674:	4413      	add	r3, r2
 8005676:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800567a:	881b      	ldrh	r3, [r3, #0]
 800567c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005680:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8005682:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005684:	2b00      	cmp	r3, #0
 8005686:	f000 8087 	beq.w	8005798 <PCD_EP_ISR_Handler+0x498>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6818      	ldr	r0, [r3, #0]
 800568e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005690:	6959      	ldr	r1, [r3, #20]
 8005692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005694:	88da      	ldrh	r2, [r3, #6]
 8005696:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005698:	f005 f923 	bl	800a8e2 <USB_ReadPMA>
 800569c:	e07c      	b.n	8005798 <PCD_EP_ISR_Handler+0x498>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800569e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a0:	78db      	ldrb	r3, [r3, #3]
 80056a2:	2b02      	cmp	r3, #2
 80056a4:	d108      	bne.n	80056b8 <PCD_EP_ISR_Handler+0x3b8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80056a6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80056a8:	461a      	mov	r2, r3
 80056aa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	f000 f927 	bl	8005900 <HAL_PCD_EP_DB_Receive>
 80056b2:	4603      	mov	r3, r0
 80056b4:	86fb      	strh	r3, [r7, #54]	; 0x36
 80056b6:	e06f      	b.n	8005798 <PCD_EP_ISR_Handler+0x498>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	461a      	mov	r2, r3
 80056be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056c0:	781b      	ldrb	r3, [r3, #0]
 80056c2:	009b      	lsls	r3, r3, #2
 80056c4:	4413      	add	r3, r2
 80056c6:	881b      	ldrh	r3, [r3, #0]
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056d2:	847b      	strh	r3, [r7, #34]	; 0x22
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	461a      	mov	r2, r3
 80056da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056dc:	781b      	ldrb	r3, [r3, #0]
 80056de:	009b      	lsls	r3, r3, #2
 80056e0:	441a      	add	r2, r3
 80056e2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80056e4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80056e8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80056ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80056f0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80056f4:	b29b      	uxth	r3, r3
 80056f6:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	461a      	mov	r2, r3
 80056fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005700:	781b      	ldrb	r3, [r3, #0]
 8005702:	009b      	lsls	r3, r3, #2
 8005704:	4413      	add	r3, r2
 8005706:	881b      	ldrh	r3, [r3, #0]
 8005708:	b29b      	uxth	r3, r3
 800570a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800570e:	2b00      	cmp	r3, #0
 8005710:	d021      	beq.n	8005756 <PCD_EP_ISR_Handler+0x456>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800571a:	b29b      	uxth	r3, r3
 800571c:	461a      	mov	r2, r3
 800571e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005720:	781b      	ldrb	r3, [r3, #0]
 8005722:	00db      	lsls	r3, r3, #3
 8005724:	4413      	add	r3, r2
 8005726:	3302      	adds	r3, #2
 8005728:	005b      	lsls	r3, r3, #1
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	6812      	ldr	r2, [r2, #0]
 800572e:	4413      	add	r3, r2
 8005730:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005734:	881b      	ldrh	r3, [r3, #0]
 8005736:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800573a:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 800573c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800573e:	2b00      	cmp	r3, #0
 8005740:	d02a      	beq.n	8005798 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6818      	ldr	r0, [r3, #0]
 8005746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005748:	6959      	ldr	r1, [r3, #20]
 800574a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574c:	891a      	ldrh	r2, [r3, #8]
 800574e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005750:	f005 f8c7 	bl	800a8e2 <USB_ReadPMA>
 8005754:	e020      	b.n	8005798 <PCD_EP_ISR_Handler+0x498>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800575e:	b29b      	uxth	r3, r3
 8005760:	461a      	mov	r2, r3
 8005762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005764:	781b      	ldrb	r3, [r3, #0]
 8005766:	00db      	lsls	r3, r3, #3
 8005768:	4413      	add	r3, r2
 800576a:	3306      	adds	r3, #6
 800576c:	005b      	lsls	r3, r3, #1
 800576e:	687a      	ldr	r2, [r7, #4]
 8005770:	6812      	ldr	r2, [r2, #0]
 8005772:	4413      	add	r3, r2
 8005774:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005778:	881b      	ldrh	r3, [r3, #0]
 800577a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800577e:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8005780:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005782:	2b00      	cmp	r3, #0
 8005784:	d008      	beq.n	8005798 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6818      	ldr	r0, [r3, #0]
 800578a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800578c:	6959      	ldr	r1, [r3, #20]
 800578e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005790:	895a      	ldrh	r2, [r3, #10]
 8005792:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005794:	f005 f8a5 	bl	800a8e2 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8005798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800579a:	69da      	ldr	r2, [r3, #28]
 800579c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800579e:	441a      	add	r2, r3
 80057a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80057a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a6:	695a      	ldr	r2, [r3, #20]
 80057a8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80057aa:	441a      	add	r2, r3
 80057ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ae:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80057b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b2:	699b      	ldr	r3, [r3, #24]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d004      	beq.n	80057c2 <PCD_EP_ISR_Handler+0x4c2>
 80057b8:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80057ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057bc:	691b      	ldr	r3, [r3, #16]
 80057be:	429a      	cmp	r2, r3
 80057c0:	d206      	bcs.n	80057d0 <PCD_EP_ISR_Handler+0x4d0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80057c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c4:	781b      	ldrb	r3, [r3, #0]
 80057c6:	4619      	mov	r1, r3
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f006 fe79 	bl	800c4c0 <HAL_PCD_DataOutStageCallback>
 80057ce:	e005      	b.n	80057dc <PCD_EP_ISR_Handler+0x4dc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80057d6:	4618      	mov	r0, r3
 80057d8:	f003 f8c8 	bl	800896c <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80057dc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80057de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d07e      	beq.n	80058e4 <PCD_EP_ISR_Handler+0x5e4>
      {
        ep = &hpcd->IN_ep[epindex];
 80057e6:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80057ea:	1c5a      	adds	r2, r3, #1
 80057ec:	4613      	mov	r3, r2
 80057ee:	009b      	lsls	r3, r3, #2
 80057f0:	4413      	add	r3, r2
 80057f2:	00db      	lsls	r3, r3, #3
 80057f4:	687a      	ldr	r2, [r7, #4]
 80057f6:	4413      	add	r3, r2
 80057f8:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	461a      	mov	r2, r3
 8005800:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	4413      	add	r3, r2
 8005808:	881b      	ldrh	r3, [r3, #0]
 800580a:	b29b      	uxth	r3, r3
 800580c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8005810:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005814:	843b      	strh	r3, [r7, #32]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	461a      	mov	r2, r3
 800581c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005820:	009b      	lsls	r3, r3, #2
 8005822:	441a      	add	r2, r3
 8005824:	8c3b      	ldrh	r3, [r7, #32]
 8005826:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800582a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800582e:	b29b      	uxth	r3, r3
 8005830:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk/isoc transaction Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8005832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005834:	78db      	ldrb	r3, [r3, #3]
 8005836:	2b03      	cmp	r3, #3
 8005838:	d00c      	beq.n	8005854 <PCD_EP_ISR_Handler+0x554>
 800583a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800583c:	78db      	ldrb	r3, [r3, #3]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d008      	beq.n	8005854 <PCD_EP_ISR_Handler+0x554>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8005842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005844:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8005846:	2b02      	cmp	r3, #2
 8005848:	d146      	bne.n	80058d8 <PCD_EP_ISR_Handler+0x5d8>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 800584a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800584c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005850:	2b00      	cmp	r3, #0
 8005852:	d141      	bne.n	80058d8 <PCD_EP_ISR_Handler+0x5d8>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800585c:	b29b      	uxth	r3, r3
 800585e:	461a      	mov	r2, r3
 8005860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005862:	781b      	ldrb	r3, [r3, #0]
 8005864:	00db      	lsls	r3, r3, #3
 8005866:	4413      	add	r3, r2
 8005868:	3302      	adds	r3, #2
 800586a:	005b      	lsls	r3, r3, #1
 800586c:	687a      	ldr	r2, [r7, #4]
 800586e:	6812      	ldr	r2, [r2, #0]
 8005870:	4413      	add	r3, r2
 8005872:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005876:	881b      	ldrh	r3, [r3, #0]
 8005878:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800587c:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 800587e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005880:	699a      	ldr	r2, [r3, #24]
 8005882:	8bfb      	ldrh	r3, [r7, #30]
 8005884:	429a      	cmp	r2, r3
 8005886:	d906      	bls.n	8005896 <PCD_EP_ISR_Handler+0x596>
          {
            ep->xfer_len -= TxByteNbre;
 8005888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800588a:	699a      	ldr	r2, [r3, #24]
 800588c:	8bfb      	ldrh	r3, [r7, #30]
 800588e:	1ad2      	subs	r2, r2, r3
 8005890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005892:	619a      	str	r2, [r3, #24]
 8005894:	e002      	b.n	800589c <PCD_EP_ISR_Handler+0x59c>
          }
          else
          {
            ep->xfer_len = 0U;
 8005896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005898:	2200      	movs	r2, #0
 800589a:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 800589c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800589e:	699b      	ldr	r3, [r3, #24]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d106      	bne.n	80058b2 <PCD_EP_ISR_Handler+0x5b2>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80058a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a6:	781b      	ldrb	r3, [r3, #0]
 80058a8:	4619      	mov	r1, r3
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f006 fe23 	bl	800c4f6 <HAL_PCD_DataInStageCallback>
 80058b0:	e018      	b.n	80058e4 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 80058b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b4:	695a      	ldr	r2, [r3, #20]
 80058b6:	8bfb      	ldrh	r3, [r7, #30]
 80058b8:	441a      	add	r2, r3
 80058ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058bc:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 80058be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c0:	69da      	ldr	r2, [r3, #28]
 80058c2:	8bfb      	ldrh	r3, [r7, #30]
 80058c4:	441a      	add	r2, r3
 80058c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c8:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80058d0:	4618      	mov	r0, r3
 80058d2:	f003 f84b 	bl	800896c <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 80058d6:	e005      	b.n	80058e4 <PCD_EP_ISR_Handler+0x5e4>
          }
        }
        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80058d8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80058da:	461a      	mov	r2, r3
 80058dc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 f91b 	bl	8005b1a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80058ec:	b29b      	uxth	r3, r3
 80058ee:	b21b      	sxth	r3, r3
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	f6ff ad0a 	blt.w	800530a <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80058f6:	2300      	movs	r3, #0
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	3738      	adds	r7, #56	; 0x38
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bd80      	pop	{r7, pc}

08005900 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b088      	sub	sp, #32
 8005904:	af00      	add	r7, sp, #0
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	60b9      	str	r1, [r7, #8]
 800590a:	4613      	mov	r3, r2
 800590c:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800590e:	88fb      	ldrh	r3, [r7, #6]
 8005910:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005914:	2b00      	cmp	r3, #0
 8005916:	d07e      	beq.n	8005a16 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005920:	b29b      	uxth	r3, r3
 8005922:	461a      	mov	r2, r3
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	781b      	ldrb	r3, [r3, #0]
 8005928:	00db      	lsls	r3, r3, #3
 800592a:	4413      	add	r3, r2
 800592c:	3302      	adds	r3, #2
 800592e:	005b      	lsls	r3, r3, #1
 8005930:	68fa      	ldr	r2, [r7, #12]
 8005932:	6812      	ldr	r2, [r2, #0]
 8005934:	4413      	add	r3, r2
 8005936:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800593a:	881b      	ldrh	r3, [r3, #0]
 800593c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005940:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	699a      	ldr	r2, [r3, #24]
 8005946:	8b7b      	ldrh	r3, [r7, #26]
 8005948:	429a      	cmp	r2, r3
 800594a:	d306      	bcc.n	800595a <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	699a      	ldr	r2, [r3, #24]
 8005950:	8b7b      	ldrh	r3, [r7, #26]
 8005952:	1ad2      	subs	r2, r2, r3
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	619a      	str	r2, [r3, #24]
 8005958:	e002      	b.n	8005960 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	2200      	movs	r2, #0
 800595e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	699b      	ldr	r3, [r3, #24]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d123      	bne.n	80059b0 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	461a      	mov	r2, r3
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	781b      	ldrb	r3, [r3, #0]
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	4413      	add	r3, r2
 8005976:	881b      	ldrh	r3, [r3, #0]
 8005978:	b29b      	uxth	r3, r3
 800597a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800597e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005982:	833b      	strh	r3, [r7, #24]
 8005984:	8b3b      	ldrh	r3, [r7, #24]
 8005986:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800598a:	833b      	strh	r3, [r7, #24]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	461a      	mov	r2, r3
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	781b      	ldrb	r3, [r3, #0]
 8005996:	009b      	lsls	r3, r3, #2
 8005998:	441a      	add	r2, r3
 800599a:	8b3b      	ldrh	r3, [r7, #24]
 800599c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80059a0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80059a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059ac:	b29b      	uxth	r3, r3
 80059ae:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80059b0:	88fb      	ldrh	r3, [r7, #6]
 80059b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d01f      	beq.n	80059fa <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	461a      	mov	r2, r3
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	781b      	ldrb	r3, [r3, #0]
 80059c4:	009b      	lsls	r3, r3, #2
 80059c6:	4413      	add	r3, r2
 80059c8:	881b      	ldrh	r3, [r3, #0]
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059d4:	82fb      	strh	r3, [r7, #22]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	461a      	mov	r2, r3
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	781b      	ldrb	r3, [r3, #0]
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	441a      	add	r2, r3
 80059e4:	8afb      	ldrh	r3, [r7, #22]
 80059e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80059ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80059ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059f2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80059f6:	b29b      	uxth	r3, r3
 80059f8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80059fa:	8b7b      	ldrh	r3, [r7, #26]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	f000 8087 	beq.w	8005b10 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	6818      	ldr	r0, [r3, #0]
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	6959      	ldr	r1, [r3, #20]
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	891a      	ldrh	r2, [r3, #8]
 8005a0e:	8b7b      	ldrh	r3, [r7, #26]
 8005a10:	f004 ff67 	bl	800a8e2 <USB_ReadPMA>
 8005a14:	e07c      	b.n	8005b10 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a1e:	b29b      	uxth	r3, r3
 8005a20:	461a      	mov	r2, r3
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	00db      	lsls	r3, r3, #3
 8005a28:	4413      	add	r3, r2
 8005a2a:	3306      	adds	r3, #6
 8005a2c:	005b      	lsls	r3, r3, #1
 8005a2e:	68fa      	ldr	r2, [r7, #12]
 8005a30:	6812      	ldr	r2, [r2, #0]
 8005a32:	4413      	add	r3, r2
 8005a34:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a38:	881b      	ldrh	r3, [r3, #0]
 8005a3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005a3e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	699a      	ldr	r2, [r3, #24]
 8005a44:	8b7b      	ldrh	r3, [r7, #26]
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d306      	bcc.n	8005a58 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	699a      	ldr	r2, [r3, #24]
 8005a4e:	8b7b      	ldrh	r3, [r7, #26]
 8005a50:	1ad2      	subs	r2, r2, r3
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	619a      	str	r2, [r3, #24]
 8005a56:	e002      	b.n	8005a5e <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	699b      	ldr	r3, [r3, #24]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d123      	bne.n	8005aae <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	781b      	ldrb	r3, [r3, #0]
 8005a70:	009b      	lsls	r3, r3, #2
 8005a72:	4413      	add	r3, r2
 8005a74:	881b      	ldrh	r3, [r3, #0]
 8005a76:	b29b      	uxth	r3, r3
 8005a78:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a80:	83fb      	strh	r3, [r7, #30]
 8005a82:	8bfb      	ldrh	r3, [r7, #30]
 8005a84:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005a88:	83fb      	strh	r3, [r7, #30]
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	461a      	mov	r2, r3
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	781b      	ldrb	r3, [r3, #0]
 8005a94:	009b      	lsls	r3, r3, #2
 8005a96:	441a      	add	r2, r3
 8005a98:	8bfb      	ldrh	r3, [r7, #30]
 8005a9a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005a9e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005aa2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005aa6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8005aae:	88fb      	ldrh	r3, [r7, #6]
 8005ab0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d11f      	bne.n	8005af8 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	461a      	mov	r2, r3
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	781b      	ldrb	r3, [r3, #0]
 8005ac2:	009b      	lsls	r3, r3, #2
 8005ac4:	4413      	add	r3, r2
 8005ac6:	881b      	ldrh	r3, [r3, #0]
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ace:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ad2:	83bb      	strh	r3, [r7, #28]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	461a      	mov	r2, r3
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	781b      	ldrb	r3, [r3, #0]
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	441a      	add	r2, r3
 8005ae2:	8bbb      	ldrh	r3, [r7, #28]
 8005ae4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ae8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005aec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005af0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005af4:	b29b      	uxth	r3, r3
 8005af6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8005af8:	8b7b      	ldrh	r3, [r7, #26]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d008      	beq.n	8005b10 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6818      	ldr	r0, [r3, #0]
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	6959      	ldr	r1, [r3, #20]
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	895a      	ldrh	r2, [r3, #10]
 8005b0a:	8b7b      	ldrh	r3, [r7, #26]
 8005b0c:	f004 fee9 	bl	800a8e2 <USB_ReadPMA>
    }
  }

  return count;
 8005b10:	8b7b      	ldrh	r3, [r7, #26]
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3720      	adds	r7, #32
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}

08005b1a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8005b1a:	b580      	push	{r7, lr}
 8005b1c:	b0a2      	sub	sp, #136	; 0x88
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	60f8      	str	r0, [r7, #12]
 8005b22:	60b9      	str	r1, [r7, #8]
 8005b24:	4613      	mov	r3, r2
 8005b26:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005b28:	88fb      	ldrh	r3, [r7, #6]
 8005b2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	f000 81c7 	beq.w	8005ec2 <HAL_PCD_EP_DB_Transmit+0x3a8>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b3c:	b29b      	uxth	r3, r3
 8005b3e:	461a      	mov	r2, r3
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	781b      	ldrb	r3, [r3, #0]
 8005b44:	00db      	lsls	r3, r3, #3
 8005b46:	4413      	add	r3, r2
 8005b48:	3302      	adds	r3, #2
 8005b4a:	005b      	lsls	r3, r3, #1
 8005b4c:	68fa      	ldr	r2, [r7, #12]
 8005b4e:	6812      	ldr	r2, [r2, #0]
 8005b50:	4413      	add	r3, r2
 8005b52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b56:	881b      	ldrh	r3, [r3, #0]
 8005b58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005b5c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxByteNbre)
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	699a      	ldr	r2, [r3, #24]
 8005b64:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d907      	bls.n	8005b7c <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	699a      	ldr	r2, [r3, #24]
 8005b70:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005b74:	1ad2      	subs	r2, r2, r3
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	619a      	str	r2, [r3, #24]
 8005b7a:	e002      	b.n	8005b82 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	699b      	ldr	r3, [r3, #24]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	f040 80b9 	bne.w	8005cfe <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	785b      	ldrb	r3, [r3, #1]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d126      	bne.n	8005be2 <HAL_PCD_EP_DB_Transmit+0xc8>
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005ba2:	b29b      	uxth	r3, r3
 8005ba4:	461a      	mov	r2, r3
 8005ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ba8:	4413      	add	r3, r2
 8005baa:	62bb      	str	r3, [r7, #40]	; 0x28
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	781b      	ldrb	r3, [r3, #0]
 8005bb0:	011a      	lsls	r2, r3, #4
 8005bb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bb4:	4413      	add	r3, r2
 8005bb6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005bba:	627b      	str	r3, [r7, #36]	; 0x24
 8005bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bbe:	881b      	ldrh	r3, [r3, #0]
 8005bc0:	b29b      	uxth	r3, r3
 8005bc2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005bc6:	b29a      	uxth	r2, r3
 8005bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bca:	801a      	strh	r2, [r3, #0]
 8005bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bce:	881b      	ldrh	r3, [r3, #0]
 8005bd0:	b29b      	uxth	r3, r3
 8005bd2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005bd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005bda:	b29a      	uxth	r2, r3
 8005bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bde:	801a      	strh	r2, [r3, #0]
 8005be0:	e01a      	b.n	8005c18 <HAL_PCD_EP_DB_Transmit+0xfe>
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	785b      	ldrb	r3, [r3, #1]
 8005be6:	2b01      	cmp	r3, #1
 8005be8:	d116      	bne.n	8005c18 <HAL_PCD_EP_DB_Transmit+0xfe>
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	633b      	str	r3, [r7, #48]	; 0x30
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005bf8:	b29b      	uxth	r3, r3
 8005bfa:	461a      	mov	r2, r3
 8005bfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bfe:	4413      	add	r3, r2
 8005c00:	633b      	str	r3, [r7, #48]	; 0x30
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	781b      	ldrb	r3, [r3, #0]
 8005c06:	011a      	lsls	r2, r3, #4
 8005c08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c0a:	4413      	add	r3, r2
 8005c0c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005c10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c14:	2200      	movs	r2, #0
 8005c16:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	623b      	str	r3, [r7, #32]
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	785b      	ldrb	r3, [r3, #1]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d126      	bne.n	8005c74 <HAL_PCD_EP_DB_Transmit+0x15a>
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	61bb      	str	r3, [r7, #24]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	461a      	mov	r2, r3
 8005c38:	69bb      	ldr	r3, [r7, #24]
 8005c3a:	4413      	add	r3, r2
 8005c3c:	61bb      	str	r3, [r7, #24]
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	781b      	ldrb	r3, [r3, #0]
 8005c42:	011a      	lsls	r2, r3, #4
 8005c44:	69bb      	ldr	r3, [r7, #24]
 8005c46:	4413      	add	r3, r2
 8005c48:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005c4c:	617b      	str	r3, [r7, #20]
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	881b      	ldrh	r3, [r3, #0]
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005c58:	b29a      	uxth	r2, r3
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	801a      	strh	r2, [r3, #0]
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	881b      	ldrh	r3, [r3, #0]
 8005c62:	b29b      	uxth	r3, r3
 8005c64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c6c:	b29a      	uxth	r2, r3
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	801a      	strh	r2, [r3, #0]
 8005c72:	e017      	b.n	8005ca4 <HAL_PCD_EP_DB_Transmit+0x18a>
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	785b      	ldrb	r3, [r3, #1]
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d113      	bne.n	8005ca4 <HAL_PCD_EP_DB_Transmit+0x18a>
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	461a      	mov	r2, r3
 8005c88:	6a3b      	ldr	r3, [r7, #32]
 8005c8a:	4413      	add	r3, r2
 8005c8c:	623b      	str	r3, [r7, #32]
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	781b      	ldrb	r3, [r3, #0]
 8005c92:	011a      	lsls	r2, r3, #4
 8005c94:	6a3b      	ldr	r3, [r7, #32]
 8005c96:	4413      	add	r3, r2
 8005c98:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005c9c:	61fb      	str	r3, [r7, #28]
 8005c9e:	69fb      	ldr	r3, [r7, #28]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	781b      	ldrb	r3, [r3, #0]
 8005ca8:	4619      	mov	r1, r3
 8005caa:	68f8      	ldr	r0, [r7, #12]
 8005cac:	f006 fc23 	bl	800c4f6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005cb0:	88fb      	ldrh	r3, [r7, #6]
 8005cb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	f000 82d4 	beq.w	8006264 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	781b      	ldrb	r3, [r3, #0]
 8005cc6:	009b      	lsls	r3, r3, #2
 8005cc8:	4413      	add	r3, r2
 8005cca:	881b      	ldrh	r3, [r3, #0]
 8005ccc:	b29b      	uxth	r3, r3
 8005cce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005cd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cd6:	827b      	strh	r3, [r7, #18]
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	461a      	mov	r2, r3
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	781b      	ldrb	r3, [r3, #0]
 8005ce2:	009b      	lsls	r3, r3, #2
 8005ce4:	441a      	add	r2, r3
 8005ce6:	8a7b      	ldrh	r3, [r7, #18]
 8005ce8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005cec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005cf0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005cf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	8013      	strh	r3, [r2, #0]
 8005cfc:	e2b2      	b.n	8006264 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005cfe:	88fb      	ldrh	r3, [r7, #6]
 8005d00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d021      	beq.n	8005d4c <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	461a      	mov	r2, r3
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	781b      	ldrb	r3, [r3, #0]
 8005d12:	009b      	lsls	r3, r3, #2
 8005d14:	4413      	add	r3, r2
 8005d16:	881b      	ldrh	r3, [r3, #0]
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d22:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	781b      	ldrb	r3, [r3, #0]
 8005d30:	009b      	lsls	r3, r3, #2
 8005d32:	441a      	add	r2, r3
 8005d34:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005d38:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d3c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d40:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005d44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005d52:	2b01      	cmp	r3, #1
 8005d54:	f040 8286 	bne.w	8006264 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	695a      	ldr	r2, [r3, #20]
 8005d5c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005d60:	441a      	add	r2, r3
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	69da      	ldr	r2, [r3, #28]
 8005d6a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005d6e:	441a      	add	r2, r3
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	6a1a      	ldr	r2, [r3, #32]
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	691b      	ldr	r3, [r3, #16]
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	d309      	bcc.n	8005d94 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	691b      	ldr	r3, [r3, #16]
 8005d84:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	6a1a      	ldr	r2, [r3, #32]
 8005d8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d8c:	1ad2      	subs	r2, r2, r3
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	621a      	str	r2, [r3, #32]
 8005d92:	e015      	b.n	8005dc0 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	6a1b      	ldr	r3, [r3, #32]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d107      	bne.n	8005dac <HAL_PCD_EP_DB_Transmit+0x292>
        {
          len = TxByteNbre;
 8005d9c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005da0:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	2200      	movs	r2, #0
 8005da6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8005daa:	e009      	b.n	8005dc0 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	2200      	movs	r2, #0
 8005db0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	6a1b      	ldr	r3, [r3, #32]
 8005db8:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	785b      	ldrb	r3, [r3, #1]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d155      	bne.n	8005e74 <HAL_PCD_EP_DB_Transmit+0x35a>
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	63bb      	str	r3, [r7, #56]	; 0x38
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	461a      	mov	r2, r3
 8005dda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ddc:	4413      	add	r3, r2
 8005dde:	63bb      	str	r3, [r7, #56]	; 0x38
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	781b      	ldrb	r3, [r3, #0]
 8005de4:	011a      	lsls	r2, r3, #4
 8005de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005de8:	4413      	add	r3, r2
 8005dea:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005dee:	637b      	str	r3, [r7, #52]	; 0x34
 8005df0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d112      	bne.n	8005e1c <HAL_PCD_EP_DB_Transmit+0x302>
 8005df6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005df8:	881b      	ldrh	r3, [r3, #0]
 8005dfa:	b29b      	uxth	r3, r3
 8005dfc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005e00:	b29a      	uxth	r2, r3
 8005e02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e04:	801a      	strh	r2, [r3, #0]
 8005e06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e08:	881b      	ldrh	r3, [r3, #0]
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e10:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e14:	b29a      	uxth	r2, r3
 8005e16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e18:	801a      	strh	r2, [r3, #0]
 8005e1a:	e047      	b.n	8005eac <HAL_PCD_EP_DB_Transmit+0x392>
 8005e1c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e1e:	2b3e      	cmp	r3, #62	; 0x3e
 8005e20:	d811      	bhi.n	8005e46 <HAL_PCD_EP_DB_Transmit+0x32c>
 8005e22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e24:	085b      	lsrs	r3, r3, #1
 8005e26:	64bb      	str	r3, [r7, #72]	; 0x48
 8005e28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e2a:	f003 0301 	and.w	r3, r3, #1
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d002      	beq.n	8005e38 <HAL_PCD_EP_DB_Transmit+0x31e>
 8005e32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e34:	3301      	adds	r3, #1
 8005e36:	64bb      	str	r3, [r7, #72]	; 0x48
 8005e38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	029b      	lsls	r3, r3, #10
 8005e3e:	b29a      	uxth	r2, r3
 8005e40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e42:	801a      	strh	r2, [r3, #0]
 8005e44:	e032      	b.n	8005eac <HAL_PCD_EP_DB_Transmit+0x392>
 8005e46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e48:	095b      	lsrs	r3, r3, #5
 8005e4a:	64bb      	str	r3, [r7, #72]	; 0x48
 8005e4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e4e:	f003 031f 	and.w	r3, r3, #31
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d102      	bne.n	8005e5c <HAL_PCD_EP_DB_Transmit+0x342>
 8005e56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e58:	3b01      	subs	r3, #1
 8005e5a:	64bb      	str	r3, [r7, #72]	; 0x48
 8005e5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e5e:	b29b      	uxth	r3, r3
 8005e60:	029b      	lsls	r3, r3, #10
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e6c:	b29a      	uxth	r2, r3
 8005e6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e70:	801a      	strh	r2, [r3, #0]
 8005e72:	e01b      	b.n	8005eac <HAL_PCD_EP_DB_Transmit+0x392>
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	785b      	ldrb	r3, [r3, #1]
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d117      	bne.n	8005eac <HAL_PCD_EP_DB_Transmit+0x392>
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	643b      	str	r3, [r7, #64]	; 0x40
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	461a      	mov	r2, r3
 8005e8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e90:	4413      	add	r3, r2
 8005e92:	643b      	str	r3, [r7, #64]	; 0x40
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	781b      	ldrb	r3, [r3, #0]
 8005e98:	011a      	lsls	r2, r3, #4
 8005e9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e9c:	4413      	add	r3, r2
 8005e9e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005ea2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ea4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ea6:	b29a      	uxth	r2, r3
 8005ea8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005eaa:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	6818      	ldr	r0, [r3, #0]
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	6959      	ldr	r1, [r3, #20]
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	891a      	ldrh	r2, [r3, #8]
 8005eb8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005eba:	b29b      	uxth	r3, r3
 8005ebc:	f004 fccc 	bl	800a858 <USB_WritePMA>
 8005ec0:	e1d0      	b.n	8006264 <HAL_PCD_EP_DB_Transmit+0x74a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005eca:	b29b      	uxth	r3, r3
 8005ecc:	461a      	mov	r2, r3
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	781b      	ldrb	r3, [r3, #0]
 8005ed2:	00db      	lsls	r3, r3, #3
 8005ed4:	4413      	add	r3, r2
 8005ed6:	3306      	adds	r3, #6
 8005ed8:	005b      	lsls	r3, r3, #1
 8005eda:	68fa      	ldr	r2, [r7, #12]
 8005edc:	6812      	ldr	r2, [r2, #0]
 8005ede:	4413      	add	r3, r2
 8005ee0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ee4:	881b      	ldrh	r3, [r3, #0]
 8005ee6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005eea:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxByteNbre)
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	699a      	ldr	r2, [r3, #24]
 8005ef2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005ef6:	429a      	cmp	r2, r3
 8005ef8:	d307      	bcc.n	8005f0a <HAL_PCD_EP_DB_Transmit+0x3f0>
    {
      ep->xfer_len -= TxByteNbre;
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	699a      	ldr	r2, [r3, #24]
 8005efe:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005f02:	1ad2      	subs	r2, r2, r3
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	619a      	str	r2, [r3, #24]
 8005f08:	e002      	b.n	8005f10 <HAL_PCD_EP_DB_Transmit+0x3f6>
    }
    else
    {
      ep->xfer_len = 0U;
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	699b      	ldr	r3, [r3, #24]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	f040 80c4 	bne.w	80060a2 <HAL_PCD_EP_DB_Transmit+0x588>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	785b      	ldrb	r3, [r3, #1]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d126      	bne.n	8005f70 <HAL_PCD_EP_DB_Transmit+0x456>
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f30:	b29b      	uxth	r3, r3
 8005f32:	461a      	mov	r2, r3
 8005f34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f36:	4413      	add	r3, r2
 8005f38:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	781b      	ldrb	r3, [r3, #0]
 8005f3e:	011a      	lsls	r2, r3, #4
 8005f40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f42:	4413      	add	r3, r2
 8005f44:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005f48:	66bb      	str	r3, [r7, #104]	; 0x68
 8005f4a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005f4c:	881b      	ldrh	r3, [r3, #0]
 8005f4e:	b29b      	uxth	r3, r3
 8005f50:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005f54:	b29a      	uxth	r2, r3
 8005f56:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005f58:	801a      	strh	r2, [r3, #0]
 8005f5a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005f5c:	881b      	ldrh	r3, [r3, #0]
 8005f5e:	b29b      	uxth	r3, r3
 8005f60:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f64:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f68:	b29a      	uxth	r2, r3
 8005f6a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005f6c:	801a      	strh	r2, [r3, #0]
 8005f6e:	e01a      	b.n	8005fa6 <HAL_PCD_EP_DB_Transmit+0x48c>
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	785b      	ldrb	r3, [r3, #1]
 8005f74:	2b01      	cmp	r3, #1
 8005f76:	d116      	bne.n	8005fa6 <HAL_PCD_EP_DB_Transmit+0x48c>
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	677b      	str	r3, [r7, #116]	; 0x74
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f86:	b29b      	uxth	r3, r3
 8005f88:	461a      	mov	r2, r3
 8005f8a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f8c:	4413      	add	r3, r2
 8005f8e:	677b      	str	r3, [r7, #116]	; 0x74
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	781b      	ldrb	r3, [r3, #0]
 8005f94:	011a      	lsls	r2, r3, #4
 8005f96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f98:	4413      	add	r3, r2
 8005f9a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005f9e:	673b      	str	r3, [r7, #112]	; 0x70
 8005fa0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	67bb      	str	r3, [r7, #120]	; 0x78
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	785b      	ldrb	r3, [r3, #1]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d12f      	bne.n	8006014 <HAL_PCD_EP_DB_Transmit+0x4fa>
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005fc4:	b29b      	uxth	r3, r3
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005fcc:	4413      	add	r3, r2
 8005fce:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	781b      	ldrb	r3, [r3, #0]
 8005fd6:	011a      	lsls	r2, r3, #4
 8005fd8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005fdc:	4413      	add	r3, r2
 8005fde:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005fe2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005fe6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005fea:	881b      	ldrh	r3, [r3, #0]
 8005fec:	b29b      	uxth	r3, r3
 8005fee:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005ff2:	b29a      	uxth	r2, r3
 8005ff4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005ff8:	801a      	strh	r2, [r3, #0]
 8005ffa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005ffe:	881b      	ldrh	r3, [r3, #0]
 8006000:	b29b      	uxth	r3, r3
 8006002:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006006:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800600a:	b29a      	uxth	r2, r3
 800600c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006010:	801a      	strh	r2, [r3, #0]
 8006012:	e017      	b.n	8006044 <HAL_PCD_EP_DB_Transmit+0x52a>
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	785b      	ldrb	r3, [r3, #1]
 8006018:	2b01      	cmp	r3, #1
 800601a:	d113      	bne.n	8006044 <HAL_PCD_EP_DB_Transmit+0x52a>
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006024:	b29b      	uxth	r3, r3
 8006026:	461a      	mov	r2, r3
 8006028:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800602a:	4413      	add	r3, r2
 800602c:	67bb      	str	r3, [r7, #120]	; 0x78
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	781b      	ldrb	r3, [r3, #0]
 8006032:	011a      	lsls	r2, r3, #4
 8006034:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006036:	4413      	add	r3, r2
 8006038:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800603c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800603e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006040:	2200      	movs	r2, #0
 8006042:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	781b      	ldrb	r3, [r3, #0]
 8006048:	4619      	mov	r1, r3
 800604a:	68f8      	ldr	r0, [r7, #12]
 800604c:	f006 fa53 	bl	800c4f6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006050:	88fb      	ldrh	r3, [r7, #6]
 8006052:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006056:	2b00      	cmp	r3, #0
 8006058:	f040 8104 	bne.w	8006264 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	461a      	mov	r2, r3
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	781b      	ldrb	r3, [r3, #0]
 8006066:	009b      	lsls	r3, r3, #2
 8006068:	4413      	add	r3, r2
 800606a:	881b      	ldrh	r3, [r3, #0]
 800606c:	b29b      	uxth	r3, r3
 800606e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006072:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006076:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	461a      	mov	r2, r3
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	781b      	ldrb	r3, [r3, #0]
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	441a      	add	r2, r3
 8006088:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800608c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006090:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006094:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006098:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800609c:	b29b      	uxth	r3, r3
 800609e:	8013      	strh	r3, [r2, #0]
 80060a0:	e0e0      	b.n	8006264 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80060a2:	88fb      	ldrh	r3, [r7, #6]
 80060a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d121      	bne.n	80060f0 <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	461a      	mov	r2, r3
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	781b      	ldrb	r3, [r3, #0]
 80060b6:	009b      	lsls	r3, r3, #2
 80060b8:	4413      	add	r3, r2
 80060ba:	881b      	ldrh	r3, [r3, #0]
 80060bc:	b29b      	uxth	r3, r3
 80060be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80060c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060c6:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	461a      	mov	r2, r3
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	781b      	ldrb	r3, [r3, #0]
 80060d4:	009b      	lsls	r3, r3, #2
 80060d6:	441a      	add	r2, r3
 80060d8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80060dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80060e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80060e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80060e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060ec:	b29b      	uxth	r3, r3
 80060ee:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	f040 80b4 	bne.w	8006264 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	695a      	ldr	r2, [r3, #20]
 8006100:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006104:	441a      	add	r2, r3
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	69da      	ldr	r2, [r3, #28]
 800610e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006112:	441a      	add	r2, r3
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	6a1a      	ldr	r2, [r3, #32]
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	691b      	ldr	r3, [r3, #16]
 8006120:	429a      	cmp	r2, r3
 8006122:	d309      	bcc.n	8006138 <HAL_PCD_EP_DB_Transmit+0x61e>
        {
          len = ep->maxpacket;
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	691b      	ldr	r3, [r3, #16]
 8006128:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	6a1a      	ldr	r2, [r3, #32]
 800612e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006130:	1ad2      	subs	r2, r2, r3
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	621a      	str	r2, [r3, #32]
 8006136:	e015      	b.n	8006164 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else if (ep->xfer_len_db == 0U)
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	6a1b      	ldr	r3, [r3, #32]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d107      	bne.n	8006150 <HAL_PCD_EP_DB_Transmit+0x636>
        {
          len = TxByteNbre;
 8006140:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006144:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	2200      	movs	r2, #0
 800614a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800614e:	e009      	b.n	8006164 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else
        {
          len = ep->xfer_len_db;
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	6a1b      	ldr	r3, [r3, #32]
 8006154:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	2200      	movs	r2, #0
 800615a:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	2200      	movs	r2, #0
 8006160:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	667b      	str	r3, [r7, #100]	; 0x64
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	785b      	ldrb	r3, [r3, #1]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d155      	bne.n	800621e <HAL_PCD_EP_DB_Transmit+0x704>
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006180:	b29b      	uxth	r3, r3
 8006182:	461a      	mov	r2, r3
 8006184:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006186:	4413      	add	r3, r2
 8006188:	65fb      	str	r3, [r7, #92]	; 0x5c
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	781b      	ldrb	r3, [r3, #0]
 800618e:	011a      	lsls	r2, r3, #4
 8006190:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006192:	4413      	add	r3, r2
 8006194:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006198:	65bb      	str	r3, [r7, #88]	; 0x58
 800619a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800619c:	2b00      	cmp	r3, #0
 800619e:	d112      	bne.n	80061c6 <HAL_PCD_EP_DB_Transmit+0x6ac>
 80061a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80061a2:	881b      	ldrh	r3, [r3, #0]
 80061a4:	b29b      	uxth	r3, r3
 80061a6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80061aa:	b29a      	uxth	r2, r3
 80061ac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80061ae:	801a      	strh	r2, [r3, #0]
 80061b0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80061b2:	881b      	ldrh	r3, [r3, #0]
 80061b4:	b29b      	uxth	r3, r3
 80061b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80061ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80061be:	b29a      	uxth	r2, r3
 80061c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80061c2:	801a      	strh	r2, [r3, #0]
 80061c4:	e044      	b.n	8006250 <HAL_PCD_EP_DB_Transmit+0x736>
 80061c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061c8:	2b3e      	cmp	r3, #62	; 0x3e
 80061ca:	d811      	bhi.n	80061f0 <HAL_PCD_EP_DB_Transmit+0x6d6>
 80061cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061ce:	085b      	lsrs	r3, r3, #1
 80061d0:	657b      	str	r3, [r7, #84]	; 0x54
 80061d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061d4:	f003 0301 	and.w	r3, r3, #1
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d002      	beq.n	80061e2 <HAL_PCD_EP_DB_Transmit+0x6c8>
 80061dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80061de:	3301      	adds	r3, #1
 80061e0:	657b      	str	r3, [r7, #84]	; 0x54
 80061e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80061e4:	b29b      	uxth	r3, r3
 80061e6:	029b      	lsls	r3, r3, #10
 80061e8:	b29a      	uxth	r2, r3
 80061ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80061ec:	801a      	strh	r2, [r3, #0]
 80061ee:	e02f      	b.n	8006250 <HAL_PCD_EP_DB_Transmit+0x736>
 80061f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061f2:	095b      	lsrs	r3, r3, #5
 80061f4:	657b      	str	r3, [r7, #84]	; 0x54
 80061f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061f8:	f003 031f 	and.w	r3, r3, #31
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d102      	bne.n	8006206 <HAL_PCD_EP_DB_Transmit+0x6ec>
 8006200:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006202:	3b01      	subs	r3, #1
 8006204:	657b      	str	r3, [r7, #84]	; 0x54
 8006206:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006208:	b29b      	uxth	r3, r3
 800620a:	029b      	lsls	r3, r3, #10
 800620c:	b29b      	uxth	r3, r3
 800620e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006212:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006216:	b29a      	uxth	r2, r3
 8006218:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800621a:	801a      	strh	r2, [r3, #0]
 800621c:	e018      	b.n	8006250 <HAL_PCD_EP_DB_Transmit+0x736>
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	785b      	ldrb	r3, [r3, #1]
 8006222:	2b01      	cmp	r3, #1
 8006224:	d114      	bne.n	8006250 <HAL_PCD_EP_DB_Transmit+0x736>
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800622e:	b29b      	uxth	r3, r3
 8006230:	461a      	mov	r2, r3
 8006232:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006234:	4413      	add	r3, r2
 8006236:	667b      	str	r3, [r7, #100]	; 0x64
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	781b      	ldrb	r3, [r3, #0]
 800623c:	011a      	lsls	r2, r3, #4
 800623e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006240:	4413      	add	r3, r2
 8006242:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006246:	663b      	str	r3, [r7, #96]	; 0x60
 8006248:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800624a:	b29a      	uxth	r2, r3
 800624c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800624e:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	6818      	ldr	r0, [r3, #0]
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	6959      	ldr	r1, [r3, #20]
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	895a      	ldrh	r2, [r3, #10]
 800625c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800625e:	b29b      	uxth	r3, r3
 8006260:	f004 fafa 	bl	800a858 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	461a      	mov	r2, r3
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	009b      	lsls	r3, r3, #2
 8006270:	4413      	add	r3, r2
 8006272:	881b      	ldrh	r3, [r3, #0]
 8006274:	b29b      	uxth	r3, r3
 8006276:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800627a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800627e:	823b      	strh	r3, [r7, #16]
 8006280:	8a3b      	ldrh	r3, [r7, #16]
 8006282:	f083 0310 	eor.w	r3, r3, #16
 8006286:	823b      	strh	r3, [r7, #16]
 8006288:	8a3b      	ldrh	r3, [r7, #16]
 800628a:	f083 0320 	eor.w	r3, r3, #32
 800628e:	823b      	strh	r3, [r7, #16]
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	461a      	mov	r2, r3
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	781b      	ldrb	r3, [r3, #0]
 800629a:	009b      	lsls	r3, r3, #2
 800629c:	441a      	add	r2, r3
 800629e:	8a3b      	ldrh	r3, [r7, #16]
 80062a0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80062a4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80062a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80062ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062b0:	b29b      	uxth	r3, r3
 80062b2:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80062b4:	2300      	movs	r3, #0
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3788      	adds	r7, #136	; 0x88
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}

080062be <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80062be:	b480      	push	{r7}
 80062c0:	b087      	sub	sp, #28
 80062c2:	af00      	add	r7, sp, #0
 80062c4:	60f8      	str	r0, [r7, #12]
 80062c6:	607b      	str	r3, [r7, #4]
 80062c8:	460b      	mov	r3, r1
 80062ca:	817b      	strh	r3, [r7, #10]
 80062cc:	4613      	mov	r3, r2
 80062ce:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80062d0:	897b      	ldrh	r3, [r7, #10]
 80062d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062d6:	b29b      	uxth	r3, r3
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d00b      	beq.n	80062f4 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80062dc:	897b      	ldrh	r3, [r7, #10]
 80062de:	f003 0307 	and.w	r3, r3, #7
 80062e2:	1c5a      	adds	r2, r3, #1
 80062e4:	4613      	mov	r3, r2
 80062e6:	009b      	lsls	r3, r3, #2
 80062e8:	4413      	add	r3, r2
 80062ea:	00db      	lsls	r3, r3, #3
 80062ec:	68fa      	ldr	r2, [r7, #12]
 80062ee:	4413      	add	r3, r2
 80062f0:	617b      	str	r3, [r7, #20]
 80062f2:	e009      	b.n	8006308 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80062f4:	897a      	ldrh	r2, [r7, #10]
 80062f6:	4613      	mov	r3, r2
 80062f8:	009b      	lsls	r3, r3, #2
 80062fa:	4413      	add	r3, r2
 80062fc:	00db      	lsls	r3, r3, #3
 80062fe:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006302:	68fa      	ldr	r2, [r7, #12]
 8006304:	4413      	add	r3, r2
 8006306:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8006308:	893b      	ldrh	r3, [r7, #8]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d107      	bne.n	800631e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	2200      	movs	r2, #0
 8006312:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	b29a      	uxth	r2, r3
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	80da      	strh	r2, [r3, #6]
 800631c:	e00b      	b.n	8006336 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	2201      	movs	r2, #1
 8006322:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	b29a      	uxth	r2, r3
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	0c1b      	lsrs	r3, r3, #16
 8006330:	b29a      	uxth	r2, r3
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8006336:	2300      	movs	r3, #0
}
 8006338:	4618      	mov	r0, r3
 800633a:	371c      	adds	r7, #28
 800633c:	46bd      	mov	sp, r7
 800633e:	bc80      	pop	{r7}
 8006340:	4770      	bx	lr
	...

08006344 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b086      	sub	sp, #24
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d101      	bne.n	8006356 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e272      	b.n	800683c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f003 0301 	and.w	r3, r3, #1
 800635e:	2b00      	cmp	r3, #0
 8006360:	f000 8087 	beq.w	8006472 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006364:	4b92      	ldr	r3, [pc, #584]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	f003 030c 	and.w	r3, r3, #12
 800636c:	2b04      	cmp	r3, #4
 800636e:	d00c      	beq.n	800638a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006370:	4b8f      	ldr	r3, [pc, #572]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	f003 030c 	and.w	r3, r3, #12
 8006378:	2b08      	cmp	r3, #8
 800637a:	d112      	bne.n	80063a2 <HAL_RCC_OscConfig+0x5e>
 800637c:	4b8c      	ldr	r3, [pc, #560]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006384:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006388:	d10b      	bne.n	80063a2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800638a:	4b89      	ldr	r3, [pc, #548]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006392:	2b00      	cmp	r3, #0
 8006394:	d06c      	beq.n	8006470 <HAL_RCC_OscConfig+0x12c>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	685b      	ldr	r3, [r3, #4]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d168      	bne.n	8006470 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	e24c      	b.n	800683c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063aa:	d106      	bne.n	80063ba <HAL_RCC_OscConfig+0x76>
 80063ac:	4b80      	ldr	r3, [pc, #512]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a7f      	ldr	r2, [pc, #508]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 80063b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063b6:	6013      	str	r3, [r2, #0]
 80063b8:	e02e      	b.n	8006418 <HAL_RCC_OscConfig+0xd4>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d10c      	bne.n	80063dc <HAL_RCC_OscConfig+0x98>
 80063c2:	4b7b      	ldr	r3, [pc, #492]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4a7a      	ldr	r2, [pc, #488]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 80063c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063cc:	6013      	str	r3, [r2, #0]
 80063ce:	4b78      	ldr	r3, [pc, #480]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4a77      	ldr	r2, [pc, #476]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 80063d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80063d8:	6013      	str	r3, [r2, #0]
 80063da:	e01d      	b.n	8006418 <HAL_RCC_OscConfig+0xd4>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80063e4:	d10c      	bne.n	8006400 <HAL_RCC_OscConfig+0xbc>
 80063e6:	4b72      	ldr	r3, [pc, #456]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a71      	ldr	r2, [pc, #452]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 80063ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80063f0:	6013      	str	r3, [r2, #0]
 80063f2:	4b6f      	ldr	r3, [pc, #444]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a6e      	ldr	r2, [pc, #440]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 80063f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063fc:	6013      	str	r3, [r2, #0]
 80063fe:	e00b      	b.n	8006418 <HAL_RCC_OscConfig+0xd4>
 8006400:	4b6b      	ldr	r3, [pc, #428]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a6a      	ldr	r2, [pc, #424]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 8006406:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800640a:	6013      	str	r3, [r2, #0]
 800640c:	4b68      	ldr	r3, [pc, #416]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4a67      	ldr	r2, [pc, #412]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 8006412:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006416:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d013      	beq.n	8006448 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006420:	f7fd f8ea 	bl	80035f8 <HAL_GetTick>
 8006424:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006426:	e008      	b.n	800643a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006428:	f7fd f8e6 	bl	80035f8 <HAL_GetTick>
 800642c:	4602      	mov	r2, r0
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	1ad3      	subs	r3, r2, r3
 8006432:	2b64      	cmp	r3, #100	; 0x64
 8006434:	d901      	bls.n	800643a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006436:	2303      	movs	r3, #3
 8006438:	e200      	b.n	800683c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800643a:	4b5d      	ldr	r3, [pc, #372]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006442:	2b00      	cmp	r3, #0
 8006444:	d0f0      	beq.n	8006428 <HAL_RCC_OscConfig+0xe4>
 8006446:	e014      	b.n	8006472 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006448:	f7fd f8d6 	bl	80035f8 <HAL_GetTick>
 800644c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800644e:	e008      	b.n	8006462 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006450:	f7fd f8d2 	bl	80035f8 <HAL_GetTick>
 8006454:	4602      	mov	r2, r0
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	1ad3      	subs	r3, r2, r3
 800645a:	2b64      	cmp	r3, #100	; 0x64
 800645c:	d901      	bls.n	8006462 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800645e:	2303      	movs	r3, #3
 8006460:	e1ec      	b.n	800683c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006462:	4b53      	ldr	r3, [pc, #332]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800646a:	2b00      	cmp	r3, #0
 800646c:	d1f0      	bne.n	8006450 <HAL_RCC_OscConfig+0x10c>
 800646e:	e000      	b.n	8006472 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006470:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f003 0302 	and.w	r3, r3, #2
 800647a:	2b00      	cmp	r3, #0
 800647c:	d063      	beq.n	8006546 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800647e:	4b4c      	ldr	r3, [pc, #304]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	f003 030c 	and.w	r3, r3, #12
 8006486:	2b00      	cmp	r3, #0
 8006488:	d00b      	beq.n	80064a2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800648a:	4b49      	ldr	r3, [pc, #292]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	f003 030c 	and.w	r3, r3, #12
 8006492:	2b08      	cmp	r3, #8
 8006494:	d11c      	bne.n	80064d0 <HAL_RCC_OscConfig+0x18c>
 8006496:	4b46      	ldr	r3, [pc, #280]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d116      	bne.n	80064d0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064a2:	4b43      	ldr	r3, [pc, #268]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f003 0302 	and.w	r3, r3, #2
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d005      	beq.n	80064ba <HAL_RCC_OscConfig+0x176>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	691b      	ldr	r3, [r3, #16]
 80064b2:	2b01      	cmp	r3, #1
 80064b4:	d001      	beq.n	80064ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80064b6:	2301      	movs	r3, #1
 80064b8:	e1c0      	b.n	800683c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064ba:	4b3d      	ldr	r3, [pc, #244]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	695b      	ldr	r3, [r3, #20]
 80064c6:	00db      	lsls	r3, r3, #3
 80064c8:	4939      	ldr	r1, [pc, #228]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 80064ca:	4313      	orrs	r3, r2
 80064cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064ce:	e03a      	b.n	8006546 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	691b      	ldr	r3, [r3, #16]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d020      	beq.n	800651a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80064d8:	4b36      	ldr	r3, [pc, #216]	; (80065b4 <HAL_RCC_OscConfig+0x270>)
 80064da:	2201      	movs	r2, #1
 80064dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064de:	f7fd f88b 	bl	80035f8 <HAL_GetTick>
 80064e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064e4:	e008      	b.n	80064f8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064e6:	f7fd f887 	bl	80035f8 <HAL_GetTick>
 80064ea:	4602      	mov	r2, r0
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	1ad3      	subs	r3, r2, r3
 80064f0:	2b02      	cmp	r3, #2
 80064f2:	d901      	bls.n	80064f8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80064f4:	2303      	movs	r3, #3
 80064f6:	e1a1      	b.n	800683c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064f8:	4b2d      	ldr	r3, [pc, #180]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f003 0302 	and.w	r3, r3, #2
 8006500:	2b00      	cmp	r3, #0
 8006502:	d0f0      	beq.n	80064e6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006504:	4b2a      	ldr	r3, [pc, #168]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	695b      	ldr	r3, [r3, #20]
 8006510:	00db      	lsls	r3, r3, #3
 8006512:	4927      	ldr	r1, [pc, #156]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 8006514:	4313      	orrs	r3, r2
 8006516:	600b      	str	r3, [r1, #0]
 8006518:	e015      	b.n	8006546 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800651a:	4b26      	ldr	r3, [pc, #152]	; (80065b4 <HAL_RCC_OscConfig+0x270>)
 800651c:	2200      	movs	r2, #0
 800651e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006520:	f7fd f86a 	bl	80035f8 <HAL_GetTick>
 8006524:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006526:	e008      	b.n	800653a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006528:	f7fd f866 	bl	80035f8 <HAL_GetTick>
 800652c:	4602      	mov	r2, r0
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	1ad3      	subs	r3, r2, r3
 8006532:	2b02      	cmp	r3, #2
 8006534:	d901      	bls.n	800653a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006536:	2303      	movs	r3, #3
 8006538:	e180      	b.n	800683c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800653a:	4b1d      	ldr	r3, [pc, #116]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f003 0302 	and.w	r3, r3, #2
 8006542:	2b00      	cmp	r3, #0
 8006544:	d1f0      	bne.n	8006528 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f003 0308 	and.w	r3, r3, #8
 800654e:	2b00      	cmp	r3, #0
 8006550:	d03a      	beq.n	80065c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	699b      	ldr	r3, [r3, #24]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d019      	beq.n	800658e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800655a:	4b17      	ldr	r3, [pc, #92]	; (80065b8 <HAL_RCC_OscConfig+0x274>)
 800655c:	2201      	movs	r2, #1
 800655e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006560:	f7fd f84a 	bl	80035f8 <HAL_GetTick>
 8006564:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006566:	e008      	b.n	800657a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006568:	f7fd f846 	bl	80035f8 <HAL_GetTick>
 800656c:	4602      	mov	r2, r0
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	1ad3      	subs	r3, r2, r3
 8006572:	2b02      	cmp	r3, #2
 8006574:	d901      	bls.n	800657a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006576:	2303      	movs	r3, #3
 8006578:	e160      	b.n	800683c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800657a:	4b0d      	ldr	r3, [pc, #52]	; (80065b0 <HAL_RCC_OscConfig+0x26c>)
 800657c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800657e:	f003 0302 	and.w	r3, r3, #2
 8006582:	2b00      	cmp	r3, #0
 8006584:	d0f0      	beq.n	8006568 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006586:	2001      	movs	r0, #1
 8006588:	f000 fac4 	bl	8006b14 <RCC_Delay>
 800658c:	e01c      	b.n	80065c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800658e:	4b0a      	ldr	r3, [pc, #40]	; (80065b8 <HAL_RCC_OscConfig+0x274>)
 8006590:	2200      	movs	r2, #0
 8006592:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006594:	f7fd f830 	bl	80035f8 <HAL_GetTick>
 8006598:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800659a:	e00f      	b.n	80065bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800659c:	f7fd f82c 	bl	80035f8 <HAL_GetTick>
 80065a0:	4602      	mov	r2, r0
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	1ad3      	subs	r3, r2, r3
 80065a6:	2b02      	cmp	r3, #2
 80065a8:	d908      	bls.n	80065bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80065aa:	2303      	movs	r3, #3
 80065ac:	e146      	b.n	800683c <HAL_RCC_OscConfig+0x4f8>
 80065ae:	bf00      	nop
 80065b0:	40021000 	.word	0x40021000
 80065b4:	42420000 	.word	0x42420000
 80065b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065bc:	4b92      	ldr	r3, [pc, #584]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 80065be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c0:	f003 0302 	and.w	r3, r3, #2
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d1e9      	bne.n	800659c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f003 0304 	and.w	r3, r3, #4
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	f000 80a6 	beq.w	8006722 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80065d6:	2300      	movs	r3, #0
 80065d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80065da:	4b8b      	ldr	r3, [pc, #556]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 80065dc:	69db      	ldr	r3, [r3, #28]
 80065de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d10d      	bne.n	8006602 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80065e6:	4b88      	ldr	r3, [pc, #544]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 80065e8:	69db      	ldr	r3, [r3, #28]
 80065ea:	4a87      	ldr	r2, [pc, #540]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 80065ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80065f0:	61d3      	str	r3, [r2, #28]
 80065f2:	4b85      	ldr	r3, [pc, #532]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 80065f4:	69db      	ldr	r3, [r3, #28]
 80065f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065fa:	60bb      	str	r3, [r7, #8]
 80065fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80065fe:	2301      	movs	r3, #1
 8006600:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006602:	4b82      	ldr	r3, [pc, #520]	; (800680c <HAL_RCC_OscConfig+0x4c8>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800660a:	2b00      	cmp	r3, #0
 800660c:	d118      	bne.n	8006640 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800660e:	4b7f      	ldr	r3, [pc, #508]	; (800680c <HAL_RCC_OscConfig+0x4c8>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a7e      	ldr	r2, [pc, #504]	; (800680c <HAL_RCC_OscConfig+0x4c8>)
 8006614:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006618:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800661a:	f7fc ffed 	bl	80035f8 <HAL_GetTick>
 800661e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006620:	e008      	b.n	8006634 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006622:	f7fc ffe9 	bl	80035f8 <HAL_GetTick>
 8006626:	4602      	mov	r2, r0
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	1ad3      	subs	r3, r2, r3
 800662c:	2b64      	cmp	r3, #100	; 0x64
 800662e:	d901      	bls.n	8006634 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006630:	2303      	movs	r3, #3
 8006632:	e103      	b.n	800683c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006634:	4b75      	ldr	r3, [pc, #468]	; (800680c <HAL_RCC_OscConfig+0x4c8>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800663c:	2b00      	cmp	r3, #0
 800663e:	d0f0      	beq.n	8006622 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	68db      	ldr	r3, [r3, #12]
 8006644:	2b01      	cmp	r3, #1
 8006646:	d106      	bne.n	8006656 <HAL_RCC_OscConfig+0x312>
 8006648:	4b6f      	ldr	r3, [pc, #444]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 800664a:	6a1b      	ldr	r3, [r3, #32]
 800664c:	4a6e      	ldr	r2, [pc, #440]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 800664e:	f043 0301 	orr.w	r3, r3, #1
 8006652:	6213      	str	r3, [r2, #32]
 8006654:	e02d      	b.n	80066b2 <HAL_RCC_OscConfig+0x36e>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	68db      	ldr	r3, [r3, #12]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d10c      	bne.n	8006678 <HAL_RCC_OscConfig+0x334>
 800665e:	4b6a      	ldr	r3, [pc, #424]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 8006660:	6a1b      	ldr	r3, [r3, #32]
 8006662:	4a69      	ldr	r2, [pc, #420]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 8006664:	f023 0301 	bic.w	r3, r3, #1
 8006668:	6213      	str	r3, [r2, #32]
 800666a:	4b67      	ldr	r3, [pc, #412]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 800666c:	6a1b      	ldr	r3, [r3, #32]
 800666e:	4a66      	ldr	r2, [pc, #408]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 8006670:	f023 0304 	bic.w	r3, r3, #4
 8006674:	6213      	str	r3, [r2, #32]
 8006676:	e01c      	b.n	80066b2 <HAL_RCC_OscConfig+0x36e>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	68db      	ldr	r3, [r3, #12]
 800667c:	2b05      	cmp	r3, #5
 800667e:	d10c      	bne.n	800669a <HAL_RCC_OscConfig+0x356>
 8006680:	4b61      	ldr	r3, [pc, #388]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 8006682:	6a1b      	ldr	r3, [r3, #32]
 8006684:	4a60      	ldr	r2, [pc, #384]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 8006686:	f043 0304 	orr.w	r3, r3, #4
 800668a:	6213      	str	r3, [r2, #32]
 800668c:	4b5e      	ldr	r3, [pc, #376]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 800668e:	6a1b      	ldr	r3, [r3, #32]
 8006690:	4a5d      	ldr	r2, [pc, #372]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 8006692:	f043 0301 	orr.w	r3, r3, #1
 8006696:	6213      	str	r3, [r2, #32]
 8006698:	e00b      	b.n	80066b2 <HAL_RCC_OscConfig+0x36e>
 800669a:	4b5b      	ldr	r3, [pc, #364]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 800669c:	6a1b      	ldr	r3, [r3, #32]
 800669e:	4a5a      	ldr	r2, [pc, #360]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 80066a0:	f023 0301 	bic.w	r3, r3, #1
 80066a4:	6213      	str	r3, [r2, #32]
 80066a6:	4b58      	ldr	r3, [pc, #352]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 80066a8:	6a1b      	ldr	r3, [r3, #32]
 80066aa:	4a57      	ldr	r2, [pc, #348]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 80066ac:	f023 0304 	bic.w	r3, r3, #4
 80066b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	68db      	ldr	r3, [r3, #12]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d015      	beq.n	80066e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066ba:	f7fc ff9d 	bl	80035f8 <HAL_GetTick>
 80066be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066c0:	e00a      	b.n	80066d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066c2:	f7fc ff99 	bl	80035f8 <HAL_GetTick>
 80066c6:	4602      	mov	r2, r0
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	1ad3      	subs	r3, r2, r3
 80066cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d901      	bls.n	80066d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80066d4:	2303      	movs	r3, #3
 80066d6:	e0b1      	b.n	800683c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066d8:	4b4b      	ldr	r3, [pc, #300]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 80066da:	6a1b      	ldr	r3, [r3, #32]
 80066dc:	f003 0302 	and.w	r3, r3, #2
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d0ee      	beq.n	80066c2 <HAL_RCC_OscConfig+0x37e>
 80066e4:	e014      	b.n	8006710 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066e6:	f7fc ff87 	bl	80035f8 <HAL_GetTick>
 80066ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066ec:	e00a      	b.n	8006704 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066ee:	f7fc ff83 	bl	80035f8 <HAL_GetTick>
 80066f2:	4602      	mov	r2, r0
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	1ad3      	subs	r3, r2, r3
 80066f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d901      	bls.n	8006704 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006700:	2303      	movs	r3, #3
 8006702:	e09b      	b.n	800683c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006704:	4b40      	ldr	r3, [pc, #256]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 8006706:	6a1b      	ldr	r3, [r3, #32]
 8006708:	f003 0302 	and.w	r3, r3, #2
 800670c:	2b00      	cmp	r3, #0
 800670e:	d1ee      	bne.n	80066ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006710:	7dfb      	ldrb	r3, [r7, #23]
 8006712:	2b01      	cmp	r3, #1
 8006714:	d105      	bne.n	8006722 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006716:	4b3c      	ldr	r3, [pc, #240]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 8006718:	69db      	ldr	r3, [r3, #28]
 800671a:	4a3b      	ldr	r2, [pc, #236]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 800671c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006720:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	69db      	ldr	r3, [r3, #28]
 8006726:	2b00      	cmp	r3, #0
 8006728:	f000 8087 	beq.w	800683a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800672c:	4b36      	ldr	r3, [pc, #216]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 800672e:	685b      	ldr	r3, [r3, #4]
 8006730:	f003 030c 	and.w	r3, r3, #12
 8006734:	2b08      	cmp	r3, #8
 8006736:	d061      	beq.n	80067fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	69db      	ldr	r3, [r3, #28]
 800673c:	2b02      	cmp	r3, #2
 800673e:	d146      	bne.n	80067ce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006740:	4b33      	ldr	r3, [pc, #204]	; (8006810 <HAL_RCC_OscConfig+0x4cc>)
 8006742:	2200      	movs	r2, #0
 8006744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006746:	f7fc ff57 	bl	80035f8 <HAL_GetTick>
 800674a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800674c:	e008      	b.n	8006760 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800674e:	f7fc ff53 	bl	80035f8 <HAL_GetTick>
 8006752:	4602      	mov	r2, r0
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	1ad3      	subs	r3, r2, r3
 8006758:	2b02      	cmp	r3, #2
 800675a:	d901      	bls.n	8006760 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800675c:	2303      	movs	r3, #3
 800675e:	e06d      	b.n	800683c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006760:	4b29      	ldr	r3, [pc, #164]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006768:	2b00      	cmp	r3, #0
 800676a:	d1f0      	bne.n	800674e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6a1b      	ldr	r3, [r3, #32]
 8006770:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006774:	d108      	bne.n	8006788 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006776:	4b24      	ldr	r3, [pc, #144]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	4921      	ldr	r1, [pc, #132]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 8006784:	4313      	orrs	r3, r2
 8006786:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006788:	4b1f      	ldr	r3, [pc, #124]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6a19      	ldr	r1, [r3, #32]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006798:	430b      	orrs	r3, r1
 800679a:	491b      	ldr	r1, [pc, #108]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 800679c:	4313      	orrs	r3, r2
 800679e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80067a0:	4b1b      	ldr	r3, [pc, #108]	; (8006810 <HAL_RCC_OscConfig+0x4cc>)
 80067a2:	2201      	movs	r2, #1
 80067a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067a6:	f7fc ff27 	bl	80035f8 <HAL_GetTick>
 80067aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80067ac:	e008      	b.n	80067c0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067ae:	f7fc ff23 	bl	80035f8 <HAL_GetTick>
 80067b2:	4602      	mov	r2, r0
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	1ad3      	subs	r3, r2, r3
 80067b8:	2b02      	cmp	r3, #2
 80067ba:	d901      	bls.n	80067c0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80067bc:	2303      	movs	r3, #3
 80067be:	e03d      	b.n	800683c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80067c0:	4b11      	ldr	r3, [pc, #68]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d0f0      	beq.n	80067ae <HAL_RCC_OscConfig+0x46a>
 80067cc:	e035      	b.n	800683a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067ce:	4b10      	ldr	r3, [pc, #64]	; (8006810 <HAL_RCC_OscConfig+0x4cc>)
 80067d0:	2200      	movs	r2, #0
 80067d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067d4:	f7fc ff10 	bl	80035f8 <HAL_GetTick>
 80067d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80067da:	e008      	b.n	80067ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067dc:	f7fc ff0c 	bl	80035f8 <HAL_GetTick>
 80067e0:	4602      	mov	r2, r0
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	1ad3      	subs	r3, r2, r3
 80067e6:	2b02      	cmp	r3, #2
 80067e8:	d901      	bls.n	80067ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80067ea:	2303      	movs	r3, #3
 80067ec:	e026      	b.n	800683c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80067ee:	4b06      	ldr	r3, [pc, #24]	; (8006808 <HAL_RCC_OscConfig+0x4c4>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d1f0      	bne.n	80067dc <HAL_RCC_OscConfig+0x498>
 80067fa:	e01e      	b.n	800683a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	69db      	ldr	r3, [r3, #28]
 8006800:	2b01      	cmp	r3, #1
 8006802:	d107      	bne.n	8006814 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8006804:	2301      	movs	r3, #1
 8006806:	e019      	b.n	800683c <HAL_RCC_OscConfig+0x4f8>
 8006808:	40021000 	.word	0x40021000
 800680c:	40007000 	.word	0x40007000
 8006810:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006814:	4b0b      	ldr	r3, [pc, #44]	; (8006844 <HAL_RCC_OscConfig+0x500>)
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6a1b      	ldr	r3, [r3, #32]
 8006824:	429a      	cmp	r2, r3
 8006826:	d106      	bne.n	8006836 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006832:	429a      	cmp	r2, r3
 8006834:	d001      	beq.n	800683a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8006836:	2301      	movs	r3, #1
 8006838:	e000      	b.n	800683c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800683a:	2300      	movs	r3, #0
}
 800683c:	4618      	mov	r0, r3
 800683e:	3718      	adds	r7, #24
 8006840:	46bd      	mov	sp, r7
 8006842:	bd80      	pop	{r7, pc}
 8006844:	40021000 	.word	0x40021000

08006848 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b084      	sub	sp, #16
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
 8006850:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d101      	bne.n	800685c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006858:	2301      	movs	r3, #1
 800685a:	e0d0      	b.n	80069fe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800685c:	4b6a      	ldr	r3, [pc, #424]	; (8006a08 <HAL_RCC_ClockConfig+0x1c0>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f003 0307 	and.w	r3, r3, #7
 8006864:	683a      	ldr	r2, [r7, #0]
 8006866:	429a      	cmp	r2, r3
 8006868:	d910      	bls.n	800688c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800686a:	4b67      	ldr	r3, [pc, #412]	; (8006a08 <HAL_RCC_ClockConfig+0x1c0>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f023 0207 	bic.w	r2, r3, #7
 8006872:	4965      	ldr	r1, [pc, #404]	; (8006a08 <HAL_RCC_ClockConfig+0x1c0>)
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	4313      	orrs	r3, r2
 8006878:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800687a:	4b63      	ldr	r3, [pc, #396]	; (8006a08 <HAL_RCC_ClockConfig+0x1c0>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f003 0307 	and.w	r3, r3, #7
 8006882:	683a      	ldr	r2, [r7, #0]
 8006884:	429a      	cmp	r2, r3
 8006886:	d001      	beq.n	800688c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006888:	2301      	movs	r3, #1
 800688a:	e0b8      	b.n	80069fe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f003 0302 	and.w	r3, r3, #2
 8006894:	2b00      	cmp	r3, #0
 8006896:	d020      	beq.n	80068da <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f003 0304 	and.w	r3, r3, #4
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d005      	beq.n	80068b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80068a4:	4b59      	ldr	r3, [pc, #356]	; (8006a0c <HAL_RCC_ClockConfig+0x1c4>)
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	4a58      	ldr	r2, [pc, #352]	; (8006a0c <HAL_RCC_ClockConfig+0x1c4>)
 80068aa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80068ae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f003 0308 	and.w	r3, r3, #8
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d005      	beq.n	80068c8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80068bc:	4b53      	ldr	r3, [pc, #332]	; (8006a0c <HAL_RCC_ClockConfig+0x1c4>)
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	4a52      	ldr	r2, [pc, #328]	; (8006a0c <HAL_RCC_ClockConfig+0x1c4>)
 80068c2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80068c6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068c8:	4b50      	ldr	r3, [pc, #320]	; (8006a0c <HAL_RCC_ClockConfig+0x1c4>)
 80068ca:	685b      	ldr	r3, [r3, #4]
 80068cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	689b      	ldr	r3, [r3, #8]
 80068d4:	494d      	ldr	r1, [pc, #308]	; (8006a0c <HAL_RCC_ClockConfig+0x1c4>)
 80068d6:	4313      	orrs	r3, r2
 80068d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f003 0301 	and.w	r3, r3, #1
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d040      	beq.n	8006968 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	2b01      	cmp	r3, #1
 80068ec:	d107      	bne.n	80068fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068ee:	4b47      	ldr	r3, [pc, #284]	; (8006a0c <HAL_RCC_ClockConfig+0x1c4>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d115      	bne.n	8006926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068fa:	2301      	movs	r3, #1
 80068fc:	e07f      	b.n	80069fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	2b02      	cmp	r3, #2
 8006904:	d107      	bne.n	8006916 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006906:	4b41      	ldr	r3, [pc, #260]	; (8006a0c <HAL_RCC_ClockConfig+0x1c4>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800690e:	2b00      	cmp	r3, #0
 8006910:	d109      	bne.n	8006926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006912:	2301      	movs	r3, #1
 8006914:	e073      	b.n	80069fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006916:	4b3d      	ldr	r3, [pc, #244]	; (8006a0c <HAL_RCC_ClockConfig+0x1c4>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f003 0302 	and.w	r3, r3, #2
 800691e:	2b00      	cmp	r3, #0
 8006920:	d101      	bne.n	8006926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006922:	2301      	movs	r3, #1
 8006924:	e06b      	b.n	80069fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006926:	4b39      	ldr	r3, [pc, #228]	; (8006a0c <HAL_RCC_ClockConfig+0x1c4>)
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	f023 0203 	bic.w	r2, r3, #3
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	4936      	ldr	r1, [pc, #216]	; (8006a0c <HAL_RCC_ClockConfig+0x1c4>)
 8006934:	4313      	orrs	r3, r2
 8006936:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006938:	f7fc fe5e 	bl	80035f8 <HAL_GetTick>
 800693c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800693e:	e00a      	b.n	8006956 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006940:	f7fc fe5a 	bl	80035f8 <HAL_GetTick>
 8006944:	4602      	mov	r2, r0
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	1ad3      	subs	r3, r2, r3
 800694a:	f241 3288 	movw	r2, #5000	; 0x1388
 800694e:	4293      	cmp	r3, r2
 8006950:	d901      	bls.n	8006956 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006952:	2303      	movs	r3, #3
 8006954:	e053      	b.n	80069fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006956:	4b2d      	ldr	r3, [pc, #180]	; (8006a0c <HAL_RCC_ClockConfig+0x1c4>)
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	f003 020c 	and.w	r2, r3, #12
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	685b      	ldr	r3, [r3, #4]
 8006962:	009b      	lsls	r3, r3, #2
 8006964:	429a      	cmp	r2, r3
 8006966:	d1eb      	bne.n	8006940 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006968:	4b27      	ldr	r3, [pc, #156]	; (8006a08 <HAL_RCC_ClockConfig+0x1c0>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f003 0307 	and.w	r3, r3, #7
 8006970:	683a      	ldr	r2, [r7, #0]
 8006972:	429a      	cmp	r2, r3
 8006974:	d210      	bcs.n	8006998 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006976:	4b24      	ldr	r3, [pc, #144]	; (8006a08 <HAL_RCC_ClockConfig+0x1c0>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f023 0207 	bic.w	r2, r3, #7
 800697e:	4922      	ldr	r1, [pc, #136]	; (8006a08 <HAL_RCC_ClockConfig+0x1c0>)
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	4313      	orrs	r3, r2
 8006984:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006986:	4b20      	ldr	r3, [pc, #128]	; (8006a08 <HAL_RCC_ClockConfig+0x1c0>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f003 0307 	and.w	r3, r3, #7
 800698e:	683a      	ldr	r2, [r7, #0]
 8006990:	429a      	cmp	r2, r3
 8006992:	d001      	beq.n	8006998 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	e032      	b.n	80069fe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f003 0304 	and.w	r3, r3, #4
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d008      	beq.n	80069b6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80069a4:	4b19      	ldr	r3, [pc, #100]	; (8006a0c <HAL_RCC_ClockConfig+0x1c4>)
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	68db      	ldr	r3, [r3, #12]
 80069b0:	4916      	ldr	r1, [pc, #88]	; (8006a0c <HAL_RCC_ClockConfig+0x1c4>)
 80069b2:	4313      	orrs	r3, r2
 80069b4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f003 0308 	and.w	r3, r3, #8
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d009      	beq.n	80069d6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80069c2:	4b12      	ldr	r3, [pc, #72]	; (8006a0c <HAL_RCC_ClockConfig+0x1c4>)
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	691b      	ldr	r3, [r3, #16]
 80069ce:	00db      	lsls	r3, r3, #3
 80069d0:	490e      	ldr	r1, [pc, #56]	; (8006a0c <HAL_RCC_ClockConfig+0x1c4>)
 80069d2:	4313      	orrs	r3, r2
 80069d4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80069d6:	f000 f821 	bl	8006a1c <HAL_RCC_GetSysClockFreq>
 80069da:	4602      	mov	r2, r0
 80069dc:	4b0b      	ldr	r3, [pc, #44]	; (8006a0c <HAL_RCC_ClockConfig+0x1c4>)
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	091b      	lsrs	r3, r3, #4
 80069e2:	f003 030f 	and.w	r3, r3, #15
 80069e6:	490a      	ldr	r1, [pc, #40]	; (8006a10 <HAL_RCC_ClockConfig+0x1c8>)
 80069e8:	5ccb      	ldrb	r3, [r1, r3]
 80069ea:	fa22 f303 	lsr.w	r3, r2, r3
 80069ee:	4a09      	ldr	r2, [pc, #36]	; (8006a14 <HAL_RCC_ClockConfig+0x1cc>)
 80069f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80069f2:	4b09      	ldr	r3, [pc, #36]	; (8006a18 <HAL_RCC_ClockConfig+0x1d0>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4618      	mov	r0, r3
 80069f8:	f7fc fdbc 	bl	8003574 <HAL_InitTick>

  return HAL_OK;
 80069fc:	2300      	movs	r3, #0
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3710      	adds	r7, #16
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}
 8006a06:	bf00      	nop
 8006a08:	40022000 	.word	0x40022000
 8006a0c:	40021000 	.word	0x40021000
 8006a10:	0800ca94 	.word	0x0800ca94
 8006a14:	20000028 	.word	0x20000028
 8006a18:	2000002c 	.word	0x2000002c

08006a1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a1c:	b490      	push	{r4, r7}
 8006a1e:	b08a      	sub	sp, #40	; 0x28
 8006a20:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8006a22:	4b29      	ldr	r3, [pc, #164]	; (8006ac8 <HAL_RCC_GetSysClockFreq+0xac>)
 8006a24:	1d3c      	adds	r4, r7, #4
 8006a26:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006a28:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006a2c:	f240 2301 	movw	r3, #513	; 0x201
 8006a30:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006a32:	2300      	movs	r3, #0
 8006a34:	61fb      	str	r3, [r7, #28]
 8006a36:	2300      	movs	r3, #0
 8006a38:	61bb      	str	r3, [r7, #24]
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	627b      	str	r3, [r7, #36]	; 0x24
 8006a3e:	2300      	movs	r3, #0
 8006a40:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8006a42:	2300      	movs	r3, #0
 8006a44:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006a46:	4b21      	ldr	r3, [pc, #132]	; (8006acc <HAL_RCC_GetSysClockFreq+0xb0>)
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006a4c:	69fb      	ldr	r3, [r7, #28]
 8006a4e:	f003 030c 	and.w	r3, r3, #12
 8006a52:	2b04      	cmp	r3, #4
 8006a54:	d002      	beq.n	8006a5c <HAL_RCC_GetSysClockFreq+0x40>
 8006a56:	2b08      	cmp	r3, #8
 8006a58:	d003      	beq.n	8006a62 <HAL_RCC_GetSysClockFreq+0x46>
 8006a5a:	e02b      	b.n	8006ab4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006a5c:	4b1c      	ldr	r3, [pc, #112]	; (8006ad0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006a5e:	623b      	str	r3, [r7, #32]
      break;
 8006a60:	e02b      	b.n	8006aba <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006a62:	69fb      	ldr	r3, [r7, #28]
 8006a64:	0c9b      	lsrs	r3, r3, #18
 8006a66:	f003 030f 	and.w	r3, r3, #15
 8006a6a:	3328      	adds	r3, #40	; 0x28
 8006a6c:	443b      	add	r3, r7
 8006a6e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006a72:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006a74:	69fb      	ldr	r3, [r7, #28]
 8006a76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d012      	beq.n	8006aa4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006a7e:	4b13      	ldr	r3, [pc, #76]	; (8006acc <HAL_RCC_GetSysClockFreq+0xb0>)
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	0c5b      	lsrs	r3, r3, #17
 8006a84:	f003 0301 	and.w	r3, r3, #1
 8006a88:	3328      	adds	r3, #40	; 0x28
 8006a8a:	443b      	add	r3, r7
 8006a8c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006a90:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	4a0e      	ldr	r2, [pc, #56]	; (8006ad0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006a96:	fb03 f202 	mul.w	r2, r3, r2
 8006a9a:	69bb      	ldr	r3, [r7, #24]
 8006a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aa0:	627b      	str	r3, [r7, #36]	; 0x24
 8006aa2:	e004      	b.n	8006aae <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	4a0b      	ldr	r2, [pc, #44]	; (8006ad4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006aa8:	fb02 f303 	mul.w	r3, r2, r3
 8006aac:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8006aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ab0:	623b      	str	r3, [r7, #32]
      break;
 8006ab2:	e002      	b.n	8006aba <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006ab4:	4b06      	ldr	r3, [pc, #24]	; (8006ad0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006ab6:	623b      	str	r3, [r7, #32]
      break;
 8006ab8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006aba:	6a3b      	ldr	r3, [r7, #32]
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	3728      	adds	r7, #40	; 0x28
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bc90      	pop	{r4, r7}
 8006ac4:	4770      	bx	lr
 8006ac6:	bf00      	nop
 8006ac8:	0800ca30 	.word	0x0800ca30
 8006acc:	40021000 	.word	0x40021000
 8006ad0:	007a1200 	.word	0x007a1200
 8006ad4:	003d0900 	.word	0x003d0900

08006ad8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006adc:	4b02      	ldr	r3, [pc, #8]	; (8006ae8 <HAL_RCC_GetHCLKFreq+0x10>)
 8006ade:	681b      	ldr	r3, [r3, #0]
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bc80      	pop	{r7}
 8006ae6:	4770      	bx	lr
 8006ae8:	20000028 	.word	0x20000028

08006aec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006af0:	f7ff fff2 	bl	8006ad8 <HAL_RCC_GetHCLKFreq>
 8006af4:	4602      	mov	r2, r0
 8006af6:	4b05      	ldr	r3, [pc, #20]	; (8006b0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	0adb      	lsrs	r3, r3, #11
 8006afc:	f003 0307 	and.w	r3, r3, #7
 8006b00:	4903      	ldr	r1, [pc, #12]	; (8006b10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006b02:	5ccb      	ldrb	r3, [r1, r3]
 8006b04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	bd80      	pop	{r7, pc}
 8006b0c:	40021000 	.word	0x40021000
 8006b10:	0800caa4 	.word	0x0800caa4

08006b14 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b085      	sub	sp, #20
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006b1c:	4b0a      	ldr	r3, [pc, #40]	; (8006b48 <RCC_Delay+0x34>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a0a      	ldr	r2, [pc, #40]	; (8006b4c <RCC_Delay+0x38>)
 8006b22:	fba2 2303 	umull	r2, r3, r2, r3
 8006b26:	0a5b      	lsrs	r3, r3, #9
 8006b28:	687a      	ldr	r2, [r7, #4]
 8006b2a:	fb02 f303 	mul.w	r3, r2, r3
 8006b2e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006b30:	bf00      	nop
  }
  while (Delay --);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	1e5a      	subs	r2, r3, #1
 8006b36:	60fa      	str	r2, [r7, #12]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d1f9      	bne.n	8006b30 <RCC_Delay+0x1c>
}
 8006b3c:	bf00      	nop
 8006b3e:	bf00      	nop
 8006b40:	3714      	adds	r7, #20
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bc80      	pop	{r7}
 8006b46:	4770      	bx	lr
 8006b48:	20000028 	.word	0x20000028
 8006b4c:	10624dd3 	.word	0x10624dd3

08006b50 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b086      	sub	sp, #24
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	613b      	str	r3, [r7, #16]
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f003 0301 	and.w	r3, r3, #1
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d07d      	beq.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006b70:	4b4f      	ldr	r3, [pc, #316]	; (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b72:	69db      	ldr	r3, [r3, #28]
 8006b74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d10d      	bne.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b7c:	4b4c      	ldr	r3, [pc, #304]	; (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b7e:	69db      	ldr	r3, [r3, #28]
 8006b80:	4a4b      	ldr	r2, [pc, #300]	; (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b86:	61d3      	str	r3, [r2, #28]
 8006b88:	4b49      	ldr	r3, [pc, #292]	; (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b8a:	69db      	ldr	r3, [r3, #28]
 8006b8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b90:	60bb      	str	r3, [r7, #8]
 8006b92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006b94:	2301      	movs	r3, #1
 8006b96:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b98:	4b46      	ldr	r3, [pc, #280]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d118      	bne.n	8006bd6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ba4:	4b43      	ldr	r3, [pc, #268]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	4a42      	ldr	r2, [pc, #264]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006baa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006bae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006bb0:	f7fc fd22 	bl	80035f8 <HAL_GetTick>
 8006bb4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006bb6:	e008      	b.n	8006bca <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bb8:	f7fc fd1e 	bl	80035f8 <HAL_GetTick>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	1ad3      	subs	r3, r2, r3
 8006bc2:	2b64      	cmp	r3, #100	; 0x64
 8006bc4:	d901      	bls.n	8006bca <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8006bc6:	2303      	movs	r3, #3
 8006bc8:	e06d      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006bca:	4b3a      	ldr	r3, [pc, #232]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d0f0      	beq.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006bd6:	4b36      	ldr	r3, [pc, #216]	; (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006bd8:	6a1b      	ldr	r3, [r3, #32]
 8006bda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bde:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d02e      	beq.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bee:	68fa      	ldr	r2, [r7, #12]
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	d027      	beq.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006bf4:	4b2e      	ldr	r3, [pc, #184]	; (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006bf6:	6a1b      	ldr	r3, [r3, #32]
 8006bf8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bfc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006bfe:	4b2e      	ldr	r3, [pc, #184]	; (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006c00:	2201      	movs	r2, #1
 8006c02:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006c04:	4b2c      	ldr	r3, [pc, #176]	; (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006c06:	2200      	movs	r2, #0
 8006c08:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006c0a:	4a29      	ldr	r2, [pc, #164]	; (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f003 0301 	and.w	r3, r3, #1
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d014      	beq.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c1a:	f7fc fced 	bl	80035f8 <HAL_GetTick>
 8006c1e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c20:	e00a      	b.n	8006c38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c22:	f7fc fce9 	bl	80035f8 <HAL_GetTick>
 8006c26:	4602      	mov	r2, r0
 8006c28:	693b      	ldr	r3, [r7, #16]
 8006c2a:	1ad3      	subs	r3, r2, r3
 8006c2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d901      	bls.n	8006c38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006c34:	2303      	movs	r3, #3
 8006c36:	e036      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c38:	4b1d      	ldr	r3, [pc, #116]	; (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c3a:	6a1b      	ldr	r3, [r3, #32]
 8006c3c:	f003 0302 	and.w	r3, r3, #2
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d0ee      	beq.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c44:	4b1a      	ldr	r3, [pc, #104]	; (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c46:	6a1b      	ldr	r3, [r3, #32]
 8006c48:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	4917      	ldr	r1, [pc, #92]	; (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c52:	4313      	orrs	r3, r2
 8006c54:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006c56:	7dfb      	ldrb	r3, [r7, #23]
 8006c58:	2b01      	cmp	r3, #1
 8006c5a:	d105      	bne.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c5c:	4b14      	ldr	r3, [pc, #80]	; (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c5e:	69db      	ldr	r3, [r3, #28]
 8006c60:	4a13      	ldr	r2, [pc, #76]	; (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c66:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 0302 	and.w	r3, r3, #2
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d008      	beq.n	8006c86 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006c74:	4b0e      	ldr	r3, [pc, #56]	; (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	490b      	ldr	r1, [pc, #44]	; (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c82:	4313      	orrs	r3, r2
 8006c84:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f003 0310 	and.w	r3, r3, #16
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d008      	beq.n	8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006c92:	4b07      	ldr	r3, [pc, #28]	; (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	68db      	ldr	r3, [r3, #12]
 8006c9e:	4904      	ldr	r1, [pc, #16]	; (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006ca4:	2300      	movs	r3, #0
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3718      	adds	r7, #24
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}
 8006cae:	bf00      	nop
 8006cb0:	40021000 	.word	0x40021000
 8006cb4:	40007000 	.word	0x40007000
 8006cb8:	42420440 	.word	0x42420440

08006cbc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006cbc:	b590      	push	{r4, r7, lr}
 8006cbe:	b08d      	sub	sp, #52	; 0x34
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8006cc4:	4b58      	ldr	r3, [pc, #352]	; (8006e28 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8006cc6:	f107 040c 	add.w	r4, r7, #12
 8006cca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006ccc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006cd0:	f240 2301 	movw	r3, #513	; 0x201
 8006cd4:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	627b      	str	r3, [r7, #36]	; 0x24
 8006cda:	2300      	movs	r3, #0
 8006cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006cde:	2300      	movs	r3, #0
 8006ce0:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	61fb      	str	r3, [r7, #28]
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2b10      	cmp	r3, #16
 8006cee:	d00a      	beq.n	8006d06 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2b10      	cmp	r3, #16
 8006cf4:	f200 808e 	bhi.w	8006e14 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d049      	beq.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2b02      	cmp	r3, #2
 8006d02:	d079      	beq.n	8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8006d04:	e086      	b.n	8006e14 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 8006d06:	4b49      	ldr	r3, [pc, #292]	; (8006e2c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006d08:	685b      	ldr	r3, [r3, #4]
 8006d0a:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8006d0c:	4b47      	ldr	r3, [pc, #284]	; (8006e2c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d07f      	beq.n	8006e18 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006d18:	69fb      	ldr	r3, [r7, #28]
 8006d1a:	0c9b      	lsrs	r3, r3, #18
 8006d1c:	f003 030f 	and.w	r3, r3, #15
 8006d20:	3330      	adds	r3, #48	; 0x30
 8006d22:	443b      	add	r3, r7
 8006d24:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006d28:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006d2a:	69fb      	ldr	r3, [r7, #28]
 8006d2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d017      	beq.n	8006d64 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006d34:	4b3d      	ldr	r3, [pc, #244]	; (8006e2c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006d36:	685b      	ldr	r3, [r3, #4]
 8006d38:	0c5b      	lsrs	r3, r3, #17
 8006d3a:	f003 0301 	and.w	r3, r3, #1
 8006d3e:	3330      	adds	r3, #48	; 0x30
 8006d40:	443b      	add	r3, r7
 8006d42:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006d46:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006d48:	69fb      	ldr	r3, [r7, #28]
 8006d4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d00d      	beq.n	8006d6e <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8006d52:	4a37      	ldr	r2, [pc, #220]	; (8006e30 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8006d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d56:	fbb2 f2f3 	udiv	r2, r2, r3
 8006d5a:	6a3b      	ldr	r3, [r7, #32]
 8006d5c:	fb02 f303 	mul.w	r3, r2, r3
 8006d60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006d62:	e004      	b.n	8006d6e <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006d64:	6a3b      	ldr	r3, [r7, #32]
 8006d66:	4a33      	ldr	r2, [pc, #204]	; (8006e34 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8006d68:	fb02 f303 	mul.w	r3, r2, r3
 8006d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8006d6e:	4b2f      	ldr	r3, [pc, #188]	; (8006e2c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d76:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006d7a:	d102      	bne.n	8006d82 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8006d7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d7e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006d80:	e04a      	b.n	8006e18 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8006d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d84:	005b      	lsls	r3, r3, #1
 8006d86:	4a2c      	ldr	r2, [pc, #176]	; (8006e38 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8006d88:	fba2 2303 	umull	r2, r3, r2, r3
 8006d8c:	085b      	lsrs	r3, r3, #1
 8006d8e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006d90:	e042      	b.n	8006e18 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 8006d92:	4b26      	ldr	r3, [pc, #152]	; (8006e2c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006d94:	6a1b      	ldr	r3, [r3, #32]
 8006d96:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8006d98:	69fb      	ldr	r3, [r7, #28]
 8006d9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006da2:	d108      	bne.n	8006db6 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8006da4:	69fb      	ldr	r3, [r7, #28]
 8006da6:	f003 0302 	and.w	r3, r3, #2
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d003      	beq.n	8006db6 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8006dae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006db2:	62bb      	str	r3, [r7, #40]	; 0x28
 8006db4:	e01f      	b.n	8006df6 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8006db6:	69fb      	ldr	r3, [r7, #28]
 8006db8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006dbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006dc0:	d109      	bne.n	8006dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 8006dc2:	4b1a      	ldr	r3, [pc, #104]	; (8006e2c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dc6:	f003 0302 	and.w	r3, r3, #2
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d003      	beq.n	8006dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8006dce:	f649 4340 	movw	r3, #40000	; 0x9c40
 8006dd2:	62bb      	str	r3, [r7, #40]	; 0x28
 8006dd4:	e00f      	b.n	8006df6 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006dd6:	69fb      	ldr	r3, [r7, #28]
 8006dd8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ddc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006de0:	d11c      	bne.n	8006e1c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8006de2:	4b12      	ldr	r3, [pc, #72]	; (8006e2c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d016      	beq.n	8006e1c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8006dee:	f24f 4324 	movw	r3, #62500	; 0xf424
 8006df2:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006df4:	e012      	b.n	8006e1c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8006df6:	e011      	b.n	8006e1c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006df8:	f7ff fe78 	bl	8006aec <HAL_RCC_GetPCLK2Freq>
 8006dfc:	4602      	mov	r2, r0
 8006dfe:	4b0b      	ldr	r3, [pc, #44]	; (8006e2c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	0b9b      	lsrs	r3, r3, #14
 8006e04:	f003 0303 	and.w	r3, r3, #3
 8006e08:	3301      	adds	r3, #1
 8006e0a:	005b      	lsls	r3, r3, #1
 8006e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e10:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006e12:	e004      	b.n	8006e1e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8006e14:	bf00      	nop
 8006e16:	e002      	b.n	8006e1e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8006e18:	bf00      	nop
 8006e1a:	e000      	b.n	8006e1e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8006e1c:	bf00      	nop
    }
  }
  return (frequency);
 8006e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	3734      	adds	r7, #52	; 0x34
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bd90      	pop	{r4, r7, pc}
 8006e28:	0800ca40 	.word	0x0800ca40
 8006e2c:	40021000 	.word	0x40021000
 8006e30:	007a1200 	.word	0x007a1200
 8006e34:	003d0900 	.word	0x003d0900
 8006e38:	aaaaaaab 	.word	0xaaaaaaab

08006e3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b082      	sub	sp, #8
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d101      	bne.n	8006e4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e041      	b.n	8006ed2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e54:	b2db      	uxtb	r3, r3
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d106      	bne.n	8006e68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f7fc fa68 	bl	8003338 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2202      	movs	r2, #2
 8006e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681a      	ldr	r2, [r3, #0]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	3304      	adds	r3, #4
 8006e78:	4619      	mov	r1, r3
 8006e7a:	4610      	mov	r0, r2
 8006e7c:	f000 fca0 	bl	80077c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2201      	movs	r2, #1
 8006ebc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2201      	movs	r2, #1
 8006ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006ed0:	2300      	movs	r3, #0
}
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	3708      	adds	r7, #8
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}
	...

08006edc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006edc:	b480      	push	{r7}
 8006ede:	b085      	sub	sp, #20
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006eea:	b2db      	uxtb	r3, r3
 8006eec:	2b01      	cmp	r3, #1
 8006eee:	d001      	beq.n	8006ef4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	e032      	b.n	8006f5a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2202      	movs	r2, #2
 8006ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4a18      	ldr	r2, [pc, #96]	; (8006f64 <HAL_TIM_Base_Start+0x88>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d00e      	beq.n	8006f24 <HAL_TIM_Base_Start+0x48>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f0e:	d009      	beq.n	8006f24 <HAL_TIM_Base_Start+0x48>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	4a14      	ldr	r2, [pc, #80]	; (8006f68 <HAL_TIM_Base_Start+0x8c>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d004      	beq.n	8006f24 <HAL_TIM_Base_Start+0x48>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4a13      	ldr	r2, [pc, #76]	; (8006f6c <HAL_TIM_Base_Start+0x90>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d111      	bne.n	8006f48 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	689b      	ldr	r3, [r3, #8]
 8006f2a:	f003 0307 	and.w	r3, r3, #7
 8006f2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2b06      	cmp	r3, #6
 8006f34:	d010      	beq.n	8006f58 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	681a      	ldr	r2, [r3, #0]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f042 0201 	orr.w	r2, r2, #1
 8006f44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f46:	e007      	b.n	8006f58 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	681a      	ldr	r2, [r3, #0]
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f042 0201 	orr.w	r2, r2, #1
 8006f56:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f58:	2300      	movs	r3, #0
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3714      	adds	r7, #20
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bc80      	pop	{r7}
 8006f62:	4770      	bx	lr
 8006f64:	40012c00 	.word	0x40012c00
 8006f68:	40000400 	.word	0x40000400
 8006f6c:	40000800 	.word	0x40000800

08006f70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b085      	sub	sp, #20
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f7e:	b2db      	uxtb	r3, r3
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	d001      	beq.n	8006f88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006f84:	2301      	movs	r3, #1
 8006f86:	e03a      	b.n	8006ffe <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2202      	movs	r2, #2
 8006f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	68da      	ldr	r2, [r3, #12]
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f042 0201 	orr.w	r2, r2, #1
 8006f9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4a18      	ldr	r2, [pc, #96]	; (8007008 <HAL_TIM_Base_Start_IT+0x98>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d00e      	beq.n	8006fc8 <HAL_TIM_Base_Start_IT+0x58>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fb2:	d009      	beq.n	8006fc8 <HAL_TIM_Base_Start_IT+0x58>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a14      	ldr	r2, [pc, #80]	; (800700c <HAL_TIM_Base_Start_IT+0x9c>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d004      	beq.n	8006fc8 <HAL_TIM_Base_Start_IT+0x58>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a13      	ldr	r2, [pc, #76]	; (8007010 <HAL_TIM_Base_Start_IT+0xa0>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d111      	bne.n	8006fec <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	689b      	ldr	r3, [r3, #8]
 8006fce:	f003 0307 	and.w	r3, r3, #7
 8006fd2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2b06      	cmp	r3, #6
 8006fd8:	d010      	beq.n	8006ffc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	681a      	ldr	r2, [r3, #0]
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f042 0201 	orr.w	r2, r2, #1
 8006fe8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fea:	e007      	b.n	8006ffc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	681a      	ldr	r2, [r3, #0]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f042 0201 	orr.w	r2, r2, #1
 8006ffa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006ffc:	2300      	movs	r3, #0
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3714      	adds	r7, #20
 8007002:	46bd      	mov	sp, r7
 8007004:	bc80      	pop	{r7}
 8007006:	4770      	bx	lr
 8007008:	40012c00 	.word	0x40012c00
 800700c:	40000400 	.word	0x40000400
 8007010:	40000800 	.word	0x40000800

08007014 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007014:	b480      	push	{r7}
 8007016:	b083      	sub	sp, #12
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	68da      	ldr	r2, [r3, #12]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f022 0201 	bic.w	r2, r2, #1
 800702a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	6a1a      	ldr	r2, [r3, #32]
 8007032:	f241 1311 	movw	r3, #4369	; 0x1111
 8007036:	4013      	ands	r3, r2
 8007038:	2b00      	cmp	r3, #0
 800703a:	d10f      	bne.n	800705c <HAL_TIM_Base_Stop_IT+0x48>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	6a1a      	ldr	r2, [r3, #32]
 8007042:	f240 4344 	movw	r3, #1092	; 0x444
 8007046:	4013      	ands	r3, r2
 8007048:	2b00      	cmp	r3, #0
 800704a:	d107      	bne.n	800705c <HAL_TIM_Base_Stop_IT+0x48>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f022 0201 	bic.w	r2, r2, #1
 800705a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2201      	movs	r2, #1
 8007060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007064:	2300      	movs	r3, #0
}
 8007066:	4618      	mov	r0, r3
 8007068:	370c      	adds	r7, #12
 800706a:	46bd      	mov	sp, r7
 800706c:	bc80      	pop	{r7}
 800706e:	4770      	bx	lr

08007070 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b082      	sub	sp, #8
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d101      	bne.n	8007082 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800707e:	2301      	movs	r3, #1
 8007080:	e041      	b.n	8007106 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007088:	b2db      	uxtb	r3, r3
 800708a:	2b00      	cmp	r3, #0
 800708c:	d106      	bne.n	800709c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2200      	movs	r2, #0
 8007092:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007096:	6878      	ldr	r0, [r7, #4]
 8007098:	f000 f839 	bl	800710e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2202      	movs	r2, #2
 80070a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	3304      	adds	r3, #4
 80070ac:	4619      	mov	r1, r3
 80070ae:	4610      	mov	r0, r2
 80070b0:	f000 fb86 	bl	80077c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2201      	movs	r2, #1
 80070b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2201      	movs	r2, #1
 80070c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2201      	movs	r2, #1
 80070c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2201      	movs	r2, #1
 80070d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2201      	movs	r2, #1
 80070d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2201      	movs	r2, #1
 80070e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2201      	movs	r2, #1
 80070e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2201      	movs	r2, #1
 80070f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2201      	movs	r2, #1
 80070f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2201      	movs	r2, #1
 8007100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007104:	2300      	movs	r3, #0
}
 8007106:	4618      	mov	r0, r3
 8007108:	3708      	adds	r7, #8
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}

0800710e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800710e:	b480      	push	{r7}
 8007110:	b083      	sub	sp, #12
 8007112:	af00      	add	r7, sp, #0
 8007114:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007116:	bf00      	nop
 8007118:	370c      	adds	r7, #12
 800711a:	46bd      	mov	sp, r7
 800711c:	bc80      	pop	{r7}
 800711e:	4770      	bx	lr

08007120 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b084      	sub	sp, #16
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
 8007128:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d109      	bne.n	8007144 <HAL_TIM_PWM_Start+0x24>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007136:	b2db      	uxtb	r3, r3
 8007138:	2b01      	cmp	r3, #1
 800713a:	bf14      	ite	ne
 800713c:	2301      	movne	r3, #1
 800713e:	2300      	moveq	r3, #0
 8007140:	b2db      	uxtb	r3, r3
 8007142:	e022      	b.n	800718a <HAL_TIM_PWM_Start+0x6a>
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	2b04      	cmp	r3, #4
 8007148:	d109      	bne.n	800715e <HAL_TIM_PWM_Start+0x3e>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007150:	b2db      	uxtb	r3, r3
 8007152:	2b01      	cmp	r3, #1
 8007154:	bf14      	ite	ne
 8007156:	2301      	movne	r3, #1
 8007158:	2300      	moveq	r3, #0
 800715a:	b2db      	uxtb	r3, r3
 800715c:	e015      	b.n	800718a <HAL_TIM_PWM_Start+0x6a>
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	2b08      	cmp	r3, #8
 8007162:	d109      	bne.n	8007178 <HAL_TIM_PWM_Start+0x58>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800716a:	b2db      	uxtb	r3, r3
 800716c:	2b01      	cmp	r3, #1
 800716e:	bf14      	ite	ne
 8007170:	2301      	movne	r3, #1
 8007172:	2300      	moveq	r3, #0
 8007174:	b2db      	uxtb	r3, r3
 8007176:	e008      	b.n	800718a <HAL_TIM_PWM_Start+0x6a>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800717e:	b2db      	uxtb	r3, r3
 8007180:	2b01      	cmp	r3, #1
 8007182:	bf14      	ite	ne
 8007184:	2301      	movne	r3, #1
 8007186:	2300      	moveq	r3, #0
 8007188:	b2db      	uxtb	r3, r3
 800718a:	2b00      	cmp	r3, #0
 800718c:	d001      	beq.n	8007192 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800718e:	2301      	movs	r3, #1
 8007190:	e05e      	b.n	8007250 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d104      	bne.n	80071a2 <HAL_TIM_PWM_Start+0x82>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2202      	movs	r2, #2
 800719c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80071a0:	e013      	b.n	80071ca <HAL_TIM_PWM_Start+0xaa>
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	2b04      	cmp	r3, #4
 80071a6:	d104      	bne.n	80071b2 <HAL_TIM_PWM_Start+0x92>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2202      	movs	r2, #2
 80071ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071b0:	e00b      	b.n	80071ca <HAL_TIM_PWM_Start+0xaa>
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	2b08      	cmp	r3, #8
 80071b6:	d104      	bne.n	80071c2 <HAL_TIM_PWM_Start+0xa2>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2202      	movs	r2, #2
 80071bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071c0:	e003      	b.n	80071ca <HAL_TIM_PWM_Start+0xaa>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2202      	movs	r2, #2
 80071c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	2201      	movs	r2, #1
 80071d0:	6839      	ldr	r1, [r7, #0]
 80071d2:	4618      	mov	r0, r3
 80071d4:	f000 fd74 	bl	8007cc0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a1e      	ldr	r2, [pc, #120]	; (8007258 <HAL_TIM_PWM_Start+0x138>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d107      	bne.n	80071f2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80071f0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4a18      	ldr	r2, [pc, #96]	; (8007258 <HAL_TIM_PWM_Start+0x138>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d00e      	beq.n	800721a <HAL_TIM_PWM_Start+0xfa>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007204:	d009      	beq.n	800721a <HAL_TIM_PWM_Start+0xfa>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4a14      	ldr	r2, [pc, #80]	; (800725c <HAL_TIM_PWM_Start+0x13c>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d004      	beq.n	800721a <HAL_TIM_PWM_Start+0xfa>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4a12      	ldr	r2, [pc, #72]	; (8007260 <HAL_TIM_PWM_Start+0x140>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d111      	bne.n	800723e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	689b      	ldr	r3, [r3, #8]
 8007220:	f003 0307 	and.w	r3, r3, #7
 8007224:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	2b06      	cmp	r3, #6
 800722a:	d010      	beq.n	800724e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	681a      	ldr	r2, [r3, #0]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f042 0201 	orr.w	r2, r2, #1
 800723a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800723c:	e007      	b.n	800724e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	681a      	ldr	r2, [r3, #0]
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f042 0201 	orr.w	r2, r2, #1
 800724c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800724e:	2300      	movs	r3, #0
}
 8007250:	4618      	mov	r0, r3
 8007252:	3710      	adds	r7, #16
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}
 8007258:	40012c00 	.word	0x40012c00
 800725c:	40000400 	.word	0x40000400
 8007260:	40000800 	.word	0x40000800

08007264 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b082      	sub	sp, #8
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	691b      	ldr	r3, [r3, #16]
 8007272:	f003 0302 	and.w	r3, r3, #2
 8007276:	2b02      	cmp	r3, #2
 8007278:	d122      	bne.n	80072c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	68db      	ldr	r3, [r3, #12]
 8007280:	f003 0302 	and.w	r3, r3, #2
 8007284:	2b02      	cmp	r3, #2
 8007286:	d11b      	bne.n	80072c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f06f 0202 	mvn.w	r2, #2
 8007290:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2201      	movs	r2, #1
 8007296:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	699b      	ldr	r3, [r3, #24]
 800729e:	f003 0303 	and.w	r3, r3, #3
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d003      	beq.n	80072ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f000 fa6f 	bl	800778a <HAL_TIM_IC_CaptureCallback>
 80072ac:	e005      	b.n	80072ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f000 fa62 	bl	8007778 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f000 fa71 	bl	800779c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2200      	movs	r2, #0
 80072be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	691b      	ldr	r3, [r3, #16]
 80072c6:	f003 0304 	and.w	r3, r3, #4
 80072ca:	2b04      	cmp	r3, #4
 80072cc:	d122      	bne.n	8007314 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	68db      	ldr	r3, [r3, #12]
 80072d4:	f003 0304 	and.w	r3, r3, #4
 80072d8:	2b04      	cmp	r3, #4
 80072da:	d11b      	bne.n	8007314 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f06f 0204 	mvn.w	r2, #4
 80072e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2202      	movs	r2, #2
 80072ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	699b      	ldr	r3, [r3, #24]
 80072f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d003      	beq.n	8007302 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f000 fa45 	bl	800778a <HAL_TIM_IC_CaptureCallback>
 8007300:	e005      	b.n	800730e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 fa38 	bl	8007778 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f000 fa47 	bl	800779c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2200      	movs	r2, #0
 8007312:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	691b      	ldr	r3, [r3, #16]
 800731a:	f003 0308 	and.w	r3, r3, #8
 800731e:	2b08      	cmp	r3, #8
 8007320:	d122      	bne.n	8007368 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	68db      	ldr	r3, [r3, #12]
 8007328:	f003 0308 	and.w	r3, r3, #8
 800732c:	2b08      	cmp	r3, #8
 800732e:	d11b      	bne.n	8007368 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f06f 0208 	mvn.w	r2, #8
 8007338:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2204      	movs	r2, #4
 800733e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	69db      	ldr	r3, [r3, #28]
 8007346:	f003 0303 	and.w	r3, r3, #3
 800734a:	2b00      	cmp	r3, #0
 800734c:	d003      	beq.n	8007356 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800734e:	6878      	ldr	r0, [r7, #4]
 8007350:	f000 fa1b 	bl	800778a <HAL_TIM_IC_CaptureCallback>
 8007354:	e005      	b.n	8007362 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	f000 fa0e 	bl	8007778 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800735c:	6878      	ldr	r0, [r7, #4]
 800735e:	f000 fa1d 	bl	800779c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2200      	movs	r2, #0
 8007366:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	691b      	ldr	r3, [r3, #16]
 800736e:	f003 0310 	and.w	r3, r3, #16
 8007372:	2b10      	cmp	r3, #16
 8007374:	d122      	bne.n	80073bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	68db      	ldr	r3, [r3, #12]
 800737c:	f003 0310 	and.w	r3, r3, #16
 8007380:	2b10      	cmp	r3, #16
 8007382:	d11b      	bne.n	80073bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f06f 0210 	mvn.w	r2, #16
 800738c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2208      	movs	r2, #8
 8007392:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	69db      	ldr	r3, [r3, #28]
 800739a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d003      	beq.n	80073aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f000 f9f1 	bl	800778a <HAL_TIM_IC_CaptureCallback>
 80073a8:	e005      	b.n	80073b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 f9e4 	bl	8007778 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f000 f9f3 	bl	800779c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2200      	movs	r2, #0
 80073ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	691b      	ldr	r3, [r3, #16]
 80073c2:	f003 0301 	and.w	r3, r3, #1
 80073c6:	2b01      	cmp	r3, #1
 80073c8:	d10e      	bne.n	80073e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	68db      	ldr	r3, [r3, #12]
 80073d0:	f003 0301 	and.w	r3, r3, #1
 80073d4:	2b01      	cmp	r3, #1
 80073d6:	d107      	bne.n	80073e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f06f 0201 	mvn.w	r2, #1
 80073e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f7fa f80a 	bl	80013fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	691b      	ldr	r3, [r3, #16]
 80073ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073f2:	2b80      	cmp	r3, #128	; 0x80
 80073f4:	d10e      	bne.n	8007414 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	68db      	ldr	r3, [r3, #12]
 80073fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007400:	2b80      	cmp	r3, #128	; 0x80
 8007402:	d107      	bne.n	8007414 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800740c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f000 fce1 	bl	8007dd6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	691b      	ldr	r3, [r3, #16]
 800741a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800741e:	2b40      	cmp	r3, #64	; 0x40
 8007420:	d10e      	bne.n	8007440 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	68db      	ldr	r3, [r3, #12]
 8007428:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800742c:	2b40      	cmp	r3, #64	; 0x40
 800742e:	d107      	bne.n	8007440 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007438:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	f000 f9b7 	bl	80077ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	691b      	ldr	r3, [r3, #16]
 8007446:	f003 0320 	and.w	r3, r3, #32
 800744a:	2b20      	cmp	r3, #32
 800744c:	d10e      	bne.n	800746c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	68db      	ldr	r3, [r3, #12]
 8007454:	f003 0320 	and.w	r3, r3, #32
 8007458:	2b20      	cmp	r3, #32
 800745a:	d107      	bne.n	800746c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f06f 0220 	mvn.w	r2, #32
 8007464:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f000 fcac 	bl	8007dc4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800746c:	bf00      	nop
 800746e:	3708      	adds	r7, #8
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}

08007474 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b084      	sub	sp, #16
 8007478:	af00      	add	r7, sp, #0
 800747a:	60f8      	str	r0, [r7, #12]
 800747c:	60b9      	str	r1, [r7, #8]
 800747e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007486:	2b01      	cmp	r3, #1
 8007488:	d101      	bne.n	800748e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800748a:	2302      	movs	r3, #2
 800748c:	e0ac      	b.n	80075e8 <HAL_TIM_PWM_ConfigChannel+0x174>
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2201      	movs	r2, #1
 8007492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2b0c      	cmp	r3, #12
 800749a:	f200 809f 	bhi.w	80075dc <HAL_TIM_PWM_ConfigChannel+0x168>
 800749e:	a201      	add	r2, pc, #4	; (adr r2, 80074a4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80074a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074a4:	080074d9 	.word	0x080074d9
 80074a8:	080075dd 	.word	0x080075dd
 80074ac:	080075dd 	.word	0x080075dd
 80074b0:	080075dd 	.word	0x080075dd
 80074b4:	08007519 	.word	0x08007519
 80074b8:	080075dd 	.word	0x080075dd
 80074bc:	080075dd 	.word	0x080075dd
 80074c0:	080075dd 	.word	0x080075dd
 80074c4:	0800755b 	.word	0x0800755b
 80074c8:	080075dd 	.word	0x080075dd
 80074cc:	080075dd 	.word	0x080075dd
 80074d0:	080075dd 	.word	0x080075dd
 80074d4:	0800759b 	.word	0x0800759b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	68b9      	ldr	r1, [r7, #8]
 80074de:	4618      	mov	r0, r3
 80074e0:	f000 f9d0 	bl	8007884 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	699a      	ldr	r2, [r3, #24]
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f042 0208 	orr.w	r2, r2, #8
 80074f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	699a      	ldr	r2, [r3, #24]
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f022 0204 	bic.w	r2, r2, #4
 8007502:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	6999      	ldr	r1, [r3, #24]
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	691a      	ldr	r2, [r3, #16]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	430a      	orrs	r2, r1
 8007514:	619a      	str	r2, [r3, #24]
      break;
 8007516:	e062      	b.n	80075de <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	68b9      	ldr	r1, [r7, #8]
 800751e:	4618      	mov	r0, r3
 8007520:	f000 fa16 	bl	8007950 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	699a      	ldr	r2, [r3, #24]
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007532:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	699a      	ldr	r2, [r3, #24]
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007542:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	6999      	ldr	r1, [r3, #24]
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	691b      	ldr	r3, [r3, #16]
 800754e:	021a      	lsls	r2, r3, #8
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	430a      	orrs	r2, r1
 8007556:	619a      	str	r2, [r3, #24]
      break;
 8007558:	e041      	b.n	80075de <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	68b9      	ldr	r1, [r7, #8]
 8007560:	4618      	mov	r0, r3
 8007562:	f000 fa5f 	bl	8007a24 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	69da      	ldr	r2, [r3, #28]
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f042 0208 	orr.w	r2, r2, #8
 8007574:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	69da      	ldr	r2, [r3, #28]
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f022 0204 	bic.w	r2, r2, #4
 8007584:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	69d9      	ldr	r1, [r3, #28]
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	691a      	ldr	r2, [r3, #16]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	430a      	orrs	r2, r1
 8007596:	61da      	str	r2, [r3, #28]
      break;
 8007598:	e021      	b.n	80075de <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	68b9      	ldr	r1, [r7, #8]
 80075a0:	4618      	mov	r0, r3
 80075a2:	f000 faa9 	bl	8007af8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	69da      	ldr	r2, [r3, #28]
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80075b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	69da      	ldr	r2, [r3, #28]
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	69d9      	ldr	r1, [r3, #28]
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	691b      	ldr	r3, [r3, #16]
 80075d0:	021a      	lsls	r2, r3, #8
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	430a      	orrs	r2, r1
 80075d8:	61da      	str	r2, [r3, #28]
      break;
 80075da:	e000      	b.n	80075de <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80075dc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	2200      	movs	r2, #0
 80075e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80075e6:	2300      	movs	r3, #0
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	3710      	adds	r7, #16
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd80      	pop	{r7, pc}

080075f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b084      	sub	sp, #16
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
 80075f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007600:	2b01      	cmp	r3, #1
 8007602:	d101      	bne.n	8007608 <HAL_TIM_ConfigClockSource+0x18>
 8007604:	2302      	movs	r3, #2
 8007606:	e0b3      	b.n	8007770 <HAL_TIM_ConfigClockSource+0x180>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2201      	movs	r2, #1
 800760c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2202      	movs	r2, #2
 8007614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	689b      	ldr	r3, [r3, #8]
 800761e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007626:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800762e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	68fa      	ldr	r2, [r7, #12]
 8007636:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007640:	d03e      	beq.n	80076c0 <HAL_TIM_ConfigClockSource+0xd0>
 8007642:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007646:	f200 8087 	bhi.w	8007758 <HAL_TIM_ConfigClockSource+0x168>
 800764a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800764e:	f000 8085 	beq.w	800775c <HAL_TIM_ConfigClockSource+0x16c>
 8007652:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007656:	d87f      	bhi.n	8007758 <HAL_TIM_ConfigClockSource+0x168>
 8007658:	2b70      	cmp	r3, #112	; 0x70
 800765a:	d01a      	beq.n	8007692 <HAL_TIM_ConfigClockSource+0xa2>
 800765c:	2b70      	cmp	r3, #112	; 0x70
 800765e:	d87b      	bhi.n	8007758 <HAL_TIM_ConfigClockSource+0x168>
 8007660:	2b60      	cmp	r3, #96	; 0x60
 8007662:	d050      	beq.n	8007706 <HAL_TIM_ConfigClockSource+0x116>
 8007664:	2b60      	cmp	r3, #96	; 0x60
 8007666:	d877      	bhi.n	8007758 <HAL_TIM_ConfigClockSource+0x168>
 8007668:	2b50      	cmp	r3, #80	; 0x50
 800766a:	d03c      	beq.n	80076e6 <HAL_TIM_ConfigClockSource+0xf6>
 800766c:	2b50      	cmp	r3, #80	; 0x50
 800766e:	d873      	bhi.n	8007758 <HAL_TIM_ConfigClockSource+0x168>
 8007670:	2b40      	cmp	r3, #64	; 0x40
 8007672:	d058      	beq.n	8007726 <HAL_TIM_ConfigClockSource+0x136>
 8007674:	2b40      	cmp	r3, #64	; 0x40
 8007676:	d86f      	bhi.n	8007758 <HAL_TIM_ConfigClockSource+0x168>
 8007678:	2b30      	cmp	r3, #48	; 0x30
 800767a:	d064      	beq.n	8007746 <HAL_TIM_ConfigClockSource+0x156>
 800767c:	2b30      	cmp	r3, #48	; 0x30
 800767e:	d86b      	bhi.n	8007758 <HAL_TIM_ConfigClockSource+0x168>
 8007680:	2b20      	cmp	r3, #32
 8007682:	d060      	beq.n	8007746 <HAL_TIM_ConfigClockSource+0x156>
 8007684:	2b20      	cmp	r3, #32
 8007686:	d867      	bhi.n	8007758 <HAL_TIM_ConfigClockSource+0x168>
 8007688:	2b00      	cmp	r3, #0
 800768a:	d05c      	beq.n	8007746 <HAL_TIM_ConfigClockSource+0x156>
 800768c:	2b10      	cmp	r3, #16
 800768e:	d05a      	beq.n	8007746 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007690:	e062      	b.n	8007758 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6818      	ldr	r0, [r3, #0]
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	6899      	ldr	r1, [r3, #8]
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	685a      	ldr	r2, [r3, #4]
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	68db      	ldr	r3, [r3, #12]
 80076a2:	f000 faee 	bl	8007c82 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	689b      	ldr	r3, [r3, #8]
 80076ac:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80076b4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	68fa      	ldr	r2, [r7, #12]
 80076bc:	609a      	str	r2, [r3, #8]
      break;
 80076be:	e04e      	b.n	800775e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6818      	ldr	r0, [r3, #0]
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	6899      	ldr	r1, [r3, #8]
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	685a      	ldr	r2, [r3, #4]
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	68db      	ldr	r3, [r3, #12]
 80076d0:	f000 fad7 	bl	8007c82 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	689a      	ldr	r2, [r3, #8]
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80076e2:	609a      	str	r2, [r3, #8]
      break;
 80076e4:	e03b      	b.n	800775e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6818      	ldr	r0, [r3, #0]
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	6859      	ldr	r1, [r3, #4]
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	68db      	ldr	r3, [r3, #12]
 80076f2:	461a      	mov	r2, r3
 80076f4:	f000 fa4e 	bl	8007b94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	2150      	movs	r1, #80	; 0x50
 80076fe:	4618      	mov	r0, r3
 8007700:	f000 faa5 	bl	8007c4e <TIM_ITRx_SetConfig>
      break;
 8007704:	e02b      	b.n	800775e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6818      	ldr	r0, [r3, #0]
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	6859      	ldr	r1, [r3, #4]
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	68db      	ldr	r3, [r3, #12]
 8007712:	461a      	mov	r2, r3
 8007714:	f000 fa6c 	bl	8007bf0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	2160      	movs	r1, #96	; 0x60
 800771e:	4618      	mov	r0, r3
 8007720:	f000 fa95 	bl	8007c4e <TIM_ITRx_SetConfig>
      break;
 8007724:	e01b      	b.n	800775e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6818      	ldr	r0, [r3, #0]
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	6859      	ldr	r1, [r3, #4]
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	68db      	ldr	r3, [r3, #12]
 8007732:	461a      	mov	r2, r3
 8007734:	f000 fa2e 	bl	8007b94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	2140      	movs	r1, #64	; 0x40
 800773e:	4618      	mov	r0, r3
 8007740:	f000 fa85 	bl	8007c4e <TIM_ITRx_SetConfig>
      break;
 8007744:	e00b      	b.n	800775e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681a      	ldr	r2, [r3, #0]
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4619      	mov	r1, r3
 8007750:	4610      	mov	r0, r2
 8007752:	f000 fa7c 	bl	8007c4e <TIM_ITRx_SetConfig>
        break;
 8007756:	e002      	b.n	800775e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007758:	bf00      	nop
 800775a:	e000      	b.n	800775e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800775c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2201      	movs	r2, #1
 8007762:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2200      	movs	r2, #0
 800776a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800776e:	2300      	movs	r3, #0
}
 8007770:	4618      	mov	r0, r3
 8007772:	3710      	adds	r7, #16
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}

08007778 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007778:	b480      	push	{r7}
 800777a:	b083      	sub	sp, #12
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007780:	bf00      	nop
 8007782:	370c      	adds	r7, #12
 8007784:	46bd      	mov	sp, r7
 8007786:	bc80      	pop	{r7}
 8007788:	4770      	bx	lr

0800778a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800778a:	b480      	push	{r7}
 800778c:	b083      	sub	sp, #12
 800778e:	af00      	add	r7, sp, #0
 8007790:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007792:	bf00      	nop
 8007794:	370c      	adds	r7, #12
 8007796:	46bd      	mov	sp, r7
 8007798:	bc80      	pop	{r7}
 800779a:	4770      	bx	lr

0800779c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800779c:	b480      	push	{r7}
 800779e:	b083      	sub	sp, #12
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80077a4:	bf00      	nop
 80077a6:	370c      	adds	r7, #12
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bc80      	pop	{r7}
 80077ac:	4770      	bx	lr

080077ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80077ae:	b480      	push	{r7}
 80077b0:	b083      	sub	sp, #12
 80077b2:	af00      	add	r7, sp, #0
 80077b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80077b6:	bf00      	nop
 80077b8:	370c      	adds	r7, #12
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bc80      	pop	{r7}
 80077be:	4770      	bx	lr

080077c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80077c0:	b480      	push	{r7}
 80077c2:	b085      	sub	sp, #20
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
 80077c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	4a29      	ldr	r2, [pc, #164]	; (8007878 <TIM_Base_SetConfig+0xb8>)
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d00b      	beq.n	80077f0 <TIM_Base_SetConfig+0x30>
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077de:	d007      	beq.n	80077f0 <TIM_Base_SetConfig+0x30>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	4a26      	ldr	r2, [pc, #152]	; (800787c <TIM_Base_SetConfig+0xbc>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d003      	beq.n	80077f0 <TIM_Base_SetConfig+0x30>
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	4a25      	ldr	r2, [pc, #148]	; (8007880 <TIM_Base_SetConfig+0xc0>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d108      	bne.n	8007802 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	68fa      	ldr	r2, [r7, #12]
 80077fe:	4313      	orrs	r3, r2
 8007800:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	4a1c      	ldr	r2, [pc, #112]	; (8007878 <TIM_Base_SetConfig+0xb8>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d00b      	beq.n	8007822 <TIM_Base_SetConfig+0x62>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007810:	d007      	beq.n	8007822 <TIM_Base_SetConfig+0x62>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	4a19      	ldr	r2, [pc, #100]	; (800787c <TIM_Base_SetConfig+0xbc>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d003      	beq.n	8007822 <TIM_Base_SetConfig+0x62>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	4a18      	ldr	r2, [pc, #96]	; (8007880 <TIM_Base_SetConfig+0xc0>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d108      	bne.n	8007834 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007828:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	68db      	ldr	r3, [r3, #12]
 800782e:	68fa      	ldr	r2, [r7, #12]
 8007830:	4313      	orrs	r3, r2
 8007832:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	695b      	ldr	r3, [r3, #20]
 800783e:	4313      	orrs	r3, r2
 8007840:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	68fa      	ldr	r2, [r7, #12]
 8007846:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	689a      	ldr	r2, [r3, #8]
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	681a      	ldr	r2, [r3, #0]
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	4a07      	ldr	r2, [pc, #28]	; (8007878 <TIM_Base_SetConfig+0xb8>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d103      	bne.n	8007868 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	691a      	ldr	r2, [r3, #16]
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2201      	movs	r2, #1
 800786c:	615a      	str	r2, [r3, #20]
}
 800786e:	bf00      	nop
 8007870:	3714      	adds	r7, #20
 8007872:	46bd      	mov	sp, r7
 8007874:	bc80      	pop	{r7}
 8007876:	4770      	bx	lr
 8007878:	40012c00 	.word	0x40012c00
 800787c:	40000400 	.word	0x40000400
 8007880:	40000800 	.word	0x40000800

08007884 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007884:	b480      	push	{r7}
 8007886:	b087      	sub	sp, #28
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
 800788c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6a1b      	ldr	r3, [r3, #32]
 8007892:	f023 0201 	bic.w	r2, r3, #1
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6a1b      	ldr	r3, [r3, #32]
 800789e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	685b      	ldr	r3, [r3, #4]
 80078a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	699b      	ldr	r3, [r3, #24]
 80078aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	f023 0303 	bic.w	r3, r3, #3
 80078ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	68fa      	ldr	r2, [r7, #12]
 80078c2:	4313      	orrs	r3, r2
 80078c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80078c6:	697b      	ldr	r3, [r7, #20]
 80078c8:	f023 0302 	bic.w	r3, r3, #2
 80078cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	689b      	ldr	r3, [r3, #8]
 80078d2:	697a      	ldr	r2, [r7, #20]
 80078d4:	4313      	orrs	r3, r2
 80078d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	4a1c      	ldr	r2, [pc, #112]	; (800794c <TIM_OC1_SetConfig+0xc8>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d10c      	bne.n	80078fa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	f023 0308 	bic.w	r3, r3, #8
 80078e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	68db      	ldr	r3, [r3, #12]
 80078ec:	697a      	ldr	r2, [r7, #20]
 80078ee:	4313      	orrs	r3, r2
 80078f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	f023 0304 	bic.w	r3, r3, #4
 80078f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	4a13      	ldr	r2, [pc, #76]	; (800794c <TIM_OC1_SetConfig+0xc8>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d111      	bne.n	8007926 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007902:	693b      	ldr	r3, [r7, #16]
 8007904:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007908:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800790a:	693b      	ldr	r3, [r7, #16]
 800790c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007910:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	695b      	ldr	r3, [r3, #20]
 8007916:	693a      	ldr	r2, [r7, #16]
 8007918:	4313      	orrs	r3, r2
 800791a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	699b      	ldr	r3, [r3, #24]
 8007920:	693a      	ldr	r2, [r7, #16]
 8007922:	4313      	orrs	r3, r2
 8007924:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	693a      	ldr	r2, [r7, #16]
 800792a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	68fa      	ldr	r2, [r7, #12]
 8007930:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	685a      	ldr	r2, [r3, #4]
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	697a      	ldr	r2, [r7, #20]
 800793e:	621a      	str	r2, [r3, #32]
}
 8007940:	bf00      	nop
 8007942:	371c      	adds	r7, #28
 8007944:	46bd      	mov	sp, r7
 8007946:	bc80      	pop	{r7}
 8007948:	4770      	bx	lr
 800794a:	bf00      	nop
 800794c:	40012c00 	.word	0x40012c00

08007950 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007950:	b480      	push	{r7}
 8007952:	b087      	sub	sp, #28
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6a1b      	ldr	r3, [r3, #32]
 800795e:	f023 0210 	bic.w	r2, r3, #16
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6a1b      	ldr	r3, [r3, #32]
 800796a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	699b      	ldr	r3, [r3, #24]
 8007976:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800797e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007986:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	021b      	lsls	r3, r3, #8
 800798e:	68fa      	ldr	r2, [r7, #12]
 8007990:	4313      	orrs	r3, r2
 8007992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	f023 0320 	bic.w	r3, r3, #32
 800799a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	689b      	ldr	r3, [r3, #8]
 80079a0:	011b      	lsls	r3, r3, #4
 80079a2:	697a      	ldr	r2, [r7, #20]
 80079a4:	4313      	orrs	r3, r2
 80079a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	4a1d      	ldr	r2, [pc, #116]	; (8007a20 <TIM_OC2_SetConfig+0xd0>)
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d10d      	bne.n	80079cc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80079b0:	697b      	ldr	r3, [r7, #20]
 80079b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80079b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	68db      	ldr	r3, [r3, #12]
 80079bc:	011b      	lsls	r3, r3, #4
 80079be:	697a      	ldr	r2, [r7, #20]
 80079c0:	4313      	orrs	r3, r2
 80079c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079ca:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	4a14      	ldr	r2, [pc, #80]	; (8007a20 <TIM_OC2_SetConfig+0xd0>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d113      	bne.n	80079fc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80079d4:	693b      	ldr	r3, [r7, #16]
 80079d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80079da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80079dc:	693b      	ldr	r3, [r7, #16]
 80079de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80079e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	695b      	ldr	r3, [r3, #20]
 80079e8:	009b      	lsls	r3, r3, #2
 80079ea:	693a      	ldr	r2, [r7, #16]
 80079ec:	4313      	orrs	r3, r2
 80079ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	699b      	ldr	r3, [r3, #24]
 80079f4:	009b      	lsls	r3, r3, #2
 80079f6:	693a      	ldr	r2, [r7, #16]
 80079f8:	4313      	orrs	r3, r2
 80079fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	693a      	ldr	r2, [r7, #16]
 8007a00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	68fa      	ldr	r2, [r7, #12]
 8007a06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	685a      	ldr	r2, [r3, #4]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	697a      	ldr	r2, [r7, #20]
 8007a14:	621a      	str	r2, [r3, #32]
}
 8007a16:	bf00      	nop
 8007a18:	371c      	adds	r7, #28
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bc80      	pop	{r7}
 8007a1e:	4770      	bx	lr
 8007a20:	40012c00 	.word	0x40012c00

08007a24 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a24:	b480      	push	{r7}
 8007a26:	b087      	sub	sp, #28
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
 8007a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6a1b      	ldr	r3, [r3, #32]
 8007a32:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6a1b      	ldr	r3, [r3, #32]
 8007a3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	685b      	ldr	r3, [r3, #4]
 8007a44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	69db      	ldr	r3, [r3, #28]
 8007a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	f023 0303 	bic.w	r3, r3, #3
 8007a5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	68fa      	ldr	r2, [r7, #12]
 8007a62:	4313      	orrs	r3, r2
 8007a64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007a6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	689b      	ldr	r3, [r3, #8]
 8007a72:	021b      	lsls	r3, r3, #8
 8007a74:	697a      	ldr	r2, [r7, #20]
 8007a76:	4313      	orrs	r3, r2
 8007a78:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	4a1d      	ldr	r2, [pc, #116]	; (8007af4 <TIM_OC3_SetConfig+0xd0>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d10d      	bne.n	8007a9e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007a82:	697b      	ldr	r3, [r7, #20]
 8007a84:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007a88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	68db      	ldr	r3, [r3, #12]
 8007a8e:	021b      	lsls	r3, r3, #8
 8007a90:	697a      	ldr	r2, [r7, #20]
 8007a92:	4313      	orrs	r3, r2
 8007a94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007a9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	4a14      	ldr	r2, [pc, #80]	; (8007af4 <TIM_OC3_SetConfig+0xd0>)
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d113      	bne.n	8007ace <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007aa6:	693b      	ldr	r3, [r7, #16]
 8007aa8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007aac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007aae:	693b      	ldr	r3, [r7, #16]
 8007ab0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007ab4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	695b      	ldr	r3, [r3, #20]
 8007aba:	011b      	lsls	r3, r3, #4
 8007abc:	693a      	ldr	r2, [r7, #16]
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	699b      	ldr	r3, [r3, #24]
 8007ac6:	011b      	lsls	r3, r3, #4
 8007ac8:	693a      	ldr	r2, [r7, #16]
 8007aca:	4313      	orrs	r3, r2
 8007acc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	693a      	ldr	r2, [r7, #16]
 8007ad2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	68fa      	ldr	r2, [r7, #12]
 8007ad8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	685a      	ldr	r2, [r3, #4]
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	697a      	ldr	r2, [r7, #20]
 8007ae6:	621a      	str	r2, [r3, #32]
}
 8007ae8:	bf00      	nop
 8007aea:	371c      	adds	r7, #28
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bc80      	pop	{r7}
 8007af0:	4770      	bx	lr
 8007af2:	bf00      	nop
 8007af4:	40012c00 	.word	0x40012c00

08007af8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b087      	sub	sp, #28
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
 8007b00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6a1b      	ldr	r3, [r3, #32]
 8007b06:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6a1b      	ldr	r3, [r3, #32]
 8007b12:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	69db      	ldr	r3, [r3, #28]
 8007b1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	021b      	lsls	r3, r3, #8
 8007b36:	68fa      	ldr	r2, [r7, #12]
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	689b      	ldr	r3, [r3, #8]
 8007b48:	031b      	lsls	r3, r3, #12
 8007b4a:	693a      	ldr	r2, [r7, #16]
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	4a0f      	ldr	r2, [pc, #60]	; (8007b90 <TIM_OC4_SetConfig+0x98>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d109      	bne.n	8007b6c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007b58:	697b      	ldr	r3, [r7, #20]
 8007b5a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007b5e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	695b      	ldr	r3, [r3, #20]
 8007b64:	019b      	lsls	r3, r3, #6
 8007b66:	697a      	ldr	r2, [r7, #20]
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	697a      	ldr	r2, [r7, #20]
 8007b70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	68fa      	ldr	r2, [r7, #12]
 8007b76:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	685a      	ldr	r2, [r3, #4]
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	693a      	ldr	r2, [r7, #16]
 8007b84:	621a      	str	r2, [r3, #32]
}
 8007b86:	bf00      	nop
 8007b88:	371c      	adds	r7, #28
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bc80      	pop	{r7}
 8007b8e:	4770      	bx	lr
 8007b90:	40012c00 	.word	0x40012c00

08007b94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b94:	b480      	push	{r7}
 8007b96:	b087      	sub	sp, #28
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	60f8      	str	r0, [r7, #12]
 8007b9c:	60b9      	str	r1, [r7, #8]
 8007b9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	6a1b      	ldr	r3, [r3, #32]
 8007ba4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	6a1b      	ldr	r3, [r3, #32]
 8007baa:	f023 0201 	bic.w	r2, r3, #1
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	699b      	ldr	r3, [r3, #24]
 8007bb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007bb8:	693b      	ldr	r3, [r7, #16]
 8007bba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007bbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	011b      	lsls	r3, r3, #4
 8007bc4:	693a      	ldr	r2, [r7, #16]
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	f023 030a 	bic.w	r3, r3, #10
 8007bd0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007bd2:	697a      	ldr	r2, [r7, #20]
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	693a      	ldr	r2, [r7, #16]
 8007bde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	697a      	ldr	r2, [r7, #20]
 8007be4:	621a      	str	r2, [r3, #32]
}
 8007be6:	bf00      	nop
 8007be8:	371c      	adds	r7, #28
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bc80      	pop	{r7}
 8007bee:	4770      	bx	lr

08007bf0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b087      	sub	sp, #28
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	60f8      	str	r0, [r7, #12]
 8007bf8:	60b9      	str	r1, [r7, #8]
 8007bfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	6a1b      	ldr	r3, [r3, #32]
 8007c00:	f023 0210 	bic.w	r2, r3, #16
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	699b      	ldr	r3, [r3, #24]
 8007c0c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	6a1b      	ldr	r3, [r3, #32]
 8007c12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c14:	697b      	ldr	r3, [r7, #20]
 8007c16:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007c1a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	031b      	lsls	r3, r3, #12
 8007c20:	697a      	ldr	r2, [r7, #20]
 8007c22:	4313      	orrs	r3, r2
 8007c24:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007c2c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	011b      	lsls	r3, r3, #4
 8007c32:	693a      	ldr	r2, [r7, #16]
 8007c34:	4313      	orrs	r3, r2
 8007c36:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	697a      	ldr	r2, [r7, #20]
 8007c3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	693a      	ldr	r2, [r7, #16]
 8007c42:	621a      	str	r2, [r3, #32]
}
 8007c44:	bf00      	nop
 8007c46:	371c      	adds	r7, #28
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bc80      	pop	{r7}
 8007c4c:	4770      	bx	lr

08007c4e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c4e:	b480      	push	{r7}
 8007c50:	b085      	sub	sp, #20
 8007c52:	af00      	add	r7, sp, #0
 8007c54:	6078      	str	r0, [r7, #4]
 8007c56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	689b      	ldr	r3, [r3, #8]
 8007c5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c66:	683a      	ldr	r2, [r7, #0]
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	4313      	orrs	r3, r2
 8007c6c:	f043 0307 	orr.w	r3, r3, #7
 8007c70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	68fa      	ldr	r2, [r7, #12]
 8007c76:	609a      	str	r2, [r3, #8]
}
 8007c78:	bf00      	nop
 8007c7a:	3714      	adds	r7, #20
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bc80      	pop	{r7}
 8007c80:	4770      	bx	lr

08007c82 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c82:	b480      	push	{r7}
 8007c84:	b087      	sub	sp, #28
 8007c86:	af00      	add	r7, sp, #0
 8007c88:	60f8      	str	r0, [r7, #12]
 8007c8a:	60b9      	str	r1, [r7, #8]
 8007c8c:	607a      	str	r2, [r7, #4]
 8007c8e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	689b      	ldr	r3, [r3, #8]
 8007c94:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007c9c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	021a      	lsls	r2, r3, #8
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	431a      	orrs	r2, r3
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	697a      	ldr	r2, [r7, #20]
 8007cac:	4313      	orrs	r3, r2
 8007cae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	697a      	ldr	r2, [r7, #20]
 8007cb4:	609a      	str	r2, [r3, #8]
}
 8007cb6:	bf00      	nop
 8007cb8:	371c      	adds	r7, #28
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	bc80      	pop	{r7}
 8007cbe:	4770      	bx	lr

08007cc0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b087      	sub	sp, #28
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	60f8      	str	r0, [r7, #12]
 8007cc8:	60b9      	str	r1, [r7, #8]
 8007cca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	f003 031f 	and.w	r3, r3, #31
 8007cd2:	2201      	movs	r2, #1
 8007cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8007cd8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	6a1a      	ldr	r2, [r3, #32]
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	43db      	mvns	r3, r3
 8007ce2:	401a      	ands	r2, r3
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	6a1a      	ldr	r2, [r3, #32]
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	f003 031f 	and.w	r3, r3, #31
 8007cf2:	6879      	ldr	r1, [r7, #4]
 8007cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8007cf8:	431a      	orrs	r2, r3
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	621a      	str	r2, [r3, #32]
}
 8007cfe:	bf00      	nop
 8007d00:	371c      	adds	r7, #28
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bc80      	pop	{r7}
 8007d06:	4770      	bx	lr

08007d08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d08:	b480      	push	{r7}
 8007d0a:	b085      	sub	sp, #20
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
 8007d10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d18:	2b01      	cmp	r3, #1
 8007d1a:	d101      	bne.n	8007d20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d1c:	2302      	movs	r3, #2
 8007d1e:	e046      	b.n	8007dae <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2201      	movs	r2, #1
 8007d24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2202      	movs	r2, #2
 8007d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	689b      	ldr	r3, [r3, #8]
 8007d3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	68fa      	ldr	r2, [r7, #12]
 8007d4e:	4313      	orrs	r3, r2
 8007d50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	68fa      	ldr	r2, [r7, #12]
 8007d58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a16      	ldr	r2, [pc, #88]	; (8007db8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d00e      	beq.n	8007d82 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d6c:	d009      	beq.n	8007d82 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	4a12      	ldr	r2, [pc, #72]	; (8007dbc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d004      	beq.n	8007d82 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a10      	ldr	r2, [pc, #64]	; (8007dc0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d10c      	bne.n	8007d9c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	68ba      	ldr	r2, [r7, #8]
 8007d90:	4313      	orrs	r3, r2
 8007d92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	68ba      	ldr	r2, [r7, #8]
 8007d9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2201      	movs	r2, #1
 8007da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2200      	movs	r2, #0
 8007da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007dac:	2300      	movs	r3, #0
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3714      	adds	r7, #20
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bc80      	pop	{r7}
 8007db6:	4770      	bx	lr
 8007db8:	40012c00 	.word	0x40012c00
 8007dbc:	40000400 	.word	0x40000400
 8007dc0:	40000800 	.word	0x40000800

08007dc4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b083      	sub	sp, #12
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007dcc:	bf00      	nop
 8007dce:	370c      	adds	r7, #12
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	bc80      	pop	{r7}
 8007dd4:	4770      	bx	lr

08007dd6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007dd6:	b480      	push	{r7}
 8007dd8:	b083      	sub	sp, #12
 8007dda:	af00      	add	r7, sp, #0
 8007ddc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007dde:	bf00      	nop
 8007de0:	370c      	adds	r7, #12
 8007de2:	46bd      	mov	sp, r7
 8007de4:	bc80      	pop	{r7}
 8007de6:	4770      	bx	lr

08007de8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007de8:	b084      	sub	sp, #16
 8007dea:	b480      	push	{r7}
 8007dec:	b083      	sub	sp, #12
 8007dee:	af00      	add	r7, sp, #0
 8007df0:	6078      	str	r0, [r7, #4]
 8007df2:	f107 0014 	add.w	r0, r7, #20
 8007df6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007dfa:	2300      	movs	r3, #0
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	370c      	adds	r7, #12
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bc80      	pop	{r7}
 8007e04:	b004      	add	sp, #16
 8007e06:	4770      	bx	lr

08007e08 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b085      	sub	sp, #20
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2200      	movs	r2, #0
 8007e14:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007e18:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8007e1c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	b29a      	uxth	r2, r3
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007e28:	2300      	movs	r3, #0
}
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	3714      	adds	r7, #20
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bc80      	pop	{r7}
 8007e32:	4770      	bx	lr

08007e34 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8007e34:	b480      	push	{r7}
 8007e36:	b085      	sub	sp, #20
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007e3c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8007e40:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007e48:	b29a      	uxth	r2, r3
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	b29b      	uxth	r3, r3
 8007e4e:	43db      	mvns	r3, r3
 8007e50:	b29b      	uxth	r3, r3
 8007e52:	4013      	ands	r3, r2
 8007e54:	b29a      	uxth	r2, r3
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007e5c:	2300      	movs	r3, #0
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3714      	adds	r7, #20
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bc80      	pop	{r7}
 8007e66:	4770      	bx	lr

08007e68 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b083      	sub	sp, #12
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
 8007e70:	460b      	mov	r3, r1
 8007e72:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007e74:	2300      	movs	r3, #0
}
 8007e76:	4618      	mov	r0, r3
 8007e78:	370c      	adds	r7, #12
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bc80      	pop	{r7}
 8007e7e:	4770      	bx	lr

08007e80 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007e80:	b084      	sub	sp, #16
 8007e82:	b480      	push	{r7}
 8007e84:	b083      	sub	sp, #12
 8007e86:	af00      	add	r7, sp, #0
 8007e88:	6078      	str	r0, [r7, #4]
 8007e8a:	f107 0014 	add.w	r0, r7, #20
 8007e8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2201      	movs	r2, #1
 8007e96:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2200      	movs	r2, #0
 8007eae:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8007eb2:	2300      	movs	r3, #0
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	370c      	adds	r7, #12
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bc80      	pop	{r7}
 8007ebc:	b004      	add	sp, #16
 8007ebe:	4770      	bx	lr

08007ec0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b09b      	sub	sp, #108	; 0x6c
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
 8007ec8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007ed0:	687a      	ldr	r2, [r7, #4]
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	781b      	ldrb	r3, [r3, #0]
 8007ed6:	009b      	lsls	r3, r3, #2
 8007ed8:	4413      	add	r3, r2
 8007eda:	881b      	ldrh	r3, [r3, #0]
 8007edc:	b29b      	uxth	r3, r3
 8007ede:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8007ee2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ee6:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	78db      	ldrb	r3, [r3, #3]
 8007eee:	2b03      	cmp	r3, #3
 8007ef0:	d81f      	bhi.n	8007f32 <USB_ActivateEndpoint+0x72>
 8007ef2:	a201      	add	r2, pc, #4	; (adr r2, 8007ef8 <USB_ActivateEndpoint+0x38>)
 8007ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ef8:	08007f09 	.word	0x08007f09
 8007efc:	08007f25 	.word	0x08007f25
 8007f00:	08007f3b 	.word	0x08007f3b
 8007f04:	08007f17 	.word	0x08007f17
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007f08:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007f0c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007f10:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8007f14:	e012      	b.n	8007f3c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8007f16:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007f1a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8007f1e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8007f22:	e00b      	b.n	8007f3c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007f24:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007f28:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007f2c:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8007f30:	e004      	b.n	8007f3c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8007f38:	e000      	b.n	8007f3c <USB_ActivateEndpoint+0x7c>
      break;
 8007f3a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8007f3c:	687a      	ldr	r2, [r7, #4]
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	781b      	ldrb	r3, [r3, #0]
 8007f42:	009b      	lsls	r3, r3, #2
 8007f44:	441a      	add	r2, r3
 8007f46:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007f4a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f4e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f5a:	b29b      	uxth	r3, r3
 8007f5c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8007f5e:	687a      	ldr	r2, [r7, #4]
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	781b      	ldrb	r3, [r3, #0]
 8007f64:	009b      	lsls	r3, r3, #2
 8007f66:	4413      	add	r3, r2
 8007f68:	881b      	ldrh	r3, [r3, #0]
 8007f6a:	b29b      	uxth	r3, r3
 8007f6c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f74:	b29a      	uxth	r2, r3
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	781b      	ldrb	r3, [r3, #0]
 8007f7a:	b29b      	uxth	r3, r3
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8007f82:	687a      	ldr	r2, [r7, #4]
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	781b      	ldrb	r3, [r3, #0]
 8007f88:	009b      	lsls	r3, r3, #2
 8007f8a:	441a      	add	r2, r3
 8007f8c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8007f90:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f94:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f98:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fa0:	b29b      	uxth	r3, r3
 8007fa2:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	7b1b      	ldrb	r3, [r3, #12]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	f040 8149 	bne.w	8008240 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	785b      	ldrb	r3, [r3, #1]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	f000 8084 	beq.w	80080c0 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	617b      	str	r3, [r7, #20]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007fc2:	b29b      	uxth	r3, r3
 8007fc4:	461a      	mov	r2, r3
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	4413      	add	r3, r2
 8007fca:	617b      	str	r3, [r7, #20]
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	781b      	ldrb	r3, [r3, #0]
 8007fd0:	011a      	lsls	r2, r3, #4
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	4413      	add	r3, r2
 8007fd6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007fda:	613b      	str	r3, [r7, #16]
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	88db      	ldrh	r3, [r3, #6]
 8007fe0:	085b      	lsrs	r3, r3, #1
 8007fe2:	b29b      	uxth	r3, r3
 8007fe4:	005b      	lsls	r3, r3, #1
 8007fe6:	b29a      	uxth	r2, r3
 8007fe8:	693b      	ldr	r3, [r7, #16]
 8007fea:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007fec:	687a      	ldr	r2, [r7, #4]
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	781b      	ldrb	r3, [r3, #0]
 8007ff2:	009b      	lsls	r3, r3, #2
 8007ff4:	4413      	add	r3, r2
 8007ff6:	881b      	ldrh	r3, [r3, #0]
 8007ff8:	81fb      	strh	r3, [r7, #14]
 8007ffa:	89fb      	ldrh	r3, [r7, #14]
 8007ffc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008000:	2b00      	cmp	r3, #0
 8008002:	d01b      	beq.n	800803c <USB_ActivateEndpoint+0x17c>
 8008004:	687a      	ldr	r2, [r7, #4]
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	781b      	ldrb	r3, [r3, #0]
 800800a:	009b      	lsls	r3, r3, #2
 800800c:	4413      	add	r3, r2
 800800e:	881b      	ldrh	r3, [r3, #0]
 8008010:	b29b      	uxth	r3, r3
 8008012:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008016:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800801a:	81bb      	strh	r3, [r7, #12]
 800801c:	687a      	ldr	r2, [r7, #4]
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	781b      	ldrb	r3, [r3, #0]
 8008022:	009b      	lsls	r3, r3, #2
 8008024:	441a      	add	r2, r3
 8008026:	89bb      	ldrh	r3, [r7, #12]
 8008028:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800802c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008030:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008034:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008038:	b29b      	uxth	r3, r3
 800803a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	78db      	ldrb	r3, [r3, #3]
 8008040:	2b01      	cmp	r3, #1
 8008042:	d020      	beq.n	8008086 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008044:	687a      	ldr	r2, [r7, #4]
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	781b      	ldrb	r3, [r3, #0]
 800804a:	009b      	lsls	r3, r3, #2
 800804c:	4413      	add	r3, r2
 800804e:	881b      	ldrh	r3, [r3, #0]
 8008050:	b29b      	uxth	r3, r3
 8008052:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008056:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800805a:	813b      	strh	r3, [r7, #8]
 800805c:	893b      	ldrh	r3, [r7, #8]
 800805e:	f083 0320 	eor.w	r3, r3, #32
 8008062:	813b      	strh	r3, [r7, #8]
 8008064:	687a      	ldr	r2, [r7, #4]
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	781b      	ldrb	r3, [r3, #0]
 800806a:	009b      	lsls	r3, r3, #2
 800806c:	441a      	add	r2, r3
 800806e:	893b      	ldrh	r3, [r7, #8]
 8008070:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008074:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008078:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800807c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008080:	b29b      	uxth	r3, r3
 8008082:	8013      	strh	r3, [r2, #0]
 8008084:	e27f      	b.n	8008586 <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008086:	687a      	ldr	r2, [r7, #4]
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	781b      	ldrb	r3, [r3, #0]
 800808c:	009b      	lsls	r3, r3, #2
 800808e:	4413      	add	r3, r2
 8008090:	881b      	ldrh	r3, [r3, #0]
 8008092:	b29b      	uxth	r3, r3
 8008094:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008098:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800809c:	817b      	strh	r3, [r7, #10]
 800809e:	687a      	ldr	r2, [r7, #4]
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	781b      	ldrb	r3, [r3, #0]
 80080a4:	009b      	lsls	r3, r3, #2
 80080a6:	441a      	add	r2, r3
 80080a8:	897b      	ldrh	r3, [r7, #10]
 80080aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80080ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80080b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80080b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080ba:	b29b      	uxth	r3, r3
 80080bc:	8013      	strh	r3, [r2, #0]
 80080be:	e262      	b.n	8008586 <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80080ca:	b29b      	uxth	r3, r3
 80080cc:	461a      	mov	r2, r3
 80080ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080d0:	4413      	add	r3, r2
 80080d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	781b      	ldrb	r3, [r3, #0]
 80080d8:	011a      	lsls	r2, r3, #4
 80080da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080dc:	4413      	add	r3, r2
 80080de:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80080e2:	62bb      	str	r3, [r7, #40]	; 0x28
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	88db      	ldrh	r3, [r3, #6]
 80080e8:	085b      	lsrs	r3, r3, #1
 80080ea:	b29b      	uxth	r3, r3
 80080ec:	005b      	lsls	r3, r3, #1
 80080ee:	b29a      	uxth	r2, r3
 80080f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080f2:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	627b      	str	r3, [r7, #36]	; 0x24
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80080fe:	b29b      	uxth	r3, r3
 8008100:	461a      	mov	r2, r3
 8008102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008104:	4413      	add	r3, r2
 8008106:	627b      	str	r3, [r7, #36]	; 0x24
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	781b      	ldrb	r3, [r3, #0]
 800810c:	011a      	lsls	r2, r3, #4
 800810e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008110:	4413      	add	r3, r2
 8008112:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008116:	623b      	str	r3, [r7, #32]
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	691b      	ldr	r3, [r3, #16]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d112      	bne.n	8008146 <USB_ActivateEndpoint+0x286>
 8008120:	6a3b      	ldr	r3, [r7, #32]
 8008122:	881b      	ldrh	r3, [r3, #0]
 8008124:	b29b      	uxth	r3, r3
 8008126:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800812a:	b29a      	uxth	r2, r3
 800812c:	6a3b      	ldr	r3, [r7, #32]
 800812e:	801a      	strh	r2, [r3, #0]
 8008130:	6a3b      	ldr	r3, [r7, #32]
 8008132:	881b      	ldrh	r3, [r3, #0]
 8008134:	b29b      	uxth	r3, r3
 8008136:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800813a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800813e:	b29a      	uxth	r2, r3
 8008140:	6a3b      	ldr	r3, [r7, #32]
 8008142:	801a      	strh	r2, [r3, #0]
 8008144:	e02f      	b.n	80081a6 <USB_ActivateEndpoint+0x2e6>
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	691b      	ldr	r3, [r3, #16]
 800814a:	2b3e      	cmp	r3, #62	; 0x3e
 800814c:	d813      	bhi.n	8008176 <USB_ActivateEndpoint+0x2b6>
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	691b      	ldr	r3, [r3, #16]
 8008152:	085b      	lsrs	r3, r3, #1
 8008154:	663b      	str	r3, [r7, #96]	; 0x60
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	691b      	ldr	r3, [r3, #16]
 800815a:	f003 0301 	and.w	r3, r3, #1
 800815e:	2b00      	cmp	r3, #0
 8008160:	d002      	beq.n	8008168 <USB_ActivateEndpoint+0x2a8>
 8008162:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008164:	3301      	adds	r3, #1
 8008166:	663b      	str	r3, [r7, #96]	; 0x60
 8008168:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800816a:	b29b      	uxth	r3, r3
 800816c:	029b      	lsls	r3, r3, #10
 800816e:	b29a      	uxth	r2, r3
 8008170:	6a3b      	ldr	r3, [r7, #32]
 8008172:	801a      	strh	r2, [r3, #0]
 8008174:	e017      	b.n	80081a6 <USB_ActivateEndpoint+0x2e6>
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	691b      	ldr	r3, [r3, #16]
 800817a:	095b      	lsrs	r3, r3, #5
 800817c:	663b      	str	r3, [r7, #96]	; 0x60
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	691b      	ldr	r3, [r3, #16]
 8008182:	f003 031f 	and.w	r3, r3, #31
 8008186:	2b00      	cmp	r3, #0
 8008188:	d102      	bne.n	8008190 <USB_ActivateEndpoint+0x2d0>
 800818a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800818c:	3b01      	subs	r3, #1
 800818e:	663b      	str	r3, [r7, #96]	; 0x60
 8008190:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008192:	b29b      	uxth	r3, r3
 8008194:	029b      	lsls	r3, r3, #10
 8008196:	b29b      	uxth	r3, r3
 8008198:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800819c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081a0:	b29a      	uxth	r2, r3
 80081a2:	6a3b      	ldr	r3, [r7, #32]
 80081a4:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80081a6:	687a      	ldr	r2, [r7, #4]
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	781b      	ldrb	r3, [r3, #0]
 80081ac:	009b      	lsls	r3, r3, #2
 80081ae:	4413      	add	r3, r2
 80081b0:	881b      	ldrh	r3, [r3, #0]
 80081b2:	83fb      	strh	r3, [r7, #30]
 80081b4:	8bfb      	ldrh	r3, [r7, #30]
 80081b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d01b      	beq.n	80081f6 <USB_ActivateEndpoint+0x336>
 80081be:	687a      	ldr	r2, [r7, #4]
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	781b      	ldrb	r3, [r3, #0]
 80081c4:	009b      	lsls	r3, r3, #2
 80081c6:	4413      	add	r3, r2
 80081c8:	881b      	ldrh	r3, [r3, #0]
 80081ca:	b29b      	uxth	r3, r3
 80081cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80081d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081d4:	83bb      	strh	r3, [r7, #28]
 80081d6:	687a      	ldr	r2, [r7, #4]
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	781b      	ldrb	r3, [r3, #0]
 80081dc:	009b      	lsls	r3, r3, #2
 80081de:	441a      	add	r2, r3
 80081e0:	8bbb      	ldrh	r3, [r7, #28]
 80081e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80081e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80081ea:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80081ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081f2:	b29b      	uxth	r3, r3
 80081f4:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80081f6:	687a      	ldr	r2, [r7, #4]
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	781b      	ldrb	r3, [r3, #0]
 80081fc:	009b      	lsls	r3, r3, #2
 80081fe:	4413      	add	r3, r2
 8008200:	881b      	ldrh	r3, [r3, #0]
 8008202:	b29b      	uxth	r3, r3
 8008204:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008208:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800820c:	837b      	strh	r3, [r7, #26]
 800820e:	8b7b      	ldrh	r3, [r7, #26]
 8008210:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008214:	837b      	strh	r3, [r7, #26]
 8008216:	8b7b      	ldrh	r3, [r7, #26]
 8008218:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800821c:	837b      	strh	r3, [r7, #26]
 800821e:	687a      	ldr	r2, [r7, #4]
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	781b      	ldrb	r3, [r3, #0]
 8008224:	009b      	lsls	r3, r3, #2
 8008226:	441a      	add	r2, r3
 8008228:	8b7b      	ldrh	r3, [r7, #26]
 800822a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800822e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008232:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008236:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800823a:	b29b      	uxth	r3, r3
 800823c:	8013      	strh	r3, [r2, #0]
 800823e:	e1a2      	b.n	8008586 <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8008240:	687a      	ldr	r2, [r7, #4]
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	781b      	ldrb	r3, [r3, #0]
 8008246:	009b      	lsls	r3, r3, #2
 8008248:	4413      	add	r3, r2
 800824a:	881b      	ldrh	r3, [r3, #0]
 800824c:	b29b      	uxth	r3, r3
 800824e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008252:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008256:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 800825a:	687a      	ldr	r2, [r7, #4]
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	781b      	ldrb	r3, [r3, #0]
 8008260:	009b      	lsls	r3, r3, #2
 8008262:	441a      	add	r2, r3
 8008264:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8008268:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800826c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008270:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8008274:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008278:	b29b      	uxth	r3, r3
 800827a:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	65bb      	str	r3, [r7, #88]	; 0x58
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008286:	b29b      	uxth	r3, r3
 8008288:	461a      	mov	r2, r3
 800828a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800828c:	4413      	add	r3, r2
 800828e:	65bb      	str	r3, [r7, #88]	; 0x58
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	781b      	ldrb	r3, [r3, #0]
 8008294:	011a      	lsls	r2, r3, #4
 8008296:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008298:	4413      	add	r3, r2
 800829a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800829e:	657b      	str	r3, [r7, #84]	; 0x54
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	891b      	ldrh	r3, [r3, #8]
 80082a4:	085b      	lsrs	r3, r3, #1
 80082a6:	b29b      	uxth	r3, r3
 80082a8:	005b      	lsls	r3, r3, #1
 80082aa:	b29a      	uxth	r2, r3
 80082ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80082ae:	801a      	strh	r2, [r3, #0]
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	653b      	str	r3, [r7, #80]	; 0x50
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80082ba:	b29b      	uxth	r3, r3
 80082bc:	461a      	mov	r2, r3
 80082be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80082c0:	4413      	add	r3, r2
 80082c2:	653b      	str	r3, [r7, #80]	; 0x50
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	781b      	ldrb	r3, [r3, #0]
 80082c8:	011a      	lsls	r2, r3, #4
 80082ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80082cc:	4413      	add	r3, r2
 80082ce:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80082d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	895b      	ldrh	r3, [r3, #10]
 80082d8:	085b      	lsrs	r3, r3, #1
 80082da:	b29b      	uxth	r3, r3
 80082dc:	005b      	lsls	r3, r3, #1
 80082de:	b29a      	uxth	r2, r3
 80082e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082e2:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	785b      	ldrb	r3, [r3, #1]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	f040 8091 	bne.w	8008410 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80082ee:	687a      	ldr	r2, [r7, #4]
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	781b      	ldrb	r3, [r3, #0]
 80082f4:	009b      	lsls	r3, r3, #2
 80082f6:	4413      	add	r3, r2
 80082f8:	881b      	ldrh	r3, [r3, #0]
 80082fa:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80082fc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80082fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008302:	2b00      	cmp	r3, #0
 8008304:	d01b      	beq.n	800833e <USB_ActivateEndpoint+0x47e>
 8008306:	687a      	ldr	r2, [r7, #4]
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	781b      	ldrb	r3, [r3, #0]
 800830c:	009b      	lsls	r3, r3, #2
 800830e:	4413      	add	r3, r2
 8008310:	881b      	ldrh	r3, [r3, #0]
 8008312:	b29b      	uxth	r3, r3
 8008314:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008318:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800831c:	877b      	strh	r3, [r7, #58]	; 0x3a
 800831e:	687a      	ldr	r2, [r7, #4]
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	781b      	ldrb	r3, [r3, #0]
 8008324:	009b      	lsls	r3, r3, #2
 8008326:	441a      	add	r2, r3
 8008328:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800832a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800832e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008332:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008336:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800833a:	b29b      	uxth	r3, r3
 800833c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800833e:	687a      	ldr	r2, [r7, #4]
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	781b      	ldrb	r3, [r3, #0]
 8008344:	009b      	lsls	r3, r3, #2
 8008346:	4413      	add	r3, r2
 8008348:	881b      	ldrh	r3, [r3, #0]
 800834a:	873b      	strh	r3, [r7, #56]	; 0x38
 800834c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800834e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008352:	2b00      	cmp	r3, #0
 8008354:	d01b      	beq.n	800838e <USB_ActivateEndpoint+0x4ce>
 8008356:	687a      	ldr	r2, [r7, #4]
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	781b      	ldrb	r3, [r3, #0]
 800835c:	009b      	lsls	r3, r3, #2
 800835e:	4413      	add	r3, r2
 8008360:	881b      	ldrh	r3, [r3, #0]
 8008362:	b29b      	uxth	r3, r3
 8008364:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008368:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800836c:	86fb      	strh	r3, [r7, #54]	; 0x36
 800836e:	687a      	ldr	r2, [r7, #4]
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	781b      	ldrb	r3, [r3, #0]
 8008374:	009b      	lsls	r3, r3, #2
 8008376:	441a      	add	r2, r3
 8008378:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800837a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800837e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008382:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008386:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800838a:	b29b      	uxth	r3, r3
 800838c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800838e:	687a      	ldr	r2, [r7, #4]
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	781b      	ldrb	r3, [r3, #0]
 8008394:	009b      	lsls	r3, r3, #2
 8008396:	4413      	add	r3, r2
 8008398:	881b      	ldrh	r3, [r3, #0]
 800839a:	b29b      	uxth	r3, r3
 800839c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80083a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083a4:	86bb      	strh	r3, [r7, #52]	; 0x34
 80083a6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80083a8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80083ac:	86bb      	strh	r3, [r7, #52]	; 0x34
 80083ae:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80083b0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80083b4:	86bb      	strh	r3, [r7, #52]	; 0x34
 80083b6:	687a      	ldr	r2, [r7, #4]
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	781b      	ldrb	r3, [r3, #0]
 80083bc:	009b      	lsls	r3, r3, #2
 80083be:	441a      	add	r2, r3
 80083c0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80083c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80083c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80083ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80083ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083d2:	b29b      	uxth	r3, r3
 80083d4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80083d6:	687a      	ldr	r2, [r7, #4]
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	781b      	ldrb	r3, [r3, #0]
 80083dc:	009b      	lsls	r3, r3, #2
 80083de:	4413      	add	r3, r2
 80083e0:	881b      	ldrh	r3, [r3, #0]
 80083e2:	b29b      	uxth	r3, r3
 80083e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80083e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80083ec:	867b      	strh	r3, [r7, #50]	; 0x32
 80083ee:	687a      	ldr	r2, [r7, #4]
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	781b      	ldrb	r3, [r3, #0]
 80083f4:	009b      	lsls	r3, r3, #2
 80083f6:	441a      	add	r2, r3
 80083f8:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80083fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80083fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008402:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008406:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800840a:	b29b      	uxth	r3, r3
 800840c:	8013      	strh	r3, [r2, #0]
 800840e:	e0ba      	b.n	8008586 <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008410:	687a      	ldr	r2, [r7, #4]
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	781b      	ldrb	r3, [r3, #0]
 8008416:	009b      	lsls	r3, r3, #2
 8008418:	4413      	add	r3, r2
 800841a:	881b      	ldrh	r3, [r3, #0]
 800841c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8008420:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8008424:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008428:	2b00      	cmp	r3, #0
 800842a:	d01d      	beq.n	8008468 <USB_ActivateEndpoint+0x5a8>
 800842c:	687a      	ldr	r2, [r7, #4]
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	781b      	ldrb	r3, [r3, #0]
 8008432:	009b      	lsls	r3, r3, #2
 8008434:	4413      	add	r3, r2
 8008436:	881b      	ldrh	r3, [r3, #0]
 8008438:	b29b      	uxth	r3, r3
 800843a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800843e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008442:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8008446:	687a      	ldr	r2, [r7, #4]
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	781b      	ldrb	r3, [r3, #0]
 800844c:	009b      	lsls	r3, r3, #2
 800844e:	441a      	add	r2, r3
 8008450:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8008454:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008458:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800845c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008460:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008464:	b29b      	uxth	r3, r3
 8008466:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008468:	687a      	ldr	r2, [r7, #4]
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	009b      	lsls	r3, r3, #2
 8008470:	4413      	add	r3, r2
 8008472:	881b      	ldrh	r3, [r3, #0]
 8008474:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8008478:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800847c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008480:	2b00      	cmp	r3, #0
 8008482:	d01d      	beq.n	80084c0 <USB_ActivateEndpoint+0x600>
 8008484:	687a      	ldr	r2, [r7, #4]
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	781b      	ldrb	r3, [r3, #0]
 800848a:	009b      	lsls	r3, r3, #2
 800848c:	4413      	add	r3, r2
 800848e:	881b      	ldrh	r3, [r3, #0]
 8008490:	b29b      	uxth	r3, r3
 8008492:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008496:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800849a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800849e:	687a      	ldr	r2, [r7, #4]
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	781b      	ldrb	r3, [r3, #0]
 80084a4:	009b      	lsls	r3, r3, #2
 80084a6:	441a      	add	r2, r3
 80084a8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80084ac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80084b0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80084b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80084b8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80084bc:	b29b      	uxth	r3, r3
 80084be:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	78db      	ldrb	r3, [r3, #3]
 80084c4:	2b01      	cmp	r3, #1
 80084c6:	d024      	beq.n	8008512 <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80084c8:	687a      	ldr	r2, [r7, #4]
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	781b      	ldrb	r3, [r3, #0]
 80084ce:	009b      	lsls	r3, r3, #2
 80084d0:	4413      	add	r3, r2
 80084d2:	881b      	ldrh	r3, [r3, #0]
 80084d4:	b29b      	uxth	r3, r3
 80084d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80084da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80084de:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80084e2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80084e6:	f083 0320 	eor.w	r3, r3, #32
 80084ea:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80084ee:	687a      	ldr	r2, [r7, #4]
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	781b      	ldrb	r3, [r3, #0]
 80084f4:	009b      	lsls	r3, r3, #2
 80084f6:	441a      	add	r2, r3
 80084f8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80084fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008500:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008504:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008508:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800850c:	b29b      	uxth	r3, r3
 800850e:	8013      	strh	r3, [r2, #0]
 8008510:	e01d      	b.n	800854e <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008512:	687a      	ldr	r2, [r7, #4]
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	781b      	ldrb	r3, [r3, #0]
 8008518:	009b      	lsls	r3, r3, #2
 800851a:	4413      	add	r3, r2
 800851c:	881b      	ldrh	r3, [r3, #0]
 800851e:	b29b      	uxth	r3, r3
 8008520:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008524:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008528:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800852c:	687a      	ldr	r2, [r7, #4]
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	781b      	ldrb	r3, [r3, #0]
 8008532:	009b      	lsls	r3, r3, #2
 8008534:	441a      	add	r2, r3
 8008536:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800853a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800853e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008542:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008546:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800854a:	b29b      	uxth	r3, r3
 800854c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800854e:	687a      	ldr	r2, [r7, #4]
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	781b      	ldrb	r3, [r3, #0]
 8008554:	009b      	lsls	r3, r3, #2
 8008556:	4413      	add	r3, r2
 8008558:	881b      	ldrh	r3, [r3, #0]
 800855a:	b29b      	uxth	r3, r3
 800855c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008560:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008564:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8008566:	687a      	ldr	r2, [r7, #4]
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	781b      	ldrb	r3, [r3, #0]
 800856c:	009b      	lsls	r3, r3, #2
 800856e:	441a      	add	r2, r3
 8008570:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8008572:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008576:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800857a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800857e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008582:	b29b      	uxth	r3, r3
 8008584:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8008586:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800858a:	4618      	mov	r0, r3
 800858c:	376c      	adds	r7, #108	; 0x6c
 800858e:	46bd      	mov	sp, r7
 8008590:	bc80      	pop	{r7}
 8008592:	4770      	bx	lr

08008594 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008594:	b480      	push	{r7}
 8008596:	b08d      	sub	sp, #52	; 0x34
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
 800859c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	7b1b      	ldrb	r3, [r3, #12]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	f040 808e 	bne.w	80086c4 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	785b      	ldrb	r3, [r3, #1]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d044      	beq.n	800863a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80085b0:	687a      	ldr	r2, [r7, #4]
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	781b      	ldrb	r3, [r3, #0]
 80085b6:	009b      	lsls	r3, r3, #2
 80085b8:	4413      	add	r3, r2
 80085ba:	881b      	ldrh	r3, [r3, #0]
 80085bc:	81bb      	strh	r3, [r7, #12]
 80085be:	89bb      	ldrh	r3, [r7, #12]
 80085c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d01b      	beq.n	8008600 <USB_DeactivateEndpoint+0x6c>
 80085c8:	687a      	ldr	r2, [r7, #4]
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	781b      	ldrb	r3, [r3, #0]
 80085ce:	009b      	lsls	r3, r3, #2
 80085d0:	4413      	add	r3, r2
 80085d2:	881b      	ldrh	r3, [r3, #0]
 80085d4:	b29b      	uxth	r3, r3
 80085d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80085da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085de:	817b      	strh	r3, [r7, #10]
 80085e0:	687a      	ldr	r2, [r7, #4]
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	781b      	ldrb	r3, [r3, #0]
 80085e6:	009b      	lsls	r3, r3, #2
 80085e8:	441a      	add	r2, r3
 80085ea:	897b      	ldrh	r3, [r7, #10]
 80085ec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80085f0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80085f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80085f8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80085fc:	b29b      	uxth	r3, r3
 80085fe:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008600:	687a      	ldr	r2, [r7, #4]
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	781b      	ldrb	r3, [r3, #0]
 8008606:	009b      	lsls	r3, r3, #2
 8008608:	4413      	add	r3, r2
 800860a:	881b      	ldrh	r3, [r3, #0]
 800860c:	b29b      	uxth	r3, r3
 800860e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008612:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008616:	813b      	strh	r3, [r7, #8]
 8008618:	687a      	ldr	r2, [r7, #4]
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	781b      	ldrb	r3, [r3, #0]
 800861e:	009b      	lsls	r3, r3, #2
 8008620:	441a      	add	r2, r3
 8008622:	893b      	ldrh	r3, [r7, #8]
 8008624:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008628:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800862c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008630:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008634:	b29b      	uxth	r3, r3
 8008636:	8013      	strh	r3, [r2, #0]
 8008638:	e192      	b.n	8008960 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800863a:	687a      	ldr	r2, [r7, #4]
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	781b      	ldrb	r3, [r3, #0]
 8008640:	009b      	lsls	r3, r3, #2
 8008642:	4413      	add	r3, r2
 8008644:	881b      	ldrh	r3, [r3, #0]
 8008646:	827b      	strh	r3, [r7, #18]
 8008648:	8a7b      	ldrh	r3, [r7, #18]
 800864a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800864e:	2b00      	cmp	r3, #0
 8008650:	d01b      	beq.n	800868a <USB_DeactivateEndpoint+0xf6>
 8008652:	687a      	ldr	r2, [r7, #4]
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	781b      	ldrb	r3, [r3, #0]
 8008658:	009b      	lsls	r3, r3, #2
 800865a:	4413      	add	r3, r2
 800865c:	881b      	ldrh	r3, [r3, #0]
 800865e:	b29b      	uxth	r3, r3
 8008660:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008664:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008668:	823b      	strh	r3, [r7, #16]
 800866a:	687a      	ldr	r2, [r7, #4]
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	781b      	ldrb	r3, [r3, #0]
 8008670:	009b      	lsls	r3, r3, #2
 8008672:	441a      	add	r2, r3
 8008674:	8a3b      	ldrh	r3, [r7, #16]
 8008676:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800867a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800867e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008682:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008686:	b29b      	uxth	r3, r3
 8008688:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800868a:	687a      	ldr	r2, [r7, #4]
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	781b      	ldrb	r3, [r3, #0]
 8008690:	009b      	lsls	r3, r3, #2
 8008692:	4413      	add	r3, r2
 8008694:	881b      	ldrh	r3, [r3, #0]
 8008696:	b29b      	uxth	r3, r3
 8008698:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800869c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086a0:	81fb      	strh	r3, [r7, #14]
 80086a2:	687a      	ldr	r2, [r7, #4]
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	781b      	ldrb	r3, [r3, #0]
 80086a8:	009b      	lsls	r3, r3, #2
 80086aa:	441a      	add	r2, r3
 80086ac:	89fb      	ldrh	r3, [r7, #14]
 80086ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80086b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80086b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80086ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80086be:	b29b      	uxth	r3, r3
 80086c0:	8013      	strh	r3, [r2, #0]
 80086c2:	e14d      	b.n	8008960 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	785b      	ldrb	r3, [r3, #1]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	f040 80a5 	bne.w	8008818 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80086ce:	687a      	ldr	r2, [r7, #4]
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	781b      	ldrb	r3, [r3, #0]
 80086d4:	009b      	lsls	r3, r3, #2
 80086d6:	4413      	add	r3, r2
 80086d8:	881b      	ldrh	r3, [r3, #0]
 80086da:	843b      	strh	r3, [r7, #32]
 80086dc:	8c3b      	ldrh	r3, [r7, #32]
 80086de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d01b      	beq.n	800871e <USB_DeactivateEndpoint+0x18a>
 80086e6:	687a      	ldr	r2, [r7, #4]
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	781b      	ldrb	r3, [r3, #0]
 80086ec:	009b      	lsls	r3, r3, #2
 80086ee:	4413      	add	r3, r2
 80086f0:	881b      	ldrh	r3, [r3, #0]
 80086f2:	b29b      	uxth	r3, r3
 80086f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80086f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086fc:	83fb      	strh	r3, [r7, #30]
 80086fe:	687a      	ldr	r2, [r7, #4]
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	781b      	ldrb	r3, [r3, #0]
 8008704:	009b      	lsls	r3, r3, #2
 8008706:	441a      	add	r2, r3
 8008708:	8bfb      	ldrh	r3, [r7, #30]
 800870a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800870e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008712:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008716:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800871a:	b29b      	uxth	r3, r3
 800871c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800871e:	687a      	ldr	r2, [r7, #4]
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	781b      	ldrb	r3, [r3, #0]
 8008724:	009b      	lsls	r3, r3, #2
 8008726:	4413      	add	r3, r2
 8008728:	881b      	ldrh	r3, [r3, #0]
 800872a:	83bb      	strh	r3, [r7, #28]
 800872c:	8bbb      	ldrh	r3, [r7, #28]
 800872e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008732:	2b00      	cmp	r3, #0
 8008734:	d01b      	beq.n	800876e <USB_DeactivateEndpoint+0x1da>
 8008736:	687a      	ldr	r2, [r7, #4]
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	781b      	ldrb	r3, [r3, #0]
 800873c:	009b      	lsls	r3, r3, #2
 800873e:	4413      	add	r3, r2
 8008740:	881b      	ldrh	r3, [r3, #0]
 8008742:	b29b      	uxth	r3, r3
 8008744:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008748:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800874c:	837b      	strh	r3, [r7, #26]
 800874e:	687a      	ldr	r2, [r7, #4]
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	781b      	ldrb	r3, [r3, #0]
 8008754:	009b      	lsls	r3, r3, #2
 8008756:	441a      	add	r2, r3
 8008758:	8b7b      	ldrh	r3, [r7, #26]
 800875a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800875e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008762:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008766:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800876a:	b29b      	uxth	r3, r3
 800876c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800876e:	687a      	ldr	r2, [r7, #4]
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	781b      	ldrb	r3, [r3, #0]
 8008774:	009b      	lsls	r3, r3, #2
 8008776:	4413      	add	r3, r2
 8008778:	881b      	ldrh	r3, [r3, #0]
 800877a:	b29b      	uxth	r3, r3
 800877c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008780:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008784:	833b      	strh	r3, [r7, #24]
 8008786:	687a      	ldr	r2, [r7, #4]
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	781b      	ldrb	r3, [r3, #0]
 800878c:	009b      	lsls	r3, r3, #2
 800878e:	441a      	add	r2, r3
 8008790:	8b3b      	ldrh	r3, [r7, #24]
 8008792:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008796:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800879a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800879e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80087a2:	b29b      	uxth	r3, r3
 80087a4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80087a6:	687a      	ldr	r2, [r7, #4]
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	781b      	ldrb	r3, [r3, #0]
 80087ac:	009b      	lsls	r3, r3, #2
 80087ae:	4413      	add	r3, r2
 80087b0:	881b      	ldrh	r3, [r3, #0]
 80087b2:	b29b      	uxth	r3, r3
 80087b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80087b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087bc:	82fb      	strh	r3, [r7, #22]
 80087be:	687a      	ldr	r2, [r7, #4]
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	781b      	ldrb	r3, [r3, #0]
 80087c4:	009b      	lsls	r3, r3, #2
 80087c6:	441a      	add	r2, r3
 80087c8:	8afb      	ldrh	r3, [r7, #22]
 80087ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80087ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80087d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80087d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80087da:	b29b      	uxth	r3, r3
 80087dc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80087de:	687a      	ldr	r2, [r7, #4]
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	781b      	ldrb	r3, [r3, #0]
 80087e4:	009b      	lsls	r3, r3, #2
 80087e6:	4413      	add	r3, r2
 80087e8:	881b      	ldrh	r3, [r3, #0]
 80087ea:	b29b      	uxth	r3, r3
 80087ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80087f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087f4:	82bb      	strh	r3, [r7, #20]
 80087f6:	687a      	ldr	r2, [r7, #4]
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	781b      	ldrb	r3, [r3, #0]
 80087fc:	009b      	lsls	r3, r3, #2
 80087fe:	441a      	add	r2, r3
 8008800:	8abb      	ldrh	r3, [r7, #20]
 8008802:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008806:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800880a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800880e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008812:	b29b      	uxth	r3, r3
 8008814:	8013      	strh	r3, [r2, #0]
 8008816:	e0a3      	b.n	8008960 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008818:	687a      	ldr	r2, [r7, #4]
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	781b      	ldrb	r3, [r3, #0]
 800881e:	009b      	lsls	r3, r3, #2
 8008820:	4413      	add	r3, r2
 8008822:	881b      	ldrh	r3, [r3, #0]
 8008824:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8008826:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008828:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800882c:	2b00      	cmp	r3, #0
 800882e:	d01b      	beq.n	8008868 <USB_DeactivateEndpoint+0x2d4>
 8008830:	687a      	ldr	r2, [r7, #4]
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	781b      	ldrb	r3, [r3, #0]
 8008836:	009b      	lsls	r3, r3, #2
 8008838:	4413      	add	r3, r2
 800883a:	881b      	ldrh	r3, [r3, #0]
 800883c:	b29b      	uxth	r3, r3
 800883e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008842:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008846:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8008848:	687a      	ldr	r2, [r7, #4]
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	781b      	ldrb	r3, [r3, #0]
 800884e:	009b      	lsls	r3, r3, #2
 8008850:	441a      	add	r2, r3
 8008852:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008854:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008858:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800885c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008860:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008864:	b29b      	uxth	r3, r3
 8008866:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008868:	687a      	ldr	r2, [r7, #4]
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	781b      	ldrb	r3, [r3, #0]
 800886e:	009b      	lsls	r3, r3, #2
 8008870:	4413      	add	r3, r2
 8008872:	881b      	ldrh	r3, [r3, #0]
 8008874:	857b      	strh	r3, [r7, #42]	; 0x2a
 8008876:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8008878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800887c:	2b00      	cmp	r3, #0
 800887e:	d01b      	beq.n	80088b8 <USB_DeactivateEndpoint+0x324>
 8008880:	687a      	ldr	r2, [r7, #4]
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	781b      	ldrb	r3, [r3, #0]
 8008886:	009b      	lsls	r3, r3, #2
 8008888:	4413      	add	r3, r2
 800888a:	881b      	ldrh	r3, [r3, #0]
 800888c:	b29b      	uxth	r3, r3
 800888e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008892:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008896:	853b      	strh	r3, [r7, #40]	; 0x28
 8008898:	687a      	ldr	r2, [r7, #4]
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	009b      	lsls	r3, r3, #2
 80088a0:	441a      	add	r2, r3
 80088a2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80088a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80088a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80088ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80088b0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80088b4:	b29b      	uxth	r3, r3
 80088b6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80088b8:	687a      	ldr	r2, [r7, #4]
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	781b      	ldrb	r3, [r3, #0]
 80088be:	009b      	lsls	r3, r3, #2
 80088c0:	4413      	add	r3, r2
 80088c2:	881b      	ldrh	r3, [r3, #0]
 80088c4:	b29b      	uxth	r3, r3
 80088c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80088ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088ce:	84fb      	strh	r3, [r7, #38]	; 0x26
 80088d0:	687a      	ldr	r2, [r7, #4]
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	781b      	ldrb	r3, [r3, #0]
 80088d6:	009b      	lsls	r3, r3, #2
 80088d8:	441a      	add	r2, r3
 80088da:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80088dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80088e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80088e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80088e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80088ec:	b29b      	uxth	r3, r3
 80088ee:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80088f0:	687a      	ldr	r2, [r7, #4]
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	781b      	ldrb	r3, [r3, #0]
 80088f6:	009b      	lsls	r3, r3, #2
 80088f8:	4413      	add	r3, r2
 80088fa:	881b      	ldrh	r3, [r3, #0]
 80088fc:	b29b      	uxth	r3, r3
 80088fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008902:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008906:	84bb      	strh	r3, [r7, #36]	; 0x24
 8008908:	687a      	ldr	r2, [r7, #4]
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	781b      	ldrb	r3, [r3, #0]
 800890e:	009b      	lsls	r3, r3, #2
 8008910:	441a      	add	r2, r3
 8008912:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008914:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008918:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800891c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008920:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008924:	b29b      	uxth	r3, r3
 8008926:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008928:	687a      	ldr	r2, [r7, #4]
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	781b      	ldrb	r3, [r3, #0]
 800892e:	009b      	lsls	r3, r3, #2
 8008930:	4413      	add	r3, r2
 8008932:	881b      	ldrh	r3, [r3, #0]
 8008934:	b29b      	uxth	r3, r3
 8008936:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800893a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800893e:	847b      	strh	r3, [r7, #34]	; 0x22
 8008940:	687a      	ldr	r2, [r7, #4]
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	781b      	ldrb	r3, [r3, #0]
 8008946:	009b      	lsls	r3, r3, #2
 8008948:	441a      	add	r2, r3
 800894a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800894c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008950:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008954:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008958:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800895c:	b29b      	uxth	r3, r3
 800895e:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8008960:	2300      	movs	r3, #0
}
 8008962:	4618      	mov	r0, r3
 8008964:	3734      	adds	r7, #52	; 0x34
 8008966:	46bd      	mov	sp, r7
 8008968:	bc80      	pop	{r7}
 800896a:	4770      	bx	lr

0800896c <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b0cc      	sub	sp, #304	; 0x130
 8008970:	af00      	add	r7, sp, #0
 8008972:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008976:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800897a:	6018      	str	r0, [r3, #0]
 800897c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008980:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008984:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008986:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800898a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	785b      	ldrb	r3, [r3, #1]
 8008992:	2b01      	cmp	r3, #1
 8008994:	f041 817d 	bne.w	8009c92 <USB_EPStartXfer+0x1326>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8008998:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800899c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	699a      	ldr	r2, [r3, #24]
 80089a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80089a8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	691b      	ldr	r3, [r3, #16]
 80089b0:	429a      	cmp	r2, r3
 80089b2:	d908      	bls.n	80089c6 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 80089b4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80089b8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	691b      	ldr	r3, [r3, #16]
 80089c0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80089c4:	e007      	b.n	80089d6 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80089c6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80089ca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	699b      	ldr	r3, [r3, #24]
 80089d2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80089d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80089da:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	7b1b      	ldrb	r3, [r3, #12]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d152      	bne.n	8008a8c <USB_EPStartXfer+0x120>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80089e6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80089ea:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	6959      	ldr	r1, [r3, #20]
 80089f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80089f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	88da      	ldrh	r2, [r3, #6]
 80089fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008a02:	b29b      	uxth	r3, r3
 8008a04:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8008a08:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8008a0c:	6800      	ldr	r0, [r0, #0]
 8008a0e:	f001 ff23 	bl	800a858 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008a12:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a16:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8008a1a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008a1e:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8008a22:	6812      	ldr	r2, [r2, #0]
 8008a24:	601a      	str	r2, [r3, #0]
 8008a26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a2a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a34:	b29b      	uxth	r3, r3
 8008a36:	4619      	mov	r1, r3
 8008a38:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a3c:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8008a40:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008a44:	f5a2 7290 	sub.w	r2, r2, #288	; 0x120
 8008a48:	6812      	ldr	r2, [r2, #0]
 8008a4a:	440a      	add	r2, r1
 8008a4c:	601a      	str	r2, [r3, #0]
 8008a4e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a52:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	781b      	ldrb	r3, [r3, #0]
 8008a5a:	011a      	lsls	r2, r3, #4
 8008a5c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a60:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	4413      	add	r3, r2
 8008a68:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8008a6c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a70:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8008a74:	601a      	str	r2, [r3, #0]
 8008a76:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008a7a:	b29a      	uxth	r2, r3
 8008a7c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a80:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	801a      	strh	r2, [r3, #0]
 8008a88:	f001 b8b5 	b.w	8009bf6 <USB_EPStartXfer+0x128a>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8008a8c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a90:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	78db      	ldrb	r3, [r3, #3]
 8008a98:	2b02      	cmp	r3, #2
 8008a9a:	f040 84c6 	bne.w	800942a <USB_EPStartXfer+0xabe>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8008a9e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008aa2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	6a1a      	ldr	r2, [r3, #32]
 8008aaa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008aae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	691b      	ldr	r3, [r3, #16]
 8008ab6:	429a      	cmp	r2, r3
 8008ab8:	f240 8443 	bls.w	8009342 <USB_EPStartXfer+0x9d6>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8008abc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ac0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008ac4:	681a      	ldr	r2, [r3, #0]
 8008ac6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008aca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	781b      	ldrb	r3, [r3, #0]
 8008ad2:	009b      	lsls	r3, r3, #2
 8008ad4:	4413      	add	r3, r2
 8008ad6:	881b      	ldrh	r3, [r3, #0]
 8008ad8:	b29b      	uxth	r3, r3
 8008ada:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ade:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ae2:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8008ae6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008aea:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008aee:	681a      	ldr	r2, [r3, #0]
 8008af0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008af4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	781b      	ldrb	r3, [r3, #0]
 8008afc:	009b      	lsls	r3, r3, #2
 8008afe:	441a      	add	r2, r3
 8008b00:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008b04:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008b08:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008b0c:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8008b10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b14:	b29b      	uxth	r3, r3
 8008b16:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008b18:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b1c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	6a1a      	ldr	r2, [r3, #32]
 8008b24:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008b28:	1ad2      	subs	r2, r2, r3
 8008b2a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b2e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008b36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b3a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008b3e:	681a      	ldr	r2, [r3, #0]
 8008b40:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b44:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	781b      	ldrb	r3, [r3, #0]
 8008b4c:	009b      	lsls	r3, r3, #2
 8008b4e:	4413      	add	r3, r2
 8008b50:	881b      	ldrh	r3, [r3, #0]
 8008b52:	b29b      	uxth	r3, r3
 8008b54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	f000 823e 	beq.w	8008fda <USB_EPStartXfer+0x66e>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008b5e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b62:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8008b66:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008b6a:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8008b6e:	6812      	ldr	r2, [r2, #0]
 8008b70:	601a      	str	r2, [r3, #0]
 8008b72:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b76:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	785b      	ldrb	r3, [r3, #1]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	f040 809a 	bne.w	8008cb8 <USB_EPStartXfer+0x34c>
 8008b84:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b88:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b8c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008b90:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8008b94:	6812      	ldr	r2, [r2, #0]
 8008b96:	601a      	str	r2, [r3, #0]
 8008b98:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b9c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008ba6:	b29b      	uxth	r3, r3
 8008ba8:	4619      	mov	r1, r3
 8008baa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008bae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008bb2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008bb6:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8008bba:	6812      	ldr	r2, [r2, #0]
 8008bbc:	440a      	add	r2, r1
 8008bbe:	601a      	str	r2, [r3, #0]
 8008bc0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008bc4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	781b      	ldrb	r3, [r3, #0]
 8008bcc:	011a      	lsls	r2, r3, #4
 8008bce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008bd2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	4413      	add	r3, r2
 8008bda:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8008bde:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008be2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008be6:	601a      	str	r2, [r3, #0]
 8008be8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d122      	bne.n	8008c36 <USB_EPStartXfer+0x2ca>
 8008bf0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008bf4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	881b      	ldrh	r3, [r3, #0]
 8008bfc:	b29b      	uxth	r3, r3
 8008bfe:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008c02:	b29a      	uxth	r2, r3
 8008c04:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c08:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	801a      	strh	r2, [r3, #0]
 8008c10:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c14:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	881b      	ldrh	r3, [r3, #0]
 8008c1c:	b29b      	uxth	r3, r3
 8008c1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c26:	b29a      	uxth	r2, r3
 8008c28:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c2c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	801a      	strh	r2, [r3, #0]
 8008c34:	e079      	b.n	8008d2a <USB_EPStartXfer+0x3be>
 8008c36:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c3a:	2b3e      	cmp	r3, #62	; 0x3e
 8008c3c:	d81b      	bhi.n	8008c76 <USB_EPStartXfer+0x30a>
 8008c3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c42:	085b      	lsrs	r3, r3, #1
 8008c44:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8008c48:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c4c:	f003 0301 	and.w	r3, r3, #1
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d004      	beq.n	8008c5e <USB_EPStartXfer+0x2f2>
 8008c54:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008c58:	3301      	adds	r3, #1
 8008c5a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8008c5e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008c62:	b29b      	uxth	r3, r3
 8008c64:	029b      	lsls	r3, r3, #10
 8008c66:	b29a      	uxth	r2, r3
 8008c68:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c6c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	801a      	strh	r2, [r3, #0]
 8008c74:	e059      	b.n	8008d2a <USB_EPStartXfer+0x3be>
 8008c76:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c7a:	095b      	lsrs	r3, r3, #5
 8008c7c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8008c80:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c84:	f003 031f 	and.w	r3, r3, #31
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d104      	bne.n	8008c96 <USB_EPStartXfer+0x32a>
 8008c8c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008c90:	3b01      	subs	r3, #1
 8008c92:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8008c96:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008c9a:	b29b      	uxth	r3, r3
 8008c9c:	029b      	lsls	r3, r3, #10
 8008c9e:	b29b      	uxth	r3, r3
 8008ca0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ca4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ca8:	b29a      	uxth	r2, r3
 8008caa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008cae:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	801a      	strh	r2, [r3, #0]
 8008cb6:	e038      	b.n	8008d2a <USB_EPStartXfer+0x3be>
 8008cb8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008cbc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	785b      	ldrb	r3, [r3, #1]
 8008cc4:	2b01      	cmp	r3, #1
 8008cc6:	d130      	bne.n	8008d2a <USB_EPStartXfer+0x3be>
 8008cc8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ccc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008cd6:	b29b      	uxth	r3, r3
 8008cd8:	4619      	mov	r1, r3
 8008cda:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008cde:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8008ce2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008ce6:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8008cea:	6812      	ldr	r2, [r2, #0]
 8008cec:	440a      	add	r2, r1
 8008cee:	601a      	str	r2, [r3, #0]
 8008cf0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008cf4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	781b      	ldrb	r3, [r3, #0]
 8008cfc:	011a      	lsls	r2, r3, #4
 8008cfe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d02:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4413      	add	r3, r2
 8008d0a:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8008d0e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d12:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008d16:	601a      	str	r2, [r3, #0]
 8008d18:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008d1c:	b29a      	uxth	r2, r3
 8008d1e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d22:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008d2a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d2e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	895b      	ldrh	r3, [r3, #10]
 8008d36:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008d3a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d3e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	6959      	ldr	r1, [r3, #20]
 8008d46:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008d4a:	b29b      	uxth	r3, r3
 8008d4c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8008d50:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8008d54:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8008d58:	6800      	ldr	r0, [r0, #0]
 8008d5a:	f001 fd7d 	bl	800a858 <USB_WritePMA>
            ep->xfer_buff += len;
 8008d5e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d62:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	695a      	ldr	r2, [r3, #20]
 8008d6a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008d6e:	441a      	add	r2, r3
 8008d70:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d74:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008d7c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d80:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	6a1a      	ldr	r2, [r3, #32]
 8008d88:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d8c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	691b      	ldr	r3, [r3, #16]
 8008d94:	429a      	cmp	r2, r3
 8008d96:	d90f      	bls.n	8008db8 <USB_EPStartXfer+0x44c>
            {
              ep->xfer_len_db -= len;
 8008d98:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d9c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	6a1a      	ldr	r2, [r3, #32]
 8008da4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008da8:	1ad2      	subs	r2, r2, r3
 8008daa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008dae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	621a      	str	r2, [r3, #32]
 8008db6:	e00e      	b.n	8008dd6 <USB_EPStartXfer+0x46a>
            }
            else
            {
              len = ep->xfer_len_db;
 8008db8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008dbc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	6a1b      	ldr	r3, [r3, #32]
 8008dc4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 8008dc8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008dcc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008dd6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008dda:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	785b      	ldrb	r3, [r3, #1]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	f040 809a 	bne.w	8008f1c <USB_EPStartXfer+0x5b0>
 8008de8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008dec:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8008df0:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008df4:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8008df8:	6812      	ldr	r2, [r2, #0]
 8008dfa:	601a      	str	r2, [r3, #0]
 8008dfc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e00:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008e0a:	b29b      	uxth	r3, r3
 8008e0c:	4619      	mov	r1, r3
 8008e0e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e12:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8008e16:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008e1a:	f5a2 728c 	sub.w	r2, r2, #280	; 0x118
 8008e1e:	6812      	ldr	r2, [r2, #0]
 8008e20:	440a      	add	r2, r1
 8008e22:	601a      	str	r2, [r3, #0]
 8008e24:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e28:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	781b      	ldrb	r3, [r3, #0]
 8008e30:	011a      	lsls	r2, r3, #4
 8008e32:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e36:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	4413      	add	r3, r2
 8008e3e:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8008e42:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e46:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8008e4a:	601a      	str	r2, [r3, #0]
 8008e4c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d122      	bne.n	8008e9a <USB_EPStartXfer+0x52e>
 8008e54:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e58:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	881b      	ldrh	r3, [r3, #0]
 8008e60:	b29b      	uxth	r3, r3
 8008e62:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008e66:	b29a      	uxth	r2, r3
 8008e68:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e6c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	801a      	strh	r2, [r3, #0]
 8008e74:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e78:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	881b      	ldrh	r3, [r3, #0]
 8008e80:	b29b      	uxth	r3, r3
 8008e82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e8a:	b29a      	uxth	r2, r3
 8008e8c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e90:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	801a      	strh	r2, [r3, #0]
 8008e98:	e083      	b.n	8008fa2 <USB_EPStartXfer+0x636>
 8008e9a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008e9e:	2b3e      	cmp	r3, #62	; 0x3e
 8008ea0:	d81b      	bhi.n	8008eda <USB_EPStartXfer+0x56e>
 8008ea2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008ea6:	085b      	lsrs	r3, r3, #1
 8008ea8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8008eac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008eb0:	f003 0301 	and.w	r3, r3, #1
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d004      	beq.n	8008ec2 <USB_EPStartXfer+0x556>
 8008eb8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8008ebc:	3301      	adds	r3, #1
 8008ebe:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8008ec2:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8008ec6:	b29b      	uxth	r3, r3
 8008ec8:	029b      	lsls	r3, r3, #10
 8008eca:	b29a      	uxth	r2, r3
 8008ecc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ed0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	801a      	strh	r2, [r3, #0]
 8008ed8:	e063      	b.n	8008fa2 <USB_EPStartXfer+0x636>
 8008eda:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008ede:	095b      	lsrs	r3, r3, #5
 8008ee0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8008ee4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008ee8:	f003 031f 	and.w	r3, r3, #31
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d104      	bne.n	8008efa <USB_EPStartXfer+0x58e>
 8008ef0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8008ef4:	3b01      	subs	r3, #1
 8008ef6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8008efa:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8008efe:	b29b      	uxth	r3, r3
 8008f00:	029b      	lsls	r3, r3, #10
 8008f02:	b29b      	uxth	r3, r3
 8008f04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f0c:	b29a      	uxth	r2, r3
 8008f0e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f12:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	801a      	strh	r2, [r3, #0]
 8008f1a:	e042      	b.n	8008fa2 <USB_EPStartXfer+0x636>
 8008f1c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f20:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	785b      	ldrb	r3, [r3, #1]
 8008f28:	2b01      	cmp	r3, #1
 8008f2a:	d13a      	bne.n	8008fa2 <USB_EPStartXfer+0x636>
 8008f2c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f30:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008f34:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008f38:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8008f3c:	6812      	ldr	r2, [r2, #0]
 8008f3e:	601a      	str	r2, [r3, #0]
 8008f40:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f44:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008f4e:	b29b      	uxth	r3, r3
 8008f50:	4619      	mov	r1, r3
 8008f52:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f56:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008f5a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008f5e:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8008f62:	6812      	ldr	r2, [r2, #0]
 8008f64:	440a      	add	r2, r1
 8008f66:	601a      	str	r2, [r3, #0]
 8008f68:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f6c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	781b      	ldrb	r3, [r3, #0]
 8008f74:	011a      	lsls	r2, r3, #4
 8008f76:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f7a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	4413      	add	r3, r2
 8008f82:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8008f86:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f8a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8008f8e:	601a      	str	r2, [r3, #0]
 8008f90:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008f94:	b29a      	uxth	r2, r3
 8008f96:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f9a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008fa2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008fa6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	891b      	ldrh	r3, [r3, #8]
 8008fae:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008fb2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008fb6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	6959      	ldr	r1, [r3, #20]
 8008fbe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008fc2:	b29b      	uxth	r3, r3
 8008fc4:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8008fc8:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8008fcc:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8008fd0:	6800      	ldr	r0, [r0, #0]
 8008fd2:	f001 fc41 	bl	800a858 <USB_WritePMA>
 8008fd6:	f000 be0e 	b.w	8009bf6 <USB_EPStartXfer+0x128a>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008fda:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008fde:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	785b      	ldrb	r3, [r3, #1]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d16d      	bne.n	80090c6 <USB_EPStartXfer+0x75a>
 8008fea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008fee:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	64bb      	str	r3, [r7, #72]	; 0x48
 8008ff6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ffa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009004:	b29b      	uxth	r3, r3
 8009006:	461a      	mov	r2, r3
 8009008:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800900a:	4413      	add	r3, r2
 800900c:	64bb      	str	r3, [r7, #72]	; 0x48
 800900e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009012:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	781b      	ldrb	r3, [r3, #0]
 800901a:	011a      	lsls	r2, r3, #4
 800901c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800901e:	4413      	add	r3, r2
 8009020:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009024:	647b      	str	r3, [r7, #68]	; 0x44
 8009026:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800902a:	2b00      	cmp	r3, #0
 800902c:	d112      	bne.n	8009054 <USB_EPStartXfer+0x6e8>
 800902e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009030:	881b      	ldrh	r3, [r3, #0]
 8009032:	b29b      	uxth	r3, r3
 8009034:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009038:	b29a      	uxth	r2, r3
 800903a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800903c:	801a      	strh	r2, [r3, #0]
 800903e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009040:	881b      	ldrh	r3, [r3, #0]
 8009042:	b29b      	uxth	r3, r3
 8009044:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009048:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800904c:	b29a      	uxth	r2, r3
 800904e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009050:	801a      	strh	r2, [r3, #0]
 8009052:	e063      	b.n	800911c <USB_EPStartXfer+0x7b0>
 8009054:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009058:	2b3e      	cmp	r3, #62	; 0x3e
 800905a:	d817      	bhi.n	800908c <USB_EPStartXfer+0x720>
 800905c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009060:	085b      	lsrs	r3, r3, #1
 8009062:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8009066:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800906a:	f003 0301 	and.w	r3, r3, #1
 800906e:	2b00      	cmp	r3, #0
 8009070:	d004      	beq.n	800907c <USB_EPStartXfer+0x710>
 8009072:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8009076:	3301      	adds	r3, #1
 8009078:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800907c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8009080:	b29b      	uxth	r3, r3
 8009082:	029b      	lsls	r3, r3, #10
 8009084:	b29a      	uxth	r2, r3
 8009086:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009088:	801a      	strh	r2, [r3, #0]
 800908a:	e047      	b.n	800911c <USB_EPStartXfer+0x7b0>
 800908c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009090:	095b      	lsrs	r3, r3, #5
 8009092:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8009096:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800909a:	f003 031f 	and.w	r3, r3, #31
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d104      	bne.n	80090ac <USB_EPStartXfer+0x740>
 80090a2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80090a6:	3b01      	subs	r3, #1
 80090a8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80090ac:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80090b0:	b29b      	uxth	r3, r3
 80090b2:	029b      	lsls	r3, r3, #10
 80090b4:	b29b      	uxth	r3, r3
 80090b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80090ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090be:	b29a      	uxth	r2, r3
 80090c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090c2:	801a      	strh	r2, [r3, #0]
 80090c4:	e02a      	b.n	800911c <USB_EPStartXfer+0x7b0>
 80090c6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80090ca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	785b      	ldrb	r3, [r3, #1]
 80090d2:	2b01      	cmp	r3, #1
 80090d4:	d122      	bne.n	800911c <USB_EPStartXfer+0x7b0>
 80090d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80090da:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	653b      	str	r3, [r7, #80]	; 0x50
 80090e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80090e6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80090f0:	b29b      	uxth	r3, r3
 80090f2:	461a      	mov	r2, r3
 80090f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80090f6:	4413      	add	r3, r2
 80090f8:	653b      	str	r3, [r7, #80]	; 0x50
 80090fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80090fe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	781b      	ldrb	r3, [r3, #0]
 8009106:	011a      	lsls	r2, r3, #4
 8009108:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800910a:	4413      	add	r3, r2
 800910c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009110:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009112:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009116:	b29a      	uxth	r2, r3
 8009118:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800911a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800911c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009120:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	891b      	ldrh	r3, [r3, #8]
 8009128:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800912c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009130:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	6959      	ldr	r1, [r3, #20]
 8009138:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800913c:	b29b      	uxth	r3, r3
 800913e:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8009142:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8009146:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800914a:	6800      	ldr	r0, [r0, #0]
 800914c:	f001 fb84 	bl	800a858 <USB_WritePMA>
            ep->xfer_buff += len;
 8009150:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009154:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	695a      	ldr	r2, [r3, #20]
 800915c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009160:	441a      	add	r2, r3
 8009162:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009166:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800916e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009172:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	6a1a      	ldr	r2, [r3, #32]
 800917a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800917e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	691b      	ldr	r3, [r3, #16]
 8009186:	429a      	cmp	r2, r3
 8009188:	d90f      	bls.n	80091aa <USB_EPStartXfer+0x83e>
            {
              ep->xfer_len_db -= len;
 800918a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800918e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	6a1a      	ldr	r2, [r3, #32]
 8009196:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800919a:	1ad2      	subs	r2, r2, r3
 800919c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80091a0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	621a      	str	r2, [r3, #32]
 80091a8:	e00e      	b.n	80091c8 <USB_EPStartXfer+0x85c>
            }
            else
            {
              len = ep->xfer_len_db;
 80091aa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80091ae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	6a1b      	ldr	r3, [r3, #32]
 80091b6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 80091ba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80091be:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	2200      	movs	r2, #0
 80091c6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80091c8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80091cc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	643b      	str	r3, [r7, #64]	; 0x40
 80091d4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80091d8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	785b      	ldrb	r3, [r3, #1]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d16d      	bne.n	80092c0 <USB_EPStartXfer+0x954>
 80091e4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80091e8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80091f0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80091f4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80091fe:	b29b      	uxth	r3, r3
 8009200:	461a      	mov	r2, r3
 8009202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009204:	4413      	add	r3, r2
 8009206:	63bb      	str	r3, [r7, #56]	; 0x38
 8009208:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800920c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	781b      	ldrb	r3, [r3, #0]
 8009214:	011a      	lsls	r2, r3, #4
 8009216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009218:	4413      	add	r3, r2
 800921a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800921e:	637b      	str	r3, [r7, #52]	; 0x34
 8009220:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009224:	2b00      	cmp	r3, #0
 8009226:	d112      	bne.n	800924e <USB_EPStartXfer+0x8e2>
 8009228:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800922a:	881b      	ldrh	r3, [r3, #0]
 800922c:	b29b      	uxth	r3, r3
 800922e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009232:	b29a      	uxth	r2, r3
 8009234:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009236:	801a      	strh	r2, [r3, #0]
 8009238:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800923a:	881b      	ldrh	r3, [r3, #0]
 800923c:	b29b      	uxth	r3, r3
 800923e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009242:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009246:	b29a      	uxth	r2, r3
 8009248:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800924a:	801a      	strh	r2, [r3, #0]
 800924c:	e05d      	b.n	800930a <USB_EPStartXfer+0x99e>
 800924e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009252:	2b3e      	cmp	r3, #62	; 0x3e
 8009254:	d817      	bhi.n	8009286 <USB_EPStartXfer+0x91a>
 8009256:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800925a:	085b      	lsrs	r3, r3, #1
 800925c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8009260:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009264:	f003 0301 	and.w	r3, r3, #1
 8009268:	2b00      	cmp	r3, #0
 800926a:	d004      	beq.n	8009276 <USB_EPStartXfer+0x90a>
 800926c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8009270:	3301      	adds	r3, #1
 8009272:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8009276:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800927a:	b29b      	uxth	r3, r3
 800927c:	029b      	lsls	r3, r3, #10
 800927e:	b29a      	uxth	r2, r3
 8009280:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009282:	801a      	strh	r2, [r3, #0]
 8009284:	e041      	b.n	800930a <USB_EPStartXfer+0x99e>
 8009286:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800928a:	095b      	lsrs	r3, r3, #5
 800928c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8009290:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009294:	f003 031f 	and.w	r3, r3, #31
 8009298:	2b00      	cmp	r3, #0
 800929a:	d104      	bne.n	80092a6 <USB_EPStartXfer+0x93a>
 800929c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80092a0:	3b01      	subs	r3, #1
 80092a2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80092a6:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80092aa:	b29b      	uxth	r3, r3
 80092ac:	029b      	lsls	r3, r3, #10
 80092ae:	b29b      	uxth	r3, r3
 80092b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80092b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80092b8:	b29a      	uxth	r2, r3
 80092ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092bc:	801a      	strh	r2, [r3, #0]
 80092be:	e024      	b.n	800930a <USB_EPStartXfer+0x99e>
 80092c0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80092c4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	785b      	ldrb	r3, [r3, #1]
 80092cc:	2b01      	cmp	r3, #1
 80092ce:	d11c      	bne.n	800930a <USB_EPStartXfer+0x99e>
 80092d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80092d4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80092de:	b29b      	uxth	r3, r3
 80092e0:	461a      	mov	r2, r3
 80092e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80092e4:	4413      	add	r3, r2
 80092e6:	643b      	str	r3, [r7, #64]	; 0x40
 80092e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80092ec:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	781b      	ldrb	r3, [r3, #0]
 80092f4:	011a      	lsls	r2, r3, #4
 80092f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80092f8:	4413      	add	r3, r2
 80092fa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80092fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009300:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009304:	b29a      	uxth	r2, r3
 8009306:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009308:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800930a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800930e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	895b      	ldrh	r3, [r3, #10]
 8009316:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800931a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800931e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	6959      	ldr	r1, [r3, #20]
 8009326:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800932a:	b29b      	uxth	r3, r3
 800932c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8009330:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8009334:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8009338:	6800      	ldr	r0, [r0, #0]
 800933a:	f001 fa8d 	bl	800a858 <USB_WritePMA>
 800933e:	f000 bc5a 	b.w	8009bf6 <USB_EPStartXfer+0x128a>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8009342:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009346:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	6a1b      	ldr	r3, [r3, #32]
 800934e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8009352:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009356:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800935a:	681a      	ldr	r2, [r3, #0]
 800935c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009360:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	781b      	ldrb	r3, [r3, #0]
 8009368:	009b      	lsls	r3, r3, #2
 800936a:	4413      	add	r3, r2
 800936c:	881b      	ldrh	r3, [r3, #0]
 800936e:	b29b      	uxth	r3, r3
 8009370:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8009374:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009378:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800937c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009380:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009384:	681a      	ldr	r2, [r3, #0]
 8009386:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800938a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	781b      	ldrb	r3, [r3, #0]
 8009392:	009b      	lsls	r3, r3, #2
 8009394:	441a      	add	r2, r3
 8009396:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800939a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800939e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80093a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80093a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093aa:	b29b      	uxth	r3, r3
 80093ac:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80093ae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80093b2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80093ba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80093be:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80093c8:	b29b      	uxth	r3, r3
 80093ca:	461a      	mov	r2, r3
 80093cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80093ce:	4413      	add	r3, r2
 80093d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80093d2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80093d6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	781b      	ldrb	r3, [r3, #0]
 80093de:	011a      	lsls	r2, r3, #4
 80093e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80093e2:	4413      	add	r3, r2
 80093e4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80093e8:	65bb      	str	r3, [r7, #88]	; 0x58
 80093ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80093ee:	b29a      	uxth	r2, r3
 80093f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80093f2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80093f4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80093f8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	891b      	ldrh	r3, [r3, #8]
 8009400:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009404:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009408:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	6959      	ldr	r1, [r3, #20]
 8009410:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009414:	b29b      	uxth	r3, r3
 8009416:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800941a:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800941e:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8009422:	6800      	ldr	r0, [r0, #0]
 8009424:	f001 fa18 	bl	800a858 <USB_WritePMA>
 8009428:	e3e5      	b.n	8009bf6 <USB_EPStartXfer+0x128a>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* enable double buffer */
        PCD_SET_EP_DBUF(USBx, ep->num);
 800942a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800942e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009432:	681a      	ldr	r2, [r3, #0]
 8009434:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009438:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	781b      	ldrb	r3, [r3, #0]
 8009440:	009b      	lsls	r3, r3, #2
 8009442:	4413      	add	r3, r2
 8009444:	881b      	ldrh	r3, [r3, #0]
 8009446:	b29b      	uxth	r3, r3
 8009448:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800944c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009450:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 8009454:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009458:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800945c:	681a      	ldr	r2, [r3, #0]
 800945e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009462:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	781b      	ldrb	r3, [r3, #0]
 800946a:	009b      	lsls	r3, r3, #2
 800946c:	441a      	add	r2, r3
 800946e:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8009472:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009476:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800947a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800947e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009482:	b29b      	uxth	r3, r3
 8009484:	8013      	strh	r3, [r2, #0]

        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8009486:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800948a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	6a1a      	ldr	r2, [r3, #32]
 8009492:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009496:	1ad2      	subs	r2, r2, r3
 8009498:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800949c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80094a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80094a8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80094ac:	681a      	ldr	r2, [r3, #0]
 80094ae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80094b2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	781b      	ldrb	r3, [r3, #0]
 80094ba:	009b      	lsls	r3, r3, #2
 80094bc:	4413      	add	r3, r2
 80094be:	881b      	ldrh	r3, [r3, #0]
 80094c0:	b29b      	uxth	r3, r3
 80094c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	f000 81bc 	beq.w	8009844 <USB_EPStartXfer+0xed8>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80094cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80094d0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80094da:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80094de:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	785b      	ldrb	r3, [r3, #1]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d16d      	bne.n	80095c6 <USB_EPStartXfer+0xc5a>
 80094ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80094ee:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	67bb      	str	r3, [r7, #120]	; 0x78
 80094f6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80094fa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009504:	b29b      	uxth	r3, r3
 8009506:	461a      	mov	r2, r3
 8009508:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800950a:	4413      	add	r3, r2
 800950c:	67bb      	str	r3, [r7, #120]	; 0x78
 800950e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009512:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	781b      	ldrb	r3, [r3, #0]
 800951a:	011a      	lsls	r2, r3, #4
 800951c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800951e:	4413      	add	r3, r2
 8009520:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009524:	677b      	str	r3, [r7, #116]	; 0x74
 8009526:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800952a:	2b00      	cmp	r3, #0
 800952c:	d112      	bne.n	8009554 <USB_EPStartXfer+0xbe8>
 800952e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009530:	881b      	ldrh	r3, [r3, #0]
 8009532:	b29b      	uxth	r3, r3
 8009534:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009538:	b29a      	uxth	r2, r3
 800953a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800953c:	801a      	strh	r2, [r3, #0]
 800953e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009540:	881b      	ldrh	r3, [r3, #0]
 8009542:	b29b      	uxth	r3, r3
 8009544:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009548:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800954c:	b29a      	uxth	r2, r3
 800954e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009550:	801a      	strh	r2, [r3, #0]
 8009552:	e060      	b.n	8009616 <USB_EPStartXfer+0xcaa>
 8009554:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009558:	2b3e      	cmp	r3, #62	; 0x3e
 800955a:	d817      	bhi.n	800958c <USB_EPStartXfer+0xc20>
 800955c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009560:	085b      	lsrs	r3, r3, #1
 8009562:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8009566:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800956a:	f003 0301 	and.w	r3, r3, #1
 800956e:	2b00      	cmp	r3, #0
 8009570:	d004      	beq.n	800957c <USB_EPStartXfer+0xc10>
 8009572:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8009576:	3301      	adds	r3, #1
 8009578:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800957c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8009580:	b29b      	uxth	r3, r3
 8009582:	029b      	lsls	r3, r3, #10
 8009584:	b29a      	uxth	r2, r3
 8009586:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009588:	801a      	strh	r2, [r3, #0]
 800958a:	e044      	b.n	8009616 <USB_EPStartXfer+0xcaa>
 800958c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009590:	095b      	lsrs	r3, r3, #5
 8009592:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8009596:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800959a:	f003 031f 	and.w	r3, r3, #31
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d104      	bne.n	80095ac <USB_EPStartXfer+0xc40>
 80095a2:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80095a6:	3b01      	subs	r3, #1
 80095a8:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80095ac:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80095b0:	b29b      	uxth	r3, r3
 80095b2:	029b      	lsls	r3, r3, #10
 80095b4:	b29b      	uxth	r3, r3
 80095b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80095ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80095be:	b29a      	uxth	r2, r3
 80095c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80095c2:	801a      	strh	r2, [r3, #0]
 80095c4:	e027      	b.n	8009616 <USB_EPStartXfer+0xcaa>
 80095c6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80095ca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	785b      	ldrb	r3, [r3, #1]
 80095d2:	2b01      	cmp	r3, #1
 80095d4:	d11f      	bne.n	8009616 <USB_EPStartXfer+0xcaa>
 80095d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80095da:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80095e4:	b29b      	uxth	r3, r3
 80095e6:	461a      	mov	r2, r3
 80095e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80095ec:	4413      	add	r3, r2
 80095ee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80095f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80095f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	781b      	ldrb	r3, [r3, #0]
 80095fe:	011a      	lsls	r2, r3, #4
 8009600:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009604:	4413      	add	r3, r2
 8009606:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800960a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800960c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009610:	b29a      	uxth	r2, r3
 8009612:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009614:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8009616:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800961a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	895b      	ldrh	r3, [r3, #10]
 8009622:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009626:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800962a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	6959      	ldr	r1, [r3, #20]
 8009632:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009636:	b29b      	uxth	r3, r3
 8009638:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800963c:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8009640:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8009644:	6800      	ldr	r0, [r0, #0]
 8009646:	f001 f907 	bl	800a858 <USB_WritePMA>
          ep->xfer_buff += len;
 800964a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800964e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	695a      	ldr	r2, [r3, #20]
 8009656:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800965a:	441a      	add	r2, r3
 800965c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009660:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8009668:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800966c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	6a1a      	ldr	r2, [r3, #32]
 8009674:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009678:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	691b      	ldr	r3, [r3, #16]
 8009680:	429a      	cmp	r2, r3
 8009682:	d90f      	bls.n	80096a4 <USB_EPStartXfer+0xd38>
          {
            ep->xfer_len_db -= len;
 8009684:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009688:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	6a1a      	ldr	r2, [r3, #32]
 8009690:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009694:	1ad2      	subs	r2, r2, r3
 8009696:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800969a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	621a      	str	r2, [r3, #32]
 80096a2:	e00e      	b.n	80096c2 <USB_EPStartXfer+0xd56>
          }
          else
          {
            len = ep->xfer_len_db;
 80096a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80096a8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	6a1b      	ldr	r3, [r3, #32]
 80096b0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 80096b4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80096b8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	2200      	movs	r2, #0
 80096c0:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 80096c2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	f000 8295 	beq.w	8009bf6 <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80096cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80096d0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	785b      	ldrb	r3, [r3, #1]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d16d      	bne.n	80097b8 <USB_EPStartXfer+0xe4c>
 80096dc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80096e0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	66bb      	str	r3, [r7, #104]	; 0x68
 80096e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80096ec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80096f6:	b29b      	uxth	r3, r3
 80096f8:	461a      	mov	r2, r3
 80096fa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80096fc:	4413      	add	r3, r2
 80096fe:	66bb      	str	r3, [r7, #104]	; 0x68
 8009700:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009704:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	781b      	ldrb	r3, [r3, #0]
 800970c:	011a      	lsls	r2, r3, #4
 800970e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009710:	4413      	add	r3, r2
 8009712:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009716:	667b      	str	r3, [r7, #100]	; 0x64
 8009718:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800971c:	2b00      	cmp	r3, #0
 800971e:	d112      	bne.n	8009746 <USB_EPStartXfer+0xdda>
 8009720:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009722:	881b      	ldrh	r3, [r3, #0]
 8009724:	b29b      	uxth	r3, r3
 8009726:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800972a:	b29a      	uxth	r2, r3
 800972c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800972e:	801a      	strh	r2, [r3, #0]
 8009730:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009732:	881b      	ldrh	r3, [r3, #0]
 8009734:	b29b      	uxth	r3, r3
 8009736:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800973a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800973e:	b29a      	uxth	r2, r3
 8009740:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009742:	801a      	strh	r2, [r3, #0]
 8009744:	e063      	b.n	800980e <USB_EPStartXfer+0xea2>
 8009746:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800974a:	2b3e      	cmp	r3, #62	; 0x3e
 800974c:	d817      	bhi.n	800977e <USB_EPStartXfer+0xe12>
 800974e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009752:	085b      	lsrs	r3, r3, #1
 8009754:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8009758:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800975c:	f003 0301 	and.w	r3, r3, #1
 8009760:	2b00      	cmp	r3, #0
 8009762:	d004      	beq.n	800976e <USB_EPStartXfer+0xe02>
 8009764:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009768:	3301      	adds	r3, #1
 800976a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800976e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009772:	b29b      	uxth	r3, r3
 8009774:	029b      	lsls	r3, r3, #10
 8009776:	b29a      	uxth	r2, r3
 8009778:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800977a:	801a      	strh	r2, [r3, #0]
 800977c:	e047      	b.n	800980e <USB_EPStartXfer+0xea2>
 800977e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009782:	095b      	lsrs	r3, r3, #5
 8009784:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8009788:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800978c:	f003 031f 	and.w	r3, r3, #31
 8009790:	2b00      	cmp	r3, #0
 8009792:	d104      	bne.n	800979e <USB_EPStartXfer+0xe32>
 8009794:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009798:	3b01      	subs	r3, #1
 800979a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800979e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80097a2:	b29b      	uxth	r3, r3
 80097a4:	029b      	lsls	r3, r3, #10
 80097a6:	b29b      	uxth	r3, r3
 80097a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80097ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80097b0:	b29a      	uxth	r2, r3
 80097b2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80097b4:	801a      	strh	r2, [r3, #0]
 80097b6:	e02a      	b.n	800980e <USB_EPStartXfer+0xea2>
 80097b8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80097bc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	785b      	ldrb	r3, [r3, #1]
 80097c4:	2b01      	cmp	r3, #1
 80097c6:	d122      	bne.n	800980e <USB_EPStartXfer+0xea2>
 80097c8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80097cc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	673b      	str	r3, [r7, #112]	; 0x70
 80097d4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80097d8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80097e2:	b29b      	uxth	r3, r3
 80097e4:	461a      	mov	r2, r3
 80097e6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80097e8:	4413      	add	r3, r2
 80097ea:	673b      	str	r3, [r7, #112]	; 0x70
 80097ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80097f0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	781b      	ldrb	r3, [r3, #0]
 80097f8:	011a      	lsls	r2, r3, #4
 80097fa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80097fc:	4413      	add	r3, r2
 80097fe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009802:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009804:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009808:	b29a      	uxth	r2, r3
 800980a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800980c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800980e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009812:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	891b      	ldrh	r3, [r3, #8]
 800981a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800981e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009822:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	6959      	ldr	r1, [r3, #20]
 800982a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800982e:	b29b      	uxth	r3, r3
 8009830:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8009834:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8009838:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800983c:	6800      	ldr	r0, [r0, #0]
 800983e:	f001 f80b 	bl	800a858 <USB_WritePMA>
 8009842:	e1d8      	b.n	8009bf6 <USB_EPStartXfer+0x128a>
          }
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009844:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009848:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	785b      	ldrb	r3, [r3, #1]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d178      	bne.n	8009946 <USB_EPStartXfer+0xfda>
 8009854:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009858:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009862:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009866:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009870:	b29b      	uxth	r3, r3
 8009872:	461a      	mov	r2, r3
 8009874:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009878:	4413      	add	r3, r2
 800987a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800987e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009882:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	781b      	ldrb	r3, [r3, #0]
 800988a:	011a      	lsls	r2, r3, #4
 800988c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009890:	4413      	add	r3, r2
 8009892:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009896:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800989a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d116      	bne.n	80098d0 <USB_EPStartXfer+0xf64>
 80098a2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80098a6:	881b      	ldrh	r3, [r3, #0]
 80098a8:	b29b      	uxth	r3, r3
 80098aa:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80098ae:	b29a      	uxth	r2, r3
 80098b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80098b4:	801a      	strh	r2, [r3, #0]
 80098b6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80098ba:	881b      	ldrh	r3, [r3, #0]
 80098bc:	b29b      	uxth	r3, r3
 80098be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80098c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80098c6:	b29a      	uxth	r2, r3
 80098c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80098cc:	801a      	strh	r2, [r3, #0]
 80098ce:	e06b      	b.n	80099a8 <USB_EPStartXfer+0x103c>
 80098d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80098d4:	2b3e      	cmp	r3, #62	; 0x3e
 80098d6:	d818      	bhi.n	800990a <USB_EPStartXfer+0xf9e>
 80098d8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80098dc:	085b      	lsrs	r3, r3, #1
 80098de:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80098e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80098e6:	f003 0301 	and.w	r3, r3, #1
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d004      	beq.n	80098f8 <USB_EPStartXfer+0xf8c>
 80098ee:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80098f2:	3301      	adds	r3, #1
 80098f4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80098f8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80098fc:	b29b      	uxth	r3, r3
 80098fe:	029b      	lsls	r3, r3, #10
 8009900:	b29a      	uxth	r2, r3
 8009902:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009906:	801a      	strh	r2, [r3, #0]
 8009908:	e04e      	b.n	80099a8 <USB_EPStartXfer+0x103c>
 800990a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800990e:	095b      	lsrs	r3, r3, #5
 8009910:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8009914:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009918:	f003 031f 	and.w	r3, r3, #31
 800991c:	2b00      	cmp	r3, #0
 800991e:	d104      	bne.n	800992a <USB_EPStartXfer+0xfbe>
 8009920:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8009924:	3b01      	subs	r3, #1
 8009926:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800992a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800992e:	b29b      	uxth	r3, r3
 8009930:	029b      	lsls	r3, r3, #10
 8009932:	b29b      	uxth	r3, r3
 8009934:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009938:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800993c:	b29a      	uxth	r2, r3
 800993e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009942:	801a      	strh	r2, [r3, #0]
 8009944:	e030      	b.n	80099a8 <USB_EPStartXfer+0x103c>
 8009946:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800994a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	785b      	ldrb	r3, [r3, #1]
 8009952:	2b01      	cmp	r3, #1
 8009954:	d128      	bne.n	80099a8 <USB_EPStartXfer+0x103c>
 8009956:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800995a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8009964:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009968:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009972:	b29b      	uxth	r3, r3
 8009974:	461a      	mov	r2, r3
 8009976:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800997a:	4413      	add	r3, r2
 800997c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8009980:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009984:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	781b      	ldrb	r3, [r3, #0]
 800998c:	011a      	lsls	r2, r3, #4
 800998e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009992:	4413      	add	r3, r2
 8009994:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009998:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800999c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80099a0:	b29a      	uxth	r2, r3
 80099a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80099a6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80099a8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80099ac:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	891b      	ldrh	r3, [r3, #8]
 80099b4:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80099b8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80099bc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	6959      	ldr	r1, [r3, #20]
 80099c4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80099c8:	b29b      	uxth	r3, r3
 80099ca:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80099ce:	f507 7098 	add.w	r0, r7, #304	; 0x130
 80099d2:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 80099d6:	6800      	ldr	r0, [r0, #0]
 80099d8:	f000 ff3e 	bl	800a858 <USB_WritePMA>
          ep->xfer_buff += len;
 80099dc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80099e0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	695a      	ldr	r2, [r3, #20]
 80099e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80099ec:	441a      	add	r2, r3
 80099ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80099f2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 80099fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80099fe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	6a1a      	ldr	r2, [r3, #32]
 8009a06:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a0a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	691b      	ldr	r3, [r3, #16]
 8009a12:	429a      	cmp	r2, r3
 8009a14:	d90f      	bls.n	8009a36 <USB_EPStartXfer+0x10ca>
          {
            ep->xfer_len_db -= len;
 8009a16:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a1a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	6a1a      	ldr	r2, [r3, #32]
 8009a22:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009a26:	1ad2      	subs	r2, r2, r3
 8009a28:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a2c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	621a      	str	r2, [r3, #32]
 8009a34:	e00e      	b.n	8009a54 <USB_EPStartXfer+0x10e8>
          }
          else
          {
            len = ep->xfer_len_db;
 8009a36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a3a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	6a1b      	ldr	r3, [r3, #32]
 8009a42:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 8009a46:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a4a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	2200      	movs	r2, #0
 8009a52:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 8009a54:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	f000 80cc 	beq.w	8009bf6 <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009a5e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a62:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009a6c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a70:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	785b      	ldrb	r3, [r3, #1]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d178      	bne.n	8009b6e <USB_EPStartXfer+0x1202>
 8009a7c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a80:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009a8a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a8e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009a98:	b29b      	uxth	r3, r3
 8009a9a:	461a      	mov	r2, r3
 8009a9c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009aa0:	4413      	add	r3, r2
 8009aa2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009aa6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009aaa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	781b      	ldrb	r3, [r3, #0]
 8009ab2:	011a      	lsls	r2, r3, #4
 8009ab4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009ab8:	4413      	add	r3, r2
 8009aba:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009abe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009ac2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d116      	bne.n	8009af8 <USB_EPStartXfer+0x118c>
 8009aca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009ace:	881b      	ldrh	r3, [r3, #0]
 8009ad0:	b29b      	uxth	r3, r3
 8009ad2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009ad6:	b29a      	uxth	r2, r3
 8009ad8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009adc:	801a      	strh	r2, [r3, #0]
 8009ade:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009ae2:	881b      	ldrh	r3, [r3, #0]
 8009ae4:	b29b      	uxth	r3, r3
 8009ae6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009aea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009aee:	b29a      	uxth	r2, r3
 8009af0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009af4:	801a      	strh	r2, [r3, #0]
 8009af6:	e064      	b.n	8009bc2 <USB_EPStartXfer+0x1256>
 8009af8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009afc:	2b3e      	cmp	r3, #62	; 0x3e
 8009afe:	d818      	bhi.n	8009b32 <USB_EPStartXfer+0x11c6>
 8009b00:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009b04:	085b      	lsrs	r3, r3, #1
 8009b06:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8009b0a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009b0e:	f003 0301 	and.w	r3, r3, #1
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d004      	beq.n	8009b20 <USB_EPStartXfer+0x11b4>
 8009b16:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009b1a:	3301      	adds	r3, #1
 8009b1c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8009b20:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009b24:	b29b      	uxth	r3, r3
 8009b26:	029b      	lsls	r3, r3, #10
 8009b28:	b29a      	uxth	r2, r3
 8009b2a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009b2e:	801a      	strh	r2, [r3, #0]
 8009b30:	e047      	b.n	8009bc2 <USB_EPStartXfer+0x1256>
 8009b32:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009b36:	095b      	lsrs	r3, r3, #5
 8009b38:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8009b3c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009b40:	f003 031f 	and.w	r3, r3, #31
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d104      	bne.n	8009b52 <USB_EPStartXfer+0x11e6>
 8009b48:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009b4c:	3b01      	subs	r3, #1
 8009b4e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8009b52:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009b56:	b29b      	uxth	r3, r3
 8009b58:	029b      	lsls	r3, r3, #10
 8009b5a:	b29b      	uxth	r3, r3
 8009b5c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009b60:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009b64:	b29a      	uxth	r2, r3
 8009b66:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009b6a:	801a      	strh	r2, [r3, #0]
 8009b6c:	e029      	b.n	8009bc2 <USB_EPStartXfer+0x1256>
 8009b6e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009b72:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	785b      	ldrb	r3, [r3, #1]
 8009b7a:	2b01      	cmp	r3, #1
 8009b7c:	d121      	bne.n	8009bc2 <USB_EPStartXfer+0x1256>
 8009b7e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009b82:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009b8c:	b29b      	uxth	r3, r3
 8009b8e:	461a      	mov	r2, r3
 8009b90:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009b94:	4413      	add	r3, r2
 8009b96:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009b9a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009b9e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	781b      	ldrb	r3, [r3, #0]
 8009ba6:	011a      	lsls	r2, r3, #4
 8009ba8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009bac:	4413      	add	r3, r2
 8009bae:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009bb2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8009bb6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009bba:	b29a      	uxth	r2, r3
 8009bbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009bc0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009bc2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009bc6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	895b      	ldrh	r3, [r3, #10]
 8009bce:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009bd2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009bd6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	6959      	ldr	r1, [r3, #20]
 8009bde:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009be2:	b29b      	uxth	r3, r3
 8009be4:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8009be8:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8009bec:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8009bf0:	6800      	ldr	r0, [r0, #0]
 8009bf2:	f000 fe31 	bl	800a858 <USB_WritePMA>
          }
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8009bf6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009bfa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009bfe:	681a      	ldr	r2, [r3, #0]
 8009c00:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009c04:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	781b      	ldrb	r3, [r3, #0]
 8009c0c:	009b      	lsls	r3, r3, #2
 8009c0e:	4413      	add	r3, r2
 8009c10:	881b      	ldrh	r3, [r3, #0]
 8009c12:	b29b      	uxth	r3, r3
 8009c14:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009c18:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8009c1c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009c24:	8013      	strh	r3, [r2, #0]
 8009c26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009c2a:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8009c2e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009c32:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8009c36:	8812      	ldrh	r2, [r2, #0]
 8009c38:	f082 0210 	eor.w	r2, r2, #16
 8009c3c:	801a      	strh	r2, [r3, #0]
 8009c3e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009c42:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8009c46:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009c4a:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8009c4e:	8812      	ldrh	r2, [r2, #0]
 8009c50:	f082 0220 	eor.w	r2, r2, #32
 8009c54:	801a      	strh	r2, [r3, #0]
 8009c56:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009c5a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009c5e:	681a      	ldr	r2, [r3, #0]
 8009c60:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009c64:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	781b      	ldrb	r3, [r3, #0]
 8009c6c:	009b      	lsls	r3, r3, #2
 8009c6e:	441a      	add	r2, r3
 8009c70:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009c74:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8009c78:	881b      	ldrh	r3, [r3, #0]
 8009c7a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c7e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009c82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009c86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c8a:	b29b      	uxth	r3, r3
 8009c8c:	8013      	strh	r3, [r2, #0]
 8009c8e:	f000 bc9f 	b.w	800a5d0 <USB_EPStartXfer+0x1c64>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8009c92:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009c96:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	7b1b      	ldrb	r3, [r3, #12]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	f040 80ae 	bne.w	8009e00 <USB_EPStartXfer+0x1494>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8009ca4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009ca8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	699a      	ldr	r2, [r3, #24]
 8009cb0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009cb4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	691b      	ldr	r3, [r3, #16]
 8009cbc:	429a      	cmp	r2, r3
 8009cbe:	d917      	bls.n	8009cf0 <USB_EPStartXfer+0x1384>
      {
        len = ep->maxpacket;
 8009cc0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009cc4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	691b      	ldr	r3, [r3, #16]
 8009ccc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len -= len;
 8009cd0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009cd4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	699a      	ldr	r2, [r3, #24]
 8009cdc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009ce0:	1ad2      	subs	r2, r2, r3
 8009ce2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009ce6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	619a      	str	r2, [r3, #24]
 8009cee:	e00e      	b.n	8009d0e <USB_EPStartXfer+0x13a2>
      }
      else
      {
        len = ep->xfer_len;
 8009cf0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009cf4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	699b      	ldr	r3, [r3, #24]
 8009cfc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len = 0U;
 8009d00:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009d04:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8009d0e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009d12:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009d1c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009d20:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009d2a:	b29b      	uxth	r3, r3
 8009d2c:	461a      	mov	r2, r3
 8009d2e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009d32:	4413      	add	r3, r2
 8009d34:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009d38:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009d3c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	781b      	ldrb	r3, [r3, #0]
 8009d44:	011a      	lsls	r2, r3, #4
 8009d46:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009d4a:	4413      	add	r3, r2
 8009d4c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009d50:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009d54:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d116      	bne.n	8009d8a <USB_EPStartXfer+0x141e>
 8009d5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009d60:	881b      	ldrh	r3, [r3, #0]
 8009d62:	b29b      	uxth	r3, r3
 8009d64:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009d68:	b29a      	uxth	r2, r3
 8009d6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009d6e:	801a      	strh	r2, [r3, #0]
 8009d70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009d74:	881b      	ldrh	r3, [r3, #0]
 8009d76:	b29b      	uxth	r3, r3
 8009d78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009d7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009d80:	b29a      	uxth	r2, r3
 8009d82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009d86:	801a      	strh	r2, [r3, #0]
 8009d88:	e3e8      	b.n	800a55c <USB_EPStartXfer+0x1bf0>
 8009d8a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009d8e:	2b3e      	cmp	r3, #62	; 0x3e
 8009d90:	d818      	bhi.n	8009dc4 <USB_EPStartXfer+0x1458>
 8009d92:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009d96:	085b      	lsrs	r3, r3, #1
 8009d98:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8009d9c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009da0:	f003 0301 	and.w	r3, r3, #1
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d004      	beq.n	8009db2 <USB_EPStartXfer+0x1446>
 8009da8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8009dac:	3301      	adds	r3, #1
 8009dae:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8009db2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8009db6:	b29b      	uxth	r3, r3
 8009db8:	029b      	lsls	r3, r3, #10
 8009dba:	b29a      	uxth	r2, r3
 8009dbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009dc0:	801a      	strh	r2, [r3, #0]
 8009dc2:	e3cb      	b.n	800a55c <USB_EPStartXfer+0x1bf0>
 8009dc4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009dc8:	095b      	lsrs	r3, r3, #5
 8009dca:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8009dce:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009dd2:	f003 031f 	and.w	r3, r3, #31
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d104      	bne.n	8009de4 <USB_EPStartXfer+0x1478>
 8009dda:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8009dde:	3b01      	subs	r3, #1
 8009de0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8009de4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8009de8:	b29b      	uxth	r3, r3
 8009dea:	029b      	lsls	r3, r3, #10
 8009dec:	b29b      	uxth	r3, r3
 8009dee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009df2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009df6:	b29a      	uxth	r2, r3
 8009df8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009dfc:	801a      	strh	r2, [r3, #0]
 8009dfe:	e3ad      	b.n	800a55c <USB_EPStartXfer+0x1bf0>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8009e00:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009e04:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	78db      	ldrb	r3, [r3, #3]
 8009e0c:	2b02      	cmp	r3, #2
 8009e0e:	f040 8200 	bne.w	800a212 <USB_EPStartXfer+0x18a6>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8009e12:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009e16:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	785b      	ldrb	r3, [r3, #1]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	f040 8091 	bne.w	8009f46 <USB_EPStartXfer+0x15da>
 8009e24:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009e28:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009e32:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009e36:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009e40:	b29b      	uxth	r3, r3
 8009e42:	461a      	mov	r2, r3
 8009e44:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009e48:	4413      	add	r3, r2
 8009e4a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009e4e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009e52:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	781b      	ldrb	r3, [r3, #0]
 8009e5a:	011a      	lsls	r2, r3, #4
 8009e5c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009e60:	4413      	add	r3, r2
 8009e62:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009e66:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009e6a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009e6e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	691b      	ldr	r3, [r3, #16]
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d116      	bne.n	8009ea8 <USB_EPStartXfer+0x153c>
 8009e7a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009e7e:	881b      	ldrh	r3, [r3, #0]
 8009e80:	b29b      	uxth	r3, r3
 8009e82:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009e86:	b29a      	uxth	r2, r3
 8009e88:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009e8c:	801a      	strh	r2, [r3, #0]
 8009e8e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009e92:	881b      	ldrh	r3, [r3, #0]
 8009e94:	b29b      	uxth	r3, r3
 8009e96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e9e:	b29a      	uxth	r2, r3
 8009ea0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009ea4:	801a      	strh	r2, [r3, #0]
 8009ea6:	e083      	b.n	8009fb0 <USB_EPStartXfer+0x1644>
 8009ea8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009eac:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	691b      	ldr	r3, [r3, #16]
 8009eb4:	2b3e      	cmp	r3, #62	; 0x3e
 8009eb6:	d820      	bhi.n	8009efa <USB_EPStartXfer+0x158e>
 8009eb8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009ebc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	691b      	ldr	r3, [r3, #16]
 8009ec4:	085b      	lsrs	r3, r3, #1
 8009ec6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009eca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009ece:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	691b      	ldr	r3, [r3, #16]
 8009ed6:	f003 0301 	and.w	r3, r3, #1
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d004      	beq.n	8009ee8 <USB_EPStartXfer+0x157c>
 8009ede:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009ee2:	3301      	adds	r3, #1
 8009ee4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009ee8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009eec:	b29b      	uxth	r3, r3
 8009eee:	029b      	lsls	r3, r3, #10
 8009ef0:	b29a      	uxth	r2, r3
 8009ef2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009ef6:	801a      	strh	r2, [r3, #0]
 8009ef8:	e05a      	b.n	8009fb0 <USB_EPStartXfer+0x1644>
 8009efa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009efe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	691b      	ldr	r3, [r3, #16]
 8009f06:	095b      	lsrs	r3, r3, #5
 8009f08:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009f0c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009f10:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	691b      	ldr	r3, [r3, #16]
 8009f18:	f003 031f 	and.w	r3, r3, #31
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d104      	bne.n	8009f2a <USB_EPStartXfer+0x15be>
 8009f20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009f24:	3b01      	subs	r3, #1
 8009f26:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009f2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009f2e:	b29b      	uxth	r3, r3
 8009f30:	029b      	lsls	r3, r3, #10
 8009f32:	b29b      	uxth	r3, r3
 8009f34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009f38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009f3c:	b29a      	uxth	r2, r3
 8009f3e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009f42:	801a      	strh	r2, [r3, #0]
 8009f44:	e034      	b.n	8009fb0 <USB_EPStartXfer+0x1644>
 8009f46:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009f4a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	785b      	ldrb	r3, [r3, #1]
 8009f52:	2b01      	cmp	r3, #1
 8009f54:	d12c      	bne.n	8009fb0 <USB_EPStartXfer+0x1644>
 8009f56:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009f5a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8009f64:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009f68:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009f72:	b29b      	uxth	r3, r3
 8009f74:	461a      	mov	r2, r3
 8009f76:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009f7a:	4413      	add	r3, r2
 8009f7c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8009f80:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009f84:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	781b      	ldrb	r3, [r3, #0]
 8009f8c:	011a      	lsls	r2, r3, #4
 8009f8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009f92:	4413      	add	r3, r2
 8009f94:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009f98:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009f9c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009fa0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	691b      	ldr	r3, [r3, #16]
 8009fa8:	b29a      	uxth	r2, r3
 8009faa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8009fae:	801a      	strh	r2, [r3, #0]
 8009fb0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009fb4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009fbe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009fc2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	785b      	ldrb	r3, [r3, #1]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	f040 8091 	bne.w	800a0f2 <USB_EPStartXfer+0x1786>
 8009fd0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009fd4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8009fde:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009fe2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009fec:	b29b      	uxth	r3, r3
 8009fee:	461a      	mov	r2, r3
 8009ff0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009ff4:	4413      	add	r3, r2
 8009ff6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8009ffa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009ffe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	781b      	ldrb	r3, [r3, #0]
 800a006:	011a      	lsls	r2, r3, #4
 800a008:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800a00c:	4413      	add	r3, r2
 800a00e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a012:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a016:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a01a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	691b      	ldr	r3, [r3, #16]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d116      	bne.n	800a054 <USB_EPStartXfer+0x16e8>
 800a026:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a02a:	881b      	ldrh	r3, [r3, #0]
 800a02c:	b29b      	uxth	r3, r3
 800a02e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a032:	b29a      	uxth	r2, r3
 800a034:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a038:	801a      	strh	r2, [r3, #0]
 800a03a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a03e:	881b      	ldrh	r3, [r3, #0]
 800a040:	b29b      	uxth	r3, r3
 800a042:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a046:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a04a:	b29a      	uxth	r2, r3
 800a04c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a050:	801a      	strh	r2, [r3, #0]
 800a052:	e07c      	b.n	800a14e <USB_EPStartXfer+0x17e2>
 800a054:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a058:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	691b      	ldr	r3, [r3, #16]
 800a060:	2b3e      	cmp	r3, #62	; 0x3e
 800a062:	d820      	bhi.n	800a0a6 <USB_EPStartXfer+0x173a>
 800a064:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a068:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	691b      	ldr	r3, [r3, #16]
 800a070:	085b      	lsrs	r3, r3, #1
 800a072:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a076:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a07a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	691b      	ldr	r3, [r3, #16]
 800a082:	f003 0301 	and.w	r3, r3, #1
 800a086:	2b00      	cmp	r3, #0
 800a088:	d004      	beq.n	800a094 <USB_EPStartXfer+0x1728>
 800a08a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800a08e:	3301      	adds	r3, #1
 800a090:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a094:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800a098:	b29b      	uxth	r3, r3
 800a09a:	029b      	lsls	r3, r3, #10
 800a09c:	b29a      	uxth	r2, r3
 800a09e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a0a2:	801a      	strh	r2, [r3, #0]
 800a0a4:	e053      	b.n	800a14e <USB_EPStartXfer+0x17e2>
 800a0a6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a0aa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	691b      	ldr	r3, [r3, #16]
 800a0b2:	095b      	lsrs	r3, r3, #5
 800a0b4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a0b8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a0bc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	691b      	ldr	r3, [r3, #16]
 800a0c4:	f003 031f 	and.w	r3, r3, #31
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d104      	bne.n	800a0d6 <USB_EPStartXfer+0x176a>
 800a0cc:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800a0d0:	3b01      	subs	r3, #1
 800a0d2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a0d6:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800a0da:	b29b      	uxth	r3, r3
 800a0dc:	029b      	lsls	r3, r3, #10
 800a0de:	b29b      	uxth	r3, r3
 800a0e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a0e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a0e8:	b29a      	uxth	r2, r3
 800a0ea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a0ee:	801a      	strh	r2, [r3, #0]
 800a0f0:	e02d      	b.n	800a14e <USB_EPStartXfer+0x17e2>
 800a0f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a0f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	785b      	ldrb	r3, [r3, #1]
 800a0fe:	2b01      	cmp	r3, #1
 800a100:	d125      	bne.n	800a14e <USB_EPStartXfer+0x17e2>
 800a102:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a106:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a110:	b29b      	uxth	r3, r3
 800a112:	461a      	mov	r2, r3
 800a114:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800a118:	4413      	add	r3, r2
 800a11a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a11e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a122:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	781b      	ldrb	r3, [r3, #0]
 800a12a:	011a      	lsls	r2, r3, #4
 800a12c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800a130:	4413      	add	r3, r2
 800a132:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a136:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a13a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a13e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	691b      	ldr	r3, [r3, #16]
 800a146:	b29a      	uxth	r2, r3
 800a148:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a14c:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800a14e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a152:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	69db      	ldr	r3, [r3, #28]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	f000 81fe 	beq.w	800a55c <USB_EPStartXfer+0x1bf0>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800a160:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a164:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a168:	681a      	ldr	r2, [r3, #0]
 800a16a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a16e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	781b      	ldrb	r3, [r3, #0]
 800a176:	009b      	lsls	r3, r3, #2
 800a178:	4413      	add	r3, r2
 800a17a:	881b      	ldrh	r3, [r3, #0]
 800a17c:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a180:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800a184:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d005      	beq.n	800a198 <USB_EPStartXfer+0x182c>
 800a18c:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800a190:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a194:	2b00      	cmp	r3, #0
 800a196:	d10d      	bne.n	800a1b4 <USB_EPStartXfer+0x1848>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a198:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800a19c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	f040 81db 	bne.w	800a55c <USB_EPStartXfer+0x1bf0>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a1a6:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800a1aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	f040 81d4 	bne.w	800a55c <USB_EPStartXfer+0x1bf0>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 800a1b4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a1b8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a1bc:	681a      	ldr	r2, [r3, #0]
 800a1be:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a1c2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	781b      	ldrb	r3, [r3, #0]
 800a1ca:	009b      	lsls	r3, r3, #2
 800a1cc:	4413      	add	r3, r2
 800a1ce:	881b      	ldrh	r3, [r3, #0]
 800a1d0:	b29b      	uxth	r3, r3
 800a1d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a1d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a1da:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 800a1de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a1e2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a1e6:	681a      	ldr	r2, [r3, #0]
 800a1e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a1ec:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	781b      	ldrb	r3, [r3, #0]
 800a1f4:	009b      	lsls	r3, r3, #2
 800a1f6:	441a      	add	r2, r3
 800a1f8:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 800a1fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a200:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a204:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a208:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a20c:	b29b      	uxth	r3, r3
 800a20e:	8013      	strh	r3, [r2, #0]
 800a210:	e1a4      	b.n	800a55c <USB_EPStartXfer+0x1bf0>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800a212:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a216:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	78db      	ldrb	r3, [r3, #3]
 800a21e:	2b01      	cmp	r3, #1
 800a220:	f040 819a 	bne.w	800a558 <USB_EPStartXfer+0x1bec>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800a224:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a228:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	699a      	ldr	r2, [r3, #24]
 800a230:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a234:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	691b      	ldr	r3, [r3, #16]
 800a23c:	429a      	cmp	r2, r3
 800a23e:	d917      	bls.n	800a270 <USB_EPStartXfer+0x1904>
        {
          len = ep->maxpacket;
 800a240:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a244:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	691b      	ldr	r3, [r3, #16]
 800a24c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len -= len;
 800a250:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a254:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	699a      	ldr	r2, [r3, #24]
 800a25c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a260:	1ad2      	subs	r2, r2, r3
 800a262:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a266:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	619a      	str	r2, [r3, #24]
 800a26e:	e00e      	b.n	800a28e <USB_EPStartXfer+0x1922>
        }
        else
        {
          len = ep->xfer_len;
 800a270:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a274:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	699b      	ldr	r3, [r3, #24]
 800a27c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len = 0U;
 800a280:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a284:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	2200      	movs	r2, #0
 800a28c:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800a28e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a292:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	785b      	ldrb	r3, [r3, #1]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d178      	bne.n	800a390 <USB_EPStartXfer+0x1a24>
 800a29e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a2a2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800a2ac:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a2b0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a2ba:	b29b      	uxth	r3, r3
 800a2bc:	461a      	mov	r2, r3
 800a2be:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800a2c2:	4413      	add	r3, r2
 800a2c4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800a2c8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a2cc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	781b      	ldrb	r3, [r3, #0]
 800a2d4:	011a      	lsls	r2, r3, #4
 800a2d6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800a2da:	4413      	add	r3, r2
 800a2dc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a2e0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a2e4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d116      	bne.n	800a31a <USB_EPStartXfer+0x19ae>
 800a2ec:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a2f0:	881b      	ldrh	r3, [r3, #0]
 800a2f2:	b29b      	uxth	r3, r3
 800a2f4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a2f8:	b29a      	uxth	r2, r3
 800a2fa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a2fe:	801a      	strh	r2, [r3, #0]
 800a300:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a304:	881b      	ldrh	r3, [r3, #0]
 800a306:	b29b      	uxth	r3, r3
 800a308:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a30c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a310:	b29a      	uxth	r2, r3
 800a312:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a316:	801a      	strh	r2, [r3, #0]
 800a318:	e06b      	b.n	800a3f2 <USB_EPStartXfer+0x1a86>
 800a31a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a31e:	2b3e      	cmp	r3, #62	; 0x3e
 800a320:	d818      	bhi.n	800a354 <USB_EPStartXfer+0x19e8>
 800a322:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a326:	085b      	lsrs	r3, r3, #1
 800a328:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a32c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a330:	f003 0301 	and.w	r3, r3, #1
 800a334:	2b00      	cmp	r3, #0
 800a336:	d004      	beq.n	800a342 <USB_EPStartXfer+0x19d6>
 800a338:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a33c:	3301      	adds	r3, #1
 800a33e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a342:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a346:	b29b      	uxth	r3, r3
 800a348:	029b      	lsls	r3, r3, #10
 800a34a:	b29a      	uxth	r2, r3
 800a34c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a350:	801a      	strh	r2, [r3, #0]
 800a352:	e04e      	b.n	800a3f2 <USB_EPStartXfer+0x1a86>
 800a354:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a358:	095b      	lsrs	r3, r3, #5
 800a35a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a35e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a362:	f003 031f 	and.w	r3, r3, #31
 800a366:	2b00      	cmp	r3, #0
 800a368:	d104      	bne.n	800a374 <USB_EPStartXfer+0x1a08>
 800a36a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a36e:	3b01      	subs	r3, #1
 800a370:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a374:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a378:	b29b      	uxth	r3, r3
 800a37a:	029b      	lsls	r3, r3, #10
 800a37c:	b29b      	uxth	r3, r3
 800a37e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a382:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a386:	b29a      	uxth	r2, r3
 800a388:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a38c:	801a      	strh	r2, [r3, #0]
 800a38e:	e030      	b.n	800a3f2 <USB_EPStartXfer+0x1a86>
 800a390:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a394:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	785b      	ldrb	r3, [r3, #1]
 800a39c:	2b01      	cmp	r3, #1
 800a39e:	d128      	bne.n	800a3f2 <USB_EPStartXfer+0x1a86>
 800a3a0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a3a4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a3ae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a3b2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a3bc:	b29b      	uxth	r3, r3
 800a3be:	461a      	mov	r2, r3
 800a3c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a3c4:	4413      	add	r3, r2
 800a3c6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a3ca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a3ce:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	781b      	ldrb	r3, [r3, #0]
 800a3d6:	011a      	lsls	r2, r3, #4
 800a3d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a3dc:	4413      	add	r3, r2
 800a3de:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a3e2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800a3e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a3ea:	b29a      	uxth	r2, r3
 800a3ec:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800a3f0:	801a      	strh	r2, [r3, #0]
 800a3f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a3f6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a400:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a404:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	785b      	ldrb	r3, [r3, #1]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d178      	bne.n	800a502 <USB_EPStartXfer+0x1b96>
 800a410:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a414:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800a41e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a422:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a42c:	b29b      	uxth	r3, r3
 800a42e:	461a      	mov	r2, r3
 800a430:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a434:	4413      	add	r3, r2
 800a436:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800a43a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a43e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	781b      	ldrb	r3, [r3, #0]
 800a446:	011a      	lsls	r2, r3, #4
 800a448:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a44c:	4413      	add	r3, r2
 800a44e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a452:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a456:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d116      	bne.n	800a48c <USB_EPStartXfer+0x1b20>
 800a45e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a462:	881b      	ldrh	r3, [r3, #0]
 800a464:	b29b      	uxth	r3, r3
 800a466:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a46a:	b29a      	uxth	r2, r3
 800a46c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a470:	801a      	strh	r2, [r3, #0]
 800a472:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a476:	881b      	ldrh	r3, [r3, #0]
 800a478:	b29b      	uxth	r3, r3
 800a47a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a47e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a482:	b29a      	uxth	r2, r3
 800a484:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a488:	801a      	strh	r2, [r3, #0]
 800a48a:	e067      	b.n	800a55c <USB_EPStartXfer+0x1bf0>
 800a48c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a490:	2b3e      	cmp	r3, #62	; 0x3e
 800a492:	d818      	bhi.n	800a4c6 <USB_EPStartXfer+0x1b5a>
 800a494:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a498:	085b      	lsrs	r3, r3, #1
 800a49a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a49e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a4a2:	f003 0301 	and.w	r3, r3, #1
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d004      	beq.n	800a4b4 <USB_EPStartXfer+0x1b48>
 800a4aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a4ae:	3301      	adds	r3, #1
 800a4b0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a4b4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a4b8:	b29b      	uxth	r3, r3
 800a4ba:	029b      	lsls	r3, r3, #10
 800a4bc:	b29a      	uxth	r2, r3
 800a4be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a4c2:	801a      	strh	r2, [r3, #0]
 800a4c4:	e04a      	b.n	800a55c <USB_EPStartXfer+0x1bf0>
 800a4c6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a4ca:	095b      	lsrs	r3, r3, #5
 800a4cc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a4d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a4d4:	f003 031f 	and.w	r3, r3, #31
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d104      	bne.n	800a4e6 <USB_EPStartXfer+0x1b7a>
 800a4dc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a4e0:	3b01      	subs	r3, #1
 800a4e2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a4e6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a4ea:	b29b      	uxth	r3, r3
 800a4ec:	029b      	lsls	r3, r3, #10
 800a4ee:	b29b      	uxth	r3, r3
 800a4f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a4f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a4f8:	b29a      	uxth	r2, r3
 800a4fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a4fe:	801a      	strh	r2, [r3, #0]
 800a500:	e02c      	b.n	800a55c <USB_EPStartXfer+0x1bf0>
 800a502:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a506:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	785b      	ldrb	r3, [r3, #1]
 800a50e:	2b01      	cmp	r3, #1
 800a510:	d124      	bne.n	800a55c <USB_EPStartXfer+0x1bf0>
 800a512:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a516:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a520:	b29b      	uxth	r3, r3
 800a522:	461a      	mov	r2, r3
 800a524:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a528:	4413      	add	r3, r2
 800a52a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a52e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a532:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	781b      	ldrb	r3, [r3, #0]
 800a53a:	011a      	lsls	r2, r3, #4
 800a53c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a540:	4413      	add	r3, r2
 800a542:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a546:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a54a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a54e:	b29a      	uxth	r2, r3
 800a550:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a554:	801a      	strh	r2, [r3, #0]
 800a556:	e001      	b.n	800a55c <USB_EPStartXfer+0x1bf0>
      }
      else
      {
        return HAL_ERROR;
 800a558:	2301      	movs	r3, #1
 800a55a:	e03a      	b.n	800a5d2 <USB_EPStartXfer+0x1c66>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a55c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a560:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a564:	681a      	ldr	r2, [r3, #0]
 800a566:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a56a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	781b      	ldrb	r3, [r3, #0]
 800a572:	009b      	lsls	r3, r3, #2
 800a574:	4413      	add	r3, r2
 800a576:	881b      	ldrh	r3, [r3, #0]
 800a578:	b29b      	uxth	r3, r3
 800a57a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a57e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a582:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800a586:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800a58a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800a58e:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800a592:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800a596:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800a59a:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800a59e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a5a2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a5a6:	681a      	ldr	r2, [r3, #0]
 800a5a8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a5ac:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	781b      	ldrb	r3, [r3, #0]
 800a5b4:	009b      	lsls	r3, r3, #2
 800a5b6:	441a      	add	r2, r3
 800a5b8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800a5bc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a5c0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a5c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a5c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5cc:	b29b      	uxth	r3, r3
 800a5ce:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800a5d0:	2300      	movs	r3, #0
}
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	bd80      	pop	{r7, pc}

0800a5dc <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a5dc:	b480      	push	{r7}
 800a5de:	b085      	sub	sp, #20
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
 800a5e4:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800a5e6:	683b      	ldr	r3, [r7, #0]
 800a5e8:	785b      	ldrb	r3, [r3, #1]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d020      	beq.n	800a630 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800a5ee:	687a      	ldr	r2, [r7, #4]
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	781b      	ldrb	r3, [r3, #0]
 800a5f4:	009b      	lsls	r3, r3, #2
 800a5f6:	4413      	add	r3, r2
 800a5f8:	881b      	ldrh	r3, [r3, #0]
 800a5fa:	b29b      	uxth	r3, r3
 800a5fc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a600:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a604:	81bb      	strh	r3, [r7, #12]
 800a606:	89bb      	ldrh	r3, [r7, #12]
 800a608:	f083 0310 	eor.w	r3, r3, #16
 800a60c:	81bb      	strh	r3, [r7, #12]
 800a60e:	687a      	ldr	r2, [r7, #4]
 800a610:	683b      	ldr	r3, [r7, #0]
 800a612:	781b      	ldrb	r3, [r3, #0]
 800a614:	009b      	lsls	r3, r3, #2
 800a616:	441a      	add	r2, r3
 800a618:	89bb      	ldrh	r3, [r7, #12]
 800a61a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a61e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a622:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a626:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a62a:	b29b      	uxth	r3, r3
 800a62c:	8013      	strh	r3, [r2, #0]
 800a62e:	e01f      	b.n	800a670 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800a630:	687a      	ldr	r2, [r7, #4]
 800a632:	683b      	ldr	r3, [r7, #0]
 800a634:	781b      	ldrb	r3, [r3, #0]
 800a636:	009b      	lsls	r3, r3, #2
 800a638:	4413      	add	r3, r2
 800a63a:	881b      	ldrh	r3, [r3, #0]
 800a63c:	b29b      	uxth	r3, r3
 800a63e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a642:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a646:	81fb      	strh	r3, [r7, #14]
 800a648:	89fb      	ldrh	r3, [r7, #14]
 800a64a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800a64e:	81fb      	strh	r3, [r7, #14]
 800a650:	687a      	ldr	r2, [r7, #4]
 800a652:	683b      	ldr	r3, [r7, #0]
 800a654:	781b      	ldrb	r3, [r3, #0]
 800a656:	009b      	lsls	r3, r3, #2
 800a658:	441a      	add	r2, r3
 800a65a:	89fb      	ldrh	r3, [r7, #14]
 800a65c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a660:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a664:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a668:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a66c:	b29b      	uxth	r3, r3
 800a66e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800a670:	2300      	movs	r3, #0
}
 800a672:	4618      	mov	r0, r3
 800a674:	3714      	adds	r7, #20
 800a676:	46bd      	mov	sp, r7
 800a678:	bc80      	pop	{r7}
 800a67a:	4770      	bx	lr

0800a67c <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a67c:	b480      	push	{r7}
 800a67e:	b087      	sub	sp, #28
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
 800a684:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	7b1b      	ldrb	r3, [r3, #12]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	f040 809d 	bne.w	800a7ca <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800a690:	683b      	ldr	r3, [r7, #0]
 800a692:	785b      	ldrb	r3, [r3, #1]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d04c      	beq.n	800a732 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a698:	687a      	ldr	r2, [r7, #4]
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	781b      	ldrb	r3, [r3, #0]
 800a69e:	009b      	lsls	r3, r3, #2
 800a6a0:	4413      	add	r3, r2
 800a6a2:	881b      	ldrh	r3, [r3, #0]
 800a6a4:	823b      	strh	r3, [r7, #16]
 800a6a6:	8a3b      	ldrh	r3, [r7, #16]
 800a6a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d01b      	beq.n	800a6e8 <USB_EPClearStall+0x6c>
 800a6b0:	687a      	ldr	r2, [r7, #4]
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	781b      	ldrb	r3, [r3, #0]
 800a6b6:	009b      	lsls	r3, r3, #2
 800a6b8:	4413      	add	r3, r2
 800a6ba:	881b      	ldrh	r3, [r3, #0]
 800a6bc:	b29b      	uxth	r3, r3
 800a6be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a6c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a6c6:	81fb      	strh	r3, [r7, #14]
 800a6c8:	687a      	ldr	r2, [r7, #4]
 800a6ca:	683b      	ldr	r3, [r7, #0]
 800a6cc:	781b      	ldrb	r3, [r3, #0]
 800a6ce:	009b      	lsls	r3, r3, #2
 800a6d0:	441a      	add	r2, r3
 800a6d2:	89fb      	ldrh	r3, [r7, #14]
 800a6d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a6d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a6dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a6e0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a6e4:	b29b      	uxth	r3, r3
 800a6e6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a6e8:	683b      	ldr	r3, [r7, #0]
 800a6ea:	78db      	ldrb	r3, [r3, #3]
 800a6ec:	2b01      	cmp	r3, #1
 800a6ee:	d06c      	beq.n	800a7ca <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a6f0:	687a      	ldr	r2, [r7, #4]
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	781b      	ldrb	r3, [r3, #0]
 800a6f6:	009b      	lsls	r3, r3, #2
 800a6f8:	4413      	add	r3, r2
 800a6fa:	881b      	ldrh	r3, [r3, #0]
 800a6fc:	b29b      	uxth	r3, r3
 800a6fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a702:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a706:	81bb      	strh	r3, [r7, #12]
 800a708:	89bb      	ldrh	r3, [r7, #12]
 800a70a:	f083 0320 	eor.w	r3, r3, #32
 800a70e:	81bb      	strh	r3, [r7, #12]
 800a710:	687a      	ldr	r2, [r7, #4]
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	781b      	ldrb	r3, [r3, #0]
 800a716:	009b      	lsls	r3, r3, #2
 800a718:	441a      	add	r2, r3
 800a71a:	89bb      	ldrh	r3, [r7, #12]
 800a71c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a720:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a724:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a728:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a72c:	b29b      	uxth	r3, r3
 800a72e:	8013      	strh	r3, [r2, #0]
 800a730:	e04b      	b.n	800a7ca <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a732:	687a      	ldr	r2, [r7, #4]
 800a734:	683b      	ldr	r3, [r7, #0]
 800a736:	781b      	ldrb	r3, [r3, #0]
 800a738:	009b      	lsls	r3, r3, #2
 800a73a:	4413      	add	r3, r2
 800a73c:	881b      	ldrh	r3, [r3, #0]
 800a73e:	82fb      	strh	r3, [r7, #22]
 800a740:	8afb      	ldrh	r3, [r7, #22]
 800a742:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a746:	2b00      	cmp	r3, #0
 800a748:	d01b      	beq.n	800a782 <USB_EPClearStall+0x106>
 800a74a:	687a      	ldr	r2, [r7, #4]
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	781b      	ldrb	r3, [r3, #0]
 800a750:	009b      	lsls	r3, r3, #2
 800a752:	4413      	add	r3, r2
 800a754:	881b      	ldrh	r3, [r3, #0]
 800a756:	b29b      	uxth	r3, r3
 800a758:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a75c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a760:	82bb      	strh	r3, [r7, #20]
 800a762:	687a      	ldr	r2, [r7, #4]
 800a764:	683b      	ldr	r3, [r7, #0]
 800a766:	781b      	ldrb	r3, [r3, #0]
 800a768:	009b      	lsls	r3, r3, #2
 800a76a:	441a      	add	r2, r3
 800a76c:	8abb      	ldrh	r3, [r7, #20]
 800a76e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a772:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a776:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a77a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a77e:	b29b      	uxth	r3, r3
 800a780:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a782:	687a      	ldr	r2, [r7, #4]
 800a784:	683b      	ldr	r3, [r7, #0]
 800a786:	781b      	ldrb	r3, [r3, #0]
 800a788:	009b      	lsls	r3, r3, #2
 800a78a:	4413      	add	r3, r2
 800a78c:	881b      	ldrh	r3, [r3, #0]
 800a78e:	b29b      	uxth	r3, r3
 800a790:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a794:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a798:	827b      	strh	r3, [r7, #18]
 800a79a:	8a7b      	ldrh	r3, [r7, #18]
 800a79c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800a7a0:	827b      	strh	r3, [r7, #18]
 800a7a2:	8a7b      	ldrh	r3, [r7, #18]
 800a7a4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800a7a8:	827b      	strh	r3, [r7, #18]
 800a7aa:	687a      	ldr	r2, [r7, #4]
 800a7ac:	683b      	ldr	r3, [r7, #0]
 800a7ae:	781b      	ldrb	r3, [r3, #0]
 800a7b0:	009b      	lsls	r3, r3, #2
 800a7b2:	441a      	add	r2, r3
 800a7b4:	8a7b      	ldrh	r3, [r7, #18]
 800a7b6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a7ba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a7be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a7c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a7c6:	b29b      	uxth	r3, r3
 800a7c8:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800a7ca:	2300      	movs	r3, #0
}
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	371c      	adds	r7, #28
 800a7d0:	46bd      	mov	sp, r7
 800a7d2:	bc80      	pop	{r7}
 800a7d4:	4770      	bx	lr

0800a7d6 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800a7d6:	b480      	push	{r7}
 800a7d8:	b083      	sub	sp, #12
 800a7da:	af00      	add	r7, sp, #0
 800a7dc:	6078      	str	r0, [r7, #4]
 800a7de:	460b      	mov	r3, r1
 800a7e0:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800a7e2:	78fb      	ldrb	r3, [r7, #3]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d103      	bne.n	800a7f0 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	2280      	movs	r2, #128	; 0x80
 800a7ec:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800a7f0:	2300      	movs	r3, #0
}
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	370c      	adds	r7, #12
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	bc80      	pop	{r7}
 800a7fa:	4770      	bx	lr

0800a7fc <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800a7fc:	b480      	push	{r7}
 800a7fe:	b083      	sub	sp, #12
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800a804:	2300      	movs	r3, #0
}
 800a806:	4618      	mov	r0, r3
 800a808:	370c      	adds	r7, #12
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bc80      	pop	{r7}
 800a80e:	4770      	bx	lr

0800a810 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800a810:	b480      	push	{r7}
 800a812:	b083      	sub	sp, #12
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800a818:	2300      	movs	r3, #0
}
 800a81a:	4618      	mov	r0, r3
 800a81c:	370c      	adds	r7, #12
 800a81e:	46bd      	mov	sp, r7
 800a820:	bc80      	pop	{r7}
 800a822:	4770      	bx	lr

0800a824 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800a824:	b480      	push	{r7}
 800a826:	b085      	sub	sp, #20
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800a832:	b29b      	uxth	r3, r3
 800a834:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800a836:	68fb      	ldr	r3, [r7, #12]
}
 800a838:	4618      	mov	r0, r3
 800a83a:	3714      	adds	r7, #20
 800a83c:	46bd      	mov	sp, r7
 800a83e:	bc80      	pop	{r7}
 800a840:	4770      	bx	lr

0800a842 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800a842:	b480      	push	{r7}
 800a844:	b083      	sub	sp, #12
 800a846:	af00      	add	r7, sp, #0
 800a848:	6078      	str	r0, [r7, #4]
 800a84a:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800a84c:	2300      	movs	r3, #0
}
 800a84e:	4618      	mov	r0, r3
 800a850:	370c      	adds	r7, #12
 800a852:	46bd      	mov	sp, r7
 800a854:	bc80      	pop	{r7}
 800a856:	4770      	bx	lr

0800a858 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a858:	b480      	push	{r7}
 800a85a:	b08d      	sub	sp, #52	; 0x34
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	60f8      	str	r0, [r7, #12]
 800a860:	60b9      	str	r1, [r7, #8]
 800a862:	4611      	mov	r1, r2
 800a864:	461a      	mov	r2, r3
 800a866:	460b      	mov	r3, r1
 800a868:	80fb      	strh	r3, [r7, #6]
 800a86a:	4613      	mov	r3, r2
 800a86c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800a86e:	88bb      	ldrh	r3, [r7, #4]
 800a870:	3301      	adds	r3, #1
 800a872:	085b      	lsrs	r3, r3, #1
 800a874:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a87a:	68bb      	ldr	r3, [r7, #8]
 800a87c:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a87e:	88fb      	ldrh	r3, [r7, #6]
 800a880:	005a      	lsls	r2, r3, #1
 800a882:	69fb      	ldr	r3, [r7, #28]
 800a884:	4413      	add	r3, r2
 800a886:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a88a:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800a88c:	6a3b      	ldr	r3, [r7, #32]
 800a88e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a890:	e01e      	b.n	800a8d0 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 800a892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a894:	781b      	ldrb	r3, [r3, #0]
 800a896:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800a898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a89a:	3301      	adds	r3, #1
 800a89c:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800a89e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8a0:	781b      	ldrb	r3, [r3, #0]
 800a8a2:	b29b      	uxth	r3, r3
 800a8a4:	021b      	lsls	r3, r3, #8
 800a8a6:	b29b      	uxth	r3, r3
 800a8a8:	461a      	mov	r2, r3
 800a8aa:	69bb      	ldr	r3, [r7, #24]
 800a8ac:	4313      	orrs	r3, r2
 800a8ae:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800a8b0:	697b      	ldr	r3, [r7, #20]
 800a8b2:	b29a      	uxth	r2, r3
 800a8b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8b6:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800a8b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8ba:	3302      	adds	r3, #2
 800a8bc:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 800a8be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8c0:	3302      	adds	r3, #2
 800a8c2:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 800a8c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8c6:	3301      	adds	r3, #1
 800a8c8:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800a8ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8cc:	3b01      	subs	r3, #1
 800a8ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a8d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d1dd      	bne.n	800a892 <USB_WritePMA+0x3a>
  }
}
 800a8d6:	bf00      	nop
 800a8d8:	bf00      	nop
 800a8da:	3734      	adds	r7, #52	; 0x34
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bc80      	pop	{r7}
 800a8e0:	4770      	bx	lr

0800a8e2 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a8e2:	b480      	push	{r7}
 800a8e4:	b08b      	sub	sp, #44	; 0x2c
 800a8e6:	af00      	add	r7, sp, #0
 800a8e8:	60f8      	str	r0, [r7, #12]
 800a8ea:	60b9      	str	r1, [r7, #8]
 800a8ec:	4611      	mov	r1, r2
 800a8ee:	461a      	mov	r2, r3
 800a8f0:	460b      	mov	r3, r1
 800a8f2:	80fb      	strh	r3, [r7, #6]
 800a8f4:	4613      	mov	r3, r2
 800a8f6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800a8f8:	88bb      	ldrh	r3, [r7, #4]
 800a8fa:	085b      	lsrs	r3, r3, #1
 800a8fc:	b29b      	uxth	r3, r3
 800a8fe:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a904:	68bb      	ldr	r3, [r7, #8]
 800a906:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a908:	88fb      	ldrh	r3, [r7, #6]
 800a90a:	005a      	lsls	r2, r3, #1
 800a90c:	697b      	ldr	r3, [r7, #20]
 800a90e:	4413      	add	r3, r2
 800a910:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a914:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800a916:	69bb      	ldr	r3, [r7, #24]
 800a918:	627b      	str	r3, [r7, #36]	; 0x24
 800a91a:	e01b      	b.n	800a954 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800a91c:	6a3b      	ldr	r3, [r7, #32]
 800a91e:	881b      	ldrh	r3, [r3, #0]
 800a920:	b29b      	uxth	r3, r3
 800a922:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800a924:	6a3b      	ldr	r3, [r7, #32]
 800a926:	3302      	adds	r3, #2
 800a928:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800a92a:	693b      	ldr	r3, [r7, #16]
 800a92c:	b2da      	uxtb	r2, r3
 800a92e:	69fb      	ldr	r3, [r7, #28]
 800a930:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a932:	69fb      	ldr	r3, [r7, #28]
 800a934:	3301      	adds	r3, #1
 800a936:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800a938:	693b      	ldr	r3, [r7, #16]
 800a93a:	0a1b      	lsrs	r3, r3, #8
 800a93c:	b2da      	uxtb	r2, r3
 800a93e:	69fb      	ldr	r3, [r7, #28]
 800a940:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a942:	69fb      	ldr	r3, [r7, #28]
 800a944:	3301      	adds	r3, #1
 800a946:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800a948:	6a3b      	ldr	r3, [r7, #32]
 800a94a:	3302      	adds	r3, #2
 800a94c:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 800a94e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a950:	3b01      	subs	r3, #1
 800a952:	627b      	str	r3, [r7, #36]	; 0x24
 800a954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a956:	2b00      	cmp	r3, #0
 800a958:	d1e0      	bne.n	800a91c <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800a95a:	88bb      	ldrh	r3, [r7, #4]
 800a95c:	f003 0301 	and.w	r3, r3, #1
 800a960:	b29b      	uxth	r3, r3
 800a962:	2b00      	cmp	r3, #0
 800a964:	d007      	beq.n	800a976 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 800a966:	6a3b      	ldr	r3, [r7, #32]
 800a968:	881b      	ldrh	r3, [r3, #0]
 800a96a:	b29b      	uxth	r3, r3
 800a96c:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800a96e:	693b      	ldr	r3, [r7, #16]
 800a970:	b2da      	uxtb	r2, r3
 800a972:	69fb      	ldr	r3, [r7, #28]
 800a974:	701a      	strb	r2, [r3, #0]
  }
}
 800a976:	bf00      	nop
 800a978:	372c      	adds	r7, #44	; 0x2c
 800a97a:	46bd      	mov	sp, r7
 800a97c:	bc80      	pop	{r7}
 800a97e:	4770      	bx	lr

0800a980 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a980:	b580      	push	{r7, lr}
 800a982:	b084      	sub	sp, #16
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
 800a988:	460b      	mov	r3, r1
 800a98a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800a98c:	2300      	movs	r3, #0
 800a98e:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	7c1b      	ldrb	r3, [r3, #16]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d115      	bne.n	800a9c4 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a998:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a99c:	2202      	movs	r2, #2
 800a99e:	2181      	movs	r1, #129	; 0x81
 800a9a0:	6878      	ldr	r0, [r7, #4]
 800a9a2:	f001 fe8c 	bl	800c6be <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	2201      	movs	r2, #1
 800a9aa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a9ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a9b0:	2202      	movs	r2, #2
 800a9b2:	2101      	movs	r1, #1
 800a9b4:	6878      	ldr	r0, [r7, #4]
 800a9b6:	f001 fe82 	bl	800c6be <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	2201      	movs	r2, #1
 800a9be:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800a9c2:	e012      	b.n	800a9ea <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a9c4:	2340      	movs	r3, #64	; 0x40
 800a9c6:	2202      	movs	r2, #2
 800a9c8:	2181      	movs	r1, #129	; 0x81
 800a9ca:	6878      	ldr	r0, [r7, #4]
 800a9cc:	f001 fe77 	bl	800c6be <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	2201      	movs	r2, #1
 800a9d4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a9d6:	2340      	movs	r3, #64	; 0x40
 800a9d8:	2202      	movs	r2, #2
 800a9da:	2101      	movs	r1, #1
 800a9dc:	6878      	ldr	r0, [r7, #4]
 800a9de:	f001 fe6e 	bl	800c6be <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	2201      	movs	r2, #1
 800a9e6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a9ea:	2308      	movs	r3, #8
 800a9ec:	2203      	movs	r2, #3
 800a9ee:	2182      	movs	r1, #130	; 0x82
 800a9f0:	6878      	ldr	r0, [r7, #4]
 800a9f2:	f001 fe64 	bl	800c6be <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	2201      	movs	r2, #1
 800a9fa:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a9fc:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800aa00:	f001 ff84 	bl	800c90c <USBD_static_malloc>
 800aa04:	4602      	mov	r2, r0
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d102      	bne.n	800aa1c <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800aa16:	2301      	movs	r3, #1
 800aa18:	73fb      	strb	r3, [r7, #15]
 800aa1a:	e026      	b.n	800aa6a <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa22:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	2200      	movs	r2, #0
 800aa32:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800aa36:	68bb      	ldr	r3, [r7, #8]
 800aa38:	2200      	movs	r2, #0
 800aa3a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	7c1b      	ldrb	r3, [r3, #16]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d109      	bne.n	800aa5a <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800aa46:	68bb      	ldr	r3, [r7, #8]
 800aa48:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800aa4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800aa50:	2101      	movs	r1, #1
 800aa52:	6878      	ldr	r0, [r7, #4]
 800aa54:	f001 ff24 	bl	800c8a0 <USBD_LL_PrepareReceive>
 800aa58:	e007      	b.n	800aa6a <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800aa5a:	68bb      	ldr	r3, [r7, #8]
 800aa5c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800aa60:	2340      	movs	r3, #64	; 0x40
 800aa62:	2101      	movs	r1, #1
 800aa64:	6878      	ldr	r0, [r7, #4]
 800aa66:	f001 ff1b 	bl	800c8a0 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800aa6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	3710      	adds	r7, #16
 800aa70:	46bd      	mov	sp, r7
 800aa72:	bd80      	pop	{r7, pc}

0800aa74 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aa74:	b580      	push	{r7, lr}
 800aa76:	b084      	sub	sp, #16
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	6078      	str	r0, [r7, #4]
 800aa7c:	460b      	mov	r3, r1
 800aa7e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800aa80:	2300      	movs	r3, #0
 800aa82:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800aa84:	2181      	movs	r1, #129	; 0x81
 800aa86:	6878      	ldr	r0, [r7, #4]
 800aa88:	f001 fe3f 	bl	800c70a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	2200      	movs	r2, #0
 800aa90:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800aa92:	2101      	movs	r1, #1
 800aa94:	6878      	ldr	r0, [r7, #4]
 800aa96:	f001 fe38 	bl	800c70a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800aaa2:	2182      	movs	r1, #130	; 0x82
 800aaa4:	6878      	ldr	r0, [r7, #4]
 800aaa6:	f001 fe30 	bl	800c70a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	2200      	movs	r2, #0
 800aaae:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d00e      	beq.n	800aad8 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800aac0:	685b      	ldr	r3, [r3, #4]
 800aac2:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aaca:	4618      	mov	r0, r3
 800aacc:	f001 ff2a 	bl	800c924 <USBD_static_free>
    pdev->pClassData = NULL;
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	2200      	movs	r2, #0
 800aad4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800aad8:	7bfb      	ldrb	r3, [r7, #15]
}
 800aada:	4618      	mov	r0, r3
 800aadc:	3710      	adds	r7, #16
 800aade:	46bd      	mov	sp, r7
 800aae0:	bd80      	pop	{r7, pc}

0800aae2 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800aae2:	b580      	push	{r7, lr}
 800aae4:	b086      	sub	sp, #24
 800aae6:	af00      	add	r7, sp, #0
 800aae8:	6078      	str	r0, [r7, #4]
 800aaea:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aaf2:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800aaf8:	2300      	movs	r3, #0
 800aafa:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800aafc:	2300      	movs	r3, #0
 800aafe:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ab00:	683b      	ldr	r3, [r7, #0]
 800ab02:	781b      	ldrb	r3, [r3, #0]
 800ab04:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d039      	beq.n	800ab80 <USBD_CDC_Setup+0x9e>
 800ab0c:	2b20      	cmp	r3, #32
 800ab0e:	d17f      	bne.n	800ac10 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800ab10:	683b      	ldr	r3, [r7, #0]
 800ab12:	88db      	ldrh	r3, [r3, #6]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d029      	beq.n	800ab6c <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800ab18:	683b      	ldr	r3, [r7, #0]
 800ab1a:	781b      	ldrb	r3, [r3, #0]
 800ab1c:	b25b      	sxtb	r3, r3
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	da11      	bge.n	800ab46 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ab28:	689b      	ldr	r3, [r3, #8]
 800ab2a:	683a      	ldr	r2, [r7, #0]
 800ab2c:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800ab2e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ab30:	683a      	ldr	r2, [r7, #0]
 800ab32:	88d2      	ldrh	r2, [r2, #6]
 800ab34:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800ab36:	6939      	ldr	r1, [r7, #16]
 800ab38:	683b      	ldr	r3, [r7, #0]
 800ab3a:	88db      	ldrh	r3, [r3, #6]
 800ab3c:	461a      	mov	r2, r3
 800ab3e:	6878      	ldr	r0, [r7, #4]
 800ab40:	f001 fa09 	bl	800bf56 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800ab44:	e06b      	b.n	800ac1e <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800ab46:	683b      	ldr	r3, [r7, #0]
 800ab48:	785a      	ldrb	r2, [r3, #1]
 800ab4a:	693b      	ldr	r3, [r7, #16]
 800ab4c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800ab50:	683b      	ldr	r3, [r7, #0]
 800ab52:	88db      	ldrh	r3, [r3, #6]
 800ab54:	b2da      	uxtb	r2, r3
 800ab56:	693b      	ldr	r3, [r7, #16]
 800ab58:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800ab5c:	6939      	ldr	r1, [r7, #16]
 800ab5e:	683b      	ldr	r3, [r7, #0]
 800ab60:	88db      	ldrh	r3, [r3, #6]
 800ab62:	461a      	mov	r2, r3
 800ab64:	6878      	ldr	r0, [r7, #4]
 800ab66:	f001 fa24 	bl	800bfb2 <USBD_CtlPrepareRx>
      break;
 800ab6a:	e058      	b.n	800ac1e <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ab72:	689b      	ldr	r3, [r3, #8]
 800ab74:	683a      	ldr	r2, [r7, #0]
 800ab76:	7850      	ldrb	r0, [r2, #1]
 800ab78:	2200      	movs	r2, #0
 800ab7a:	6839      	ldr	r1, [r7, #0]
 800ab7c:	4798      	blx	r3
      break;
 800ab7e:	e04e      	b.n	800ac1e <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ab80:	683b      	ldr	r3, [r7, #0]
 800ab82:	785b      	ldrb	r3, [r3, #1]
 800ab84:	2b0b      	cmp	r3, #11
 800ab86:	d02e      	beq.n	800abe6 <USBD_CDC_Setup+0x104>
 800ab88:	2b0b      	cmp	r3, #11
 800ab8a:	dc38      	bgt.n	800abfe <USBD_CDC_Setup+0x11c>
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d002      	beq.n	800ab96 <USBD_CDC_Setup+0xb4>
 800ab90:	2b0a      	cmp	r3, #10
 800ab92:	d014      	beq.n	800abbe <USBD_CDC_Setup+0xdc>
 800ab94:	e033      	b.n	800abfe <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab9c:	2b03      	cmp	r3, #3
 800ab9e:	d107      	bne.n	800abb0 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800aba0:	f107 030c 	add.w	r3, r7, #12
 800aba4:	2202      	movs	r2, #2
 800aba6:	4619      	mov	r1, r3
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	f001 f9d4 	bl	800bf56 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800abae:	e02e      	b.n	800ac0e <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800abb0:	6839      	ldr	r1, [r7, #0]
 800abb2:	6878      	ldr	r0, [r7, #4]
 800abb4:	f001 f965 	bl	800be82 <USBD_CtlError>
            ret = USBD_FAIL;
 800abb8:	2302      	movs	r3, #2
 800abba:	75fb      	strb	r3, [r7, #23]
          break;
 800abbc:	e027      	b.n	800ac0e <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800abc4:	2b03      	cmp	r3, #3
 800abc6:	d107      	bne.n	800abd8 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800abc8:	f107 030f 	add.w	r3, r7, #15
 800abcc:	2201      	movs	r2, #1
 800abce:	4619      	mov	r1, r3
 800abd0:	6878      	ldr	r0, [r7, #4]
 800abd2:	f001 f9c0 	bl	800bf56 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800abd6:	e01a      	b.n	800ac0e <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800abd8:	6839      	ldr	r1, [r7, #0]
 800abda:	6878      	ldr	r0, [r7, #4]
 800abdc:	f001 f951 	bl	800be82 <USBD_CtlError>
            ret = USBD_FAIL;
 800abe0:	2302      	movs	r3, #2
 800abe2:	75fb      	strb	r3, [r7, #23]
          break;
 800abe4:	e013      	b.n	800ac0e <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800abec:	2b03      	cmp	r3, #3
 800abee:	d00d      	beq.n	800ac0c <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 800abf0:	6839      	ldr	r1, [r7, #0]
 800abf2:	6878      	ldr	r0, [r7, #4]
 800abf4:	f001 f945 	bl	800be82 <USBD_CtlError>
            ret = USBD_FAIL;
 800abf8:	2302      	movs	r3, #2
 800abfa:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800abfc:	e006      	b.n	800ac0c <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 800abfe:	6839      	ldr	r1, [r7, #0]
 800ac00:	6878      	ldr	r0, [r7, #4]
 800ac02:	f001 f93e 	bl	800be82 <USBD_CtlError>
          ret = USBD_FAIL;
 800ac06:	2302      	movs	r3, #2
 800ac08:	75fb      	strb	r3, [r7, #23]
          break;
 800ac0a:	e000      	b.n	800ac0e <USBD_CDC_Setup+0x12c>
          break;
 800ac0c:	bf00      	nop
      }
      break;
 800ac0e:	e006      	b.n	800ac1e <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800ac10:	6839      	ldr	r1, [r7, #0]
 800ac12:	6878      	ldr	r0, [r7, #4]
 800ac14:	f001 f935 	bl	800be82 <USBD_CtlError>
      ret = USBD_FAIL;
 800ac18:	2302      	movs	r3, #2
 800ac1a:	75fb      	strb	r3, [r7, #23]
      break;
 800ac1c:	bf00      	nop
  }

  return ret;
 800ac1e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac20:	4618      	mov	r0, r3
 800ac22:	3718      	adds	r7, #24
 800ac24:	46bd      	mov	sp, r7
 800ac26:	bd80      	pop	{r7, pc}

0800ac28 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b084      	sub	sp, #16
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
 800ac30:	460b      	mov	r3, r1
 800ac32:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac3a:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ac42:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d03a      	beq.n	800acc4 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800ac4e:	78fa      	ldrb	r2, [r7, #3]
 800ac50:	6879      	ldr	r1, [r7, #4]
 800ac52:	4613      	mov	r3, r2
 800ac54:	009b      	lsls	r3, r3, #2
 800ac56:	4413      	add	r3, r2
 800ac58:	009b      	lsls	r3, r3, #2
 800ac5a:	440b      	add	r3, r1
 800ac5c:	331c      	adds	r3, #28
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d029      	beq.n	800acb8 <USBD_CDC_DataIn+0x90>
 800ac64:	78fa      	ldrb	r2, [r7, #3]
 800ac66:	6879      	ldr	r1, [r7, #4]
 800ac68:	4613      	mov	r3, r2
 800ac6a:	009b      	lsls	r3, r3, #2
 800ac6c:	4413      	add	r3, r2
 800ac6e:	009b      	lsls	r3, r3, #2
 800ac70:	440b      	add	r3, r1
 800ac72:	331c      	adds	r3, #28
 800ac74:	681a      	ldr	r2, [r3, #0]
 800ac76:	78f9      	ldrb	r1, [r7, #3]
 800ac78:	68b8      	ldr	r0, [r7, #8]
 800ac7a:	460b      	mov	r3, r1
 800ac7c:	009b      	lsls	r3, r3, #2
 800ac7e:	440b      	add	r3, r1
 800ac80:	00db      	lsls	r3, r3, #3
 800ac82:	4403      	add	r3, r0
 800ac84:	3338      	adds	r3, #56	; 0x38
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	fbb2 f1f3 	udiv	r1, r2, r3
 800ac8c:	fb01 f303 	mul.w	r3, r1, r3
 800ac90:	1ad3      	subs	r3, r2, r3
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d110      	bne.n	800acb8 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800ac96:	78fa      	ldrb	r2, [r7, #3]
 800ac98:	6879      	ldr	r1, [r7, #4]
 800ac9a:	4613      	mov	r3, r2
 800ac9c:	009b      	lsls	r3, r3, #2
 800ac9e:	4413      	add	r3, r2
 800aca0:	009b      	lsls	r3, r3, #2
 800aca2:	440b      	add	r3, r1
 800aca4:	331c      	adds	r3, #28
 800aca6:	2200      	movs	r2, #0
 800aca8:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800acaa:	78f9      	ldrb	r1, [r7, #3]
 800acac:	2300      	movs	r3, #0
 800acae:	2200      	movs	r2, #0
 800acb0:	6878      	ldr	r0, [r7, #4]
 800acb2:	f001 fdd2 	bl	800c85a <USBD_LL_Transmit>
 800acb6:	e003      	b.n	800acc0 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	2200      	movs	r2, #0
 800acbc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800acc0:	2300      	movs	r3, #0
 800acc2:	e000      	b.n	800acc6 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800acc4:	2302      	movs	r3, #2
  }
}
 800acc6:	4618      	mov	r0, r3
 800acc8:	3710      	adds	r7, #16
 800acca:	46bd      	mov	sp, r7
 800accc:	bd80      	pop	{r7, pc}

0800acce <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800acce:	b580      	push	{r7, lr}
 800acd0:	b084      	sub	sp, #16
 800acd2:	af00      	add	r7, sp, #0
 800acd4:	6078      	str	r0, [r7, #4]
 800acd6:	460b      	mov	r3, r1
 800acd8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ace0:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800ace2:	78fb      	ldrb	r3, [r7, #3]
 800ace4:	4619      	mov	r1, r3
 800ace6:	6878      	ldr	r0, [r7, #4]
 800ace8:	f001 fdfd 	bl	800c8e6 <USBD_LL_GetRxDataSize>
 800acec:	4602      	mov	r2, r0
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d00d      	beq.n	800ad1a <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ad04:	68db      	ldr	r3, [r3, #12]
 800ad06:	68fa      	ldr	r2, [r7, #12]
 800ad08:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800ad0c:	68fa      	ldr	r2, [r7, #12]
 800ad0e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800ad12:	4611      	mov	r1, r2
 800ad14:	4798      	blx	r3

    return USBD_OK;
 800ad16:	2300      	movs	r3, #0
 800ad18:	e000      	b.n	800ad1c <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800ad1a:	2302      	movs	r3, #2
  }
}
 800ad1c:	4618      	mov	r0, r3
 800ad1e:	3710      	adds	r7, #16
 800ad20:	46bd      	mov	sp, r7
 800ad22:	bd80      	pop	{r7, pc}

0800ad24 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800ad24:	b580      	push	{r7, lr}
 800ad26:	b084      	sub	sp, #16
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad32:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d015      	beq.n	800ad6a <USBD_CDC_EP0_RxReady+0x46>
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800ad44:	2bff      	cmp	r3, #255	; 0xff
 800ad46:	d010      	beq.n	800ad6a <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ad4e:	689b      	ldr	r3, [r3, #8]
 800ad50:	68fa      	ldr	r2, [r7, #12]
 800ad52:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800ad56:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800ad58:	68fa      	ldr	r2, [r7, #12]
 800ad5a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800ad5e:	b292      	uxth	r2, r2
 800ad60:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	22ff      	movs	r2, #255	; 0xff
 800ad66:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800ad6a:	2300      	movs	r3, #0
}
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	3710      	adds	r7, #16
 800ad70:	46bd      	mov	sp, r7
 800ad72:	bd80      	pop	{r7, pc}

0800ad74 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800ad74:	b480      	push	{r7}
 800ad76:	b083      	sub	sp, #12
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	2243      	movs	r2, #67	; 0x43
 800ad80:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800ad82:	4b03      	ldr	r3, [pc, #12]	; (800ad90 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800ad84:	4618      	mov	r0, r3
 800ad86:	370c      	adds	r7, #12
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bc80      	pop	{r7}
 800ad8c:	4770      	bx	lr
 800ad8e:	bf00      	nop
 800ad90:	200000bc 	.word	0x200000bc

0800ad94 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800ad94:	b480      	push	{r7}
 800ad96:	b083      	sub	sp, #12
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	2243      	movs	r2, #67	; 0x43
 800ada0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800ada2:	4b03      	ldr	r3, [pc, #12]	; (800adb0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800ada4:	4618      	mov	r0, r3
 800ada6:	370c      	adds	r7, #12
 800ada8:	46bd      	mov	sp, r7
 800adaa:	bc80      	pop	{r7}
 800adac:	4770      	bx	lr
 800adae:	bf00      	nop
 800adb0:	20000078 	.word	0x20000078

0800adb4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800adb4:	b480      	push	{r7}
 800adb6:	b083      	sub	sp, #12
 800adb8:	af00      	add	r7, sp, #0
 800adba:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	2243      	movs	r2, #67	; 0x43
 800adc0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800adc2:	4b03      	ldr	r3, [pc, #12]	; (800add0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800adc4:	4618      	mov	r0, r3
 800adc6:	370c      	adds	r7, #12
 800adc8:	46bd      	mov	sp, r7
 800adca:	bc80      	pop	{r7}
 800adcc:	4770      	bx	lr
 800adce:	bf00      	nop
 800add0:	20000100 	.word	0x20000100

0800add4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800add4:	b480      	push	{r7}
 800add6:	b083      	sub	sp, #12
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	220a      	movs	r2, #10
 800ade0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800ade2:	4b03      	ldr	r3, [pc, #12]	; (800adf0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ade4:	4618      	mov	r0, r3
 800ade6:	370c      	adds	r7, #12
 800ade8:	46bd      	mov	sp, r7
 800adea:	bc80      	pop	{r7}
 800adec:	4770      	bx	lr
 800adee:	bf00      	nop
 800adf0:	20000034 	.word	0x20000034

0800adf4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800adf4:	b480      	push	{r7}
 800adf6:	b085      	sub	sp, #20
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
 800adfc:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800adfe:	2302      	movs	r3, #2
 800ae00:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800ae02:	683b      	ldr	r3, [r7, #0]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d005      	beq.n	800ae14 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	683a      	ldr	r2, [r7, #0]
 800ae0c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800ae10:	2300      	movs	r3, #0
 800ae12:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800ae14:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae16:	4618      	mov	r0, r3
 800ae18:	3714      	adds	r7, #20
 800ae1a:	46bd      	mov	sp, r7
 800ae1c:	bc80      	pop	{r7}
 800ae1e:	4770      	bx	lr

0800ae20 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800ae20:	b480      	push	{r7}
 800ae22:	b087      	sub	sp, #28
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	60f8      	str	r0, [r7, #12]
 800ae28:	60b9      	str	r1, [r7, #8]
 800ae2a:	4613      	mov	r3, r2
 800ae2c:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae34:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800ae36:	697b      	ldr	r3, [r7, #20]
 800ae38:	68ba      	ldr	r2, [r7, #8]
 800ae3a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800ae3e:	88fa      	ldrh	r2, [r7, #6]
 800ae40:	697b      	ldr	r3, [r7, #20]
 800ae42:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800ae46:	2300      	movs	r3, #0
}
 800ae48:	4618      	mov	r0, r3
 800ae4a:	371c      	adds	r7, #28
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	bc80      	pop	{r7}
 800ae50:	4770      	bx	lr

0800ae52 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800ae52:	b480      	push	{r7}
 800ae54:	b085      	sub	sp, #20
 800ae56:	af00      	add	r7, sp, #0
 800ae58:	6078      	str	r0, [r7, #4]
 800ae5a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae62:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	683a      	ldr	r2, [r7, #0]
 800ae68:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800ae6c:	2300      	movs	r3, #0
}
 800ae6e:	4618      	mov	r0, r3
 800ae70:	3714      	adds	r7, #20
 800ae72:	46bd      	mov	sp, r7
 800ae74:	bc80      	pop	{r7}
 800ae76:	4770      	bx	lr

0800ae78 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800ae78:	b580      	push	{r7, lr}
 800ae7a:	b084      	sub	sp, #16
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae86:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d01c      	beq.n	800aecc <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d115      	bne.n	800aec8 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	2201      	movs	r2, #1
 800aea0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800aeba:	b29b      	uxth	r3, r3
 800aebc:	2181      	movs	r1, #129	; 0x81
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	f001 fccb 	bl	800c85a <USBD_LL_Transmit>

      return USBD_OK;
 800aec4:	2300      	movs	r3, #0
 800aec6:	e002      	b.n	800aece <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800aec8:	2301      	movs	r3, #1
 800aeca:	e000      	b.n	800aece <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800aecc:	2302      	movs	r3, #2
  }
}
 800aece:	4618      	mov	r0, r3
 800aed0:	3710      	adds	r7, #16
 800aed2:	46bd      	mov	sp, r7
 800aed4:	bd80      	pop	{r7, pc}

0800aed6 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800aed6:	b580      	push	{r7, lr}
 800aed8:	b084      	sub	sp, #16
 800aeda:	af00      	add	r7, sp, #0
 800aedc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aee4:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d017      	beq.n	800af20 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	7c1b      	ldrb	r3, [r3, #16]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d109      	bne.n	800af0c <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800aefe:	f44f 7300 	mov.w	r3, #512	; 0x200
 800af02:	2101      	movs	r1, #1
 800af04:	6878      	ldr	r0, [r7, #4]
 800af06:	f001 fccb 	bl	800c8a0 <USBD_LL_PrepareReceive>
 800af0a:	e007      	b.n	800af1c <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800af12:	2340      	movs	r3, #64	; 0x40
 800af14:	2101      	movs	r1, #1
 800af16:	6878      	ldr	r0, [r7, #4]
 800af18:	f001 fcc2 	bl	800c8a0 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800af1c:	2300      	movs	r3, #0
 800af1e:	e000      	b.n	800af22 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800af20:	2302      	movs	r3, #2
  }
}
 800af22:	4618      	mov	r0, r3
 800af24:	3710      	adds	r7, #16
 800af26:	46bd      	mov	sp, r7
 800af28:	bd80      	pop	{r7, pc}

0800af2a <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800af2a:	b580      	push	{r7, lr}
 800af2c:	b084      	sub	sp, #16
 800af2e:	af00      	add	r7, sp, #0
 800af30:	60f8      	str	r0, [r7, #12]
 800af32:	60b9      	str	r1, [r7, #8]
 800af34:	4613      	mov	r3, r2
 800af36:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d101      	bne.n	800af42 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800af3e:	2302      	movs	r3, #2
 800af40:	e01a      	b.n	800af78 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d003      	beq.n	800af54 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	2200      	movs	r2, #0
 800af50:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800af54:	68bb      	ldr	r3, [r7, #8]
 800af56:	2b00      	cmp	r3, #0
 800af58:	d003      	beq.n	800af62 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	68ba      	ldr	r2, [r7, #8]
 800af5e:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	2201      	movs	r2, #1
 800af66:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	79fa      	ldrb	r2, [r7, #7]
 800af6e:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800af70:	68f8      	ldr	r0, [r7, #12]
 800af72:	f001 fb2f 	bl	800c5d4 <USBD_LL_Init>

  return USBD_OK;
 800af76:	2300      	movs	r3, #0
}
 800af78:	4618      	mov	r0, r3
 800af7a:	3710      	adds	r7, #16
 800af7c:	46bd      	mov	sp, r7
 800af7e:	bd80      	pop	{r7, pc}

0800af80 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800af80:	b480      	push	{r7}
 800af82:	b085      	sub	sp, #20
 800af84:	af00      	add	r7, sp, #0
 800af86:	6078      	str	r0, [r7, #4]
 800af88:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800af8a:	2300      	movs	r3, #0
 800af8c:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800af8e:	683b      	ldr	r3, [r7, #0]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d006      	beq.n	800afa2 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	683a      	ldr	r2, [r7, #0]
 800af98:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800af9c:	2300      	movs	r3, #0
 800af9e:	73fb      	strb	r3, [r7, #15]
 800afa0:	e001      	b.n	800afa6 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800afa2:	2302      	movs	r3, #2
 800afa4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800afa6:	7bfb      	ldrb	r3, [r7, #15]
}
 800afa8:	4618      	mov	r0, r3
 800afaa:	3714      	adds	r7, #20
 800afac:	46bd      	mov	sp, r7
 800afae:	bc80      	pop	{r7}
 800afb0:	4770      	bx	lr

0800afb2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800afb2:	b580      	push	{r7, lr}
 800afb4:	b082      	sub	sp, #8
 800afb6:	af00      	add	r7, sp, #0
 800afb8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800afba:	6878      	ldr	r0, [r7, #4]
 800afbc:	f001 fb64 	bl	800c688 <USBD_LL_Start>

  return USBD_OK;
 800afc0:	2300      	movs	r3, #0
}
 800afc2:	4618      	mov	r0, r3
 800afc4:	3708      	adds	r7, #8
 800afc6:	46bd      	mov	sp, r7
 800afc8:	bd80      	pop	{r7, pc}

0800afca <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800afca:	b480      	push	{r7}
 800afcc:	b083      	sub	sp, #12
 800afce:	af00      	add	r7, sp, #0
 800afd0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800afd2:	2300      	movs	r3, #0
}
 800afd4:	4618      	mov	r0, r3
 800afd6:	370c      	adds	r7, #12
 800afd8:	46bd      	mov	sp, r7
 800afda:	bc80      	pop	{r7}
 800afdc:	4770      	bx	lr

0800afde <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800afde:	b580      	push	{r7, lr}
 800afe0:	b084      	sub	sp, #16
 800afe2:	af00      	add	r7, sp, #0
 800afe4:	6078      	str	r0, [r7, #4]
 800afe6:	460b      	mov	r3, r1
 800afe8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800afea:	2302      	movs	r3, #2
 800afec:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d00c      	beq.n	800b012 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	78fa      	ldrb	r2, [r7, #3]
 800b002:	4611      	mov	r1, r2
 800b004:	6878      	ldr	r0, [r7, #4]
 800b006:	4798      	blx	r3
 800b008:	4603      	mov	r3, r0
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d101      	bne.n	800b012 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800b00e:	2300      	movs	r3, #0
 800b010:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800b012:	7bfb      	ldrb	r3, [r7, #15]
}
 800b014:	4618      	mov	r0, r3
 800b016:	3710      	adds	r7, #16
 800b018:	46bd      	mov	sp, r7
 800b01a:	bd80      	pop	{r7, pc}

0800b01c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b082      	sub	sp, #8
 800b020:	af00      	add	r7, sp, #0
 800b022:	6078      	str	r0, [r7, #4]
 800b024:	460b      	mov	r3, r1
 800b026:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b02e:	685b      	ldr	r3, [r3, #4]
 800b030:	78fa      	ldrb	r2, [r7, #3]
 800b032:	4611      	mov	r1, r2
 800b034:	6878      	ldr	r0, [r7, #4]
 800b036:	4798      	blx	r3

  return USBD_OK;
 800b038:	2300      	movs	r3, #0
}
 800b03a:	4618      	mov	r0, r3
 800b03c:	3708      	adds	r7, #8
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd80      	pop	{r7, pc}

0800b042 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b042:	b580      	push	{r7, lr}
 800b044:	b082      	sub	sp, #8
 800b046:	af00      	add	r7, sp, #0
 800b048:	6078      	str	r0, [r7, #4]
 800b04a:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b052:	6839      	ldr	r1, [r7, #0]
 800b054:	4618      	mov	r0, r3
 800b056:	f000 fed8 	bl	800be0a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	2201      	movs	r2, #1
 800b05e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800b068:	461a      	mov	r2, r3
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b076:	f003 031f 	and.w	r3, r3, #31
 800b07a:	2b02      	cmp	r3, #2
 800b07c:	d016      	beq.n	800b0ac <USBD_LL_SetupStage+0x6a>
 800b07e:	2b02      	cmp	r3, #2
 800b080:	d81c      	bhi.n	800b0bc <USBD_LL_SetupStage+0x7a>
 800b082:	2b00      	cmp	r3, #0
 800b084:	d002      	beq.n	800b08c <USBD_LL_SetupStage+0x4a>
 800b086:	2b01      	cmp	r3, #1
 800b088:	d008      	beq.n	800b09c <USBD_LL_SetupStage+0x5a>
 800b08a:	e017      	b.n	800b0bc <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b092:	4619      	mov	r1, r3
 800b094:	6878      	ldr	r0, [r7, #4]
 800b096:	f000 f9cb 	bl	800b430 <USBD_StdDevReq>
      break;
 800b09a:	e01a      	b.n	800b0d2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b0a2:	4619      	mov	r1, r3
 800b0a4:	6878      	ldr	r0, [r7, #4]
 800b0a6:	f000 fa2d 	bl	800b504 <USBD_StdItfReq>
      break;
 800b0aa:	e012      	b.n	800b0d2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b0b2:	4619      	mov	r1, r3
 800b0b4:	6878      	ldr	r0, [r7, #4]
 800b0b6:	f000 fa6d 	bl	800b594 <USBD_StdEPReq>
      break;
 800b0ba:	e00a      	b.n	800b0d2 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b0c2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b0c6:	b2db      	uxtb	r3, r3
 800b0c8:	4619      	mov	r1, r3
 800b0ca:	6878      	ldr	r0, [r7, #4]
 800b0cc:	f001 fb3c 	bl	800c748 <USBD_LL_StallEP>
      break;
 800b0d0:	bf00      	nop
  }

  return USBD_OK;
 800b0d2:	2300      	movs	r3, #0
}
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	3708      	adds	r7, #8
 800b0d8:	46bd      	mov	sp, r7
 800b0da:	bd80      	pop	{r7, pc}

0800b0dc <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b0dc:	b580      	push	{r7, lr}
 800b0de:	b086      	sub	sp, #24
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	60f8      	str	r0, [r7, #12]
 800b0e4:	460b      	mov	r3, r1
 800b0e6:	607a      	str	r2, [r7, #4]
 800b0e8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800b0ea:	7afb      	ldrb	r3, [r7, #11]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d14b      	bne.n	800b188 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800b0f6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b0fe:	2b03      	cmp	r3, #3
 800b100:	d134      	bne.n	800b16c <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800b102:	697b      	ldr	r3, [r7, #20]
 800b104:	68da      	ldr	r2, [r3, #12]
 800b106:	697b      	ldr	r3, [r7, #20]
 800b108:	691b      	ldr	r3, [r3, #16]
 800b10a:	429a      	cmp	r2, r3
 800b10c:	d919      	bls.n	800b142 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800b10e:	697b      	ldr	r3, [r7, #20]
 800b110:	68da      	ldr	r2, [r3, #12]
 800b112:	697b      	ldr	r3, [r7, #20]
 800b114:	691b      	ldr	r3, [r3, #16]
 800b116:	1ad2      	subs	r2, r2, r3
 800b118:	697b      	ldr	r3, [r7, #20]
 800b11a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b11c:	697b      	ldr	r3, [r7, #20]
 800b11e:	68da      	ldr	r2, [r3, #12]
 800b120:	697b      	ldr	r3, [r7, #20]
 800b122:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800b124:	429a      	cmp	r2, r3
 800b126:	d203      	bcs.n	800b130 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b128:	697b      	ldr	r3, [r7, #20]
 800b12a:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800b12c:	b29b      	uxth	r3, r3
 800b12e:	e002      	b.n	800b136 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b130:	697b      	ldr	r3, [r7, #20]
 800b132:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800b134:	b29b      	uxth	r3, r3
 800b136:	461a      	mov	r2, r3
 800b138:	6879      	ldr	r1, [r7, #4]
 800b13a:	68f8      	ldr	r0, [r7, #12]
 800b13c:	f000 ff57 	bl	800bfee <USBD_CtlContinueRx>
 800b140:	e038      	b.n	800b1b4 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b148:	691b      	ldr	r3, [r3, #16]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d00a      	beq.n	800b164 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b154:	2b03      	cmp	r3, #3
 800b156:	d105      	bne.n	800b164 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b15e:	691b      	ldr	r3, [r3, #16]
 800b160:	68f8      	ldr	r0, [r7, #12]
 800b162:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800b164:	68f8      	ldr	r0, [r7, #12]
 800b166:	f000 ff54 	bl	800c012 <USBD_CtlSendStatus>
 800b16a:	e023      	b.n	800b1b4 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b172:	2b05      	cmp	r3, #5
 800b174:	d11e      	bne.n	800b1b4 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	2200      	movs	r2, #0
 800b17a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800b17e:	2100      	movs	r1, #0
 800b180:	68f8      	ldr	r0, [r7, #12]
 800b182:	f001 fae1 	bl	800c748 <USBD_LL_StallEP>
 800b186:	e015      	b.n	800b1b4 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b18e:	699b      	ldr	r3, [r3, #24]
 800b190:	2b00      	cmp	r3, #0
 800b192:	d00d      	beq.n	800b1b0 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800b19a:	2b03      	cmp	r3, #3
 800b19c:	d108      	bne.n	800b1b0 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b1a4:	699b      	ldr	r3, [r3, #24]
 800b1a6:	7afa      	ldrb	r2, [r7, #11]
 800b1a8:	4611      	mov	r1, r2
 800b1aa:	68f8      	ldr	r0, [r7, #12]
 800b1ac:	4798      	blx	r3
 800b1ae:	e001      	b.n	800b1b4 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b1b0:	2302      	movs	r3, #2
 800b1b2:	e000      	b.n	800b1b6 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800b1b4:	2300      	movs	r3, #0
}
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	3718      	adds	r7, #24
 800b1ba:	46bd      	mov	sp, r7
 800b1bc:	bd80      	pop	{r7, pc}

0800b1be <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b1be:	b580      	push	{r7, lr}
 800b1c0:	b086      	sub	sp, #24
 800b1c2:	af00      	add	r7, sp, #0
 800b1c4:	60f8      	str	r0, [r7, #12]
 800b1c6:	460b      	mov	r3, r1
 800b1c8:	607a      	str	r2, [r7, #4]
 800b1ca:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800b1cc:	7afb      	ldrb	r3, [r7, #11]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d17f      	bne.n	800b2d2 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	3314      	adds	r3, #20
 800b1d6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b1de:	2b02      	cmp	r3, #2
 800b1e0:	d15c      	bne.n	800b29c <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800b1e2:	697b      	ldr	r3, [r7, #20]
 800b1e4:	68da      	ldr	r2, [r3, #12]
 800b1e6:	697b      	ldr	r3, [r7, #20]
 800b1e8:	691b      	ldr	r3, [r3, #16]
 800b1ea:	429a      	cmp	r2, r3
 800b1ec:	d915      	bls.n	800b21a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800b1ee:	697b      	ldr	r3, [r7, #20]
 800b1f0:	68da      	ldr	r2, [r3, #12]
 800b1f2:	697b      	ldr	r3, [r7, #20]
 800b1f4:	691b      	ldr	r3, [r3, #16]
 800b1f6:	1ad2      	subs	r2, r2, r3
 800b1f8:	697b      	ldr	r3, [r7, #20]
 800b1fa:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800b1fc:	697b      	ldr	r3, [r7, #20]
 800b1fe:	68db      	ldr	r3, [r3, #12]
 800b200:	b29b      	uxth	r3, r3
 800b202:	461a      	mov	r2, r3
 800b204:	6879      	ldr	r1, [r7, #4]
 800b206:	68f8      	ldr	r0, [r7, #12]
 800b208:	f000 fec1 	bl	800bf8e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b20c:	2300      	movs	r3, #0
 800b20e:	2200      	movs	r2, #0
 800b210:	2100      	movs	r1, #0
 800b212:	68f8      	ldr	r0, [r7, #12]
 800b214:	f001 fb44 	bl	800c8a0 <USBD_LL_PrepareReceive>
 800b218:	e04e      	b.n	800b2b8 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800b21a:	697b      	ldr	r3, [r7, #20]
 800b21c:	689b      	ldr	r3, [r3, #8]
 800b21e:	697a      	ldr	r2, [r7, #20]
 800b220:	6912      	ldr	r2, [r2, #16]
 800b222:	fbb3 f1f2 	udiv	r1, r3, r2
 800b226:	fb01 f202 	mul.w	r2, r1, r2
 800b22a:	1a9b      	subs	r3, r3, r2
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d11c      	bne.n	800b26a <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800b230:	697b      	ldr	r3, [r7, #20]
 800b232:	689a      	ldr	r2, [r3, #8]
 800b234:	697b      	ldr	r3, [r7, #20]
 800b236:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800b238:	429a      	cmp	r2, r3
 800b23a:	d316      	bcc.n	800b26a <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800b23c:	697b      	ldr	r3, [r7, #20]
 800b23e:	689a      	ldr	r2, [r3, #8]
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b246:	429a      	cmp	r2, r3
 800b248:	d20f      	bcs.n	800b26a <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b24a:	2200      	movs	r2, #0
 800b24c:	2100      	movs	r1, #0
 800b24e:	68f8      	ldr	r0, [r7, #12]
 800b250:	f000 fe9d 	bl	800bf8e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	2200      	movs	r2, #0
 800b258:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b25c:	2300      	movs	r3, #0
 800b25e:	2200      	movs	r2, #0
 800b260:	2100      	movs	r1, #0
 800b262:	68f8      	ldr	r0, [r7, #12]
 800b264:	f001 fb1c 	bl	800c8a0 <USBD_LL_PrepareReceive>
 800b268:	e026      	b.n	800b2b8 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b270:	68db      	ldr	r3, [r3, #12]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d00a      	beq.n	800b28c <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b27c:	2b03      	cmp	r3, #3
 800b27e:	d105      	bne.n	800b28c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b286:	68db      	ldr	r3, [r3, #12]
 800b288:	68f8      	ldr	r0, [r7, #12]
 800b28a:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800b28c:	2180      	movs	r1, #128	; 0x80
 800b28e:	68f8      	ldr	r0, [r7, #12]
 800b290:	f001 fa5a 	bl	800c748 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800b294:	68f8      	ldr	r0, [r7, #12]
 800b296:	f000 fecf 	bl	800c038 <USBD_CtlReceiveStatus>
 800b29a:	e00d      	b.n	800b2b8 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b2a2:	2b04      	cmp	r3, #4
 800b2a4:	d004      	beq.n	800b2b0 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d103      	bne.n	800b2b8 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800b2b0:	2180      	movs	r1, #128	; 0x80
 800b2b2:	68f8      	ldr	r0, [r7, #12]
 800b2b4:	f001 fa48 	bl	800c748 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800b2be:	2b01      	cmp	r3, #1
 800b2c0:	d11d      	bne.n	800b2fe <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800b2c2:	68f8      	ldr	r0, [r7, #12]
 800b2c4:	f7ff fe81 	bl	800afca <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800b2d0:	e015      	b.n	800b2fe <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b2d8:	695b      	ldr	r3, [r3, #20]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d00d      	beq.n	800b2fa <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800b2e4:	2b03      	cmp	r3, #3
 800b2e6:	d108      	bne.n	800b2fa <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b2ee:	695b      	ldr	r3, [r3, #20]
 800b2f0:	7afa      	ldrb	r2, [r7, #11]
 800b2f2:	4611      	mov	r1, r2
 800b2f4:	68f8      	ldr	r0, [r7, #12]
 800b2f6:	4798      	blx	r3
 800b2f8:	e001      	b.n	800b2fe <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b2fa:	2302      	movs	r3, #2
 800b2fc:	e000      	b.n	800b300 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800b2fe:	2300      	movs	r3, #0
}
 800b300:	4618      	mov	r0, r3
 800b302:	3718      	adds	r7, #24
 800b304:	46bd      	mov	sp, r7
 800b306:	bd80      	pop	{r7, pc}

0800b308 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b308:	b580      	push	{r7, lr}
 800b30a:	b082      	sub	sp, #8
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b310:	2340      	movs	r3, #64	; 0x40
 800b312:	2200      	movs	r2, #0
 800b314:	2100      	movs	r1, #0
 800b316:	6878      	ldr	r0, [r7, #4]
 800b318:	f001 f9d1 	bl	800c6be <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	2201      	movs	r2, #1
 800b320:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	2240      	movs	r2, #64	; 0x40
 800b328:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b32c:	2340      	movs	r3, #64	; 0x40
 800b32e:	2200      	movs	r2, #0
 800b330:	2180      	movs	r1, #128	; 0x80
 800b332:	6878      	ldr	r0, [r7, #4]
 800b334:	f001 f9c3 	bl	800c6be <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	2201      	movs	r2, #1
 800b33c:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	2240      	movs	r2, #64	; 0x40
 800b342:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	2201      	movs	r2, #1
 800b348:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	2200      	movs	r2, #0
 800b350:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	2200      	movs	r2, #0
 800b358:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	2200      	movs	r2, #0
 800b35e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d009      	beq.n	800b380 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b372:	685b      	ldr	r3, [r3, #4]
 800b374:	687a      	ldr	r2, [r7, #4]
 800b376:	6852      	ldr	r2, [r2, #4]
 800b378:	b2d2      	uxtb	r2, r2
 800b37a:	4611      	mov	r1, r2
 800b37c:	6878      	ldr	r0, [r7, #4]
 800b37e:	4798      	blx	r3
  }

  return USBD_OK;
 800b380:	2300      	movs	r3, #0
}
 800b382:	4618      	mov	r0, r3
 800b384:	3708      	adds	r7, #8
 800b386:	46bd      	mov	sp, r7
 800b388:	bd80      	pop	{r7, pc}

0800b38a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b38a:	b480      	push	{r7}
 800b38c:	b083      	sub	sp, #12
 800b38e:	af00      	add	r7, sp, #0
 800b390:	6078      	str	r0, [r7, #4]
 800b392:	460b      	mov	r3, r1
 800b394:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	78fa      	ldrb	r2, [r7, #3]
 800b39a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b39c:	2300      	movs	r3, #0
}
 800b39e:	4618      	mov	r0, r3
 800b3a0:	370c      	adds	r7, #12
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	bc80      	pop	{r7}
 800b3a6:	4770      	bx	lr

0800b3a8 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b3a8:	b480      	push	{r7}
 800b3aa:	b083      	sub	sp, #12
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	2204      	movs	r2, #4
 800b3c0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800b3c4:	2300      	movs	r3, #0
}
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	370c      	adds	r7, #12
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	bc80      	pop	{r7}
 800b3ce:	4770      	bx	lr

0800b3d0 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b3d0:	b480      	push	{r7}
 800b3d2:	b083      	sub	sp, #12
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b3de:	2b04      	cmp	r3, #4
 800b3e0:	d105      	bne.n	800b3ee <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800b3ee:	2300      	movs	r3, #0
}
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	370c      	adds	r7, #12
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	bc80      	pop	{r7}
 800b3f8:	4770      	bx	lr

0800b3fa <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b3fa:	b580      	push	{r7, lr}
 800b3fc:	b082      	sub	sp, #8
 800b3fe:	af00      	add	r7, sp, #0
 800b400:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b408:	2b03      	cmp	r3, #3
 800b40a:	d10b      	bne.n	800b424 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b412:	69db      	ldr	r3, [r3, #28]
 800b414:	2b00      	cmp	r3, #0
 800b416:	d005      	beq.n	800b424 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b41e:	69db      	ldr	r3, [r3, #28]
 800b420:	6878      	ldr	r0, [r7, #4]
 800b422:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b424:	2300      	movs	r3, #0
}
 800b426:	4618      	mov	r0, r3
 800b428:	3708      	adds	r7, #8
 800b42a:	46bd      	mov	sp, r7
 800b42c:	bd80      	pop	{r7, pc}
	...

0800b430 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b084      	sub	sp, #16
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
 800b438:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b43a:	2300      	movs	r3, #0
 800b43c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b43e:	683b      	ldr	r3, [r7, #0]
 800b440:	781b      	ldrb	r3, [r3, #0]
 800b442:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b446:	2b40      	cmp	r3, #64	; 0x40
 800b448:	d005      	beq.n	800b456 <USBD_StdDevReq+0x26>
 800b44a:	2b40      	cmp	r3, #64	; 0x40
 800b44c:	d84f      	bhi.n	800b4ee <USBD_StdDevReq+0xbe>
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d009      	beq.n	800b466 <USBD_StdDevReq+0x36>
 800b452:	2b20      	cmp	r3, #32
 800b454:	d14b      	bne.n	800b4ee <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b45c:	689b      	ldr	r3, [r3, #8]
 800b45e:	6839      	ldr	r1, [r7, #0]
 800b460:	6878      	ldr	r0, [r7, #4]
 800b462:	4798      	blx	r3
      break;
 800b464:	e048      	b.n	800b4f8 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b466:	683b      	ldr	r3, [r7, #0]
 800b468:	785b      	ldrb	r3, [r3, #1]
 800b46a:	2b09      	cmp	r3, #9
 800b46c:	d839      	bhi.n	800b4e2 <USBD_StdDevReq+0xb2>
 800b46e:	a201      	add	r2, pc, #4	; (adr r2, 800b474 <USBD_StdDevReq+0x44>)
 800b470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b474:	0800b4c5 	.word	0x0800b4c5
 800b478:	0800b4d9 	.word	0x0800b4d9
 800b47c:	0800b4e3 	.word	0x0800b4e3
 800b480:	0800b4cf 	.word	0x0800b4cf
 800b484:	0800b4e3 	.word	0x0800b4e3
 800b488:	0800b4a7 	.word	0x0800b4a7
 800b48c:	0800b49d 	.word	0x0800b49d
 800b490:	0800b4e3 	.word	0x0800b4e3
 800b494:	0800b4bb 	.word	0x0800b4bb
 800b498:	0800b4b1 	.word	0x0800b4b1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b49c:	6839      	ldr	r1, [r7, #0]
 800b49e:	6878      	ldr	r0, [r7, #4]
 800b4a0:	f000 f9dc 	bl	800b85c <USBD_GetDescriptor>
          break;
 800b4a4:	e022      	b.n	800b4ec <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b4a6:	6839      	ldr	r1, [r7, #0]
 800b4a8:	6878      	ldr	r0, [r7, #4]
 800b4aa:	f000 fb3f 	bl	800bb2c <USBD_SetAddress>
          break;
 800b4ae:	e01d      	b.n	800b4ec <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800b4b0:	6839      	ldr	r1, [r7, #0]
 800b4b2:	6878      	ldr	r0, [r7, #4]
 800b4b4:	f000 fb7e 	bl	800bbb4 <USBD_SetConfig>
          break;
 800b4b8:	e018      	b.n	800b4ec <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b4ba:	6839      	ldr	r1, [r7, #0]
 800b4bc:	6878      	ldr	r0, [r7, #4]
 800b4be:	f000 fc07 	bl	800bcd0 <USBD_GetConfig>
          break;
 800b4c2:	e013      	b.n	800b4ec <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b4c4:	6839      	ldr	r1, [r7, #0]
 800b4c6:	6878      	ldr	r0, [r7, #4]
 800b4c8:	f000 fc37 	bl	800bd3a <USBD_GetStatus>
          break;
 800b4cc:	e00e      	b.n	800b4ec <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b4ce:	6839      	ldr	r1, [r7, #0]
 800b4d0:	6878      	ldr	r0, [r7, #4]
 800b4d2:	f000 fc65 	bl	800bda0 <USBD_SetFeature>
          break;
 800b4d6:	e009      	b.n	800b4ec <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b4d8:	6839      	ldr	r1, [r7, #0]
 800b4da:	6878      	ldr	r0, [r7, #4]
 800b4dc:	f000 fc74 	bl	800bdc8 <USBD_ClrFeature>
          break;
 800b4e0:	e004      	b.n	800b4ec <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800b4e2:	6839      	ldr	r1, [r7, #0]
 800b4e4:	6878      	ldr	r0, [r7, #4]
 800b4e6:	f000 fccc 	bl	800be82 <USBD_CtlError>
          break;
 800b4ea:	bf00      	nop
      }
      break;
 800b4ec:	e004      	b.n	800b4f8 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800b4ee:	6839      	ldr	r1, [r7, #0]
 800b4f0:	6878      	ldr	r0, [r7, #4]
 800b4f2:	f000 fcc6 	bl	800be82 <USBD_CtlError>
      break;
 800b4f6:	bf00      	nop
  }

  return ret;
 800b4f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4fa:	4618      	mov	r0, r3
 800b4fc:	3710      	adds	r7, #16
 800b4fe:	46bd      	mov	sp, r7
 800b500:	bd80      	pop	{r7, pc}
 800b502:	bf00      	nop

0800b504 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b084      	sub	sp, #16
 800b508:	af00      	add	r7, sp, #0
 800b50a:	6078      	str	r0, [r7, #4]
 800b50c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b50e:	2300      	movs	r3, #0
 800b510:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b512:	683b      	ldr	r3, [r7, #0]
 800b514:	781b      	ldrb	r3, [r3, #0]
 800b516:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b51a:	2b40      	cmp	r3, #64	; 0x40
 800b51c:	d005      	beq.n	800b52a <USBD_StdItfReq+0x26>
 800b51e:	2b40      	cmp	r3, #64	; 0x40
 800b520:	d82e      	bhi.n	800b580 <USBD_StdItfReq+0x7c>
 800b522:	2b00      	cmp	r3, #0
 800b524:	d001      	beq.n	800b52a <USBD_StdItfReq+0x26>
 800b526:	2b20      	cmp	r3, #32
 800b528:	d12a      	bne.n	800b580 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b530:	3b01      	subs	r3, #1
 800b532:	2b02      	cmp	r3, #2
 800b534:	d81d      	bhi.n	800b572 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b536:	683b      	ldr	r3, [r7, #0]
 800b538:	889b      	ldrh	r3, [r3, #4]
 800b53a:	b2db      	uxtb	r3, r3
 800b53c:	2b01      	cmp	r3, #1
 800b53e:	d813      	bhi.n	800b568 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b546:	689b      	ldr	r3, [r3, #8]
 800b548:	6839      	ldr	r1, [r7, #0]
 800b54a:	6878      	ldr	r0, [r7, #4]
 800b54c:	4798      	blx	r3
 800b54e:	4603      	mov	r3, r0
 800b550:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	88db      	ldrh	r3, [r3, #6]
 800b556:	2b00      	cmp	r3, #0
 800b558:	d110      	bne.n	800b57c <USBD_StdItfReq+0x78>
 800b55a:	7bfb      	ldrb	r3, [r7, #15]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d10d      	bne.n	800b57c <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800b560:	6878      	ldr	r0, [r7, #4]
 800b562:	f000 fd56 	bl	800c012 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b566:	e009      	b.n	800b57c <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800b568:	6839      	ldr	r1, [r7, #0]
 800b56a:	6878      	ldr	r0, [r7, #4]
 800b56c:	f000 fc89 	bl	800be82 <USBD_CtlError>
          break;
 800b570:	e004      	b.n	800b57c <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800b572:	6839      	ldr	r1, [r7, #0]
 800b574:	6878      	ldr	r0, [r7, #4]
 800b576:	f000 fc84 	bl	800be82 <USBD_CtlError>
          break;
 800b57a:	e000      	b.n	800b57e <USBD_StdItfReq+0x7a>
          break;
 800b57c:	bf00      	nop
      }
      break;
 800b57e:	e004      	b.n	800b58a <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800b580:	6839      	ldr	r1, [r7, #0]
 800b582:	6878      	ldr	r0, [r7, #4]
 800b584:	f000 fc7d 	bl	800be82 <USBD_CtlError>
      break;
 800b588:	bf00      	nop
  }

  return USBD_OK;
 800b58a:	2300      	movs	r3, #0
}
 800b58c:	4618      	mov	r0, r3
 800b58e:	3710      	adds	r7, #16
 800b590:	46bd      	mov	sp, r7
 800b592:	bd80      	pop	{r7, pc}

0800b594 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800b594:	b580      	push	{r7, lr}
 800b596:	b084      	sub	sp, #16
 800b598:	af00      	add	r7, sp, #0
 800b59a:	6078      	str	r0, [r7, #4]
 800b59c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800b59e:	2300      	movs	r3, #0
 800b5a0:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800b5a2:	683b      	ldr	r3, [r7, #0]
 800b5a4:	889b      	ldrh	r3, [r3, #4]
 800b5a6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b5a8:	683b      	ldr	r3, [r7, #0]
 800b5aa:	781b      	ldrb	r3, [r3, #0]
 800b5ac:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b5b0:	2b40      	cmp	r3, #64	; 0x40
 800b5b2:	d007      	beq.n	800b5c4 <USBD_StdEPReq+0x30>
 800b5b4:	2b40      	cmp	r3, #64	; 0x40
 800b5b6:	f200 8146 	bhi.w	800b846 <USBD_StdEPReq+0x2b2>
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d00a      	beq.n	800b5d4 <USBD_StdEPReq+0x40>
 800b5be:	2b20      	cmp	r3, #32
 800b5c0:	f040 8141 	bne.w	800b846 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b5ca:	689b      	ldr	r3, [r3, #8]
 800b5cc:	6839      	ldr	r1, [r7, #0]
 800b5ce:	6878      	ldr	r0, [r7, #4]
 800b5d0:	4798      	blx	r3
      break;
 800b5d2:	e13d      	b.n	800b850 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800b5d4:	683b      	ldr	r3, [r7, #0]
 800b5d6:	781b      	ldrb	r3, [r3, #0]
 800b5d8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b5dc:	2b20      	cmp	r3, #32
 800b5de:	d10a      	bne.n	800b5f6 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b5e6:	689b      	ldr	r3, [r3, #8]
 800b5e8:	6839      	ldr	r1, [r7, #0]
 800b5ea:	6878      	ldr	r0, [r7, #4]
 800b5ec:	4798      	blx	r3
 800b5ee:	4603      	mov	r3, r0
 800b5f0:	73fb      	strb	r3, [r7, #15]

        return ret;
 800b5f2:	7bfb      	ldrb	r3, [r7, #15]
 800b5f4:	e12d      	b.n	800b852 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800b5f6:	683b      	ldr	r3, [r7, #0]
 800b5f8:	785b      	ldrb	r3, [r3, #1]
 800b5fa:	2b03      	cmp	r3, #3
 800b5fc:	d007      	beq.n	800b60e <USBD_StdEPReq+0x7a>
 800b5fe:	2b03      	cmp	r3, #3
 800b600:	f300 811b 	bgt.w	800b83a <USBD_StdEPReq+0x2a6>
 800b604:	2b00      	cmp	r3, #0
 800b606:	d072      	beq.n	800b6ee <USBD_StdEPReq+0x15a>
 800b608:	2b01      	cmp	r3, #1
 800b60a:	d03a      	beq.n	800b682 <USBD_StdEPReq+0xee>
 800b60c:	e115      	b.n	800b83a <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b614:	2b02      	cmp	r3, #2
 800b616:	d002      	beq.n	800b61e <USBD_StdEPReq+0x8a>
 800b618:	2b03      	cmp	r3, #3
 800b61a:	d015      	beq.n	800b648 <USBD_StdEPReq+0xb4>
 800b61c:	e02b      	b.n	800b676 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b61e:	7bbb      	ldrb	r3, [r7, #14]
 800b620:	2b00      	cmp	r3, #0
 800b622:	d00c      	beq.n	800b63e <USBD_StdEPReq+0xaa>
 800b624:	7bbb      	ldrb	r3, [r7, #14]
 800b626:	2b80      	cmp	r3, #128	; 0x80
 800b628:	d009      	beq.n	800b63e <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800b62a:	7bbb      	ldrb	r3, [r7, #14]
 800b62c:	4619      	mov	r1, r3
 800b62e:	6878      	ldr	r0, [r7, #4]
 800b630:	f001 f88a 	bl	800c748 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800b634:	2180      	movs	r1, #128	; 0x80
 800b636:	6878      	ldr	r0, [r7, #4]
 800b638:	f001 f886 	bl	800c748 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b63c:	e020      	b.n	800b680 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800b63e:	6839      	ldr	r1, [r7, #0]
 800b640:	6878      	ldr	r0, [r7, #4]
 800b642:	f000 fc1e 	bl	800be82 <USBD_CtlError>
              break;
 800b646:	e01b      	b.n	800b680 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b648:	683b      	ldr	r3, [r7, #0]
 800b64a:	885b      	ldrh	r3, [r3, #2]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d10e      	bne.n	800b66e <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800b650:	7bbb      	ldrb	r3, [r7, #14]
 800b652:	2b00      	cmp	r3, #0
 800b654:	d00b      	beq.n	800b66e <USBD_StdEPReq+0xda>
 800b656:	7bbb      	ldrb	r3, [r7, #14]
 800b658:	2b80      	cmp	r3, #128	; 0x80
 800b65a:	d008      	beq.n	800b66e <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b65c:	683b      	ldr	r3, [r7, #0]
 800b65e:	88db      	ldrh	r3, [r3, #6]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d104      	bne.n	800b66e <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800b664:	7bbb      	ldrb	r3, [r7, #14]
 800b666:	4619      	mov	r1, r3
 800b668:	6878      	ldr	r0, [r7, #4]
 800b66a:	f001 f86d 	bl	800c748 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800b66e:	6878      	ldr	r0, [r7, #4]
 800b670:	f000 fccf 	bl	800c012 <USBD_CtlSendStatus>

              break;
 800b674:	e004      	b.n	800b680 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800b676:	6839      	ldr	r1, [r7, #0]
 800b678:	6878      	ldr	r0, [r7, #4]
 800b67a:	f000 fc02 	bl	800be82 <USBD_CtlError>
              break;
 800b67e:	bf00      	nop
          }
          break;
 800b680:	e0e0      	b.n	800b844 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b688:	2b02      	cmp	r3, #2
 800b68a:	d002      	beq.n	800b692 <USBD_StdEPReq+0xfe>
 800b68c:	2b03      	cmp	r3, #3
 800b68e:	d015      	beq.n	800b6bc <USBD_StdEPReq+0x128>
 800b690:	e026      	b.n	800b6e0 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b692:	7bbb      	ldrb	r3, [r7, #14]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d00c      	beq.n	800b6b2 <USBD_StdEPReq+0x11e>
 800b698:	7bbb      	ldrb	r3, [r7, #14]
 800b69a:	2b80      	cmp	r3, #128	; 0x80
 800b69c:	d009      	beq.n	800b6b2 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800b69e:	7bbb      	ldrb	r3, [r7, #14]
 800b6a0:	4619      	mov	r1, r3
 800b6a2:	6878      	ldr	r0, [r7, #4]
 800b6a4:	f001 f850 	bl	800c748 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800b6a8:	2180      	movs	r1, #128	; 0x80
 800b6aa:	6878      	ldr	r0, [r7, #4]
 800b6ac:	f001 f84c 	bl	800c748 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b6b0:	e01c      	b.n	800b6ec <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800b6b2:	6839      	ldr	r1, [r7, #0]
 800b6b4:	6878      	ldr	r0, [r7, #4]
 800b6b6:	f000 fbe4 	bl	800be82 <USBD_CtlError>
              break;
 800b6ba:	e017      	b.n	800b6ec <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b6bc:	683b      	ldr	r3, [r7, #0]
 800b6be:	885b      	ldrh	r3, [r3, #2]
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d112      	bne.n	800b6ea <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b6c4:	7bbb      	ldrb	r3, [r7, #14]
 800b6c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d004      	beq.n	800b6d8 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800b6ce:	7bbb      	ldrb	r3, [r7, #14]
 800b6d0:	4619      	mov	r1, r3
 800b6d2:	6878      	ldr	r0, [r7, #4]
 800b6d4:	f001 f857 	bl	800c786 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800b6d8:	6878      	ldr	r0, [r7, #4]
 800b6da:	f000 fc9a 	bl	800c012 <USBD_CtlSendStatus>
              }
              break;
 800b6de:	e004      	b.n	800b6ea <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800b6e0:	6839      	ldr	r1, [r7, #0]
 800b6e2:	6878      	ldr	r0, [r7, #4]
 800b6e4:	f000 fbcd 	bl	800be82 <USBD_CtlError>
              break;
 800b6e8:	e000      	b.n	800b6ec <USBD_StdEPReq+0x158>
              break;
 800b6ea:	bf00      	nop
          }
          break;
 800b6ec:	e0aa      	b.n	800b844 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b6f4:	2b02      	cmp	r3, #2
 800b6f6:	d002      	beq.n	800b6fe <USBD_StdEPReq+0x16a>
 800b6f8:	2b03      	cmp	r3, #3
 800b6fa:	d032      	beq.n	800b762 <USBD_StdEPReq+0x1ce>
 800b6fc:	e097      	b.n	800b82e <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b6fe:	7bbb      	ldrb	r3, [r7, #14]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d007      	beq.n	800b714 <USBD_StdEPReq+0x180>
 800b704:	7bbb      	ldrb	r3, [r7, #14]
 800b706:	2b80      	cmp	r3, #128	; 0x80
 800b708:	d004      	beq.n	800b714 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800b70a:	6839      	ldr	r1, [r7, #0]
 800b70c:	6878      	ldr	r0, [r7, #4]
 800b70e:	f000 fbb8 	bl	800be82 <USBD_CtlError>
                break;
 800b712:	e091      	b.n	800b838 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b714:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	da0b      	bge.n	800b734 <USBD_StdEPReq+0x1a0>
 800b71c:	7bbb      	ldrb	r3, [r7, #14]
 800b71e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b722:	4613      	mov	r3, r2
 800b724:	009b      	lsls	r3, r3, #2
 800b726:	4413      	add	r3, r2
 800b728:	009b      	lsls	r3, r3, #2
 800b72a:	3310      	adds	r3, #16
 800b72c:	687a      	ldr	r2, [r7, #4]
 800b72e:	4413      	add	r3, r2
 800b730:	3304      	adds	r3, #4
 800b732:	e00b      	b.n	800b74c <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b734:	7bbb      	ldrb	r3, [r7, #14]
 800b736:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b73a:	4613      	mov	r3, r2
 800b73c:	009b      	lsls	r3, r3, #2
 800b73e:	4413      	add	r3, r2
 800b740:	009b      	lsls	r3, r3, #2
 800b742:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b746:	687a      	ldr	r2, [r7, #4]
 800b748:	4413      	add	r3, r2
 800b74a:	3304      	adds	r3, #4
 800b74c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b74e:	68bb      	ldr	r3, [r7, #8]
 800b750:	2200      	movs	r2, #0
 800b752:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800b754:	68bb      	ldr	r3, [r7, #8]
 800b756:	2202      	movs	r2, #2
 800b758:	4619      	mov	r1, r3
 800b75a:	6878      	ldr	r0, [r7, #4]
 800b75c:	f000 fbfb 	bl	800bf56 <USBD_CtlSendData>
              break;
 800b760:	e06a      	b.n	800b838 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b762:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b766:	2b00      	cmp	r3, #0
 800b768:	da11      	bge.n	800b78e <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b76a:	7bbb      	ldrb	r3, [r7, #14]
 800b76c:	f003 020f 	and.w	r2, r3, #15
 800b770:	6879      	ldr	r1, [r7, #4]
 800b772:	4613      	mov	r3, r2
 800b774:	009b      	lsls	r3, r3, #2
 800b776:	4413      	add	r3, r2
 800b778:	009b      	lsls	r3, r3, #2
 800b77a:	440b      	add	r3, r1
 800b77c:	3318      	adds	r3, #24
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	2b00      	cmp	r3, #0
 800b782:	d117      	bne.n	800b7b4 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800b784:	6839      	ldr	r1, [r7, #0]
 800b786:	6878      	ldr	r0, [r7, #4]
 800b788:	f000 fb7b 	bl	800be82 <USBD_CtlError>
                  break;
 800b78c:	e054      	b.n	800b838 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b78e:	7bbb      	ldrb	r3, [r7, #14]
 800b790:	f003 020f 	and.w	r2, r3, #15
 800b794:	6879      	ldr	r1, [r7, #4]
 800b796:	4613      	mov	r3, r2
 800b798:	009b      	lsls	r3, r3, #2
 800b79a:	4413      	add	r3, r2
 800b79c:	009b      	lsls	r3, r3, #2
 800b79e:	440b      	add	r3, r1
 800b7a0:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d104      	bne.n	800b7b4 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800b7aa:	6839      	ldr	r1, [r7, #0]
 800b7ac:	6878      	ldr	r0, [r7, #4]
 800b7ae:	f000 fb68 	bl	800be82 <USBD_CtlError>
                  break;
 800b7b2:	e041      	b.n	800b838 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b7b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	da0b      	bge.n	800b7d4 <USBD_StdEPReq+0x240>
 800b7bc:	7bbb      	ldrb	r3, [r7, #14]
 800b7be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b7c2:	4613      	mov	r3, r2
 800b7c4:	009b      	lsls	r3, r3, #2
 800b7c6:	4413      	add	r3, r2
 800b7c8:	009b      	lsls	r3, r3, #2
 800b7ca:	3310      	adds	r3, #16
 800b7cc:	687a      	ldr	r2, [r7, #4]
 800b7ce:	4413      	add	r3, r2
 800b7d0:	3304      	adds	r3, #4
 800b7d2:	e00b      	b.n	800b7ec <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b7d4:	7bbb      	ldrb	r3, [r7, #14]
 800b7d6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b7da:	4613      	mov	r3, r2
 800b7dc:	009b      	lsls	r3, r3, #2
 800b7de:	4413      	add	r3, r2
 800b7e0:	009b      	lsls	r3, r3, #2
 800b7e2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b7e6:	687a      	ldr	r2, [r7, #4]
 800b7e8:	4413      	add	r3, r2
 800b7ea:	3304      	adds	r3, #4
 800b7ec:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b7ee:	7bbb      	ldrb	r3, [r7, #14]
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d002      	beq.n	800b7fa <USBD_StdEPReq+0x266>
 800b7f4:	7bbb      	ldrb	r3, [r7, #14]
 800b7f6:	2b80      	cmp	r3, #128	; 0x80
 800b7f8:	d103      	bne.n	800b802 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800b7fa:	68bb      	ldr	r3, [r7, #8]
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	601a      	str	r2, [r3, #0]
 800b800:	e00e      	b.n	800b820 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800b802:	7bbb      	ldrb	r3, [r7, #14]
 800b804:	4619      	mov	r1, r3
 800b806:	6878      	ldr	r0, [r7, #4]
 800b808:	f000 ffdc 	bl	800c7c4 <USBD_LL_IsStallEP>
 800b80c:	4603      	mov	r3, r0
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d003      	beq.n	800b81a <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800b812:	68bb      	ldr	r3, [r7, #8]
 800b814:	2201      	movs	r2, #1
 800b816:	601a      	str	r2, [r3, #0]
 800b818:	e002      	b.n	800b820 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800b81a:	68bb      	ldr	r3, [r7, #8]
 800b81c:	2200      	movs	r2, #0
 800b81e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800b820:	68bb      	ldr	r3, [r7, #8]
 800b822:	2202      	movs	r2, #2
 800b824:	4619      	mov	r1, r3
 800b826:	6878      	ldr	r0, [r7, #4]
 800b828:	f000 fb95 	bl	800bf56 <USBD_CtlSendData>
              break;
 800b82c:	e004      	b.n	800b838 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800b82e:	6839      	ldr	r1, [r7, #0]
 800b830:	6878      	ldr	r0, [r7, #4]
 800b832:	f000 fb26 	bl	800be82 <USBD_CtlError>
              break;
 800b836:	bf00      	nop
          }
          break;
 800b838:	e004      	b.n	800b844 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800b83a:	6839      	ldr	r1, [r7, #0]
 800b83c:	6878      	ldr	r0, [r7, #4]
 800b83e:	f000 fb20 	bl	800be82 <USBD_CtlError>
          break;
 800b842:	bf00      	nop
      }
      break;
 800b844:	e004      	b.n	800b850 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800b846:	6839      	ldr	r1, [r7, #0]
 800b848:	6878      	ldr	r0, [r7, #4]
 800b84a:	f000 fb1a 	bl	800be82 <USBD_CtlError>
      break;
 800b84e:	bf00      	nop
  }

  return ret;
 800b850:	7bfb      	ldrb	r3, [r7, #15]
}
 800b852:	4618      	mov	r0, r3
 800b854:	3710      	adds	r7, #16
 800b856:	46bd      	mov	sp, r7
 800b858:	bd80      	pop	{r7, pc}
	...

0800b85c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800b85c:	b580      	push	{r7, lr}
 800b85e:	b084      	sub	sp, #16
 800b860:	af00      	add	r7, sp, #0
 800b862:	6078      	str	r0, [r7, #4]
 800b864:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b866:	2300      	movs	r3, #0
 800b868:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b86a:	2300      	movs	r3, #0
 800b86c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b86e:	2300      	movs	r3, #0
 800b870:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b872:	683b      	ldr	r3, [r7, #0]
 800b874:	885b      	ldrh	r3, [r3, #2]
 800b876:	0a1b      	lsrs	r3, r3, #8
 800b878:	b29b      	uxth	r3, r3
 800b87a:	3b01      	subs	r3, #1
 800b87c:	2b06      	cmp	r3, #6
 800b87e:	f200 8128 	bhi.w	800bad2 <USBD_GetDescriptor+0x276>
 800b882:	a201      	add	r2, pc, #4	; (adr r2, 800b888 <USBD_GetDescriptor+0x2c>)
 800b884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b888:	0800b8a5 	.word	0x0800b8a5
 800b88c:	0800b8bd 	.word	0x0800b8bd
 800b890:	0800b8fd 	.word	0x0800b8fd
 800b894:	0800bad3 	.word	0x0800bad3
 800b898:	0800bad3 	.word	0x0800bad3
 800b89c:	0800ba73 	.word	0x0800ba73
 800b8a0:	0800ba9f 	.word	0x0800ba9f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	687a      	ldr	r2, [r7, #4]
 800b8ae:	7c12      	ldrb	r2, [r2, #16]
 800b8b0:	f107 0108 	add.w	r1, r7, #8
 800b8b4:	4610      	mov	r0, r2
 800b8b6:	4798      	blx	r3
 800b8b8:	60f8      	str	r0, [r7, #12]
      break;
 800b8ba:	e112      	b.n	800bae2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	7c1b      	ldrb	r3, [r3, #16]
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d10d      	bne.n	800b8e0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b8ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8cc:	f107 0208 	add.w	r2, r7, #8
 800b8d0:	4610      	mov	r0, r2
 800b8d2:	4798      	blx	r3
 800b8d4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	3301      	adds	r3, #1
 800b8da:	2202      	movs	r2, #2
 800b8dc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b8de:	e100      	b.n	800bae2 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b8e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8e8:	f107 0208 	add.w	r2, r7, #8
 800b8ec:	4610      	mov	r0, r2
 800b8ee:	4798      	blx	r3
 800b8f0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	3301      	adds	r3, #1
 800b8f6:	2202      	movs	r2, #2
 800b8f8:	701a      	strb	r2, [r3, #0]
      break;
 800b8fa:	e0f2      	b.n	800bae2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	885b      	ldrh	r3, [r3, #2]
 800b900:	b2db      	uxtb	r3, r3
 800b902:	2b05      	cmp	r3, #5
 800b904:	f200 80ac 	bhi.w	800ba60 <USBD_GetDescriptor+0x204>
 800b908:	a201      	add	r2, pc, #4	; (adr r2, 800b910 <USBD_GetDescriptor+0xb4>)
 800b90a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b90e:	bf00      	nop
 800b910:	0800b929 	.word	0x0800b929
 800b914:	0800b95d 	.word	0x0800b95d
 800b918:	0800b991 	.word	0x0800b991
 800b91c:	0800b9c5 	.word	0x0800b9c5
 800b920:	0800b9f9 	.word	0x0800b9f9
 800b924:	0800ba2d 	.word	0x0800ba2d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b92e:	685b      	ldr	r3, [r3, #4]
 800b930:	2b00      	cmp	r3, #0
 800b932:	d00b      	beq.n	800b94c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b93a:	685b      	ldr	r3, [r3, #4]
 800b93c:	687a      	ldr	r2, [r7, #4]
 800b93e:	7c12      	ldrb	r2, [r2, #16]
 800b940:	f107 0108 	add.w	r1, r7, #8
 800b944:	4610      	mov	r0, r2
 800b946:	4798      	blx	r3
 800b948:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b94a:	e091      	b.n	800ba70 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b94c:	6839      	ldr	r1, [r7, #0]
 800b94e:	6878      	ldr	r0, [r7, #4]
 800b950:	f000 fa97 	bl	800be82 <USBD_CtlError>
            err++;
 800b954:	7afb      	ldrb	r3, [r7, #11]
 800b956:	3301      	adds	r3, #1
 800b958:	72fb      	strb	r3, [r7, #11]
          break;
 800b95a:	e089      	b.n	800ba70 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b962:	689b      	ldr	r3, [r3, #8]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d00b      	beq.n	800b980 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b96e:	689b      	ldr	r3, [r3, #8]
 800b970:	687a      	ldr	r2, [r7, #4]
 800b972:	7c12      	ldrb	r2, [r2, #16]
 800b974:	f107 0108 	add.w	r1, r7, #8
 800b978:	4610      	mov	r0, r2
 800b97a:	4798      	blx	r3
 800b97c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b97e:	e077      	b.n	800ba70 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b980:	6839      	ldr	r1, [r7, #0]
 800b982:	6878      	ldr	r0, [r7, #4]
 800b984:	f000 fa7d 	bl	800be82 <USBD_CtlError>
            err++;
 800b988:	7afb      	ldrb	r3, [r7, #11]
 800b98a:	3301      	adds	r3, #1
 800b98c:	72fb      	strb	r3, [r7, #11]
          break;
 800b98e:	e06f      	b.n	800ba70 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b996:	68db      	ldr	r3, [r3, #12]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d00b      	beq.n	800b9b4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b9a2:	68db      	ldr	r3, [r3, #12]
 800b9a4:	687a      	ldr	r2, [r7, #4]
 800b9a6:	7c12      	ldrb	r2, [r2, #16]
 800b9a8:	f107 0108 	add.w	r1, r7, #8
 800b9ac:	4610      	mov	r0, r2
 800b9ae:	4798      	blx	r3
 800b9b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b9b2:	e05d      	b.n	800ba70 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b9b4:	6839      	ldr	r1, [r7, #0]
 800b9b6:	6878      	ldr	r0, [r7, #4]
 800b9b8:	f000 fa63 	bl	800be82 <USBD_CtlError>
            err++;
 800b9bc:	7afb      	ldrb	r3, [r7, #11]
 800b9be:	3301      	adds	r3, #1
 800b9c0:	72fb      	strb	r3, [r7, #11]
          break;
 800b9c2:	e055      	b.n	800ba70 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b9ca:	691b      	ldr	r3, [r3, #16]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d00b      	beq.n	800b9e8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b9d6:	691b      	ldr	r3, [r3, #16]
 800b9d8:	687a      	ldr	r2, [r7, #4]
 800b9da:	7c12      	ldrb	r2, [r2, #16]
 800b9dc:	f107 0108 	add.w	r1, r7, #8
 800b9e0:	4610      	mov	r0, r2
 800b9e2:	4798      	blx	r3
 800b9e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b9e6:	e043      	b.n	800ba70 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b9e8:	6839      	ldr	r1, [r7, #0]
 800b9ea:	6878      	ldr	r0, [r7, #4]
 800b9ec:	f000 fa49 	bl	800be82 <USBD_CtlError>
            err++;
 800b9f0:	7afb      	ldrb	r3, [r7, #11]
 800b9f2:	3301      	adds	r3, #1
 800b9f4:	72fb      	strb	r3, [r7, #11]
          break;
 800b9f6:	e03b      	b.n	800ba70 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b9fe:	695b      	ldr	r3, [r3, #20]
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d00b      	beq.n	800ba1c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ba0a:	695b      	ldr	r3, [r3, #20]
 800ba0c:	687a      	ldr	r2, [r7, #4]
 800ba0e:	7c12      	ldrb	r2, [r2, #16]
 800ba10:	f107 0108 	add.w	r1, r7, #8
 800ba14:	4610      	mov	r0, r2
 800ba16:	4798      	blx	r3
 800ba18:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ba1a:	e029      	b.n	800ba70 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ba1c:	6839      	ldr	r1, [r7, #0]
 800ba1e:	6878      	ldr	r0, [r7, #4]
 800ba20:	f000 fa2f 	bl	800be82 <USBD_CtlError>
            err++;
 800ba24:	7afb      	ldrb	r3, [r7, #11]
 800ba26:	3301      	adds	r3, #1
 800ba28:	72fb      	strb	r3, [r7, #11]
          break;
 800ba2a:	e021      	b.n	800ba70 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ba32:	699b      	ldr	r3, [r3, #24]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d00b      	beq.n	800ba50 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ba3e:	699b      	ldr	r3, [r3, #24]
 800ba40:	687a      	ldr	r2, [r7, #4]
 800ba42:	7c12      	ldrb	r2, [r2, #16]
 800ba44:	f107 0108 	add.w	r1, r7, #8
 800ba48:	4610      	mov	r0, r2
 800ba4a:	4798      	blx	r3
 800ba4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ba4e:	e00f      	b.n	800ba70 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ba50:	6839      	ldr	r1, [r7, #0]
 800ba52:	6878      	ldr	r0, [r7, #4]
 800ba54:	f000 fa15 	bl	800be82 <USBD_CtlError>
            err++;
 800ba58:	7afb      	ldrb	r3, [r7, #11]
 800ba5a:	3301      	adds	r3, #1
 800ba5c:	72fb      	strb	r3, [r7, #11]
          break;
 800ba5e:	e007      	b.n	800ba70 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800ba60:	6839      	ldr	r1, [r7, #0]
 800ba62:	6878      	ldr	r0, [r7, #4]
 800ba64:	f000 fa0d 	bl	800be82 <USBD_CtlError>
          err++;
 800ba68:	7afb      	ldrb	r3, [r7, #11]
 800ba6a:	3301      	adds	r3, #1
 800ba6c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800ba6e:	e038      	b.n	800bae2 <USBD_GetDescriptor+0x286>
 800ba70:	e037      	b.n	800bae2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	7c1b      	ldrb	r3, [r3, #16]
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d109      	bne.n	800ba8e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ba80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba82:	f107 0208 	add.w	r2, r7, #8
 800ba86:	4610      	mov	r0, r2
 800ba88:	4798      	blx	r3
 800ba8a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ba8c:	e029      	b.n	800bae2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ba8e:	6839      	ldr	r1, [r7, #0]
 800ba90:	6878      	ldr	r0, [r7, #4]
 800ba92:	f000 f9f6 	bl	800be82 <USBD_CtlError>
        err++;
 800ba96:	7afb      	ldrb	r3, [r7, #11]
 800ba98:	3301      	adds	r3, #1
 800ba9a:	72fb      	strb	r3, [r7, #11]
      break;
 800ba9c:	e021      	b.n	800bae2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	7c1b      	ldrb	r3, [r3, #16]
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d10d      	bne.n	800bac2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800baac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800baae:	f107 0208 	add.w	r2, r7, #8
 800bab2:	4610      	mov	r0, r2
 800bab4:	4798      	blx	r3
 800bab6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	3301      	adds	r3, #1
 800babc:	2207      	movs	r2, #7
 800babe:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bac0:	e00f      	b.n	800bae2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bac2:	6839      	ldr	r1, [r7, #0]
 800bac4:	6878      	ldr	r0, [r7, #4]
 800bac6:	f000 f9dc 	bl	800be82 <USBD_CtlError>
        err++;
 800baca:	7afb      	ldrb	r3, [r7, #11]
 800bacc:	3301      	adds	r3, #1
 800bace:	72fb      	strb	r3, [r7, #11]
      break;
 800bad0:	e007      	b.n	800bae2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800bad2:	6839      	ldr	r1, [r7, #0]
 800bad4:	6878      	ldr	r0, [r7, #4]
 800bad6:	f000 f9d4 	bl	800be82 <USBD_CtlError>
      err++;
 800bada:	7afb      	ldrb	r3, [r7, #11]
 800badc:	3301      	adds	r3, #1
 800bade:	72fb      	strb	r3, [r7, #11]
      break;
 800bae0:	bf00      	nop
  }

  if (err != 0U)
 800bae2:	7afb      	ldrb	r3, [r7, #11]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d11c      	bne.n	800bb22 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800bae8:	893b      	ldrh	r3, [r7, #8]
 800baea:	2b00      	cmp	r3, #0
 800baec:	d011      	beq.n	800bb12 <USBD_GetDescriptor+0x2b6>
 800baee:	683b      	ldr	r3, [r7, #0]
 800baf0:	88db      	ldrh	r3, [r3, #6]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d00d      	beq.n	800bb12 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800baf6:	683b      	ldr	r3, [r7, #0]
 800baf8:	88da      	ldrh	r2, [r3, #6]
 800bafa:	893b      	ldrh	r3, [r7, #8]
 800bafc:	4293      	cmp	r3, r2
 800bafe:	bf28      	it	cs
 800bb00:	4613      	movcs	r3, r2
 800bb02:	b29b      	uxth	r3, r3
 800bb04:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800bb06:	893b      	ldrh	r3, [r7, #8]
 800bb08:	461a      	mov	r2, r3
 800bb0a:	68f9      	ldr	r1, [r7, #12]
 800bb0c:	6878      	ldr	r0, [r7, #4]
 800bb0e:	f000 fa22 	bl	800bf56 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800bb12:	683b      	ldr	r3, [r7, #0]
 800bb14:	88db      	ldrh	r3, [r3, #6]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d104      	bne.n	800bb24 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800bb1a:	6878      	ldr	r0, [r7, #4]
 800bb1c:	f000 fa79 	bl	800c012 <USBD_CtlSendStatus>
 800bb20:	e000      	b.n	800bb24 <USBD_GetDescriptor+0x2c8>
    return;
 800bb22:	bf00      	nop
    }
  }
}
 800bb24:	3710      	adds	r7, #16
 800bb26:	46bd      	mov	sp, r7
 800bb28:	bd80      	pop	{r7, pc}
 800bb2a:	bf00      	nop

0800bb2c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	b084      	sub	sp, #16
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]
 800bb34:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	889b      	ldrh	r3, [r3, #4]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d130      	bne.n	800bba0 <USBD_SetAddress+0x74>
 800bb3e:	683b      	ldr	r3, [r7, #0]
 800bb40:	88db      	ldrh	r3, [r3, #6]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d12c      	bne.n	800bba0 <USBD_SetAddress+0x74>
 800bb46:	683b      	ldr	r3, [r7, #0]
 800bb48:	885b      	ldrh	r3, [r3, #2]
 800bb4a:	2b7f      	cmp	r3, #127	; 0x7f
 800bb4c:	d828      	bhi.n	800bba0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bb4e:	683b      	ldr	r3, [r7, #0]
 800bb50:	885b      	ldrh	r3, [r3, #2]
 800bb52:	b2db      	uxtb	r3, r3
 800bb54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bb58:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bb60:	2b03      	cmp	r3, #3
 800bb62:	d104      	bne.n	800bb6e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800bb64:	6839      	ldr	r1, [r7, #0]
 800bb66:	6878      	ldr	r0, [r7, #4]
 800bb68:	f000 f98b 	bl	800be82 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb6c:	e01d      	b.n	800bbaa <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	7bfa      	ldrb	r2, [r7, #15]
 800bb72:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800bb76:	7bfb      	ldrb	r3, [r7, #15]
 800bb78:	4619      	mov	r1, r3
 800bb7a:	6878      	ldr	r0, [r7, #4]
 800bb7c:	f000 fe4e 	bl	800c81c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800bb80:	6878      	ldr	r0, [r7, #4]
 800bb82:	f000 fa46 	bl	800c012 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800bb86:	7bfb      	ldrb	r3, [r7, #15]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d004      	beq.n	800bb96 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	2202      	movs	r2, #2
 800bb90:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb94:	e009      	b.n	800bbaa <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	2201      	movs	r2, #1
 800bb9a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb9e:	e004      	b.n	800bbaa <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800bba0:	6839      	ldr	r1, [r7, #0]
 800bba2:	6878      	ldr	r0, [r7, #4]
 800bba4:	f000 f96d 	bl	800be82 <USBD_CtlError>
  }
}
 800bba8:	bf00      	nop
 800bbaa:	bf00      	nop
 800bbac:	3710      	adds	r7, #16
 800bbae:	46bd      	mov	sp, r7
 800bbb0:	bd80      	pop	{r7, pc}
	...

0800bbb4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	b082      	sub	sp, #8
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	6078      	str	r0, [r7, #4]
 800bbbc:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800bbbe:	683b      	ldr	r3, [r7, #0]
 800bbc0:	885b      	ldrh	r3, [r3, #2]
 800bbc2:	b2da      	uxtb	r2, r3
 800bbc4:	4b41      	ldr	r3, [pc, #260]	; (800bccc <USBD_SetConfig+0x118>)
 800bbc6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bbc8:	4b40      	ldr	r3, [pc, #256]	; (800bccc <USBD_SetConfig+0x118>)
 800bbca:	781b      	ldrb	r3, [r3, #0]
 800bbcc:	2b01      	cmp	r3, #1
 800bbce:	d904      	bls.n	800bbda <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800bbd0:	6839      	ldr	r1, [r7, #0]
 800bbd2:	6878      	ldr	r0, [r7, #4]
 800bbd4:	f000 f955 	bl	800be82 <USBD_CtlError>
 800bbd8:	e075      	b.n	800bcc6 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bbe0:	2b02      	cmp	r3, #2
 800bbe2:	d002      	beq.n	800bbea <USBD_SetConfig+0x36>
 800bbe4:	2b03      	cmp	r3, #3
 800bbe6:	d023      	beq.n	800bc30 <USBD_SetConfig+0x7c>
 800bbe8:	e062      	b.n	800bcb0 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800bbea:	4b38      	ldr	r3, [pc, #224]	; (800bccc <USBD_SetConfig+0x118>)
 800bbec:	781b      	ldrb	r3, [r3, #0]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d01a      	beq.n	800bc28 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800bbf2:	4b36      	ldr	r3, [pc, #216]	; (800bccc <USBD_SetConfig+0x118>)
 800bbf4:	781b      	ldrb	r3, [r3, #0]
 800bbf6:	461a      	mov	r2, r3
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	2203      	movs	r2, #3
 800bc00:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800bc04:	4b31      	ldr	r3, [pc, #196]	; (800bccc <USBD_SetConfig+0x118>)
 800bc06:	781b      	ldrb	r3, [r3, #0]
 800bc08:	4619      	mov	r1, r3
 800bc0a:	6878      	ldr	r0, [r7, #4]
 800bc0c:	f7ff f9e7 	bl	800afde <USBD_SetClassConfig>
 800bc10:	4603      	mov	r3, r0
 800bc12:	2b02      	cmp	r3, #2
 800bc14:	d104      	bne.n	800bc20 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800bc16:	6839      	ldr	r1, [r7, #0]
 800bc18:	6878      	ldr	r0, [r7, #4]
 800bc1a:	f000 f932 	bl	800be82 <USBD_CtlError>
            return;
 800bc1e:	e052      	b.n	800bcc6 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800bc20:	6878      	ldr	r0, [r7, #4]
 800bc22:	f000 f9f6 	bl	800c012 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800bc26:	e04e      	b.n	800bcc6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800bc28:	6878      	ldr	r0, [r7, #4]
 800bc2a:	f000 f9f2 	bl	800c012 <USBD_CtlSendStatus>
        break;
 800bc2e:	e04a      	b.n	800bcc6 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800bc30:	4b26      	ldr	r3, [pc, #152]	; (800bccc <USBD_SetConfig+0x118>)
 800bc32:	781b      	ldrb	r3, [r3, #0]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d112      	bne.n	800bc5e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	2202      	movs	r2, #2
 800bc3c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800bc40:	4b22      	ldr	r3, [pc, #136]	; (800bccc <USBD_SetConfig+0x118>)
 800bc42:	781b      	ldrb	r3, [r3, #0]
 800bc44:	461a      	mov	r2, r3
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800bc4a:	4b20      	ldr	r3, [pc, #128]	; (800bccc <USBD_SetConfig+0x118>)
 800bc4c:	781b      	ldrb	r3, [r3, #0]
 800bc4e:	4619      	mov	r1, r3
 800bc50:	6878      	ldr	r0, [r7, #4]
 800bc52:	f7ff f9e3 	bl	800b01c <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800bc56:	6878      	ldr	r0, [r7, #4]
 800bc58:	f000 f9db 	bl	800c012 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800bc5c:	e033      	b.n	800bcc6 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800bc5e:	4b1b      	ldr	r3, [pc, #108]	; (800bccc <USBD_SetConfig+0x118>)
 800bc60:	781b      	ldrb	r3, [r3, #0]
 800bc62:	461a      	mov	r2, r3
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	685b      	ldr	r3, [r3, #4]
 800bc68:	429a      	cmp	r2, r3
 800bc6a:	d01d      	beq.n	800bca8 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	685b      	ldr	r3, [r3, #4]
 800bc70:	b2db      	uxtb	r3, r3
 800bc72:	4619      	mov	r1, r3
 800bc74:	6878      	ldr	r0, [r7, #4]
 800bc76:	f7ff f9d1 	bl	800b01c <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800bc7a:	4b14      	ldr	r3, [pc, #80]	; (800bccc <USBD_SetConfig+0x118>)
 800bc7c:	781b      	ldrb	r3, [r3, #0]
 800bc7e:	461a      	mov	r2, r3
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800bc84:	4b11      	ldr	r3, [pc, #68]	; (800bccc <USBD_SetConfig+0x118>)
 800bc86:	781b      	ldrb	r3, [r3, #0]
 800bc88:	4619      	mov	r1, r3
 800bc8a:	6878      	ldr	r0, [r7, #4]
 800bc8c:	f7ff f9a7 	bl	800afde <USBD_SetClassConfig>
 800bc90:	4603      	mov	r3, r0
 800bc92:	2b02      	cmp	r3, #2
 800bc94:	d104      	bne.n	800bca0 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800bc96:	6839      	ldr	r1, [r7, #0]
 800bc98:	6878      	ldr	r0, [r7, #4]
 800bc9a:	f000 f8f2 	bl	800be82 <USBD_CtlError>
            return;
 800bc9e:	e012      	b.n	800bcc6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800bca0:	6878      	ldr	r0, [r7, #4]
 800bca2:	f000 f9b6 	bl	800c012 <USBD_CtlSendStatus>
        break;
 800bca6:	e00e      	b.n	800bcc6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800bca8:	6878      	ldr	r0, [r7, #4]
 800bcaa:	f000 f9b2 	bl	800c012 <USBD_CtlSendStatus>
        break;
 800bcae:	e00a      	b.n	800bcc6 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800bcb0:	6839      	ldr	r1, [r7, #0]
 800bcb2:	6878      	ldr	r0, [r7, #4]
 800bcb4:	f000 f8e5 	bl	800be82 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800bcb8:	4b04      	ldr	r3, [pc, #16]	; (800bccc <USBD_SetConfig+0x118>)
 800bcba:	781b      	ldrb	r3, [r3, #0]
 800bcbc:	4619      	mov	r1, r3
 800bcbe:	6878      	ldr	r0, [r7, #4]
 800bcc0:	f7ff f9ac 	bl	800b01c <USBD_ClrClassConfig>
        break;
 800bcc4:	bf00      	nop
    }
  }
}
 800bcc6:	3708      	adds	r7, #8
 800bcc8:	46bd      	mov	sp, r7
 800bcca:	bd80      	pop	{r7, pc}
 800bccc:	200004d8 	.word	0x200004d8

0800bcd0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bcd0:	b580      	push	{r7, lr}
 800bcd2:	b082      	sub	sp, #8
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	6078      	str	r0, [r7, #4]
 800bcd8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800bcda:	683b      	ldr	r3, [r7, #0]
 800bcdc:	88db      	ldrh	r3, [r3, #6]
 800bcde:	2b01      	cmp	r3, #1
 800bce0:	d004      	beq.n	800bcec <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800bce2:	6839      	ldr	r1, [r7, #0]
 800bce4:	6878      	ldr	r0, [r7, #4]
 800bce6:	f000 f8cc 	bl	800be82 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800bcea:	e022      	b.n	800bd32 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bcf2:	2b02      	cmp	r3, #2
 800bcf4:	dc02      	bgt.n	800bcfc <USBD_GetConfig+0x2c>
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	dc03      	bgt.n	800bd02 <USBD_GetConfig+0x32>
 800bcfa:	e015      	b.n	800bd28 <USBD_GetConfig+0x58>
 800bcfc:	2b03      	cmp	r3, #3
 800bcfe:	d00b      	beq.n	800bd18 <USBD_GetConfig+0x48>
 800bd00:	e012      	b.n	800bd28 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	2200      	movs	r2, #0
 800bd06:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	3308      	adds	r3, #8
 800bd0c:	2201      	movs	r2, #1
 800bd0e:	4619      	mov	r1, r3
 800bd10:	6878      	ldr	r0, [r7, #4]
 800bd12:	f000 f920 	bl	800bf56 <USBD_CtlSendData>
        break;
 800bd16:	e00c      	b.n	800bd32 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	3304      	adds	r3, #4
 800bd1c:	2201      	movs	r2, #1
 800bd1e:	4619      	mov	r1, r3
 800bd20:	6878      	ldr	r0, [r7, #4]
 800bd22:	f000 f918 	bl	800bf56 <USBD_CtlSendData>
        break;
 800bd26:	e004      	b.n	800bd32 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800bd28:	6839      	ldr	r1, [r7, #0]
 800bd2a:	6878      	ldr	r0, [r7, #4]
 800bd2c:	f000 f8a9 	bl	800be82 <USBD_CtlError>
        break;
 800bd30:	bf00      	nop
}
 800bd32:	bf00      	nop
 800bd34:	3708      	adds	r7, #8
 800bd36:	46bd      	mov	sp, r7
 800bd38:	bd80      	pop	{r7, pc}

0800bd3a <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd3a:	b580      	push	{r7, lr}
 800bd3c:	b082      	sub	sp, #8
 800bd3e:	af00      	add	r7, sp, #0
 800bd40:	6078      	str	r0, [r7, #4]
 800bd42:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd4a:	3b01      	subs	r3, #1
 800bd4c:	2b02      	cmp	r3, #2
 800bd4e:	d81e      	bhi.n	800bd8e <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800bd50:	683b      	ldr	r3, [r7, #0]
 800bd52:	88db      	ldrh	r3, [r3, #6]
 800bd54:	2b02      	cmp	r3, #2
 800bd56:	d004      	beq.n	800bd62 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800bd58:	6839      	ldr	r1, [r7, #0]
 800bd5a:	6878      	ldr	r0, [r7, #4]
 800bd5c:	f000 f891 	bl	800be82 <USBD_CtlError>
        break;
 800bd60:	e01a      	b.n	800bd98 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	2201      	movs	r2, #1
 800bd66:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d005      	beq.n	800bd7e <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	68db      	ldr	r3, [r3, #12]
 800bd76:	f043 0202 	orr.w	r2, r3, #2
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	330c      	adds	r3, #12
 800bd82:	2202      	movs	r2, #2
 800bd84:	4619      	mov	r1, r3
 800bd86:	6878      	ldr	r0, [r7, #4]
 800bd88:	f000 f8e5 	bl	800bf56 <USBD_CtlSendData>
      break;
 800bd8c:	e004      	b.n	800bd98 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800bd8e:	6839      	ldr	r1, [r7, #0]
 800bd90:	6878      	ldr	r0, [r7, #4]
 800bd92:	f000 f876 	bl	800be82 <USBD_CtlError>
      break;
 800bd96:	bf00      	nop
  }
}
 800bd98:	bf00      	nop
 800bd9a:	3708      	adds	r7, #8
 800bd9c:	46bd      	mov	sp, r7
 800bd9e:	bd80      	pop	{r7, pc}

0800bda0 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800bda0:	b580      	push	{r7, lr}
 800bda2:	b082      	sub	sp, #8
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	6078      	str	r0, [r7, #4]
 800bda8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	885b      	ldrh	r3, [r3, #2]
 800bdae:	2b01      	cmp	r3, #1
 800bdb0:	d106      	bne.n	800bdc0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	2201      	movs	r2, #1
 800bdb6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800bdba:	6878      	ldr	r0, [r7, #4]
 800bdbc:	f000 f929 	bl	800c012 <USBD_CtlSendStatus>
  }
}
 800bdc0:	bf00      	nop
 800bdc2:	3708      	adds	r7, #8
 800bdc4:	46bd      	mov	sp, r7
 800bdc6:	bd80      	pop	{r7, pc}

0800bdc8 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b082      	sub	sp, #8
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]
 800bdd0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bdd8:	3b01      	subs	r3, #1
 800bdda:	2b02      	cmp	r3, #2
 800bddc:	d80b      	bhi.n	800bdf6 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bdde:	683b      	ldr	r3, [r7, #0]
 800bde0:	885b      	ldrh	r3, [r3, #2]
 800bde2:	2b01      	cmp	r3, #1
 800bde4:	d10c      	bne.n	800be00 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	2200      	movs	r2, #0
 800bdea:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800bdee:	6878      	ldr	r0, [r7, #4]
 800bdf0:	f000 f90f 	bl	800c012 <USBD_CtlSendStatus>
      }
      break;
 800bdf4:	e004      	b.n	800be00 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800bdf6:	6839      	ldr	r1, [r7, #0]
 800bdf8:	6878      	ldr	r0, [r7, #4]
 800bdfa:	f000 f842 	bl	800be82 <USBD_CtlError>
      break;
 800bdfe:	e000      	b.n	800be02 <USBD_ClrFeature+0x3a>
      break;
 800be00:	bf00      	nop
  }
}
 800be02:	bf00      	nop
 800be04:	3708      	adds	r7, #8
 800be06:	46bd      	mov	sp, r7
 800be08:	bd80      	pop	{r7, pc}

0800be0a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800be0a:	b480      	push	{r7}
 800be0c:	b083      	sub	sp, #12
 800be0e:	af00      	add	r7, sp, #0
 800be10:	6078      	str	r0, [r7, #4]
 800be12:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800be14:	683b      	ldr	r3, [r7, #0]
 800be16:	781a      	ldrb	r2, [r3, #0]
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800be1c:	683b      	ldr	r3, [r7, #0]
 800be1e:	785a      	ldrb	r2, [r3, #1]
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800be24:	683b      	ldr	r3, [r7, #0]
 800be26:	3302      	adds	r3, #2
 800be28:	781b      	ldrb	r3, [r3, #0]
 800be2a:	b29a      	uxth	r2, r3
 800be2c:	683b      	ldr	r3, [r7, #0]
 800be2e:	3303      	adds	r3, #3
 800be30:	781b      	ldrb	r3, [r3, #0]
 800be32:	b29b      	uxth	r3, r3
 800be34:	021b      	lsls	r3, r3, #8
 800be36:	b29b      	uxth	r3, r3
 800be38:	4413      	add	r3, r2
 800be3a:	b29a      	uxth	r2, r3
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800be40:	683b      	ldr	r3, [r7, #0]
 800be42:	3304      	adds	r3, #4
 800be44:	781b      	ldrb	r3, [r3, #0]
 800be46:	b29a      	uxth	r2, r3
 800be48:	683b      	ldr	r3, [r7, #0]
 800be4a:	3305      	adds	r3, #5
 800be4c:	781b      	ldrb	r3, [r3, #0]
 800be4e:	b29b      	uxth	r3, r3
 800be50:	021b      	lsls	r3, r3, #8
 800be52:	b29b      	uxth	r3, r3
 800be54:	4413      	add	r3, r2
 800be56:	b29a      	uxth	r2, r3
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800be5c:	683b      	ldr	r3, [r7, #0]
 800be5e:	3306      	adds	r3, #6
 800be60:	781b      	ldrb	r3, [r3, #0]
 800be62:	b29a      	uxth	r2, r3
 800be64:	683b      	ldr	r3, [r7, #0]
 800be66:	3307      	adds	r3, #7
 800be68:	781b      	ldrb	r3, [r3, #0]
 800be6a:	b29b      	uxth	r3, r3
 800be6c:	021b      	lsls	r3, r3, #8
 800be6e:	b29b      	uxth	r3, r3
 800be70:	4413      	add	r3, r2
 800be72:	b29a      	uxth	r2, r3
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	80da      	strh	r2, [r3, #6]

}
 800be78:	bf00      	nop
 800be7a:	370c      	adds	r7, #12
 800be7c:	46bd      	mov	sp, r7
 800be7e:	bc80      	pop	{r7}
 800be80:	4770      	bx	lr

0800be82 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800be82:	b580      	push	{r7, lr}
 800be84:	b082      	sub	sp, #8
 800be86:	af00      	add	r7, sp, #0
 800be88:	6078      	str	r0, [r7, #4]
 800be8a:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800be8c:	2180      	movs	r1, #128	; 0x80
 800be8e:	6878      	ldr	r0, [r7, #4]
 800be90:	f000 fc5a 	bl	800c748 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800be94:	2100      	movs	r1, #0
 800be96:	6878      	ldr	r0, [r7, #4]
 800be98:	f000 fc56 	bl	800c748 <USBD_LL_StallEP>
}
 800be9c:	bf00      	nop
 800be9e:	3708      	adds	r7, #8
 800bea0:	46bd      	mov	sp, r7
 800bea2:	bd80      	pop	{r7, pc}

0800bea4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800bea4:	b580      	push	{r7, lr}
 800bea6:	b086      	sub	sp, #24
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	60f8      	str	r0, [r7, #12]
 800beac:	60b9      	str	r1, [r7, #8]
 800beae:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800beb0:	2300      	movs	r3, #0
 800beb2:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d032      	beq.n	800bf20 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800beba:	68f8      	ldr	r0, [r7, #12]
 800bebc:	f000 f834 	bl	800bf28 <USBD_GetLen>
 800bec0:	4603      	mov	r3, r0
 800bec2:	3301      	adds	r3, #1
 800bec4:	b29b      	uxth	r3, r3
 800bec6:	005b      	lsls	r3, r3, #1
 800bec8:	b29a      	uxth	r2, r3
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800bece:	7dfb      	ldrb	r3, [r7, #23]
 800bed0:	1c5a      	adds	r2, r3, #1
 800bed2:	75fa      	strb	r2, [r7, #23]
 800bed4:	461a      	mov	r2, r3
 800bed6:	68bb      	ldr	r3, [r7, #8]
 800bed8:	4413      	add	r3, r2
 800beda:	687a      	ldr	r2, [r7, #4]
 800bedc:	7812      	ldrb	r2, [r2, #0]
 800bede:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800bee0:	7dfb      	ldrb	r3, [r7, #23]
 800bee2:	1c5a      	adds	r2, r3, #1
 800bee4:	75fa      	strb	r2, [r7, #23]
 800bee6:	461a      	mov	r2, r3
 800bee8:	68bb      	ldr	r3, [r7, #8]
 800beea:	4413      	add	r3, r2
 800beec:	2203      	movs	r2, #3
 800beee:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800bef0:	e012      	b.n	800bf18 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	1c5a      	adds	r2, r3, #1
 800bef6:	60fa      	str	r2, [r7, #12]
 800bef8:	7dfa      	ldrb	r2, [r7, #23]
 800befa:	1c51      	adds	r1, r2, #1
 800befc:	75f9      	strb	r1, [r7, #23]
 800befe:	4611      	mov	r1, r2
 800bf00:	68ba      	ldr	r2, [r7, #8]
 800bf02:	440a      	add	r2, r1
 800bf04:	781b      	ldrb	r3, [r3, #0]
 800bf06:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800bf08:	7dfb      	ldrb	r3, [r7, #23]
 800bf0a:	1c5a      	adds	r2, r3, #1
 800bf0c:	75fa      	strb	r2, [r7, #23]
 800bf0e:	461a      	mov	r2, r3
 800bf10:	68bb      	ldr	r3, [r7, #8]
 800bf12:	4413      	add	r3, r2
 800bf14:	2200      	movs	r2, #0
 800bf16:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	781b      	ldrb	r3, [r3, #0]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d1e8      	bne.n	800bef2 <USBD_GetString+0x4e>
    }
  }
}
 800bf20:	bf00      	nop
 800bf22:	3718      	adds	r7, #24
 800bf24:	46bd      	mov	sp, r7
 800bf26:	bd80      	pop	{r7, pc}

0800bf28 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800bf28:	b480      	push	{r7}
 800bf2a:	b085      	sub	sp, #20
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800bf30:	2300      	movs	r3, #0
 800bf32:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800bf34:	e005      	b.n	800bf42 <USBD_GetLen+0x1a>
  {
    len++;
 800bf36:	7bfb      	ldrb	r3, [r7, #15]
 800bf38:	3301      	adds	r3, #1
 800bf3a:	73fb      	strb	r3, [r7, #15]
    buf++;
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	3301      	adds	r3, #1
 800bf40:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	781b      	ldrb	r3, [r3, #0]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d1f5      	bne.n	800bf36 <USBD_GetLen+0xe>
  }

  return len;
 800bf4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf4c:	4618      	mov	r0, r3
 800bf4e:	3714      	adds	r7, #20
 800bf50:	46bd      	mov	sp, r7
 800bf52:	bc80      	pop	{r7}
 800bf54:	4770      	bx	lr

0800bf56 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800bf56:	b580      	push	{r7, lr}
 800bf58:	b084      	sub	sp, #16
 800bf5a:	af00      	add	r7, sp, #0
 800bf5c:	60f8      	str	r0, [r7, #12]
 800bf5e:	60b9      	str	r1, [r7, #8]
 800bf60:	4613      	mov	r3, r2
 800bf62:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	2202      	movs	r2, #2
 800bf68:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800bf6c:	88fa      	ldrh	r2, [r7, #6]
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800bf72:	88fa      	ldrh	r2, [r7, #6]
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bf78:	88fb      	ldrh	r3, [r7, #6]
 800bf7a:	68ba      	ldr	r2, [r7, #8]
 800bf7c:	2100      	movs	r1, #0
 800bf7e:	68f8      	ldr	r0, [r7, #12]
 800bf80:	f000 fc6b 	bl	800c85a <USBD_LL_Transmit>

  return USBD_OK;
 800bf84:	2300      	movs	r3, #0
}
 800bf86:	4618      	mov	r0, r3
 800bf88:	3710      	adds	r7, #16
 800bf8a:	46bd      	mov	sp, r7
 800bf8c:	bd80      	pop	{r7, pc}

0800bf8e <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800bf8e:	b580      	push	{r7, lr}
 800bf90:	b084      	sub	sp, #16
 800bf92:	af00      	add	r7, sp, #0
 800bf94:	60f8      	str	r0, [r7, #12]
 800bf96:	60b9      	str	r1, [r7, #8]
 800bf98:	4613      	mov	r3, r2
 800bf9a:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bf9c:	88fb      	ldrh	r3, [r7, #6]
 800bf9e:	68ba      	ldr	r2, [r7, #8]
 800bfa0:	2100      	movs	r1, #0
 800bfa2:	68f8      	ldr	r0, [r7, #12]
 800bfa4:	f000 fc59 	bl	800c85a <USBD_LL_Transmit>

  return USBD_OK;
 800bfa8:	2300      	movs	r3, #0
}
 800bfaa:	4618      	mov	r0, r3
 800bfac:	3710      	adds	r7, #16
 800bfae:	46bd      	mov	sp, r7
 800bfb0:	bd80      	pop	{r7, pc}

0800bfb2 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800bfb2:	b580      	push	{r7, lr}
 800bfb4:	b084      	sub	sp, #16
 800bfb6:	af00      	add	r7, sp, #0
 800bfb8:	60f8      	str	r0, [r7, #12]
 800bfba:	60b9      	str	r1, [r7, #8]
 800bfbc:	4613      	mov	r3, r2
 800bfbe:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	2203      	movs	r2, #3
 800bfc4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800bfc8:	88fa      	ldrh	r2, [r7, #6]
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800bfd0:	88fa      	ldrh	r2, [r7, #6]
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bfd8:	88fb      	ldrh	r3, [r7, #6]
 800bfda:	68ba      	ldr	r2, [r7, #8]
 800bfdc:	2100      	movs	r1, #0
 800bfde:	68f8      	ldr	r0, [r7, #12]
 800bfe0:	f000 fc5e 	bl	800c8a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bfe4:	2300      	movs	r3, #0
}
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	3710      	adds	r7, #16
 800bfea:	46bd      	mov	sp, r7
 800bfec:	bd80      	pop	{r7, pc}

0800bfee <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800bfee:	b580      	push	{r7, lr}
 800bff0:	b084      	sub	sp, #16
 800bff2:	af00      	add	r7, sp, #0
 800bff4:	60f8      	str	r0, [r7, #12]
 800bff6:	60b9      	str	r1, [r7, #8]
 800bff8:	4613      	mov	r3, r2
 800bffa:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bffc:	88fb      	ldrh	r3, [r7, #6]
 800bffe:	68ba      	ldr	r2, [r7, #8]
 800c000:	2100      	movs	r1, #0
 800c002:	68f8      	ldr	r0, [r7, #12]
 800c004:	f000 fc4c 	bl	800c8a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c008:	2300      	movs	r3, #0
}
 800c00a:	4618      	mov	r0, r3
 800c00c:	3710      	adds	r7, #16
 800c00e:	46bd      	mov	sp, r7
 800c010:	bd80      	pop	{r7, pc}

0800c012 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c012:	b580      	push	{r7, lr}
 800c014:	b082      	sub	sp, #8
 800c016:	af00      	add	r7, sp, #0
 800c018:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	2204      	movs	r2, #4
 800c01e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c022:	2300      	movs	r3, #0
 800c024:	2200      	movs	r2, #0
 800c026:	2100      	movs	r1, #0
 800c028:	6878      	ldr	r0, [r7, #4]
 800c02a:	f000 fc16 	bl	800c85a <USBD_LL_Transmit>

  return USBD_OK;
 800c02e:	2300      	movs	r3, #0
}
 800c030:	4618      	mov	r0, r3
 800c032:	3708      	adds	r7, #8
 800c034:	46bd      	mov	sp, r7
 800c036:	bd80      	pop	{r7, pc}

0800c038 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c038:	b580      	push	{r7, lr}
 800c03a:	b082      	sub	sp, #8
 800c03c:	af00      	add	r7, sp, #0
 800c03e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	2205      	movs	r2, #5
 800c044:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c048:	2300      	movs	r3, #0
 800c04a:	2200      	movs	r2, #0
 800c04c:	2100      	movs	r1, #0
 800c04e:	6878      	ldr	r0, [r7, #4]
 800c050:	f000 fc26 	bl	800c8a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c054:	2300      	movs	r3, #0
}
 800c056:	4618      	mov	r0, r3
 800c058:	3708      	adds	r7, #8
 800c05a:	46bd      	mov	sp, r7
 800c05c:	bd80      	pop	{r7, pc}
	...

0800c060 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c060:	b580      	push	{r7, lr}
 800c062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c064:	2200      	movs	r2, #0
 800c066:	4912      	ldr	r1, [pc, #72]	; (800c0b0 <MX_USB_DEVICE_Init+0x50>)
 800c068:	4812      	ldr	r0, [pc, #72]	; (800c0b4 <MX_USB_DEVICE_Init+0x54>)
 800c06a:	f7fe ff5e 	bl	800af2a <USBD_Init>
 800c06e:	4603      	mov	r3, r0
 800c070:	2b00      	cmp	r3, #0
 800c072:	d001      	beq.n	800c078 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c074:	f7f7 f8c6 	bl	8003204 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c078:	490f      	ldr	r1, [pc, #60]	; (800c0b8 <MX_USB_DEVICE_Init+0x58>)
 800c07a:	480e      	ldr	r0, [pc, #56]	; (800c0b4 <MX_USB_DEVICE_Init+0x54>)
 800c07c:	f7fe ff80 	bl	800af80 <USBD_RegisterClass>
 800c080:	4603      	mov	r3, r0
 800c082:	2b00      	cmp	r3, #0
 800c084:	d001      	beq.n	800c08a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c086:	f7f7 f8bd 	bl	8003204 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c08a:	490c      	ldr	r1, [pc, #48]	; (800c0bc <MX_USB_DEVICE_Init+0x5c>)
 800c08c:	4809      	ldr	r0, [pc, #36]	; (800c0b4 <MX_USB_DEVICE_Init+0x54>)
 800c08e:	f7fe feb1 	bl	800adf4 <USBD_CDC_RegisterInterface>
 800c092:	4603      	mov	r3, r0
 800c094:	2b00      	cmp	r3, #0
 800c096:	d001      	beq.n	800c09c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c098:	f7f7 f8b4 	bl	8003204 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c09c:	4805      	ldr	r0, [pc, #20]	; (800c0b4 <MX_USB_DEVICE_Init+0x54>)
 800c09e:	f7fe ff88 	bl	800afb2 <USBD_Start>
 800c0a2:	4603      	mov	r3, r0
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d001      	beq.n	800c0ac <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c0a8:	f7f7 f8ac 	bl	8003204 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c0ac:	bf00      	nop
 800c0ae:	bd80      	pop	{r7, pc}
 800c0b0:	20000154 	.word	0x20000154
 800c0b4:	200004dc 	.word	0x200004dc
 800c0b8:	20000040 	.word	0x20000040
 800c0bc:	20000144 	.word	0x20000144

0800c0c0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c0c0:	b580      	push	{r7, lr}
 800c0c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c0c4:	2200      	movs	r2, #0
 800c0c6:	4905      	ldr	r1, [pc, #20]	; (800c0dc <CDC_Init_FS+0x1c>)
 800c0c8:	4805      	ldr	r0, [pc, #20]	; (800c0e0 <CDC_Init_FS+0x20>)
 800c0ca:	f7fe fea9 	bl	800ae20 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c0ce:	4905      	ldr	r1, [pc, #20]	; (800c0e4 <CDC_Init_FS+0x24>)
 800c0d0:	4803      	ldr	r0, [pc, #12]	; (800c0e0 <CDC_Init_FS+0x20>)
 800c0d2:	f7fe febe 	bl	800ae52 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c0d6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c0d8:	4618      	mov	r0, r3
 800c0da:	bd80      	pop	{r7, pc}
 800c0dc:	20000b88 	.word	0x20000b88
 800c0e0:	200004dc 	.word	0x200004dc
 800c0e4:	200007a0 	.word	0x200007a0

0800c0e8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c0e8:	b480      	push	{r7}
 800c0ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c0ec:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c0ee:	4618      	mov	r0, r3
 800c0f0:	46bd      	mov	sp, r7
 800c0f2:	bc80      	pop	{r7}
 800c0f4:	4770      	bx	lr
	...

0800c0f8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c0f8:	b480      	push	{r7}
 800c0fa:	b083      	sub	sp, #12
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	4603      	mov	r3, r0
 800c100:	6039      	str	r1, [r7, #0]
 800c102:	71fb      	strb	r3, [r7, #7]
 800c104:	4613      	mov	r3, r2
 800c106:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c108:	79fb      	ldrb	r3, [r7, #7]
 800c10a:	2b23      	cmp	r3, #35	; 0x23
 800c10c:	d84a      	bhi.n	800c1a4 <CDC_Control_FS+0xac>
 800c10e:	a201      	add	r2, pc, #4	; (adr r2, 800c114 <CDC_Control_FS+0x1c>)
 800c110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c114:	0800c1a5 	.word	0x0800c1a5
 800c118:	0800c1a5 	.word	0x0800c1a5
 800c11c:	0800c1a5 	.word	0x0800c1a5
 800c120:	0800c1a5 	.word	0x0800c1a5
 800c124:	0800c1a5 	.word	0x0800c1a5
 800c128:	0800c1a5 	.word	0x0800c1a5
 800c12c:	0800c1a5 	.word	0x0800c1a5
 800c130:	0800c1a5 	.word	0x0800c1a5
 800c134:	0800c1a5 	.word	0x0800c1a5
 800c138:	0800c1a5 	.word	0x0800c1a5
 800c13c:	0800c1a5 	.word	0x0800c1a5
 800c140:	0800c1a5 	.word	0x0800c1a5
 800c144:	0800c1a5 	.word	0x0800c1a5
 800c148:	0800c1a5 	.word	0x0800c1a5
 800c14c:	0800c1a5 	.word	0x0800c1a5
 800c150:	0800c1a5 	.word	0x0800c1a5
 800c154:	0800c1a5 	.word	0x0800c1a5
 800c158:	0800c1a5 	.word	0x0800c1a5
 800c15c:	0800c1a5 	.word	0x0800c1a5
 800c160:	0800c1a5 	.word	0x0800c1a5
 800c164:	0800c1a5 	.word	0x0800c1a5
 800c168:	0800c1a5 	.word	0x0800c1a5
 800c16c:	0800c1a5 	.word	0x0800c1a5
 800c170:	0800c1a5 	.word	0x0800c1a5
 800c174:	0800c1a5 	.word	0x0800c1a5
 800c178:	0800c1a5 	.word	0x0800c1a5
 800c17c:	0800c1a5 	.word	0x0800c1a5
 800c180:	0800c1a5 	.word	0x0800c1a5
 800c184:	0800c1a5 	.word	0x0800c1a5
 800c188:	0800c1a5 	.word	0x0800c1a5
 800c18c:	0800c1a5 	.word	0x0800c1a5
 800c190:	0800c1a5 	.word	0x0800c1a5
 800c194:	0800c1a5 	.word	0x0800c1a5
 800c198:	0800c1a5 	.word	0x0800c1a5
 800c19c:	0800c1a5 	.word	0x0800c1a5
 800c1a0:	0800c1a5 	.word	0x0800c1a5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c1a4:	bf00      	nop
  }

  return (USBD_OK);
 800c1a6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c1a8:	4618      	mov	r0, r3
 800c1aa:	370c      	adds	r7, #12
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	bc80      	pop	{r7}
 800c1b0:	4770      	bx	lr
 800c1b2:	bf00      	nop

0800c1b4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c1b4:	b580      	push	{r7, lr}
 800c1b6:	b082      	sub	sp, #8
 800c1b8:	af00      	add	r7, sp, #0
 800c1ba:	6078      	str	r0, [r7, #4]
 800c1bc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c1be:	6879      	ldr	r1, [r7, #4]
 800c1c0:	4808      	ldr	r0, [pc, #32]	; (800c1e4 <CDC_Receive_FS+0x30>)
 800c1c2:	f7fe fe46 	bl	800ae52 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c1c6:	4807      	ldr	r0, [pc, #28]	; (800c1e4 <CDC_Receive_FS+0x30>)
 800c1c8:	f7fe fe85 	bl	800aed6 <USBD_CDC_ReceivePacket>
USB_Packet_Received(&Buf[0], Len[0]);
 800c1cc:	683b      	ldr	r3, [r7, #0]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	4619      	mov	r1, r3
 800c1d2:	6878      	ldr	r0, [r7, #4]
 800c1d4:	f7f6 fb1a 	bl	800280c <USB_Packet_Received>
  return (USBD_OK);
 800c1d8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c1da:	4618      	mov	r0, r3
 800c1dc:	3708      	adds	r7, #8
 800c1de:	46bd      	mov	sp, r7
 800c1e0:	bd80      	pop	{r7, pc}
 800c1e2:	bf00      	nop
 800c1e4:	200004dc 	.word	0x200004dc

0800c1e8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c1e8:	b580      	push	{r7, lr}
 800c1ea:	b084      	sub	sp, #16
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	6078      	str	r0, [r7, #4]
 800c1f0:	460b      	mov	r3, r1
 800c1f2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c1f8:	4b0d      	ldr	r3, [pc, #52]	; (800c230 <CDC_Transmit_FS+0x48>)
 800c1fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c1fe:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c200:	68bb      	ldr	r3, [r7, #8]
 800c202:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c206:	2b00      	cmp	r3, #0
 800c208:	d001      	beq.n	800c20e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c20a:	2301      	movs	r3, #1
 800c20c:	e00b      	b.n	800c226 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c20e:	887b      	ldrh	r3, [r7, #2]
 800c210:	461a      	mov	r2, r3
 800c212:	6879      	ldr	r1, [r7, #4]
 800c214:	4806      	ldr	r0, [pc, #24]	; (800c230 <CDC_Transmit_FS+0x48>)
 800c216:	f7fe fe03 	bl	800ae20 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c21a:	4805      	ldr	r0, [pc, #20]	; (800c230 <CDC_Transmit_FS+0x48>)
 800c21c:	f7fe fe2c 	bl	800ae78 <USBD_CDC_TransmitPacket>
 800c220:	4603      	mov	r3, r0
 800c222:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c224:	7bfb      	ldrb	r3, [r7, #15]
}
 800c226:	4618      	mov	r0, r3
 800c228:	3710      	adds	r7, #16
 800c22a:	46bd      	mov	sp, r7
 800c22c:	bd80      	pop	{r7, pc}
 800c22e:	bf00      	nop
 800c230:	200004dc 	.word	0x200004dc

0800c234 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c234:	b480      	push	{r7}
 800c236:	b083      	sub	sp, #12
 800c238:	af00      	add	r7, sp, #0
 800c23a:	4603      	mov	r3, r0
 800c23c:	6039      	str	r1, [r7, #0]
 800c23e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c240:	683b      	ldr	r3, [r7, #0]
 800c242:	2212      	movs	r2, #18
 800c244:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c246:	4b03      	ldr	r3, [pc, #12]	; (800c254 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c248:	4618      	mov	r0, r3
 800c24a:	370c      	adds	r7, #12
 800c24c:	46bd      	mov	sp, r7
 800c24e:	bc80      	pop	{r7}
 800c250:	4770      	bx	lr
 800c252:	bf00      	nop
 800c254:	20000170 	.word	0x20000170

0800c258 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c258:	b480      	push	{r7}
 800c25a:	b083      	sub	sp, #12
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	4603      	mov	r3, r0
 800c260:	6039      	str	r1, [r7, #0]
 800c262:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c264:	683b      	ldr	r3, [r7, #0]
 800c266:	2204      	movs	r2, #4
 800c268:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c26a:	4b03      	ldr	r3, [pc, #12]	; (800c278 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c26c:	4618      	mov	r0, r3
 800c26e:	370c      	adds	r7, #12
 800c270:	46bd      	mov	sp, r7
 800c272:	bc80      	pop	{r7}
 800c274:	4770      	bx	lr
 800c276:	bf00      	nop
 800c278:	20000184 	.word	0x20000184

0800c27c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c27c:	b580      	push	{r7, lr}
 800c27e:	b082      	sub	sp, #8
 800c280:	af00      	add	r7, sp, #0
 800c282:	4603      	mov	r3, r0
 800c284:	6039      	str	r1, [r7, #0]
 800c286:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c288:	79fb      	ldrb	r3, [r7, #7]
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d105      	bne.n	800c29a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c28e:	683a      	ldr	r2, [r7, #0]
 800c290:	4907      	ldr	r1, [pc, #28]	; (800c2b0 <USBD_FS_ProductStrDescriptor+0x34>)
 800c292:	4808      	ldr	r0, [pc, #32]	; (800c2b4 <USBD_FS_ProductStrDescriptor+0x38>)
 800c294:	f7ff fe06 	bl	800bea4 <USBD_GetString>
 800c298:	e004      	b.n	800c2a4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c29a:	683a      	ldr	r2, [r7, #0]
 800c29c:	4904      	ldr	r1, [pc, #16]	; (800c2b0 <USBD_FS_ProductStrDescriptor+0x34>)
 800c29e:	4805      	ldr	r0, [pc, #20]	; (800c2b4 <USBD_FS_ProductStrDescriptor+0x38>)
 800c2a0:	f7ff fe00 	bl	800bea4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c2a4:	4b02      	ldr	r3, [pc, #8]	; (800c2b0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	3708      	adds	r7, #8
 800c2aa:	46bd      	mov	sp, r7
 800c2ac:	bd80      	pop	{r7, pc}
 800c2ae:	bf00      	nop
 800c2b0:	20000f70 	.word	0x20000f70
 800c2b4:	0800ca50 	.word	0x0800ca50

0800c2b8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c2b8:	b580      	push	{r7, lr}
 800c2ba:	b082      	sub	sp, #8
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	4603      	mov	r3, r0
 800c2c0:	6039      	str	r1, [r7, #0]
 800c2c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c2c4:	683a      	ldr	r2, [r7, #0]
 800c2c6:	4904      	ldr	r1, [pc, #16]	; (800c2d8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c2c8:	4804      	ldr	r0, [pc, #16]	; (800c2dc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c2ca:	f7ff fdeb 	bl	800bea4 <USBD_GetString>
  return USBD_StrDesc;
 800c2ce:	4b02      	ldr	r3, [pc, #8]	; (800c2d8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c2d0:	4618      	mov	r0, r3
 800c2d2:	3708      	adds	r7, #8
 800c2d4:	46bd      	mov	sp, r7
 800c2d6:	bd80      	pop	{r7, pc}
 800c2d8:	20000f70 	.word	0x20000f70
 800c2dc:	0800ca64 	.word	0x0800ca64

0800c2e0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c2e0:	b580      	push	{r7, lr}
 800c2e2:	b082      	sub	sp, #8
 800c2e4:	af00      	add	r7, sp, #0
 800c2e6:	4603      	mov	r3, r0
 800c2e8:	6039      	str	r1, [r7, #0]
 800c2ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c2ec:	683b      	ldr	r3, [r7, #0]
 800c2ee:	221a      	movs	r2, #26
 800c2f0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c2f2:	f000 f843 	bl	800c37c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c2f6:	4b02      	ldr	r3, [pc, #8]	; (800c300 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	3708      	adds	r7, #8
 800c2fc:	46bd      	mov	sp, r7
 800c2fe:	bd80      	pop	{r7, pc}
 800c300:	20000188 	.word	0x20000188

0800c304 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c304:	b580      	push	{r7, lr}
 800c306:	b082      	sub	sp, #8
 800c308:	af00      	add	r7, sp, #0
 800c30a:	4603      	mov	r3, r0
 800c30c:	6039      	str	r1, [r7, #0]
 800c30e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c310:	79fb      	ldrb	r3, [r7, #7]
 800c312:	2b00      	cmp	r3, #0
 800c314:	d105      	bne.n	800c322 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c316:	683a      	ldr	r2, [r7, #0]
 800c318:	4907      	ldr	r1, [pc, #28]	; (800c338 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c31a:	4808      	ldr	r0, [pc, #32]	; (800c33c <USBD_FS_ConfigStrDescriptor+0x38>)
 800c31c:	f7ff fdc2 	bl	800bea4 <USBD_GetString>
 800c320:	e004      	b.n	800c32c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c322:	683a      	ldr	r2, [r7, #0]
 800c324:	4904      	ldr	r1, [pc, #16]	; (800c338 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c326:	4805      	ldr	r0, [pc, #20]	; (800c33c <USBD_FS_ConfigStrDescriptor+0x38>)
 800c328:	f7ff fdbc 	bl	800bea4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c32c:	4b02      	ldr	r3, [pc, #8]	; (800c338 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c32e:	4618      	mov	r0, r3
 800c330:	3708      	adds	r7, #8
 800c332:	46bd      	mov	sp, r7
 800c334:	bd80      	pop	{r7, pc}
 800c336:	bf00      	nop
 800c338:	20000f70 	.word	0x20000f70
 800c33c:	0800ca78 	.word	0x0800ca78

0800c340 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c340:	b580      	push	{r7, lr}
 800c342:	b082      	sub	sp, #8
 800c344:	af00      	add	r7, sp, #0
 800c346:	4603      	mov	r3, r0
 800c348:	6039      	str	r1, [r7, #0]
 800c34a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c34c:	79fb      	ldrb	r3, [r7, #7]
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d105      	bne.n	800c35e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c352:	683a      	ldr	r2, [r7, #0]
 800c354:	4907      	ldr	r1, [pc, #28]	; (800c374 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c356:	4808      	ldr	r0, [pc, #32]	; (800c378 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c358:	f7ff fda4 	bl	800bea4 <USBD_GetString>
 800c35c:	e004      	b.n	800c368 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c35e:	683a      	ldr	r2, [r7, #0]
 800c360:	4904      	ldr	r1, [pc, #16]	; (800c374 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c362:	4805      	ldr	r0, [pc, #20]	; (800c378 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c364:	f7ff fd9e 	bl	800bea4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c368:	4b02      	ldr	r3, [pc, #8]	; (800c374 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c36a:	4618      	mov	r0, r3
 800c36c:	3708      	adds	r7, #8
 800c36e:	46bd      	mov	sp, r7
 800c370:	bd80      	pop	{r7, pc}
 800c372:	bf00      	nop
 800c374:	20000f70 	.word	0x20000f70
 800c378:	0800ca84 	.word	0x0800ca84

0800c37c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c37c:	b580      	push	{r7, lr}
 800c37e:	b084      	sub	sp, #16
 800c380:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c382:	4b0f      	ldr	r3, [pc, #60]	; (800c3c0 <Get_SerialNum+0x44>)
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c388:	4b0e      	ldr	r3, [pc, #56]	; (800c3c4 <Get_SerialNum+0x48>)
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c38e:	4b0e      	ldr	r3, [pc, #56]	; (800c3c8 <Get_SerialNum+0x4c>)
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c394:	68fa      	ldr	r2, [r7, #12]
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	4413      	add	r3, r2
 800c39a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d009      	beq.n	800c3b6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c3a2:	2208      	movs	r2, #8
 800c3a4:	4909      	ldr	r1, [pc, #36]	; (800c3cc <Get_SerialNum+0x50>)
 800c3a6:	68f8      	ldr	r0, [r7, #12]
 800c3a8:	f000 f814 	bl	800c3d4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c3ac:	2204      	movs	r2, #4
 800c3ae:	4908      	ldr	r1, [pc, #32]	; (800c3d0 <Get_SerialNum+0x54>)
 800c3b0:	68b8      	ldr	r0, [r7, #8]
 800c3b2:	f000 f80f 	bl	800c3d4 <IntToUnicode>
  }
}
 800c3b6:	bf00      	nop
 800c3b8:	3710      	adds	r7, #16
 800c3ba:	46bd      	mov	sp, r7
 800c3bc:	bd80      	pop	{r7, pc}
 800c3be:	bf00      	nop
 800c3c0:	1ffff7e8 	.word	0x1ffff7e8
 800c3c4:	1ffff7ec 	.word	0x1ffff7ec
 800c3c8:	1ffff7f0 	.word	0x1ffff7f0
 800c3cc:	2000018a 	.word	0x2000018a
 800c3d0:	2000019a 	.word	0x2000019a

0800c3d4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c3d4:	b480      	push	{r7}
 800c3d6:	b087      	sub	sp, #28
 800c3d8:	af00      	add	r7, sp, #0
 800c3da:	60f8      	str	r0, [r7, #12]
 800c3dc:	60b9      	str	r1, [r7, #8]
 800c3de:	4613      	mov	r3, r2
 800c3e0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c3e6:	2300      	movs	r3, #0
 800c3e8:	75fb      	strb	r3, [r7, #23]
 800c3ea:	e027      	b.n	800c43c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	0f1b      	lsrs	r3, r3, #28
 800c3f0:	2b09      	cmp	r3, #9
 800c3f2:	d80b      	bhi.n	800c40c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	0f1b      	lsrs	r3, r3, #28
 800c3f8:	b2da      	uxtb	r2, r3
 800c3fa:	7dfb      	ldrb	r3, [r7, #23]
 800c3fc:	005b      	lsls	r3, r3, #1
 800c3fe:	4619      	mov	r1, r3
 800c400:	68bb      	ldr	r3, [r7, #8]
 800c402:	440b      	add	r3, r1
 800c404:	3230      	adds	r2, #48	; 0x30
 800c406:	b2d2      	uxtb	r2, r2
 800c408:	701a      	strb	r2, [r3, #0]
 800c40a:	e00a      	b.n	800c422 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	0f1b      	lsrs	r3, r3, #28
 800c410:	b2da      	uxtb	r2, r3
 800c412:	7dfb      	ldrb	r3, [r7, #23]
 800c414:	005b      	lsls	r3, r3, #1
 800c416:	4619      	mov	r1, r3
 800c418:	68bb      	ldr	r3, [r7, #8]
 800c41a:	440b      	add	r3, r1
 800c41c:	3237      	adds	r2, #55	; 0x37
 800c41e:	b2d2      	uxtb	r2, r2
 800c420:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	011b      	lsls	r3, r3, #4
 800c426:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c428:	7dfb      	ldrb	r3, [r7, #23]
 800c42a:	005b      	lsls	r3, r3, #1
 800c42c:	3301      	adds	r3, #1
 800c42e:	68ba      	ldr	r2, [r7, #8]
 800c430:	4413      	add	r3, r2
 800c432:	2200      	movs	r2, #0
 800c434:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c436:	7dfb      	ldrb	r3, [r7, #23]
 800c438:	3301      	adds	r3, #1
 800c43a:	75fb      	strb	r3, [r7, #23]
 800c43c:	7dfa      	ldrb	r2, [r7, #23]
 800c43e:	79fb      	ldrb	r3, [r7, #7]
 800c440:	429a      	cmp	r2, r3
 800c442:	d3d3      	bcc.n	800c3ec <IntToUnicode+0x18>
  }
}
 800c444:	bf00      	nop
 800c446:	bf00      	nop
 800c448:	371c      	adds	r7, #28
 800c44a:	46bd      	mov	sp, r7
 800c44c:	bc80      	pop	{r7}
 800c44e:	4770      	bx	lr

0800c450 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b084      	sub	sp, #16
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	4a0d      	ldr	r2, [pc, #52]	; (800c494 <HAL_PCD_MspInit+0x44>)
 800c45e:	4293      	cmp	r3, r2
 800c460:	d113      	bne.n	800c48a <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800c462:	4b0d      	ldr	r3, [pc, #52]	; (800c498 <HAL_PCD_MspInit+0x48>)
 800c464:	69db      	ldr	r3, [r3, #28]
 800c466:	4a0c      	ldr	r2, [pc, #48]	; (800c498 <HAL_PCD_MspInit+0x48>)
 800c468:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800c46c:	61d3      	str	r3, [r2, #28]
 800c46e:	4b0a      	ldr	r3, [pc, #40]	; (800c498 <HAL_PCD_MspInit+0x48>)
 800c470:	69db      	ldr	r3, [r3, #28]
 800c472:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c476:	60fb      	str	r3, [r7, #12]
 800c478:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 3, 0);
 800c47a:	2200      	movs	r2, #0
 800c47c:	2103      	movs	r1, #3
 800c47e:	2014      	movs	r0, #20
 800c480:	f7f7 fe4b 	bl	800411a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800c484:	2014      	movs	r0, #20
 800c486:	f7f7 fe64 	bl	8004152 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800c48a:	bf00      	nop
 800c48c:	3710      	adds	r7, #16
 800c48e:	46bd      	mov	sp, r7
 800c490:	bd80      	pop	{r7, pc}
 800c492:	bf00      	nop
 800c494:	40005c00 	.word	0x40005c00
 800c498:	40021000 	.word	0x40021000

0800c49c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b082      	sub	sp, #8
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800c4b0:	4619      	mov	r1, r3
 800c4b2:	4610      	mov	r0, r2
 800c4b4:	f7fe fdc5 	bl	800b042 <USBD_LL_SetupStage>
}
 800c4b8:	bf00      	nop
 800c4ba:	3708      	adds	r7, #8
 800c4bc:	46bd      	mov	sp, r7
 800c4be:	bd80      	pop	{r7, pc}

0800c4c0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c4c0:	b580      	push	{r7, lr}
 800c4c2:	b082      	sub	sp, #8
 800c4c4:	af00      	add	r7, sp, #0
 800c4c6:	6078      	str	r0, [r7, #4]
 800c4c8:	460b      	mov	r3, r1
 800c4ca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800c4d2:	78fa      	ldrb	r2, [r7, #3]
 800c4d4:	6879      	ldr	r1, [r7, #4]
 800c4d6:	4613      	mov	r3, r2
 800c4d8:	009b      	lsls	r3, r3, #2
 800c4da:	4413      	add	r3, r2
 800c4dc:	00db      	lsls	r3, r3, #3
 800c4de:	440b      	add	r3, r1
 800c4e0:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800c4e4:	681a      	ldr	r2, [r3, #0]
 800c4e6:	78fb      	ldrb	r3, [r7, #3]
 800c4e8:	4619      	mov	r1, r3
 800c4ea:	f7fe fdf7 	bl	800b0dc <USBD_LL_DataOutStage>
}
 800c4ee:	bf00      	nop
 800c4f0:	3708      	adds	r7, #8
 800c4f2:	46bd      	mov	sp, r7
 800c4f4:	bd80      	pop	{r7, pc}

0800c4f6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c4f6:	b580      	push	{r7, lr}
 800c4f8:	b082      	sub	sp, #8
 800c4fa:	af00      	add	r7, sp, #0
 800c4fc:	6078      	str	r0, [r7, #4]
 800c4fe:	460b      	mov	r3, r1
 800c500:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800c508:	78fa      	ldrb	r2, [r7, #3]
 800c50a:	6879      	ldr	r1, [r7, #4]
 800c50c:	4613      	mov	r3, r2
 800c50e:	009b      	lsls	r3, r3, #2
 800c510:	4413      	add	r3, r2
 800c512:	00db      	lsls	r3, r3, #3
 800c514:	440b      	add	r3, r1
 800c516:	333c      	adds	r3, #60	; 0x3c
 800c518:	681a      	ldr	r2, [r3, #0]
 800c51a:	78fb      	ldrb	r3, [r7, #3]
 800c51c:	4619      	mov	r1, r3
 800c51e:	f7fe fe4e 	bl	800b1be <USBD_LL_DataInStage>
}
 800c522:	bf00      	nop
 800c524:	3708      	adds	r7, #8
 800c526:	46bd      	mov	sp, r7
 800c528:	bd80      	pop	{r7, pc}

0800c52a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c52a:	b580      	push	{r7, lr}
 800c52c:	b082      	sub	sp, #8
 800c52e:	af00      	add	r7, sp, #0
 800c530:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800c538:	4618      	mov	r0, r3
 800c53a:	f7fe ff5e 	bl	800b3fa <USBD_LL_SOF>
}
 800c53e:	bf00      	nop
 800c540:	3708      	adds	r7, #8
 800c542:	46bd      	mov	sp, r7
 800c544:	bd80      	pop	{r7, pc}

0800c546 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c546:	b580      	push	{r7, lr}
 800c548:	b084      	sub	sp, #16
 800c54a:	af00      	add	r7, sp, #0
 800c54c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c54e:	2301      	movs	r3, #1
 800c550:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	689b      	ldr	r3, [r3, #8]
 800c556:	2b02      	cmp	r3, #2
 800c558:	d001      	beq.n	800c55e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800c55a:	f7f6 fe53 	bl	8003204 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800c564:	7bfa      	ldrb	r2, [r7, #15]
 800c566:	4611      	mov	r1, r2
 800c568:	4618      	mov	r0, r3
 800c56a:	f7fe ff0e 	bl	800b38a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800c574:	4618      	mov	r0, r3
 800c576:	f7fe fec7 	bl	800b308 <USBD_LL_Reset>
}
 800c57a:	bf00      	nop
 800c57c:	3710      	adds	r7, #16
 800c57e:	46bd      	mov	sp, r7
 800c580:	bd80      	pop	{r7, pc}
	...

0800c584 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c584:	b580      	push	{r7, lr}
 800c586:	b082      	sub	sp, #8
 800c588:	af00      	add	r7, sp, #0
 800c58a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800c592:	4618      	mov	r0, r3
 800c594:	f7fe ff08 	bl	800b3a8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	699b      	ldr	r3, [r3, #24]
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d005      	beq.n	800c5ac <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c5a0:	4b04      	ldr	r3, [pc, #16]	; (800c5b4 <HAL_PCD_SuspendCallback+0x30>)
 800c5a2:	691b      	ldr	r3, [r3, #16]
 800c5a4:	4a03      	ldr	r2, [pc, #12]	; (800c5b4 <HAL_PCD_SuspendCallback+0x30>)
 800c5a6:	f043 0306 	orr.w	r3, r3, #6
 800c5aa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c5ac:	bf00      	nop
 800c5ae:	3708      	adds	r7, #8
 800c5b0:	46bd      	mov	sp, r7
 800c5b2:	bd80      	pop	{r7, pc}
 800c5b4:	e000ed00 	.word	0xe000ed00

0800c5b8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c5b8:	b580      	push	{r7, lr}
 800c5ba:	b082      	sub	sp, #8
 800c5bc:	af00      	add	r7, sp, #0
 800c5be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	f7fe ff02 	bl	800b3d0 <USBD_LL_Resume>
}
 800c5cc:	bf00      	nop
 800c5ce:	3708      	adds	r7, #8
 800c5d0:	46bd      	mov	sp, r7
 800c5d2:	bd80      	pop	{r7, pc}

0800c5d4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c5d4:	b580      	push	{r7, lr}
 800c5d6:	b082      	sub	sp, #8
 800c5d8:	af00      	add	r7, sp, #0
 800c5da:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800c5dc:	4a28      	ldr	r2, [pc, #160]	; (800c680 <USBD_LL_Init+0xac>)
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	4a26      	ldr	r2, [pc, #152]	; (800c680 <USBD_LL_Init+0xac>)
 800c5e8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800c5ec:	4b24      	ldr	r3, [pc, #144]	; (800c680 <USBD_LL_Init+0xac>)
 800c5ee:	4a25      	ldr	r2, [pc, #148]	; (800c684 <USBD_LL_Init+0xb0>)
 800c5f0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800c5f2:	4b23      	ldr	r3, [pc, #140]	; (800c680 <USBD_LL_Init+0xac>)
 800c5f4:	2208      	movs	r2, #8
 800c5f6:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800c5f8:	4b21      	ldr	r3, [pc, #132]	; (800c680 <USBD_LL_Init+0xac>)
 800c5fa:	2202      	movs	r2, #2
 800c5fc:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800c5fe:	4b20      	ldr	r3, [pc, #128]	; (800c680 <USBD_LL_Init+0xac>)
 800c600:	2200      	movs	r2, #0
 800c602:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800c604:	4b1e      	ldr	r3, [pc, #120]	; (800c680 <USBD_LL_Init+0xac>)
 800c606:	2200      	movs	r2, #0
 800c608:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800c60a:	4b1d      	ldr	r3, [pc, #116]	; (800c680 <USBD_LL_Init+0xac>)
 800c60c:	2200      	movs	r2, #0
 800c60e:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800c610:	481b      	ldr	r0, [pc, #108]	; (800c680 <USBD_LL_Init+0xac>)
 800c612:	f7f8 f9d3 	bl	80049bc <HAL_PCD_Init>
 800c616:	4603      	mov	r3, r0
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d001      	beq.n	800c620 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800c61c:	f7f6 fdf2 	bl	8003204 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c626:	2318      	movs	r3, #24
 800c628:	2200      	movs	r2, #0
 800c62a:	2100      	movs	r1, #0
 800c62c:	f7f9 fe47 	bl	80062be <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c636:	2358      	movs	r3, #88	; 0x58
 800c638:	2200      	movs	r2, #0
 800c63a:	2180      	movs	r1, #128	; 0x80
 800c63c:	f7f9 fe3f 	bl	80062be <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c646:	23c0      	movs	r3, #192	; 0xc0
 800c648:	2200      	movs	r2, #0
 800c64a:	2181      	movs	r1, #129	; 0x81
 800c64c:	f7f9 fe37 	bl	80062be <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c656:	f44f 7388 	mov.w	r3, #272	; 0x110
 800c65a:	2200      	movs	r2, #0
 800c65c:	2101      	movs	r1, #1
 800c65e:	f7f9 fe2e 	bl	80062be <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c668:	f44f 7380 	mov.w	r3, #256	; 0x100
 800c66c:	2200      	movs	r2, #0
 800c66e:	2182      	movs	r1, #130	; 0x82
 800c670:	f7f9 fe25 	bl	80062be <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800c674:	2300      	movs	r3, #0
}
 800c676:	4618      	mov	r0, r3
 800c678:	3708      	adds	r7, #8
 800c67a:	46bd      	mov	sp, r7
 800c67c:	bd80      	pop	{r7, pc}
 800c67e:	bf00      	nop
 800c680:	20001170 	.word	0x20001170
 800c684:	40005c00 	.word	0x40005c00

0800c688 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c688:	b580      	push	{r7, lr}
 800c68a:	b084      	sub	sp, #16
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c690:	2300      	movs	r3, #0
 800c692:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c694:	2300      	movs	r3, #0
 800c696:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c69e:	4618      	mov	r0, r3
 800c6a0:	f7f8 fa97 	bl	8004bd2 <HAL_PCD_Start>
 800c6a4:	4603      	mov	r3, r0
 800c6a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c6a8:	7bfb      	ldrb	r3, [r7, #15]
 800c6aa:	4618      	mov	r0, r3
 800c6ac:	f000 f94e 	bl	800c94c <USBD_Get_USB_Status>
 800c6b0:	4603      	mov	r3, r0
 800c6b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c6b4:	7bbb      	ldrb	r3, [r7, #14]
}
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	3710      	adds	r7, #16
 800c6ba:	46bd      	mov	sp, r7
 800c6bc:	bd80      	pop	{r7, pc}

0800c6be <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c6be:	b580      	push	{r7, lr}
 800c6c0:	b084      	sub	sp, #16
 800c6c2:	af00      	add	r7, sp, #0
 800c6c4:	6078      	str	r0, [r7, #4]
 800c6c6:	4608      	mov	r0, r1
 800c6c8:	4611      	mov	r1, r2
 800c6ca:	461a      	mov	r2, r3
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	70fb      	strb	r3, [r7, #3]
 800c6d0:	460b      	mov	r3, r1
 800c6d2:	70bb      	strb	r3, [r7, #2]
 800c6d4:	4613      	mov	r3, r2
 800c6d6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c6d8:	2300      	movs	r3, #0
 800c6da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c6dc:	2300      	movs	r3, #0
 800c6de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c6e6:	78bb      	ldrb	r3, [r7, #2]
 800c6e8:	883a      	ldrh	r2, [r7, #0]
 800c6ea:	78f9      	ldrb	r1, [r7, #3]
 800c6ec:	f7f8 fc0f 	bl	8004f0e <HAL_PCD_EP_Open>
 800c6f0:	4603      	mov	r3, r0
 800c6f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c6f4:	7bfb      	ldrb	r3, [r7, #15]
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	f000 f928 	bl	800c94c <USBD_Get_USB_Status>
 800c6fc:	4603      	mov	r3, r0
 800c6fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c700:	7bbb      	ldrb	r3, [r7, #14]
}
 800c702:	4618      	mov	r0, r3
 800c704:	3710      	adds	r7, #16
 800c706:	46bd      	mov	sp, r7
 800c708:	bd80      	pop	{r7, pc}

0800c70a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c70a:	b580      	push	{r7, lr}
 800c70c:	b084      	sub	sp, #16
 800c70e:	af00      	add	r7, sp, #0
 800c710:	6078      	str	r0, [r7, #4]
 800c712:	460b      	mov	r3, r1
 800c714:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c716:	2300      	movs	r3, #0
 800c718:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c71a:	2300      	movs	r3, #0
 800c71c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c724:	78fa      	ldrb	r2, [r7, #3]
 800c726:	4611      	mov	r1, r2
 800c728:	4618      	mov	r0, r3
 800c72a:	f7f8 fc56 	bl	8004fda <HAL_PCD_EP_Close>
 800c72e:	4603      	mov	r3, r0
 800c730:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c732:	7bfb      	ldrb	r3, [r7, #15]
 800c734:	4618      	mov	r0, r3
 800c736:	f000 f909 	bl	800c94c <USBD_Get_USB_Status>
 800c73a:	4603      	mov	r3, r0
 800c73c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c73e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c740:	4618      	mov	r0, r3
 800c742:	3710      	adds	r7, #16
 800c744:	46bd      	mov	sp, r7
 800c746:	bd80      	pop	{r7, pc}

0800c748 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c748:	b580      	push	{r7, lr}
 800c74a:	b084      	sub	sp, #16
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	6078      	str	r0, [r7, #4]
 800c750:	460b      	mov	r3, r1
 800c752:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c754:	2300      	movs	r3, #0
 800c756:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c758:	2300      	movs	r3, #0
 800c75a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c762:	78fa      	ldrb	r2, [r7, #3]
 800c764:	4611      	mov	r1, r2
 800c766:	4618      	mov	r0, r3
 800c768:	f7f8 fd16 	bl	8005198 <HAL_PCD_EP_SetStall>
 800c76c:	4603      	mov	r3, r0
 800c76e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c770:	7bfb      	ldrb	r3, [r7, #15]
 800c772:	4618      	mov	r0, r3
 800c774:	f000 f8ea 	bl	800c94c <USBD_Get_USB_Status>
 800c778:	4603      	mov	r3, r0
 800c77a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c77c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c77e:	4618      	mov	r0, r3
 800c780:	3710      	adds	r7, #16
 800c782:	46bd      	mov	sp, r7
 800c784:	bd80      	pop	{r7, pc}

0800c786 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c786:	b580      	push	{r7, lr}
 800c788:	b084      	sub	sp, #16
 800c78a:	af00      	add	r7, sp, #0
 800c78c:	6078      	str	r0, [r7, #4]
 800c78e:	460b      	mov	r3, r1
 800c790:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c792:	2300      	movs	r3, #0
 800c794:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c796:	2300      	movs	r3, #0
 800c798:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c7a0:	78fa      	ldrb	r2, [r7, #3]
 800c7a2:	4611      	mov	r1, r2
 800c7a4:	4618      	mov	r0, r3
 800c7a6:	f7f8 fd57 	bl	8005258 <HAL_PCD_EP_ClrStall>
 800c7aa:	4603      	mov	r3, r0
 800c7ac:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c7ae:	7bfb      	ldrb	r3, [r7, #15]
 800c7b0:	4618      	mov	r0, r3
 800c7b2:	f000 f8cb 	bl	800c94c <USBD_Get_USB_Status>
 800c7b6:	4603      	mov	r3, r0
 800c7b8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c7ba:	7bbb      	ldrb	r3, [r7, #14]
}
 800c7bc:	4618      	mov	r0, r3
 800c7be:	3710      	adds	r7, #16
 800c7c0:	46bd      	mov	sp, r7
 800c7c2:	bd80      	pop	{r7, pc}

0800c7c4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c7c4:	b480      	push	{r7}
 800c7c6:	b085      	sub	sp, #20
 800c7c8:	af00      	add	r7, sp, #0
 800c7ca:	6078      	str	r0, [r7, #4]
 800c7cc:	460b      	mov	r3, r1
 800c7ce:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c7d6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c7d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	da0c      	bge.n	800c7fa <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c7e0:	78fb      	ldrb	r3, [r7, #3]
 800c7e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c7e6:	68f9      	ldr	r1, [r7, #12]
 800c7e8:	1c5a      	adds	r2, r3, #1
 800c7ea:	4613      	mov	r3, r2
 800c7ec:	009b      	lsls	r3, r3, #2
 800c7ee:	4413      	add	r3, r2
 800c7f0:	00db      	lsls	r3, r3, #3
 800c7f2:	440b      	add	r3, r1
 800c7f4:	3302      	adds	r3, #2
 800c7f6:	781b      	ldrb	r3, [r3, #0]
 800c7f8:	e00b      	b.n	800c812 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c7fa:	78fb      	ldrb	r3, [r7, #3]
 800c7fc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c800:	68f9      	ldr	r1, [r7, #12]
 800c802:	4613      	mov	r3, r2
 800c804:	009b      	lsls	r3, r3, #2
 800c806:	4413      	add	r3, r2
 800c808:	00db      	lsls	r3, r3, #3
 800c80a:	440b      	add	r3, r1
 800c80c:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800c810:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c812:	4618      	mov	r0, r3
 800c814:	3714      	adds	r7, #20
 800c816:	46bd      	mov	sp, r7
 800c818:	bc80      	pop	{r7}
 800c81a:	4770      	bx	lr

0800c81c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c81c:	b580      	push	{r7, lr}
 800c81e:	b084      	sub	sp, #16
 800c820:	af00      	add	r7, sp, #0
 800c822:	6078      	str	r0, [r7, #4]
 800c824:	460b      	mov	r3, r1
 800c826:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c828:	2300      	movs	r3, #0
 800c82a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c82c:	2300      	movs	r3, #0
 800c82e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c836:	78fa      	ldrb	r2, [r7, #3]
 800c838:	4611      	mov	r1, r2
 800c83a:	4618      	mov	r0, r3
 800c83c:	f7f8 fb42 	bl	8004ec4 <HAL_PCD_SetAddress>
 800c840:	4603      	mov	r3, r0
 800c842:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c844:	7bfb      	ldrb	r3, [r7, #15]
 800c846:	4618      	mov	r0, r3
 800c848:	f000 f880 	bl	800c94c <USBD_Get_USB_Status>
 800c84c:	4603      	mov	r3, r0
 800c84e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c850:	7bbb      	ldrb	r3, [r7, #14]
}
 800c852:	4618      	mov	r0, r3
 800c854:	3710      	adds	r7, #16
 800c856:	46bd      	mov	sp, r7
 800c858:	bd80      	pop	{r7, pc}

0800c85a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c85a:	b580      	push	{r7, lr}
 800c85c:	b086      	sub	sp, #24
 800c85e:	af00      	add	r7, sp, #0
 800c860:	60f8      	str	r0, [r7, #12]
 800c862:	607a      	str	r2, [r7, #4]
 800c864:	461a      	mov	r2, r3
 800c866:	460b      	mov	r3, r1
 800c868:	72fb      	strb	r3, [r7, #11]
 800c86a:	4613      	mov	r3, r2
 800c86c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c86e:	2300      	movs	r3, #0
 800c870:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c872:	2300      	movs	r3, #0
 800c874:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c87c:	893b      	ldrh	r3, [r7, #8]
 800c87e:	7af9      	ldrb	r1, [r7, #11]
 800c880:	687a      	ldr	r2, [r7, #4]
 800c882:	f7f8 fc46 	bl	8005112 <HAL_PCD_EP_Transmit>
 800c886:	4603      	mov	r3, r0
 800c888:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c88a:	7dfb      	ldrb	r3, [r7, #23]
 800c88c:	4618      	mov	r0, r3
 800c88e:	f000 f85d 	bl	800c94c <USBD_Get_USB_Status>
 800c892:	4603      	mov	r3, r0
 800c894:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c896:	7dbb      	ldrb	r3, [r7, #22]
}
 800c898:	4618      	mov	r0, r3
 800c89a:	3718      	adds	r7, #24
 800c89c:	46bd      	mov	sp, r7
 800c89e:	bd80      	pop	{r7, pc}

0800c8a0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c8a0:	b580      	push	{r7, lr}
 800c8a2:	b086      	sub	sp, #24
 800c8a4:	af00      	add	r7, sp, #0
 800c8a6:	60f8      	str	r0, [r7, #12]
 800c8a8:	607a      	str	r2, [r7, #4]
 800c8aa:	461a      	mov	r2, r3
 800c8ac:	460b      	mov	r3, r1
 800c8ae:	72fb      	strb	r3, [r7, #11]
 800c8b0:	4613      	mov	r3, r2
 800c8b2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c8b8:	2300      	movs	r3, #0
 800c8ba:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c8c2:	893b      	ldrh	r3, [r7, #8]
 800c8c4:	7af9      	ldrb	r1, [r7, #11]
 800c8c6:	687a      	ldr	r2, [r7, #4]
 800c8c8:	f7f8 fbcf 	bl	800506a <HAL_PCD_EP_Receive>
 800c8cc:	4603      	mov	r3, r0
 800c8ce:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c8d0:	7dfb      	ldrb	r3, [r7, #23]
 800c8d2:	4618      	mov	r0, r3
 800c8d4:	f000 f83a 	bl	800c94c <USBD_Get_USB_Status>
 800c8d8:	4603      	mov	r3, r0
 800c8da:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c8dc:	7dbb      	ldrb	r3, [r7, #22]
}
 800c8de:	4618      	mov	r0, r3
 800c8e0:	3718      	adds	r7, #24
 800c8e2:	46bd      	mov	sp, r7
 800c8e4:	bd80      	pop	{r7, pc}

0800c8e6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c8e6:	b580      	push	{r7, lr}
 800c8e8:	b082      	sub	sp, #8
 800c8ea:	af00      	add	r7, sp, #0
 800c8ec:	6078      	str	r0, [r7, #4]
 800c8ee:	460b      	mov	r3, r1
 800c8f0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c8f8:	78fa      	ldrb	r2, [r7, #3]
 800c8fa:	4611      	mov	r1, r2
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	f7f8 fbf1 	bl	80050e4 <HAL_PCD_EP_GetRxCount>
 800c902:	4603      	mov	r3, r0
}
 800c904:	4618      	mov	r0, r3
 800c906:	3708      	adds	r7, #8
 800c908:	46bd      	mov	sp, r7
 800c90a:	bd80      	pop	{r7, pc}

0800c90c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c90c:	b480      	push	{r7}
 800c90e:	b083      	sub	sp, #12
 800c910:	af00      	add	r7, sp, #0
 800c912:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c914:	4b02      	ldr	r3, [pc, #8]	; (800c920 <USBD_static_malloc+0x14>)
}
 800c916:	4618      	mov	r0, r3
 800c918:	370c      	adds	r7, #12
 800c91a:	46bd      	mov	sp, r7
 800c91c:	bc80      	pop	{r7}
 800c91e:	4770      	bx	lr
 800c920:	2000145c 	.word	0x2000145c

0800c924 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c924:	b480      	push	{r7}
 800c926:	b083      	sub	sp, #12
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]

}
 800c92c:	bf00      	nop
 800c92e:	370c      	adds	r7, #12
 800c930:	46bd      	mov	sp, r7
 800c932:	bc80      	pop	{r7}
 800c934:	4770      	bx	lr

0800c936 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c936:	b480      	push	{r7}
 800c938:	b083      	sub	sp, #12
 800c93a:	af00      	add	r7, sp, #0
 800c93c:	6078      	str	r0, [r7, #4]
 800c93e:	460b      	mov	r3, r1
 800c940:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800c942:	bf00      	nop
 800c944:	370c      	adds	r7, #12
 800c946:	46bd      	mov	sp, r7
 800c948:	bc80      	pop	{r7}
 800c94a:	4770      	bx	lr

0800c94c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c94c:	b480      	push	{r7}
 800c94e:	b085      	sub	sp, #20
 800c950:	af00      	add	r7, sp, #0
 800c952:	4603      	mov	r3, r0
 800c954:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c956:	2300      	movs	r3, #0
 800c958:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c95a:	79fb      	ldrb	r3, [r7, #7]
 800c95c:	2b03      	cmp	r3, #3
 800c95e:	d817      	bhi.n	800c990 <USBD_Get_USB_Status+0x44>
 800c960:	a201      	add	r2, pc, #4	; (adr r2, 800c968 <USBD_Get_USB_Status+0x1c>)
 800c962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c966:	bf00      	nop
 800c968:	0800c979 	.word	0x0800c979
 800c96c:	0800c97f 	.word	0x0800c97f
 800c970:	0800c985 	.word	0x0800c985
 800c974:	0800c98b 	.word	0x0800c98b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c978:	2300      	movs	r3, #0
 800c97a:	73fb      	strb	r3, [r7, #15]
    break;
 800c97c:	e00b      	b.n	800c996 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c97e:	2302      	movs	r3, #2
 800c980:	73fb      	strb	r3, [r7, #15]
    break;
 800c982:	e008      	b.n	800c996 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c984:	2301      	movs	r3, #1
 800c986:	73fb      	strb	r3, [r7, #15]
    break;
 800c988:	e005      	b.n	800c996 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c98a:	2302      	movs	r3, #2
 800c98c:	73fb      	strb	r3, [r7, #15]
    break;
 800c98e:	e002      	b.n	800c996 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c990:	2302      	movs	r3, #2
 800c992:	73fb      	strb	r3, [r7, #15]
    break;
 800c994:	bf00      	nop
  }
  return usb_status;
 800c996:	7bfb      	ldrb	r3, [r7, #15]
}
 800c998:	4618      	mov	r0, r3
 800c99a:	3714      	adds	r7, #20
 800c99c:	46bd      	mov	sp, r7
 800c99e:	bc80      	pop	{r7}
 800c9a0:	4770      	bx	lr
 800c9a2:	bf00      	nop

0800c9a4 <__libc_init_array>:
 800c9a4:	b570      	push	{r4, r5, r6, lr}
 800c9a6:	2600      	movs	r6, #0
 800c9a8:	4d0c      	ldr	r5, [pc, #48]	; (800c9dc <__libc_init_array+0x38>)
 800c9aa:	4c0d      	ldr	r4, [pc, #52]	; (800c9e0 <__libc_init_array+0x3c>)
 800c9ac:	1b64      	subs	r4, r4, r5
 800c9ae:	10a4      	asrs	r4, r4, #2
 800c9b0:	42a6      	cmp	r6, r4
 800c9b2:	d109      	bne.n	800c9c8 <__libc_init_array+0x24>
 800c9b4:	f000 f830 	bl	800ca18 <_init>
 800c9b8:	2600      	movs	r6, #0
 800c9ba:	4d0a      	ldr	r5, [pc, #40]	; (800c9e4 <__libc_init_array+0x40>)
 800c9bc:	4c0a      	ldr	r4, [pc, #40]	; (800c9e8 <__libc_init_array+0x44>)
 800c9be:	1b64      	subs	r4, r4, r5
 800c9c0:	10a4      	asrs	r4, r4, #2
 800c9c2:	42a6      	cmp	r6, r4
 800c9c4:	d105      	bne.n	800c9d2 <__libc_init_array+0x2e>
 800c9c6:	bd70      	pop	{r4, r5, r6, pc}
 800c9c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c9cc:	4798      	blx	r3
 800c9ce:	3601      	adds	r6, #1
 800c9d0:	e7ee      	b.n	800c9b0 <__libc_init_array+0xc>
 800c9d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c9d6:	4798      	blx	r3
 800c9d8:	3601      	adds	r6, #1
 800c9da:	e7f2      	b.n	800c9c2 <__libc_init_array+0x1e>
 800c9dc:	0800caac 	.word	0x0800caac
 800c9e0:	0800caac 	.word	0x0800caac
 800c9e4:	0800caac 	.word	0x0800caac
 800c9e8:	0800cab0 	.word	0x0800cab0

0800c9ec <memcpy>:
 800c9ec:	440a      	add	r2, r1
 800c9ee:	4291      	cmp	r1, r2
 800c9f0:	f100 33ff 	add.w	r3, r0, #4294967295
 800c9f4:	d100      	bne.n	800c9f8 <memcpy+0xc>
 800c9f6:	4770      	bx	lr
 800c9f8:	b510      	push	{r4, lr}
 800c9fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c9fe:	4291      	cmp	r1, r2
 800ca00:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ca04:	d1f9      	bne.n	800c9fa <memcpy+0xe>
 800ca06:	bd10      	pop	{r4, pc}

0800ca08 <memset>:
 800ca08:	4603      	mov	r3, r0
 800ca0a:	4402      	add	r2, r0
 800ca0c:	4293      	cmp	r3, r2
 800ca0e:	d100      	bne.n	800ca12 <memset+0xa>
 800ca10:	4770      	bx	lr
 800ca12:	f803 1b01 	strb.w	r1, [r3], #1
 800ca16:	e7f9      	b.n	800ca0c <memset+0x4>

0800ca18 <_init>:
 800ca18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca1a:	bf00      	nop
 800ca1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca1e:	bc08      	pop	{r3}
 800ca20:	469e      	mov	lr, r3
 800ca22:	4770      	bx	lr

0800ca24 <_fini>:
 800ca24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca26:	bf00      	nop
 800ca28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca2a:	bc08      	pop	{r3}
 800ca2c:	469e      	mov	lr, r3
 800ca2e:	4770      	bx	lr
