--------------------------------------------------------------------------------
Release 9.2.04i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx92i\bin\nt\trce.exe -ise Z:/sum1g/sum1g.ise -intstyle ise -e 3 -s 4
-xml sum1g sum1g.ncd -o sum1g.twr sum1g.pcf

Design file:              sum1g.ncd
Physical constraint file: sum1g.pcf
Device,package,speed:     xa3s50,vqg100,-4 (PRODUCTION 1.39 2007-10-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A              |Co             |    7.406|
A              |S              |    7.304|
B              |Co             |    7.209|
B              |S              |    7.185|
Ci             |Co             |    7.209|
Ci             |S              |    7.227|
---------------+---------------+---------+


Analysis completed Fri Feb 24 22:48:32 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 120 MB



