DCI_SDK (1.0.0) Release Notes

- Release: DCI_SDK PRC
- Version: DCI_SDK_V1.0.0
- Date:    2025-08-06
- Compiler: IAR C/C++ Compiler V9.60.2.399 for ARM
- Code size: 
    -delivery/mcxa2xx_release/static_library/mcxa2xx/libclns.a
        TEXT 	RO 	RW 	ZI 	TOTAL_CONSUMPTION
        118456 23784 	0 	0 	142240

    -delivery/mcxl2xx_release/static_library/mcxl2xx/libclns.a
        TEXT 	RO 	RW 	ZI 	TOTAL_CONSUMPTION
        118248 23784 	0 	0 	142032


--- Test Targets: 
   - MCX A276 sample
   - CCCS FPGA v2 using A20 cosim v2 bitfile r1785

--- New Features 
      - The PRNG seed function provided. The PRNG must be seeded after Power-On reset before first CLib usage
      - Coverity/MISRA violations fixes
      - Hardened memory functions for copy and compare (Robust Copy/Compare/Set/Clear, Secure Copy/Compare/Set/XOR)
      - Usage of HW CRC IP for CRC calculations
      - Performance optimizations for Cipher and Hash operations
      - Test coverage improvements
      - TRNG configuration check during TRNG initialization removed.
      - Zero Hash issue for ECDSA Verify fix

--- Features:
   - Components included: mcuxClAead, mcuxClAeadModes, mcuxClAes, mcuxClBuffer, mcuxClCipher, mcuxClCipherModes, mcuxClCore, mcuxClCrc,
                          mcuxClDma, mcuxClEcc, mcuxClExample, mcuxClFfdh, mcuxClGlikey, mcuxClHash, mcuxClHashModes, mcuxClHmac, mcuxClKey,
                          mcuxClMac, mcuxClMacModes, mcuxClMath, mcuxClMemory, mcuxClPadding, mcuxClPkc, mcuxClPrng, mcuxClRandom,
                          mcuxClRandomModes, mcuxClResource, mcuxClRsa, mcuxClSession, mcuxClSgi, mcuxClSignature, mcuxClTrng,
                          mcuxCsslCPreProcessor, mcuxCsslDataIntegrity, mcuxCsslFlowProtection, mcuxCsslMemory, mcuxCsslParamIntegrity, 
                          mcuxCsslPrng, mcuxCsslSecureCounter

--- Known Issues/Limitations:
   - To use any Asymmetric Cryptographic Operations the RAM_INTERLEAVE flag in SYSCON must be enabled before invoking any CLib Asymmetric Cryptographic Functionality.
   - L20 variants tested on CoSim FPGA v2 only
   - The ARMGCC build on A20 SDK variant is failing due to bug in platform header file. 
     The HW team will be informed to fix header file and meanwhile appropriate patch for platform header file will be provided 
     together with the release package
   - Mac.CMAC.nxpClMac_oneshot_compute_cmac_nonblocking_source_bus_error_L4 tests failed on COSIM FPGA v2, because the DMA error interrupt is not routed correctly. 
     It passes on A20 sample. (CLNS-19717)
