#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 17 08:57:04 2019
# Process ID: 4759
# Current directory: /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/synth_1
# Command line: vivado -log xilinx_dma_pcie_ep.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xilinx_dma_pcie_ep.tcl
# Log file: /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/synth_1/xilinx_dma_pcie_ep.vds
# Journal file: /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source xilinx_dma_pcie_ep.tcl -notrace
Command: synth_design -top xilinx_dma_pcie_ep -part xcvu9p-fsgd2104-2L-e -fanout_limit 128
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4777 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1413.992 ; gain = 16.000 ; free physical = 57560 ; free virtual = 62455
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xilinx_dma_pcie_ep' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_dma_pcie_ep.sv:57]
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 2 - type: integer 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: FALSE - type: string 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter EXT_PIPE_SIM bound to: FALSE - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_DEVICE_NUMBER bound to: 0 - type: integer 
	Parameter AXIS_CCIX_RX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_TX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_RX_TUSER_WIDTH bound to: 46 - type: integer 
	Parameter AXIS_CCIX_TX_TUSER_WIDTH bound to: 46 - type: integer 
	Parameter USER_CLK_FREQ bound to: 5 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_USR_IRQ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/synth_1/.Xil/Vivado-4759-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/synth_1/.Xil/Vivado-4759-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20599]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (2#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20599]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (3#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (4#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230]
INFO: [Synth 8-6157] synthesizing module 'xdma_0' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/synth_1/.Xil/Vivado-4759-ubuntu/realtime/xdma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0' (5#1) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/synth_1/.Xil/Vivado-4759-ubuntu/realtime/xdma_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'xdma_app' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xdma_app.v:57]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXIS_RQ_USER_WIDTH bound to: 62 - type: integer 
	Parameter C_S_AXIS_CQP_USER_WIDTH bound to: 88 - type: integer 
	Parameter C_M_AXIS_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter C_S_AXIS_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter C_S_KEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_M_KEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_XDMA_NUM_CHNL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axilite_clock_converter_32d32aw' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/synth_1/.Xil/Vivado-4759-ubuntu/realtime/axilite_clock_converter_32d32aw_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axilite_clock_converter_32d32aw' (6#1) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/synth_1/.Xil/Vivado-4759-ubuntu/realtime/axilite_clock_converter_32d32aw_stub.v:6]
WARNING: [Synth 8-350] instance 'axilite_clock_converter_32d32aw_inst' of module 'axilite_clock_converter_32d32aw' requires 42 connections, but only 38 given [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xdma_app.v:324]
INFO: [Synth 8-6157] synthesizing module 'axi4_lite_amm_bridge' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/synth_1/.Xil/Vivado-4759-ubuntu/realtime/axi4_lite_amm_bridge_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi4_lite_amm_bridge' (7#1) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/synth_1/.Xil/Vivado-4759-ubuntu/realtime/axi4_lite_amm_bridge_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi4_lite_amm_slave' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/axi4_lite_amm_slave.v:66]
	Parameter C_HAS_FIXED_WAIT bound to: 0 - type: integer 
	Parameter C_HAS_RESPONSE bound to: 0 - type: integer 
	Parameter C_FIXED_WRITE_WAIT bound to: 1 - type: integer 
	Parameter C_FIXED_READ_WAIT bound to: 1 - type: integer 
	Parameter C_HAS_FIXED_READ_LATENCY bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_AVM_BURST_WIDTH bound to: 1 - type: integer 
	Parameter C_PROTOCOL bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_AD_DATA bound to: 2'b01 
	Parameter READ_ADDRESS bound to: 2'b10 
	Parameter READ_DATA bound to: 2'b11 
	Parameter C_FIXED_READ_WAIT_1 bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/axi4_lite_amm_slave.v:222]
WARNING: [Synth 8-6014] Unused sequential element rd_lat_done_reg was removed.  [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/axi4_lite_amm_slave.v:183]
WARNING: [Synth 8-6014] Unused sequential element wait_done_reg was removed.  [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/axi4_lite_amm_slave.v:217]
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/axi4_lite_amm_slave.v:261]
INFO: [Synth 8-4471] merging register 'avm_write_i1_reg' into 'local_mem_wren_reg' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/axi4_lite_amm_slave.v:201]
WARNING: [Synth 8-6014] Unused sequential element avm_write_i1_reg was removed.  [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/axi4_lite_amm_slave.v:201]
INFO: [Synth 8-6155] done synthesizing module 'axi4_lite_amm_slave' (8#1) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/axi4_lite_amm_slave.v:66]
WARNING: [Synth 8-689] width (9) of port connection 'avm_burstcount' does not match port width (1) of module 'axi4_lite_amm_slave' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xdma_app.v:416]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_128D32AW' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/synth_1/.Xil/Vivado-4759-ubuntu/realtime/axi_clock_converter_128D32AW_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_128D32AW' (9#1) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/synth_1/.Xil/Vivado-4759-ubuntu/realtime/axi_clock_converter_128D32AW_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_clock_converter_128D32AW_inst' of module 'axi_clock_converter_128D32AW' requires 82 connections, but only 62 given [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xdma_app.v:454]
INFO: [Synth 8-6157] synthesizing module 'axi4_amm_bridge' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/synth_1/.Xil/Vivado-4759-ubuntu/realtime/axi4_amm_bridge_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi4_amm_bridge' (10#1) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/synth_1/.Xil/Vivado-4759-ubuntu/realtime/axi4_amm_bridge_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi4_amm_slave' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/axi4_amm_slave.v:66]
	Parameter C_HAS_FIXED_WAIT bound to: 0 - type: integer 
	Parameter C_HAS_RESPONSE bound to: 0 - type: integer 
	Parameter C_FIXED_WRITE_WAIT bound to: 1 - type: integer 
	Parameter C_FIXED_READ_WAIT bound to: 1 - type: integer 
	Parameter C_HAS_FIXED_READ_LATENCY bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_AVM_BURST_WIDTH bound to: 9 - type: integer 
	Parameter C_PROTOCOL bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/axi4_amm_slave.v:98]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/axi4_amm_slave.v:99]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/axi4_amm_slave.v:100]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/axi4_amm_slave.v:101]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/axi4_amm_slave.v:105]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/axi4_amm_slave.v:107]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/axi4_amm_slave.v:108]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/axi4_amm_slave.v:109]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/axi4_amm_slave.v:110]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/axi4_amm_slave.v:112]
INFO: [Synth 8-6155] done synthesizing module 'axi4_amm_slave' (11#1) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/axi4_amm_slave.v:66]
WARNING: [Synth 8-3848] Net s_axib_awready in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xdma_app.v:136]
WARNING: [Synth 8-3848] Net s_axib_wready in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xdma_app.v:141]
WARNING: [Synth 8-3848] Net s_axib_bid in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xdma_app.v:142]
WARNING: [Synth 8-3848] Net s_axib_bresp in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xdma_app.v:143]
WARNING: [Synth 8-3848] Net s_axib_bvalid in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xdma_app.v:144]
WARNING: [Synth 8-3848] Net s_axib_arready in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xdma_app.v:152]
WARNING: [Synth 8-3848] Net s_axib_rid in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xdma_app.v:153]
WARNING: [Synth 8-3848] Net s_axib_rdata in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xdma_app.v:154]
WARNING: [Synth 8-3848] Net s_axib_rresp in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xdma_app.v:155]
WARNING: [Synth 8-3848] Net s_axib_rlast in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xdma_app.v:156]
WARNING: [Synth 8-3848] Net s_axib_rvalid in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xdma_app.v:157]
WARNING: [Synth 8-3848] Net avm_byteenable_0 in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xdma_app.v:207]
WARNING: [Synth 8-3848] Net avm_beginbursttransfer_0 in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xdma_app.v:213]
WARNING: [Synth 8-3848] Net avm_burstcount_0 in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xdma_app.v:212]
INFO: [Synth 8-6155] done synthesizing module 'xdma_app' (12#1) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xdma_app.v:57]
INFO: [Synth 8-6157] synthesizing module 'cn_top' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cn_top.v:4]
	Parameter IL_KEY_ADDR bound to: 8'b01000000 
	Parameter FL_KEY_ADDR bound to: 8'b01010000 
	Parameter Z_ADDR bound to: 8'b00000100 
	Parameter CFG_BITS bound to: 4 - type: integer 
	Parameter CORE_ID_BITS bound to: 6 - type: integer 
	Parameter ASIC_ID_BITS bound to: 6 - type: integer 
	Parameter CFG_SPEEDUP_ML_LOG2 bound to: 15 - type: integer 
	Parameter CFG_SPEEDUP_IL_LOG2 bound to: 15 - type: integer 
	Parameter CORE_CFG_SPEEDUP_MODE bound to: 1 - type: integer 
	Parameter CORE_CFG_SINGLE_STEP bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter UNROLL bound to: 2 - type: integer 
	Parameter version bound to: 419890198 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cn_ml' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cn_ml.v:3]
	Parameter IL_KEY_ADDR bound to: 8'b01000000 
	Parameter FL_KEY_ADDR bound to: 8'b01010000 
	Parameter Z_ADDR bound to: 8'b00000100 
	Parameter CFG_BITS bound to: 4 - type: integer 
	Parameter CORE_ID_BITS bound to: 6 - type: integer 
	Parameter ASIC_ID_BITS bound to: 6 - type: integer 
	Parameter CFG_SPEEDUP_ML_LOG2 bound to: 15 - type: integer 
	Parameter CFG_SPEEDUP_IL_LOG2 bound to: 15 - type: integer 
	Parameter CORE_CFG_SPEEDUP_MODE bound to: 1 - type: integer 
	Parameter CORE_CFG_SINGLE_STEP bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter MULTIPLIER_DELAY bound to: 1 - type: integer 
	Parameter ELIMINATE_WAIT_STATE bound to: 1 - type: integer 
	Parameter BYTE_ADDRESS_BITS bound to: 19 - type: integer 
	Parameter phase_idle bound to: 8'b00000001 
	Parameter phase_0_read_stage_1 bound to: 8'b00000010 
	Parameter phase_1_aes_stage_1 bound to: 8'b00000100 
	Parameter phase_2_write_stage_1 bound to: 8'b00001000 
	Parameter phase_3_read_stage_2 bound to: 8'b00010000 
	Parameter phase_4_randommath_stage_2 bound to: 8'b00100000 
	Parameter phase_5_mul_stage_2 bound to: 8'b01000000 
	Parameter phase_6_write_stage_2 bound to: 8'b10000000 
	Parameter speedup_mask bound to: 0 - type: integer 
	Parameter last_iteration_full bound to: 524287 - type: integer 
	Parameter last_iteration_speedup bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cn_ml.v:165]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cn_ml.v:166]
INFO: [Synth 8-155] case statement is not full and has no default [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cn_ml.v:307]
INFO: [Synth 8-6157] synthesizing module 'random_math' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/random_math.v:1]
	Parameter s_idle bound to: 3'b001 
	Parameter s_run bound to: 3'b010 
	Parameter s_ret bound to: 3'b100 
	Parameter MUL bound to: 0 - type: integer 
	Parameter ADD bound to: 1 - type: integer 
	Parameter SUB bound to: 2 - type: integer 
	Parameter ROR bound to: 3 - type: integer 
	Parameter ROL bound to: 4 - type: integer 
	Parameter XOR bound to: 5 - type: integer 
	Parameter RET bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/random_math.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/random_math.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/random_math.v:142]
INFO: [Synth 8-6155] done synthesizing module 'random_math' (13#1) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/random_math.v:1]
INFO: [Synth 8-6157] synthesizing module 'mult_64wx64w_unsigned' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/synth_1/.Xil/Vivado-4759-ubuntu/realtime/mult_64wx64w_unsigned_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_64wx64w_unsigned' (14#1) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/synth_1/.Xil/Vivado-4759-ubuntu/realtime/mult_64wx64w_unsigned_stub.v:6]
WARNING: [Synth 8-5788] Register in_r0_reg[0] in module cn_ml is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cn_ml.v:285]
WARNING: [Synth 8-5788] Register in_r0_reg[1] in module cn_ml is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cn_ml.v:285]
WARNING: [Synth 8-5788] Register in_r0_reg[2] in module cn_ml is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cn_ml.v:285]
WARNING: [Synth 8-5788] Register in_r0_reg[3] in module cn_ml is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cn_ml.v:285]
WARNING: [Synth 8-3848] Net ram_rden in module/entity cn_ml does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cn_ml.v:51]
INFO: [Synth 8-6155] done synthesizing module 'cn_ml' (15#1) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cn_ml.v:3]
WARNING: [Synth 8-689] width (64) of port connection 'random_rdata' does not match port width (56) of module 'cn_ml' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cn_top.v:217]
WARNING: [Synth 8-689] width (1) of port connection 'out_ax0' does not match port width (128) of module 'cn_ml' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cn_top.v:218]
WARNING: [Synth 8-689] width (1) of port connection 'out_bx0' does not match port width (128) of module 'cn_ml' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cn_top.v:219]
WARNING: [Synth 8-689] width (1) of port connection 'out_bx1' does not match port width (128) of module 'cn_ml' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cn_top.v:220]
INFO: [Synth 8-6157] synthesizing module 'cipherRound_mod' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cipherRound.v:3]
	Parameter UNROLL bound to: 1 - type: integer 
	Parameter RKW bound to: 128 - type: integer 
	Parameter N_last_iterations bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cipherRound.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cipherRound_mod' (16#1) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cipherRound.v:3]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cn_top.v:256]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_32768D128W' [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/synth_1/.Xil/Vivado-4759-ubuntu/realtime/blk_mem_32768D128W_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_32768D128W' (17#1) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/synth_1/.Xil/Vivado-4759-ubuntu/realtime/blk_mem_32768D128W_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cn_top' (18#1) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/cn_top.v:4]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_dma_pcie_ep' (19#1) [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_dma_pcie_ep.sv:57]
WARNING: [Synth 8-3331] design cipherRound_mod has unconnected port last_cipher_iteration
WARNING: [Synth 8-3331] design random_math has unconnected port random_ram_rdata[39]
WARNING: [Synth 8-3331] design random_math has unconnected port random_ram_rdata[38]
WARNING: [Synth 8-3331] design random_math has unconnected port random_ram_rdata[37]
WARNING: [Synth 8-3331] design random_math has unconnected port random_ram_rdata[36]
WARNING: [Synth 8-3331] design cn_ml has unconnected port ram_rden
WARNING: [Synth 8-3331] design axi4_lite_amm_slave has unconnected port avm_byteenable[3]
WARNING: [Synth 8-3331] design axi4_lite_amm_slave has unconnected port avm_byteenable[2]
WARNING: [Synth 8-3331] design axi4_lite_amm_slave has unconnected port avm_byteenable[1]
WARNING: [Synth 8-3331] design axi4_lite_amm_slave has unconnected port avm_byteenable[0]
WARNING: [Synth 8-3331] design axi4_lite_amm_slave has unconnected port avm_beginbursttransfer
WARNING: [Synth 8-3331] design axi4_lite_amm_slave has unconnected port avm_burstcount[0]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_awready
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_wready
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_bid[3]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_bid[2]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_bid[1]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_bid[0]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_bresp[1]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_bresp[0]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_bvalid
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_arready
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rid[3]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rid[2]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rid[1]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rid[0]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[127]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[126]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[125]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[124]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[123]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[122]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[121]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[120]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[119]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[118]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[117]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[116]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[115]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[114]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[113]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[112]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[111]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[110]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[109]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[108]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[107]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[106]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[105]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[104]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[103]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[102]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[101]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[100]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[99]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[98]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[97]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[96]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[95]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[94]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[93]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[92]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[91]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[90]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[89]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[88]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[87]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[86]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[85]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[84]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[83]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[82]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[81]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[80]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[79]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[78]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[77]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[76]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[75]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[74]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[73]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[72]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[71]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[70]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[69]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[68]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[67]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[66]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[65]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[64]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[63]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[62]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[61]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[60]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[59]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[58]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[57]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[56]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[55]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axib_rdata[54]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1496.742 ; gain = 98.750 ; free physical = 57522 ; free virtual = 62431
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1496.742 ; gain = 98.750 ; free physical = 57525 ; free virtual = 62442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1496.742 ; gain = 98.750 ; free physical = 57525 ; free virtual = 62442
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-2L-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'mem_clk_inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'mem_clk_inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/axi4_amm_bridge/axi4_amm_bridge/axi4_amm_bridge_in_context.xdc] for cell 'xdma_app_i/axi4_amm_bridge_dma_inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/axi4_amm_bridge/axi4_amm_bridge/axi4_amm_bridge_in_context.xdc] for cell 'xdma_app_i/axi4_amm_bridge_dma_inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/axi4_lite_amm_bridge/axi4_lite_amm_bridge/axi4_lite_amm_bridge_in_context.xdc] for cell 'xdma_app_i/axi4_lite_amm_bridge_inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/axi4_lite_amm_bridge/axi4_lite_amm_bridge/axi4_lite_amm_bridge_in_context.xdc] for cell 'xdma_app_i/axi4_lite_amm_bridge_inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/blk_mem_32768D128W/blk_mem_32768D128W/blk_mem_32768D128W_in_context.xdc] for cell 'cn_top_inst/cryptonightR_ram_inst_0'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/blk_mem_32768D128W/blk_mem_32768D128W/blk_mem_32768D128W_in_context.xdc] for cell 'cn_top_inst/cryptonightR_ram_inst_0'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/blk_mem_32768D128W/blk_mem_32768D128W/blk_mem_32768D128W_in_context.xdc] for cell 'cn_top_inst/cryptonightR_ram_inst_1'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/blk_mem_32768D128W/blk_mem_32768D128W/blk_mem_32768D128W_in_context.xdc] for cell 'cn_top_inst/cryptonightR_ram_inst_1'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/blk_mem_32768D128W/blk_mem_32768D128W/blk_mem_32768D128W_in_context.xdc] for cell 'cn_top_inst/cryptonightR_ram_inst_2'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/blk_mem_32768D128W/blk_mem_32768D128W/blk_mem_32768D128W_in_context.xdc] for cell 'cn_top_inst/cryptonightR_ram_inst_2'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/blk_mem_32768D128W/blk_mem_32768D128W/blk_mem_32768D128W_in_context.xdc] for cell 'cn_top_inst/cryptonightR_ram_inst_3'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/blk_mem_32768D128W/blk_mem_32768D128W/blk_mem_32768D128W_in_context.xdc] for cell 'cn_top_inst/cryptonightR_ram_inst_3'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/axi_clock_converter_128D32AW/axi_clock_converter_128D32AW/axi_clock_converter_128D32AW_in_context.xdc] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/axi_clock_converter_128D32AW/axi_clock_converter_128D32AW/axi_clock_converter_128D32AW_in_context.xdc] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/axilite_clock_converter_32d32aw/axilite_clock_converter_32d32aw/axilite_clock_converter_32d32aw_in_context.xdc] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/axilite_clock_converter_32d32aw/axilite_clock_converter_32d32aw/axilite_clock_converter_32d32aw_in_context.xdc] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/mult_64wx64w_unsigned/mult_64wx64w_unsigned/mult_64wx64w_unsigned_in_context.xdc] for cell 'cn_top_inst/cn_ml_inst/mult_64wx64w_inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/mult_64wx64w_unsigned/mult_64wx64w_unsigned/mult_64wx64w_unsigned_in_context.xdc] for cell 'cn_top_inst/cn_ml_inst/mult_64wx64w_inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc] for cell 'xdma_0_i'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc] for cell 'xdma_0_i'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34_eios_det/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_rxcdrreset_in/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_lffs/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_lffs/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_lffs/sync_vec[2].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_lffs/sync_vec[3].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_lffs/sync_vec[4].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_lffs/sync_vec[5].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_txcoeff/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_txcoeff/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_txcoeff/sync_vec[2].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_txcoeff/sync_vec[3].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_txcoeff/sync_vec[4].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_txcoeff/sync_vec[5].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_txpreset/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_txpreset/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_txpreset/sync_vec[2].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_txpreset/sync_vec[3].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_mac_in_detect/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].sync_cdrhold/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].cdr_ctrl_on_eidle_i/sync_gen34/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].cdr_ctrl_on_eidle_i/sync_gen34_eios_det/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].cdr_ctrl_on_eidle_i/sync_rxcdrreset_in/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].cdr_ctrl_on_eidle_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_rxeq_i/sync_lffs/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_rxeq_i/sync_lffs/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_rxeq_i/sync_lffs/sync_vec[2].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_rxeq_i/sync_lffs/sync_vec[3].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_rxeq_i/sync_lffs/sync_vec[4].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_rxeq_i/sync_lffs/sync_vec[5].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_rxeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_rxeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_rxeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_rxeq_i/sync_txcoeff/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_rxeq_i/sync_txcoeff/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_rxeq_i/sync_txcoeff/sync_vec[2].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_rxeq_i/sync_txcoeff/sync_vec[3].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_rxeq_i/sync_txcoeff/sync_vec[4].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_rxeq_i/sync_txcoeff/sync_vec[5].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_rxeq_i/sync_txpreset/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_rxeq_i/sync_txpreset/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_rxeq_i/sync_txpreset/sync_vec[2].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_rxeq_i/sync_txpreset/sync_vec[3].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].receiver_detect_termination_i/sync_mac_in_detect/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].sync_cdrhold/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_cplllock/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_gtpowergood/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_qpll0lock/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txprogdivresetdone/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:1]
WARNING: [Vivado 12-508] No pins matched '*sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:134]
WARNING: [Vivado 12-627] No clocks matched '*user*'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:137]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:137]
WARNING: [Vivado 12-508] No pins matched 'mem_clk_inst/inst/plle4_adv_inst/CLKOUT1'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:137]
WARNING: [Vivado 12-627] No clocks matched '*user*'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:138]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:138]
WARNING: [Vivado 12-627] No clocks matched '*user*'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:139]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:139]
WARNING: [Vivado 12-508] No pins matched 'mem_clk_inst/inst/plle4_adv_inst/CLKOUT1'. [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc:140]
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/xilinx_dma_pcie_ep_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/xilinx_pcie_xdma_ref_board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_dma_pcie_ep_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_dma_pcie_ep_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.969 ; gain = 0.000 ; free physical = 56388 ; free virtual = 61450
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.969 ; gain = 0.000 ; free physical = 56388 ; free virtual = 61450
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.969 ; gain = 0.000 ; free physical = 56388 ; free virtual = 61450
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2563.969 ; gain = 0.000 ; free physical = 56388 ; free virtual = 61450
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cn_top_inst/cryptonightR_ram_inst_0' at clock pin 'clka' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cn_top_inst/cryptonightR_ram_inst_1' at clock pin 'clka' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cn_top_inst/cryptonightR_ram_inst_2' at clock pin 'clka' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cn_top_inst/cryptonightR_ram_inst_3' at clock pin 'clka' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cn_top_inst/cn_ml_inst/mult_64wx64w_inst' at clock pin 'CLK' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'xdma_app_i/axi4_amm_bridge_dma_inst' at clock pin 's_axi_aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'xdma_app_i/axi4_lite_amm_bridge_inst' at clock pin 's_axi_aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'xdma_app_i/axi_clock_converter_128D32AW_inst' at clock pin 'm_axi_aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'xdma_app_i/axilite_clock_converter_32d32aw_inst' at clock pin 'm_axi_aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2563.969 ; gain = 1165.977 ; free physical = 56525 ; free virtual = 61596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2563.969 ; gain = 1165.977 ; free physical = 56525 ; free virtual = 61596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for free_run_clock_n_in. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for free_run_clock_n_in. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for free_run_clock_p_in. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for free_run_clock_p_in. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[1]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[1]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[1]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[1]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[1]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[1]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[1]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[1]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for mem_clk_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xdma_app_i/axi4_amm_bridge_dma_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xdma_app_i/axi4_lite_amm_bridge_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cn_top_inst/cryptonightR_ram_inst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cn_top_inst/cryptonightR_ram_inst_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cn_top_inst/cryptonightR_ram_inst_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cn_top_inst/cryptonightR_ram_inst_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xdma_app_i/axi_clock_converter_128D32AW_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xdma_app_i/axilite_clock_converter_32d32aw_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cn_top_inst/cn_ml_inst/mult_64wx64w_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xdma_0_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2563.969 ; gain = 1165.977 ; free physical = 56525 ; free virtual = 61596
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/random_math.v:142]
INFO: [Synth 8-5546] ROM "r0_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r0_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r0_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r0_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r0_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r0_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r0_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r0_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r0_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "random_ack" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iteration" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "h0_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "code0_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[70]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 2563.969 ; gain = 1165.977 ; free physical = 56491 ; free virtual = 61574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |cn_top__GB0             |           1|     41304|
|2     |cn_top__GB1             |           1|     35254|
|3     |xilinx_dma_pcie_ep__GC0 |           1|      2942|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 8     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 5     
	   3 Input    128 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 11    
	   2 Input     32 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 32    
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 14    
	               64 Bit    Registers := 89    
	               32 Bit    Registers := 31    
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 31    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   4 Input    512 Bit        Muxes := 2     
	   2 Input    512 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 5     
	   2 Input    128 Bit        Muxes := 7     
	   2 Input     64 Bit        Muxes := 91    
	   2 Input     32 Bit        Muxes := 193   
	   7 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 23    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 49    
	   3 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cipherRound_mod 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 32    
	   4 Input      8 Bit         XORs := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
Module random_math 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   7 Input     32 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 9     
Module cn_ml 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 8     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
+---XORs : 
	   3 Input    128 Bit         XORs := 1     
	   2 Input    128 Bit         XORs := 4     
	   2 Input     64 Bit         XORs := 11    
+---Registers : 
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 11    
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 13    
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   4 Input    512 Bit        Muxes := 2     
	   2 Input    512 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
Module cn_top 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 86    
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 85    
	   2 Input     32 Bit        Muxes := 175   
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi4_lite_amm_slave 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi4_amm_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "code0_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "code0_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/media/wanner/work/work/fpga_prj/CNv4_top_v1/imports/random_math.v:144]
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
INFO: [Synth 8-5544] ROM "h0_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_insti_1/\sts_reg_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 2563.969 ; gain = 1165.977 ; free physical = 56406 ; free virtual = 61521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+------------+---------------+----------------+
|Module Name     | RTL Object | Depth x Width | Implemented As | 
+----------------+------------+---------------+----------------+
|cipherRound_mod | SBOXf14    | 256x8         | LUT            | 
|cipherRound_mod | SBOXf13    | 256x8         | LUT            | 
|cipherRound_mod | SBOXf12    | 256x8         | LUT            | 
|cipherRound_mod | SBOXf11    | 256x8         | LUT            | 
|cipherRound_mod | SBOXf10    | 256x8         | LUT            | 
|cipherRound_mod | SBOXf9     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf8     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf7     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf6     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf5     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf4     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf3     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf2     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf1     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf0     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf      | 256x8         | LUT            | 
|cipherRound_mod | SBOXf14    | 256x8         | LUT            | 
|cipherRound_mod | SBOXf12    | 256x8         | LUT            | 
|cipherRound_mod | SBOXf11    | 256x8         | LUT            | 
|cipherRound_mod | SBOXf10    | 256x8         | LUT            | 
|cipherRound_mod | SBOXf9     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf8     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf7     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf6     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf5     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf4     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf3     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf2     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf1     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf0     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf      | 256x8         | LUT            | 
+----------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|random_math | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|random_math | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|random_math | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|random_math | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |cn_top__GB0             |           1|     13801|
|2     |cn_top__GB1             |           1|     24012|
|3     |xilinx_dma_pcie_ep__GC0 |           1|      2572|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mem_clk_inst/clk_out1' to pin 'mem_clk_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mem_clk_inst/clk_out2' to pin 'mem_clk_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'xdma_0_i/axi_aclk' to pin 'xdma_0_i/bbstub_axi_aclk/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:26 . Memory (MB): peak = 2818.492 ; gain = 1420.500 ; free physical = 55942 ; free virtual = 61090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:40 . Memory (MB): peak = 2953.680 ; gain = 1555.688 ; free physical = 55891 ; free virtual = 61040
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |xilinx_dma_pcie_ep__GC0 |           1|      2572|
|2     |xilinx_dma_pcie_ep_GT0  |           1|     37322|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:47 . Memory (MB): peak = 2953.680 ; gain = 1555.688 ; free physical = 55900 ; free virtual = 61049
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axilite_clock_converter_32d32aw_inst  has unconnected pin s_axi_awprot[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axilite_clock_converter_32d32aw_inst  has unconnected pin s_axi_awprot[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axilite_clock_converter_32d32aw_inst  has unconnected pin s_axi_awprot[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axilite_clock_converter_32d32aw_inst  has unconnected pin s_axi_arprot[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axilite_clock_converter_32d32aw_inst  has unconnected pin s_axi_arprot[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axilite_clock_converter_32d32aw_inst  has unconnected pin s_axi_arprot[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awlock[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awcache[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awcache[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awcache[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awcache[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awprot[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awprot[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awprot[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awregion[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awregion[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awregion[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awregion[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awqos[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awqos[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awqos[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awqos[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arlock[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arcache[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arcache[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arcache[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arcache[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arprot[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arprot[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arprot[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arregion[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arregion[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arregion[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arregion[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arqos[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arqos[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arqos[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arqos[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:48 . Memory (MB): peak = 2953.680 ; gain = 1555.688 ; free physical = 55898 ; free virtual = 61047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:48 . Memory (MB): peak = 2953.680 ; gain = 1555.688 ; free physical = 55898 ; free virtual = 61047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:50 . Memory (MB): peak = 2953.680 ; gain = 1555.688 ; free physical = 55896 ; free virtual = 61045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:50 . Memory (MB): peak = 2953.680 ; gain = 1555.688 ; free physical = 55896 ; free virtual = 61045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:50 . Memory (MB): peak = 2953.680 ; gain = 1555.688 ; free physical = 55896 ; free virtual = 61045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:50 . Memory (MB): peak = 2953.680 ; gain = 1555.688 ; free physical = 55896 ; free virtual = 61045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |clk_wiz_0                       |         1|
|2     |xdma_0                          |         1|
|3     |blk_mem_32768D128W              |         4|
|4     |mult_64wx64w_unsigned           |         1|
|5     |axilite_clock_converter_32d32aw |         1|
|6     |axi4_lite_amm_bridge            |         1|
|7     |axi_clock_converter_128D32AW    |         1|
|8     |axi4_amm_bridge                 |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |axi4_amm_bridge                 |     1|
|2     |axi4_lite_amm_bridge            |     1|
|3     |axi_clock_converter_128D32AW    |     1|
|4     |axilite_clock_converter_32d32aw |     1|
|5     |blk_mem_32768D128W              |     1|
|6     |blk_mem_32768D128W__4           |     1|
|7     |blk_mem_32768D128W__5           |     1|
|8     |blk_mem_32768D128W__6           |     1|
|9     |clk_wiz_0                       |     1|
|10    |mult_64wx64w_unsigned           |     1|
|11    |xdma_0                          |     1|
|12    |CARRY8                          |    87|
|13    |DSP_ALU                         |     3|
|14    |DSP_A_B_DATA                    |     3|
|15    |DSP_C_DATA                      |     3|
|16    |DSP_MULTIPLIER                  |     3|
|17    |DSP_M_DATA                      |     3|
|18    |DSP_OUTPUT                      |     3|
|19    |DSP_PREADD                      |     3|
|20    |DSP_PREADD_DATA                 |     3|
|21    |IBUFDS_GTE4                     |     1|
|22    |LUT1                            |    25|
|23    |LUT2                            |  1238|
|24    |LUT3                            |   987|
|25    |LUT4                            |   863|
|26    |LUT5                            |  1894|
|27    |LUT6                            |  4695|
|28    |MUXF7                           |  1343|
|29    |MUXF8                           |   592|
|30    |FDCE                            |  6602|
|31    |FDPE                            |  1849|
|32    |FDRE                            |   651|
|33    |FDSE                            |     1|
|34    |IBUF                            |     1|
|35    |OBUF                            |     3|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    | 23314|
|2     |  cn_top_inst                |cn_top              | 20435|
|3     |    aes_inst_ml              |cipherRound_mod     |   384|
|4     |    cn_ml_inst               |cn_ml               | 11475|
|5     |      random_math_inst       |random_math         |  3446|
|6     |        p_1_out              |p_1_out_funnel      |     8|
|7     |        p_1_out__0           |p_1_out_funnel__1   |     8|
|8     |        p_1_out__1           |p_1_out_funnel__2   |     8|
|9     |  xdma_app_i                 |xdma_app            |  2059|
|10    |    axi4_amm_slave_dma_isnt  |axi4_amm_slave      |   523|
|11    |    axi4_lite_amm_slave_inst |axi4_lite_amm_slave |   529|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:50 . Memory (MB): peak = 2953.680 ; gain = 1555.688 ; free physical = 55896 ; free virtual = 61045
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 38 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:29 . Memory (MB): peak = 2953.680 ; gain = 488.461 ; free physical = 55924 ; free virtual = 61073
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:01:50 . Memory (MB): peak = 2953.688 ; gain = 1555.688 ; free physical = 55934 ; free virtual = 61083
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2026 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.695 ; gain = 0.000 ; free physical = 55838 ; free virtual = 60988
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
258 Infos, 242 Warnings, 38 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:54 . Memory (MB): peak = 2985.695 ; gain = 1595.707 ; free physical = 55919 ; free virtual = 61069
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.695 ; gain = 0.000 ; free physical = 55919 ; free virtual = 61069
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/wanner/work/work/fpga_prj/CNv4_top_v1/xdma_0_ex.runs/synth_1/xilinx_dma_pcie_ep.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xilinx_dma_pcie_ep_utilization_synth.rpt -pb xilinx_dma_pcie_ep_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 17 08:59:09 2019...
