{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1486309362701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486309362702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 05 13:42:42 2017 " "Processing started: Sun Feb 05 13:42:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486309362702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1486309362702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uniciclo -c uniciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off uniciclo -c uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1486309362702 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1486309363150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniciclo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uniciclo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uniciclo-rtl " "Found design unit 1: uniciclo-rtl" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363958 ""} { "Info" "ISGN_ENTITY_NAME" "1 uniciclo " "Found entity 1: uniciclo" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486309363958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-rtl " "Found design unit 1: somador-rtl" {  } { { "somador.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/somador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363961 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486309363961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniciclo_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uniciclo_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uniciclo_tb-uniciclo_arch " "Found design unit 1: uniciclo_tb-uniciclo_arch" {  } { { "uniciclo_tb.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo_tb.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363963 ""} { "Info" "ISGN_ENTITY_NAME" "1 uniciclo_tb " "Found entity 1: uniciclo_tb" {  } { { "uniciclo_tb.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486309363963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mips_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_pkg " "Found design unit 1: mips_pkg" {  } { { "mips_pkg.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/mips_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486309363965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file breg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 breg-rtl " "Found design unit 1: breg-rtl" {  } { { "breg.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/breg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363968 ""} { "Info" "ISGN_ENTITY_NAME" "1 breg " "Found entity 1: breg" {  } { { "breg.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/breg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486309363968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breg_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file breg_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 breg_ula-rtl " "Found design unit 1: breg_ula-rtl" {  } { { "breg_ula.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/breg_ula.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363970 ""} { "Info" "ISGN_ENTITY_NAME" "1 breg_ula " "Found entity 1: breg_ula" {  } { { "breg_ula.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/breg_ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486309363970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c_ula-rtl " "Found design unit 1: c_ula-rtl" {  } { { "c_ula.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/c_ula.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363972 ""} { "Info" "ISGN_ENTITY_NAME" "1 c_ula " "Found entity 1: c_ula" {  } { { "c_ula.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/c_ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486309363972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-behavioral " "Found design unit 1: ula-behavioral" {  } { { "ula.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/ula.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363975 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486309363975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-rtl " "Found design unit 1: pc-rtl" {  } { { "pc.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/pc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363977 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486309363977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_5_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador_5_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador_5_bits-rtl " "Found design unit 1: multiplexador_5_bits-rtl" {  } { { "multiplexador_5_bits.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/multiplexador_5_bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363979 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_5_bits " "Found entity 1: multiplexador_5_bits" {  } { { "multiplexador_5_bits.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/multiplexador_5_bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486309363979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_instruction-SYN " "Found design unit 1: memory_instruction-SYN" {  } { { "memory_instruction.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/memory_instruction.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363982 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_instruction " "Found entity 1: memory_instruction" {  } { { "memory_instruction.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/memory_instruction.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486309363982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-SYN " "Found design unit 1: data_memory-SYN" {  } { { "data_memory.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/data_memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363985 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/data_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486309363985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_32_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador_32_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador_32_bits-rtl " "Found design unit 1: multiplexador_32_bits-rtl" {  } { { "multiplexador_32_bits.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/multiplexador_32_bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363987 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_32_bits " "Found entity 1: multiplexador_32_bits" {  } { { "multiplexador_32_bits.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/multiplexador_32_bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486309363987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-rtl " "Found design unit 1: control-rtl" {  } { { "control.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363989 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486309363989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486309363989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uniciclo " "Elaborating entity \"uniciclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1486309364036 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display uniciclo.vhd(10) " "VHDL Signal Declaration warning at uniciclo.vhd(10): used implicit default value for signal \"display\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1486309364040 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "func_32 uniciclo.vhd(16) " "VHDL Signal Declaration warning at uniciclo.vhd(16): used implicit default value for signal \"func_32\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1486309364040 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "readData1 uniciclo.vhd(18) " "VHDL Signal Declaration warning at uniciclo.vhd(18): used implicit default value for signal \"readData1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1486309364041 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegWrite uniciclo.vhd(33) " "VHDL Signal Declaration warning at uniciclo.vhd(33): used implicit default value for signal \"RegWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1486309364041 "|uniciclo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jump uniciclo.vhd(33) " "Verilog HDL or VHDL warning at uniciclo.vhd(33): object \"Jump\" assigned a value but never read" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486309364041 "|uniciclo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemRead uniciclo.vhd(33) " "Verilog HDL or VHDL warning at uniciclo.vhd(33): object \"MemRead\" assigned a value but never read" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486309364042 "|uniciclo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemtoReg uniciclo.vhd(33) " "Verilog HDL or VHDL warning at uniciclo.vhd(33): object \"MemtoReg\" assigned a value but never read" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486309364042 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_ins_out uniciclo.vhd(133) " "VHDL Process Statement warning at uniciclo.vhd(133): signal \"mem_ins_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486309364054 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_ins_out uniciclo.vhd(134) " "VHDL Process Statement warning at uniciclo.vhd(134): signal \"mem_ins_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486309364054 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_ins_out uniciclo.vhd(135) " "VHDL Process Statement warning at uniciclo.vhd(135): signal \"mem_ins_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486309364054 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_ins_out uniciclo.vhd(136) " "VHDL Process Statement warning at uniciclo.vhd(136): signal \"mem_ins_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486309364054 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address_mem_ins_in uniciclo.vhd(137) " "VHDL Process Statement warning at uniciclo.vhd(137): signal \"address_mem_ins_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486309364054 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_ins_out uniciclo.vhd(138) " "VHDL Process Statement warning at uniciclo.vhd(138): signal \"mem_ins_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486309364055 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "func_32 uniciclo.vhd(140) " "VHDL Process Statement warning at uniciclo.vhd(140): signal \"func_32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486309364055 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "func_16 uniciclo.vhd(141) " "VHDL Process Statement warning at uniciclo.vhd(141): signal \"func_16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486309364070 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_ins_out uniciclo.vhd(142) " "VHDL Process Statement warning at uniciclo.vhd(142): signal \"mem_ins_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486309364070 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_s1 uniciclo.vhd(142) " "VHDL Process Statement warning at uniciclo.vhd(142): signal \"result_s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486309364070 "|uniciclo"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "30 32 uniciclo.vhd(142) " "VHDL expression error at uniciclo.vhd(142): expression has 30 elements, but must have 32 elements" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 142 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1486309364070 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1486309364071 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 18 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486309364231 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 05 13:42:44 2017 " "Processing ended: Sun Feb 05 13:42:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486309364231 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486309364231 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486309364231 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486309364231 ""}
