DLL_CHANGE_NONE	,	V_35
"nvidia,emc-mode-reset"	,	L_20
tegra_emc_find_node_by_ram_code	,	F_30
DRAM_TYPE_DDR3	,	V_42
"no timing for rate %lu\n"	,	L_4
inode	,	V_130
EMC_REFCTRL	,	V_82
CONFIG_DEBUG_FS	,	V_147
EMC_CCFIFO_DATA	,	V_6
dev	,	V_13
"rate"	,	L_35
of_parse_phandle	,	F_50
"%s%lu"	,	L_28
seq_puts	,	F_37
EMC_BGBIAS_CTL0_BIAS0_DSC_E_PWRD_IBIAS_RX	,	V_48
"nvidia,emc-auto-cal-config3"	,	L_11
"nvidia,emc-ctt-term-ctrl"	,	L_16
EMC_AUTO_CAL_STATUS	,	V_15
ARRAY_SIZE	,	F_11
emc_burst_data	,	V_57
EMC_STATUS_TIMING_UPDATE_STALLED	,	V_12
EMC_SEL_DPD_CTRL_DDR3_MASK	,	V_43
"could not get memory controller\n"	,	L_39
tegra_emc_find_timing	,	F_9
"nvidia,emc-zcal-interval"	,	L_25
EMC_SELF_REF	,	V_84
emc_init	,	F_17
emc_auto_cal_config	,	V_67
emc_auto_cal_config3	,	V_65
node	,	V_110
"nvidia,emc-configuration"	,	L_7
EMC_STATUS	,	V_11
emc_auto_cal_config2	,	V_63
EMC_ZQ_CAL_LONG_CMD_DEV1	,	V_99
EMC_ZQ_CAL_LONG_CMD_DEV0	,	V_97
of_node	,	V_145
emc_cfg_2	,	V_78
GFP_KERNEL	,	V_119
device	,	V_133
"nvidia,emc-auto-cal-config2"	,	L_10
""	,	L_27
emc_debug_rate_set	,	F_33
device_node	,	V_109
i_private	,	V_132
seq_printf	,	F_36
of_property_read_u32	,	F_20
emc_seq_update_timing	,	F_3
last_timing	,	V_25
a	,	V_115
b	,	V_116
devm_ioremap_resource	,	F_49
c	,	V_125
EMC_FBIO_CFG5	,	V_106
seq_file	,	V_126
clk_get_sys	,	F_42
i	,	V_8
regs	,	V_5
ENOENT	,	V_33
"nvidia,emc-sel-dpd-ctrl"	,	L_22
s	,	V_127
S_IWUSR	,	V_137
tegra_emc_prepare_timing_change	,	F_10
of_node_put	,	F_28
platform_device	,	V_140
EMC_AUTO_CAL_CONFIG_AUTO_CAL_START	,	V_68
num_timings	,	V_22
EMC_AUTO_CAL_INTERVAL	,	V_14
"timing %s: failed to read rate: %d\n"	,	L_6
EMC_CFG_PWR_MASK	,	V_39
DLL_CHANGE_ON	,	V_36
emc_cfg	,	V_62
EMC_MRS_WAIT_CNT_SHORT_WAIT_SHIFT	,	V_74
cmp_timings	,	F_23
emc_mode_reset	,	V_89
"timing %s: failed to read emc burst data: %d\n"	,	L_8
EMC_MRS_WAIT_CNT_LONG_WAIT_MASK	,	V_75
res	,	V_143
emc_ctt_term_ctrl	,	V_55
last	,	V_24
tegra_mc_write_emem_configuration	,	F_12
"EMC initialization failed: %d\n"	,	L_42
EMC_CCFIFO_ADDR	,	V_7
EMC_EMRS	,	V_81
dram_type	,	V_41
clk_get_rate	,	F_32
emc_xm2dqspadctrl2	,	V_52
emc_sel_dpd_ctrl	,	V_105
name	,	V_112
emc	,	V_2
platform_get_resource	,	F_48
EMC_EMRS2	,	V_88
DRAM_TYPE_LPDDR3	,	V_104
child	,	V_118
of_find_device_by_node	,	F_51
"nvidia,emc-xm2dqspadctrl2"	,	L_23
private	,	V_128
"timing update timed out\n"	,	L_1
EMC_FBIO_CFG5_DRAM_TYPE_SHIFT	,	V_108
dtprop	,	T_3
update	,	V_32
EMC_AUTO_CAL_CONFIG2	,	V_64
EMC_AUTO_CAL_CONFIG3	,	V_66
EMC_FBIO_CFG5_DRAM_TYPE_MASK	,	V_107
emc_debugfs_init	,	F_40
dev_err	,	F_6
of_property_read_u32_array	,	F_21
debugfs_create_dir	,	F_41
rate	,	V_20
"auto cal disable timed out\n"	,	L_2
root	,	V_135
timings	,	V_23
EMC_SELF_REF_CMD_ENABLED	,	V_83
emc_dll_change	,	V_26
mask	,	V_31
EMC_BGBIAS_CTL0_BIAS0_DSC_E_PWRD	,	V_49
EMC_MODE_SET_LONG_CNT	,	V_91
EMC_MRW2	,	V_93
EMC_MRW	,	V_94
EMC_MRW4	,	V_96
EMC_MRS	,	V_92
EMC_INTSTATUS_CLKCHANGE_COMPLETE	,	V_18
dentry	,	V_134
EMC_REFCTRL_ENABLE	,	V_86
"nvidia,emc-auto-cal-config"	,	L_9
EMC_MRS_WAIT_CNT_LONG_WAIT_SHIFT	,	V_76
EMC_XM2DQSPADCTRL2_VREF_ENABLE	,	V_53
EMC_CFG_2_DIS_STP_OB_CLK_DURING_NON_WR	,	V_79
EMC_AUTO_CAL_CONFIG	,	V_69
ENOMEM	,	V_120
val2	,	V_30
prefix	,	V_129
"clock change timed out\n"	,	L_3
EMC_CFG_2	,	V_80
EMC_DRAM_DEV_SEL	,	F_14
"no memory timings for RAM code %u found in DT\n"	,	L_40
EMC_SEL_DPD_CTRL	,	V_45
emc_zcal_cnt_long	,	V_102
tegra_emc_complete_timing_change	,	F_15
EMC_XM2DQSPADCTRL2	,	V_51
val	,	V_29
"nvidia,emc-cfg"	,	L_14
clk	,	V_124
single_open	,	F_39
child_count	,	V_117
EMC_ZCAL_WAIT_CNT	,	V_103
load_one_timing_from_dt	,	F_19
EMC_XM2DQSPADCTRL2_RX_FT_REC_ENABLE	,	V_54
dram_num	,	V_71
emc_bgbias_ctl0	,	V_47
"nvidia,memory-controller"	,	L_38
emc_debug_supported_rates_open	,	F_38
EMC_ZCAL_INTERVAL	,	V_60
EMC_INTSTATUS	,	V_17
EMC_ZQ_CAL	,	V_98
tegra_emc_probe	,	F_46
tegra_emc_load_timings_from_dt	,	F_24
pre_wait	,	V_28
emc_debug_supported_rates_fops	,	V_139
"nvidia,emc-cfg-2"	,	L_15
debugfs_create_file	,	F_45
EMC_MRS_WAIT_CNT	,	V_77
emc_debug_rate_get	,	F_31
file	,	V_131
EMC_TIMING_CONTROL	,	V_9
EMC_MODE_SET_DLL_RESET	,	V_90
prop	,	T_2
for_each_child_of_node	,	F_27
"nvidia,emc-bgbias-ctl0"	,	L_13
emc_read_current_timing	,	F_16
EMC_STATUS_UPDATE_TIMEOUT	,	V_10
"nvidia,emc-zcal-cnt-long"	,	L_24
emc_auto_cal_interval	,	V_101
err	,	V_111
tegra_read_ram_code	,	F_53
cnt	,	V_70
"failed to create debugfs directory\n"	,	L_32
EPROBE_DEFER	,	V_146
EMC_CCFIFO_STATUS	,	V_100
EMC_REFCTRL_DEV_SEL	,	F_13
emc_mode_4	,	V_95
EMC_SEL_DPD_CTRL_MASK	,	V_44
emc_mode_1	,	V_34
of_get_child_count	,	F_25
emc_burst_regs	,	V_58
emc_mode_2	,	V_87
devm_kcalloc	,	F_26
emc_zcal_interval	,	V_59
udelay	,	F_5
tegra_mc_get_emem_device_count	,	F_18
"failed to create debugfs entry\n"	,	L_36
"\n"	,	L_30
ram_code	,	V_121
data	,	V_123
IS_ENABLED	,	F_55
emc_mrs_wait_cnt	,	V_72
"nvidia,emc-mode-4"	,	L_19
pdev	,	V_141
u32	,	T_1
mc	,	V_61
EMC_CFG_POWER_FEATURES_MASK	,	V_40
emc_ccfifo_writel	,	F_1
EMC_CTT_TERM_CTRL	,	V_56
"supported_rates"	,	L_37
EMC_READ_PROP	,	F_22
EMC_BGBIAS_CTL0	,	V_46
offset	,	V_4
" "	,	L_29
S_IRUGO	,	V_136
resource	,	V_142
timing	,	V_21
platform_driver_register	,	F_57
sort	,	F_29
PTR_ERR	,	F_44
"nvidia,emc-auto-cal-interval"	,	L_12
"nvidia,ram-code"	,	L_26
tegra_emc_init	,	F_56
dll_change	,	V_27
clk_set_rate	,	F_34
platform_set_drvdata	,	F_54
emc_timing	,	V_19
devm_kzalloc	,	F_47
"nvidia,emc-mode-2"	,	L_18
EMC_STALL_THEN_EXE_AFTER_CLKCHANGE	,	V_85
np	,	V_122
platform_get_drvdata	,	F_52
emc_debug_rate_fops	,	V_138
tegra_emc	,	V_1
"no memory timings for RAM code %u registered\n"	,	L_41
"nvidia,emc-mrs-wait-cnt"	,	L_21
tegra_emc_driver	,	V_148
DLL_CHANGE_OFF	,	V_37
IORESOURCE_MEM	,	V_144
value	,	V_3
"nvidia,emc-mode-1"	,	L_17
_a	,	V_113
readl	,	F_4
_b	,	V_114
writel	,	F_2
EMC_MRS_WAIT_CNT_SHORT_WAIT_MASK	,	V_73
"emc"	,	L_31
emc_seq_disable_auto_cal	,	F_7
"clock-frequency"	,	L_5
emc_debug_supported_rates_show	,	F_35
EMC_BGBIAS_CTL0_BIAS0_DSC_E_PWRD_IBIAS_VTTGEN	,	V_50
"tegra-clk-debug"	,	L_33
EMC_CFG	,	V_38
EMC_AUTO_CAL_STATUS_ACTIVE	,	V_16
u64	,	T_4
"failed to get debug clock: %ld\n"	,	L_34
emc_seq_wait_clkchange	,	F_8
IS_ERR	,	F_43
