{"sha": "f5204e6cb8ccfb786d254836ca4c06d3787b6c59", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZjUyMDRlNmNiOGNjZmI3ODZkMjU0ODM2Y2E0YzA2ZDM3ODdiNmM1OQ==", "commit": {"author": {"name": "Falk Hueffner", "email": "falk.hueffner@student.uni-tuebingen.de", "date": "2002-10-14T19:57:18Z"}, "committer": {"name": "Richard Henderson", "email": "rth@gcc.gnu.org", "date": "2002-10-14T19:57:18Z"}, "message": "re PR target/7211 (Alpha prefetch hints interpreted wrong)\n\n        * config/alpha/alpha.md (extendsidi2_nofix, extendsidi2_fix):\n        Swap zero extension arguments.\n        (umaxhi3): Fix instruction class.\n        PR target/7211\n        (prefetch): Fix prefetch instructions.\n        PR target/7238\n        (pkwb): Fix output constraint.\n\nFrom-SVN: r58133", "tree": {"sha": "36c7ac15f1a588536ab4e354909473741d1e9a5d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/36c7ac15f1a588536ab4e354909473741d1e9a5d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/f5204e6cb8ccfb786d254836ca4c06d3787b6c59", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f5204e6cb8ccfb786d254836ca4c06d3787b6c59", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f5204e6cb8ccfb786d254836ca4c06d3787b6c59", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f5204e6cb8ccfb786d254836ca4c06d3787b6c59/comments", "author": null, "committer": null, "parents": [{"sha": "40e6bc7e975a1113b5e0267b5a059fb87c5e05be", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/40e6bc7e975a1113b5e0267b5a059fb87c5e05be", "html_url": "https://github.com/Rust-GCC/gccrs/commit/40e6bc7e975a1113b5e0267b5a059fb87c5e05be"}], "stats": {"total": 24, "additions": 17, "deletions": 7}, "files": [{"sha": "2064e1d9e65b24924c8040cffb98eb6c6ee3afc4", "filename": "gcc/ChangeLog", "status": "modified", "additions": 10, "deletions": 0, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f5204e6cb8ccfb786d254836ca4c06d3787b6c59/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f5204e6cb8ccfb786d254836ca4c06d3787b6c59/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=f5204e6cb8ccfb786d254836ca4c06d3787b6c59", "patch": "@@ -1,3 +1,13 @@\n+2002-10-14  Falk Hueffner  <falk.hueffner@student.uni-tuebingen.de>\n+\n+\t* config/alpha/alpha.md (extendsidi2_nofix, extendsidi2_fix):\n+\tSwap zero extension arguments.\n+\t(umaxhi3): Fix instruction class.\n+\tPR target/7211\n+\t(prefetch): Fix prefetch instructions.\n+\tPR target/7238\n+\t(pkwb): Fix output constraint.\n+\n 2002-10-14  Alexandre Oliva  <aoliva@redhat.com>\n \n \t* config/mips/mips.c (print_operand): Increase buffer size for"}, {"sha": "c878366b8460c901e8d6c2b10ba7390c8b9b1020", "filename": "gcc/config/alpha/alpha.md", "status": "modified", "additions": 7, "deletions": 7, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f5204e6cb8ccfb786d254836ca4c06d3787b6c59/gcc%2Fconfig%2Falpha%2Falpha.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f5204e6cb8ccfb786d254836ca4c06d3787b6c59/gcc%2Fconfig%2Falpha%2Falpha.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Falpha%2Falpha.md?ref=f5204e6cb8ccfb786d254836ca4c06d3787b6c59", "patch": "@@ -171,7 +171,7 @@ fadd,fmul,fcpys,fdiv,fsqrt,misc,mvi,ftoi,itof,multi,none\"\n \t  (match_operand:SI 1 \"nonimmediate_operand\" \"r,m,*f,m\")))]\n   \"! TARGET_FIX\"\n   \"@\n-   addl %1,$31,%0\n+   addl $31,%1,%0\n    ldl %0,%1\n    cvtlq %1,%0\n    lds %0,%1\\;cvtlq %0,%0\"\n@@ -184,7 +184,7 @@ fadd,fmul,fcpys,fdiv,fsqrt,misc,mvi,ftoi,itof,multi,none\"\n \t  (match_operand:SI 1 \"nonimmediate_operand\" \"r,m,*f,*f,m\")))]\n   \"TARGET_FIX\"\n   \"@\n-   addl %1,$31,%0\n+   addl $31,%1,%0\n    ldl %0,%1\n    ftois %1,%0\n    cvtlq %1,%0\n@@ -3222,7 +3222,7 @@ fadd,fmul,fcpys,fdiv,fsqrt,misc,mvi,ftoi,itof,multi,none\"\n \t\t (match_operand:HI 2 \"reg_or_8bit_operand\" \"rI\")))]\n   \"TARGET_MAX\"\n   \"maxuw4 %r1,%2,%0\"\n-  [(set_attr \"type\" \"shift\")])\n+  [(set_attr \"type\" \"mvi\")])\n \n (define_expand \"smaxdi3\"\n   [(set (match_dup 3)\n@@ -6934,12 +6934,12 @@ fadd,fmul,fcpys,fdiv,fsqrt,misc,mvi,ftoi,itof,multi,none\"\n      and leave the LRU eviction counter pointing to that block.  */\n   static const char * const alt[2][2] = {\n     { \n-      \"lds $f31,%a0\",\t\t/* read, evict next */\n+      \"ldq $31,%a0\",\t\t/* read, evict next */\n       \"ldl $31,%a0\",\t\t/* read, evict last */\n     },\n     {\n       \"ldt $f31,%a0\",\t\t/* write, evict next */\n-      \"ldq $31,%a0\",\t\t/* write, evict last */\n+      \"lds $f31,%a0\",\t\t/* write, evict last */\n     }\n   };\n \n@@ -7596,9 +7596,9 @@ fadd,fmul,fcpys,fdiv,fsqrt,misc,mvi,ftoi,itof,multi,none\"\n })\n \n (define_insn \"*pkwb\"\n-  [(set (match_operand:V8QI 0 \"register_operand\" \"\")\n+  [(set (match_operand:V8QI 0 \"register_operand\" \"=r\")\n \t(vec_concat:V8QI\n-\t  (truncate:V4QI (match_operand:V4HI 1 \"register_operand\" \"\"))\n+\t  (truncate:V4QI (match_operand:V4HI 1 \"register_operand\" \"r\"))\n \t  (match_operand:V4QI 2 \"const0_operand\" \"\")))]\n   \"TARGET_MAX\"\n   \"pkwb %r1,%0\""}]}