{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "horizontally_partitioned"}, {"score": 0.003838531755488468, "phrase": "traditional_field-programmable_gate_array"}, {"score": 0.0032706520949775065, "phrase": "important_role"}, {"score": 0.002900426826591772, "phrase": "long_wire_length_issues"}, {"score": 0.0027865506182608263, "phrase": "tree-based_programmable_interconnects"}, {"score": 0.0021049977753042253, "phrase": "mesh-based_counterpart"}], "paper_keywords": [""], "paper_abstract": "The authors explore and design the traditional field-programmable gate array (fpga) interconnect topologies and architectures that can play an important role in improving performance and density. they address long wire length issues associated with tree-based programmable interconnects using 3d design and manufacturing technologies. using their dedicated 3d design and optimization methodology, the authors show that 3d tree-based architecture is 1.5 times faster than the mesh-based counterpart.", "paper_title": "DESIGN AND OPTIMIZATION OF A HORIZONTALLY PARTITIONED, HIGH-SPEED, 3D TREE-BASED FPGA", "paper_id": "WOS:000367720200006"}