\hypertarget{struct_r_c_c___type_def}{}\doxysection{RCC\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_c_c___type_def}\index{RCC\_TypeDef@{RCC\_TypeDef}}


Reset and Clock Control.  




{\ttfamily \#include $<$stm32f103x6.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries CR}
\item 
\mbox{\Hypertarget{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}\label{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries CFGR}
\item 
\mbox{\Hypertarget{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}\label{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries CIR}
\item 
\mbox{\Hypertarget{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}\label{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries APB2\+RSTR}
\item 
\mbox{\Hypertarget{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}\label{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries APB1\+RSTR}
\item 
\mbox{\Hypertarget{struct_r_c_c___type_def_acdf2b32fb3d8dad6bee74bf4cbe25020}\label{struct_r_c_c___type_def_acdf2b32fb3d8dad6bee74bf4cbe25020}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries AHBENR}
\item 
\mbox{\Hypertarget{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}\label{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries APB2\+ENR}
\item 
\mbox{\Hypertarget{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}\label{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries APB1\+ENR}
\item 
\mbox{\Hypertarget{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}\label{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries BDCR}
\item 
\mbox{\Hypertarget{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}\label{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries CSR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Reset and Clock Control. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/media/rodrigo\+\_\+che/\+\_\+files/\+Git\+Hub/arch\+\_\+ex\+\_\+button\+\_\+led\+\_\+stm32/arch\+\_\+ex\+\_\+button\+\_\+led\+\_\+stm32/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F1xx/\+Include/\mbox{\hyperlink{stm32f103x6_8h}{stm32f103x6.\+h}}\end{DoxyCompactItemize}
