

================================================================
== Vitis HLS Report for 'generic_tanh_double_s'
================================================================
* Date:           Thu Jan 15 17:48:36 2026

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PBDHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.489 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  0.760 us|  0.760 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_exp_generic_double_s_fu_87  |exp_generic_double_s  |        9|        9|  0.180 us|  0.180 us|    1|    1|      yes|
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 39


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 1, D = 39, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 10.6>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%t_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %t_in" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:57]   --->   Operation 40 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %t_in_read" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 41 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 42 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 43 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i64 %data_V"   --->   Operation 44 'trunc' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i64 %data_V"   --->   Operation 45 'trunc' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i63 %p_Result_1"   --->   Operation 46 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%abst_in = bitcast i64 %zext_ln368" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 47 'bitcast' 'abst_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.23ns)   --->   "%icmp_ln824 = icmp_eq  i11 %tmp_7, i11 2047"   --->   Operation 48 'icmp' 'icmp_ln824' <Predicate = true> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln824, void, void" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:65]   --->   Operation 49 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.23ns)   --->   "%icmp_ln840 = icmp_ult  i11 %tmp_7, i11 968"   --->   Operation 50 'icmp' 'icmp_ln840' <Predicate = (!icmp_ln824)> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln840, void, void %._crit_edge" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:74]   --->   Operation 51 'br' 'br_ln74' <Predicate = (!icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.23ns)   --->   "%icmp_ln824_1 = icmp_eq  i11 %tmp_7, i11 968"   --->   Operation 52 'icmp' 'icmp_ln824_1' <Predicate = (!icmp_ln824 & !icmp_ln840)> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.73ns)   --->   "%icmp_ln824_2 = icmp_eq  i52 %tmp_8, i52 0"   --->   Operation 53 'icmp' 'icmp_ln824_2' <Predicate = (!icmp_ln824 & !icmp_ln840)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.61ns)   --->   "%and_ln75 = and i1 %icmp_ln824_1, i1 %icmp_ln824_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:75]   --->   Operation 54 'and' 'and_ln75' <Predicate = (!icmp_ln824 & !icmp_ln840)> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %and_ln75, void, void %._crit_edge" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:75]   --->   Operation 55 'br' 'br_ln75' <Predicate = (!icmp_ln824 & !icmp_ln840)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (3.70ns)   --->   "%tmp_5 = fcmp_olt  i64 %abst_in, i64 22" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:80]   --->   Operation 56 'dcmp' 'tmp_5' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75)> <Delay = 3.70> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [4/4] (10.6ns)   --->   "%add = dadd i64 %abst_in, i64 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:78]   --->   Operation 57 'dadd' 'add' <Predicate = (!icmp_ln824 & and_ln75) | (!icmp_ln824 & icmp_ln840)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.73ns)   --->   "%icmp_ln828 = icmp_ne  i52 %tmp_8, i52 0"   --->   Operation 58 'icmp' 'icmp_ln828' <Predicate = (icmp_ln824)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 10.6>
ST_2 : Operation 59 [1/2] (3.70ns)   --->   "%tmp_5 = fcmp_olt  i64 %abst_in, i64 22" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:80]   --->   Operation 59 'dcmp' 'tmp_5' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75)> <Delay = 3.70> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.09ns)   --->   "%br_ln80 = br i1 %tmp_5, void %._crit_edge3, void" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:80]   --->   Operation 60 'br' 'br_ln80' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75)> <Delay = 1.09>
ST_2 : Operation 61 [1/1] (1.23ns)   --->   "%icmp_ln840_1 = icmp_ult  i11 %tmp_7, i11 1023"   --->   Operation 61 'icmp' 'icmp_ln840_1' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 1, i63 %p_Result_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:84]   --->   Operation 62 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln84 = bitcast i64 %or_ln" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:84]   --->   Operation 63 'bitcast' 'bitcast_ln84' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 64 [4/4] (10.6ns)   --->   "%x = dsub i64 %bitcast_ln84, i64 %abst_in" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:84]   --->   Operation 64 'dsub' 'x' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [4/4] (10.6ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:87]   --->   Operation 65 'dadd' 'x_1' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln840_1, void, void" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:92]   --->   Operation 66 'br' 'br_ln92' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 67 [3/4] (10.6ns)   --->   "%add = dadd i64 %abst_in, i64 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:78]   --->   Operation 67 'dadd' 'add' <Predicate = (!icmp_ln824 & and_ln75) | (!icmp_ln824 & icmp_ln840)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 10.6>
ST_3 : Operation 68 [3/4] (10.6ns)   --->   "%x = dsub i64 %bitcast_ln84, i64 %abst_in" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:84]   --->   Operation 68 'dsub' 'x' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [3/4] (10.6ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:87]   --->   Operation 69 'dadd' 'x_1' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [2/4] (10.6ns)   --->   "%add = dadd i64 %abst_in, i64 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:78]   --->   Operation 70 'dadd' 'add' <Predicate = (!icmp_ln824 & and_ln75) | (!icmp_ln824 & icmp_ln840)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 10.6>
ST_4 : Operation 71 [2/4] (10.6ns)   --->   "%x = dsub i64 %bitcast_ln84, i64 %abst_in" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:84]   --->   Operation 71 'dsub' 'x' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [2/4] (10.6ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:87]   --->   Operation 72 'dadd' 'x_1' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/4] (10.6ns)   --->   "%add = dadd i64 %abst_in, i64 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:78]   --->   Operation 73 'dadd' 'add' <Predicate = (!icmp_ln824 & and_ln75) | (!icmp_ln824 & icmp_ln840)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 14.2>
ST_5 : Operation 74 [1/4] (10.6ns)   --->   "%x = dsub i64 %bitcast_ln84, i64 %abst_in" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:84]   --->   Operation 74 'dsub' 'x' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/4] (10.6ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:87]   --->   Operation 75 'dadd' 'x_1' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.76ns)   --->   "%x_3 = select i1 %icmp_ln840_1, i64 %x, i64 %x_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:83]   --->   Operation 76 'select' 'x_3' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %x_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 77 'bitcast' 'data_V_1' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 78 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 79 'partselect' 'tmp_9' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %p_Result_2, void %.critedge, void" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:9]   --->   Operation 80 'br' 'br_ln9' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.23ns)   --->   "%icmp_ln844 = icmp_ult  i11 %tmp_9, i11 997"   --->   Operation 81 'icmp' 'icmp_ln844' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !p_Result_2)> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (1.23ns)   --->   "%icmp_ln828_2 = icmp_eq  i11 %tmp_9, i11 0"   --->   Operation 82 'icmp' 'icmp_ln828_2' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !p_Result_2)> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.61ns)   --->   "%xor_ln10 = xor i1 %icmp_ln828_2, i1 %icmp_ln844" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:10]   --->   Operation 83 'xor' 'xor_ln10' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !p_Result_2)> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (1.03ns)   --->   "%br_ln10 = br i1 %xor_ln10, void %.critedge45.i, void %_ZN11exp_reduce_5expm1Ed.exit" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:10]   --->   Operation 84 'br' 'br_ln10' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !p_Result_2)> <Delay = 1.03>
ST_5 : Operation 85 [1/1] (1.23ns)   --->   "%icmp_ln832 = icmp_ult  i11 %tmp_9, i11 996"   --->   Operation 85 'icmp' 'icmp_ln832' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & p_Result_2)> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (1.23ns)   --->   "%icmp_ln828_1 = icmp_eq  i11 %tmp_9, i11 0"   --->   Operation 86 'icmp' 'icmp_ln828_1' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & p_Result_2)> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.61ns)   --->   "%xor_ln9 = xor i1 %icmp_ln828_1, i1 %icmp_ln832" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:9]   --->   Operation 87 'xor' 'xor_ln9' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & p_Result_2)> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (1.03ns)   --->   "%br_ln9 = br i1 %xor_ln9, void %.critedge45.i, void %_ZN11exp_reduce_5expm1Ed.exit" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:9]   --->   Operation 88 'br' 'br_ln9' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & p_Result_2)> <Delay = 1.03>
ST_5 : Operation 89 [4/4] (11.8ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:78]   --->   Operation 89 'dmul' 'resultf' <Predicate = (!icmp_ln824 & and_ln75) | (!icmp_ln824 & icmp_ln840)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 11.8>
ST_6 : Operation 90 [10/10] (8.35ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 90 'call' 'tmp' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & p_Result_2 & !xor_ln9) | (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !p_Result_2 & !xor_ln10)> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 91 [3/4] (11.8ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:78]   --->   Operation 91 'dmul' 'resultf' <Predicate = (!icmp_ln824 & and_ln75) | (!icmp_ln824 & icmp_ln840)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 14.4>
ST_7 : Operation 92 [9/10] (14.4ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 92 'call' 'tmp' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & p_Result_2 & !xor_ln9) | (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !p_Result_2 & !xor_ln10)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 93 [2/4] (11.8ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:78]   --->   Operation 93 'dmul' 'resultf' <Predicate = (!icmp_ln824 & and_ln75) | (!icmp_ln824 & icmp_ln840)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 14.4>
ST_8 : Operation 94 [8/10] (14.4ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 94 'call' 'tmp' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & p_Result_2 & !xor_ln9) | (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !p_Result_2 & !xor_ln10)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 95 [1/4] (11.8ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:78]   --->   Operation 95 'dmul' 'resultf' <Predicate = (!icmp_ln824 & and_ln75) | (!icmp_ln824 & icmp_ln840)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (1.09ns)   --->   "%br_ln79 = br void %._crit_edge3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:79]   --->   Operation 96 'br' 'br_ln79' <Predicate = (!icmp_ln824 & and_ln75) | (!icmp_ln824 & icmp_ln840)> <Delay = 1.09>

State 9 <SV = 8> <Delay = 14.4>
ST_9 : Operation 97 [7/10] (14.4ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 97 'call' 'tmp' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & p_Result_2 & !xor_ln9) | (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !p_Result_2 & !xor_ln10)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 14.4>
ST_10 : Operation 98 [6/10] (14.4ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 98 'call' 'tmp' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & p_Result_2 & !xor_ln9) | (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !p_Result_2 & !xor_ln10)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 14.4>
ST_11 : Operation 99 [5/10] (14.4ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 99 'call' 'tmp' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & p_Result_2 & !xor_ln9) | (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !p_Result_2 & !xor_ln10)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 14.4>
ST_12 : Operation 100 [4/10] (14.4ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 100 'call' 'tmp' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & p_Result_2 & !xor_ln9) | (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !p_Result_2 & !xor_ln10)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 14.4>
ST_13 : Operation 101 [3/10] (14.4ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 101 'call' 'tmp' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & p_Result_2 & !xor_ln9) | (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !p_Result_2 & !xor_ln10)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 14.4>
ST_14 : Operation 102 [2/10] (14.4ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 102 'call' 'tmp' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & p_Result_2 & !xor_ln9) | (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !p_Result_2 & !xor_ln10)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 12.1>
ST_15 : Operation 103 [1/10] (1.52ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 103 'call' 'tmp' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & p_Result_2 & !xor_ln9) | (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !p_Result_2 & !xor_ln10)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 104 [4/4] (10.6ns)   --->   "%sub_i = dadd i64 %tmp, i64 -1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 104 'dadd' 'sub_i' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & p_Result_2 & !xor_ln9) | (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !p_Result_2 & !xor_ln10)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 10.6>
ST_16 : Operation 105 [3/4] (10.6ns)   --->   "%sub_i = dadd i64 %tmp, i64 -1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 105 'dadd' 'sub_i' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & p_Result_2 & !xor_ln9) | (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !p_Result_2 & !xor_ln10)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 10.6>
ST_17 : Operation 106 [2/4] (10.6ns)   --->   "%sub_i = dadd i64 %tmp, i64 -1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 106 'dadd' 'sub_i' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & p_Result_2 & !xor_ln9) | (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !p_Result_2 & !xor_ln10)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 10.6>
ST_18 : Operation 107 [1/4] (10.6ns)   --->   "%sub_i = dadd i64 %tmp, i64 -1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 107 'dadd' 'sub_i' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & p_Result_2 & !xor_ln9) | (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !p_Result_2 & !xor_ln10)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 108 [1/1] (1.03ns)   --->   "%br_ln11 = br void %_ZN11exp_reduce_5expm1Ed.exit" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 108 'br' 'br_ln11' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & p_Result_2 & !xor_ln9) | (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !p_Result_2 & !xor_ln10)> <Delay = 1.03>

State 19 <SV = 18> <Delay = 10.6>
ST_19 : Operation 109 [1/1] (0.00ns)   --->   "%expx = phi i64 %sub_i, void %.critedge45.i, i64 %x_3, void, i64 %x_3, void %.critedge"   --->   Operation 109 'phi' 'expx' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 0.00>
ST_19 : Operation 110 [4/4] (10.6ns)   --->   "%add2 = dadd i64 %expx, i64 2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 110 'dadd' 'add2' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 10.6>
ST_20 : Operation 111 [3/4] (10.6ns)   --->   "%add2 = dadd i64 %expx, i64 2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 111 'dadd' 'add2' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 10.6>
ST_21 : Operation 112 [2/4] (10.6ns)   --->   "%add2 = dadd i64 %expx, i64 2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 112 'dadd' 'add2' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 10.6>
ST_22 : Operation 113 [1/4] (10.6ns)   --->   "%add2 = dadd i64 %expx, i64 2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 113 'dadd' 'add2' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln95 = bitcast i64 %expx" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 114 'bitcast' 'bitcast_ln95' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & icmp_ln840_1)> <Delay = 0.00>
ST_22 : Operation 115 [1/1] (0.68ns)   --->   "%xor_ln95 = xor i64 %bitcast_ln95, i64 9223372036854775808" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 115 'xor' 'xor_ln95' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & icmp_ln840_1)> <Delay = 0.68> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 14.1>
ST_23 : Operation 116 [13/13] (14.1ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 116 'ddiv' 'div' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln95_1 = bitcast i64 %xor_ln95" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 117 'bitcast' 'bitcast_ln95_1' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & icmp_ln840_1)> <Delay = 0.00>
ST_23 : Operation 118 [13/13] (14.1ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 118 'ddiv' 'resultf_1' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 14.1>
ST_24 : Operation 119 [12/13] (14.1ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 119 'ddiv' 'div' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 120 [12/13] (14.1ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 120 'ddiv' 'resultf_1' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 14.1>
ST_25 : Operation 121 [11/13] (14.1ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 121 'ddiv' 'div' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 122 [11/13] (14.1ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 122 'ddiv' 'resultf_1' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 14.1>
ST_26 : Operation 123 [10/13] (14.1ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 123 'ddiv' 'div' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 124 [10/13] (14.1ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 124 'ddiv' 'resultf_1' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 14.1>
ST_27 : Operation 125 [9/13] (14.1ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 125 'ddiv' 'div' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 126 [9/13] (14.1ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 126 'ddiv' 'resultf_1' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 14.1>
ST_28 : Operation 127 [8/13] (14.1ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 127 'ddiv' 'div' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 128 [8/13] (14.1ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 128 'ddiv' 'resultf_1' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 14.1>
ST_29 : Operation 129 [7/13] (14.1ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 129 'ddiv' 'div' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 130 [7/13] (14.1ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 130 'ddiv' 'resultf_1' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 14.1>
ST_30 : Operation 131 [6/13] (14.1ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 131 'ddiv' 'div' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 132 [6/13] (14.1ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 132 'ddiv' 'resultf_1' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 14.1>
ST_31 : Operation 133 [5/13] (14.1ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 133 'ddiv' 'div' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 134 [5/13] (14.1ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 134 'ddiv' 'resultf_1' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 14.1>
ST_32 : Operation 135 [4/13] (14.1ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 135 'ddiv' 'div' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 136 [4/13] (14.1ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 136 'ddiv' 'resultf_1' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 14.1>
ST_33 : Operation 137 [3/13] (14.1ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 137 'ddiv' 'div' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 138 [3/13] (14.1ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 138 'ddiv' 'resultf_1' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 14.1>
ST_34 : Operation 139 [2/13] (14.1ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 139 'ddiv' 'div' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 140 [2/13] (14.1ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 140 'ddiv' 'resultf_1' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 14.1>
ST_35 : Operation 141 [1/13] (14.1ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 141 'ddiv' 'div' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 142 [1/13] (14.1ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 142 'ddiv' 'resultf_1' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & icmp_ln840_1)> <Delay = 14.1> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 12> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 10.6>
ST_36 : Operation 143 [4/4] (10.6ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 143 'dsub' 'resultf_2' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !icmp_ln840_1)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 144 [1/1] (1.09ns)   --->   "%br_ln96 = br void %._crit_edge3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:96]   --->   Operation 144 'br' 'br_ln96' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & icmp_ln840_1)> <Delay = 1.09>

State 37 <SV = 36> <Delay = 10.6>
ST_37 : Operation 145 [3/4] (10.6ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 145 'dsub' 'resultf_2' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !icmp_ln840_1)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.6>
ST_38 : Operation 146 [2/4] (10.6ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 146 'dsub' 'resultf_2' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !icmp_ln840_1)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 147 [1/1] (0.76ns)   --->   "%select_ln67 = select i1 %icmp_ln828, i64 nan, i64 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:67]   --->   Operation 147 'select' 'select_ln67' <Predicate = (icmp_ln824)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 148 [1/1] (1.09ns)   --->   "%br_ln67 = br void %._crit_edge3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:67]   --->   Operation 148 'br' 'br_ln67' <Predicate = (icmp_ln824)> <Delay = 1.09>

State 39 <SV = 38> <Delay = 12.4>
ST_39 : Operation 149 [1/4] (10.6ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 149 'dsub' 'resultf_2' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !icmp_ln840_1)> <Delay = 10.6> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 150 [1/1] (1.09ns)   --->   "%br_ln0 = br void %._crit_edge3"   --->   Operation 150 'br' 'br_ln0' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !icmp_ln840_1)> <Delay = 1.09>
ST_39 : Operation 151 [1/1] (0.00ns)   --->   "%resultf_3 = phi i64 %resultf, void %._crit_edge, i64 %resultf_1, void, i64 %resultf_2, void, i64 %select_ln67, void, i64 1, void"   --->   Operation 151 'phi' 'resultf_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%bitcast_ln112 = bitcast i64 %resultf_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:112]   --->   Operation 152 'bitcast' 'bitcast_ln112' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_39 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%xor_ln112 = xor i64 %bitcast_ln112, i64 9223372036854775808" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:112]   --->   Operation 153 'xor' 'xor_ln112' <Predicate = (p_Result_s)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%bitcast_ln112_1 = bitcast i64 %xor_ln112" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:112]   --->   Operation 154 'bitcast' 'bitcast_ln112_1' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_39 : Operation 155 [1/1] (0.76ns) (out node of the LUT)   --->   "%select_ln108 = select i1 %p_Result_s, i64 %bitcast_ln112_1, i64 %resultf_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:108]   --->   Operation 155 'select' 'select_ln108' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 156 [1/1] (0.00ns)   --->   "%ret_ln114 = ret i64 %select_ln108" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:114]   --->   Operation 156 'ret' 'ret_ln114' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_in_read       (read          ) [ 0000000000000000000000000000000000000000]
data_V          (bitcast       ) [ 0000000000000000000000000000000000000000]
p_Result_s      (bitselect     ) [ 0111111111111111111111111111111111111111]
tmp_7           (partselect    ) [ 0110000000000000000000000000000000000000]
tmp_8           (trunc         ) [ 0000000000000000000000000000000000000000]
p_Result_1      (trunc         ) [ 0110000000000000000000000000000000000000]
zext_ln368      (zext          ) [ 0000000000000000000000000000000000000000]
abst_in         (bitcast       ) [ 0111111110000000000000000000000000000000]
icmp_ln824      (icmp          ) [ 0111111111111111111111111111111111111111]
br_ln65         (br            ) [ 0000000000000000000000000000000000000000]
icmp_ln840      (icmp          ) [ 0111111111111111111111111111111111111111]
br_ln74         (br            ) [ 0000000000000000000000000000000000000000]
icmp_ln824_1    (icmp          ) [ 0000000000000000000000000000000000000000]
icmp_ln824_2    (icmp          ) [ 0000000000000000000000000000000000000000]
and_ln75        (and           ) [ 0111111111111111111111111111111111111111]
br_ln75         (br            ) [ 0000000000000000000000000000000000000000]
icmp_ln828      (icmp          ) [ 0111111111111111111111111111111111111110]
tmp_5           (dcmp          ) [ 0111111111111111111111111111111111111111]
br_ln80         (br            ) [ 0111111111111111111111111111111111111111]
icmp_ln840_1    (icmp          ) [ 0101111111111111111111111111111111111111]
or_ln           (bitconcatenate) [ 0000000000000000000000000000000000000000]
bitcast_ln84    (bitcast       ) [ 0101110000000000000000000000000000000000]
br_ln92         (br            ) [ 0000000000000000000000000000000000000000]
add             (dadd          ) [ 0100011110000000000000000000000000000000]
x               (dsub          ) [ 0000000000000000000000000000000000000000]
x_1             (dadd          ) [ 0000000000000000000000000000000000000000]
x_3             (select        ) [ 0100011111111111111100000000000000000000]
data_V_1        (bitcast       ) [ 0000000000000000000000000000000000000000]
p_Result_2      (bitselect     ) [ 0100011111111111111000000000000000000000]
tmp_9           (partselect    ) [ 0000000000000000000000000000000000000000]
br_ln9          (br            ) [ 0000000000000000000000000000000000000000]
icmp_ln844      (icmp          ) [ 0000000000000000000000000000000000000000]
icmp_ln828_2    (icmp          ) [ 0000000000000000000000000000000000000000]
xor_ln10        (xor           ) [ 0100001111111111111000000000000000000000]
br_ln10         (br            ) [ 0100011111111111111100000000000000000000]
icmp_ln832      (icmp          ) [ 0000000000000000000000000000000000000000]
icmp_ln828_1    (icmp          ) [ 0000000000000000000000000000000000000000]
xor_ln9         (xor           ) [ 0100001111111111111000000000000000000000]
br_ln9          (br            ) [ 0100011111111111111100000000000000000000]
resultf         (dmul          ) [ 0110000011111111111111111111111111111111]
br_ln79         (br            ) [ 0110000011111111111111111111111111111111]
tmp             (call          ) [ 0100000000000000111000000000000000000000]
sub_i           (dadd          ) [ 0100010000000000001100000000000000000000]
br_ln11         (br            ) [ 0100010000000000001100000000000000000000]
expx            (phi           ) [ 0100000000000000000111100000000000000000]
add2            (dadd          ) [ 0100000000000000000000011111111111110000]
bitcast_ln95    (bitcast       ) [ 0000000000000000000000000000000000000000]
xor_ln95        (xor           ) [ 0100000000000000000000010000000000000000]
bitcast_ln95_1  (bitcast       ) [ 0100000000000000000000001111111111110000]
div             (ddiv          ) [ 0100000000000000000000000000000000001111]
resultf_1       (ddiv          ) [ 0110000010000000000000000000000000001111]
br_ln96         (br            ) [ 0110000010000000000000000000000000001111]
select_ln67     (select        ) [ 0110000010000000000000000000000000001011]
br_ln67         (br            ) [ 0110000010000000000000000000000000001011]
resultf_2       (dsub          ) [ 0000000000000000000000000000000000000000]
br_ln0          (br            ) [ 0000000000000000000000000000000000000000]
resultf_3       (phi           ) [ 0100000000000000000000000000000000000001]
bitcast_ln112   (bitcast       ) [ 0000000000000000000000000000000000000000]
xor_ln112       (xor           ) [ 0000000000000000000000000000000000000000]
bitcast_ln112_1 (bitcast       ) [ 0000000000000000000000000000000000000000]
select_ln108    (select        ) [ 0000000000000000000000000000000000000000]
ret_ln114       (ret           ) [ 0000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="t_in_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="58" class="1005" name="expx_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="1"/>
<pin id="60" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="expx (phireg) "/>
</bind>
</comp>

<comp id="61" class="1004" name="expx_phi_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="64" slack="1"/>
<pin id="63" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="64" slack="14"/>
<pin id="65" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="66" dir="0" index="4" bw="64" slack="14"/>
<pin id="67" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="expx/19 "/>
</bind>
</comp>

<comp id="70" class="1005" name="resultf_3_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="37"/>
<pin id="72" dir="1" index="1" bw="64" slack="37"/>
</pin_list>
<bind>
<opset="resultf_3 (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="resultf_3_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="31"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="64" slack="4"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="4" bw="64" slack="0"/>
<pin id="80" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="6" bw="64" slack="1"/>
<pin id="82" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="8" bw="64" slack="37"/>
<pin id="84" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="10" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="resultf_3/39 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_exp_generic_double_s_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="64" slack="1"/>
<pin id="90" dir="0" index="2" bw="58" slack="0"/>
<pin id="91" dir="0" index="3" bw="26" slack="0"/>
<pin id="92" dir="0" index="4" bw="42" slack="0"/>
<pin id="93" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="1"/>
<pin id="106" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="1"/>
<pin id="109" dir="0" index="1" bw="64" slack="1"/>
<pin id="110" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="0"/>
<pin id="114" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sub_i/15 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="0"/>
<pin id="120" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add2/19 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="64" slack="1"/>
<pin id="126" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="resultf_2/36 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="4"/>
<pin id="131" dir="0" index="1" bw="64" slack="1"/>
<pin id="132" dir="1" index="2" bw="64" slack="31"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="resultf/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="1"/>
<pin id="136" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div/23 resultf_1/23 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln828_2/5 icmp_ln828_1/5 "/>
</bind>
</comp>

<comp id="148" class="1005" name="reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="1"/>
<pin id="150" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div resultf_1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="data_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_Result_s_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="0" index="2" bw="7" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="38"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_7_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="11" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="0" index="2" bw="7" slack="0"/>
<pin id="170" dir="0" index="3" bw="7" slack="0"/>
<pin id="171" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_8_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Result_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln368_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="63" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="abst_in_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="63" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="abst_in/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln824_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln840_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="0"/>
<pin id="202" dir="0" index="1" bw="11" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln840/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln824_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="0"/>
<pin id="208" dir="0" index="1" bw="11" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln824_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="52" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824_2/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="and_ln75_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln75/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln828_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="52" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="37"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln828/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln840_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="1"/>
<pin id="232" dir="0" index="1" bw="11" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln840_1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="or_ln_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="63" slack="1"/>
<pin id="239" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="bitcast_ln84_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="x_3_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="3"/>
<pin id="249" dir="0" index="1" bw="64" slack="0"/>
<pin id="250" dir="0" index="2" bw="64" slack="0"/>
<pin id="251" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_3/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="data_V_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_Result_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="0" index="2" bw="7" slack="0"/>
<pin id="262" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_9_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="11" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="0" index="2" bw="7" slack="0"/>
<pin id="270" dir="0" index="3" bw="7" slack="0"/>
<pin id="271" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln844_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="0" index="1" bw="11" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln844/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="xor_ln10_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln10/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln832_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="0" index="1" bw="11" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln832/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="xor_ln9_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln9/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="bitcast_ln95_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="3"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln95/22 "/>
</bind>
</comp>

<comp id="305" class="1004" name="xor_ln95_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="0"/>
<pin id="308" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95/22 "/>
</bind>
</comp>

<comp id="311" class="1004" name="bitcast_ln95_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln95_1/23 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln67_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="37"/>
<pin id="317" dir="0" index="1" bw="64" slack="0"/>
<pin id="318" dir="0" index="2" bw="64" slack="0"/>
<pin id="319" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67/38 "/>
</bind>
</comp>

<comp id="322" class="1004" name="bitcast_ln112_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112/39 "/>
</bind>
</comp>

<comp id="326" class="1004" name="xor_ln112_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="0" index="1" bw="64" slack="0"/>
<pin id="329" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112/39 "/>
</bind>
</comp>

<comp id="332" class="1004" name="bitcast_ln112_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112_1/39 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln108_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="38"/>
<pin id="338" dir="0" index="1" bw="64" slack="0"/>
<pin id="339" dir="0" index="2" bw="64" slack="0"/>
<pin id="340" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108/39 "/>
</bind>
</comp>

<comp id="343" class="1005" name="p_Result_s_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="38"/>
<pin id="345" dir="1" index="1" bw="1" slack="38"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="348" class="1005" name="tmp_7_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="11" slack="1"/>
<pin id="350" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="353" class="1005" name="p_Result_1_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="63" slack="1"/>
<pin id="355" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="358" class="1005" name="abst_in_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="1"/>
<pin id="360" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="abst_in "/>
</bind>
</comp>

<comp id="368" class="1005" name="icmp_ln824_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln824 "/>
</bind>
</comp>

<comp id="372" class="1005" name="icmp_ln840_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln840 "/>
</bind>
</comp>

<comp id="376" class="1005" name="and_ln75_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln75 "/>
</bind>
</comp>

<comp id="380" class="1005" name="icmp_ln828_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="37"/>
<pin id="382" dir="1" index="1" bw="1" slack="37"/>
</pin_list>
<bind>
<opset="icmp_ln828 "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_5_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="389" class="1005" name="icmp_ln840_1_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="3"/>
<pin id="391" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln840_1 "/>
</bind>
</comp>

<comp id="394" class="1005" name="bitcast_ln84_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="1"/>
<pin id="396" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln84 "/>
</bind>
</comp>

<comp id="399" class="1005" name="add_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="404" class="1005" name="x_3_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="1"/>
<pin id="406" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="411" class="1005" name="p_Result_2_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="415" class="1005" name="xor_ln10_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln10 "/>
</bind>
</comp>

<comp id="419" class="1005" name="xor_ln9_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln9 "/>
</bind>
</comp>

<comp id="423" class="1005" name="resultf_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="31"/>
<pin id="425" dir="1" index="1" bw="64" slack="31"/>
</pin_list>
<bind>
<opset="resultf "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="1"/>
<pin id="430" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="433" class="1005" name="sub_i_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="1"/>
<pin id="435" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="438" class="1005" name="add2_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="1"/>
<pin id="440" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add2 "/>
</bind>
</comp>

<comp id="443" class="1005" name="xor_ln95_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="1"/>
<pin id="445" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln95 "/>
</bind>
</comp>

<comp id="448" class="1005" name="bitcast_ln95_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="1"/>
<pin id="450" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln95_1 "/>
</bind>
</comp>

<comp id="453" class="1005" name="select_ln67_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="1"/>
<pin id="455" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln67 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="69"><net_src comp="61" pin="6"/><net_sink comp="58" pin=0"/></net>

<net id="73"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="86"><net_src comp="70" pin="1"/><net_sink comp="74" pin=8"/></net>

<net id="94"><net_src comp="42" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="87" pin=4"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="115"><net_src comp="87" pin="5"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="61" pin="6"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="46" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="123" pin="2"/><net_sink comp="74" pin=4"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="137"><net_src comp="46" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="133" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="157"><net_src comp="52" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="154" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="179"><net_src comp="154" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="154" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="198"><net_src comp="166" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="166" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="166" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="176" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="206" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="212" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="176" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="34" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="252"><net_src comp="103" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="253"><net_src comp="107" pin="2"/><net_sink comp="247" pin=2"/></net>

<net id="257"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="10" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="12" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="272"><net_src comp="14" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="254" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="16" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="18" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="276"><net_src comp="266" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="281"><net_src comp="266" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="143" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="277" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="266" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="143" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="289" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="58" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="48" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="320"><net_src comp="50" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="321"><net_src comp="28" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="325"><net_src comp="74" pin="10"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="332" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="342"><net_src comp="74" pin="10"/><net_sink comp="336" pin=2"/></net>

<net id="346"><net_src comp="158" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="351"><net_src comp="166" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="356"><net_src comp="180" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="361"><net_src comp="188" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="365"><net_src comp="358" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="367"><net_src comp="358" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="371"><net_src comp="194" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="200" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="218" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="224" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="388"><net_src comp="138" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="230" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="397"><net_src comp="242" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="402"><net_src comp="98" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="407"><net_src comp="247" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="410"><net_src comp="404" pin="1"/><net_sink comp="61" pin=4"/></net>

<net id="414"><net_src comp="258" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="283" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="295" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="129" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="431"><net_src comp="87" pin="5"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="436"><net_src comp="111" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="441"><net_src comp="117" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="446"><net_src comp="305" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="451"><net_src comp="311" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="456"><net_src comp="315" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="74" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: generic_tanh<double> : t_in | {1 }
	Port: generic_tanh<double> : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {12 13 }
	Port: generic_tanh<double> : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {11 12 }
	Port: generic_tanh<double> : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {12 13 }
  - Chain level:
	State 1
		p_Result_s : 1
		tmp_7 : 1
		tmp_8 : 1
		p_Result_1 : 1
		zext_ln368 : 2
		abst_in : 3
		icmp_ln824 : 2
		br_ln65 : 3
		icmp_ln840 : 2
		br_ln74 : 3
		icmp_ln824_1 : 2
		icmp_ln824_2 : 2
		and_ln75 : 3
		br_ln75 : 3
		tmp_5 : 4
		add : 4
		icmp_ln828 : 2
	State 2
		br_ln80 : 1
		bitcast_ln84 : 1
		x : 2
		br_ln92 : 1
	State 3
	State 4
	State 5
		x_3 : 1
		data_V_1 : 2
		p_Result_2 : 3
		tmp_9 : 3
		br_ln9 : 4
		icmp_ln844 : 4
		icmp_ln828_2 : 4
		xor_ln10 : 5
		br_ln10 : 5
		icmp_ln832 : 4
		icmp_ln828_1 : 4
		xor_ln9 : 5
		br_ln9 : 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		sub_i : 1
	State 16
	State 17
	State 18
	State 19
		add2 : 1
	State 20
	State 21
	State 22
		xor_ln95 : 1
	State 23
		resultf_1 : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		resultf_3 : 1
		bitcast_ln112 : 2
		xor_ln112 : 3
		bitcast_ln112_1 : 3
		select_ln108 : 4
		ret_ln114 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |            grp_fu_98           |    3    |    0    |   433   |   761   |
|          |           grp_fu_103           |    3    |    0    |   433   |   761   |
|   dadd   |           grp_fu_107           |    3    |    0    |   433   |   761   |
|          |           grp_fu_111           |    3    |    0    |   433   |   761   |
|          |           grp_fu_117           |    3    |    0    |   433   |   761   |
|          |           grp_fu_123           |    3    |    0    |   433   |   761   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_exp_generic_double_s_fu_87 |    6    | 5.20771 |   595   |   2616  |
|----------|--------------------------------|---------|---------|---------|---------|
|   dmul   |           grp_fu_129           |    11   |    0    |   275   |   182   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           x_3_fu_247           |    0    |    0    |    0    |    64   |
|  select  |       select_ln67_fu_315       |    0    |    0    |    0    |    64   |
|          |       select_ln108_fu_336      |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         xor_ln10_fu_283        |    0    |    0    |    0    |    2    |
|    xor   |         xor_ln9_fu_295         |    0    |    0    |    0    |    2    |
|          |         xor_ln95_fu_305        |    0    |    0    |    0    |    64   |
|          |        xor_ln112_fu_326        |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_143           |    0    |    0    |    0    |    11   |
|          |        icmp_ln824_fu_194       |    0    |    0    |    0    |    11   |
|          |        icmp_ln840_fu_200       |    0    |    0    |    0    |    11   |
|          |       icmp_ln824_1_fu_206      |    0    |    0    |    0    |    11   |
|   icmp   |       icmp_ln824_2_fu_212      |    0    |    0    |    0    |    24   |
|          |        icmp_ln828_fu_224       |    0    |    0    |    0    |    24   |
|          |       icmp_ln840_1_fu_230      |    0    |    0    |    0    |    11   |
|          |        icmp_ln844_fu_277       |    0    |    0    |    0    |    11   |
|          |        icmp_ln832_fu_289       |    0    |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|---------|
|    and   |         and_ln75_fu_218        |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |      t_in_read_read_fu_52      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   ddiv   |           grp_fu_133           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   dcmp   |           grp_fu_138           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
| bitselect|        p_Result_s_fu_158       |    0    |    0    |    0    |    0    |
|          |        p_Result_2_fu_258       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|partselect|          tmp_7_fu_166          |    0    |    0    |    0    |    0    |
|          |          tmp_9_fu_266          |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   trunc  |          tmp_8_fu_176          |    0    |    0    |    0    |    0    |
|          |        p_Result_1_fu_180       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   zext   |        zext_ln368_fu_184       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|bitconcatenate|          or_ln_fu_235          |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    35   | 5.20771 |   3468  |   7815  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    abst_in_reg_358   |   64   |
|     add2_reg_438     |   64   |
|      add_reg_399     |   64   |
|   and_ln75_reg_376   |    1   |
| bitcast_ln84_reg_394 |   64   |
|bitcast_ln95_1_reg_448|   64   |
|      expx_reg_58     |   64   |
|  icmp_ln824_reg_368  |    1   |
|  icmp_ln828_reg_380  |    1   |
| icmp_ln840_1_reg_389 |    1   |
|  icmp_ln840_reg_372  |    1   |
|  p_Result_1_reg_353  |   63   |
|  p_Result_2_reg_411  |    1   |
|  p_Result_s_reg_343  |    1   |
|        reg_148       |   64   |
|   resultf_3_reg_70   |   64   |
|    resultf_reg_423   |   64   |
|  select_ln67_reg_453 |   64   |
|     sub_i_reg_433    |   64   |
|     tmp_5_reg_385    |    1   |
|     tmp_7_reg_348    |   11   |
|      tmp_reg_428     |   64   |
|      x_3_reg_404     |   64   |
|   xor_ln10_reg_415   |    1   |
|   xor_ln95_reg_443   |   64   |
|    xor_ln9_reg_419   |    1   |
+----------------------+--------+
|         Total        |   980  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_98 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_103 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_111 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_133 |  p0  |   3  |  64  |   192  ||    13   |
| grp_fu_138 |  p0  |   2  |  64  |   128  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   704  || 5.20771 ||    49   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   35   |    5   |  3468  |  7815  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   49   |
|  Register |    -   |    -   |   980  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   35   |   10   |  4448  |  7864  |
+-----------+--------+--------+--------+--------+
