{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "2100@xilinxlm.coe.neu.edu " "Can't contact license server \"2100@xilinxlm.coe.neu.edu\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1740064429463 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740064429465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740064429465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 10:13:49 2025 " "Processing started: Thu Feb 20 10:13:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740064429465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740064429465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seq_comparator -c seq_comparator " "Command: quartus_map --read_settings_files=on --write_settings_files=off seq_comparator -c seq_comparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740064429465 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../compare_2bit.qip " "Tcl Script File ../compare_2bit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../compare_2bit.qip " "set_global_assignment -name QIP_FILE ../compare_2bit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1740064429569 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1740064429569 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../register_compare.qip " "Tcl Script File ../register_compare.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../register_compare.qip " "set_global_assignment -name QIP_FILE ../register_compare.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1740064429569 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1740064429569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740064429830 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740064429830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_comparator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seq_comparator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seq_comparator " "Found entity 1: seq_comparator" {  } { { "seq_comparator.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/seq_comparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740064435810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740064435810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seq_comparator " "Elaborating entity \"seq_comparator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740064435847 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display_8bits.bdf 1 1 " "Using design file display_8bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display_8bits " "Found entity 1: display_8bits" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740064435855 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1740064435855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_8bits display_8bits:inst3 " "Elaborating entity \"display_8bits\" for hierarchy \"display_8bits:inst3\"" {  } { { "seq_comparator.bdf" "inst3" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/seq_comparator.bdf" { { 200 560 704 584 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064435856 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "b1\[7..0\] b " "Bus \"b1\[7..0\]\" found using same base name as \"b\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 160 992 1176 177 "b1\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1740064435857 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "b3\[7..0\] b " "Bus \"b3\[7..0\]\" found using same base name as \"b\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 176 1152 1187 193 "b3\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1740064435857 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "b4\[3..0\] b " "Bus \"b4\[3..0\]\" found using same base name as \"b\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 312 1008 1025 376 "b4\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1740064435857 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "c0\[7..0\] c " "Bus \"c0\[7..0\]\" found using same base name as \"c\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 192 784 801 272 "c0\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1740064435857 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "b4\[0\] b " "Bus \"b4\[0\]\" found using same base name as \"b\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 360 1024 1240 377 "b4\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1740064435857 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "b4\[1\] b " "Bus \"b4\[1\]\" found using same base name as \"b\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 376 1024 1240 393 "b4\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1740064435857 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "b4\[2\] b " "Bus \"b4\[2\]\" found using same base name as \"b\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 392 1024 1240 409 "b4\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1740064435857 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "b4\[3\] b " "Bus \"b4\[3\]\" found using same base name as \"b\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 408 1024 1240 425 "b4\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1740064435857 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "b4\[7..0\] b " "Bus \"b4\[7..0\]\" found using same base name as \"b\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 176 992 1037 193 "b4\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1740064435857 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "b4\[7..0\] b " "Bus \"b4\[7..0\]\" found using same base name as \"b\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 192 1008 1025 312 "b4\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1740064435857 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "b4\[7..0\] b " "Bus \"b4\[7..0\]\" found using same base name as \"b\", which might lead to a name conflict." {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 296 1024 1080 313 "b4\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1740064435857 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "b " "Converted elements in bus name \"b\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[7..0\] b7..0 " "Converted element name(s) from \"b\[7..0\]\" to \"b7..0\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 160 400 488 177 "b\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435857 ""}  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 160 400 488 177 "b\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1740064435857 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "b0 " "Converted elements in bus name \"b0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b0\[7..0\] b07..0 " "Converted element name(s) from \"b0\[7..0\]\" to \"b07..0\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 160 664 816 177 "b0\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435858 ""}  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 160 664 816 177 "b0\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1740064435858 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "b1 " "Converted elements in bus name \"b1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b1\[7..0\] b17..0 " "Converted element name(s) from \"b1\[7..0\]\" to \"b17..0\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 160 992 1176 177 "b1\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435858 ""}  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 160 992 1176 177 "b1\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1740064435858 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "b3 " "Converted elements in bus name \"b3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b3\[7..0\] b37..0 " "Converted element name(s) from \"b3\[7..0\]\" to \"b37..0\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 176 1152 1187 193 "b3\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435858 ""}  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 176 1152 1187 193 "b3\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1740064435858 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "b4 " "Converted elements in bus name \"b4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b4\[3..0\] b43..0 " "Converted element name(s) from \"b4\[3..0\]\" to \"b43..0\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 312 1008 1025 376 "b4\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435858 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b4\[0\] b40 " "Converted element name(s) from \"b4\[0\]\" to \"b40\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 360 1024 1240 377 "b4\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435858 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b4\[1\] b41 " "Converted element name(s) from \"b4\[1\]\" to \"b41\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 376 1024 1240 393 "b4\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435858 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b4\[2\] b42 " "Converted element name(s) from \"b4\[2\]\" to \"b42\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 392 1024 1240 409 "b4\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435858 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b4\[3\] b43 " "Converted element name(s) from \"b4\[3\]\" to \"b43\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 408 1024 1240 425 "b4\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435858 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b4\[7..0\] b47..0 " "Converted element name(s) from \"b4\[7..0\]\" to \"b47..0\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 176 992 1037 193 "b4\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435858 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b4\[7..0\] b47..0 " "Converted element name(s) from \"b4\[7..0\]\" to \"b47..0\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 192 1008 1025 312 "b4\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435858 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b4\[7..0\] b47..0 " "Converted element name(s) from \"b4\[7..0\]\" to \"b47..0\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 296 1024 1080 313 "b4\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435858 ""}  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 312 1008 1025 376 "b4\[3..0\]" "" } { 360 1024 1240 377 "b4\[0\]" "" } { 376 1024 1240 393 "b4\[1\]" "" } { 392 1024 1240 409 "b4\[2\]" "" } { 408 1024 1240 425 "b4\[3\]" "" } { 176 992 1037 193 "b4\[7..0\]" "" } { 192 1008 1025 312 "b4\[7..0\]" "" } { 296 1024 1080 313 "b4\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1740064435858 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "c " "Converted elements in bus name \"c\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[7..0\] c7..0 " "Converted element name(s) from \"c\[7..0\]\" to \"c7..0\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 200 384 440 217 "c\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435858 ""}  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 200 384 440 217 "c\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1740064435858 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "c0 " "Converted elements in bus name \"c0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c0\[7..0\] c07..0 " "Converted element name(s) from \"c0\[7..0\]\" to \"c07..0\"" {  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 192 784 801 272 "c0\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435858 ""}  } { { "display_8bits.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 192 784 801 272 "c0\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1740064435858 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display7.bdf 1 1 " "Using design file display7.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display7 " "Found entity 1: display7" {  } { { "display7.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740064435866 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1740064435866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7 display_8bits:inst3\|display7:inst6 " "Elaborating entity \"display7\" for hierarchy \"display_8bits:inst3\|display7:inst6\"" {  } { { "display_8bits.bdf" "inst6" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 472 712 840 632 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064435866 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div8u.v 1 1 " "Using design file div8u.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div8u " "Found entity 1: div8u" {  } { { "div8u.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/div8u.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740064435875 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1740064435875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div8u display_8bits:inst3\|div8u:inst " "Elaborating entity \"div8u\" for hierarchy \"display_8bits:inst3\|div8u:inst\"" {  } { { "display_8bits.bdf" "inst" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 152 488 664 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064435875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide display_8bits:inst3\|div8u:inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"display_8bits:inst3\|div8u:inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "div8u.v" "LPM_DIVIDE_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/div8u.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064435896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_8bits:inst3\|div8u:inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"display_8bits:inst3\|div8u:inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "div8u.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/div8u.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064435896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_8bits:inst3\|div8u:inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"display_8bits:inst3\|div8u:inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 8 " "Parameter \"lpm_widthd\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 8 " "Parameter \"lpm_widthn\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435897 ""}  } { { "div8u.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/div8u.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740064435897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kes.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kes.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kes " "Found entity 1: lpm_divide_kes" {  } { { "db/lpm_divide_kes.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/db/lpm_divide_kes.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740064435928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740064435928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_kes display_8bits:inst3\|div8u:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kes:auto_generated " "Elaborating entity \"lpm_divide_kes\" for hierarchy \"display_8bits:inst3\|div8u:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kes:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064435929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740064435938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740064435938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_fkh display_8bits:inst3\|div8u:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kes:auto_generated\|sign_div_unsign_fkh:divider " "Elaborating entity \"sign_div_unsign_fkh\" for hierarchy \"display_8bits:inst3\|div8u:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kes:auto_generated\|sign_div_unsign_fkh:divider\"" {  } { { "db/lpm_divide_kes.tdf" "divider" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/db/lpm_divide_kes.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064435939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/db/alt_u_div_4te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740064435951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740064435951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_4te display_8bits:inst3\|div8u:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kes:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_4te:divider " "Elaborating entity \"alt_u_div_4te\" for hierarchy \"display_8bits:inst3\|div8u:inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kes:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_4te:divider\"" {  } { { "db/sign_div_unsign_fkh.tdf" "divider" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/db/sign_div_unsign_fkh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064435952 ""}
{ "Warning" "WSGN_SEARCH_FILE" "const10.v 1 1 " "Using design file const10.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 const10 " "Found entity 1: const10" {  } { { "const10.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/const10.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740064435964 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1740064435964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const10 display_8bits:inst3\|const10:inst3 " "Elaborating entity \"const10\" for hierarchy \"display_8bits:inst3\|const10:inst3\"" {  } { { "display_8bits.bdf" "inst3" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 192 272 384 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064435964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant display_8bits:inst3\|const10:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"display_8bits:inst3\|const10:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const10.v" "LPM_CONSTANT_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/const10.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064435976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_8bits:inst3\|const10:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"display_8bits:inst3\|const10:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const10.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/const10.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064435977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_8bits:inst3\|const10:inst3\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"display_8bits:inst3\|const10:inst3\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 10 " "Parameter \"lpm_cvalue\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064435977 ""}  } { { "const10.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/const10.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740064435977 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display7_en.bdf 1 1 " "Using design file display7_en.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display7_en " "Found entity 1: display7_en" {  } { { "display7_en.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display7_en.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740064435985 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1740064435985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7_en display_8bits:inst3\|display7_en:inst9 " "Elaborating entity \"display7_en\" for hierarchy \"display_8bits:inst3\|display7_en:inst9\"" {  } { { "display_8bits.bdf" "inst9" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 328 1240 1336 488 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064435986 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst3 " "Block or symbol \"OR2\" of instance \"inst3\" overlaps another block or symbol" {  } { { "display7_en.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display7_en.bdf" { { 160 744 808 208 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1740064435986 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comp0.v 1 1 " "Using design file comp0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 comp0 " "Found entity 1: comp0" {  } { { "comp0.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/comp0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740064435996 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1740064435996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp0 display_8bits:inst3\|comp0:inst11 " "Elaborating entity \"comp0\" for hierarchy \"display_8bits:inst3\|comp0:inst11\"" {  } { { "display_8bits.bdf" "inst11" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/display_8bits.bdf" { { 264 1080 1208 360 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064435997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare display_8bits:inst3\|comp0:inst11\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"display_8bits:inst3\|comp0:inst11\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp0.v" "LPM_COMPARE_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/comp0.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064436015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_8bits:inst3\|comp0:inst11\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"display_8bits:inst3\|comp0:inst11\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp0.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/comp0.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064436016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_8bits:inst3\|comp0:inst11\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"display_8bits:inst3\|comp0:inst11\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064436016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064436016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064436016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064436016 ""}  } { { "comp0.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/comp0.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740064436016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uji " "Found entity 1: cmpr_uji" {  } { { "db/cmpr_uji.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/db/cmpr_uji.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740064436048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740064436048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uji display_8bits:inst3\|comp0:inst11\|lpm_compare:LPM_COMPARE_component\|cmpr_uji:auto_generated " "Elaborating entity \"cmpr_uji\" for hierarchy \"display_8bits:inst3\|comp0:inst11\|lpm_compare:LPM_COMPARE_component\|cmpr_uji:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064436049 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_register_8.v 1 1 " "Using design file en_register_8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_register_8 " "Found entity 1: en_register_8" {  } { { "en_register_8.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/en_register_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740064436090 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1740064436090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_register_8 en_register_8:B " "Elaborating entity \"en_register_8\" for hierarchy \"en_register_8:B\"" {  } { { "seq_comparator.bdf" "B" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/seq_comparator.bdf" { { 200 184 344 312 "B" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064436091 ""}
{ "Warning" "WSGN_SEARCH_FILE" "compare_2bit.v 1 1 " "Using design file compare_2bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 compare_2bit " "Found entity 1: compare_2bit" {  } { { "compare_2bit.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/compare_2bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740064436147 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1740064436147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_2bit compare_2bit:inst2 " "Elaborating entity \"compare_2bit\" for hierarchy \"compare_2bit:inst2\"" {  } { { "seq_comparator.bdf" "inst2" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/seq_comparator.bdf" { { 104 736 864 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064436148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare compare_2bit:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"compare_2bit:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_2bit.v" "LPM_COMPARE_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/compare_2bit.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064436152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compare_2bit:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"compare_2bit:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_2bit.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/compare_2bit.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064436152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compare_2bit:inst2\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"compare_2bit:inst2\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064436152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064436152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740064436152 ""}  } { { "compare_2bit.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/compare_2bit.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740064436152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a3h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a3h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a3h " "Found entity 1: cmpr_a3h" {  } { { "db/cmpr_a3h.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/db/cmpr_a3h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740064436184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740064436184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a3h compare_2bit:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_a3h:auto_generated " "Elaborating entity \"cmpr_a3h\" for hierarchy \"compare_2bit:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_a3h:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064436185 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name6 VCC " "Pin \"pin_name6\" is stuck at VCC" {  } { { "seq_comparator.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/seq_comparator.bdf" { { 304 704 880 320 "pin_name6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740064437069 "|seq_comparator|pin_name6"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name27 VCC " "Pin \"pin_name27\" is stuck at VCC" {  } { { "seq_comparator.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/seq_comparator.bdf" { { 168 1336 1512 184 "pin_name27" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740064437069 "|seq_comparator|pin_name27"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1740064437069 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1740064437124 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740064437502 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740064437502 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740064437530 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740064437530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740064437530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740064437530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740064437549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 10:13:57 2025 " "Processing ended: Thu Feb 20 10:13:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740064437549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740064437549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740064437549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740064437549 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "2100@xilinxlm.coe.neu.edu " "Can't contact license server \"2100@xilinxlm.coe.neu.edu\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1740064438467 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../compare_2bit.qip " "Tcl Script File ../compare_2bit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../compare_2bit.qip " "set_global_assignment -name QIP_FILE ../compare_2bit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1740064438600 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1740064438600 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../register_compare.qip " "Tcl Script File ../register_compare.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../register_compare.qip " "set_global_assignment -name QIP_FILE ../register_compare.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1740064438600 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1740064438600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1740064438612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740064438612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 10:13:58 2025 " "Processing started: Thu Feb 20 10:13:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740064438612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1740064438612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off seq_comparator -c seq_comparator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off seq_comparator -c seq_comparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1740064438612 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1740064438694 ""}
{ "Info" "0" "" "Project  = seq_comparator" {  } {  } 0 0 "Project  = seq_comparator" 0 0 "Fitter" 0 0 1740064438695 ""}
{ "Info" "0" "" "Revision = seq_comparator" {  } {  } 0 0 "Revision = seq_comparator" 0 0 "Fitter" 0 0 1740064438695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1740064438811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1740064438811 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "seq_comparator 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"seq_comparator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1740064438815 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1740064438853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1740064438853 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1740064439166 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1740064439184 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1740064439326 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1740064447507 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 16 global CLKCTRL_G6 " "clk~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1740064447592 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1740064447592 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1740064447592 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver clk~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver clk~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clk PIN_AA14 " "Refclk input I/O pad clk is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1740064447592 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1740064447592 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1740064447592 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740064447592 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1740064447594 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1740064447594 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1740064447594 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1740064447595 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1740064447595 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1740064447595 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "seq_comparator.sdc " "Synopsys Design Constraints File file not found: 'seq_comparator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1740064448073 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1740064448073 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1740064448074 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1740064448075 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1740064448075 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1740064448083 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1740064448083 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1740064448083 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740064448126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1740064451522 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1740064451708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740064453718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1740064455667 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1740064456003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740064456003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1740064456892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1740064459445 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1740064459445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1740064459683 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1740064459683 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1740064459683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740064459687 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1740064460700 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1740064460733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1740064461032 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1740064461032 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1740064461323 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740064463180 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/output_files/seq_comparator.fit.smsg " "Generated suppressed messages file C:/Users/rosenthal.andr/Documents/EECE2160/seq_comparator/output_files/seq_comparator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1740064463409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7012 " "Peak virtual memory: 7012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740064463764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 10:14:23 2025 " "Processing ended: Thu Feb 20 10:14:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740064463764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740064463764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740064463764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1740064463764 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "2100@xilinxlm.coe.neu.edu " "Can't contact license server \"2100@xilinxlm.coe.neu.edu\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Fitter" 0 -1 1740064464750 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1740064464752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740064464752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 10:14:24 2025 " "Processing started: Thu Feb 20 10:14:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740064464752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1740064464752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off seq_comparator -c seq_comparator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off seq_comparator -c seq_comparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1740064464752 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../compare_2bit.qip " "Tcl Script File ../compare_2bit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../compare_2bit.qip " "set_global_assignment -name QIP_FILE ../compare_2bit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1740064464845 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1740064464845 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../register_compare.qip " "Tcl Script File ../register_compare.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../register_compare.qip " "set_global_assignment -name QIP_FILE ../register_compare.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1740064464845 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1740064464845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1740064465335 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1740064469280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 4 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740064469595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 10:14:29 2025 " "Processing ended: Thu Feb 20 10:14:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740064469595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740064469595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740064469595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1740064469595 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1740064470217 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "2100@xilinxlm.coe.neu.edu " "Can't contact license server \"2100@xilinxlm.coe.neu.edu\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Assembler" 0 -1 1740064470565 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../compare_2bit.qip " "Tcl Script File ../compare_2bit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../compare_2bit.qip " "set_global_assignment -name QIP_FILE ../compare_2bit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1740064470679 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1740064470679 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../register_compare.qip " "Tcl Script File ../register_compare.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../register_compare.qip " "set_global_assignment -name QIP_FILE ../register_compare.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1740064470679 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1740064470679 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1740064470692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740064470692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 10:14:30 2025 " "Processing started: Thu Feb 20 10:14:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740064470692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1740064470692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta seq_comparator -c seq_comparator " "Command: quartus_sta seq_comparator -c seq_comparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1740064470692 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1740064470776 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1740064471357 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1740064471357 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740064471390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740064471390 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "seq_comparator.sdc " "Synopsys Design Constraints File file not found: 'seq_comparator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1740064471786 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1740064471786 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1740064471787 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1740064471787 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1740064471787 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1740064471787 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1740064471788 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1740064471794 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740064471796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740064471800 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740064471801 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740064471802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740064471803 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1740064471803 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1740064471803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740064471804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740064471804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.349 clk  " "   -0.394             -11.349 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740064471804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740064471804 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1740064471812 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1740064471836 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1740064472499 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1740064472539 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740064472540 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740064472548 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740064472550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740064472556 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740064472562 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1740064472562 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1740064472562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740064472568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740064472568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -10.352 clk  " "   -0.394             -10.352 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740064472568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740064472568 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1740064472574 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1740064472695 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1740064473249 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1740064473283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740064473285 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740064473291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740064473292 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740064473299 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1740064473299 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1740064473299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.343 " "Worst-case minimum pulse width slack is -0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740064473300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740064473300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343              -5.654 clk  " "   -0.343              -5.654 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740064473300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740064473300 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1740064473309 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1740064473429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740064473431 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740064473437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740064473439 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740064473444 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1740064473444 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1740064473444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.321 " "Worst-case minimum pulse width slack is -0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740064473446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740064473446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.321              -5.279 clk  " "   -0.321              -5.279 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740064473446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740064473446 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1740064474686 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1740064474687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5211 " "Peak virtual memory: 5211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740064474732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 10:14:34 2025 " "Processing ended: Thu Feb 20 10:14:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740064474732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740064474732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740064474732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1740064474732 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus Prime Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1740064475371 ""}
