#-- Synplicity, Inc.
#-- Version Synplify Pro 8.1
#-- Project file /home/droz/plb_ddr2/synplify/ddr2_controller.prj
#-- Written on Tue Aug 23 16:27:40 2005


#add_file options
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/parameter.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/unisim.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/cal_ctl.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/cal_div2.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/cal_div2f.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/cal_reg.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/cal_top.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/clk_dcm.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/controller.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/controller_iobs.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/data_path_72bit_rl.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/data_path_iobs_72bit.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/data_path_rst.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/data_read_72bit_rl.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/data_read_controller_72bit_rl.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/data_write_72bit.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/ddr_dq_iob.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/ddr_dqs_iob.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/ddr2_cntrl_72bit_rl.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/ddr2_controller.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/ddr2_dm_72bit.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/ddr2_dqbit.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/ddr2_dqs_div.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/ddr2_transfer_done.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/dqs_delay.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/infrastructure.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/infrastructure_iobs_72bit.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/infrastructure_top.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/iobs_72bit.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/mybufg.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/r_w_dly.vhd"
add_file -vhdl -lib work "../../ddr2_controller_v1_00_a/hdl/vhdl/RAM_8D.vhd"
add_file -constraint "ddr2_controller.sdc"


#implementation: "ddr2_controller"
impl -add ddr2_controller

#device options
set_option -technology VIRTEX2P
set_option -part XC2VP70
set_option -package FF1704
set_option -speed_grade -7

#compilation/mapping options
set_option -default_enum_encoding default
set_option -symbolic_fsm_compiler 1
set_option -resource_sharing 0
set_option -use_fsm_explorer 1
set_option -top_module "ddr2_controller"

#map options
set_option -frequency 200.000
set_option -run_prop_extract 0
set_option -fanout_limit 10000
set_option -disable_io_insertion 1
set_option -pipe 0
set_option -update_models_cp 0
set_option -verification_mode 0
set_option -fixgatedclocks 0
set_option -modular 0
set_option -retiming 0
set_option -no_sequential_opt 0

#simulation options
set_option -write_verilog 0
set_option -write_vhdl 0

#VIF options
set_option -write_vif 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "ddr2_controller.edf"

#
#implementation attributes

set_option -vlog_std v2001
set_option -synthesis_onoff_pragma 0
set_option -project_relative_includes 1
impl -active "ddr2_controller"
