
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lslogins_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402928 <.init>:
  402928:	stp	x29, x30, [sp, #-16]!
  40292c:	mov	x29, sp
  402930:	bl	4046d4 <ferror@plt+0x1544>
  402934:	ldp	x29, x30, [sp], #16
  402938:	ret

Disassembly of section .plt:

0000000000402940 <memcpy@plt-0x20>:
  402940:	stp	x16, x30, [sp, #-16]!
  402944:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402948:	ldr	x17, [x16, #4088]
  40294c:	add	x16, x16, #0xff8
  402950:	br	x17
  402954:	nop
  402958:	nop
  40295c:	nop

0000000000402960 <memcpy@plt>:
  402960:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402964:	ldr	x17, [x16]
  402968:	add	x16, x16, #0x0
  40296c:	br	x17

0000000000402970 <sd_journal_flush_matches@plt>:
  402970:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402974:	ldr	x17, [x16, #8]
  402978:	add	x16, x16, #0x8
  40297c:	br	x17

0000000000402980 <_exit@plt>:
  402980:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402984:	ldr	x17, [x16, #16]
  402988:	add	x16, x16, #0x10
  40298c:	br	x17

0000000000402990 <sd_journal_seek_tail@plt>:
  402990:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402994:	ldr	x17, [x16, #24]
  402998:	add	x16, x16, #0x18
  40299c:	br	x17

00000000004029a0 <setuid@plt>:
  4029a0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  4029a4:	ldr	x17, [x16, #32]
  4029a8:	add	x16, x16, #0x20
  4029ac:	br	x17

00000000004029b0 <strtok@plt>:
  4029b0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  4029b4:	ldr	x17, [x16, #40]
  4029b8:	add	x16, x16, #0x28
  4029bc:	br	x17

00000000004029c0 <strtoul@plt>:
  4029c0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  4029c4:	ldr	x17, [x16, #48]
  4029c8:	add	x16, x16, #0x30
  4029cc:	br	x17

00000000004029d0 <strlen@plt>:
  4029d0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  4029d4:	ldr	x17, [x16, #56]
  4029d8:	add	x16, x16, #0x38
  4029dc:	br	x17

00000000004029e0 <fputs@plt>:
  4029e0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  4029e4:	ldr	x17, [x16, #64]
  4029e8:	add	x16, x16, #0x40
  4029ec:	br	x17

00000000004029f0 <syslog@plt>:
  4029f0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  4029f4:	ldr	x17, [x16, #72]
  4029f8:	add	x16, x16, #0x48
  4029fc:	br	x17

0000000000402a00 <scols_line_set_data@plt>:
  402a00:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402a04:	ldr	x17, [x16, #80]
  402a08:	add	x16, x16, #0x50
  402a0c:	br	x17

0000000000402a10 <exit@plt>:
  402a10:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402a14:	ldr	x17, [x16, #88]
  402a18:	add	x16, x16, #0x58
  402a1c:	br	x17

0000000000402a20 <dup@plt>:
  402a20:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402a24:	ldr	x17, [x16, #96]
  402a28:	add	x16, x16, #0x60
  402a2c:	br	x17

0000000000402a30 <scols_line_refer_data@plt>:
  402a30:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402a34:	ldr	x17, [x16, #104]
  402a38:	add	x16, x16, #0x68
  402a3c:	br	x17

0000000000402a40 <twalk@plt>:
  402a40:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402a44:	ldr	x17, [x16, #112]
  402a48:	add	x16, x16, #0x70
  402a4c:	br	x17

0000000000402a50 <ulckpwdf@plt>:
  402a50:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402a54:	ldr	x17, [x16, #120]
  402a58:	add	x16, x16, #0x78
  402a5c:	br	x17

0000000000402a60 <getegid@plt>:
  402a60:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402a64:	ldr	x17, [x16, #128]
  402a68:	add	x16, x16, #0x80
  402a6c:	br	x17

0000000000402a70 <strtoll@plt>:
  402a70:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402a74:	ldr	x17, [x16, #136]
  402a78:	add	x16, x16, #0x88
  402a7c:	br	x17

0000000000402a80 <strtod@plt>:
  402a80:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402a84:	ldr	x17, [x16, #144]
  402a88:	add	x16, x16, #0x90
  402a8c:	br	x17

0000000000402a90 <scols_table_enable_noheadings@plt>:
  402a90:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402a94:	ldr	x17, [x16, #152]
  402a98:	add	x16, x16, #0x98
  402a9c:	br	x17

0000000000402aa0 <scols_table_new_column@plt>:
  402aa0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402aa4:	ldr	x17, [x16, #160]
  402aa8:	add	x16, x16, #0xa0
  402aac:	br	x17

0000000000402ab0 <setutxent@plt>:
  402ab0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402ab4:	ldr	x17, [x16, #168]
  402ab8:	add	x16, x16, #0xa8
  402abc:	br	x17

0000000000402ac0 <scols_free_iter@plt>:
  402ac0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402ac4:	ldr	x17, [x16, #176]
  402ac8:	add	x16, x16, #0xb0
  402acc:	br	x17

0000000000402ad0 <localtime_r@plt>:
  402ad0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402ad4:	ldr	x17, [x16, #184]
  402ad8:	add	x16, x16, #0xb8
  402adc:	br	x17

0000000000402ae0 <setenv@plt>:
  402ae0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402ae4:	ldr	x17, [x16, #192]
  402ae8:	add	x16, x16, #0xc0
  402aec:	br	x17

0000000000402af0 <getgrnam@plt>:
  402af0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402af4:	ldr	x17, [x16, #200]
  402af8:	add	x16, x16, #0xc8
  402afc:	br	x17

0000000000402b00 <sprintf@plt>:
  402b00:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402b04:	ldr	x17, [x16, #208]
  402b08:	add	x16, x16, #0xd0
  402b0c:	br	x17

0000000000402b10 <getuid@plt>:
  402b10:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402b14:	ldr	x17, [x16, #216]
  402b18:	add	x16, x16, #0xd8
  402b1c:	br	x17

0000000000402b20 <opendir@plt>:
  402b20:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402b24:	ldr	x17, [x16, #224]
  402b28:	add	x16, x16, #0xe0
  402b2c:	br	x17

0000000000402b30 <strftime@plt>:
  402b30:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402b34:	ldr	x17, [x16, #232]
  402b38:	add	x16, x16, #0xe8
  402b3c:	br	x17

0000000000402b40 <__cxa_atexit@plt>:
  402b40:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402b44:	ldr	x17, [x16, #240]
  402b48:	add	x16, x16, #0xf0
  402b4c:	br	x17

0000000000402b50 <fputc@plt>:
  402b50:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402b54:	ldr	x17, [x16, #248]
  402b58:	add	x16, x16, #0xf8
  402b5c:	br	x17

0000000000402b60 <scols_table_enable_raw@plt>:
  402b60:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402b64:	ldr	x17, [x16, #256]
  402b68:	add	x16, x16, #0x100
  402b6c:	br	x17

0000000000402b70 <scols_table_set_line_separator@plt>:
  402b70:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402b74:	ldr	x17, [x16, #264]
  402b78:	add	x16, x16, #0x108
  402b7c:	br	x17

0000000000402b80 <sd_journal_get_data@plt>:
  402b80:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402b84:	ldr	x17, [x16, #272]
  402b88:	add	x16, x16, #0x110
  402b8c:	br	x17

0000000000402b90 <scols_table_set_column_separator@plt>:
  402b90:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402b94:	ldr	x17, [x16, #280]
  402b98:	add	x16, x16, #0x118
  402b9c:	br	x17

0000000000402ba0 <strptime@plt>:
  402ba0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402ba4:	ldr	x17, [x16, #288]
  402ba8:	add	x16, x16, #0x120
  402bac:	br	x17

0000000000402bb0 <snprintf@plt>:
  402bb0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402bb4:	ldr	x17, [x16, #296]
  402bb8:	add	x16, x16, #0x128
  402bbc:	br	x17

0000000000402bc0 <localeconv@plt>:
  402bc0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402bc4:	ldr	x17, [x16, #304]
  402bc8:	add	x16, x16, #0x130
  402bcc:	br	x17

0000000000402bd0 <sd_journal_open@plt>:
  402bd0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402bd4:	ldr	x17, [x16, #312]
  402bd8:	add	x16, x16, #0x138
  402bdc:	br	x17

0000000000402be0 <fileno@plt>:
  402be0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402be4:	ldr	x17, [x16, #320]
  402be8:	add	x16, x16, #0x140
  402bec:	br	x17

0000000000402bf0 <fclose@plt>:
  402bf0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402bf4:	ldr	x17, [x16, #328]
  402bf8:	add	x16, x16, #0x148
  402bfc:	br	x17

0000000000402c00 <sd_journal_add_match@plt>:
  402c00:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402c04:	ldr	x17, [x16, #336]
  402c08:	add	x16, x16, #0x150
  402c0c:	br	x17

0000000000402c10 <fopen@plt>:
  402c10:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402c14:	ldr	x17, [x16, #344]
  402c18:	add	x16, x16, #0x158
  402c1c:	br	x17

0000000000402c20 <time@plt>:
  402c20:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402c24:	ldr	x17, [x16, #352]
  402c28:	add	x16, x16, #0x160
  402c2c:	br	x17

0000000000402c30 <malloc@plt>:
  402c30:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402c34:	ldr	x17, [x16, #360]
  402c38:	add	x16, x16, #0x168
  402c3c:	br	x17

0000000000402c40 <open@plt>:
  402c40:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402c44:	ldr	x17, [x16, #368]
  402c48:	add	x16, x16, #0x170
  402c4c:	br	x17

0000000000402c50 <__strtol_internal@plt>:
  402c50:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402c54:	ldr	x17, [x16, #376]
  402c58:	add	x16, x16, #0x178
  402c5c:	br	x17

0000000000402c60 <strncmp@plt>:
  402c60:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402c64:	ldr	x17, [x16, #384]
  402c68:	add	x16, x16, #0x180
  402c6c:	br	x17

0000000000402c70 <bindtextdomain@plt>:
  402c70:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402c74:	ldr	x17, [x16, #392]
  402c78:	add	x16, x16, #0x188
  402c7c:	br	x17

0000000000402c80 <__libc_start_main@plt>:
  402c80:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402c84:	ldr	x17, [x16, #400]
  402c88:	add	x16, x16, #0x190
  402c8c:	br	x17

0000000000402c90 <fgetc@plt>:
  402c90:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402c94:	ldr	x17, [x16, #408]
  402c98:	add	x16, x16, #0x198
  402c9c:	br	x17

0000000000402ca0 <sd_journal_previous_skip@plt>:
  402ca0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402ca4:	ldr	x17, [x16, #416]
  402ca8:	add	x16, x16, #0x1a0
  402cac:	br	x17

0000000000402cb0 <memset@plt>:
  402cb0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402cb4:	ldr	x17, [x16, #424]
  402cb8:	add	x16, x16, #0x1a8
  402cbc:	br	x17

0000000000402cc0 <fdopen@plt>:
  402cc0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402cc4:	ldr	x17, [x16, #432]
  402cc8:	add	x16, x16, #0x1b0
  402ccc:	br	x17

0000000000402cd0 <gettimeofday@plt>:
  402cd0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402cd4:	ldr	x17, [x16, #440]
  402cd8:	add	x16, x16, #0x1b8
  402cdc:	br	x17

0000000000402ce0 <getpwnam@plt>:
  402ce0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402ce4:	ldr	x17, [x16, #448]
  402ce8:	add	x16, x16, #0x1c0
  402cec:	br	x17

0000000000402cf0 <gmtime_r@plt>:
  402cf0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402cf4:	ldr	x17, [x16, #456]
  402cf8:	add	x16, x16, #0x1c8
  402cfc:	br	x17

0000000000402d00 <scols_new_table@plt>:
  402d00:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402d04:	ldr	x17, [x16, #464]
  402d08:	add	x16, x16, #0x1d0
  402d0c:	br	x17

0000000000402d10 <scols_table_enable_export@plt>:
  402d10:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402d14:	ldr	x17, [x16, #472]
  402d18:	add	x16, x16, #0x1d8
  402d1c:	br	x17

0000000000402d20 <tsearch@plt>:
  402d20:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402d24:	ldr	x17, [x16, #480]
  402d28:	add	x16, x16, #0x1e0
  402d2c:	br	x17

0000000000402d30 <__strtoul_internal@plt>:
  402d30:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402d34:	ldr	x17, [x16, #488]
  402d38:	add	x16, x16, #0x1e8
  402d3c:	br	x17

0000000000402d40 <getspnam@plt>:
  402d40:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402d44:	ldr	x17, [x16, #496]
  402d48:	add	x16, x16, #0x1f0
  402d4c:	br	x17

0000000000402d50 <calloc@plt>:
  402d50:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402d54:	ldr	x17, [x16, #504]
  402d58:	add	x16, x16, #0x1f8
  402d5c:	br	x17

0000000000402d60 <sd_journal_close@plt>:
  402d60:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402d64:	ldr	x17, [x16, #512]
  402d68:	add	x16, x16, #0x200
  402d6c:	br	x17

0000000000402d70 <strcasecmp@plt>:
  402d70:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402d74:	ldr	x17, [x16, #520]
  402d78:	add	x16, x16, #0x208
  402d7c:	br	x17

0000000000402d80 <readdir@plt>:
  402d80:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402d84:	ldr	x17, [x16, #528]
  402d88:	add	x16, x16, #0x210
  402d8c:	br	x17

0000000000402d90 <realloc@plt>:
  402d90:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402d94:	ldr	x17, [x16, #536]
  402d98:	add	x16, x16, #0x218
  402d9c:	br	x17

0000000000402da0 <lckpwdf@plt>:
  402da0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402da4:	ldr	x17, [x16, #544]
  402da8:	add	x16, x16, #0x220
  402dac:	br	x17

0000000000402db0 <strdup@plt>:
  402db0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402db4:	ldr	x17, [x16, #552]
  402db8:	add	x16, x16, #0x228
  402dbc:	br	x17

0000000000402dc0 <scols_table_new_line@plt>:
  402dc0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402dc4:	ldr	x17, [x16, #560]
  402dc8:	add	x16, x16, #0x230
  402dcc:	br	x17

0000000000402dd0 <closedir@plt>:
  402dd0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402dd4:	ldr	x17, [x16, #568]
  402dd8:	add	x16, x16, #0x238
  402ddc:	br	x17

0000000000402de0 <scols_unref_table@plt>:
  402de0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402de4:	ldr	x17, [x16, #576]
  402de8:	add	x16, x16, #0x240
  402dec:	br	x17

0000000000402df0 <close@plt>:
  402df0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402df4:	ldr	x17, [x16, #584]
  402df8:	add	x16, x16, #0x248
  402dfc:	br	x17

0000000000402e00 <__gmon_start__@plt>:
  402e00:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402e04:	ldr	x17, [x16, #592]
  402e08:	add	x16, x16, #0x250
  402e0c:	br	x17

0000000000402e10 <mktime@plt>:
  402e10:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402e14:	ldr	x17, [x16, #600]
  402e18:	add	x16, x16, #0x258
  402e1c:	br	x17

0000000000402e20 <abort@plt>:
  402e20:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402e24:	ldr	x17, [x16, #608]
  402e28:	add	x16, x16, #0x260
  402e2c:	br	x17

0000000000402e30 <access@plt>:
  402e30:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402e34:	ldr	x17, [x16, #616]
  402e38:	add	x16, x16, #0x268
  402e3c:	br	x17

0000000000402e40 <tdestroy@plt>:
  402e40:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402e44:	ldr	x17, [x16, #624]
  402e48:	add	x16, x16, #0x270
  402e4c:	br	x17

0000000000402e50 <textdomain@plt>:
  402e50:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402e54:	ldr	x17, [x16, #632]
  402e58:	add	x16, x16, #0x278
  402e5c:	br	x17

0000000000402e60 <getopt_long@plt>:
  402e60:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402e64:	ldr	x17, [x16, #640]
  402e68:	add	x16, x16, #0x280
  402e6c:	br	x17

0000000000402e70 <strcmp@plt>:
  402e70:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402e74:	ldr	x17, [x16, #648]
  402e78:	add	x16, x16, #0x288
  402e7c:	br	x17

0000000000402e80 <getpwuid@plt>:
  402e80:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402e84:	ldr	x17, [x16, #656]
  402e88:	add	x16, x16, #0x290
  402e8c:	br	x17

0000000000402e90 <warn@plt>:
  402e90:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402e94:	ldr	x17, [x16, #664]
  402e98:	add	x16, x16, #0x298
  402e9c:	br	x17

0000000000402ea0 <__ctype_b_loc@plt>:
  402ea0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402ea4:	ldr	x17, [x16, #672]
  402ea8:	add	x16, x16, #0x2a0
  402eac:	br	x17

0000000000402eb0 <scols_line_get_cell@plt>:
  402eb0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402eb4:	ldr	x17, [x16, #680]
  402eb8:	add	x16, x16, #0x2a8
  402ebc:	br	x17

0000000000402ec0 <strtol@plt>:
  402ec0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402ec4:	ldr	x17, [x16, #688]
  402ec8:	add	x16, x16, #0x2b0
  402ecc:	br	x17

0000000000402ed0 <scols_table_next_column@plt>:
  402ed0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402ed4:	ldr	x17, [x16, #696]
  402ed8:	add	x16, x16, #0x2b8
  402edc:	br	x17

0000000000402ee0 <utmpxname@plt>:
  402ee0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402ee4:	ldr	x17, [x16, #704]
  402ee8:	add	x16, x16, #0x2c0
  402eec:	br	x17

0000000000402ef0 <setreuid@plt>:
  402ef0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402ef4:	ldr	x17, [x16, #712]
  402ef8:	add	x16, x16, #0x2c8
  402efc:	br	x17

0000000000402f00 <scols_cell_get_data@plt>:
  402f00:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402f04:	ldr	x17, [x16, #720]
  402f08:	add	x16, x16, #0x2d0
  402f0c:	br	x17

0000000000402f10 <free@plt>:
  402f10:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402f14:	ldr	x17, [x16, #728]
  402f18:	add	x16, x16, #0x2d8
  402f1c:	br	x17

0000000000402f20 <sd_journal_next@plt>:
  402f20:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402f24:	ldr	x17, [x16, #736]
  402f28:	add	x16, x16, #0x2e0
  402f2c:	br	x17

0000000000402f30 <endutxent@plt>:
  402f30:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402f34:	ldr	x17, [x16, #744]
  402f38:	add	x16, x16, #0x2e8
  402f3c:	br	x17

0000000000402f40 <sd_journal_get_realtime_usec@plt>:
  402f40:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402f44:	ldr	x17, [x16, #752]
  402f48:	add	x16, x16, #0x2f0
  402f4c:	br	x17

0000000000402f50 <getgrouplist@plt>:
  402f50:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402f54:	ldr	x17, [x16, #760]
  402f58:	add	x16, x16, #0x2f8
  402f5c:	br	x17

0000000000402f60 <strncasecmp@plt>:
  402f60:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402f64:	ldr	x17, [x16, #768]
  402f68:	add	x16, x16, #0x300
  402f6c:	br	x17

0000000000402f70 <nanosleep@plt>:
  402f70:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402f74:	ldr	x17, [x16, #776]
  402f78:	add	x16, x16, #0x308
  402f7c:	br	x17

0000000000402f80 <vasprintf@plt>:
  402f80:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402f84:	ldr	x17, [x16, #784]
  402f88:	add	x16, x16, #0x310
  402f8c:	br	x17

0000000000402f90 <setregid@plt>:
  402f90:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402f94:	ldr	x17, [x16, #792]
  402f98:	add	x16, x16, #0x318
  402f9c:	br	x17

0000000000402fa0 <strndup@plt>:
  402fa0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402fa4:	ldr	x17, [x16, #800]
  402fa8:	add	x16, x16, #0x320
  402fac:	br	x17

0000000000402fb0 <strspn@plt>:
  402fb0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402fb4:	ldr	x17, [x16, #808]
  402fb8:	add	x16, x16, #0x328
  402fbc:	br	x17

0000000000402fc0 <strchr@plt>:
  402fc0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402fc4:	ldr	x17, [x16, #816]
  402fc8:	add	x16, x16, #0x330
  402fcc:	br	x17

0000000000402fd0 <fflush@plt>:
  402fd0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402fd4:	ldr	x17, [x16, #824]
  402fd8:	add	x16, x16, #0x338
  402fdc:	br	x17

0000000000402fe0 <scols_table_get_line@plt>:
  402fe0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402fe4:	ldr	x17, [x16, #832]
  402fe8:	add	x16, x16, #0x340
  402fec:	br	x17

0000000000402ff0 <dirfd@plt>:
  402ff0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  402ff4:	ldr	x17, [x16, #840]
  402ff8:	add	x16, x16, #0x348
  402ffc:	br	x17

0000000000403000 <scols_print_table@plt>:
  403000:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  403004:	ldr	x17, [x16, #848]
  403008:	add	x16, x16, #0x350
  40300c:	br	x17

0000000000403010 <warnx@plt>:
  403010:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  403014:	ldr	x17, [x16, #856]
  403018:	add	x16, x16, #0x358
  40301c:	br	x17

0000000000403020 <read@plt>:
  403020:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  403024:	ldr	x17, [x16, #864]
  403028:	add	x16, x16, #0x360
  40302c:	br	x17

0000000000403030 <getpwent@plt>:
  403030:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  403034:	ldr	x17, [x16, #872]
  403038:	add	x16, x16, #0x368
  40303c:	br	x17

0000000000403040 <scols_new_iter@plt>:
  403040:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  403044:	ldr	x17, [x16, #880]
  403048:	add	x16, x16, #0x370
  40304c:	br	x17

0000000000403050 <strstr@plt>:
  403050:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  403054:	ldr	x17, [x16, #888]
  403058:	add	x16, x16, #0x378
  40305c:	br	x17

0000000000403060 <dcgettext@plt>:
  403060:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  403064:	ldr	x17, [x16, #896]
  403068:	add	x16, x16, #0x380
  40306c:	br	x17

0000000000403070 <__isoc99_sscanf@plt>:
  403070:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  403074:	ldr	x17, [x16, #904]
  403078:	add	x16, x16, #0x388
  40307c:	br	x17

0000000000403080 <errx@plt>:
  403080:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  403084:	ldr	x17, [x16, #912]
  403088:	add	x16, x16, #0x390
  40308c:	br	x17

0000000000403090 <strcspn@plt>:
  403090:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  403094:	ldr	x17, [x16, #920]
  403098:	add	x16, x16, #0x398
  40309c:	br	x17

00000000004030a0 <openat@plt>:
  4030a0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  4030a4:	ldr	x17, [x16, #928]
  4030a8:	add	x16, x16, #0x3a0
  4030ac:	br	x17

00000000004030b0 <printf@plt>:
  4030b0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  4030b4:	ldr	x17, [x16, #936]
  4030b8:	add	x16, x16, #0x3a8
  4030bc:	br	x17

00000000004030c0 <__assert_fail@plt>:
  4030c0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  4030c4:	ldr	x17, [x16, #944]
  4030c8:	add	x16, x16, #0x3b0
  4030cc:	br	x17

00000000004030d0 <__errno_location@plt>:
  4030d0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  4030d4:	ldr	x17, [x16, #952]
  4030d8:	add	x16, x16, #0x3b8
  4030dc:	br	x17

00000000004030e0 <__xstat@plt>:
  4030e0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  4030e4:	ldr	x17, [x16, #960]
  4030e8:	add	x16, x16, #0x3c0
  4030ec:	br	x17

00000000004030f0 <getgrgid@plt>:
  4030f0:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  4030f4:	ldr	x17, [x16, #968]
  4030f8:	add	x16, x16, #0x3c8
  4030fc:	br	x17

0000000000403100 <getutxent@plt>:
  403100:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  403104:	ldr	x17, [x16, #976]
  403108:	add	x16, x16, #0x3d0
  40310c:	br	x17

0000000000403110 <asctime_r@plt>:
  403110:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  403114:	ldr	x17, [x16, #984]
  403118:	add	x16, x16, #0x3d8
  40311c:	br	x17

0000000000403120 <sd_journal_open_directory@plt>:
  403120:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  403124:	ldr	x17, [x16, #992]
  403128:	add	x16, x16, #0x3e0
  40312c:	br	x17

0000000000403130 <fprintf@plt>:
  403130:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  403134:	ldr	x17, [x16, #1000]
  403138:	add	x16, x16, #0x3e8
  40313c:	br	x17

0000000000403140 <fgets@plt>:
  403140:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  403144:	ldr	x17, [x16, #1008]
  403148:	add	x16, x16, #0x3f0
  40314c:	br	x17

0000000000403150 <scols_init_debug@plt>:
  403150:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  403154:	ldr	x17, [x16, #1016]
  403158:	add	x16, x16, #0x3f8
  40315c:	br	x17

0000000000403160 <err@plt>:
  403160:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  403164:	ldr	x17, [x16, #1024]
  403168:	add	x16, x16, #0x400
  40316c:	br	x17

0000000000403170 <setlocale@plt>:
  403170:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  403174:	ldr	x17, [x16, #1032]
  403178:	add	x16, x16, #0x408
  40317c:	br	x17

0000000000403180 <__fxstatat@plt>:
  403180:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  403184:	ldr	x17, [x16, #1040]
  403188:	add	x16, x16, #0x410
  40318c:	br	x17

0000000000403190 <ferror@plt>:
  403190:	adrp	x16, 41e000 <ferror@plt+0x1ae70>
  403194:	ldr	x17, [x16, #1048]
  403198:	add	x16, x16, #0x418
  40319c:	br	x17

Disassembly of section .text:

00000000004031a0 <.text>:
  4031a0:	stp	x29, x30, [sp, #-256]!
  4031a4:	mov	x29, sp
  4031a8:	stp	x19, x20, [sp, #16]
  4031ac:	stp	x21, x22, [sp, #32]
  4031b0:	mov	w21, w0
  4031b4:	mov	x22, x1
  4031b8:	mov	x0, #0x1                   	// #1
  4031bc:	mov	x1, #0x68                  	// #104
  4031c0:	stp	x23, x24, [sp, #48]
  4031c4:	stp	x25, x26, [sp, #64]
  4031c8:	stp	x27, x28, [sp, #80]
  4031cc:	bl	402d50 <calloc@plt>
  4031d0:	cbnz	x0, 4031e8 <ferror@plt+0x58>
  4031d4:	adrp	x1, 409000 <ferror@plt+0x5e70>
  4031d8:	mov	x2, #0x68                  	// #104
  4031dc:	add	x1, x1, #0xfa0
  4031e0:	mov	w0, #0x1                   	// #1
  4031e4:	bl	403160 <err@plt>
  4031e8:	mov	x20, x0
  4031ec:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  4031f0:	mov	w0, #0x6                   	// #6
  4031f4:	add	x1, x1, #0x200
  4031f8:	stp	xzr, xzr, [sp, #224]
  4031fc:	adrp	x19, 40a000 <ferror@plt+0x6e70>
  403200:	add	x19, x19, #0x1b8
  403204:	str	xzr, [sp, #240]
  403208:	str	wzr, [sp, #248]
  40320c:	bl	403170 <setlocale@plt>
  403210:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403214:	add	x1, x1, #0x1a0
  403218:	mov	x0, x19
  40321c:	bl	402c70 <bindtextdomain@plt>
  403220:	mov	x0, x19
  403224:	adrp	x19, 41e000 <ferror@plt+0x1ae70>
  403228:	add	x19, x19, #0x470
  40322c:	bl	402e50 <textdomain@plt>
  403230:	adrp	x0, 404000 <ferror@plt+0xe70>
  403234:	add	x0, x0, #0xc28
  403238:	bl	409f00 <ferror@plt+0x6d70>
  40323c:	ldr	x0, [x19, #24]
  403240:	mov	w3, #0x1                   	// #1
  403244:	str	w3, [x20, #80]
  403248:	add	x1, x0, #0x1
  40324c:	str	x1, [x19, #24]
  403250:	cmp	x0, #0x35
  403254:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  403258:	add	x2, x19, #0x20
  40325c:	add	x4, x0, #0x2
  403260:	str	x4, [x19, #24]
  403264:	cmp	x1, #0x35
  403268:	str	w3, [x2, x0, lsl #2]
  40326c:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  403270:	adrp	x23, 40b000 <ferror@plt+0x7e70>
  403274:	add	x23, x23, #0x2f0
  403278:	adrp	x0, 40a000 <ferror@plt+0x6e70>
  40327c:	adrp	x24, 40a000 <ferror@plt+0x6e70>
  403280:	add	x0, x0, #0x190
  403284:	adrp	x26, 40b000 <ferror@plt+0x7e70>
  403288:	add	x25, x23, #0x480
  40328c:	add	x24, x24, #0x988
  403290:	add	x26, x26, #0x270
  403294:	adrp	x3, 40a000 <ferror@plt+0x6e70>
  403298:	mov	x27, #0x0                   	// #0
  40329c:	add	x3, x3, #0x180
  4032a0:	str	wzr, [x2, x1, lsl #2]
  4032a4:	stp	xzr, xzr, [sp, #104]
  4032a8:	stp	x0, x3, [sp, #120]
  4032ac:	adrp	x0, 40a000 <ferror@plt+0x6e70>
  4032b0:	add	x0, x0, #0x908
  4032b4:	str	x0, [sp, #136]
  4032b8:	mov	x3, x25
  4032bc:	mov	x2, x24
  4032c0:	mov	x1, x22
  4032c4:	mov	w0, w21
  4032c8:	mov	x4, #0x0                   	// #0
  4032cc:	bl	402e60 <getopt_long@plt>
  4032d0:	cmn	w0, #0x1
  4032d4:	b.eq	4038b4 <ferror@plt+0x724>  // b.none
  4032d8:	cmp	w0, #0x46
  4032dc:	b.le	40332c <ferror@plt+0x19c>
  4032e0:	add	x2, sp, #0xe0
  4032e4:	add	x28, x23, #0x780
  4032e8:	ldr	w1, [x28]
  4032ec:	mov	x4, x28
  4032f0:	cmp	w1, #0x0
  4032f4:	ccmp	w0, w1, #0x1, ne  // ne = any
  4032f8:	b.lt	403318 <ferror@plt+0x188>  // b.tstop
  4032fc:	cmp	w0, w1
  403300:	b.eq	403370 <ferror@plt+0x1e0>  // b.none
  403304:	ldr	w1, [x4, #4]!
  403308:	cmp	w1, #0x0
  40330c:	ccmp	w0, w1, #0x1, ne  // ne = any
  403310:	b.ge	4032fc <ferror@plt+0x16c>  // b.tcont
  403314:	nop
  403318:	ldr	w1, [x28, #64]!
  40331c:	add	x2, x2, #0x4
  403320:	cmp	w1, #0x0
  403324:	ccmp	w0, w1, #0x1, ne  // ne = any
  403328:	b.ge	4032e8 <ferror@plt+0x158>  // b.tcont
  40332c:	sub	w0, w0, #0x47
  403330:	cmp	w0, #0x3e
  403334:	b.ls	403438 <ferror@plt+0x2a8>  // b.plast
  403338:	adrp	x0, 41e000 <ferror@plt+0x1ae70>
  40333c:	mov	w2, #0x5                   	// #5
  403340:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403344:	add	x1, x1, #0x960
  403348:	ldr	x19, [x0, #1088]
  40334c:	mov	x0, #0x0                   	// #0
  403350:	bl	403060 <dcgettext@plt>
  403354:	mov	x1, x0
  403358:	adrp	x2, 41e000 <ferror@plt+0x1ae70>
  40335c:	mov	x0, x19
  403360:	ldr	x2, [x2, #1120]
  403364:	bl	403130 <fprintf@plt>
  403368:	mov	w0, #0x1                   	// #1
  40336c:	bl	402a10 <exit@plt>
  403370:	ldr	w1, [x2]
  403374:	cbnz	w1, 403394 <ferror@plt+0x204>
  403378:	ldr	w1, [x28, #64]!
  40337c:	add	x2, x2, #0x4
  403380:	stur	w0, [x2, #-4]
  403384:	cmp	w1, #0x0
  403388:	ccmp	w0, w1, #0x1, ne  // ne = any
  40338c:	b.ge	4032e8 <ferror@plt+0x158>  // b.tcont
  403390:	b	40332c <ferror@plt+0x19c>
  403394:	cmp	w0, w1
  403398:	b.eq	403318 <ferror@plt+0x188>  // b.none
  40339c:	adrp	x20, 41e000 <ferror@plt+0x1ae70>
  4033a0:	mov	w2, #0x5                   	// #5
  4033a4:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  4033a8:	mov	x0, #0x0                   	// #0
  4033ac:	ldr	x19, [x20, #1088]
  4033b0:	add	x1, x1, #0x1c8
  4033b4:	bl	403060 <dcgettext@plt>
  4033b8:	adrp	x24, 40a000 <ferror@plt+0x6e70>
  4033bc:	adrp	x2, 41e000 <ferror@plt+0x1ae70>
  4033c0:	adrp	x21, 40a000 <ferror@plt+0x6e70>
  4033c4:	add	x24, x24, #0x170
  4033c8:	add	x21, x21, #0xa80
  4033cc:	ldr	x2, [x2, #1120]
  4033d0:	mov	x1, x0
  4033d4:	adrp	x22, 40a000 <ferror@plt+0x6e70>
  4033d8:	mov	x0, x19
  4033dc:	mov	x19, #0x0                   	// #0
  4033e0:	bl	403130 <fprintf@plt>
  4033e4:	ldr	w4, [x28, x19]
  4033e8:	cbz	w4, 403424 <ferror@plt+0x294>
  4033ec:	mov	x2, x24
  4033f0:	add	x0, x23, #0x480
  4033f4:	b	403400 <ferror@plt+0x270>
  4033f8:	ldr	x2, [x0, #32]!
  4033fc:	cbz	x2, 403f78 <ferror@plt+0xde8>
  403400:	ldr	w1, [x0, #24]
  403404:	cmp	w4, w1
  403408:	b.ne	4033f8 <ferror@plt+0x268>  // b.any
  40340c:	ldr	x0, [x20, #1088]
  403410:	mov	x1, x21
  403414:	bl	403130 <fprintf@plt>
  403418:	add	x19, x19, #0x4
  40341c:	cmp	x19, #0x3c
  403420:	b.ne	4033e4 <ferror@plt+0x254>  // b.any
  403424:	ldr	x1, [x20, #1088]
  403428:	mov	w0, #0xa                   	// #10
  40342c:	bl	402b50 <fputc@plt>
  403430:	mov	w0, #0x1                   	// #1
  403434:	bl	402a10 <exit@plt>
  403438:	ldrh	w0, [x26, w0, uxtw #1]
  40343c:	adr	x1, 403448 <ferror@plt+0x2b8>
  403440:	add	x0, x1, w0, sxth #2
  403444:	br	x0
  403448:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  40344c:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  403450:	adrp	x3, 40b000 <ferror@plt+0x7e70>
  403454:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  403458:	ldr	q0, [x1, #3200]
  40345c:	mov	w1, #0x1a                  	// #26
  403460:	ldr	q5, [x0, #3184]
  403464:	str	w1, [x19, #136]
  403468:	ldr	q3, [x3, #3232]
  40346c:	adrp	x3, 40b000 <ferror@plt+0x7e70>
  403470:	ldr	q4, [x2, #3216]
  403474:	mov	x2, #0x1b                  	// #27
  403478:	str	x2, [x19, #24]
  40347c:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  403480:	stp	q5, q0, [x19, #32]
  403484:	ldr	d0, [x3, #3344]
  403488:	adrp	x3, 40b000 <ferror@plt+0x7e70>
  40348c:	stp	q4, q3, [x19, #64]
  403490:	ldr	q2, [x3, #3248]
  403494:	str	d0, [x19, #128]
  403498:	ldr	q1, [x2, #3264]
  40349c:	stp	q2, q1, [x19, #96]
  4034a0:	b	4032b8 <ferror@plt+0x128>
  4034a4:	adrp	x1, 41e000 <ferror@plt+0x1ae70>
  4034a8:	ldr	x0, [sp, #136]
  4034ac:	ldr	x28, [x1, #1096]
  4034b0:	mov	x1, x28
  4034b4:	bl	402e70 <strcmp@plt>
  4034b8:	cbz	w0, 403f4c <ferror@plt+0xdbc>
  4034bc:	adrp	x0, 40a000 <ferror@plt+0x6e70>
  4034c0:	mov	x1, x28
  4034c4:	add	x0, x0, #0x910
  4034c8:	bl	402e70 <strcmp@plt>
  4034cc:	cbz	w0, 404488 <ferror@plt+0x12f8>
  4034d0:	adrp	x0, 40a000 <ferror@plt+0x6e70>
  4034d4:	mov	x1, x28
  4034d8:	add	x0, x0, #0x918
  4034dc:	bl	402e70 <strcmp@plt>
  4034e0:	cbz	w0, 404480 <ferror@plt+0x12f0>
  4034e4:	mov	w2, #0x5                   	// #5
  4034e8:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  4034ec:	mov	x0, #0x0                   	// #0
  4034f0:	add	x1, x1, #0x920
  4034f4:	bl	403060 <dcgettext@plt>
  4034f8:	mov	x1, x0
  4034fc:	mov	x2, x28
  403500:	mov	w0, #0x1                   	// #1
  403504:	bl	403080 <errx@plt>
  403508:	ldrb	w0, [x20, #96]
  40350c:	orr	w0, w0, #0x8
  403510:	strb	w0, [x20, #96]
  403514:	b	4032b8 <ferror@plt+0x128>
  403518:	ldrb	w0, [x20, #96]
  40351c:	orr	w0, w0, #0x10
  403520:	strb	w0, [x20, #96]
  403524:	b	4032b8 <ferror@plt+0x128>
  403528:	adrp	x0, 41e000 <ferror@plt+0x1ae70>
  40352c:	ldr	x0, [x0, #1096]
  403530:	str	x0, [sp, #128]
  403534:	b	4032b8 <ferror@plt+0x128>
  403538:	adrp	x0, 41e000 <ferror@plt+0x1ae70>
  40353c:	ldr	x0, [x0, #1096]
  403540:	str	x0, [sp, #120]
  403544:	b	4032b8 <ferror@plt+0x128>
  403548:	mov	w0, #0x5                   	// #5
  40354c:	str	w0, [x19, #248]
  403550:	b	4032b8 <ferror@plt+0x128>
  403554:	mov	x1, #0x3e8                 	// #1000
  403558:	adrp	x0, 40a000 <ferror@plt+0x6e70>
  40355c:	add	x0, x0, #0x8f8
  403560:	bl	406168 <ferror@plt+0x2fd8>
  403564:	mov	x2, x0
  403568:	str	w2, [x20, #44]
  40356c:	mov	x1, #0xea60                	// #60000
  403570:	adrp	x0, 40a000 <ferror@plt+0x6e70>
  403574:	add	x0, x0, #0x900
  403578:	bl	406168 <ferror@plt+0x2fd8>
  40357c:	str	w0, [x20, #48]
  403580:	ldr	w1, [x19, #252]
  403584:	orr	w1, w1, #0x10
  403588:	str	w1, [x19, #252]
  40358c:	b	4032b8 <ferror@plt+0x128>
  403590:	mov	x1, #0x65                  	// #101
  403594:	adrp	x0, 40a000 <ferror@plt+0x6e70>
  403598:	add	x0, x0, #0x8d8
  40359c:	bl	406168 <ferror@plt+0x2fd8>
  4035a0:	mov	x2, x0
  4035a4:	str	w2, [x20, #52]
  4035a8:	mov	x1, #0x3e7                 	// #999
  4035ac:	adrp	x0, 40a000 <ferror@plt+0x6e70>
  4035b0:	add	x0, x0, #0x8e8
  4035b4:	bl	406168 <ferror@plt+0x2fd8>
  4035b8:	str	w0, [x20, #56]
  4035bc:	ldr	w1, [x19, #252]
  4035c0:	orr	w1, w1, #0x8
  4035c4:	str	w1, [x19, #252]
  4035c8:	b	4032b8 <ferror@plt+0x128>
  4035cc:	mov	w0, #0x4                   	// #4
  4035d0:	str	w0, [x19, #248]
  4035d4:	b	4032b8 <ferror@plt+0x128>
  4035d8:	ldr	x0, [x19, #24]
  4035dc:	add	x3, x0, #0x1
  4035e0:	str	x3, [x19, #24]
  4035e4:	cmp	x0, #0x35
  4035e8:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  4035ec:	add	x1, x19, #0x20
  4035f0:	add	x2, x0, #0x2
  4035f4:	mov	w4, #0x7                   	// #7
  4035f8:	str	x2, [x19, #24]
  4035fc:	cmp	x3, #0x35
  403600:	str	w4, [x1, x0, lsl #2]
  403604:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  403608:	add	x4, x0, #0x3
  40360c:	mov	w5, #0x6                   	// #6
  403610:	str	w5, [x1, x3, lsl #2]
  403614:	cmp	x2, #0x35
  403618:	str	x4, [x19, #24]
  40361c:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  403620:	add	x3, x0, #0x4
  403624:	mov	w5, #0x8                   	// #8
  403628:	str	w5, [x1, x2, lsl #2]
  40362c:	cmp	x4, #0x35
  403630:	str	x3, [x19, #24]
  403634:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  403638:	add	x2, x0, #0x5
  40363c:	mov	w5, #0x5                   	// #5
  403640:	str	w5, [x1, x4, lsl #2]
  403644:	cmp	x3, #0x35
  403648:	str	x2, [x19, #24]
  40364c:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  403650:	add	x0, x0, #0x6
  403654:	mov	w4, #0x13                  	// #19
  403658:	str	w4, [x1, x3, lsl #2]
  40365c:	cmp	x2, #0x35
  403660:	str	x0, [x19, #24]
  403664:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  403668:	mov	w0, #0x9                   	// #9
  40366c:	str	w0, [x1, x2, lsl #2]
  403670:	b	4032b8 <ferror@plt+0x128>
  403674:	adrp	x0, 41e000 <ferror@plt+0x1ae70>
  403678:	ldr	x1, [x0, #1096]
  40367c:	ldrsb	w2, [x1]
  403680:	cmp	w2, #0x3d
  403684:	b.eq	4038a8 <ferror@plt+0x718>  // b.none
  403688:	ldr	x0, [x0, #1096]
  40368c:	str	x0, [sp, #112]
  403690:	b	4032b8 <ferror@plt+0x128>
  403694:	mov	w0, #0x3                   	// #3
  403698:	str	w0, [x19, #248]
  40369c:	b	4032b8 <ferror@plt+0x128>
  4036a0:	adrp	x0, 41e000 <ferror@plt+0x1ae70>
  4036a4:	ldr	x0, [x0, #1096]
  4036a8:	str	x0, [sp, #104]
  4036ac:	b	4032b8 <ferror@plt+0x128>
  4036b0:	adrp	x0, 41e000 <ferror@plt+0x1ae70>
  4036b4:	ldr	x27, [x0, #1096]
  4036b8:	b	4032b8 <ferror@plt+0x128>
  4036bc:	ldr	x0, [x19, #24]
  4036c0:	add	x1, x0, #0x1
  4036c4:	str	x1, [x19, #24]
  4036c8:	cmp	x0, #0x35
  4036cc:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  4036d0:	add	x2, x19, #0x20
  4036d4:	add	x4, x0, #0x2
  4036d8:	mov	w3, #0x11                  	// #17
  4036dc:	str	x4, [x19, #24]
  4036e0:	cmp	x1, #0x35
  4036e4:	str	w3, [x2, x0, lsl #2]
  4036e8:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  4036ec:	mov	w0, #0x12                  	// #18
  4036f0:	str	w0, [x2, x1, lsl #2]
  4036f4:	b	4032b8 <ferror@plt+0x128>
  4036f8:	mov	w0, #0x2                   	// #2
  4036fc:	str	w0, [x19, #248]
  403700:	b	4032b8 <ferror@plt+0x128>
  403704:	mov	w0, #0x1                   	// #1
  403708:	str	w0, [x19, #248]
  40370c:	b	4032b8 <ferror@plt+0x128>
  403710:	ldr	x0, [x19, #24]
  403714:	add	x2, x0, #0x1
  403718:	str	x2, [x19, #24]
  40371c:	cmp	x0, #0x35
  403720:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  403724:	add	x1, x19, #0x20
  403728:	add	x4, x0, #0x2
  40372c:	mov	w3, #0x14                  	// #20
  403730:	str	x4, [x19, #24]
  403734:	cmp	x2, #0x35
  403738:	str	w3, [x1, x0, lsl #2]
  40373c:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  403740:	add	x3, x0, #0x3
  403744:	mov	w5, #0x16                  	// #22
  403748:	str	w5, [x1, x2, lsl #2]
  40374c:	cmp	x4, #0x35
  403750:	str	x3, [x19, #24]
  403754:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  403758:	add	x2, x0, #0x4
  40375c:	mov	w5, #0x17                  	// #23
  403760:	str	w5, [x1, x4, lsl #2]
  403764:	cmp	x3, #0x35
  403768:	str	x2, [x19, #24]
  40376c:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  403770:	add	x0, x0, #0x5
  403774:	mov	w4, #0x15                  	// #21
  403778:	str	w4, [x1, x3, lsl #2]
  40377c:	cmp	x2, #0x35
  403780:	str	x0, [x19, #24]
  403784:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  403788:	mov	w0, #0x18                  	// #24
  40378c:	str	w0, [x1, x2, lsl #2]
  403790:	b	4032b8 <ferror@plt+0x128>
  403794:	ldr	x1, [x19, #24]
  403798:	add	x0, x1, #0x1
  40379c:	str	x0, [x19, #24]
  4037a0:	cmp	x1, #0x35
  4037a4:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  4037a8:	add	x0, x19, #0x20
  4037ac:	mov	w2, #0x19                  	// #25
  4037b0:	str	w2, [x0, x1, lsl #2]
  4037b4:	b	4032b8 <ferror@plt+0x128>
  4037b8:	mov	w2, #0x5                   	// #5
  4037bc:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  4037c0:	mov	x0, #0x0                   	// #0
  4037c4:	add	x1, x1, #0x938
  4037c8:	bl	403060 <dcgettext@plt>
  4037cc:	adrp	x1, 41e000 <ferror@plt+0x1ae70>
  4037d0:	adrp	x2, 40a000 <ferror@plt+0x6e70>
  4037d4:	add	x2, x2, #0x948
  4037d8:	ldr	x1, [x1, #1120]
  4037dc:	bl	4030b0 <printf@plt>
  4037e0:	mov	w0, #0x0                   	// #0
  4037e4:	bl	402a10 <exit@plt>
  4037e8:	ldr	x0, [x19, #24]
  4037ec:	add	x3, x0, #0x1
  4037f0:	str	x3, [x19, #24]
  4037f4:	cmp	x0, #0x35
  4037f8:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  4037fc:	add	x1, x19, #0x20
  403800:	add	x2, x0, #0x2
  403804:	mov	w4, #0xf                   	// #15
  403808:	str	x2, [x19, #24]
  40380c:	cmp	x3, #0x35
  403810:	str	w4, [x1, x0, lsl #2]
  403814:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  403818:	add	x0, x0, #0x3
  40381c:	mov	w4, #0x10                  	// #16
  403820:	str	w4, [x1, x3, lsl #2]
  403824:	cmp	x2, #0x35
  403828:	str	x0, [x19, #24]
  40382c:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  403830:	mov	w0, #0xe                   	// #14
  403834:	str	w0, [x1, x2, lsl #2]
  403838:	b	4032b8 <ferror@plt+0x128>
  40383c:	ldr	x0, [x19, #24]
  403840:	add	x4, x0, #0x1
  403844:	str	x4, [x19, #24]
  403848:	cmp	x0, #0x35
  40384c:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  403850:	add	x1, x19, #0x20
  403854:	add	x3, x0, #0x2
  403858:	mov	w2, #0xb                   	// #11
  40385c:	str	x3, [x19, #24]
  403860:	cmp	x4, #0x35
  403864:	str	w2, [x1, x0, lsl #2]
  403868:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  40386c:	add	x2, x0, #0x3
  403870:	mov	w5, #0xa                   	// #10
  403874:	str	w5, [x1, x4, lsl #2]
  403878:	cmp	x3, #0x35
  40387c:	str	x2, [x19, #24]
  403880:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  403884:	add	x0, x0, #0x4
  403888:	mov	w4, #0xd                   	// #13
  40388c:	str	w4, [x1, x3, lsl #2]
  403890:	cmp	x2, #0x35
  403894:	str	x0, [x19, #24]
  403898:	b.hi	40460c <ferror@plt+0x147c>  // b.pmore
  40389c:	mov	w0, #0xc                   	// #12
  4038a0:	str	w0, [x1, x2, lsl #2]
  4038a4:	b	4032b8 <ferror@plt+0x128>
  4038a8:	add	x1, x1, #0x1
  4038ac:	str	x1, [x0, #1096]
  4038b0:	b	403688 <ferror@plt+0x4f8>
  4038b4:	adrp	x0, 41e000 <ferror@plt+0x1ae70>
  4038b8:	ldr	w0, [x0, #1104]
  4038bc:	sub	w1, w21, w0
  4038c0:	cmp	w1, #0x1
  4038c4:	b.eq	404050 <ferror@plt+0xec0>  // b.none
  4038c8:	cmp	w0, w21
  4038cc:	b.ne	404640 <ferror@plt+0x14b0>  // b.any
  4038d0:	mov	w0, #0x0                   	// #0
  4038d4:	bl	403150 <scols_init_debug@plt>
  4038d8:	ldr	w0, [x19, #252]
  4038dc:	and	w1, w0, #0x18
  4038e0:	cmp	w1, #0x18
  4038e4:	b.ne	4038f0 <ferror@plt+0x760>  // b.any
  4038e8:	and	w0, w0, #0xffffffe7
  4038ec:	str	w0, [x19, #252]
  4038f0:	ldr	w0, [x19, #248]
  4038f4:	cmp	w0, #0x6
  4038f8:	b.eq	40407c <ferror@plt+0xeec>  // b.none
  4038fc:	ldr	x0, [x19, #24]
  403900:	cmp	x0, #0x2
  403904:	b.eq	403f28 <ferror@plt+0xd98>  // b.none
  403908:	ldr	x0, [sp, #112]
  40390c:	cbz	x0, 403930 <ferror@plt+0x7a0>
  403910:	ldr	x0, [sp, #112]
  403914:	adrp	x4, 404000 <ferror@plt+0xe70>
  403918:	add	x3, x19, #0x18
  40391c:	add	x4, x4, #0x8d8
  403920:	add	x1, x19, #0x20
  403924:	mov	x2, #0x36                  	// #54
  403928:	bl	407f70 <ferror@plt+0x4de0>
  40392c:	tbnz	w0, #31, 4041d0 <ferror@plt+0x1040>
  403930:	ldr	x2, [x19, #24]
  403934:	cbz	x2, 4039c8 <ferror@plt+0x838>
  403938:	add	x3, x19, #0x20
  40393c:	mov	x1, #0x0                   	// #0
  403940:	b	403950 <ferror@plt+0x7c0>
  403944:	add	x1, x1, #0x1
  403948:	cmp	x1, x2
  40394c:	b.cs	403f70 <ferror@plt+0xde0>  // b.hs, b.nlast
  403950:	ldr	w0, [x3, x1, lsl #2]
  403954:	sub	w0, w0, #0xe
  403958:	cmp	w0, #0x2
  40395c:	b.hi	403944 <ferror@plt+0x7b4>  // b.pmore
  403960:	ldr	x0, [sp, #120]
  403964:	bl	402ee0 <utmpxname@plt>
  403968:	tbnz	w0, #31, 4044b4 <ferror@plt+0x1324>
  40396c:	mov	x1, x20
  403970:	add	x0, x20, #0x8
  403974:	bl	404b30 <ferror@plt+0x19a0>
  403978:	tbnz	w0, #31, 404490 <ferror@plt+0x1300>
  40397c:	ldr	x3, [x19, #24]
  403980:	cbz	x3, 4039c8 <ferror@plt+0x838>
  403984:	add	x2, x19, #0x20
  403988:	mov	x1, #0x0                   	// #0
  40398c:	b	40399c <ferror@plt+0x80c>
  403990:	add	x1, x1, #0x1
  403994:	cmp	x1, x3
  403998:	b.cs	4039c8 <ferror@plt+0x838>  // b.hs, b.nlast
  40399c:	ldr	w0, [x2, x1, lsl #2]
  4039a0:	sub	w0, w0, #0x11
  4039a4:	cmp	w0, #0x1
  4039a8:	b.hi	403990 <ferror@plt+0x800>  // b.pmore
  4039ac:	ldr	x0, [sp, #128]
  4039b0:	bl	402ee0 <utmpxname@plt>
  4039b4:	tbnz	w0, #31, 4044c4 <ferror@plt+0x1334>
  4039b8:	add	x1, x20, #0x10
  4039bc:	add	x0, x20, #0x18
  4039c0:	bl	404b30 <ferror@plt+0x19a0>
  4039c4:	tbnz	w0, #31, 404210 <ferror@plt+0x1080>
  4039c8:	ldr	x0, [sp, #104]
  4039cc:	orr	x0, x0, x27
  4039d0:	cbnz	x0, 4040e8 <ferror@plt+0xf58>
  4039d4:	ldrb	w0, [x20, #96]
  4039d8:	tbnz	w0, #2, 403fb8 <ferror@plt+0xe28>
  4039dc:	adrp	x22, 404000 <ferror@plt+0xe70>
  4039e0:	bl	4030d0 <__errno_location@plt>
  4039e4:	add	x24, x20, #0x20
  4039e8:	mov	x21, x0
  4039ec:	add	x22, x22, #0x790
  4039f0:	str	wzr, [x21]
  4039f4:	mov	x0, x20
  4039f8:	mov	x1, #0x0                   	// #0
  4039fc:	bl	405470 <ferror@plt+0x22e0>
  403a00:	cbnz	x0, 403f60 <ferror@plt+0xdd0>
  403a04:	ldr	w0, [x21]
  403a08:	cmp	w0, #0xb
  403a0c:	b.eq	4039f4 <ferror@plt+0x864>  // b.none
  403a10:	bl	402d00 <scols_new_table@plt>
  403a14:	mov	x21, x0
  403a18:	cbz	x0, 404610 <ferror@plt+0x1480>
  403a1c:	ldrb	w1, [x20, #96]
  403a20:	tbnz	w1, #3, 4044d4 <ferror@plt+0x1344>
  403a24:	ldr	w1, [x19, #248]
  403a28:	cmp	w1, #0x4
  403a2c:	b.eq	4044ec <ferror@plt+0x135c>  // b.none
  403a30:	b.gt	403f98 <ferror@plt+0xe08>
  403a34:	cmp	w1, #0x2
  403a38:	b.eq	403a54 <ferror@plt+0x8c4>  // b.none
  403a3c:	cmp	w1, #0x3
  403a40:	b.ne	40402c <ferror@plt+0xe9c>  // b.any
  403a44:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403a48:	mov	x0, x21
  403a4c:	add	x1, x1, #0x428
  403a50:	bl	402b90 <scols_table_set_column_separator@plt>
  403a54:	mov	x0, x21
  403a58:	mov	w1, #0x1                   	// #1
  403a5c:	bl	402d10 <scols_table_enable_export@plt>
  403a60:	add	x25, x19, #0x20
  403a64:	mov	x22, #0x0                   	// #0
  403a68:	mov	x24, #0x28                  	// #40
  403a6c:	b	403aa8 <ferror@plt+0x918>
  403a70:	ldrsw	x1, [x25, x22, lsl #2]
  403a74:	mov	x0, x21
  403a78:	ldrb	w2, [x20, #96]
  403a7c:	mul	x1, x1, x24
  403a80:	tst	x2, #0x10
  403a84:	add	x3, x23, x1
  403a88:	ldr	x1, [x23, x1]
  403a8c:	ldr	x2, [x3, #32]
  403a90:	ldr	d0, [x3, #24]
  403a94:	and	w3, w2, #0xfffffffe
  403a98:	csel	w2, w2, w3, eq  // eq = none
  403a9c:	bl	402aa0 <scols_table_new_column@plt>
  403aa0:	cbz	x0, 404114 <ferror@plt+0xf84>
  403aa4:	add	x22, x22, #0x1
  403aa8:	ldr	x0, [x19, #24]
  403aac:	cmp	x22, x0
  403ab0:	b.cc	403a70 <ferror@plt+0x8e0>  // b.lo, b.ul, b.last
  403ab4:	ldr	x0, [x20, #32]
  403ab8:	adrp	x1, 404000 <ferror@plt+0xe70>
  403abc:	add	x1, x1, #0xe80
  403ac0:	str	x21, [x19, #16]
  403ac4:	bl	402a40 <twalk@plt>
  403ac8:	ldr	w0, [x19, #248]
  403acc:	cmp	w0, #0x6
  403ad0:	b.eq	404234 <ferror@plt+0x10a4>  // b.none
  403ad4:	ldr	x0, [x19, #16]
  403ad8:	bl	403000 <scols_print_table@plt>
  403adc:	ldr	x0, [x19, #16]
  403ae0:	mov	x19, #0x0                   	// #0
  403ae4:	bl	402de0 <scols_unref_table@plt>
  403ae8:	ldr	x0, [x20, #32]
  403aec:	adrp	x1, 404000 <ferror@plt+0xe70>
  403af0:	add	x1, x1, #0x7b0
  403af4:	bl	402e40 <tdestroy@plt>
  403af8:	ldr	x0, [x20]
  403afc:	bl	402f10 <free@plt>
  403b00:	ldr	x0, [x20, #16]
  403b04:	bl	402f10 <free@plt>
  403b08:	b	403b18 <ferror@plt+0x988>
  403b0c:	ldr	x0, [x0, x19, lsl #3]
  403b10:	add	x19, x19, #0x1
  403b14:	bl	402f10 <free@plt>
  403b18:	ldp	x0, x1, [x20, #64]
  403b1c:	cmp	x1, x19
  403b20:	b.hi	403b0c <ferror@plt+0x97c>  // b.pmore
  403b24:	bl	402f10 <free@plt>
  403b28:	mov	x0, x20
  403b2c:	bl	402f10 <free@plt>
  403b30:	mov	w0, #0x0                   	// #0
  403b34:	ldp	x19, x20, [sp, #16]
  403b38:	ldp	x21, x22, [sp, #32]
  403b3c:	ldp	x23, x24, [sp, #48]
  403b40:	ldp	x25, x26, [sp, #64]
  403b44:	ldp	x27, x28, [sp, #80]
  403b48:	ldp	x29, x30, [sp], #256
  403b4c:	ret
  403b50:	adrp	x3, 41e000 <ferror@plt+0x1ae70>
  403b54:	mov	w2, #0x5                   	// #5
  403b58:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403b5c:	mov	x0, #0x0                   	// #0
  403b60:	ldr	x19, [x3, #1112]
  403b64:	add	x1, x1, #0x1f8
  403b68:	bl	403060 <dcgettext@plt>
  403b6c:	adrp	x22, 40a000 <ferror@plt+0x6e70>
  403b70:	mov	x1, x19
  403b74:	bl	4029e0 <fputs@plt>
  403b78:	mov	w2, #0x5                   	// #5
  403b7c:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403b80:	mov	x0, #0x0                   	// #0
  403b84:	add	x1, x1, #0x208
  403b88:	bl	403060 <dcgettext@plt>
  403b8c:	mov	x1, x0
  403b90:	adrp	x2, 41e000 <ferror@plt+0x1ae70>
  403b94:	mov	x0, x19
  403b98:	add	x22, x22, #0x898
  403b9c:	mov	x20, #0x0                   	// #0
  403ba0:	ldr	x2, [x2, #1120]
  403ba4:	bl	403130 <fprintf@plt>
  403ba8:	mov	x1, x19
  403bac:	mov	w0, #0xa                   	// #10
  403bb0:	bl	402b50 <fputc@plt>
  403bb4:	mov	w2, #0x5                   	// #5
  403bb8:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403bbc:	mov	x0, #0x0                   	// #0
  403bc0:	add	x1, x1, #0x228
  403bc4:	bl	403060 <dcgettext@plt>
  403bc8:	mov	x1, x19
  403bcc:	bl	4029e0 <fputs@plt>
  403bd0:	mov	w2, #0x5                   	// #5
  403bd4:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403bd8:	mov	x0, #0x0                   	// #0
  403bdc:	add	x1, x1, #0x260
  403be0:	bl	403060 <dcgettext@plt>
  403be4:	mov	x1, x19
  403be8:	bl	4029e0 <fputs@plt>
  403bec:	mov	w2, #0x5                   	// #5
  403bf0:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403bf4:	mov	x0, #0x0                   	// #0
  403bf8:	add	x1, x1, #0x270
  403bfc:	bl	403060 <dcgettext@plt>
  403c00:	mov	x1, x19
  403c04:	bl	4029e0 <fputs@plt>
  403c08:	mov	w2, #0x5                   	// #5
  403c0c:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403c10:	mov	x0, #0x0                   	// #0
  403c14:	add	x1, x1, #0x2b8
  403c18:	bl	403060 <dcgettext@plt>
  403c1c:	mov	x1, x19
  403c20:	bl	4029e0 <fputs@plt>
  403c24:	mov	w2, #0x5                   	// #5
  403c28:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403c2c:	mov	x0, #0x0                   	// #0
  403c30:	add	x1, x1, #0x308
  403c34:	bl	403060 <dcgettext@plt>
  403c38:	mov	x1, x19
  403c3c:	bl	4029e0 <fputs@plt>
  403c40:	mov	w2, #0x5                   	// #5
  403c44:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403c48:	mov	x0, #0x0                   	// #0
  403c4c:	add	x1, x1, #0x350
  403c50:	bl	403060 <dcgettext@plt>
  403c54:	mov	x1, x19
  403c58:	bl	4029e0 <fputs@plt>
  403c5c:	mov	w2, #0x5                   	// #5
  403c60:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403c64:	mov	x0, #0x0                   	// #0
  403c68:	add	x1, x1, #0x3a0
  403c6c:	bl	403060 <dcgettext@plt>
  403c70:	mov	x1, x19
  403c74:	bl	4029e0 <fputs@plt>
  403c78:	mov	w2, #0x5                   	// #5
  403c7c:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403c80:	mov	x0, #0x0                   	// #0
  403c84:	add	x1, x1, #0x3e0
  403c88:	bl	403060 <dcgettext@plt>
  403c8c:	mov	x1, x19
  403c90:	bl	4029e0 <fputs@plt>
  403c94:	mov	w2, #0x5                   	// #5
  403c98:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403c9c:	mov	x0, #0x0                   	// #0
  403ca0:	add	x1, x1, #0x430
  403ca4:	bl	403060 <dcgettext@plt>
  403ca8:	mov	x1, x19
  403cac:	bl	4029e0 <fputs@plt>
  403cb0:	mov	w2, #0x5                   	// #5
  403cb4:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403cb8:	mov	x0, #0x0                   	// #0
  403cbc:	add	x1, x1, #0x480
  403cc0:	bl	403060 <dcgettext@plt>
  403cc4:	mov	x1, x19
  403cc8:	bl	4029e0 <fputs@plt>
  403ccc:	mov	w2, #0x5                   	// #5
  403cd0:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403cd4:	mov	x0, #0x0                   	// #0
  403cd8:	add	x1, x1, #0x4c0
  403cdc:	bl	403060 <dcgettext@plt>
  403ce0:	mov	x1, x19
  403ce4:	bl	4029e0 <fputs@plt>
  403ce8:	mov	w2, #0x5                   	// #5
  403cec:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403cf0:	mov	x0, #0x0                   	// #0
  403cf4:	add	x1, x1, #0x510
  403cf8:	bl	403060 <dcgettext@plt>
  403cfc:	mov	x1, x19
  403d00:	bl	4029e0 <fputs@plt>
  403d04:	mov	w2, #0x5                   	// #5
  403d08:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403d0c:	mov	x0, #0x0                   	// #0
  403d10:	add	x1, x1, #0x540
  403d14:	bl	403060 <dcgettext@plt>
  403d18:	mov	x1, x19
  403d1c:	bl	4029e0 <fputs@plt>
  403d20:	mov	w2, #0x5                   	// #5
  403d24:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403d28:	mov	x0, #0x0                   	// #0
  403d2c:	add	x1, x1, #0x578
  403d30:	bl	403060 <dcgettext@plt>
  403d34:	mov	x1, x19
  403d38:	bl	4029e0 <fputs@plt>
  403d3c:	mov	w2, #0x5                   	// #5
  403d40:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403d44:	mov	x0, #0x0                   	// #0
  403d48:	add	x1, x1, #0x5b0
  403d4c:	bl	403060 <dcgettext@plt>
  403d50:	mov	x1, x19
  403d54:	bl	4029e0 <fputs@plt>
  403d58:	mov	w2, #0x5                   	// #5
  403d5c:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403d60:	mov	x0, #0x0                   	// #0
  403d64:	add	x1, x1, #0x5e0
  403d68:	bl	403060 <dcgettext@plt>
  403d6c:	mov	x1, x19
  403d70:	bl	4029e0 <fputs@plt>
  403d74:	mov	w2, #0x5                   	// #5
  403d78:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403d7c:	mov	x0, #0x0                   	// #0
  403d80:	add	x1, x1, #0x630
  403d84:	bl	403060 <dcgettext@plt>
  403d88:	mov	x1, x19
  403d8c:	bl	4029e0 <fputs@plt>
  403d90:	mov	w2, #0x5                   	// #5
  403d94:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403d98:	mov	x0, #0x0                   	// #0
  403d9c:	add	x1, x1, #0x660
  403da0:	bl	403060 <dcgettext@plt>
  403da4:	mov	x1, x19
  403da8:	bl	4029e0 <fputs@plt>
  403dac:	mov	w2, #0x5                   	// #5
  403db0:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403db4:	mov	x0, #0x0                   	// #0
  403db8:	add	x1, x1, #0x698
  403dbc:	bl	403060 <dcgettext@plt>
  403dc0:	mov	x1, x19
  403dc4:	bl	4029e0 <fputs@plt>
  403dc8:	mov	w2, #0x5                   	// #5
  403dcc:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403dd0:	mov	x0, #0x0                   	// #0
  403dd4:	add	x1, x1, #0x6e0
  403dd8:	bl	403060 <dcgettext@plt>
  403ddc:	mov	x1, x19
  403de0:	bl	4029e0 <fputs@plt>
  403de4:	mov	w2, #0x5                   	// #5
  403de8:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403dec:	mov	x0, #0x0                   	// #0
  403df0:	add	x1, x1, #0x718
  403df4:	bl	403060 <dcgettext@plt>
  403df8:	mov	x1, x19
  403dfc:	bl	4029e0 <fputs@plt>
  403e00:	mov	w2, #0x5                   	// #5
  403e04:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403e08:	mov	x0, #0x0                   	// #0
  403e0c:	add	x1, x1, #0x750
  403e10:	bl	403060 <dcgettext@plt>
  403e14:	mov	x1, x19
  403e18:	bl	4029e0 <fputs@plt>
  403e1c:	mov	w2, #0x5                   	// #5
  403e20:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403e24:	mov	x0, #0x0                   	// #0
  403e28:	add	x1, x1, #0x798
  403e2c:	bl	403060 <dcgettext@plt>
  403e30:	mov	x1, x19
  403e34:	bl	4029e0 <fputs@plt>
  403e38:	mov	w2, #0x5                   	// #5
  403e3c:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403e40:	mov	x0, #0x0                   	// #0
  403e44:	add	x1, x1, #0x7d8
  403e48:	bl	403060 <dcgettext@plt>
  403e4c:	mov	x1, x19
  403e50:	bl	4029e0 <fputs@plt>
  403e54:	mov	x1, x19
  403e58:	mov	w0, #0xa                   	// #10
  403e5c:	bl	402b50 <fputc@plt>
  403e60:	mov	w2, #0x5                   	// #5
  403e64:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403e68:	mov	x0, #0x0                   	// #0
  403e6c:	add	x1, x1, #0x818
  403e70:	bl	403060 <dcgettext@plt>
  403e74:	mov	x21, x0
  403e78:	mov	w2, #0x5                   	// #5
  403e7c:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403e80:	mov	x0, #0x0                   	// #0
  403e84:	add	x1, x1, #0x830
  403e88:	bl	403060 <dcgettext@plt>
  403e8c:	mov	x4, x0
  403e90:	adrp	x3, 40a000 <ferror@plt+0x6e70>
  403e94:	add	x3, x3, #0x840
  403e98:	mov	x2, x21
  403e9c:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403ea0:	adrp	x0, 40a000 <ferror@plt+0x6e70>
  403ea4:	add	x1, x1, #0x850
  403ea8:	add	x0, x0, #0x860
  403eac:	bl	4030b0 <printf@plt>
  403eb0:	mov	w2, #0x5                   	// #5
  403eb4:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403eb8:	mov	x0, #0x0                   	// #0
  403ebc:	add	x1, x1, #0x878
  403ec0:	bl	403060 <dcgettext@plt>
  403ec4:	mov	x1, x19
  403ec8:	bl	4029e0 <fputs@plt>
  403ecc:	ldp	x21, x1, [x23]
  403ed0:	mov	w2, #0x5                   	// #5
  403ed4:	mov	x0, #0x0                   	// #0
  403ed8:	add	x20, x20, #0x1
  403edc:	add	x23, x23, #0x28
  403ee0:	bl	403060 <dcgettext@plt>
  403ee4:	mov	x3, x0
  403ee8:	mov	x2, x21
  403eec:	mov	x1, x22
  403ef0:	mov	x0, x19
  403ef4:	bl	403130 <fprintf@plt>
  403ef8:	cmp	x20, #0x1b
  403efc:	b.ne	403ecc <ferror@plt+0xd3c>  // b.any
  403f00:	mov	w2, #0x5                   	// #5
  403f04:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403f08:	mov	x0, #0x0                   	// #0
  403f0c:	add	x1, x1, #0x8a8
  403f10:	bl	403060 <dcgettext@plt>
  403f14:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  403f18:	add	x1, x1, #0x8c8
  403f1c:	bl	4030b0 <printf@plt>
  403f20:	mov	w0, #0x0                   	// #0
  403f24:	bl	402a10 <exit@plt>
  403f28:	adrp	x3, 40b000 <ferror@plt+0x7e70>
  403f2c:	str	w0, [x19, #56]
  403f30:	ldr	x0, [sp, #112]
  403f34:	mov	x2, #0x7                   	// #7
  403f38:	ldr	q0, [x3, #3328]
  403f3c:	str	x2, [x19, #24]
  403f40:	stur	q0, [x19, #40]
  403f44:	cbnz	x0, 403910 <ferror@plt+0x780>
  403f48:	b	403938 <ferror@plt+0x7a8>
  403f4c:	mov	x0, #0x0                   	// #0
  403f50:	add	x0, x23, x0, lsl #4
  403f54:	ldr	w0, [x0, #2376]
  403f58:	str	w0, [x20, #80]
  403f5c:	b	4032b8 <ferror@plt+0x128>
  403f60:	mov	x2, x22
  403f64:	mov	x1, x24
  403f68:	bl	402d20 <tsearch@plt>
  403f6c:	b	4039f0 <ferror@plt+0x860>
  403f70:	ldr	x3, [x19, #24]
  403f74:	b	403984 <ferror@plt+0x7f4>
  403f78:	sub	w0, w4, #0x21
  403f7c:	cmp	w0, #0x5d
  403f80:	b.hi	403418 <ferror@plt+0x288>  // b.pmore
  403f84:	ldr	x0, [x20, #1088]
  403f88:	mov	w2, w4
  403f8c:	add	x1, x22, #0x1f0
  403f90:	bl	403130 <fprintf@plt>
  403f94:	b	403418 <ferror@plt+0x288>
  403f98:	cmp	w1, #0x5
  403f9c:	b.eq	4044e0 <ferror@plt+0x1350>  // b.none
  403fa0:	cmp	w1, #0x6
  403fa4:	b.ne	403a60 <ferror@plt+0x8d0>  // b.any
  403fa8:	mov	x0, x21
  403fac:	mov	w1, #0x1                   	// #1
  403fb0:	bl	402a90 <scols_table_enable_noheadings@plt>
  403fb4:	b	403a60 <ferror@plt+0x8d0>
  403fb8:	adrp	x24, 404000 <ferror@plt+0xe70>
  403fbc:	add	x25, x20, #0x20
  403fc0:	add	x24, x24, #0x790
  403fc4:	mov	x21, #0x0                   	// #0
  403fc8:	ldr	x0, [x20, #72]
  403fcc:	cmp	x21, x0
  403fd0:	b.cs	403a10 <ferror@plt+0x880>  // b.hs, b.nlast
  403fd4:	ldr	x1, [x20, #64]
  403fd8:	lsl	x22, x21, #3
  403fdc:	mov	x0, x20
  403fe0:	ldr	x1, [x1, x22]
  403fe4:	bl	405470 <ferror@plt+0x22e0>
  403fe8:	cbz	x0, 404000 <ferror@plt+0xe70>
  403fec:	mov	x2, x24
  403ff0:	mov	x1, x25
  403ff4:	bl	402d20 <tsearch@plt>
  403ff8:	add	x21, x21, #0x1
  403ffc:	b	403fc8 <ferror@plt+0xe38>
  404000:	ldrb	w1, [x20, #96]
  404004:	tbz	w1, #1, 403ff8 <ferror@plt+0xe68>
  404008:	mov	w2, #0x5                   	// #5
  40400c:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  404010:	add	x1, x1, #0x9e8
  404014:	bl	403060 <dcgettext@plt>
  404018:	ldr	x1, [x20, #64]
  40401c:	ldr	x1, [x1, x22]
  404020:	bl	403010 <warnx@plt>
  404024:	mov	w0, #0x1                   	// #1
  404028:	b	403b34 <ferror@plt+0x9a4>
  40402c:	cmp	w1, #0x1
  404030:	b.ne	403a60 <ferror@plt+0x8d0>  // b.any
  404034:	mov	x0, x21
  404038:	bl	402b60 <scols_table_enable_raw@plt>
  40403c:	mov	x0, x21
  404040:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  404044:	add	x1, x1, #0x1e8
  404048:	bl	402b90 <scols_table_set_column_separator@plt>
  40404c:	b	403a60 <ferror@plt+0x8d0>
  404050:	ldr	x0, [x22, w0, sxtw #3]
  404054:	mov	w1, #0x2c                  	// #44
  404058:	str	x0, [sp, #104]
  40405c:	bl	402fc0 <strchr@plt>
  404060:	cbnz	x0, 404640 <ferror@plt+0x14b0>
  404064:	ldrb	w0, [x20, #96]
  404068:	mov	w1, #0x6                   	// #6
  40406c:	str	w1, [x19, #248]
  404070:	orr	w0, w0, #0x2
  404074:	strb	w0, [x20, #96]
  404078:	b	4038d0 <ferror@plt+0x740>
  40407c:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  404080:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  404084:	add	x1, x19, #0x20
  404088:	ldr	q0, [x0, #3280]
  40408c:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  404090:	ldr	q4, [x2, #3312]
  404094:	ldr	q5, [x0, #3296]
  404098:	mov	x0, #0x0                   	// #0
  40409c:	mov	v1.16b, v0.16b
  4040a0:	add	v0.2d, v0.2d, v5.2d
  4040a4:	add	v3.2d, v1.2d, v4.2d
  4040a8:	xtn	v2.2s, v1.2d
  4040ac:	xtn2	v2.4s, v3.2d
  4040b0:	str	q2, [x0, x1]
  4040b4:	add	x0, x0, #0x10
  4040b8:	cmp	x0, #0x60
  4040bc:	b.ne	40409c <ferror@plt+0xf0c>  // b.any
  4040c0:	mov	w0, #0x1a                  	// #26
  4040c4:	str	w0, [x1, #104]
  4040c8:	ldr	x0, [sp, #112]
  4040cc:	mov	x3, #0x18                  	// #24
  4040d0:	movk	x3, #0x19, lsl #32
  4040d4:	mov	x2, #0x1b                  	// #27
  4040d8:	str	x2, [x19, #24]
  4040dc:	str	x3, [x1, #96]
  4040e0:	cbnz	x0, 403910 <ferror@plt+0x780>
  4040e4:	b	403938 <ferror@plt+0x7a8>
  4040e8:	mov	x2, #0x20                  	// #32
  4040ec:	str	x2, [x20, #72]
  4040f0:	mov	x1, #0x100                 	// #256
  4040f4:	mov	x0, #0x1                   	// #1
  4040f8:	bl	402d50 <calloc@plt>
  4040fc:	cbnz	x0, 404124 <ferror@plt+0xf94>
  404100:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404104:	mov	x2, #0x100                 	// #256
  404108:	add	x1, x1, #0xfa0
  40410c:	mov	w0, #0x1                   	// #1
  404110:	bl	403160 <err@plt>
  404114:	mov	x0, x21
  404118:	bl	402de0 <scols_unref_table@plt>
  40411c:	str	xzr, [x19, #16]
  404120:	b	403adc <ferror@plt+0x94c>
  404124:	str	x0, [x20, #64]
  404128:	adrp	x24, 40a000 <ferror@plt+0x6e70>
  40412c:	ldr	x0, [sp, #104]
  404130:	cbz	x0, 4045e8 <ferror@plt+0x1458>
  404134:	add	x24, x24, #0x9e0
  404138:	mov	x21, #0x0                   	// #0
  40413c:	b	404148 <ferror@plt+0xfb8>
  404140:	mov	x21, x25
  404144:	str	xzr, [sp, #104]
  404148:	ldr	x0, [sp, #104]
  40414c:	mov	x1, x24
  404150:	bl	4029b0 <strtok@plt>
  404154:	mov	x22, x0
  404158:	cbz	x0, 4044fc <ferror@plt+0x136c>
  40415c:	ldrsb	w1, [x22]
  404160:	cbz	w1, 40417c <ferror@plt+0xfec>
  404164:	add	x1, sp, #0xd8
  404168:	mov	w2, #0x0                   	// #0
  40416c:	bl	4029c0 <strtoul@plt>
  404170:	ldr	x1, [sp, #216]
  404174:	ldrsb	w1, [x1]
  404178:	cbz	w1, 4041d8 <ferror@plt+0x1048>
  40417c:	ldr	x26, [x20, #64]
  404180:	add	x25, x21, #0x1
  404184:	add	x21, x26, x21, lsl #3
  404188:	mov	x0, x22
  40418c:	bl	402db0 <strdup@plt>
  404190:	cbz	x0, 404660 <ferror@plt+0x14d0>
  404194:	ldr	x1, [x20, #72]
  404198:	str	x0, [x21]
  40419c:	cmp	x1, x25
  4041a0:	b.ne	404140 <ferror@plt+0xfb0>  // b.any
  4041a4:	add	x21, x25, #0x20
  4041a8:	str	x21, [x20, #72]
  4041ac:	mov	x0, x26
  4041b0:	lsl	x21, x21, #3
  4041b4:	mov	x1, x21
  4041b8:	bl	402d90 <realloc@plt>
  4041bc:	cmp	x0, #0x0
  4041c0:	ccmp	x21, #0x0, #0x4, eq  // eq = none
  4041c4:	b.ne	40462c <ferror@plt+0x149c>  // b.any
  4041c8:	str	x0, [x20, #64]
  4041cc:	b	404140 <ferror@plt+0xfb0>
  4041d0:	mov	w0, #0x1                   	// #1
  4041d4:	b	403b34 <ferror@plt+0x9a4>
  4041d8:	bl	402e80 <getpwuid@plt>
  4041dc:	cbz	x0, 404604 <ferror@plt+0x1474>
  4041e0:	ldr	x22, [x0]
  4041e4:	add	x25, x21, #0x1
  4041e8:	ldr	x26, [x20, #64]
  4041ec:	add	x21, x26, x21, lsl #3
  4041f0:	cbnz	x22, 404188 <ferror@plt+0xff8>
  4041f4:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  4041f8:	adrp	x0, 40a000 <ferror@plt+0x6e70>
  4041fc:	add	x3, x23, #0x478
  404200:	add	x1, x1, #0xd0
  404204:	add	x0, x0, #0xe8
  404208:	mov	w2, #0x4a                  	// #74
  40420c:	bl	4030c0 <__assert_fail@plt>
  404210:	bl	4030d0 <__errno_location@plt>
  404214:	ldr	w0, [x0]
  404218:	cmp	w0, #0xd
  40421c:	b.eq	4039c8 <ferror@plt+0x838>  // b.none
  404220:	ldr	x2, [sp, #128]
  404224:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404228:	mov	w0, #0x1                   	// #1
  40422c:	add	x1, x1, #0xf60
  404230:	bl	403160 <err@plt>
  404234:	ldr	x25, [x19, #16]
  404238:	mov	w0, #0x0                   	// #0
  40423c:	bl	403040 <scols_new_iter@plt>
  404240:	add	x27, x19, #0x20
  404244:	mov	x22, x0
  404248:	mov	x1, #0x0                   	// #0
  40424c:	mov	x0, x25
  404250:	bl	402fe0 <scols_table_get_line@plt>
  404254:	adrp	x28, 40a000 <ferror@plt+0x6e70>
  404258:	mov	x24, x0
  40425c:	mov	x21, #0x0                   	// #0
  404260:	add	x0, x28, #0xa20
  404264:	str	x0, [sp, #112]
  404268:	add	x2, sp, #0xd8
  40426c:	mov	x1, x22
  404270:	mov	x0, x25
  404274:	bl	402ed0 <scols_table_next_column@plt>
  404278:	cbnz	w0, 4042e4 <ferror@plt+0x1154>
  40427c:	mov	x1, x21
  404280:	mov	x0, x24
  404284:	bl	402eb0 <scols_line_get_cell@plt>
  404288:	mov	x26, x0
  40428c:	ldrsw	x1, [x27, x21, lsl #2]
  404290:	mov	x3, #0x28                  	// #40
  404294:	mov	w2, #0x5                   	// #5
  404298:	mov	x0, #0x0                   	// #0
  40429c:	madd	x1, x1, x3, x23
  4042a0:	ldr	x1, [x1, #16]
  4042a4:	bl	403060 <dcgettext@plt>
  4042a8:	mov	x28, x0
  4042ac:	mov	x0, x26
  4042b0:	bl	402f00 <scols_cell_get_data@plt>
  4042b4:	str	x0, [sp, #104]
  4042b8:	cbz	x0, 4042dc <ferror@plt+0x114c>
  4042bc:	mov	x0, x28
  4042c0:	bl	4029d0 <strlen@plt>
  4042c4:	mov	w2, #0x23                  	// #35
  4042c8:	sub	w2, w2, w0
  4042cc:	ldp	x4, x0, [sp, #104]
  4042d0:	mov	x1, x28
  4042d4:	mov	w3, #0x20                  	// #32
  4042d8:	bl	4030b0 <printf@plt>
  4042dc:	add	x21, x21, #0x1
  4042e0:	b	404268 <ferror@plt+0x10d8>
  4042e4:	adrp	x23, 41e000 <ferror@plt+0x1ae70>
  4042e8:	mov	x0, x22
  4042ec:	bl	402ac0 <scols_free_iter@plt>
  4042f0:	ldr	x21, [x23, #1112]
  4042f4:	mov	w2, #0x5                   	// #5
  4042f8:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  4042fc:	mov	x0, #0x0                   	// #0
  404300:	add	x1, x1, #0xa30
  404304:	bl	403060 <dcgettext@plt>
  404308:	mov	x1, x0
  40430c:	mov	x0, x21
  404310:	bl	403130 <fprintf@plt>
  404314:	ldr	w21, [x20, #40]
  404318:	ldr	x1, [x20, #88]
  40431c:	ldr	w25, [x20, #80]
  404320:	cbz	x1, 4045f4 <ferror@plt+0x1464>
  404324:	add	x0, sp, #0x98
  404328:	mov	w2, #0x0                   	// #0
  40432c:	bl	403120 <sd_journal_open_directory@plt>
  404330:	mov	w2, w21
  404334:	add	x0, sp, #0xa0
  404338:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  40433c:	add	x1, x1, #0xa40
  404340:	bl	404850 <ferror@plt+0x16c0>
  404344:	adrp	x22, 40a000 <ferror@plt+0x6e70>
  404348:	ldp	x0, x1, [sp, #152]
  40434c:	mov	x2, #0x0                   	// #0
  404350:	add	x22, x22, #0xa48
  404354:	adrp	x24, 40a000 <ferror@plt+0x6e70>
  404358:	add	x24, x24, #0xa60
  40435c:	bl	402c00 <sd_journal_add_match@plt>
  404360:	ldr	x0, [sp, #152]
  404364:	bl	402990 <sd_journal_seek_tail@plt>
  404368:	ldr	x0, [sp, #152]
  40436c:	mov	x1, #0x3                   	// #3
  404370:	bl	402ca0 <sd_journal_previous_skip@plt>
  404374:	b	404440 <ferror@plt+0x12b0>
  404378:	ldr	x0, [sp, #152]
  40437c:	add	x3, sp, #0xd0
  404380:	add	x2, sp, #0xb8
  404384:	mov	x1, x24
  404388:	bl	402b80 <sd_journal_get_data@plt>
  40438c:	tbnz	w0, #31, 404458 <ferror@plt+0x12c8>
  404390:	ldr	x0, [sp, #152]
  404394:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  404398:	add	x3, sp, #0xd8
  40439c:	add	x1, x1, #0xa68
  4043a0:	add	x2, sp, #0xc0
  4043a4:	bl	402b80 <sd_journal_get_data@plt>
  4043a8:	tbnz	w0, #31, 404458 <ferror@plt+0x12c8>
  4043ac:	ldr	x0, [sp, #152]
  4043b0:	add	x1, sp, #0xa8
  4043b4:	bl	402f40 <sd_journal_get_realtime_usec@plt>
  4043b8:	ldr	x2, [sp, #168]
  4043bc:	mov	x1, #0x4240                	// #16960
  4043c0:	movk	x1, #0xf, lsl #16
  4043c4:	mov	w0, w25
  4043c8:	udiv	x1, x2, x1
  4043cc:	bl	404d30 <ferror@plt+0x1ba0>
  4043d0:	mov	x21, x0
  4043d4:	ldr	x0, [sp, #176]
  4043d8:	mov	w1, #0x3d                  	// #61
  4043dc:	bl	402fc0 <strchr@plt>
  4043e0:	add	x26, x0, #0x1
  4043e4:	ldr	x0, [sp, #184]
  4043e8:	mov	w1, #0x3d                  	// #61
  4043ec:	str	x26, [sp, #176]
  4043f0:	bl	402fc0 <strchr@plt>
  4043f4:	add	x27, x0, #0x1
  4043f8:	ldr	x0, [sp, #192]
  4043fc:	mov	w1, #0x3d                  	// #61
  404400:	str	x27, [sp, #184]
  404404:	bl	402fc0 <strchr@plt>
  404408:	add	x5, x0, #0x1
  40440c:	ldr	x0, [x23, #1112]
  404410:	mov	x4, x27
  404414:	mov	x3, x26
  404418:	mov	x2, x21
  40441c:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  404420:	add	x1, x1, #0xa70
  404424:	str	x5, [sp, #192]
  404428:	bl	403130 <fprintf@plt>
  40442c:	mov	x0, x21
  404430:	bl	402f10 <free@plt>
  404434:	ldr	x0, [sp, #152]
  404438:	bl	402f20 <sd_journal_next@plt>
  40443c:	cbz	w0, 404458 <ferror@plt+0x12c8>
  404440:	ldr	x0, [sp, #152]
  404444:	add	x3, sp, #0xc8
  404448:	add	x2, sp, #0xb0
  40444c:	mov	x1, x22
  404450:	bl	402b80 <sd_journal_get_data@plt>
  404454:	tbz	w0, #31, 404378 <ferror@plt+0x11e8>
  404458:	ldr	x0, [sp, #160]
  40445c:	bl	402f10 <free@plt>
  404460:	ldr	x0, [sp, #152]
  404464:	bl	402970 <sd_journal_flush_matches@plt>
  404468:	ldr	x0, [sp, #152]
  40446c:	bl	402d60 <sd_journal_close@plt>
  404470:	ldr	x1, [x23, #1112]
  404474:	mov	w0, #0xa                   	// #10
  404478:	bl	402b50 <fputc@plt>
  40447c:	b	403adc <ferror@plt+0x94c>
  404480:	mov	x0, #0x2                   	// #2
  404484:	b	403f50 <ferror@plt+0xdc0>
  404488:	mov	x0, #0x1                   	// #1
  40448c:	b	403f50 <ferror@plt+0xdc0>
  404490:	bl	4030d0 <__errno_location@plt>
  404494:	ldr	w0, [x0]
  404498:	cmp	w0, #0xd
  40449c:	b.eq	40397c <ferror@plt+0x7ec>  // b.none
  4044a0:	ldr	x2, [sp, #120]
  4044a4:	adrp	x1, 409000 <ferror@plt+0x5e70>
  4044a8:	mov	w0, #0x1                   	// #1
  4044ac:	add	x1, x1, #0xf60
  4044b0:	bl	403160 <err@plt>
  4044b4:	bl	4030d0 <__errno_location@plt>
  4044b8:	ldr	w0, [x0]
  4044bc:	neg	w0, w0
  4044c0:	b	403978 <ferror@plt+0x7e8>
  4044c4:	bl	4030d0 <__errno_location@plt>
  4044c8:	ldr	w0, [x0]
  4044cc:	neg	w0, w0
  4044d0:	b	4039c4 <ferror@plt+0x834>
  4044d4:	mov	w1, #0x1                   	// #1
  4044d8:	bl	402a90 <scols_table_enable_noheadings@plt>
  4044dc:	b	403a24 <ferror@plt+0x894>
  4044e0:	add	x1, x23, #0x970
  4044e4:	mov	x0, x21
  4044e8:	bl	402b70 <scols_table_set_line_separator@plt>
  4044ec:	mov	x0, x21
  4044f0:	mov	w1, #0x1                   	// #1
  4044f4:	bl	402b60 <scols_table_enable_raw@plt>
  4044f8:	b	403a60 <ferror@plt+0x8d0>
  4044fc:	ldrb	w0, [x20, #96]
  404500:	orr	w0, w0, #0x4
  404504:	strb	w0, [x20, #96]
  404508:	cbz	x27, 4045d4 <ferror@plt+0x1444>
  40450c:	mov	x26, x27
  404510:	mov	x0, x26
  404514:	mov	x1, x24
  404518:	bl	4029b0 <strtok@plt>
  40451c:	mov	x22, x0
  404520:	cbz	x0, 4045c8 <ferror@plt+0x1438>
  404524:	ldrsb	w1, [x22]
  404528:	cbz	w1, 404544 <ferror@plt+0x13b4>
  40452c:	add	x1, sp, #0xd8
  404530:	mov	w2, #0x0                   	// #0
  404534:	bl	4029c0 <strtoul@plt>
  404538:	ldr	x1, [sp, #216]
  40453c:	ldrsb	w1, [x1]
  404540:	cbz	w1, 4045dc <ferror@plt+0x144c>
  404544:	mov	x0, x22
  404548:	bl	402af0 <getgrnam@plt>
  40454c:	mov	x26, x0
  404550:	cbz	x26, 404510 <ferror@plt+0x1380>
  404554:	mov	x25, #0x0                   	// #0
  404558:	ldr	x0, [x26, #24]
  40455c:	ldr	x27, [x0, x25]
  404560:	cbz	x27, 40450c <ferror@plt+0x137c>
  404564:	add	x21, x21, #0x1
  404568:	mov	x0, x27
  40456c:	ldr	x27, [x20, #64]
  404570:	lsl	x22, x21, #3
  404574:	sub	x22, x22, #0x8
  404578:	bl	402db0 <strdup@plt>
  40457c:	cbz	x0, 404660 <ferror@plt+0x14d0>
  404580:	ldr	x1, [x20, #72]
  404584:	str	x0, [x27, x22]
  404588:	cmp	x21, x1
  40458c:	b.eq	404598 <ferror@plt+0x1408>  // b.none
  404590:	add	x25, x25, #0x8
  404594:	b	404558 <ferror@plt+0x13c8>
  404598:	add	x22, x21, #0x20
  40459c:	str	x22, [x20, #72]
  4045a0:	mov	x0, x27
  4045a4:	lsl	x22, x22, #3
  4045a8:	mov	x1, x22
  4045ac:	bl	402d90 <realloc@plt>
  4045b0:	cmp	x0, #0x0
  4045b4:	ccmp	x22, #0x0, #0x4, eq  // eq = none
  4045b8:	b.ne	404670 <ferror@plt+0x14e0>  // b.any
  4045bc:	add	x25, x25, #0x8
  4045c0:	str	x0, [x20, #64]
  4045c4:	b	404558 <ferror@plt+0x13c8>
  4045c8:	ldrb	w0, [x20, #96]
  4045cc:	orr	w0, w0, #0x4
  4045d0:	strb	w0, [x20, #96]
  4045d4:	str	x21, [x20, #72]
  4045d8:	b	4039d4 <ferror@plt+0x844>
  4045dc:	bl	4030f0 <getgrgid@plt>
  4045e0:	mov	x26, x0
  4045e4:	b	404550 <ferror@plt+0x13c0>
  4045e8:	add	x24, x24, #0x9e0
  4045ec:	mov	x21, #0x0                   	// #0
  4045f0:	b	40450c <ferror@plt+0x137c>
  4045f4:	add	x0, sp, #0x98
  4045f8:	mov	w1, #0x1                   	// #1
  4045fc:	bl	402bd0 <sd_journal_open@plt>
  404600:	b	404330 <ferror@plt+0x11a0>
  404604:	mov	x25, x21
  404608:	b	404140 <ferror@plt+0xfb0>
  40460c:	bl	404980 <ferror@plt+0x17f0>
  404610:	mov	w2, #0x5                   	// #5
  404614:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  404618:	add	x1, x1, #0xa00
  40461c:	bl	403060 <dcgettext@plt>
  404620:	mov	x1, x0
  404624:	mov	w0, #0x1                   	// #1
  404628:	bl	403160 <err@plt>
  40462c:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404630:	mov	x2, x21
  404634:	add	x1, x1, #0xfa0
  404638:	mov	w0, #0x1                   	// #1
  40463c:	bl	403160 <err@plt>
  404640:	mov	w2, #0x5                   	// #5
  404644:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  404648:	mov	x0, #0x0                   	// #0
  40464c:	add	x1, x1, #0x9a0
  404650:	bl	403060 <dcgettext@plt>
  404654:	mov	x1, x0
  404658:	mov	w0, #0x1                   	// #1
  40465c:	bl	403080 <errx@plt>
  404660:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  404664:	mov	w0, #0x1                   	// #1
  404668:	add	x1, x1, #0x8
  40466c:	bl	403160 <err@plt>
  404670:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404674:	mov	x2, x22
  404678:	add	x1, x1, #0xfa0
  40467c:	mov	w0, #0x1                   	// #1
  404680:	bl	403160 <err@plt>
  404684:	mov	x29, #0x0                   	// #0
  404688:	mov	x30, #0x0                   	// #0
  40468c:	mov	x5, x0
  404690:	ldr	x1, [sp]
  404694:	add	x2, sp, #0x8
  404698:	mov	x6, sp
  40469c:	movz	x0, #0x0, lsl #48
  4046a0:	movk	x0, #0x0, lsl #32
  4046a4:	movk	x0, #0x40, lsl #16
  4046a8:	movk	x0, #0x31a0
  4046ac:	movz	x3, #0x0, lsl #48
  4046b0:	movk	x3, #0x0, lsl #32
  4046b4:	movk	x3, #0x40, lsl #16
  4046b8:	movk	x3, #0x9e78
  4046bc:	movz	x4, #0x0, lsl #48
  4046c0:	movk	x4, #0x0, lsl #32
  4046c4:	movk	x4, #0x40, lsl #16
  4046c8:	movk	x4, #0x9ef8
  4046cc:	bl	402c80 <__libc_start_main@plt>
  4046d0:	bl	402e20 <abort@plt>
  4046d4:	adrp	x0, 41d000 <ferror@plt+0x19e70>
  4046d8:	ldr	x0, [x0, #4064]
  4046dc:	cbz	x0, 4046e4 <ferror@plt+0x1554>
  4046e0:	b	402e00 <__gmon_start__@plt>
  4046e4:	ret
  4046e8:	adrp	x0, 41e000 <ferror@plt+0x1ae70>
  4046ec:	add	x0, x0, #0x438
  4046f0:	adrp	x1, 41e000 <ferror@plt+0x1ae70>
  4046f4:	add	x1, x1, #0x438
  4046f8:	cmp	x1, x0
  4046fc:	b.eq	404714 <ferror@plt+0x1584>  // b.none
  404700:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404704:	ldr	x1, [x1, #3880]
  404708:	cbz	x1, 404714 <ferror@plt+0x1584>
  40470c:	mov	x16, x1
  404710:	br	x16
  404714:	ret
  404718:	adrp	x0, 41e000 <ferror@plt+0x1ae70>
  40471c:	add	x0, x0, #0x438
  404720:	adrp	x1, 41e000 <ferror@plt+0x1ae70>
  404724:	add	x1, x1, #0x438
  404728:	sub	x1, x1, x0
  40472c:	lsr	x2, x1, #63
  404730:	add	x1, x2, x1, asr #3
  404734:	cmp	xzr, x1, asr #1
  404738:	asr	x1, x1, #1
  40473c:	b.eq	404754 <ferror@plt+0x15c4>  // b.none
  404740:	adrp	x2, 409000 <ferror@plt+0x5e70>
  404744:	ldr	x2, [x2, #3888]
  404748:	cbz	x2, 404754 <ferror@plt+0x15c4>
  40474c:	mov	x16, x2
  404750:	br	x16
  404754:	ret
  404758:	stp	x29, x30, [sp, #-32]!
  40475c:	mov	x29, sp
  404760:	str	x19, [sp, #16]
  404764:	adrp	x19, 41e000 <ferror@plt+0x1ae70>
  404768:	ldrb	w0, [x19, #1128]
  40476c:	cbnz	w0, 40477c <ferror@plt+0x15ec>
  404770:	bl	4046e8 <ferror@plt+0x1558>
  404774:	mov	w0, #0x1                   	// #1
  404778:	strb	w0, [x19, #1128]
  40477c:	ldr	x19, [sp, #16]
  404780:	ldp	x29, x30, [sp], #32
  404784:	ret
  404788:	b	404718 <ferror@plt+0x1588>
  40478c:	nop
  404790:	ldr	w2, [x0, #8]
  404794:	mov	w3, #0x1                   	// #1
  404798:	ldr	w1, [x1, #8]
  40479c:	cmp	w2, w1
  4047a0:	csetm	w0, cc  // cc = lo, ul, last
  4047a4:	csel	w0, w0, w3, ls  // ls = plast
  4047a8:	ret
  4047ac:	nop
  4047b0:	stp	x29, x30, [sp, #-32]!
  4047b4:	mov	x29, sp
  4047b8:	str	x19, [sp, #16]
  4047bc:	mov	x19, x0
  4047c0:	ldr	x0, [x0]
  4047c4:	bl	402f10 <free@plt>
  4047c8:	ldr	x0, [x19, #16]
  4047cc:	bl	402f10 <free@plt>
  4047d0:	ldr	x0, [x19, #32]
  4047d4:	bl	402f10 <free@plt>
  4047d8:	ldr	x0, [x19, #56]
  4047dc:	bl	402f10 <free@plt>
  4047e0:	ldr	x0, [x19, #72]
  4047e4:	bl	402f10 <free@plt>
  4047e8:	ldr	x0, [x19, #80]
  4047ec:	bl	402f10 <free@plt>
  4047f0:	ldr	x0, [x19, #96]
  4047f4:	bl	402f10 <free@plt>
  4047f8:	ldr	x0, [x19, #104]
  4047fc:	bl	402f10 <free@plt>
  404800:	ldr	x0, [x19, #120]
  404804:	bl	402f10 <free@plt>
  404808:	ldr	x0, [x19, #128]
  40480c:	bl	402f10 <free@plt>
  404810:	ldr	x0, [x19, #136]
  404814:	bl	402f10 <free@plt>
  404818:	ldr	x0, [x19, #144]
  40481c:	bl	402f10 <free@plt>
  404820:	ldr	x0, [x19, #152]
  404824:	bl	402f10 <free@plt>
  404828:	ldr	x0, [x19, #160]
  40482c:	bl	402f10 <free@plt>
  404830:	ldr	x0, [x19, #168]
  404834:	bl	402f10 <free@plt>
  404838:	ldr	x0, [x19, #176]
  40483c:	bl	402f10 <free@plt>
  404840:	mov	x0, x19
  404844:	ldr	x19, [sp, #16]
  404848:	ldp	x29, x30, [sp], #32
  40484c:	b	402f10 <free@plt>
  404850:	stp	x29, x30, [sp, #-256]!
  404854:	mov	w9, #0xffffffd0            	// #-48
  404858:	mov	w8, #0xffffff80            	// #-128
  40485c:	mov	x29, sp
  404860:	add	x10, sp, #0xd0
  404864:	add	x11, sp, #0x100
  404868:	stp	x11, x11, [sp, #48]
  40486c:	str	x10, [sp, #64]
  404870:	stp	w9, w8, [sp, #72]
  404874:	ldp	x10, x11, [sp, #48]
  404878:	stp	x10, x11, [sp, #16]
  40487c:	ldp	x8, x9, [sp, #64]
  404880:	stp	x8, x9, [sp, #32]
  404884:	str	q0, [sp, #80]
  404888:	str	q1, [sp, #96]
  40488c:	str	q2, [sp, #112]
  404890:	str	q3, [sp, #128]
  404894:	str	q4, [sp, #144]
  404898:	str	q5, [sp, #160]
  40489c:	str	q6, [sp, #176]
  4048a0:	str	q7, [sp, #192]
  4048a4:	stp	x2, x3, [sp, #208]
  4048a8:	add	x2, sp, #0x10
  4048ac:	stp	x4, x5, [sp, #224]
  4048b0:	stp	x6, x7, [sp, #240]
  4048b4:	bl	402f80 <vasprintf@plt>
  4048b8:	tbnz	w0, #31, 4048c4 <ferror@plt+0x1734>
  4048bc:	ldp	x29, x30, [sp], #256
  4048c0:	ret
  4048c4:	adrp	x1, 409000 <ferror@plt+0x5e70>
  4048c8:	mov	w0, #0x1                   	// #1
  4048cc:	add	x1, x1, #0xf38
  4048d0:	bl	403160 <err@plt>
  4048d4:	nop
  4048d8:	stp	x29, x30, [sp, #-64]!
  4048dc:	mov	x29, sp
  4048e0:	stp	x19, x20, [sp, #16]
  4048e4:	adrp	x19, 40b000 <ferror@plt+0x7e70>
  4048e8:	add	x19, x19, #0x2f0
  4048ec:	stp	x21, x22, [sp, #32]
  4048f0:	mov	x22, x1
  4048f4:	mov	x20, #0x0                   	// #0
  4048f8:	str	x23, [sp, #48]
  4048fc:	mov	x23, x0
  404900:	ldr	x21, [x19]
  404904:	mov	x2, x22
  404908:	mov	x0, x23
  40490c:	add	x19, x19, #0x28
  404910:	mov	x1, x21
  404914:	bl	402f60 <strncasecmp@plt>
  404918:	cbnz	w0, 404924 <ferror@plt+0x1794>
  40491c:	ldrsb	w0, [x21, x22]
  404920:	cbz	w0, 404964 <ferror@plt+0x17d4>
  404924:	add	x20, x20, #0x1
  404928:	cmp	x20, #0x1b
  40492c:	b.ne	404900 <ferror@plt+0x1770>  // b.any
  404930:	mov	w2, #0x5                   	// #5
  404934:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404938:	mov	x0, #0x0                   	// #0
  40493c:	add	x1, x1, #0xf50
  404940:	bl	403060 <dcgettext@plt>
  404944:	mov	x1, x23
  404948:	bl	403010 <warnx@plt>
  40494c:	mov	w0, #0xffffffff            	// #-1
  404950:	ldp	x19, x20, [sp, #16]
  404954:	ldp	x21, x22, [sp, #32]
  404958:	ldr	x23, [sp, #48]
  40495c:	ldp	x29, x30, [sp], #64
  404960:	ret
  404964:	mov	w0, w20
  404968:	ldp	x19, x20, [sp, #16]
  40496c:	ldp	x21, x22, [sp, #32]
  404970:	ldr	x23, [sp, #48]
  404974:	ldp	x29, x30, [sp], #64
  404978:	ret
  40497c:	nop
  404980:	stp	x29, x30, [sp, #-16]!
  404984:	mov	w2, #0x5                   	// #5
  404988:	adrp	x1, 409000 <ferror@plt+0x5e70>
  40498c:	mov	x29, sp
  404990:	add	x1, x1, #0xf68
  404994:	mov	x0, #0x0                   	// #0
  404998:	bl	403060 <dcgettext@plt>
  40499c:	mov	x1, x0
  4049a0:	mov	x2, #0x35                  	// #53
  4049a4:	mov	w0, #0x1                   	// #1
  4049a8:	bl	403080 <errx@plt>
  4049ac:	nop
  4049b0:	stp	x29, x30, [sp, #-48]!
  4049b4:	mov	x1, x0
  4049b8:	mov	x29, sp
  4049bc:	stp	x19, x20, [sp, #16]
  4049c0:	mov	x20, x0
  4049c4:	ldrsb	w0, [x1], #1
  4049c8:	cmp	w0, #0x24
  4049cc:	b.eq	4049e0 <ferror@plt+0x1850>  // b.none
  4049d0:	mov	w0, #0x0                   	// #0
  4049d4:	ldp	x19, x20, [sp, #16]
  4049d8:	ldp	x29, x30, [sp], #48
  4049dc:	ret
  4049e0:	str	x21, [sp, #32]
  4049e4:	ldrsb	w0, [x20, #1]
  4049e8:	cmp	w0, #0x35
  4049ec:	b.eq	404b24 <ferror@plt+0x1994>  // b.none
  4049f0:	b.gt	404ad8 <ferror@plt+0x1948>
  4049f4:	cmp	w0, #0x31
  4049f8:	b.eq	404af8 <ferror@plt+0x1968>  // b.none
  4049fc:	cmp	w0, #0x32
  404a00:	b.ne	404ae4 <ferror@plt+0x1954>  // b.any
  404a04:	ldrsb	w1, [x20, #2]
  404a08:	mov	w2, #0x79                  	// #121
  404a0c:	mov	w0, #0x0                   	// #0
  404a10:	cmp	w1, #0x61
  404a14:	ccmp	w1, w2, #0x4, ne  // ne = any
  404a18:	b.ne	404b08 <ferror@plt+0x1978>  // b.any
  404a1c:	add	x1, x20, #0x2
  404a20:	mov	w21, #0x0                   	// #0
  404a24:	nop
  404a28:	ldrsb	w0, [x1, #1]
  404a2c:	add	x20, x1, #0x2
  404a30:	cmp	w0, #0x24
  404a34:	b.ne	404ae4 <ferror@plt+0x1954>  // b.any
  404a38:	ldrsb	w19, [x20]
  404a3c:	mov	w0, #0x0                   	// #0
  404a40:	cbnz	w19, 404a78 <ferror@plt+0x18e8>
  404a44:	b	404b08 <ferror@plt+0x1978>
  404a48:	bl	402ea0 <__ctype_b_loc@plt>
  404a4c:	ldr	x0, [x0]
  404a50:	ubfiz	x1, x19, #1, #8
  404a54:	and	w19, w19, #0xff
  404a58:	sub	w19, w19, #0x2e
  404a5c:	ldrh	w0, [x0, x1]
  404a60:	and	w19, w19, #0xff
  404a64:	tst	x0, #0x8
  404a68:	ccmp	w19, #0x1, #0x0, eq  // eq = none
  404a6c:	b.hi	404ae4 <ferror@plt+0x1954>  // b.pmore
  404a70:	ldrsb	w19, [x20, #1]!
  404a74:	cbz	w19, 404ae4 <ferror@plt+0x1954>
  404a78:	cmp	w19, #0x24
  404a7c:	b.ne	404a48 <ferror@plt+0x18b8>  // b.any
  404a80:	ldrsb	w19, [x20, #1]
  404a84:	add	x20, x20, #0x1
  404a88:	cbz	w19, 404ae4 <ferror@plt+0x1954>
  404a8c:	bl	402ea0 <__ctype_b_loc@plt>
  404a90:	ldr	x2, [x0]
  404a94:	mov	w1, #0x0                   	// #0
  404a98:	ubfiz	x0, x19, #1, #8
  404a9c:	and	w19, w19, #0xff
  404aa0:	sub	w19, w19, #0x2e
  404aa4:	add	w1, w1, #0x1
  404aa8:	and	w19, w19, #0xff
  404aac:	ldrh	w0, [x2, x0]
  404ab0:	tst	x0, #0x8
  404ab4:	ccmp	w19, #0x1, #0x0, eq  // eq = none
  404ab8:	b.hi	404ae4 <ferror@plt+0x1954>  // b.pmore
  404abc:	ldrsb	w19, [x20, #1]!
  404ac0:	cbnz	w19, 404a98 <ferror@plt+0x1908>
  404ac4:	cmp	w21, #0x0
  404ac8:	ccmp	w1, w21, #0x4, ne  // ne = any
  404acc:	cset	w0, eq  // eq = none
  404ad0:	ldr	x21, [sp, #32]
  404ad4:	b	4049d4 <ferror@plt+0x1844>
  404ad8:	cmp	w0, #0x36
  404adc:	mov	w21, #0x56                  	// #86
  404ae0:	b.eq	404a28 <ferror@plt+0x1898>  // b.none
  404ae4:	mov	w0, #0x0                   	// #0
  404ae8:	ldp	x19, x20, [sp, #16]
  404aec:	ldr	x21, [sp, #32]
  404af0:	ldp	x29, x30, [sp], #48
  404af4:	ret
  404af8:	ldrsb	w1, [x20, #2]
  404afc:	mov	w0, #0x0                   	// #0
  404b00:	cmp	w1, #0x24
  404b04:	b.eq	404b18 <ferror@plt+0x1988>  // b.none
  404b08:	ldp	x19, x20, [sp, #16]
  404b0c:	ldr	x21, [sp, #32]
  404b10:	ldp	x29, x30, [sp], #48
  404b14:	ret
  404b18:	add	x20, x20, #0x3
  404b1c:	mov	w21, #0x16                  	// #22
  404b20:	b	404a38 <ferror@plt+0x18a8>
  404b24:	mov	w21, #0x2b                  	// #43
  404b28:	b	404a28 <ferror@plt+0x1898>
  404b2c:	nop
  404b30:	stp	x29, x30, [sp, #-96]!
  404b34:	mov	x29, sp
  404b38:	stp	x19, x20, [sp, #16]
  404b3c:	mov	x20, #0x0                   	// #0
  404b40:	stp	x21, x22, [sp, #32]
  404b44:	mov	x21, #0x0                   	// #0
  404b48:	mov	x22, #0x0                   	// #0
  404b4c:	stp	x23, x24, [sp, #48]
  404b50:	mov	x23, #0x0                   	// #0
  404b54:	stp	x25, x26, [sp, #64]
  404b58:	mov	x26, x1
  404b5c:	str	x27, [sp, #80]
  404b60:	mov	x27, x0
  404b64:	bl	402ab0 <setutxent@plt>
  404b68:	bl	4030d0 <__errno_location@plt>
  404b6c:	mov	x25, x0
  404b70:	str	wzr, [x0]
  404b74:	b	404b90 <ferror@plt+0x1a00>
  404b78:	add	x0, x22, x21
  404b7c:	add	x20, x20, #0x1
  404b80:	add	x21, x21, #0x190
  404b84:	mov	x1, x19
  404b88:	mov	x2, #0x190                 	// #400
  404b8c:	bl	402960 <memcpy@plt>
  404b90:	bl	403100 <getutxent@plt>
  404b94:	mov	x19, x0
  404b98:	cbz	x0, 404be4 <ferror@plt+0x1a54>
  404b9c:	cmp	x20, x23
  404ba0:	b.ne	404b78 <ferror@plt+0x19e8>  // b.any
  404ba4:	add	x23, x20, #0x20
  404ba8:	mov	x0, x22
  404bac:	add	x24, x23, x23, lsl #1
  404bb0:	add	x24, x23, x24, lsl #3
  404bb4:	lsl	x24, x24, #4
  404bb8:	mov	x1, x24
  404bbc:	bl	402d90 <realloc@plt>
  404bc0:	cmp	x0, #0x0
  404bc4:	mov	x22, x0
  404bc8:	ccmp	x24, #0x0, #0x4, eq  // eq = none
  404bcc:	b.eq	404b78 <ferror@plt+0x19e8>  // b.none
  404bd0:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404bd4:	mov	x2, x24
  404bd8:	add	x1, x1, #0xfa0
  404bdc:	mov	w0, #0x1                   	// #1
  404be0:	bl	403160 <err@plt>
  404be4:	ldr	w19, [x25]
  404be8:	cbnz	w19, 404c18 <ferror@plt+0x1a88>
  404bec:	bl	402f30 <endutxent@plt>
  404bf0:	str	x20, [x27]
  404bf4:	str	x22, [x26]
  404bf8:	mov	w0, w19
  404bfc:	ldp	x19, x20, [sp, #16]
  404c00:	ldp	x21, x22, [sp, #32]
  404c04:	ldp	x23, x24, [sp, #48]
  404c08:	ldp	x25, x26, [sp, #64]
  404c0c:	ldr	x27, [sp, #80]
  404c10:	ldp	x29, x30, [sp], #96
  404c14:	ret
  404c18:	mov	x0, x22
  404c1c:	neg	w19, w19
  404c20:	bl	402f10 <free@plt>
  404c24:	b	404bf8 <ferror@plt+0x1a68>
  404c28:	stp	x29, x30, [sp, #-32]!
  404c2c:	adrp	x0, 41e000 <ferror@plt+0x1ae70>
  404c30:	mov	x29, sp
  404c34:	stp	x19, x20, [sp, #16]
  404c38:	ldr	x20, [x0, #1112]
  404c3c:	bl	4030d0 <__errno_location@plt>
  404c40:	mov	x19, x0
  404c44:	mov	x0, x20
  404c48:	str	wzr, [x19]
  404c4c:	bl	403190 <ferror@plt>
  404c50:	cbz	w0, 404cf0 <ferror@plt+0x1b60>
  404c54:	ldr	w0, [x19]
  404c58:	cmp	w0, #0x9
  404c5c:	b.ne	404ca0 <ferror@plt+0x1b10>  // b.any
  404c60:	adrp	x0, 41e000 <ferror@plt+0x1ae70>
  404c64:	ldr	x20, [x0, #1088]
  404c68:	str	wzr, [x19]
  404c6c:	mov	x0, x20
  404c70:	bl	403190 <ferror@plt>
  404c74:	cbnz	w0, 404c88 <ferror@plt+0x1af8>
  404c78:	mov	x0, x20
  404c7c:	bl	402fd0 <fflush@plt>
  404c80:	cbz	w0, 404cd0 <ferror@plt+0x1b40>
  404c84:	nop
  404c88:	ldr	w0, [x19]
  404c8c:	cmp	w0, #0x9
  404c90:	b.ne	404cc8 <ferror@plt+0x1b38>  // b.any
  404c94:	ldp	x19, x20, [sp, #16]
  404c98:	ldp	x29, x30, [sp], #32
  404c9c:	ret
  404ca0:	cmp	w0, #0x20
  404ca4:	b.eq	404c60 <ferror@plt+0x1ad0>  // b.none
  404ca8:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404cac:	mov	w2, #0x5                   	// #5
  404cb0:	add	x1, x1, #0xfc0
  404cb4:	cbz	w0, 404d1c <ferror@plt+0x1b8c>
  404cb8:	mov	x0, #0x0                   	// #0
  404cbc:	bl	403060 <dcgettext@plt>
  404cc0:	bl	402e90 <warn@plt>
  404cc4:	nop
  404cc8:	mov	w0, #0x1                   	// #1
  404ccc:	bl	402980 <_exit@plt>
  404cd0:	mov	x0, x20
  404cd4:	bl	402be0 <fileno@plt>
  404cd8:	tbnz	w0, #31, 404c88 <ferror@plt+0x1af8>
  404cdc:	bl	402a20 <dup@plt>
  404ce0:	tbnz	w0, #31, 404c88 <ferror@plt+0x1af8>
  404ce4:	bl	402df0 <close@plt>
  404ce8:	cbz	w0, 404c94 <ferror@plt+0x1b04>
  404cec:	b	404c88 <ferror@plt+0x1af8>
  404cf0:	mov	x0, x20
  404cf4:	bl	402fd0 <fflush@plt>
  404cf8:	cbnz	w0, 404c54 <ferror@plt+0x1ac4>
  404cfc:	mov	x0, x20
  404d00:	bl	402be0 <fileno@plt>
  404d04:	tbnz	w0, #31, 404c54 <ferror@plt+0x1ac4>
  404d08:	bl	402a20 <dup@plt>
  404d0c:	tbnz	w0, #31, 404c54 <ferror@plt+0x1ac4>
  404d10:	bl	402df0 <close@plt>
  404d14:	cbz	w0, 404c60 <ferror@plt+0x1ad0>
  404d18:	b	404c54 <ferror@plt+0x1ac4>
  404d1c:	mov	x0, #0x0                   	// #0
  404d20:	bl	403060 <dcgettext@plt>
  404d24:	bl	403010 <warnx@plt>
  404d28:	b	404cc8 <ferror@plt+0x1b38>
  404d2c:	nop
  404d30:	stp	x29, x30, [sp, #-176]!
  404d34:	cmp	w0, #0x3
  404d38:	mov	x29, sp
  404d3c:	str	x19, [sp, #16]
  404d40:	str	x1, [sp, #40]
  404d44:	stp	xzr, xzr, [sp, #112]
  404d48:	stp	xzr, xzr, [sp, #128]
  404d4c:	stp	xzr, xzr, [sp, #144]
  404d50:	stp	xzr, xzr, [sp, #160]
  404d54:	b.eq	404e24 <ferror@plt+0x1c94>  // b.none
  404d58:	b.gt	404db8 <ferror@plt+0x1c28>
  404d5c:	cmp	w0, #0x1
  404d60:	b.eq	404dfc <ferror@plt+0x1c6c>  // b.none
  404d64:	cmp	w0, #0x2
  404d68:	b.ne	404e4c <ferror@plt+0x1cbc>  // b.any
  404d6c:	add	x19, sp, #0x70
  404d70:	add	x1, sp, #0x38
  404d74:	add	x0, sp, #0x28
  404d78:	bl	402ad0 <localtime_r@plt>
  404d7c:	mov	x1, x19
  404d80:	add	x0, sp, #0x38
  404d84:	bl	403110 <asctime_r@plt>
  404d88:	mov	x0, x19
  404d8c:	bl	4029d0 <strlen@plt>
  404d90:	sub	x0, x0, #0x1
  404d94:	ldrsb	w1, [x19, x0]
  404d98:	cmp	w1, #0xa
  404d9c:	b.eq	404e44 <ferror@plt+0x1cb4>  // b.none
  404da0:	mov	x0, x19
  404da4:	bl	402db0 <strdup@plt>
  404da8:	cbz	x0, 404e6c <ferror@plt+0x1cdc>
  404dac:	ldr	x19, [sp, #16]
  404db0:	ldp	x29, x30, [sp], #176
  404db4:	ret
  404db8:	cmp	w0, #0x4
  404dbc:	b.ne	404e4c <ferror@plt+0x1cbc>  // b.any
  404dc0:	add	x19, sp, #0x70
  404dc4:	add	x0, sp, #0x28
  404dc8:	mov	x2, x19
  404dcc:	mov	x3, #0x40                  	// #64
  404dd0:	mov	w1, #0x1                   	// #1
  404dd4:	bl	409518 <ferror@plt+0x6388>
  404dd8:	cbz	w0, 404da0 <ferror@plt+0x1c10>
  404ddc:	mov	w2, #0x5                   	// #5
  404de0:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404de4:	mov	x0, #0x0                   	// #0
  404de8:	add	x1, x1, #0xfe8
  404dec:	bl	403060 <dcgettext@plt>
  404df0:	mov	x1, x0
  404df4:	mov	w0, #0x1                   	// #1
  404df8:	bl	403080 <errx@plt>
  404dfc:	add	x19, sp, #0x70
  404e00:	adrp	x1, 41e000 <ferror@plt+0x1ae70>
  404e04:	mov	x3, x19
  404e08:	add	x1, x1, #0x470
  404e0c:	add	x0, sp, #0x28
  404e10:	mov	x4, #0x40                  	// #64
  404e14:	mov	w2, #0x2                   	// #2
  404e18:	bl	409738 <ferror@plt+0x65a8>
  404e1c:	cbz	w0, 404da0 <ferror@plt+0x1c10>
  404e20:	b	404ddc <ferror@plt+0x1c4c>
  404e24:	add	x19, sp, #0x70
  404e28:	add	x0, sp, #0x28
  404e2c:	mov	x2, x19
  404e30:	mov	x3, #0x40                  	// #64
  404e34:	mov	w1, #0x27                  	// #39
  404e38:	bl	409518 <ferror@plt+0x6388>
  404e3c:	cbz	w0, 404da0 <ferror@plt+0x1c10>
  404e40:	b	404ddc <ferror@plt+0x1c4c>
  404e44:	strb	wzr, [x19, x0]
  404e48:	b	404da0 <ferror@plt+0x1c10>
  404e4c:	mov	w2, #0x5                   	// #5
  404e50:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404e54:	mov	x0, #0x0                   	// #0
  404e58:	add	x1, x1, #0xfd0
  404e5c:	bl	403060 <dcgettext@plt>
  404e60:	mov	x1, x0
  404e64:	mov	w0, #0x1                   	// #1
  404e68:	bl	403080 <errx@plt>
  404e6c:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  404e70:	mov	w0, #0x1                   	// #1
  404e74:	add	x1, x1, #0x8
  404e78:	bl	403160 <err@plt>
  404e7c:	nop
  404e80:	tst	w1, #0xfffffffd
  404e84:	b.ne	404e8c <ferror@plt+0x1cfc>  // b.any
  404e88:	ret
  404e8c:	stp	x29, x30, [sp, #-144]!
  404e90:	mov	x1, #0x0                   	// #0
  404e94:	mov	x29, sp
  404e98:	stp	x19, x20, [sp, #16]
  404e9c:	adrp	x20, 41e000 <ferror@plt+0x1ae70>
  404ea0:	add	x20, x20, #0x470
  404ea4:	ldr	x0, [x0]
  404ea8:	str	x0, [sp, #104]
  404eac:	ldr	x0, [x20, #16]
  404eb0:	stp	x25, x26, [sp, #64]
  404eb4:	bl	402dc0 <scols_table_new_line@plt>
  404eb8:	mov	x25, x0
  404ebc:	cbz	x0, 405420 <ferror@plt+0x2290>
  404ec0:	ldr	x1, [x20, #24]
  404ec4:	mov	x19, #0x0                   	// #0
  404ec8:	cbz	x1, 404f64 <ferror@plt+0x1dd4>
  404ecc:	stp	x21, x22, [sp, #32]
  404ed0:	stp	x23, x24, [sp, #48]
  404ed4:	stp	x27, x28, [sp, #80]
  404ed8:	adrp	x27, 40a000 <ferror@plt+0x6e70>
  404edc:	add	x0, x27, #0x48
  404ee0:	str	x0, [sp, #112]
  404ee4:	nop
  404ee8:	add	x0, x20, #0x20
  404eec:	ldr	w0, [x0, x19, lsl #2]
  404ef0:	cmp	w0, #0x1a
  404ef4:	b.ls	404f18 <ferror@plt+0x1d88>  // b.plast
  404ef8:	mov	w2, #0x5                   	// #5
  404efc:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  404f00:	mov	x0, #0x0                   	// #0
  404f04:	add	x1, x1, #0x58
  404f08:	bl	403060 <dcgettext@plt>
  404f0c:	mov	x1, x0
  404f10:	mov	w0, #0x1                   	// #1
  404f14:	bl	403160 <err@plt>
  404f18:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  404f1c:	add	x2, x2, #0x200
  404f20:	ldrh	w0, [x2, w0, uxtw #1]
  404f24:	adr	x2, 404f30 <ferror@plt+0x1da0>
  404f28:	add	x0, x2, w0, sxth #2
  404f2c:	br	x0
  404f30:	ldr	x0, [sp, #104]
  404f34:	ldr	x2, [x0, #104]
  404f38:	mov	x1, x19
  404f3c:	mov	x0, x25
  404f40:	bl	402a00 <scols_line_set_data@plt>
  404f44:	cbnz	w0, 4053ec <ferror@plt+0x225c>
  404f48:	ldr	x1, [x20, #24]
  404f4c:	add	x19, x19, #0x1
  404f50:	cmp	x19, x1
  404f54:	b.cc	404ee8 <ferror@plt+0x1d58>  // b.lo, b.ul, b.last
  404f58:	ldp	x21, x22, [sp, #32]
  404f5c:	ldp	x23, x24, [sp, #48]
  404f60:	ldp	x27, x28, [sp, #80]
  404f64:	ldp	x19, x20, [sp, #16]
  404f68:	ldp	x25, x26, [sp, #64]
  404f6c:	ldp	x29, x30, [sp], #144
  404f70:	ret
  404f74:	ldr	x0, [sp, #104]
  404f78:	mov	x1, x19
  404f7c:	ldr	x2, [x0, #88]
  404f80:	mov	x0, x25
  404f84:	bl	402a00 <scols_line_set_data@plt>
  404f88:	b	404f44 <ferror@plt+0x1db4>
  404f8c:	ldr	x0, [sp, #104]
  404f90:	mov	x1, x19
  404f94:	ldr	x2, [x0, #96]
  404f98:	mov	x0, x25
  404f9c:	bl	402a00 <scols_line_set_data@plt>
  404fa0:	b	404f44 <ferror@plt+0x1db4>
  404fa4:	ldr	x0, [sp, #104]
  404fa8:	mov	x1, x19
  404fac:	ldr	x2, [x0, #72]
  404fb0:	mov	x0, x25
  404fb4:	bl	402a00 <scols_line_set_data@plt>
  404fb8:	b	404f44 <ferror@plt+0x1db4>
  404fbc:	ldr	x0, [sp, #104]
  404fc0:	mov	x1, x19
  404fc4:	ldr	x2, [x0, #80]
  404fc8:	mov	x0, x25
  404fcc:	bl	402a00 <scols_line_set_data@plt>
  404fd0:	b	404f44 <ferror@plt+0x1db4>
  404fd4:	ldr	x1, [sp, #104]
  404fd8:	ldr	w0, [x20, #248]
  404fdc:	ldr	w1, [x1, #184]
  404fe0:	cmp	w0, #0x6
  404fe4:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  404fe8:	add	x0, x0, #0x2f0
  404fec:	b.eq	405224 <ferror@plt+0x2094>  // b.none
  404ff0:	add	x0, x0, #0x460
  404ff4:	ldr	x2, [x0, w1, sxtw #3]
  404ff8:	b	404f38 <ferror@plt+0x1da8>
  404ffc:	ldr	x0, [sp, #104]
  405000:	mov	x1, x19
  405004:	ldr	x2, [x0, #152]
  405008:	mov	x0, x25
  40500c:	bl	402a00 <scols_line_set_data@plt>
  405010:	b	404f44 <ferror@plt+0x1db4>
  405014:	ldr	x0, [sp, #104]
  405018:	mov	x1, x19
  40501c:	ldr	x2, [x0, #144]
  405020:	mov	x0, x25
  405024:	bl	402a00 <scols_line_set_data@plt>
  405028:	b	404f44 <ferror@plt+0x1db4>
  40502c:	ldr	x0, [sp, #104]
  405030:	mov	x1, x19
  405034:	ldr	x2, [x0, #136]
  405038:	mov	x0, x25
  40503c:	bl	402a00 <scols_line_set_data@plt>
  405040:	b	404f44 <ferror@plt+0x1db4>
  405044:	ldr	x0, [sp, #104]
  405048:	mov	x1, x19
  40504c:	ldr	x2, [x0, #128]
  405050:	mov	x0, x25
  405054:	bl	402a00 <scols_line_set_data@plt>
  405058:	b	404f44 <ferror@plt+0x1db4>
  40505c:	ldr	x0, [sp, #104]
  405060:	mov	x1, x19
  405064:	ldr	x2, [x0, #120]
  405068:	mov	x0, x25
  40506c:	bl	402a00 <scols_line_set_data@plt>
  405070:	b	404f44 <ferror@plt+0x1db4>
  405074:	ldr	x1, [sp, #104]
  405078:	ldr	x0, [x1, #64]
  40507c:	str	x0, [sp, #120]
  405080:	cbz	x0, 4053c0 <ferror@plt+0x2230>
  405084:	add	x4, x0, x0, lsl #2
  405088:	ldr	x23, [x1, #56]
  40508c:	lsl	x24, x4, #1
  405090:	mov	x0, x24
  405094:	bl	402c30 <malloc@plt>
  405098:	cmp	x0, #0x0
  40509c:	mov	x27, x0
  4050a0:	ccmp	x24, #0x0, #0x4, eq  // eq = none
  4050a4:	b.ne	405448 <ferror@plt+0x22b8>  // b.any
  4050a8:	adrp	x22, 40a000 <ferror@plt+0x6e70>
  4050ac:	mov	x26, x0
  4050b0:	add	x22, x22, #0x50
  4050b4:	mov	x28, x24
  4050b8:	mov	x21, #0x0                   	// #0
  4050bc:	b	4050ec <ferror@plt+0x1f5c>
  4050c0:	lsl	x24, x24, #1
  4050c4:	mov	x0, x27
  4050c8:	mov	x1, x24
  4050cc:	bl	402d90 <realloc@plt>
  4050d0:	cmp	x0, #0x0
  4050d4:	sub	x28, x26, x27
  4050d8:	ccmp	x24, #0x0, #0x4, eq  // eq = none
  4050dc:	mov	x27, x0
  4050e0:	b.ne	4053d8 <ferror@plt+0x2248>  // b.any
  4050e4:	add	x26, x0, x28
  4050e8:	sub	x28, x24, x28
  4050ec:	ldr	w3, [x23, x21, lsl #2]
  4050f0:	mov	x2, x22
  4050f4:	mov	x1, x28
  4050f8:	mov	x0, x26
  4050fc:	bl	402bb0 <snprintf@plt>
  405100:	tbnz	w0, #31, 4050c0 <ferror@plt+0x1f30>
  405104:	cmp	x28, w0, sxtw
  405108:	sxtw	x0, w0
  40510c:	b.ls	4050c0 <ferror@plt+0x1f30>  // b.plast
  405110:	ldr	x1, [sp, #120]
  405114:	add	x21, x21, #0x1
  405118:	sub	x28, x28, x0
  40511c:	add	x26, x26, x0
  405120:	cmp	x1, x21
  405124:	b.ne	4050ec <ferror@plt+0x1f5c>  // b.any
  405128:	cmp	x27, x26
  40512c:	b.cs	405134 <ferror@plt+0x1fa4>  // b.hs, b.nlast
  405130:	sturb	wzr, [x26, #-1]
  405134:	mov	x2, x27
  405138:	mov	x1, x19
  40513c:	mov	x0, x25
  405140:	bl	402a30 <scols_line_refer_data@plt>
  405144:	b	404f44 <ferror@plt+0x1db4>
  405148:	ldr	x1, [sp, #104]
  40514c:	ldr	x0, [x1, #64]
  405150:	str	x0, [sp, #120]
  405154:	cbz	x0, 4053b8 <ferror@plt+0x2228>
  405158:	add	x22, x0, x0, lsl #2
  40515c:	ldr	x27, [x1, #56]
  405160:	lsl	x22, x22, #1
  405164:	mov	x0, x22
  405168:	bl	402c30 <malloc@plt>
  40516c:	cmp	x0, #0x0
  405170:	mov	x23, x0
  405174:	ccmp	x22, #0x0, #0x4, eq  // eq = none
  405178:	b.ne	40545c <ferror@plt+0x22cc>  // b.any
  40517c:	mov	x24, x0
  405180:	mov	x21, x22
  405184:	mov	x28, #0x0                   	// #0
  405188:	b	4051dc <ferror@plt+0x204c>
  40518c:	ldr	x3, [x26]
  405190:	mov	x1, x21
  405194:	ldr	x2, [sp, #112]
  405198:	mov	x0, x24
  40519c:	bl	402bb0 <snprintf@plt>
  4051a0:	tbnz	w0, #31, 4051b0 <ferror@plt+0x2020>
  4051a4:	cmp	x21, w0, sxtw
  4051a8:	sxtw	x0, w0
  4051ac:	b.hi	40538c <ferror@plt+0x21fc>  // b.pmore
  4051b0:	lsl	x22, x22, #1
  4051b4:	mov	x0, x23
  4051b8:	mov	x1, x22
  4051bc:	bl	402d90 <realloc@plt>
  4051c0:	cmp	x0, #0x0
  4051c4:	sub	x21, x24, x23
  4051c8:	ccmp	x22, #0x0, #0x4, eq  // eq = none
  4051cc:	mov	x23, x0
  4051d0:	b.ne	40540c <ferror@plt+0x227c>  // b.any
  4051d4:	add	x24, x0, x21
  4051d8:	sub	x21, x22, x21
  4051dc:	ldr	w0, [x27, x28, lsl #2]
  4051e0:	bl	4030f0 <getgrgid@plt>
  4051e4:	mov	x26, x0
  4051e8:	cbnz	x0, 40518c <ferror@plt+0x1ffc>
  4051ec:	mov	x0, x23
  4051f0:	bl	402f10 <free@plt>
  4051f4:	mov	x2, x26
  4051f8:	mov	x1, x19
  4051fc:	mov	x0, x25
  405200:	bl	402a30 <scols_line_refer_data@plt>
  405204:	b	404f44 <ferror@plt+0x1db4>
  405208:	ldr	x1, [sp, #104]
  40520c:	ldr	w0, [x20, #248]
  405210:	ldr	w1, [x1, #44]
  405214:	cmp	w0, #0x6
  405218:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  40521c:	add	x0, x0, #0x2f0
  405220:	b.ne	404ff0 <ferror@plt+0x1e60>  // b.any
  405224:	add	x0, x0, #0x440
  405228:	ldr	x2, [x0, w1, sxtw #3]
  40522c:	b	404f38 <ferror@plt+0x1da8>
  405230:	ldr	x0, [sp, #104]
  405234:	mov	x1, x19
  405238:	ldr	x2, [x0, #168]
  40523c:	mov	x0, x25
  405240:	bl	402a00 <scols_line_set_data@plt>
  405244:	b	404f44 <ferror@plt+0x1db4>
  405248:	ldr	x0, [sp, #104]
  40524c:	mov	x1, x19
  405250:	ldr	x2, [x0, #112]
  405254:	mov	x0, x25
  405258:	bl	402a00 <scols_line_set_data@plt>
  40525c:	b	404f44 <ferror@plt+0x1db4>
  405260:	ldr	x1, [sp, #104]
  405264:	ldr	w0, [x20, #248]
  405268:	ldr	w1, [x1, #52]
  40526c:	cmp	w0, #0x6
  405270:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  405274:	add	x0, x0, #0x2f0
  405278:	b.ne	404ff0 <ferror@plt+0x1e60>  // b.any
  40527c:	add	x0, x0, #0x440
  405280:	ldr	x2, [x0, w1, sxtw #3]
  405284:	b	404f38 <ferror@plt+0x1da8>
  405288:	ldr	x1, [sp, #104]
  40528c:	ldr	w0, [x20, #248]
  405290:	ldr	w1, [x1, #40]
  405294:	cmp	w0, #0x6
  405298:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  40529c:	add	x0, x0, #0x2f0
  4052a0:	b.ne	404ff0 <ferror@plt+0x1e60>  // b.any
  4052a4:	add	x0, x0, #0x440
  4052a8:	ldr	x2, [x0, w1, sxtw #3]
  4052ac:	b	404f38 <ferror@plt+0x1da8>
  4052b0:	ldr	x1, [sp, #104]
  4052b4:	ldr	w0, [x20, #248]
  4052b8:	ldr	w1, [x1, #48]
  4052bc:	cmp	w0, #0x6
  4052c0:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  4052c4:	add	x0, x0, #0x2f0
  4052c8:	b.ne	404ff0 <ferror@plt+0x1e60>  // b.any
  4052cc:	add	x0, x0, #0x440
  4052d0:	ldr	x2, [x0, w1, sxtw #3]
  4052d4:	b	404f38 <ferror@plt+0x1da8>
  4052d8:	ldr	x0, [sp, #104]
  4052dc:	ldr	w2, [x0, #24]
  4052e0:	add	x0, sp, #0x88
  4052e4:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  4052e8:	add	x1, x1, #0x40
  4052ec:	str	xzr, [sp, #136]
  4052f0:	bl	404850 <ferror@plt+0x16c0>
  4052f4:	ldr	x2, [sp, #136]
  4052f8:	mov	x1, x19
  4052fc:	mov	x0, x25
  405300:	bl	402a30 <scols_line_refer_data@plt>
  405304:	b	404f44 <ferror@plt+0x1db4>
  405308:	ldr	x0, [sp, #104]
  40530c:	mov	x1, x19
  405310:	ldr	x2, [x0, #16]
  405314:	mov	x0, x25
  405318:	bl	402a00 <scols_line_set_data@plt>
  40531c:	b	404f44 <ferror@plt+0x1db4>
  405320:	ldr	x0, [sp, #104]
  405324:	ldr	w2, [x0, #8]
  405328:	b	4052e0 <ferror@plt+0x2150>
  40532c:	ldr	x0, [sp, #104]
  405330:	mov	x1, x19
  405334:	ldr	x2, [x0, #192]
  405338:	mov	x0, x25
  40533c:	bl	402a00 <scols_line_set_data@plt>
  405340:	b	404f44 <ferror@plt+0x1db4>
  405344:	ldr	x0, [sp, #104]
  405348:	mov	x1, x19
  40534c:	ldr	x2, [x0]
  405350:	mov	x0, x25
  405354:	bl	402a00 <scols_line_set_data@plt>
  405358:	b	404f44 <ferror@plt+0x1db4>
  40535c:	ldr	x0, [sp, #104]
  405360:	mov	x1, x19
  405364:	ldr	x2, [x0, #160]
  405368:	mov	x0, x25
  40536c:	bl	402a00 <scols_line_set_data@plt>
  405370:	b	404f44 <ferror@plt+0x1db4>
  405374:	ldr	x0, [sp, #104]
  405378:	mov	x1, x19
  40537c:	ldr	x2, [x0, #32]
  405380:	mov	x0, x25
  405384:	bl	402a00 <scols_line_set_data@plt>
  405388:	b	404f44 <ferror@plt+0x1db4>
  40538c:	ldr	x1, [sp, #120]
  405390:	add	x28, x28, #0x1
  405394:	sub	x21, x21, x0
  405398:	add	x24, x24, x0
  40539c:	cmp	x1, x28
  4053a0:	b.ne	4051dc <ferror@plt+0x204c>  // b.any
  4053a4:	mov	x26, x23
  4053a8:	cmp	x23, x24
  4053ac:	b.cs	4051f4 <ferror@plt+0x2064>  // b.hs, b.nlast
  4053b0:	sturb	wzr, [x24, #-1]
  4053b4:	b	4051f4 <ferror@plt+0x2064>
  4053b8:	mov	x26, #0x0                   	// #0
  4053bc:	b	4051f4 <ferror@plt+0x2064>
  4053c0:	mov	x27, #0x0                   	// #0
  4053c4:	mov	x1, x19
  4053c8:	mov	x2, x27
  4053cc:	mov	x0, x25
  4053d0:	bl	402a30 <scols_line_refer_data@plt>
  4053d4:	b	404f44 <ferror@plt+0x1db4>
  4053d8:	adrp	x1, 409000 <ferror@plt+0x5e70>
  4053dc:	mov	x2, x24
  4053e0:	add	x1, x1, #0xfa0
  4053e4:	mov	w0, #0x1                   	// #1
  4053e8:	bl	403160 <err@plt>
  4053ec:	mov	w2, #0x5                   	// #5
  4053f0:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  4053f4:	mov	x0, #0x0                   	// #0
  4053f8:	add	x1, x1, #0x78
  4053fc:	bl	403060 <dcgettext@plt>
  405400:	mov	x1, x0
  405404:	mov	w0, #0x1                   	// #1
  405408:	bl	403160 <err@plt>
  40540c:	adrp	x1, 409000 <ferror@plt+0x5e70>
  405410:	mov	x2, x22
  405414:	add	x1, x1, #0xfa0
  405418:	mov	w0, #0x1                   	// #1
  40541c:	bl	403160 <err@plt>
  405420:	mov	w2, #0x5                   	// #5
  405424:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  405428:	add	x1, x1, #0x20
  40542c:	stp	x21, x22, [sp, #32]
  405430:	stp	x23, x24, [sp, #48]
  405434:	stp	x27, x28, [sp, #80]
  405438:	bl	403060 <dcgettext@plt>
  40543c:	mov	x1, x0
  405440:	mov	w0, #0x1                   	// #1
  405444:	bl	403160 <err@plt>
  405448:	adrp	x1, 409000 <ferror@plt+0x5e70>
  40544c:	mov	x2, x24
  405450:	add	x1, x1, #0xfa0
  405454:	mov	w0, #0x1                   	// #1
  405458:	bl	403160 <err@plt>
  40545c:	adrp	x1, 409000 <ferror@plt+0x5e70>
  405460:	mov	x2, x22
  405464:	add	x1, x1, #0xfa0
  405468:	mov	w0, #0x1                   	// #1
  40546c:	bl	403160 <err@plt>
  405470:	stp	x29, x30, [sp, #-144]!
  405474:	mov	x29, sp
  405478:	stp	x19, x20, [sp, #16]
  40547c:	mov	x19, x1
  405480:	stp	x21, x22, [sp, #32]
  405484:	stp	x23, x24, [sp, #48]
  405488:	mov	x24, x0
  40548c:	bl	4030d0 <__errno_location@plt>
  405490:	str	wzr, [x0]
  405494:	mov	x22, x0
  405498:	cbz	x19, 405bc8 <ferror@plt+0x2a38>
  40549c:	mov	x0, x19
  4054a0:	bl	402ce0 <getpwnam@plt>
  4054a4:	mov	x20, x0
  4054a8:	cbz	x20, 405c7c <ferror@plt+0x2aec>
  4054ac:	adrp	x19, 41e000 <ferror@plt+0x1ae70>
  4054b0:	add	x19, x19, #0x470
  4054b4:	ldr	w21, [x20, #16]
  4054b8:	str	w21, [x24, #40]
  4054bc:	ldr	w23, [x19, #252]
  4054c0:	tbz	w23, #4, 4054e0 <ferror@plt+0x2350>
  4054c4:	ldr	x1, [x20]
  4054c8:	adrp	x0, 40a000 <ferror@plt+0x6e70>
  4054cc:	add	x0, x0, #0xc0
  4054d0:	bl	402e70 <strcmp@plt>
  4054d4:	cmp	w0, #0x0
  4054d8:	ccmp	w21, #0x0, #0x4, ne  // ne = any
  4054dc:	b.ne	405bd4 <ferror@plt+0x2a44>  // b.any
  4054e0:	tbz	w23, #3, 4054fc <ferror@plt+0x236c>
  4054e4:	ldr	w0, [x24, #52]
  4054e8:	cmp	w0, w21
  4054ec:	b.hi	405bec <ferror@plt+0x2a5c>  // b.pmore
  4054f0:	ldr	w0, [x24, #56]
  4054f4:	cmp	w0, w21
  4054f8:	b.cc	405bec <ferror@plt+0x2a5c>  // b.lo, b.ul, b.last
  4054fc:	str	wzr, [x22]
  405500:	ldr	w0, [x20, #20]
  405504:	bl	4030f0 <getgrgid@plt>
  405508:	str	x0, [sp, #104]
  40550c:	cbz	x0, 405c7c <ferror@plt+0x2aec>
  405510:	mov	x1, #0xc8                  	// #200
  405514:	mov	x0, #0x1                   	// #1
  405518:	bl	402d50 <calloc@plt>
  40551c:	stp	x25, x26, [sp, #64]
  405520:	mov	x21, x0
  405524:	cbz	x0, 405618 <ferror@plt+0x2488>
  405528:	ldr	x22, [x24]
  40552c:	ldr	x23, [x24, #16]
  405530:	cbz	x22, 405c98 <ferror@plt+0x2b08>
  405534:	ldr	x26, [x20]
  405538:	cbz	x26, 405cfc <ferror@plt+0x2b6c>
  40553c:	ldr	x25, [x24, #8]
  405540:	add	x0, x25, x25, lsl #1
  405544:	add	x0, x25, x0, lsl #3
  405548:	add	x22, x22, x0, lsl #4
  40554c:	sub	x22, x22, #0x190
  405550:	b	405560 <ferror@plt+0x23d0>
  405554:	sub	x22, x22, #0x190
  405558:	subs	x25, x25, #0x1
  40555c:	b.eq	405cac <ferror@plt+0x2b1c>  // b.none
  405560:	add	x1, x22, #0x2c
  405564:	mov	x0, x26
  405568:	mov	x2, #0x20                  	// #32
  40556c:	bl	402c60 <strncmp@plt>
  405570:	cbnz	w0, 405554 <ferror@plt+0x23c4>
  405574:	cbz	x23, 4055b0 <ferror@plt+0x2420>
  405578:	ldr	x25, [x24, #24]
  40557c:	add	x0, x25, x25, lsl #1
  405580:	add	x0, x25, x0, lsl #3
  405584:	add	x23, x23, x0, lsl #4
  405588:	sub	x23, x23, #0x190
  40558c:	b	40559c <ferror@plt+0x240c>
  405590:	sub	x23, x23, #0x190
  405594:	subs	x25, x25, #0x1
  405598:	b.eq	405ca4 <ferror@plt+0x2b14>  // b.none
  40559c:	add	x1, x23, #0x2c
  4055a0:	mov	x0, x26
  4055a4:	mov	x2, #0x20                  	// #32
  4055a8:	bl	402c60 <strncmp@plt>
  4055ac:	cbnz	w0, 405590 <ferror@plt+0x2400>
  4055b0:	bl	402da0 <lckpwdf@plt>
  4055b4:	ldr	x0, [x20]
  4055b8:	bl	402d40 <getspnam@plt>
  4055bc:	mov	x25, x0
  4055c0:	bl	402a50 <ulckpwdf@plt>
  4055c4:	ldr	x26, [x19, #24]
  4055c8:	ldr	w0, [x20, #16]
  4055cc:	str	w0, [x21, #8]
  4055d0:	cbz	x26, 405d08 <ferror@plt+0x2b78>
  4055d4:	stp	x27, x28, [sp, #80]
  4055d8:	adrp	x27, 40b000 <ferror@plt+0x7e70>
  4055dc:	adrp	x0, 40a000 <ferror@plt+0x6e70>
  4055e0:	add	x1, x27, #0x238
  4055e4:	add	x0, x0, #0x150
  4055e8:	mov	x27, #0x0                   	// #0
  4055ec:	str	x1, [sp, #96]
  4055f0:	str	x0, [sp, #112]
  4055f4:	nop
  4055f8:	add	x0, x19, #0x20
  4055fc:	ldr	w0, [x0, x27, lsl #2]
  405600:	cmp	w0, #0x1a
  405604:	b.ls	405630 <ferror@plt+0x24a0>  // b.plast
  405608:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  40560c:	mov	w0, #0x1                   	// #1
  405610:	add	x1, x1, #0x158
  405614:	bl	403160 <err@plt>
  405618:	adrp	x1, 409000 <ferror@plt+0x5e70>
  40561c:	mov	x2, #0xc8                  	// #200
  405620:	add	x1, x1, #0xfa0
  405624:	mov	w0, #0x1                   	// #1
  405628:	stp	x27, x28, [sp, #80]
  40562c:	bl	403160 <err@plt>
  405630:	ldr	x1, [sp, #96]
  405634:	ldrh	w0, [x1, w0, uxtw #1]
  405638:	adr	x1, 405644 <ferror@plt+0x24b4>
  40563c:	add	x0, x1, w0, sxth #2
  405640:	br	x0
  405644:	ldr	x0, [x20]
  405648:	str	wzr, [sp, #140]
  40564c:	str	xzr, [x21, #56]
  405650:	add	x3, sp, #0x8c
  405654:	ldr	w1, [x20, #20]
  405658:	mov	x2, #0x0                   	// #0
  40565c:	str	xzr, [x21, #64]
  405660:	bl	402f50 <getgrouplist@plt>
  405664:	ldr	w26, [sp, #140]
  405668:	cbz	w26, 405d2c <ferror@plt+0x2b9c>
  40566c:	sbfiz	x26, x26, #2, #32
  405670:	mov	x0, #0x1                   	// #1
  405674:	mov	x1, x26
  405678:	bl	402d50 <calloc@plt>
  40567c:	cmp	x0, #0x0
  405680:	mov	x2, x0
  405684:	ccmp	x26, #0x0, #0x4, eq  // eq = none
  405688:	b.ne	405c10 <ferror@plt+0x2a80>  // b.any
  40568c:	ldr	w1, [x20, #20]
  405690:	add	x3, sp, #0x8c
  405694:	ldr	x0, [x20]
  405698:	str	x2, [x21, #56]
  40569c:	bl	402f50 <getgrouplist@plt>
  4056a0:	cmn	w0, #0x1
  4056a4:	b.eq	405d2c <ferror@plt+0x2b9c>  // b.none
  4056a8:	ldrsw	x3, [sp, #140]
  4056ac:	str	x3, [x21, #64]
  4056b0:	cbz	x3, 4059ac <ferror@plt+0x281c>
  4056b4:	ldr	x6, [x21, #56]
  4056b8:	mov	x1, #0x0                   	// #0
  4056bc:	ldr	w5, [x20, #20]
  4056c0:	mov	x0, x6
  4056c4:	b	4056d8 <ferror@plt+0x2548>
  4056c8:	add	x1, x1, #0x1
  4056cc:	add	x0, x0, #0x4
  4056d0:	cmp	x3, x1
  4056d4:	b.eq	405cd4 <ferror@plt+0x2b44>  // b.none
  4056d8:	ldr	w2, [x0]
  4056dc:	cmp	w2, w5
  4056e0:	b.ne	4056c8 <ferror@plt+0x2538>  // b.any
  4056e4:	sub	x3, x3, #0x1
  4056e8:	ldr	x26, [x19, #24]
  4056ec:	ldr	w1, [x6, x3, lsl #2]
  4056f0:	str	x3, [x21, #64]
  4056f4:	str	w1, [x0]
  4056f8:	add	x27, x27, #0x1
  4056fc:	cmp	x27, x26
  405700:	b.cc	4055f8 <ferror@plt+0x2468>  // b.lo, b.ul, b.last
  405704:	ldp	x25, x26, [sp, #64]
  405708:	ldp	x27, x28, [sp, #80]
  40570c:	mov	x0, x21
  405710:	ldp	x19, x20, [sp, #16]
  405714:	ldp	x21, x22, [sp, #32]
  405718:	ldp	x23, x24, [sp, #48]
  40571c:	ldp	x29, x30, [sp], #144
  405720:	ret
  405724:	ldr	x0, [sp, #104]
  405728:	ldr	x0, [x0]
  40572c:	cbz	x0, 405d4c <ferror@plt+0x2bbc>
  405730:	bl	402db0 <strdup@plt>
  405734:	cbz	x0, 405d70 <ferror@plt+0x2be0>
  405738:	str	x0, [x21, #16]
  40573c:	add	x27, x27, #0x1
  405740:	cmp	x27, x26
  405744:	b.cc	4055f8 <ferror@plt+0x2468>  // b.lo, b.ul, b.last
  405748:	b	405704 <ferror@plt+0x2574>
  40574c:	cbz	x25, 405c74 <ferror@plt+0x2ae4>
  405750:	ldr	x2, [x25, #8]
  405754:	mov	w3, #0x2a                  	// #42
  405758:	mov	x1, x2
  40575c:	ldrsb	w0, [x1], #1
  405760:	cmp	w0, #0x21
  405764:	ccmp	w0, w3, #0x4, ne  // ne = any
  405768:	b.ne	40577c <ferror@plt+0x25ec>  // b.any
  40576c:	add	x3, x2, #0x2
  405770:	ldrsb	w0, [x2, #1]
  405774:	mov	x2, x1
  405778:	mov	x1, x3
  40577c:	cmp	w0, #0x24
  405780:	mov	x0, #0x0                   	// #0
  405784:	b.ne	4057d4 <ferror@plt+0x2644>  // b.any
  405788:	ldrsb	w3, [x2, #1]
  40578c:	cmp	w3, #0x35
  405790:	b.eq	405cf0 <ferror@plt+0x2b60>  // b.none
  405794:	b.gt	405cb8 <ferror@plt+0x2b28>
  405798:	cmp	w3, #0x31
  40579c:	b.eq	405cdc <ferror@plt+0x2b4c>  // b.none
  4057a0:	cmp	w3, #0x32
  4057a4:	b.ne	4057d4 <ferror@plt+0x2644>  // b.any
  4057a8:	ldrsb	w3, [x2, #2]
  4057ac:	mov	w5, #0x79                  	// #121
  4057b0:	adrp	x0, 40a000 <ferror@plt+0x6e70>
  4057b4:	add	x0, x0, #0xb0
  4057b8:	cmp	w3, #0x61
  4057bc:	add	x1, x2, #0x2
  4057c0:	ccmp	w3, w5, #0x4, ne  // ne = any
  4057c4:	csel	x0, x0, xzr, eq  // eq = none
  4057c8:	ldrsb	w1, [x1, #1]
  4057cc:	cmp	w1, #0x24
  4057d0:	csel	x0, x0, xzr, eq  // eq = none
  4057d4:	str	x0, [x21, #112]
  4057d8:	add	x27, x27, #0x1
  4057dc:	cmp	x27, x26
  4057e0:	b.cc	4055f8 <ferror@plt+0x2468>  // b.lo, b.ul, b.last
  4057e4:	b	405704 <ferror@plt+0x2574>
  4057e8:	cbz	x25, 405c68 <ferror@plt+0x2ad8>
  4057ec:	ldr	x0, [x25, #8]
  4057f0:	mov	w2, #0x2a                  	// #42
  4057f4:	ldrsb	w1, [x0]
  4057f8:	cmp	w1, #0x21
  4057fc:	ccmp	w1, w2, #0x4, ne  // ne = any
  405800:	b.ne	4056f8 <ferror@plt+0x2568>  // b.any
  405804:	add	x0, x0, #0x1
  405808:	bl	4049b0 <ferror@plt+0x1820>
  40580c:	cbnz	w0, 4056f8 <ferror@plt+0x2568>
  405810:	mov	w0, #0x1                   	// #1
  405814:	str	w0, [x21, #52]
  405818:	b	4056f8 <ferror@plt+0x2568>
  40581c:	cbz	x25, 405c5c <ferror@plt+0x2acc>
  405820:	ldr	x0, [x25, #8]
  405824:	ldrsb	w0, [x0]
  405828:	cbnz	w0, 4056f8 <ferror@plt+0x2568>
  40582c:	mov	w0, #0x1                   	// #1
  405830:	str	w0, [x21, #40]
  405834:	b	4056f8 <ferror@plt+0x2568>
  405838:	cbz	x25, 405c50 <ferror@plt+0x2ac0>
  40583c:	ldr	x0, [x25, #8]
  405840:	ldrsb	w1, [x0]
  405844:	cmp	w1, #0x21
  405848:	b.ne	4056f8 <ferror@plt+0x2568>  // b.any
  40584c:	add	x0, x0, #0x1
  405850:	bl	4049b0 <ferror@plt+0x1820>
  405854:	cbz	w0, 4056f8 <ferror@plt+0x2568>
  405858:	mov	w0, #0x1                   	// #1
  40585c:	str	w0, [x21, #48]
  405860:	b	4056f8 <ferror@plt+0x2568>
  405864:	ldr	x0, [x20, #40]
  405868:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  40586c:	add	x1, x1, #0x118
  405870:	bl	403050 <strstr@plt>
  405874:	cbz	x0, 405c24 <ferror@plt+0x2a94>
  405878:	mov	w0, #0x1                   	// #1
  40587c:	str	w0, [x21, #44]
  405880:	add	x27, x27, #0x1
  405884:	cmp	x27, x26
  405888:	b.cc	4055f8 <ferror@plt+0x2468>  // b.lo, b.ul, b.last
  40588c:	b	405704 <ferror@plt+0x2574>
  405890:	ldr	x0, [x20, #40]
  405894:	cbz	x0, 405d4c <ferror@plt+0x2bbc>
  405898:	bl	402db0 <strdup@plt>
  40589c:	cbz	x0, 405d70 <ferror@plt+0x2be0>
  4058a0:	str	x0, [x21, #168]
  4058a4:	add	x27, x27, #0x1
  4058a8:	cmp	x27, x26
  4058ac:	b.cc	4055f8 <ferror@plt+0x2468>  // b.lo, b.ul, b.last
  4058b0:	b	405704 <ferror@plt+0x2574>
  4058b4:	ldr	x0, [x20, #32]
  4058b8:	cbz	x0, 405d4c <ferror@plt+0x2bbc>
  4058bc:	bl	402db0 <strdup@plt>
  4058c0:	cbz	x0, 405d70 <ferror@plt+0x2be0>
  4058c4:	str	x0, [x21, #160]
  4058c8:	add	x27, x27, #0x1
  4058cc:	cmp	x27, x26
  4058d0:	b.cc	4055f8 <ferror@plt+0x2468>  // b.lo, b.ul, b.last
  4058d4:	b	405704 <ferror@plt+0x2574>
  4058d8:	ldr	x0, [x20, #24]
  4058dc:	cbz	x0, 405d4c <ferror@plt+0x2bbc>
  4058e0:	bl	402db0 <strdup@plt>
  4058e4:	cbz	x0, 405d70 <ferror@plt+0x2be0>
  4058e8:	str	x0, [x21, #32]
  4058ec:	add	x27, x27, #0x1
  4058f0:	cmp	x27, x26
  4058f4:	b.cc	4055f8 <ferror@plt+0x2468>  // b.lo, b.ul, b.last
  4058f8:	b	405704 <ferror@plt+0x2574>
  4058fc:	ldr	w0, [x20, #16]
  405900:	add	x27, x27, #0x1
  405904:	str	w0, [x21, #8]
  405908:	cmp	x27, x26
  40590c:	b.cc	4055f8 <ferror@plt+0x2468>  // b.lo, b.ul, b.last
  405910:	b	405704 <ferror@plt+0x2574>
  405914:	ldr	w0, [x20, #20]
  405918:	add	x27, x27, #0x1
  40591c:	str	w0, [x21, #24]
  405920:	cmp	x27, x26
  405924:	b.cc	4055f8 <ferror@plt+0x2468>  // b.lo, b.ul, b.last
  405928:	b	405704 <ferror@plt+0x2574>
  40592c:	cbz	x25, 4056f8 <ferror@plt+0x2568>
  405930:	ldr	x1, [x25, #56]
  405934:	tbnz	x1, #63, 4056f8 <ferror@plt+0x2568>
  405938:	mov	x3, #0x5180                	// #20864
  40593c:	ldr	w0, [x24, #80]
  405940:	movk	x3, #0x1, lsl #16
  405944:	mov	w2, #0x4                   	// #4
  405948:	cmp	w0, #0x3
  40594c:	mul	x1, x1, x3
  405950:	csel	w0, w0, w2, ne  // ne = any
  405954:	bl	404d30 <ferror@plt+0x1ba0>
  405958:	str	x0, [x21, #88]
  40595c:	ldr	x26, [x19, #24]
  405960:	b	4056f8 <ferror@plt+0x2568>
  405964:	cbz	x25, 4056f8 <ferror@plt+0x2568>
  405968:	ldr	x2, [x25, #32]
  40596c:	cmp	x2, #0x0
  405970:	b.le	4056f8 <ferror@plt+0x2568>
  405974:	add	x0, x21, #0x68
  405978:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  40597c:	add	x1, x1, #0x148
  405980:	bl	404850 <ferror@plt+0x16c0>
  405984:	ldr	x26, [x19, #24]
  405988:	b	4056f8 <ferror@plt+0x2568>
  40598c:	cbz	x25, 4056f8 <ferror@plt+0x2568>
  405990:	ldr	x2, [x25, #24]
  405994:	cmp	x2, #0x0
  405998:	b.le	4056f8 <ferror@plt+0x2568>
  40599c:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  4059a0:	add	x0, x21, #0x60
  4059a4:	add	x1, x1, #0x148
  4059a8:	bl	404850 <ferror@plt+0x16c0>
  4059ac:	ldr	x26, [x19, #24]
  4059b0:	add	x27, x27, #0x1
  4059b4:	cmp	x27, x26
  4059b8:	b.cc	4055f8 <ferror@plt+0x2468>  // b.lo, b.ul, b.last
  4059bc:	b	405704 <ferror@plt+0x2574>
  4059c0:	ldr	x0, [x20]
  4059c4:	cbz	x0, 405d4c <ferror@plt+0x2bbc>
  4059c8:	bl	402db0 <strdup@plt>
  4059cc:	cbz	x0, 405d70 <ferror@plt+0x2be0>
  4059d0:	str	x0, [x21]
  4059d4:	add	x27, x27, #0x1
  4059d8:	cmp	x27, x26
  4059dc:	b.cc	4055f8 <ferror@plt+0x2468>  // b.lo, b.ul, b.last
  4059e0:	b	405704 <ferror@plt+0x2574>
  4059e4:	ldr	w26, [x20, #16]
  4059e8:	bl	409bb0 <ferror@plt+0x6a20>
  4059ec:	add	x1, x21, #0xc0
  4059f0:	mov	x28, x0
  4059f4:	str	x1, [sp, #120]
  4059f8:	mov	w1, w26
  4059fc:	mov	w26, #0x0                   	// #0
  405a00:	bl	409c60 <ferror@plt+0x6ad0>
  405a04:	b	405a0c <ferror@plt+0x287c>
  405a08:	add	w26, w26, #0x1
  405a0c:	add	x1, sp, #0x8c
  405a10:	mov	x0, x28
  405a14:	bl	409c78 <ferror@plt+0x6ae8>
  405a18:	cbz	w0, 405a08 <ferror@plt+0x2878>
  405a1c:	mov	x0, x28
  405a20:	bl	409c10 <ferror@plt+0x6a80>
  405a24:	ldp	x1, x0, [sp, #112]
  405a28:	mov	w2, w26
  405a2c:	add	x27, x27, #0x1
  405a30:	bl	404850 <ferror@plt+0x16c0>
  405a34:	ldr	x26, [x19, #24]
  405a38:	cmp	x27, x26
  405a3c:	b.cc	4055f8 <ferror@plt+0x2468>  // b.lo, b.ul, b.last
  405a40:	b	405704 <ferror@plt+0x2574>
  405a44:	cbz	x25, 4056f8 <ferror@plt+0x2568>
  405a48:	ldr	x3, [x25, #16]
  405a4c:	mov	x1, #0x5180                	// #20864
  405a50:	movk	x1, #0x1, lsl #16
  405a54:	ldr	w0, [x24, #80]
  405a58:	mov	w2, #0x4                   	// #4
  405a5c:	add	x27, x27, #0x1
  405a60:	mul	x1, x3, x1
  405a64:	cmp	w0, #0x3
  405a68:	csel	w0, w0, w2, ne  // ne = any
  405a6c:	bl	404d30 <ferror@plt+0x1ba0>
  405a70:	str	x0, [x21, #72]
  405a74:	ldr	x26, [x19, #24]
  405a78:	cmp	x27, x26
  405a7c:	b.cc	4055f8 <ferror@plt+0x2468>  // b.lo, b.ul, b.last
  405a80:	b	405704 <ferror@plt+0x2574>
  405a84:	cbz	x25, 4056f8 <ferror@plt+0x2568>
  405a88:	ldr	x2, [x25, #40]
  405a8c:	tbnz	x2, #63, 4056f8 <ferror@plt+0x2568>
  405a90:	add	x0, x21, #0x50
  405a94:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  405a98:	add	x1, x1, #0x148
  405a9c:	bl	404850 <ferror@plt+0x16c0>
  405aa0:	ldr	x26, [x19, #24]
  405aa4:	b	4056f8 <ferror@plt+0x2568>
  405aa8:	mov	x0, x20
  405aac:	mov	w1, #0x0                   	// #0
  405ab0:	bl	4064d0 <ferror@plt+0x3340>
  405ab4:	str	w0, [x21, #184]
  405ab8:	cmn	w0, #0x1
  405abc:	b.ne	4059ac <ferror@plt+0x281c>  // b.any
  405ac0:	mov	w0, #0x2                   	// #2
  405ac4:	str	w0, [x21, #184]
  405ac8:	ldr	x26, [x19, #24]
  405acc:	b	4056f8 <ferror@plt+0x2568>
  405ad0:	cbz	x23, 4056f8 <ferror@plt+0x2568>
  405ad4:	mov	x0, #0x21                  	// #33
  405ad8:	bl	402c30 <malloc@plt>
  405adc:	cbz	x0, 405d94 <ferror@plt+0x2c04>
  405ae0:	str	x0, [x21, #152]
  405ae4:	add	x27, x27, #0x1
  405ae8:	cmp	x27, x26
  405aec:	ldp	x2, x3, [x23, #8]
  405af0:	stp	x2, x3, [x0]
  405af4:	ldp	x2, x3, [x23, #24]
  405af8:	stp	x2, x3, [x0, #16]
  405afc:	strb	wzr, [x0, #32]
  405b00:	b.cc	4055f8 <ferror@plt+0x2468>  // b.lo, b.ul, b.last
  405b04:	b	405704 <ferror@plt+0x2574>
  405b08:	cbz	x23, 4056f8 <ferror@plt+0x2568>
  405b0c:	ldr	w0, [x24, #80]
  405b10:	add	x27, x27, #0x1
  405b14:	ldr	x1, [x23, #344]
  405b18:	bl	404d30 <ferror@plt+0x1ba0>
  405b1c:	str	x0, [x21, #144]
  405b20:	ldr	x26, [x19, #24]
  405b24:	cmp	x27, x26
  405b28:	b.cc	4055f8 <ferror@plt+0x2468>  // b.lo, b.ul, b.last
  405b2c:	b	405704 <ferror@plt+0x2574>
  405b30:	cbz	x22, 4056f8 <ferror@plt+0x2568>
  405b34:	mov	x0, #0x101                 	// #257
  405b38:	bl	402c30 <malloc@plt>
  405b3c:	mov	x28, x0
  405b40:	cbz	x0, 405d80 <ferror@plt+0x2bf0>
  405b44:	str	x0, [x21, #136]
  405b48:	add	x1, x22, #0x4c
  405b4c:	mov	x2, #0x100                 	// #256
  405b50:	add	x27, x27, #0x1
  405b54:	bl	402960 <memcpy@plt>
  405b58:	strb	wzr, [x28, #256]
  405b5c:	cmp	x27, x26
  405b60:	b.cc	4055f8 <ferror@plt+0x2468>  // b.lo, b.ul, b.last
  405b64:	b	405704 <ferror@plt+0x2574>
  405b68:	cbz	x22, 4056f8 <ferror@plt+0x2568>
  405b6c:	mov	x0, #0x21                  	// #33
  405b70:	bl	402c30 <malloc@plt>
  405b74:	cbz	x0, 405d94 <ferror@plt+0x2c04>
  405b78:	str	x0, [x21, #128]
  405b7c:	add	x27, x27, #0x1
  405b80:	cmp	x27, x26
  405b84:	ldp	x2, x3, [x22, #8]
  405b88:	stp	x2, x3, [x0]
  405b8c:	ldp	x2, x3, [x22, #24]
  405b90:	stp	x2, x3, [x0, #16]
  405b94:	strb	wzr, [x0, #32]
  405b98:	b.cc	4055f8 <ferror@plt+0x2468>  // b.lo, b.ul, b.last
  405b9c:	b	405704 <ferror@plt+0x2574>
  405ba0:	cbz	x22, 4056f8 <ferror@plt+0x2568>
  405ba4:	ldr	w0, [x24, #80]
  405ba8:	add	x27, x27, #0x1
  405bac:	ldr	x1, [x22, #344]
  405bb0:	bl	404d30 <ferror@plt+0x1ba0>
  405bb4:	str	x0, [x21, #120]
  405bb8:	ldr	x26, [x19, #24]
  405bbc:	cmp	x27, x26
  405bc0:	b.cc	4055f8 <ferror@plt+0x2468>  // b.lo, b.ul, b.last
  405bc4:	b	405704 <ferror@plt+0x2574>
  405bc8:	bl	403030 <getpwent@plt>
  405bcc:	mov	x20, x0
  405bd0:	b	4054a8 <ferror@plt+0x2318>
  405bd4:	ldr	w0, [x24, #44]
  405bd8:	cmp	w0, w21
  405bdc:	b.hi	405bec <ferror@plt+0x2a5c>  // b.pmore
  405be0:	ldr	w0, [x24, #48]
  405be4:	cmp	w0, w21
  405be8:	b.cs	4054fc <ferror@plt+0x236c>  // b.hs, b.nlast
  405bec:	mov	w0, #0xb                   	// #11
  405bf0:	str	w0, [x22]
  405bf4:	mov	x21, #0x0                   	// #0
  405bf8:	mov	x0, x21
  405bfc:	ldp	x19, x20, [sp, #16]
  405c00:	ldp	x21, x22, [sp, #32]
  405c04:	ldp	x23, x24, [sp, #48]
  405c08:	ldp	x29, x30, [sp], #144
  405c0c:	ret
  405c10:	adrp	x1, 409000 <ferror@plt+0x5e70>
  405c14:	mov	x2, x26
  405c18:	add	x1, x1, #0xfa0
  405c1c:	mov	w0, #0x1                   	// #1
  405c20:	bl	403160 <err@plt>
  405c24:	ldr	w0, [x20, #16]
  405c28:	cbz	w0, 4056f8 <ferror@plt+0x2568>
  405c2c:	mov	w1, #0x0                   	// #0
  405c30:	adrp	x0, 40a000 <ferror@plt+0x6e70>
  405c34:	add	x0, x0, #0x120
  405c38:	bl	402e30 <access@plt>
  405c3c:	mov	w1, #0x1                   	// #1
  405c40:	cbnz	w0, 405d10 <ferror@plt+0x2b80>
  405c44:	str	w1, [x21, #44]
  405c48:	ldr	x26, [x19, #24]
  405c4c:	b	4056f8 <ferror@plt+0x2568>
  405c50:	mov	w0, #0x2                   	// #2
  405c54:	str	w0, [x21, #48]
  405c58:	b	4056f8 <ferror@plt+0x2568>
  405c5c:	mov	w0, #0x2                   	// #2
  405c60:	str	w0, [x21, #40]
  405c64:	b	4056f8 <ferror@plt+0x2568>
  405c68:	mov	w0, #0x2                   	// #2
  405c6c:	str	w0, [x21, #52]
  405c70:	b	4056f8 <ferror@plt+0x2568>
  405c74:	str	xzr, [x21, #112]
  405c78:	b	4056f8 <ferror@plt+0x2568>
  405c7c:	mov	x21, #0x0                   	// #0
  405c80:	mov	x0, x21
  405c84:	ldp	x19, x20, [sp, #16]
  405c88:	ldp	x21, x22, [sp, #32]
  405c8c:	ldp	x23, x24, [sp, #48]
  405c90:	ldp	x29, x30, [sp], #144
  405c94:	ret
  405c98:	cbz	x23, 405ce8 <ferror@plt+0x2b58>
  405c9c:	ldr	x26, [x20]
  405ca0:	cbnz	x26, 405578 <ferror@plt+0x23e8>
  405ca4:	mov	x23, #0x0                   	// #0
  405ca8:	b	4055b0 <ferror@plt+0x2420>
  405cac:	mov	x22, #0x0                   	// #0
  405cb0:	cbnz	x23, 405578 <ferror@plt+0x23e8>
  405cb4:	b	4055b0 <ferror@plt+0x2420>
  405cb8:	adrp	x0, 40a000 <ferror@plt+0x6e70>
  405cbc:	cmp	w3, #0x36
  405cc0:	add	x0, x0, #0xa8
  405cc4:	b.eq	4057c8 <ferror@plt+0x2638>  // b.none
  405cc8:	mov	x0, #0x0                   	// #0
  405ccc:	str	x0, [x21, #112]
  405cd0:	b	4057d8 <ferror@plt+0x2648>
  405cd4:	add	x0, x6, x3, lsl #2
  405cd8:	b	4056e4 <ferror@plt+0x2554>
  405cdc:	adrp	x0, 40a000 <ferror@plt+0x6e70>
  405ce0:	add	x0, x0, #0xa0
  405ce4:	b	4057c8 <ferror@plt+0x2638>
  405ce8:	mov	x22, x23
  405cec:	b	4055b0 <ferror@plt+0x2420>
  405cf0:	adrp	x0, 40a000 <ferror@plt+0x6e70>
  405cf4:	add	x0, x0, #0x98
  405cf8:	b	4057c8 <ferror@plt+0x2638>
  405cfc:	mov	x22, #0x0                   	// #0
  405d00:	mov	x23, #0x0                   	// #0
  405d04:	b	4055b0 <ferror@plt+0x2420>
  405d08:	ldp	x25, x26, [sp, #64]
  405d0c:	b	40570c <ferror@plt+0x257c>
  405d10:	mov	w1, #0x0                   	// #0
  405d14:	adrp	x0, 40a000 <ferror@plt+0x6e70>
  405d18:	add	x0, x0, #0x130
  405d1c:	bl	402e30 <access@plt>
  405d20:	cmp	w0, #0x0
  405d24:	cset	w1, eq  // eq = none
  405d28:	b	405c44 <ferror@plt+0x2ab4>
  405d2c:	mov	w2, #0x5                   	// #5
  405d30:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  405d34:	mov	x0, #0x0                   	// #0
  405d38:	add	x1, x1, #0xf0
  405d3c:	bl	403060 <dcgettext@plt>
  405d40:	mov	x1, x0
  405d44:	mov	w0, #0x1                   	// #1
  405d48:	bl	403160 <err@plt>
  405d4c:	adrp	x3, 40b000 <ferror@plt+0x7e70>
  405d50:	add	x3, x3, #0x2f0
  405d54:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  405d58:	adrp	x0, 40a000 <ferror@plt+0x6e70>
  405d5c:	add	x3, x3, #0x478
  405d60:	add	x1, x1, #0xd0
  405d64:	add	x0, x0, #0xe8
  405d68:	mov	w2, #0x4a                  	// #74
  405d6c:	bl	4030c0 <__assert_fail@plt>
  405d70:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  405d74:	mov	w0, #0x1                   	// #1
  405d78:	add	x1, x1, #0x8
  405d7c:	bl	403160 <err@plt>
  405d80:	adrp	x1, 409000 <ferror@plt+0x5e70>
  405d84:	mov	x2, #0x101                 	// #257
  405d88:	add	x1, x1, #0xfa0
  405d8c:	mov	w0, #0x1                   	// #1
  405d90:	bl	403160 <err@plt>
  405d94:	adrp	x1, 409000 <ferror@plt+0x5e70>
  405d98:	mov	x2, #0x21                  	// #33
  405d9c:	add	x1, x1, #0xfa0
  405da0:	mov	w0, #0x1                   	// #1
  405da4:	bl	403160 <err@plt>
  405da8:	stp	x29, x30, [sp, #-48]!
  405dac:	mov	x29, sp
  405db0:	str	x21, [sp, #32]
  405db4:	adrp	x21, 41e000 <ferror@plt+0x1ae70>
  405db8:	stp	x19, x20, [sp, #16]
  405dbc:	ldr	x20, [x21, #1392]
  405dc0:	cbz	x20, 405df4 <ferror@plt+0x2c64>
  405dc4:	nop
  405dc8:	ldr	x0, [x20, #16]
  405dcc:	mov	x19, x20
  405dd0:	ldr	x20, [x20, #24]
  405dd4:	bl	402f10 <free@plt>
  405dd8:	ldr	x0, [x19]
  405ddc:	bl	402f10 <free@plt>
  405de0:	ldr	x0, [x19, #8]
  405de4:	bl	402f10 <free@plt>
  405de8:	mov	x0, x19
  405dec:	bl	402f10 <free@plt>
  405df0:	cbnz	x20, 405dc8 <ferror@plt+0x2c38>
  405df4:	str	xzr, [x21, #1392]
  405df8:	ldp	x19, x20, [sp, #16]
  405dfc:	ldr	x21, [sp, #32]
  405e00:	ldp	x29, x30, [sp], #48
  405e04:	ret
  405e08:	mov	x12, #0x2040                	// #8256
  405e0c:	sub	sp, sp, x12
  405e10:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  405e14:	add	x1, x1, #0xd38
  405e18:	stp	x29, x30, [sp]
  405e1c:	mov	x29, sp
  405e20:	stp	x21, x22, [sp, #32]
  405e24:	mov	x22, x0
  405e28:	stp	x23, x24, [sp, #48]
  405e2c:	bl	402c10 <fopen@plt>
  405e30:	adrp	x23, 41e000 <ferror@plt+0x1ae70>
  405e34:	mov	x21, x0
  405e38:	cbz	x0, 405f8c <ferror@plt+0x2dfc>
  405e3c:	stp	x19, x20, [sp, #16]
  405e40:	mov	x2, x21
  405e44:	add	x0, sp, #0x40
  405e48:	mov	w1, #0x2000                	// #8192
  405e4c:	bl	403140 <fgets@plt>
  405e50:	cbz	x0, 405f80 <ferror@plt+0x2df0>
  405e54:	ldrsb	w19, [sp, #64]
  405e58:	cmp	w19, #0x23
  405e5c:	ccmp	w19, #0xa, #0x4, ne  // ne = any
  405e60:	b.eq	405e40 <ferror@plt+0x2cb0>  // b.none
  405e64:	add	x0, sp, #0x40
  405e68:	mov	w1, #0x23                  	// #35
  405e6c:	bl	402fc0 <strchr@plt>
  405e70:	cbz	x0, 405fa4 <ferror@plt+0x2e14>
  405e74:	strb	wzr, [x0]
  405e78:	ldrsb	w19, [sp, #64]
  405e7c:	cbz	w19, 405e40 <ferror@plt+0x2cb0>
  405e80:	bl	402ea0 <__ctype_b_loc@plt>
  405e84:	add	x24, sp, #0x40
  405e88:	ldr	x20, [x0]
  405e8c:	b	405e98 <ferror@plt+0x2d08>
  405e90:	ldrsb	w19, [x24, #1]!
  405e94:	cbz	w19, 405e40 <ferror@plt+0x2cb0>
  405e98:	ldrh	w0, [x20, w19, sxtw #1]
  405e9c:	tbnz	w0, #13, 405e90 <ferror@plt+0x2d00>
  405ea0:	ldrsb	w1, [x24]
  405ea4:	mov	x19, x24
  405ea8:	cbnz	w1, 405eb8 <ferror@plt+0x2d28>
  405eac:	b	405e40 <ferror@plt+0x2cb0>
  405eb0:	ldrsb	w1, [x19, #1]!
  405eb4:	cbz	w1, 405fd4 <ferror@plt+0x2e44>
  405eb8:	ldrh	w2, [x20, w1, sxtw #1]
  405ebc:	cmp	w1, #0x3d
  405ec0:	and	w1, w2, #0x2000
  405ec4:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  405ec8:	b.eq	405eb0 <ferror@plt+0x2d20>  // b.none
  405ecc:	cmp	x24, x19
  405ed0:	b.cc	405ff4 <ferror@plt+0x2e64>  // b.lo, b.ul, b.last
  405ed4:	cset	w0, eq  // eq = none
  405ed8:	cbnz	w0, 405e40 <ferror@plt+0x2cb0>
  405edc:	ldrsb	w1, [x19]
  405ee0:	mov	w2, #0x3d                  	// #61
  405ee4:	cbz	w1, 405f08 <ferror@plt+0x2d78>
  405ee8:	ldrh	w0, [x20, w1, sxtw #1]
  405eec:	cmp	w1, #0x22
  405ef0:	ccmp	w1, w2, #0x4, ne  // ne = any
  405ef4:	and	w0, w0, #0x2000
  405ef8:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  405efc:	b.eq	405f08 <ferror@plt+0x2d78>  // b.none
  405f00:	ldrsb	w1, [x19, #1]!
  405f04:	cbnz	w1, 405ee8 <ferror@plt+0x2d58>
  405f08:	mov	x0, x19
  405f0c:	bl	4029d0 <strlen@plt>
  405f10:	add	x0, x19, x0
  405f14:	cmp	x0, x19
  405f18:	b.hi	40601c <ferror@plt+0x2e8c>  // b.pmore
  405f1c:	mov	x0, #0x20                  	// #32
  405f20:	bl	402c30 <malloc@plt>
  405f24:	mov	x20, x0
  405f28:	cbz	x0, 406094 <ferror@plt+0x2f04>
  405f2c:	mov	x0, x24
  405f30:	bl	402db0 <strdup@plt>
  405f34:	cbz	x0, 406064 <ferror@plt+0x2ed4>
  405f38:	ldrsb	w2, [x19]
  405f3c:	mov	x1, #0x0                   	// #0
  405f40:	str	x0, [x20]
  405f44:	cbnz	w2, 406054 <ferror@plt+0x2ec4>
  405f48:	str	x1, [x20, #8]
  405f4c:	cbz	x22, 406074 <ferror@plt+0x2ee4>
  405f50:	mov	x0, x22
  405f54:	bl	402db0 <strdup@plt>
  405f58:	cbz	x0, 406064 <ferror@plt+0x2ed4>
  405f5c:	ldr	x1, [x23, #1392]
  405f60:	stp	x0, x1, [x20, #16]
  405f64:	mov	x2, x21
  405f68:	add	x0, sp, #0x40
  405f6c:	str	x20, [x23, #1392]
  405f70:	mov	w1, #0x2000                	// #8192
  405f74:	bl	403140 <fgets@plt>
  405f78:	cbnz	x0, 405e54 <ferror@plt+0x2cc4>
  405f7c:	nop
  405f80:	mov	x0, x21
  405f84:	bl	402bf0 <fclose@plt>
  405f88:	ldp	x19, x20, [sp, #16]
  405f8c:	mov	x12, #0x2040                	// #8256
  405f90:	ldp	x29, x30, [sp]
  405f94:	ldp	x21, x22, [sp, #32]
  405f98:	ldp	x23, x24, [sp, #48]
  405f9c:	add	sp, sp, x12
  405fa0:	ret
  405fa4:	add	x0, sp, #0x40
  405fa8:	bl	4029d0 <strlen@plt>
  405fac:	cbz	x0, 405e7c <ferror@plt+0x2cec>
  405fb0:	sub	x0, x0, #0x1
  405fb4:	add	x1, sp, #0x40
  405fb8:	ldrsb	w1, [x1, x0]
  405fbc:	cmp	w1, #0xa
  405fc0:	b.ne	405e7c <ferror@plt+0x2cec>  // b.any
  405fc4:	add	x1, sp, #0x40
  405fc8:	strb	wzr, [x1, x0]
  405fcc:	ldrsb	w19, [sp, #64]
  405fd0:	b	405e7c <ferror@plt+0x2cec>
  405fd4:	cmp	x19, x24
  405fd8:	b.ls	405ed4 <ferror@plt+0x2d44>  // b.plast
  405fdc:	mov	x0, x19
  405fe0:	bl	4029d0 <strlen@plt>
  405fe4:	add	x0, x19, x0
  405fe8:	cmp	x0, x19
  405fec:	b.ls	405f1c <ferror@plt+0x2d8c>  // b.plast
  405ff0:	b	40601c <ferror@plt+0x2e8c>
  405ff4:	mov	x1, x19
  405ff8:	strb	wzr, [x1], #1
  405ffc:	ldrsb	w0, [x24]
  406000:	mov	x19, x1
  406004:	cmp	w0, #0x0
  406008:	cset	w0, eq  // eq = none
  40600c:	cmp	x1, x24
  406010:	csinc	w0, w0, wzr, ne  // ne = any
  406014:	cbnz	w0, 405e40 <ferror@plt+0x2cb0>
  406018:	b	405edc <ferror@plt+0x2d4c>
  40601c:	sub	x0, x0, #0x1
  406020:	cmp	x0, x19
  406024:	b.hi	406038 <ferror@plt+0x2ea8>  // b.pmore
  406028:	b	405f1c <ferror@plt+0x2d8c>
  40602c:	strb	wzr, [x0], #-1
  406030:	cmp	x0, x19
  406034:	b.eq	405f1c <ferror@plt+0x2d8c>  // b.none
  406038:	ldrsb	w1, [x0]
  40603c:	cmp	w1, #0x22
  406040:	ldrh	w1, [x20, w1, sxtw #1]
  406044:	and	w1, w1, #0x2000
  406048:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  40604c:	b.ne	40602c <ferror@plt+0x2e9c>  // b.any
  406050:	b	405f1c <ferror@plt+0x2d8c>
  406054:	mov	x0, x19
  406058:	bl	402db0 <strdup@plt>
  40605c:	mov	x1, x0
  406060:	cbnz	x0, 405f48 <ferror@plt+0x2db8>
  406064:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  406068:	mov	w0, #0x1                   	// #1
  40606c:	add	x1, x1, #0x8
  406070:	bl	403160 <err@plt>
  406074:	adrp	x3, 40b000 <ferror@plt+0x7e70>
  406078:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  40607c:	adrp	x0, 40a000 <ferror@plt+0x6e70>
  406080:	add	x3, x3, #0xdc8
  406084:	add	x1, x1, #0xd0
  406088:	add	x0, x0, #0xe8
  40608c:	mov	w2, #0x4a                  	// #74
  406090:	bl	4030c0 <__assert_fail@plt>
  406094:	adrp	x1, 409000 <ferror@plt+0x5e70>
  406098:	mov	x2, #0x20                  	// #32
  40609c:	add	x1, x1, #0xfa0
  4060a0:	mov	w0, #0x1                   	// #1
  4060a4:	bl	403160 <err@plt>
  4060a8:	adrp	x2, 41e000 <ferror@plt+0x1ae70>
  4060ac:	add	x2, x2, #0x570
  4060b0:	stp	x0, x1, [x2, #8]
  4060b4:	ret
  4060b8:	stp	x29, x30, [sp, #-48]!
  4060bc:	mov	x29, sp
  4060c0:	stp	x21, x22, [sp, #32]
  4060c4:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  4060c8:	mov	x21, x0
  4060cc:	stp	x19, x20, [sp, #16]
  4060d0:	mov	w20, w1
  4060d4:	ldr	x19, [x22, #1392]
  4060d8:	cbnz	x19, 4060e8 <ferror@plt+0x2f58>
  4060dc:	b	406124 <ferror@plt+0x2f94>
  4060e0:	ldr	x19, [x19, #24]
  4060e4:	cbz	x19, 406140 <ferror@plt+0x2fb0>
  4060e8:	ldr	x1, [x19]
  4060ec:	mov	x0, x21
  4060f0:	bl	402d70 <strcasecmp@plt>
  4060f4:	cbnz	w0, 4060e0 <ferror@plt+0x2f50>
  4060f8:	ldr	x0, [x19, #8]
  4060fc:	cbz	x0, 406140 <ferror@plt+0x2fb0>
  406100:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  406104:	add	x1, x1, #0x1e8
  406108:	bl	402d70 <strcasecmp@plt>
  40610c:	cmp	w0, #0x0
  406110:	cset	w0, eq  // eq = none
  406114:	ldp	x19, x20, [sp, #16]
  406118:	ldp	x21, x22, [sp, #32]
  40611c:	ldp	x29, x30, [sp], #48
  406120:	ret
  406124:	add	x0, x22, #0x570
  406128:	ldr	x1, [x0, #8]
  40612c:	cbz	x1, 406154 <ferror@plt+0x2fc4>
  406130:	ldr	x0, [x0, #16]
  406134:	blr	x1
  406138:	ldr	x19, [x22, #1392]
  40613c:	cbnz	x19, 4060e8 <ferror@plt+0x2f58>
  406140:	mov	w0, w20
  406144:	ldp	x19, x20, [sp, #16]
  406148:	ldp	x21, x22, [sp, #32]
  40614c:	ldp	x29, x30, [sp], #48
  406150:	ret
  406154:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  406158:	add	x0, x0, #0xd40
  40615c:	bl	405e08 <ferror@plt+0x2c78>
  406160:	b	406138 <ferror@plt+0x2fa8>
  406164:	nop
  406168:	stp	x29, x30, [sp, #-80]!
  40616c:	mov	x29, sp
  406170:	stp	x19, x20, [sp, #16]
  406174:	adrp	x20, 41e000 <ferror@plt+0x1ae70>
  406178:	ldr	x19, [x20, #1392]
  40617c:	stp	x21, x22, [sp, #32]
  406180:	mov	x21, x0
  406184:	mov	x22, x1
  406188:	cbz	x19, 40627c <ferror@plt+0x30ec>
  40618c:	mov	x20, x19
  406190:	stp	x23, x24, [sp, #48]
  406194:	b	4061a0 <ferror@plt+0x3010>
  406198:	ldr	x20, [x20, #24]
  40619c:	cbz	x20, 406258 <ferror@plt+0x30c8>
  4061a0:	ldr	x1, [x20]
  4061a4:	mov	x0, x21
  4061a8:	bl	402d70 <strcasecmp@plt>
  4061ac:	cbnz	w0, 406198 <ferror@plt+0x3008>
  4061b0:	ldr	x24, [x20, #8]
  4061b4:	str	xzr, [sp, #72]
  4061b8:	cbz	x24, 406258 <ferror@plt+0x30c8>
  4061bc:	bl	4030d0 <__errno_location@plt>
  4061c0:	mov	x23, x0
  4061c4:	add	x1, sp, #0x48
  4061c8:	mov	x0, x24
  4061cc:	mov	w2, #0x0                   	// #0
  4061d0:	str	wzr, [x23]
  4061d4:	bl	4029c0 <strtoul@plt>
  4061d8:	ldr	x1, [sp, #72]
  4061dc:	cbz	x1, 4061f0 <ferror@plt+0x3060>
  4061e0:	ldrsb	w1, [x1]
  4061e4:	cbnz	w1, 4061f0 <ferror@plt+0x3060>
  4061e8:	ldr	w1, [x23]
  4061ec:	cbz	w1, 406270 <ferror@plt+0x30e0>
  4061f0:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4061f4:	mov	w2, #0x5                   	// #5
  4061f8:	add	x1, x1, #0xd50
  4061fc:	mov	x0, #0x0                   	// #0
  406200:	bl	403060 <dcgettext@plt>
  406204:	mov	x23, x0
  406208:	b	406214 <ferror@plt+0x3084>
  40620c:	ldr	x19, [x19, #24]
  406210:	cbz	x19, 406228 <ferror@plt+0x3098>
  406214:	ldr	x1, [x19]
  406218:	mov	x0, x21
  40621c:	bl	402d70 <strcasecmp@plt>
  406220:	cbnz	w0, 40620c <ferror@plt+0x307c>
  406224:	ldr	x19, [x19, #16]
  406228:	mov	x3, x21
  40622c:	ldr	x4, [x20, #8]
  406230:	mov	x2, x19
  406234:	mov	x1, x23
  406238:	mov	w0, #0x5                   	// #5
  40623c:	bl	4029f0 <syslog@plt>
  406240:	mov	x0, x22
  406244:	ldp	x19, x20, [sp, #16]
  406248:	ldp	x21, x22, [sp, #32]
  40624c:	ldp	x23, x24, [sp, #48]
  406250:	ldp	x29, x30, [sp], #80
  406254:	ret
  406258:	ldp	x23, x24, [sp, #48]
  40625c:	mov	x0, x22
  406260:	ldp	x19, x20, [sp, #16]
  406264:	ldp	x21, x22, [sp, #32]
  406268:	ldp	x29, x30, [sp], #80
  40626c:	ret
  406270:	mov	x22, x0
  406274:	ldp	x23, x24, [sp, #48]
  406278:	b	40625c <ferror@plt+0x30cc>
  40627c:	add	x0, x20, #0x570
  406280:	ldr	x1, [x0, #8]
  406284:	cbz	x1, 40629c <ferror@plt+0x310c>
  406288:	ldr	x0, [x0, #16]
  40628c:	blr	x1
  406290:	ldr	x19, [x20, #1392]
  406294:	cbnz	x19, 40618c <ferror@plt+0x2ffc>
  406298:	b	40625c <ferror@plt+0x30cc>
  40629c:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  4062a0:	add	x0, x0, #0xd40
  4062a4:	bl	405e08 <ferror@plt+0x2c78>
  4062a8:	b	406290 <ferror@plt+0x3100>
  4062ac:	nop
  4062b0:	stp	x29, x30, [sp, #-48]!
  4062b4:	mov	x29, sp
  4062b8:	stp	x21, x22, [sp, #32]
  4062bc:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  4062c0:	mov	x21, x0
  4062c4:	stp	x19, x20, [sp, #16]
  4062c8:	mov	x19, x1
  4062cc:	ldr	x20, [x22, #1392]
  4062d0:	cbnz	x20, 4062e0 <ferror@plt+0x3150>
  4062d4:	b	406314 <ferror@plt+0x3184>
  4062d8:	ldr	x20, [x20, #24]
  4062dc:	cbz	x20, 406330 <ferror@plt+0x31a0>
  4062e0:	ldr	x1, [x20]
  4062e4:	mov	x0, x21
  4062e8:	bl	402d70 <strcasecmp@plt>
  4062ec:	cbnz	w0, 4062d8 <ferror@plt+0x3148>
  4062f0:	ldr	x0, [x20, #8]
  4062f4:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  4062f8:	add	x1, x1, #0x200
  4062fc:	cmp	x0, #0x0
  406300:	csel	x0, x1, x0, eq  // eq = none
  406304:	ldp	x19, x20, [sp, #16]
  406308:	ldp	x21, x22, [sp, #32]
  40630c:	ldp	x29, x30, [sp], #48
  406310:	ret
  406314:	add	x0, x22, #0x570
  406318:	ldr	x1, [x0, #8]
  40631c:	cbz	x1, 406344 <ferror@plt+0x31b4>
  406320:	ldr	x0, [x0, #16]
  406324:	blr	x1
  406328:	ldr	x20, [x22, #1392]
  40632c:	cbnz	x20, 4062e0 <ferror@plt+0x3150>
  406330:	mov	x0, x19
  406334:	ldp	x19, x20, [sp, #16]
  406338:	ldp	x21, x22, [sp, #32]
  40633c:	ldp	x29, x30, [sp], #48
  406340:	ret
  406344:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  406348:	add	x0, x0, #0xd40
  40634c:	bl	405e08 <ferror@plt+0x2c78>
  406350:	b	406328 <ferror@plt+0x3198>
  406354:	nop
  406358:	stp	x29, x30, [sp, #-64]!
  40635c:	mov	x29, sp
  406360:	str	x23, [sp, #48]
  406364:	adrp	x23, 41e000 <ferror@plt+0x1ae70>
  406368:	stp	x19, x20, [sp, #16]
  40636c:	mov	x20, x0
  406370:	ldr	x19, [x23, #1392]
  406374:	stp	x21, x22, [sp, #32]
  406378:	mov	x22, x1
  40637c:	mov	x21, x2
  406380:	cbnz	x19, 406390 <ferror@plt+0x3200>
  406384:	b	406420 <ferror@plt+0x3290>
  406388:	ldr	x19, [x19, #24]
  40638c:	cbz	x19, 406440 <ferror@plt+0x32b0>
  406390:	ldr	x1, [x19]
  406394:	mov	x0, x22
  406398:	bl	402d70 <strcasecmp@plt>
  40639c:	cbnz	w0, 406388 <ferror@plt+0x31f8>
  4063a0:	ldr	x19, [x19, #8]
  4063a4:	cbz	x19, 40644c <ferror@plt+0x32bc>
  4063a8:	mov	x0, x19
  4063ac:	mov	w1, #0x3d                  	// #61
  4063b0:	bl	402fc0 <strchr@plt>
  4063b4:	mov	x22, x0
  4063b8:	cbz	x0, 406400 <ferror@plt+0x3270>
  4063bc:	mov	x0, x20
  4063c0:	bl	4029d0 <strlen@plt>
  4063c4:	mov	x1, x20
  4063c8:	mov	x2, x0
  4063cc:	mov	x0, x19
  4063d0:	bl	402c60 <strncmp@plt>
  4063d4:	cbnz	w0, 406400 <ferror@plt+0x3270>
  4063d8:	ldrsb	w0, [x22, #1]
  4063dc:	cbz	w0, 406400 <ferror@plt+0x3270>
  4063e0:	add	x19, x22, #0x1
  4063e4:	cmp	w0, #0x22
  4063e8:	b.ne	406400 <ferror@plt+0x3270>  // b.any
  4063ec:	ldrsb	w0, [x22, #2]
  4063f0:	add	x19, x22, #0x2
  4063f4:	cbnz	w0, 406400 <ferror@plt+0x3270>
  4063f8:	mov	x19, x21
  4063fc:	cbz	x21, 406474 <ferror@plt+0x32e4>
  406400:	mov	x1, x19
  406404:	mov	x0, x20
  406408:	ldp	x19, x20, [sp, #16]
  40640c:	mov	w2, #0x1                   	// #1
  406410:	ldp	x21, x22, [sp, #32]
  406414:	ldr	x23, [sp, #48]
  406418:	ldp	x29, x30, [sp], #64
  40641c:	b	402ae0 <setenv@plt>
  406420:	add	x0, x23, #0x570
  406424:	ldr	x1, [x0, #8]
  406428:	cbz	x1, 40648c <ferror@plt+0x32fc>
  40642c:	ldr	x0, [x0, #16]
  406430:	blr	x1
  406434:	ldr	x19, [x23, #1392]
  406438:	cbnz	x19, 406390 <ferror@plt+0x3200>
  40643c:	nop
  406440:	cbz	x21, 406474 <ferror@plt+0x32e4>
  406444:	mov	x19, x21
  406448:	b	4063a8 <ferror@plt+0x3218>
  40644c:	adrp	x19, 40a000 <ferror@plt+0x6e70>
  406450:	add	x19, x19, #0x200
  406454:	mov	x1, x19
  406458:	mov	x0, x20
  40645c:	ldp	x19, x20, [sp, #16]
  406460:	mov	w2, #0x1                   	// #1
  406464:	ldp	x21, x22, [sp, #32]
  406468:	ldr	x23, [sp, #48]
  40646c:	ldp	x29, x30, [sp], #64
  406470:	b	402ae0 <setenv@plt>
  406474:	mov	w0, #0xffffffff            	// #-1
  406478:	ldp	x19, x20, [sp, #16]
  40647c:	ldp	x21, x22, [sp, #32]
  406480:	ldr	x23, [sp, #48]
  406484:	ldp	x29, x30, [sp], #64
  406488:	ret
  40648c:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  406490:	add	x0, x0, #0xd40
  406494:	bl	405e08 <ferror@plt+0x2c78>
  406498:	b	406434 <ferror@plt+0x32a4>
  40649c:	nop
  4064a0:	stp	x29, x30, [sp, #-16]!
  4064a4:	mov	x29, sp
  4064a8:	bl	402c40 <open@plt>
  4064ac:	mov	w1, w0
  4064b0:	cmn	w0, #0x1
  4064b4:	b.eq	4064c0 <ferror@plt+0x3330>  // b.none
  4064b8:	bl	402df0 <close@plt>
  4064bc:	mov	w1, #0x0                   	// #0
  4064c0:	mov	w0, w1
  4064c4:	ldp	x29, x30, [sp], #16
  4064c8:	ret
  4064cc:	nop
  4064d0:	mov	x12, #0x20e0                	// #8416
  4064d4:	sub	sp, sp, x12
  4064d8:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  4064dc:	add	x2, x2, #0xdc8
  4064e0:	stp	x29, x30, [sp]
  4064e4:	mov	x29, sp
  4064e8:	ldp	x4, x5, [x2, #8]
  4064ec:	stp	x21, x22, [sp, #32]
  4064f0:	adrp	x21, 41e000 <ferror@plt+0x1ae70>
  4064f4:	stp	x19, x20, [sp, #16]
  4064f8:	mov	x20, x0
  4064fc:	mov	w22, w1
  406500:	ldr	x19, [x21, #1392]
  406504:	stp	x4, x5, [sp, #72]
  406508:	ldr	x0, [x2, #24]
  40650c:	str	x0, [sp, #88]
  406510:	cbz	x19, 406618 <ferror@plt+0x3488>
  406514:	adrp	x21, 40b000 <ferror@plt+0x7e70>
  406518:	add	x21, x21, #0xd80
  40651c:	b	406528 <ferror@plt+0x3398>
  406520:	ldr	x19, [x19, #24]
  406524:	cbz	x19, 406638 <ferror@plt+0x34a8>
  406528:	ldr	x1, [x19]
  40652c:	mov	x0, x21
  406530:	bl	402d70 <strcasecmp@plt>
  406534:	cbnz	w0, 406520 <ferror@plt+0x3390>
  406538:	ldr	x21, [x19, #8]
  40653c:	cbz	x21, 4067a0 <ferror@plt+0x3610>
  406540:	ldrsb	w0, [x21]
  406544:	cbz	w0, 4067a0 <ferror@plt+0x3610>
  406548:	stp	x23, x24, [sp, #48]
  40654c:	cmp	w0, #0x2f
  406550:	str	xzr, [sp, #80]
  406554:	b.ne	406650 <ferror@plt+0x34c0>  // b.any
  406558:	add	x2, sp, #0x60
  40655c:	mov	x1, x21
  406560:	mov	w0, #0x0                   	// #0
  406564:	bl	4030e0 <__xstat@plt>
  406568:	cbnz	w0, 4066b0 <ferror@plt+0x3520>
  40656c:	ldr	x0, [sp, #144]
  406570:	cbz	x0, 406a30 <ferror@plt+0x38a0>
  406574:	mov	x0, x21
  406578:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  40657c:	add	x1, x1, #0xd38
  406580:	bl	402c10 <fopen@plt>
  406584:	mov	x21, x0
  406588:	cbz	x0, 4066b0 <ferror@plt+0x3520>
  40658c:	add	x19, sp, #0xe0
  406590:	add	x22, sp, #0xdf
  406594:	b	4065c0 <ferror@plt+0x3430>
  406598:	mov	x0, x19
  40659c:	bl	4029d0 <strlen@plt>
  4065a0:	strb	wzr, [x22, x0]
  4065a4:	ldrsb	w0, [sp, #224]
  4065a8:	cmp	w0, #0x2f
  4065ac:	b.ne	4065dc <ferror@plt+0x344c>  // b.any
  4065b0:	ldr	x1, [x20, #40]
  4065b4:	mov	x0, x19
  4065b8:	bl	402e70 <strcmp@plt>
  4065bc:	cbz	w0, 4065ec <ferror@plt+0x345c>
  4065c0:	mov	x2, x21
  4065c4:	mov	x0, x19
  4065c8:	mov	w1, #0x2000                	// #8192
  4065cc:	bl	403140 <fgets@plt>
  4065d0:	cbz	x0, 406928 <ferror@plt+0x3798>
  4065d4:	ldrsb	w1, [sp, #224]
  4065d8:	cbnz	w1, 406598 <ferror@plt+0x3408>
  4065dc:	ldr	x1, [x20]
  4065e0:	mov	x0, x19
  4065e4:	bl	402e70 <strcmp@plt>
  4065e8:	cbnz	w0, 4065c0 <ferror@plt+0x3430>
  4065ec:	mov	x0, x21
  4065f0:	mov	w21, #0x1                   	// #1
  4065f4:	bl	402bf0 <fclose@plt>
  4065f8:	mov	w0, w21
  4065fc:	mov	x12, #0x20e0                	// #8416
  406600:	ldp	x29, x30, [sp]
  406604:	ldp	x19, x20, [sp, #16]
  406608:	ldp	x21, x22, [sp, #32]
  40660c:	ldp	x23, x24, [sp, #48]
  406610:	add	sp, sp, x12
  406614:	ret
  406618:	add	x0, x21, #0x570
  40661c:	ldr	x1, [x0, #8]
  406620:	cbz	x1, 406a20 <ferror@plt+0x3890>
  406624:	ldr	x0, [x0, #16]
  406628:	blr	x1
  40662c:	ldr	x19, [x21, #1392]
  406630:	cbnz	x19, 406514 <ferror@plt+0x3384>
  406634:	nop
  406638:	ldr	x21, [sp, #72]
  40663c:	cbz	x21, 4067a0 <ferror@plt+0x3610>
  406640:	stp	x23, x24, [sp, #48]
  406644:	ldrsb	w0, [x21]
  406648:	cmp	w0, #0x2f
  40664c:	b.eq	406558 <ferror@plt+0x33c8>  // b.none
  406650:	ldr	x23, [x20, #32]
  406654:	mov	x0, x23
  406658:	bl	4029d0 <strlen@plt>
  40665c:	add	x0, x0, #0xa
  406660:	cmp	x0, #0x2, lsl #12
  406664:	b.hi	4066b0 <ferror@plt+0x3520>  // b.pmore
  406668:	add	x19, sp, #0xe0
  40666c:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  406670:	mov	x3, x21
  406674:	mov	x2, x23
  406678:	mov	x0, x19
  40667c:	add	x1, x1, #0xd90
  406680:	bl	402b00 <sprintf@plt>
  406684:	cbnz	w22, 4067c0 <ferror@plt+0x3630>
  406688:	mov	x0, x19
  40668c:	mov	w1, #0x0                   	// #0
  406690:	bl	402c40 <open@plt>
  406694:	mov	w21, w0
  406698:	cmn	w0, #0x1
  40669c:	b.ne	406914 <ferror@plt+0x3784>  // b.any
  4066a0:	bl	4030d0 <__errno_location@plt>
  4066a4:	ldr	w0, [x0]
  4066a8:	cmp	w0, #0xd
  4066ac:	b.eq	406814 <ferror@plt+0x3684>  // b.none
  4066b0:	ldr	x21, [sp, #80]
  4066b4:	cbz	x21, 406798 <ferror@plt+0x3608>
  4066b8:	ldrsb	w0, [x21]
  4066bc:	cmp	w0, #0x2f
  4066c0:	b.eq	406954 <ferror@plt+0x37c4>  // b.none
  4066c4:	ldr	x23, [x20, #32]
  4066c8:	mov	x0, x23
  4066cc:	bl	4029d0 <strlen@plt>
  4066d0:	add	x0, x0, #0xa
  4066d4:	cmp	x0, #0x2, lsl #12
  4066d8:	b.hi	406728 <ferror@plt+0x3598>  // b.pmore
  4066dc:	add	x19, sp, #0xe0
  4066e0:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4066e4:	mov	x3, x21
  4066e8:	mov	x2, x23
  4066ec:	mov	x0, x19
  4066f0:	add	x1, x1, #0xd90
  4066f4:	bl	402b00 <sprintf@plt>
  4066f8:	cbnz	w22, 406834 <ferror@plt+0x36a4>
  4066fc:	mov	x0, x19
  406700:	mov	w1, #0x0                   	// #0
  406704:	bl	402c40 <open@plt>
  406708:	mov	w21, w0
  40670c:	cmn	w0, #0x1
  406710:	b.ne	406914 <ferror@plt+0x3784>  // b.any
  406714:	bl	4030d0 <__errno_location@plt>
  406718:	ldr	w0, [x0]
  40671c:	cmp	w0, #0xd
  406720:	b.eq	406814 <ferror@plt+0x3684>  // b.none
  406724:	nop
  406728:	ldr	x19, [sp, #88]
  40672c:	cbz	x19, 406798 <ferror@plt+0x3608>
  406730:	ldrsb	w0, [x19]
  406734:	cmp	w0, #0x2f
  406738:	b.eq	40698c <ferror@plt+0x37fc>  // b.none
  40673c:	ldr	x21, [x20, #32]
  406740:	mov	x0, x21
  406744:	bl	4029d0 <strlen@plt>
  406748:	add	x0, x0, #0xa
  40674c:	cmp	x0, #0x2, lsl #12
  406750:	b.hi	406798 <ferror@plt+0x3608>  // b.pmore
  406754:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  406758:	mov	x3, x19
  40675c:	mov	x2, x21
  406760:	add	x0, sp, #0xe0
  406764:	add	x1, x1, #0xd90
  406768:	bl	402b00 <sprintf@plt>
  40676c:	cbnz	w22, 406890 <ferror@plt+0x3700>
  406770:	add	x0, sp, #0xe0
  406774:	mov	w1, #0x0                   	// #0
  406778:	bl	402c40 <open@plt>
  40677c:	mov	w21, w0
  406780:	cmn	w0, #0x1
  406784:	b.ne	406914 <ferror@plt+0x3784>  // b.any
  406788:	bl	4030d0 <__errno_location@plt>
  40678c:	ldr	w0, [x0]
  406790:	cmp	w0, #0xd
  406794:	b.eq	406814 <ferror@plt+0x3684>  // b.none
  406798:	ldp	x23, x24, [sp, #48]
  40679c:	nop
  4067a0:	mov	w21, #0x0                   	// #0
  4067a4:	mov	w0, w21
  4067a8:	mov	x12, #0x20e0                	// #8416
  4067ac:	ldp	x29, x30, [sp]
  4067b0:	ldp	x19, x20, [sp, #16]
  4067b4:	ldp	x21, x22, [sp, #32]
  4067b8:	add	sp, sp, x12
  4067bc:	ret
  4067c0:	bl	402b10 <getuid@plt>
  4067c4:	mov	w24, w0
  4067c8:	bl	402a60 <getegid@plt>
  4067cc:	mov	w23, w0
  4067d0:	ldr	w1, [x20, #20]
  4067d4:	mov	w0, #0xffffffff            	// #-1
  4067d8:	bl	402f90 <setregid@plt>
  4067dc:	cbz	w0, 4068e4 <ferror@plt+0x3754>
  4067e0:	mov	w21, #0x0                   	// #0
  4067e4:	mov	w0, #0x0                   	// #0
  4067e8:	bl	4029a0 <setuid@plt>
  4067ec:	cbnz	w0, 406a3c <ferror@plt+0x38ac>
  4067f0:	mov	w0, w24
  4067f4:	mov	w1, #0x0                   	// #0
  4067f8:	bl	402ef0 <setreuid@plt>
  4067fc:	cbnz	w0, 406a3c <ferror@plt+0x38ac>
  406800:	mov	w1, w23
  406804:	mov	w0, #0xffffffff            	// #-1
  406808:	bl	402f90 <setregid@plt>
  40680c:	cbnz	w0, 406a3c <ferror@plt+0x38ac>
  406810:	cbz	w21, 4066b0 <ferror@plt+0x3520>
  406814:	ldp	x23, x24, [sp, #48]
  406818:	mov	w0, w21
  40681c:	mov	x12, #0x20e0                	// #8416
  406820:	ldp	x29, x30, [sp]
  406824:	ldp	x19, x20, [sp, #16]
  406828:	ldp	x21, x22, [sp, #32]
  40682c:	add	sp, sp, x12
  406830:	ret
  406834:	bl	402b10 <getuid@plt>
  406838:	mov	w23, w0
  40683c:	bl	402a60 <getegid@plt>
  406840:	mov	w24, w0
  406844:	ldr	w1, [x20, #20]
  406848:	mov	w0, #0xffffffff            	// #-1
  40684c:	bl	402f90 <setregid@plt>
  406850:	cbz	w0, 4069c0 <ferror@plt+0x3830>
  406854:	mov	w21, #0x0                   	// #0
  406858:	mov	w0, #0x0                   	// #0
  40685c:	bl	4029a0 <setuid@plt>
  406860:	cbnz	w0, 406a3c <ferror@plt+0x38ac>
  406864:	mov	w0, w23
  406868:	mov	w1, #0x0                   	// #0
  40686c:	bl	402ef0 <setreuid@plt>
  406870:	cbnz	w0, 406a3c <ferror@plt+0x38ac>
  406874:	mov	w1, w24
  406878:	mov	w0, #0xffffffff            	// #-1
  40687c:	bl	402f90 <setregid@plt>
  406880:	cbnz	w0, 406a3c <ferror@plt+0x38ac>
  406884:	cbz	w21, 406728 <ferror@plt+0x3598>
  406888:	ldp	x23, x24, [sp, #48]
  40688c:	b	406818 <ferror@plt+0x3688>
  406890:	bl	402b10 <getuid@plt>
  406894:	mov	w22, w0
  406898:	bl	402a60 <getegid@plt>
  40689c:	mov	w19, w0
  4068a0:	ldr	w1, [x20, #20]
  4068a4:	mov	w0, #0xffffffff            	// #-1
  4068a8:	bl	402f90 <setregid@plt>
  4068ac:	cbz	w0, 4069f0 <ferror@plt+0x3860>
  4068b0:	mov	w21, #0x0                   	// #0
  4068b4:	mov	w0, #0x0                   	// #0
  4068b8:	bl	4029a0 <setuid@plt>
  4068bc:	cbnz	w0, 406a3c <ferror@plt+0x38ac>
  4068c0:	mov	w0, w22
  4068c4:	mov	w1, #0x0                   	// #0
  4068c8:	bl	402ef0 <setreuid@plt>
  4068cc:	cbnz	w0, 406a3c <ferror@plt+0x38ac>
  4068d0:	mov	w1, w19
  4068d4:	mov	w0, #0xffffffff            	// #-1
  4068d8:	bl	402f90 <setregid@plt>
  4068dc:	cbnz	w0, 406a3c <ferror@plt+0x38ac>
  4068e0:	cbnz	w21, 406814 <ferror@plt+0x3684>
  4068e4:	ldr	w1, [x20, #16]
  4068e8:	bl	402ef0 <setreuid@plt>
  4068ec:	mov	w21, w0
  4068f0:	cbnz	w0, 4067e0 <ferror@plt+0x3650>
  4068f4:	mov	x0, x19
  4068f8:	mov	w1, #0x0                   	// #0
  4068fc:	bl	402c40 <open@plt>
  406900:	cmn	w0, #0x1
  406904:	b.eq	4067e4 <ferror@plt+0x3654>  // b.none
  406908:	mov	w21, #0x1                   	// #1
  40690c:	bl	402df0 <close@plt>
  406910:	b	4067e4 <ferror@plt+0x3654>
  406914:	mov	w0, w21
  406918:	mov	w21, #0x1                   	// #1
  40691c:	bl	402df0 <close@plt>
  406920:	ldp	x23, x24, [sp, #48]
  406924:	b	406818 <ferror@plt+0x3688>
  406928:	mov	x0, x21
  40692c:	mov	w21, #0x0                   	// #0
  406930:	bl	402bf0 <fclose@plt>
  406934:	mov	w0, w21
  406938:	mov	x12, #0x20e0                	// #8416
  40693c:	ldp	x29, x30, [sp]
  406940:	ldp	x19, x20, [sp, #16]
  406944:	ldp	x21, x22, [sp, #32]
  406948:	ldp	x23, x24, [sp, #48]
  40694c:	add	sp, sp, x12
  406950:	ret
  406954:	add	x2, sp, #0x60
  406958:	mov	x1, x21
  40695c:	mov	w0, #0x0                   	// #0
  406960:	bl	4030e0 <__xstat@plt>
  406964:	cbnz	w0, 406728 <ferror@plt+0x3598>
  406968:	ldr	x0, [sp, #144]
  40696c:	cbz	x0, 406a30 <ferror@plt+0x38a0>
  406970:	mov	x0, x21
  406974:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  406978:	add	x1, x1, #0xd38
  40697c:	bl	402c10 <fopen@plt>
  406980:	mov	x21, x0
  406984:	cbnz	x0, 40658c <ferror@plt+0x33fc>
  406988:	b	406728 <ferror@plt+0x3598>
  40698c:	add	x2, sp, #0x60
  406990:	mov	x1, x19
  406994:	mov	w0, #0x0                   	// #0
  406998:	bl	4030e0 <__xstat@plt>
  40699c:	cbnz	w0, 406798 <ferror@plt+0x3608>
  4069a0:	ldr	x0, [sp, #144]
  4069a4:	cbz	x0, 406a30 <ferror@plt+0x38a0>
  4069a8:	mov	x0, x19
  4069ac:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4069b0:	add	x1, x1, #0xd38
  4069b4:	bl	402c10 <fopen@plt>
  4069b8:	mov	x21, x0
  4069bc:	cbnz	x0, 40658c <ferror@plt+0x33fc>
  4069c0:	ldr	w1, [x20, #16]
  4069c4:	bl	402ef0 <setreuid@plt>
  4069c8:	mov	w21, w0
  4069cc:	cbnz	w0, 406854 <ferror@plt+0x36c4>
  4069d0:	mov	x0, x19
  4069d4:	mov	w1, #0x0                   	// #0
  4069d8:	bl	402c40 <open@plt>
  4069dc:	cmn	w0, #0x1
  4069e0:	b.eq	406858 <ferror@plt+0x36c8>  // b.none
  4069e4:	mov	w21, #0x1                   	// #1
  4069e8:	bl	402df0 <close@plt>
  4069ec:	b	406858 <ferror@plt+0x36c8>
  4069f0:	ldr	w1, [x20, #16]
  4069f4:	bl	402ef0 <setreuid@plt>
  4069f8:	mov	w21, w0
  4069fc:	cbnz	w0, 4068b0 <ferror@plt+0x3720>
  406a00:	add	x0, sp, #0xe0
  406a04:	mov	w1, #0x0                   	// #0
  406a08:	bl	402c40 <open@plt>
  406a0c:	cmn	w0, #0x1
  406a10:	b.eq	4068b4 <ferror@plt+0x3724>  // b.none
  406a14:	mov	w21, #0x1                   	// #1
  406a18:	bl	402df0 <close@plt>
  406a1c:	b	4068b4 <ferror@plt+0x3724>
  406a20:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  406a24:	add	x0, x0, #0xd40
  406a28:	bl	405e08 <ferror@plt+0x2c78>
  406a2c:	b	40662c <ferror@plt+0x349c>
  406a30:	mov	w21, #0x1                   	// #1
  406a34:	ldp	x23, x24, [sp, #48]
  406a38:	b	4067a4 <ferror@plt+0x3614>
  406a3c:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  406a40:	add	x1, x1, #0xd98
  406a44:	mov	w2, #0x5                   	// #5
  406a48:	mov	x0, #0x0                   	// #0
  406a4c:	bl	403060 <dcgettext@plt>
  406a50:	mov	x1, x0
  406a54:	mov	w0, #0x1                   	// #1
  406a58:	bl	4029f0 <syslog@plt>
  406a5c:	mov	w0, #0x1                   	// #1
  406a60:	bl	402a10 <exit@plt>
  406a64:	nop
  406a68:	stp	x29, x30, [sp, #-32]!
  406a6c:	mov	x29, sp
  406a70:	stp	x19, x20, [sp, #16]
  406a74:	mov	x19, x1
  406a78:	mov	x20, x0
  406a7c:	bl	4030d0 <__errno_location@plt>
  406a80:	mov	x4, x0
  406a84:	adrp	x0, 41e000 <ferror@plt+0x1ae70>
  406a88:	mov	w5, #0x22                  	// #34
  406a8c:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  406a90:	mov	x3, x20
  406a94:	ldr	w0, [x0, #1072]
  406a98:	mov	x2, x19
  406a9c:	str	w5, [x4]
  406aa0:	add	x1, x1, #0xde8
  406aa4:	bl	403160 <err@plt>
  406aa8:	adrp	x1, 41e000 <ferror@plt+0x1ae70>
  406aac:	str	w0, [x1, #1072]
  406ab0:	ret
  406ab4:	nop
  406ab8:	stp	x29, x30, [sp, #-128]!
  406abc:	mov	x29, sp
  406ac0:	stp	x19, x20, [sp, #16]
  406ac4:	mov	x20, x0
  406ac8:	stp	x21, x22, [sp, #32]
  406acc:	mov	x22, x1
  406ad0:	stp	x23, x24, [sp, #48]
  406ad4:	mov	x23, x2
  406ad8:	str	xzr, [x1]
  406adc:	bl	4030d0 <__errno_location@plt>
  406ae0:	mov	x21, x0
  406ae4:	cbz	x20, 406d80 <ferror@plt+0x3bf0>
  406ae8:	ldrsb	w19, [x20]
  406aec:	cbz	w19, 406d80 <ferror@plt+0x3bf0>
  406af0:	bl	402ea0 <__ctype_b_loc@plt>
  406af4:	mov	x24, x0
  406af8:	ldr	x0, [x0]
  406afc:	ubfiz	x1, x19, #1, #8
  406b00:	ldrh	w1, [x0, x1]
  406b04:	tbz	w1, #13, 406b20 <ferror@plt+0x3990>
  406b08:	mov	x1, x20
  406b0c:	nop
  406b10:	ldrsb	w19, [x1, #1]!
  406b14:	ubfiz	x2, x19, #1, #8
  406b18:	ldrh	w2, [x0, x2]
  406b1c:	tbnz	w2, #13, 406b10 <ferror@plt+0x3980>
  406b20:	cmp	w19, #0x2d
  406b24:	b.eq	406d80 <ferror@plt+0x3bf0>  // b.none
  406b28:	stp	x25, x26, [sp, #64]
  406b2c:	mov	x0, x20
  406b30:	mov	w3, #0x0                   	// #0
  406b34:	stp	x27, x28, [sp, #80]
  406b38:	add	x27, sp, #0x78
  406b3c:	mov	x1, x27
  406b40:	str	wzr, [x21]
  406b44:	mov	w2, #0x0                   	// #0
  406b48:	str	xzr, [sp, #120]
  406b4c:	bl	402d30 <__strtoul_internal@plt>
  406b50:	mov	x25, x0
  406b54:	ldr	x28, [sp, #120]
  406b58:	ldr	w0, [x21]
  406b5c:	cmp	x28, x20
  406b60:	b.eq	406d70 <ferror@plt+0x3be0>  // b.none
  406b64:	cbnz	w0, 406da0 <ferror@plt+0x3c10>
  406b68:	cbz	x28, 406e14 <ferror@plt+0x3c84>
  406b6c:	ldrsb	w0, [x28]
  406b70:	mov	w20, #0x0                   	// #0
  406b74:	mov	x26, #0x0                   	// #0
  406b78:	cbz	w0, 406e14 <ferror@plt+0x3c84>
  406b7c:	nop
  406b80:	ldrsb	w0, [x28, #1]
  406b84:	cmp	w0, #0x69
  406b88:	b.eq	406c34 <ferror@plt+0x3aa4>  // b.none
  406b8c:	and	w1, w0, #0xffffffdf
  406b90:	cmp	w1, #0x42
  406b94:	b.ne	406e04 <ferror@plt+0x3c74>  // b.any
  406b98:	ldrsb	w0, [x28, #2]
  406b9c:	cbz	w0, 406e4c <ferror@plt+0x3cbc>
  406ba0:	bl	402bc0 <localeconv@plt>
  406ba4:	cbz	x0, 406d78 <ferror@plt+0x3be8>
  406ba8:	ldr	x1, [x0]
  406bac:	cbz	x1, 406d78 <ferror@plt+0x3be8>
  406bb0:	mov	x0, x1
  406bb4:	str	x1, [sp, #104]
  406bb8:	bl	4029d0 <strlen@plt>
  406bbc:	mov	x19, x0
  406bc0:	cbnz	x26, 406d78 <ferror@plt+0x3be8>
  406bc4:	ldrsb	w0, [x28]
  406bc8:	cbz	w0, 406d78 <ferror@plt+0x3be8>
  406bcc:	ldr	x1, [sp, #104]
  406bd0:	mov	x2, x19
  406bd4:	mov	x0, x1
  406bd8:	mov	x1, x28
  406bdc:	bl	402c60 <strncmp@plt>
  406be0:	cbnz	w0, 406d78 <ferror@plt+0x3be8>
  406be4:	ldrsb	w4, [x28, x19]
  406be8:	add	x1, x28, x19
  406bec:	cmp	w4, #0x30
  406bf0:	b.ne	406e28 <ferror@plt+0x3c98>  // b.any
  406bf4:	add	w0, w20, #0x1
  406bf8:	mov	x19, x1
  406bfc:	nop
  406c00:	sub	w3, w19, w1
  406c04:	ldrsb	w4, [x19, #1]!
  406c08:	add	w20, w3, w0
  406c0c:	cmp	w4, #0x30
  406c10:	b.eq	406c00 <ferror@plt+0x3a70>  // b.none
  406c14:	ldr	x0, [x24]
  406c18:	ldrh	w0, [x0, w4, sxtw #1]
  406c1c:	tbnz	w0, #11, 406db4 <ferror@plt+0x3c24>
  406c20:	mov	x28, x19
  406c24:	str	x19, [sp, #120]
  406c28:	ldrsb	w0, [x28, #1]
  406c2c:	cmp	w0, #0x69
  406c30:	b.ne	406b8c <ferror@plt+0x39fc>  // b.any
  406c34:	ldrsb	w0, [x28, #2]
  406c38:	and	w0, w0, #0xffffffdf
  406c3c:	cmp	w0, #0x42
  406c40:	b.ne	406ba0 <ferror@plt+0x3a10>  // b.any
  406c44:	ldrsb	w0, [x28, #3]
  406c48:	cbnz	w0, 406ba0 <ferror@plt+0x3a10>
  406c4c:	mov	x19, #0x400                 	// #1024
  406c50:	ldrsb	w27, [x28]
  406c54:	adrp	x24, 40b000 <ferror@plt+0x7e70>
  406c58:	add	x24, x24, #0xdf8
  406c5c:	mov	x0, x24
  406c60:	mov	w1, w27
  406c64:	bl	402fc0 <strchr@plt>
  406c68:	cbz	x0, 406e54 <ferror@plt+0x3cc4>
  406c6c:	sub	x1, x0, x24
  406c70:	add	w1, w1, #0x1
  406c74:	cbz	w1, 406e70 <ferror@plt+0x3ce0>
  406c78:	umulh	x0, x25, x19
  406c7c:	cbnz	x0, 406e40 <ferror@plt+0x3cb0>
  406c80:	sub	w0, w1, #0x2
  406c84:	b	406c94 <ferror@plt+0x3b04>
  406c88:	umulh	x2, x25, x19
  406c8c:	sub	w0, w0, #0x1
  406c90:	cbnz	x2, 406e40 <ferror@plt+0x3cb0>
  406c94:	mul	x25, x25, x19
  406c98:	cmn	w0, #0x1
  406c9c:	b.ne	406c88 <ferror@plt+0x3af8>  // b.any
  406ca0:	mov	w0, #0x0                   	// #0
  406ca4:	cbz	x23, 406cac <ferror@plt+0x3b1c>
  406ca8:	str	w1, [x23]
  406cac:	cmp	x26, #0x0
  406cb0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  406cb4:	b.eq	406d5c <ferror@plt+0x3bcc>  // b.none
  406cb8:	sub	w1, w1, #0x2
  406cbc:	mov	x5, #0x1                   	// #1
  406cc0:	b	406cd0 <ferror@plt+0x3b40>
  406cc4:	umulh	x2, x5, x19
  406cc8:	sub	w1, w1, #0x1
  406ccc:	cbnz	x2, 406cdc <ferror@plt+0x3b4c>
  406cd0:	mul	x5, x5, x19
  406cd4:	cmn	w1, #0x1
  406cd8:	b.ne	406cc4 <ferror@plt+0x3b34>  // b.any
  406cdc:	cmp	x26, #0xa
  406ce0:	mov	x1, #0xa                   	// #10
  406ce4:	b.ls	406cf8 <ferror@plt+0x3b68>  // b.plast
  406ce8:	add	x1, x1, x1, lsl #2
  406cec:	cmp	x26, x1, lsl #1
  406cf0:	lsl	x1, x1, #1
  406cf4:	b.hi	406ce8 <ferror@plt+0x3b58>  // b.pmore
  406cf8:	cbz	w20, 406d14 <ferror@plt+0x3b84>
  406cfc:	mov	w2, #0x0                   	// #0
  406d00:	add	x1, x1, x1, lsl #2
  406d04:	add	w2, w2, #0x1
  406d08:	cmp	w20, w2
  406d0c:	lsl	x1, x1, #1
  406d10:	b.ne	406d00 <ferror@plt+0x3b70>  // b.any
  406d14:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  406d18:	mov	x4, #0x1                   	// #1
  406d1c:	movk	x8, #0xcccd
  406d20:	umulh	x6, x26, x8
  406d24:	add	x7, x4, x4, lsl #2
  406d28:	mov	x3, x4
  406d2c:	cmp	x26, #0x9
  406d30:	lsl	x4, x7, #1
  406d34:	lsr	x2, x6, #3
  406d38:	add	x2, x2, x2, lsl #2
  406d3c:	sub	x2, x26, x2, lsl #1
  406d40:	lsr	x26, x6, #3
  406d44:	cbz	x2, 406d58 <ferror@plt+0x3bc8>
  406d48:	udiv	x3, x1, x3
  406d4c:	udiv	x2, x3, x2
  406d50:	udiv	x2, x5, x2
  406d54:	add	x25, x25, x2
  406d58:	b.hi	406d20 <ferror@plt+0x3b90>  // b.pmore
  406d5c:	str	x25, [x22]
  406d60:	tbnz	w0, #31, 406e30 <ferror@plt+0x3ca0>
  406d64:	ldp	x25, x26, [sp, #64]
  406d68:	ldp	x27, x28, [sp, #80]
  406d6c:	b	406d8c <ferror@plt+0x3bfc>
  406d70:	cbnz	w0, 406dac <ferror@plt+0x3c1c>
  406d74:	nop
  406d78:	ldp	x25, x26, [sp, #64]
  406d7c:	ldp	x27, x28, [sp, #80]
  406d80:	mov	w1, #0x16                  	// #22
  406d84:	mov	w0, #0xffffffea            	// #-22
  406d88:	str	w1, [x21]
  406d8c:	ldp	x19, x20, [sp, #16]
  406d90:	ldp	x21, x22, [sp, #32]
  406d94:	ldp	x23, x24, [sp, #48]
  406d98:	ldp	x29, x30, [sp], #128
  406d9c:	ret
  406da0:	sub	x1, x25, #0x1
  406da4:	cmn	x1, #0x3
  406da8:	b.ls	406b68 <ferror@plt+0x39d8>  // b.plast
  406dac:	neg	w0, w0
  406db0:	b	406d60 <ferror@plt+0x3bd0>
  406db4:	str	wzr, [x21]
  406db8:	mov	x1, x27
  406dbc:	mov	x0, x19
  406dc0:	mov	w3, #0x0                   	// #0
  406dc4:	mov	w2, #0x0                   	// #0
  406dc8:	str	xzr, [sp, #120]
  406dcc:	bl	402d30 <__strtoul_internal@plt>
  406dd0:	mov	x26, x0
  406dd4:	ldr	x28, [sp, #120]
  406dd8:	ldr	w0, [x21]
  406ddc:	cmp	x28, x19
  406de0:	b.eq	406d70 <ferror@plt+0x3be0>  // b.none
  406de4:	cbz	w0, 406e0c <ferror@plt+0x3c7c>
  406de8:	sub	x1, x26, #0x1
  406dec:	cmn	x1, #0x3
  406df0:	b.hi	406dac <ferror@plt+0x3c1c>  // b.pmore
  406df4:	cbz	x28, 406d78 <ferror@plt+0x3be8>
  406df8:	ldrsb	w0, [x28]
  406dfc:	cbnz	w0, 406b80 <ferror@plt+0x39f0>
  406e00:	b	406d78 <ferror@plt+0x3be8>
  406e04:	cbnz	w0, 406ba0 <ferror@plt+0x3a10>
  406e08:	b	406c4c <ferror@plt+0x3abc>
  406e0c:	cbnz	x26, 406df4 <ferror@plt+0x3c64>
  406e10:	b	406b80 <ferror@plt+0x39f0>
  406e14:	mov	w0, #0x0                   	// #0
  406e18:	ldp	x27, x28, [sp, #80]
  406e1c:	str	x25, [x22]
  406e20:	ldp	x25, x26, [sp, #64]
  406e24:	b	406d8c <ferror@plt+0x3bfc>
  406e28:	mov	x19, x1
  406e2c:	b	406c14 <ferror@plt+0x3a84>
  406e30:	neg	w1, w0
  406e34:	ldp	x25, x26, [sp, #64]
  406e38:	ldp	x27, x28, [sp, #80]
  406e3c:	b	406d88 <ferror@plt+0x3bf8>
  406e40:	mov	w0, #0xffffffde            	// #-34
  406e44:	cbnz	x23, 406ca8 <ferror@plt+0x3b18>
  406e48:	b	406cac <ferror@plt+0x3b1c>
  406e4c:	mov	x19, #0x3e8                 	// #1000
  406e50:	b	406c50 <ferror@plt+0x3ac0>
  406e54:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  406e58:	add	x24, x1, #0xe08
  406e5c:	mov	x0, x24
  406e60:	mov	w1, w27
  406e64:	bl	402fc0 <strchr@plt>
  406e68:	cbnz	x0, 406c6c <ferror@plt+0x3adc>
  406e6c:	b	406d78 <ferror@plt+0x3be8>
  406e70:	mov	w0, #0x0                   	// #0
  406e74:	cbnz	x23, 406ca8 <ferror@plt+0x3b18>
  406e78:	ldp	x27, x28, [sp, #80]
  406e7c:	str	x25, [x22]
  406e80:	ldp	x25, x26, [sp, #64]
  406e84:	b	406d8c <ferror@plt+0x3bfc>
  406e88:	mov	x2, #0x0                   	// #0
  406e8c:	b	406ab8 <ferror@plt+0x3928>
  406e90:	stp	x29, x30, [sp, #-48]!
  406e94:	mov	x29, sp
  406e98:	stp	x21, x22, [sp, #32]
  406e9c:	mov	x22, x1
  406ea0:	cbz	x0, 406f00 <ferror@plt+0x3d70>
  406ea4:	mov	x21, x0
  406ea8:	stp	x19, x20, [sp, #16]
  406eac:	mov	x20, x0
  406eb0:	b	406ecc <ferror@plt+0x3d3c>
  406eb4:	bl	402ea0 <__ctype_b_loc@plt>
  406eb8:	ubfiz	x19, x19, #1, #8
  406ebc:	ldr	x2, [x0]
  406ec0:	ldrh	w2, [x2, x19]
  406ec4:	tbz	w2, #11, 406ed4 <ferror@plt+0x3d44>
  406ec8:	add	x20, x20, #0x1
  406ecc:	ldrsb	w19, [x20]
  406ed0:	cbnz	w19, 406eb4 <ferror@plt+0x3d24>
  406ed4:	cbz	x22, 406edc <ferror@plt+0x3d4c>
  406ed8:	str	x20, [x22]
  406edc:	cmp	x20, x21
  406ee0:	b.ls	406f18 <ferror@plt+0x3d88>  // b.plast
  406ee4:	ldrsb	w1, [x20]
  406ee8:	mov	w0, #0x1                   	// #1
  406eec:	ldp	x19, x20, [sp, #16]
  406ef0:	cbnz	w1, 406f08 <ferror@plt+0x3d78>
  406ef4:	ldp	x21, x22, [sp, #32]
  406ef8:	ldp	x29, x30, [sp], #48
  406efc:	ret
  406f00:	cbz	x1, 406f08 <ferror@plt+0x3d78>
  406f04:	str	xzr, [x1]
  406f08:	mov	w0, #0x0                   	// #0
  406f0c:	ldp	x21, x22, [sp, #32]
  406f10:	ldp	x29, x30, [sp], #48
  406f14:	ret
  406f18:	mov	w0, #0x0                   	// #0
  406f1c:	ldp	x19, x20, [sp, #16]
  406f20:	b	406f0c <ferror@plt+0x3d7c>
  406f24:	nop
  406f28:	stp	x29, x30, [sp, #-48]!
  406f2c:	mov	x29, sp
  406f30:	stp	x21, x22, [sp, #32]
  406f34:	mov	x22, x1
  406f38:	cbz	x0, 406f98 <ferror@plt+0x3e08>
  406f3c:	mov	x21, x0
  406f40:	stp	x19, x20, [sp, #16]
  406f44:	mov	x20, x0
  406f48:	b	406f64 <ferror@plt+0x3dd4>
  406f4c:	bl	402ea0 <__ctype_b_loc@plt>
  406f50:	ubfiz	x19, x19, #1, #8
  406f54:	ldr	x2, [x0]
  406f58:	ldrh	w2, [x2, x19]
  406f5c:	tbz	w2, #12, 406f6c <ferror@plt+0x3ddc>
  406f60:	add	x20, x20, #0x1
  406f64:	ldrsb	w19, [x20]
  406f68:	cbnz	w19, 406f4c <ferror@plt+0x3dbc>
  406f6c:	cbz	x22, 406f74 <ferror@plt+0x3de4>
  406f70:	str	x20, [x22]
  406f74:	cmp	x20, x21
  406f78:	b.ls	406fb0 <ferror@plt+0x3e20>  // b.plast
  406f7c:	ldrsb	w1, [x20]
  406f80:	mov	w0, #0x1                   	// #1
  406f84:	ldp	x19, x20, [sp, #16]
  406f88:	cbnz	w1, 406fa0 <ferror@plt+0x3e10>
  406f8c:	ldp	x21, x22, [sp, #32]
  406f90:	ldp	x29, x30, [sp], #48
  406f94:	ret
  406f98:	cbz	x1, 406fa0 <ferror@plt+0x3e10>
  406f9c:	str	xzr, [x1]
  406fa0:	mov	w0, #0x0                   	// #0
  406fa4:	ldp	x21, x22, [sp, #32]
  406fa8:	ldp	x29, x30, [sp], #48
  406fac:	ret
  406fb0:	mov	w0, #0x0                   	// #0
  406fb4:	ldp	x19, x20, [sp, #16]
  406fb8:	b	406fa4 <ferror@plt+0x3e14>
  406fbc:	nop
  406fc0:	stp	x29, x30, [sp, #-128]!
  406fc4:	mov	x29, sp
  406fc8:	stp	x19, x20, [sp, #16]
  406fcc:	mov	x19, x0
  406fd0:	mov	x20, x1
  406fd4:	mov	w0, #0xffffffd0            	// #-48
  406fd8:	add	x1, sp, #0x50
  406fdc:	stp	x21, x22, [sp, #32]
  406fe0:	add	x21, sp, #0x80
  406fe4:	stp	x21, x21, [sp, #48]
  406fe8:	str	x1, [sp, #64]
  406fec:	stp	w0, wzr, [sp, #72]
  406ff0:	stp	x2, x3, [sp, #80]
  406ff4:	stp	x4, x5, [sp, #96]
  406ff8:	stp	x6, x7, [sp, #112]
  406ffc:	b	407044 <ferror@plt+0x3eb4>
  407000:	ldr	x1, [x0]
  407004:	add	x2, x0, #0xf
  407008:	and	x2, x2, #0xfffffffffffffff8
  40700c:	str	x2, [sp, #48]
  407010:	cbz	x1, 407090 <ferror@plt+0x3f00>
  407014:	add	x0, x2, #0xf
  407018:	and	x0, x0, #0xfffffffffffffff8
  40701c:	str	x0, [sp, #48]
  407020:	ldr	x22, [x2]
  407024:	cbz	x22, 407090 <ferror@plt+0x3f00>
  407028:	mov	x0, x19
  40702c:	bl	402e70 <strcmp@plt>
  407030:	cbz	w0, 4070b4 <ferror@plt+0x3f24>
  407034:	mov	x1, x22
  407038:	mov	x0, x19
  40703c:	bl	402e70 <strcmp@plt>
  407040:	cbz	w0, 4070b8 <ferror@plt+0x3f28>
  407044:	ldr	w3, [sp, #72]
  407048:	ldr	x0, [sp, #48]
  40704c:	tbz	w3, #31, 407000 <ferror@plt+0x3e70>
  407050:	add	w2, w3, #0x8
  407054:	str	w2, [sp, #72]
  407058:	cmp	w2, #0x0
  40705c:	b.gt	407000 <ferror@plt+0x3e70>
  407060:	ldr	x1, [x21, w3, sxtw]
  407064:	cbz	x1, 407090 <ferror@plt+0x3f00>
  407068:	cbz	w2, 4070c8 <ferror@plt+0x3f38>
  40706c:	add	w3, w3, #0x10
  407070:	str	w3, [sp, #72]
  407074:	cmp	w3, #0x0
  407078:	b.le	4070ac <ferror@plt+0x3f1c>
  40707c:	add	x3, x0, #0xf
  407080:	mov	x2, x0
  407084:	and	x0, x3, #0xfffffffffffffff8
  407088:	str	x0, [sp, #48]
  40708c:	b	407020 <ferror@plt+0x3e90>
  407090:	adrp	x0, 41e000 <ferror@plt+0x1ae70>
  407094:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  407098:	mov	x3, x19
  40709c:	mov	x2, x20
  4070a0:	ldr	w0, [x0, #1072]
  4070a4:	add	x1, x1, #0xde8
  4070a8:	bl	403080 <errx@plt>
  4070ac:	add	x2, x21, w2, sxtw
  4070b0:	b	407020 <ferror@plt+0x3e90>
  4070b4:	mov	w0, #0x1                   	// #1
  4070b8:	ldp	x19, x20, [sp, #16]
  4070bc:	ldp	x21, x22, [sp, #32]
  4070c0:	ldp	x29, x30, [sp], #128
  4070c4:	ret
  4070c8:	mov	x2, x0
  4070cc:	b	407014 <ferror@plt+0x3e84>
  4070d0:	cbz	x1, 4070fc <ferror@plt+0x3f6c>
  4070d4:	add	x3, x0, x1
  4070d8:	sxtb	w2, w2
  4070dc:	b	4070f0 <ferror@plt+0x3f60>
  4070e0:	b.eq	407100 <ferror@plt+0x3f70>  // b.none
  4070e4:	add	x0, x0, #0x1
  4070e8:	cmp	x3, x0
  4070ec:	b.eq	4070fc <ferror@plt+0x3f6c>  // b.none
  4070f0:	ldrsb	w1, [x0]
  4070f4:	cmp	w2, w1
  4070f8:	cbnz	w1, 4070e0 <ferror@plt+0x3f50>
  4070fc:	mov	x0, #0x0                   	// #0
  407100:	ret
  407104:	nop
  407108:	stp	x29, x30, [sp, #-64]!
  40710c:	mov	x29, sp
  407110:	stp	x19, x20, [sp, #16]
  407114:	mov	x19, x0
  407118:	stp	x21, x22, [sp, #32]
  40711c:	mov	x21, x1
  407120:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  407124:	str	xzr, [sp, #56]
  407128:	bl	4030d0 <__errno_location@plt>
  40712c:	str	wzr, [x0]
  407130:	cbz	x19, 407144 <ferror@plt+0x3fb4>
  407134:	mov	x20, x0
  407138:	ldrsb	w0, [x19]
  40713c:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  407140:	cbnz	w0, 40715c <ferror@plt+0x3fcc>
  407144:	ldr	w0, [x22, #1072]
  407148:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  40714c:	mov	x3, x19
  407150:	mov	x2, x21
  407154:	add	x1, x1, #0xde8
  407158:	bl	403080 <errx@plt>
  40715c:	add	x1, sp, #0x38
  407160:	mov	x0, x19
  407164:	mov	w3, #0x0                   	// #0
  407168:	mov	w2, #0xa                   	// #10
  40716c:	bl	402d30 <__strtoul_internal@plt>
  407170:	ldr	w1, [x20]
  407174:	cbnz	w1, 4071b8 <ferror@plt+0x4028>
  407178:	ldr	x1, [sp, #56]
  40717c:	cmp	x19, x1
  407180:	b.eq	407144 <ferror@plt+0x3fb4>  // b.none
  407184:	cbz	x1, 407190 <ferror@plt+0x4000>
  407188:	ldrsb	w1, [x1]
  40718c:	cbnz	w1, 407144 <ferror@plt+0x3fb4>
  407190:	mov	x1, #0xffffffff            	// #4294967295
  407194:	cmp	x0, x1
  407198:	b.hi	4071d8 <ferror@plt+0x4048>  // b.pmore
  40719c:	mov	x1, #0xffff                	// #65535
  4071a0:	cmp	x0, x1
  4071a4:	b.hi	4071e4 <ferror@plt+0x4054>  // b.pmore
  4071a8:	ldp	x19, x20, [sp, #16]
  4071ac:	ldp	x21, x22, [sp, #32]
  4071b0:	ldp	x29, x30, [sp], #64
  4071b4:	ret
  4071b8:	ldr	w0, [x22, #1072]
  4071bc:	cmp	w1, #0x22
  4071c0:	b.ne	407144 <ferror@plt+0x3fb4>  // b.any
  4071c4:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4071c8:	mov	x3, x19
  4071cc:	mov	x2, x21
  4071d0:	add	x1, x1, #0xde8
  4071d4:	bl	403160 <err@plt>
  4071d8:	mov	x1, x21
  4071dc:	mov	x0, x19
  4071e0:	bl	406a68 <ferror@plt+0x38d8>
  4071e4:	mov	x1, x21
  4071e8:	mov	x0, x19
  4071ec:	bl	406a68 <ferror@plt+0x38d8>
  4071f0:	stp	x29, x30, [sp, #-64]!
  4071f4:	mov	x29, sp
  4071f8:	stp	x19, x20, [sp, #16]
  4071fc:	mov	x19, x0
  407200:	stp	x21, x22, [sp, #32]
  407204:	mov	x21, x1
  407208:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  40720c:	str	xzr, [sp, #56]
  407210:	bl	4030d0 <__errno_location@plt>
  407214:	str	wzr, [x0]
  407218:	cbz	x19, 40722c <ferror@plt+0x409c>
  40721c:	mov	x20, x0
  407220:	ldrsb	w0, [x19]
  407224:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  407228:	cbnz	w0, 407244 <ferror@plt+0x40b4>
  40722c:	ldr	w0, [x22, #1072]
  407230:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  407234:	mov	x3, x19
  407238:	mov	x2, x21
  40723c:	add	x1, x1, #0xde8
  407240:	bl	403080 <errx@plt>
  407244:	add	x1, sp, #0x38
  407248:	mov	x0, x19
  40724c:	mov	w3, #0x0                   	// #0
  407250:	mov	w2, #0x10                  	// #16
  407254:	bl	402d30 <__strtoul_internal@plt>
  407258:	ldr	w1, [x20]
  40725c:	cbnz	w1, 4072a0 <ferror@plt+0x4110>
  407260:	ldr	x1, [sp, #56]
  407264:	cmp	x19, x1
  407268:	b.eq	40722c <ferror@plt+0x409c>  // b.none
  40726c:	cbz	x1, 407278 <ferror@plt+0x40e8>
  407270:	ldrsb	w1, [x1]
  407274:	cbnz	w1, 40722c <ferror@plt+0x409c>
  407278:	mov	x1, #0xffffffff            	// #4294967295
  40727c:	cmp	x0, x1
  407280:	b.hi	4072c0 <ferror@plt+0x4130>  // b.pmore
  407284:	mov	x1, #0xffff                	// #65535
  407288:	cmp	x0, x1
  40728c:	b.hi	4072cc <ferror@plt+0x413c>  // b.pmore
  407290:	ldp	x19, x20, [sp, #16]
  407294:	ldp	x21, x22, [sp, #32]
  407298:	ldp	x29, x30, [sp], #64
  40729c:	ret
  4072a0:	ldr	w0, [x22, #1072]
  4072a4:	cmp	w1, #0x22
  4072a8:	b.ne	40722c <ferror@plt+0x409c>  // b.any
  4072ac:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4072b0:	mov	x3, x19
  4072b4:	mov	x2, x21
  4072b8:	add	x1, x1, #0xde8
  4072bc:	bl	403160 <err@plt>
  4072c0:	mov	x1, x21
  4072c4:	mov	x0, x19
  4072c8:	bl	406a68 <ferror@plt+0x38d8>
  4072cc:	mov	x1, x21
  4072d0:	mov	x0, x19
  4072d4:	bl	406a68 <ferror@plt+0x38d8>
  4072d8:	stp	x29, x30, [sp, #-64]!
  4072dc:	mov	x29, sp
  4072e0:	stp	x19, x20, [sp, #16]
  4072e4:	mov	x19, x0
  4072e8:	stp	x21, x22, [sp, #32]
  4072ec:	mov	x21, x1
  4072f0:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  4072f4:	str	xzr, [sp, #56]
  4072f8:	bl	4030d0 <__errno_location@plt>
  4072fc:	str	wzr, [x0]
  407300:	cbz	x19, 407314 <ferror@plt+0x4184>
  407304:	mov	x20, x0
  407308:	ldrsb	w0, [x19]
  40730c:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  407310:	cbnz	w0, 40732c <ferror@plt+0x419c>
  407314:	ldr	w0, [x22, #1072]
  407318:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  40731c:	mov	x3, x19
  407320:	mov	x2, x21
  407324:	add	x1, x1, #0xde8
  407328:	bl	403080 <errx@plt>
  40732c:	add	x1, sp, #0x38
  407330:	mov	x0, x19
  407334:	mov	w3, #0x0                   	// #0
  407338:	mov	w2, #0xa                   	// #10
  40733c:	bl	402d30 <__strtoul_internal@plt>
  407340:	ldr	w1, [x20]
  407344:	cbnz	w1, 40737c <ferror@plt+0x41ec>
  407348:	ldr	x1, [sp, #56]
  40734c:	cmp	x19, x1
  407350:	b.eq	407314 <ferror@plt+0x4184>  // b.none
  407354:	cbz	x1, 407360 <ferror@plt+0x41d0>
  407358:	ldrsb	w1, [x1]
  40735c:	cbnz	w1, 407314 <ferror@plt+0x4184>
  407360:	mov	x1, #0xffffffff            	// #4294967295
  407364:	cmp	x0, x1
  407368:	b.hi	40739c <ferror@plt+0x420c>  // b.pmore
  40736c:	ldp	x19, x20, [sp, #16]
  407370:	ldp	x21, x22, [sp, #32]
  407374:	ldp	x29, x30, [sp], #64
  407378:	ret
  40737c:	ldr	w0, [x22, #1072]
  407380:	cmp	w1, #0x22
  407384:	b.ne	407314 <ferror@plt+0x4184>  // b.any
  407388:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  40738c:	mov	x3, x19
  407390:	mov	x2, x21
  407394:	add	x1, x1, #0xde8
  407398:	bl	403160 <err@plt>
  40739c:	mov	x1, x21
  4073a0:	mov	x0, x19
  4073a4:	bl	406a68 <ferror@plt+0x38d8>
  4073a8:	stp	x29, x30, [sp, #-64]!
  4073ac:	mov	x29, sp
  4073b0:	stp	x19, x20, [sp, #16]
  4073b4:	mov	x19, x0
  4073b8:	stp	x21, x22, [sp, #32]
  4073bc:	mov	x21, x1
  4073c0:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  4073c4:	str	xzr, [sp, #56]
  4073c8:	bl	4030d0 <__errno_location@plt>
  4073cc:	str	wzr, [x0]
  4073d0:	cbz	x19, 4073e4 <ferror@plt+0x4254>
  4073d4:	mov	x20, x0
  4073d8:	ldrsb	w0, [x19]
  4073dc:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  4073e0:	cbnz	w0, 4073fc <ferror@plt+0x426c>
  4073e4:	ldr	w0, [x22, #1072]
  4073e8:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4073ec:	mov	x3, x19
  4073f0:	mov	x2, x21
  4073f4:	add	x1, x1, #0xde8
  4073f8:	bl	403080 <errx@plt>
  4073fc:	add	x1, sp, #0x38
  407400:	mov	x0, x19
  407404:	mov	w3, #0x0                   	// #0
  407408:	mov	w2, #0x10                  	// #16
  40740c:	bl	402d30 <__strtoul_internal@plt>
  407410:	ldr	w1, [x20]
  407414:	cbnz	w1, 40744c <ferror@plt+0x42bc>
  407418:	ldr	x1, [sp, #56]
  40741c:	cmp	x19, x1
  407420:	b.eq	4073e4 <ferror@plt+0x4254>  // b.none
  407424:	cbz	x1, 407430 <ferror@plt+0x42a0>
  407428:	ldrsb	w1, [x1]
  40742c:	cbnz	w1, 4073e4 <ferror@plt+0x4254>
  407430:	mov	x1, #0xffffffff            	// #4294967295
  407434:	cmp	x0, x1
  407438:	b.hi	40746c <ferror@plt+0x42dc>  // b.pmore
  40743c:	ldp	x19, x20, [sp, #16]
  407440:	ldp	x21, x22, [sp, #32]
  407444:	ldp	x29, x30, [sp], #64
  407448:	ret
  40744c:	ldr	w0, [x22, #1072]
  407450:	cmp	w1, #0x22
  407454:	b.ne	4073e4 <ferror@plt+0x4254>  // b.any
  407458:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  40745c:	mov	x3, x19
  407460:	mov	x2, x21
  407464:	add	x1, x1, #0xde8
  407468:	bl	403160 <err@plt>
  40746c:	mov	x1, x21
  407470:	mov	x0, x19
  407474:	bl	406a68 <ferror@plt+0x38d8>
  407478:	stp	x29, x30, [sp, #-64]!
  40747c:	mov	x29, sp
  407480:	stp	x19, x20, [sp, #16]
  407484:	mov	x19, x0
  407488:	stp	x21, x22, [sp, #32]
  40748c:	mov	x21, x1
  407490:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  407494:	str	xzr, [sp, #56]
  407498:	bl	4030d0 <__errno_location@plt>
  40749c:	str	wzr, [x0]
  4074a0:	cbz	x19, 4074b4 <ferror@plt+0x4324>
  4074a4:	mov	x20, x0
  4074a8:	ldrsb	w0, [x19]
  4074ac:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  4074b0:	cbnz	w0, 4074cc <ferror@plt+0x433c>
  4074b4:	ldr	w0, [x22, #1072]
  4074b8:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4074bc:	mov	x3, x19
  4074c0:	mov	x2, x21
  4074c4:	add	x1, x1, #0xde8
  4074c8:	bl	403080 <errx@plt>
  4074cc:	add	x1, sp, #0x38
  4074d0:	mov	x0, x19
  4074d4:	mov	w3, #0x0                   	// #0
  4074d8:	mov	w2, #0xa                   	// #10
  4074dc:	bl	402c50 <__strtol_internal@plt>
  4074e0:	ldr	w1, [x20]
  4074e4:	cbnz	w1, 407510 <ferror@plt+0x4380>
  4074e8:	ldr	x1, [sp, #56]
  4074ec:	cmp	x1, x19
  4074f0:	b.eq	4074b4 <ferror@plt+0x4324>  // b.none
  4074f4:	cbz	x1, 407500 <ferror@plt+0x4370>
  4074f8:	ldrsb	w1, [x1]
  4074fc:	cbnz	w1, 4074b4 <ferror@plt+0x4324>
  407500:	ldp	x19, x20, [sp, #16]
  407504:	ldp	x21, x22, [sp, #32]
  407508:	ldp	x29, x30, [sp], #64
  40750c:	ret
  407510:	ldr	w0, [x22, #1072]
  407514:	cmp	w1, #0x22
  407518:	b.ne	4074b4 <ferror@plt+0x4324>  // b.any
  40751c:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  407520:	mov	x3, x19
  407524:	mov	x2, x21
  407528:	add	x1, x1, #0xde8
  40752c:	bl	403160 <err@plt>
  407530:	stp	x29, x30, [sp, #-32]!
  407534:	mov	x29, sp
  407538:	stp	x19, x20, [sp, #16]
  40753c:	mov	x19, x1
  407540:	mov	x20, x0
  407544:	bl	407478 <ferror@plt+0x42e8>
  407548:	mov	x2, #0x80000000            	// #2147483648
  40754c:	add	x2, x0, x2
  407550:	mov	x1, #0xffffffff            	// #4294967295
  407554:	cmp	x2, x1
  407558:	b.hi	407568 <ferror@plt+0x43d8>  // b.pmore
  40755c:	ldp	x19, x20, [sp, #16]
  407560:	ldp	x29, x30, [sp], #32
  407564:	ret
  407568:	bl	4030d0 <__errno_location@plt>
  40756c:	mov	x4, x0
  407570:	adrp	x0, 41e000 <ferror@plt+0x1ae70>
  407574:	mov	w5, #0x22                  	// #34
  407578:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  40757c:	mov	x3, x20
  407580:	ldr	w0, [x0, #1072]
  407584:	mov	x2, x19
  407588:	str	w5, [x4]
  40758c:	add	x1, x1, #0xde8
  407590:	bl	403160 <err@plt>
  407594:	nop
  407598:	stp	x29, x30, [sp, #-32]!
  40759c:	mov	x29, sp
  4075a0:	stp	x19, x20, [sp, #16]
  4075a4:	mov	x19, x1
  4075a8:	mov	x20, x0
  4075ac:	bl	407530 <ferror@plt+0x43a0>
  4075b0:	add	w2, w0, #0x8, lsl #12
  4075b4:	mov	w1, #0xffff                	// #65535
  4075b8:	cmp	w2, w1
  4075bc:	b.hi	4075cc <ferror@plt+0x443c>  // b.pmore
  4075c0:	ldp	x19, x20, [sp, #16]
  4075c4:	ldp	x29, x30, [sp], #32
  4075c8:	ret
  4075cc:	bl	4030d0 <__errno_location@plt>
  4075d0:	mov	x4, x0
  4075d4:	adrp	x0, 41e000 <ferror@plt+0x1ae70>
  4075d8:	mov	w5, #0x22                  	// #34
  4075dc:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4075e0:	mov	x3, x20
  4075e4:	ldr	w0, [x0, #1072]
  4075e8:	mov	x2, x19
  4075ec:	str	w5, [x4]
  4075f0:	add	x1, x1, #0xde8
  4075f4:	bl	403160 <err@plt>
  4075f8:	stp	x29, x30, [sp, #-64]!
  4075fc:	mov	x29, sp
  407600:	stp	x19, x20, [sp, #16]
  407604:	mov	x19, x0
  407608:	stp	x21, x22, [sp, #32]
  40760c:	mov	x21, x1
  407610:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  407614:	str	xzr, [sp, #56]
  407618:	bl	4030d0 <__errno_location@plt>
  40761c:	str	wzr, [x0]
  407620:	cbz	x19, 407634 <ferror@plt+0x44a4>
  407624:	mov	x20, x0
  407628:	ldrsb	w0, [x19]
  40762c:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  407630:	cbnz	w0, 40764c <ferror@plt+0x44bc>
  407634:	ldr	w0, [x22, #1072]
  407638:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  40763c:	mov	x3, x19
  407640:	mov	x2, x21
  407644:	add	x1, x1, #0xde8
  407648:	bl	403080 <errx@plt>
  40764c:	add	x1, sp, #0x38
  407650:	mov	x0, x19
  407654:	mov	w3, #0x0                   	// #0
  407658:	mov	w2, #0xa                   	// #10
  40765c:	bl	402d30 <__strtoul_internal@plt>
  407660:	ldr	w1, [x20]
  407664:	cbnz	w1, 407690 <ferror@plt+0x4500>
  407668:	ldr	x1, [sp, #56]
  40766c:	cmp	x19, x1
  407670:	b.eq	407634 <ferror@plt+0x44a4>  // b.none
  407674:	cbz	x1, 407680 <ferror@plt+0x44f0>
  407678:	ldrsb	w1, [x1]
  40767c:	cbnz	w1, 407634 <ferror@plt+0x44a4>
  407680:	ldp	x19, x20, [sp, #16]
  407684:	ldp	x21, x22, [sp, #32]
  407688:	ldp	x29, x30, [sp], #64
  40768c:	ret
  407690:	ldr	w0, [x22, #1072]
  407694:	cmp	w1, #0x22
  407698:	b.ne	407634 <ferror@plt+0x44a4>  // b.any
  40769c:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4076a0:	mov	x3, x19
  4076a4:	mov	x2, x21
  4076a8:	add	x1, x1, #0xde8
  4076ac:	bl	403160 <err@plt>
  4076b0:	stp	x29, x30, [sp, #-64]!
  4076b4:	mov	x29, sp
  4076b8:	stp	x19, x20, [sp, #16]
  4076bc:	mov	x19, x0
  4076c0:	stp	x21, x22, [sp, #32]
  4076c4:	mov	x21, x1
  4076c8:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  4076cc:	str	xzr, [sp, #56]
  4076d0:	bl	4030d0 <__errno_location@plt>
  4076d4:	str	wzr, [x0]
  4076d8:	cbz	x19, 4076ec <ferror@plt+0x455c>
  4076dc:	mov	x20, x0
  4076e0:	ldrsb	w0, [x19]
  4076e4:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  4076e8:	cbnz	w0, 407704 <ferror@plt+0x4574>
  4076ec:	ldr	w0, [x22, #1072]
  4076f0:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4076f4:	mov	x3, x19
  4076f8:	mov	x2, x21
  4076fc:	add	x1, x1, #0xde8
  407700:	bl	403080 <errx@plt>
  407704:	add	x1, sp, #0x38
  407708:	mov	x0, x19
  40770c:	mov	w3, #0x0                   	// #0
  407710:	mov	w2, #0x10                  	// #16
  407714:	bl	402d30 <__strtoul_internal@plt>
  407718:	ldr	w1, [x20]
  40771c:	cbnz	w1, 407748 <ferror@plt+0x45b8>
  407720:	ldr	x1, [sp, #56]
  407724:	cmp	x19, x1
  407728:	b.eq	4076ec <ferror@plt+0x455c>  // b.none
  40772c:	cbz	x1, 407738 <ferror@plt+0x45a8>
  407730:	ldrsb	w1, [x1]
  407734:	cbnz	w1, 4076ec <ferror@plt+0x455c>
  407738:	ldp	x19, x20, [sp, #16]
  40773c:	ldp	x21, x22, [sp, #32]
  407740:	ldp	x29, x30, [sp], #64
  407744:	ret
  407748:	ldr	w0, [x22, #1072]
  40774c:	cmp	w1, #0x22
  407750:	b.ne	4076ec <ferror@plt+0x455c>  // b.any
  407754:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  407758:	mov	x3, x19
  40775c:	mov	x2, x21
  407760:	add	x1, x1, #0xde8
  407764:	bl	403160 <err@plt>
  407768:	stp	x29, x30, [sp, #-64]!
  40776c:	mov	x29, sp
  407770:	stp	x19, x20, [sp, #16]
  407774:	mov	x19, x0
  407778:	stp	x21, x22, [sp, #32]
  40777c:	mov	x21, x1
  407780:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  407784:	str	xzr, [sp, #56]
  407788:	bl	4030d0 <__errno_location@plt>
  40778c:	str	wzr, [x0]
  407790:	cbz	x19, 4077a4 <ferror@plt+0x4614>
  407794:	mov	x20, x0
  407798:	ldrsb	w0, [x19]
  40779c:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  4077a0:	cbnz	w0, 4077bc <ferror@plt+0x462c>
  4077a4:	ldr	w0, [x22, #1072]
  4077a8:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4077ac:	mov	x3, x19
  4077b0:	mov	x2, x21
  4077b4:	add	x1, x1, #0xde8
  4077b8:	bl	403080 <errx@plt>
  4077bc:	mov	x0, x19
  4077c0:	add	x1, sp, #0x38
  4077c4:	bl	402a80 <strtod@plt>
  4077c8:	ldr	w0, [x20]
  4077cc:	cbnz	w0, 4077f8 <ferror@plt+0x4668>
  4077d0:	ldr	x0, [sp, #56]
  4077d4:	cmp	x0, x19
  4077d8:	b.eq	4077a4 <ferror@plt+0x4614>  // b.none
  4077dc:	cbz	x0, 4077e8 <ferror@plt+0x4658>
  4077e0:	ldrsb	w0, [x0]
  4077e4:	cbnz	w0, 4077a4 <ferror@plt+0x4614>
  4077e8:	ldp	x19, x20, [sp, #16]
  4077ec:	ldp	x21, x22, [sp, #32]
  4077f0:	ldp	x29, x30, [sp], #64
  4077f4:	ret
  4077f8:	cmp	w0, #0x22
  4077fc:	ldr	w0, [x22, #1072]
  407800:	b.ne	4077a4 <ferror@plt+0x4614>  // b.any
  407804:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  407808:	mov	x3, x19
  40780c:	mov	x2, x21
  407810:	add	x1, x1, #0xde8
  407814:	bl	403160 <err@plt>
  407818:	stp	x29, x30, [sp, #-64]!
  40781c:	mov	x29, sp
  407820:	stp	x19, x20, [sp, #16]
  407824:	mov	x19, x0
  407828:	stp	x21, x22, [sp, #32]
  40782c:	mov	x21, x1
  407830:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  407834:	str	xzr, [sp, #56]
  407838:	bl	4030d0 <__errno_location@plt>
  40783c:	str	wzr, [x0]
  407840:	cbz	x19, 407854 <ferror@plt+0x46c4>
  407844:	mov	x20, x0
  407848:	ldrsb	w0, [x19]
  40784c:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  407850:	cbnz	w0, 40786c <ferror@plt+0x46dc>
  407854:	ldr	w0, [x22, #1072]
  407858:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  40785c:	mov	x3, x19
  407860:	mov	x2, x21
  407864:	add	x1, x1, #0xde8
  407868:	bl	403080 <errx@plt>
  40786c:	add	x1, sp, #0x38
  407870:	mov	x0, x19
  407874:	mov	w2, #0xa                   	// #10
  407878:	bl	402ec0 <strtol@plt>
  40787c:	ldr	w1, [x20]
  407880:	cbnz	w1, 4078ac <ferror@plt+0x471c>
  407884:	ldr	x1, [sp, #56]
  407888:	cmp	x1, x19
  40788c:	b.eq	407854 <ferror@plt+0x46c4>  // b.none
  407890:	cbz	x1, 40789c <ferror@plt+0x470c>
  407894:	ldrsb	w1, [x1]
  407898:	cbnz	w1, 407854 <ferror@plt+0x46c4>
  40789c:	ldp	x19, x20, [sp, #16]
  4078a0:	ldp	x21, x22, [sp, #32]
  4078a4:	ldp	x29, x30, [sp], #64
  4078a8:	ret
  4078ac:	ldr	w0, [x22, #1072]
  4078b0:	cmp	w1, #0x22
  4078b4:	b.ne	407854 <ferror@plt+0x46c4>  // b.any
  4078b8:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4078bc:	mov	x3, x19
  4078c0:	mov	x2, x21
  4078c4:	add	x1, x1, #0xde8
  4078c8:	bl	403160 <err@plt>
  4078cc:	nop
  4078d0:	stp	x29, x30, [sp, #-64]!
  4078d4:	mov	x29, sp
  4078d8:	stp	x19, x20, [sp, #16]
  4078dc:	mov	x19, x0
  4078e0:	stp	x21, x22, [sp, #32]
  4078e4:	mov	x21, x1
  4078e8:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  4078ec:	str	xzr, [sp, #56]
  4078f0:	bl	4030d0 <__errno_location@plt>
  4078f4:	str	wzr, [x0]
  4078f8:	cbz	x19, 40790c <ferror@plt+0x477c>
  4078fc:	mov	x20, x0
  407900:	ldrsb	w0, [x19]
  407904:	adrp	x22, 41e000 <ferror@plt+0x1ae70>
  407908:	cbnz	w0, 407924 <ferror@plt+0x4794>
  40790c:	ldr	w0, [x22, #1072]
  407910:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  407914:	mov	x3, x19
  407918:	mov	x2, x21
  40791c:	add	x1, x1, #0xde8
  407920:	bl	403080 <errx@plt>
  407924:	add	x1, sp, #0x38
  407928:	mov	x0, x19
  40792c:	mov	w2, #0xa                   	// #10
  407930:	bl	4029c0 <strtoul@plt>
  407934:	ldr	w1, [x20]
  407938:	cbnz	w1, 407964 <ferror@plt+0x47d4>
  40793c:	ldr	x1, [sp, #56]
  407940:	cmp	x1, x19
  407944:	b.eq	40790c <ferror@plt+0x477c>  // b.none
  407948:	cbz	x1, 407954 <ferror@plt+0x47c4>
  40794c:	ldrsb	w1, [x1]
  407950:	cbnz	w1, 40790c <ferror@plt+0x477c>
  407954:	ldp	x19, x20, [sp, #16]
  407958:	ldp	x21, x22, [sp, #32]
  40795c:	ldp	x29, x30, [sp], #64
  407960:	ret
  407964:	ldr	w0, [x22, #1072]
  407968:	cmp	w1, #0x22
  40796c:	b.ne	40790c <ferror@plt+0x477c>  // b.any
  407970:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  407974:	mov	x3, x19
  407978:	mov	x2, x21
  40797c:	add	x1, x1, #0xde8
  407980:	bl	403160 <err@plt>
  407984:	nop
  407988:	stp	x29, x30, [sp, #-48]!
  40798c:	mov	x29, sp
  407990:	stp	x19, x20, [sp, #16]
  407994:	mov	x19, x1
  407998:	mov	x20, x0
  40799c:	add	x1, sp, #0x28
  4079a0:	bl	406e88 <ferror@plt+0x3cf8>
  4079a4:	cbz	w0, 4079dc <ferror@plt+0x484c>
  4079a8:	bl	4030d0 <__errno_location@plt>
  4079ac:	ldr	w1, [x0]
  4079b0:	adrp	x2, 41e000 <ferror@plt+0x1ae70>
  4079b4:	mov	x3, x20
  4079b8:	ldr	w0, [x2, #1072]
  4079bc:	mov	x2, x19
  4079c0:	cbz	w1, 4079d0 <ferror@plt+0x4840>
  4079c4:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4079c8:	add	x1, x1, #0xde8
  4079cc:	bl	403160 <err@plt>
  4079d0:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4079d4:	add	x1, x1, #0xde8
  4079d8:	bl	403080 <errx@plt>
  4079dc:	ldp	x19, x20, [sp, #16]
  4079e0:	ldr	x0, [sp, #40]
  4079e4:	ldp	x29, x30, [sp], #48
  4079e8:	ret
  4079ec:	nop
  4079f0:	stp	x29, x30, [sp, #-32]!
  4079f4:	mov	x29, sp
  4079f8:	str	x19, [sp, #16]
  4079fc:	mov	x19, x1
  407a00:	mov	x1, x2
  407a04:	bl	407768 <ferror@plt+0x45d8>
  407a08:	fcvtzs	d2, d0
  407a0c:	mov	x0, #0x848000000000        	// #145685290680320
  407a10:	movk	x0, #0x412e, lsl #48
  407a14:	fmov	d1, x0
  407a18:	scvtf	d3, d2
  407a1c:	fsub	d0, d0, d3
  407a20:	fmul	d0, d0, d1
  407a24:	fcvtzs	d0, d0
  407a28:	stp	d2, d0, [x19]
  407a2c:	ldr	x19, [sp, #16]
  407a30:	ldp	x29, x30, [sp], #32
  407a34:	ret
  407a38:	mov	w2, w0
  407a3c:	mov	x0, x1
  407a40:	and	w1, w2, #0xf000
  407a44:	add	x14, x0, #0x1
  407a48:	cmp	w1, #0x4, lsl #12
  407a4c:	add	x13, x0, #0x2
  407a50:	add	x12, x0, #0x3
  407a54:	add	x11, x0, #0x4
  407a58:	add	x10, x0, #0x5
  407a5c:	add	x9, x0, #0x6
  407a60:	add	x8, x0, #0x7
  407a64:	add	x7, x0, #0x8
  407a68:	add	x6, x0, #0x9
  407a6c:	b.eq	407bd8 <ferror@plt+0x4a48>  // b.none
  407a70:	cmp	w1, #0xa, lsl #12
  407a74:	b.eq	407acc <ferror@plt+0x493c>  // b.none
  407a78:	cmp	w1, #0x2, lsl #12
  407a7c:	b.eq	407bf8 <ferror@plt+0x4a68>  // b.none
  407a80:	cmp	w1, #0x6, lsl #12
  407a84:	b.eq	407be8 <ferror@plt+0x4a58>  // b.none
  407a88:	cmp	w1, #0xc, lsl #12
  407a8c:	b.eq	407c08 <ferror@plt+0x4a78>  // b.none
  407a90:	cmp	w1, #0x1, lsl #12
  407a94:	b.eq	407c18 <ferror@plt+0x4a88>  // b.none
  407a98:	cmp	w1, #0x8, lsl #12
  407a9c:	b.eq	407c28 <ferror@plt+0x4a98>  // b.none
  407aa0:	mov	x4, x6
  407aa4:	mov	x6, x7
  407aa8:	mov	x7, x8
  407aac:	mov	x8, x9
  407ab0:	mov	x9, x10
  407ab4:	mov	x10, x11
  407ab8:	mov	x11, x12
  407abc:	mov	x12, x13
  407ac0:	mov	x13, x14
  407ac4:	mov	x14, x0
  407ac8:	b	407ad8 <ferror@plt+0x4948>
  407acc:	mov	x4, x0
  407ad0:	mov	w1, #0x6c                  	// #108
  407ad4:	strb	w1, [x4], #10
  407ad8:	tst	x2, #0x100
  407adc:	mov	w5, #0x2d                  	// #45
  407ae0:	mov	w3, #0x72                  	// #114
  407ae4:	csel	w3, w3, w5, ne  // ne = any
  407ae8:	tst	x2, #0x80
  407aec:	strb	w3, [x14]
  407af0:	mov	w3, #0x77                  	// #119
  407af4:	csel	w3, w3, w5, ne  // ne = any
  407af8:	strb	w3, [x13]
  407afc:	and	w1, w2, #0x40
  407b00:	tbz	w2, #11, 407ba0 <ferror@plt+0x4a10>
  407b04:	cmp	w1, #0x0
  407b08:	mov	w3, #0x53                  	// #83
  407b0c:	mov	w1, #0x73                  	// #115
  407b10:	csel	w1, w1, w3, ne  // ne = any
  407b14:	tst	x2, #0x20
  407b18:	strb	w1, [x12]
  407b1c:	mov	w5, #0x2d                  	// #45
  407b20:	mov	w3, #0x72                  	// #114
  407b24:	csel	w3, w3, w5, ne  // ne = any
  407b28:	tst	x2, #0x10
  407b2c:	strb	w3, [x11]
  407b30:	mov	w3, #0x77                  	// #119
  407b34:	csel	w3, w3, w5, ne  // ne = any
  407b38:	strb	w3, [x10]
  407b3c:	and	w1, w2, #0x8
  407b40:	tbz	w2, #10, 407bc8 <ferror@plt+0x4a38>
  407b44:	cmp	w1, #0x0
  407b48:	mov	w3, #0x53                  	// #83
  407b4c:	mov	w1, #0x73                  	// #115
  407b50:	csel	w1, w1, w3, ne  // ne = any
  407b54:	tst	x2, #0x4
  407b58:	strb	w1, [x9]
  407b5c:	mov	w5, #0x2d                  	// #45
  407b60:	mov	w3, #0x72                  	// #114
  407b64:	csel	w3, w3, w5, ne  // ne = any
  407b68:	tst	x2, #0x2
  407b6c:	strb	w3, [x8]
  407b70:	mov	w3, #0x77                  	// #119
  407b74:	csel	w3, w3, w5, ne  // ne = any
  407b78:	strb	w3, [x7]
  407b7c:	and	w1, w2, #0x1
  407b80:	tbz	w2, #9, 407bb0 <ferror@plt+0x4a20>
  407b84:	cmp	w1, #0x0
  407b88:	mov	w2, #0x54                  	// #84
  407b8c:	mov	w1, #0x74                  	// #116
  407b90:	csel	w1, w1, w2, ne  // ne = any
  407b94:	strb	w1, [x6]
  407b98:	strb	wzr, [x4]
  407b9c:	ret
  407ba0:	cmp	w1, #0x0
  407ba4:	mov	w1, #0x78                  	// #120
  407ba8:	csel	w1, w1, w5, ne  // ne = any
  407bac:	b	407b14 <ferror@plt+0x4984>
  407bb0:	cmp	w1, #0x0
  407bb4:	mov	w1, #0x78                  	// #120
  407bb8:	csel	w1, w1, w5, ne  // ne = any
  407bbc:	strb	w1, [x6]
  407bc0:	strb	wzr, [x4]
  407bc4:	ret
  407bc8:	cmp	w1, #0x0
  407bcc:	mov	w1, #0x78                  	// #120
  407bd0:	csel	w1, w1, w5, ne  // ne = any
  407bd4:	b	407b54 <ferror@plt+0x49c4>
  407bd8:	mov	x4, x0
  407bdc:	mov	w1, #0x64                  	// #100
  407be0:	strb	w1, [x4], #10
  407be4:	b	407ad8 <ferror@plt+0x4948>
  407be8:	mov	x4, x0
  407bec:	mov	w1, #0x62                  	// #98
  407bf0:	strb	w1, [x4], #10
  407bf4:	b	407ad8 <ferror@plt+0x4948>
  407bf8:	mov	x4, x0
  407bfc:	mov	w1, #0x63                  	// #99
  407c00:	strb	w1, [x4], #10
  407c04:	b	407ad8 <ferror@plt+0x4948>
  407c08:	mov	x4, x0
  407c0c:	mov	w1, #0x73                  	// #115
  407c10:	strb	w1, [x4], #10
  407c14:	b	407ad8 <ferror@plt+0x4948>
  407c18:	mov	x4, x0
  407c1c:	mov	w1, #0x70                  	// #112
  407c20:	strb	w1, [x4], #10
  407c24:	b	407ad8 <ferror@plt+0x4948>
  407c28:	mov	x4, x0
  407c2c:	mov	w1, #0x2d                  	// #45
  407c30:	strb	w1, [x4], #10
  407c34:	b	407ad8 <ferror@plt+0x4948>
  407c38:	stp	x29, x30, [sp, #-96]!
  407c3c:	mov	x29, sp
  407c40:	stp	x19, x20, [sp, #16]
  407c44:	add	x20, sp, #0x38
  407c48:	mov	x4, x20
  407c4c:	stp	x21, x22, [sp, #32]
  407c50:	tbz	w0, #1, 407c60 <ferror@plt+0x4ad0>
  407c54:	add	x4, x20, #0x1
  407c58:	mov	w2, #0x20                  	// #32
  407c5c:	strb	w2, [sp, #56]
  407c60:	cmp	x1, #0x3ff
  407c64:	b.ls	407dac <ferror@plt+0x4c1c>  // b.plast
  407c68:	mov	x2, #0xfffff               	// #1048575
  407c6c:	cmp	x1, x2
  407c70:	b.ls	407e28 <ferror@plt+0x4c98>  // b.plast
  407c74:	mov	x2, #0x3fffffff            	// #1073741823
  407c78:	cmp	x1, x2
  407c7c:	b.ls	407e34 <ferror@plt+0x4ca4>  // b.plast
  407c80:	mov	x2, #0xffffffffff          	// #1099511627775
  407c84:	cmp	x1, x2
  407c88:	b.ls	407e40 <ferror@plt+0x4cb0>  // b.plast
  407c8c:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  407c90:	cmp	x1, x2
  407c94:	b.ls	407e4c <ferror@plt+0x4cbc>  // b.plast
  407c98:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  407c9c:	cmp	x1, x2
  407ca0:	b.ls	407e58 <ferror@plt+0x4cc8>  // b.plast
  407ca4:	mov	w3, #0x3c                  	// #60
  407ca8:	mov	w6, #0x46                  	// #70
  407cac:	mov	w7, #0xcccd                	// #52429
  407cb0:	adrp	x8, 40b000 <ferror@plt+0x7e70>
  407cb4:	movk	w7, #0xcccc, lsl #16
  407cb8:	add	x8, x8, #0xe18
  407cbc:	mov	x2, #0xffffffffffffffff    	// #-1
  407cc0:	lsr	x22, x1, x3
  407cc4:	umull	x7, w3, w7
  407cc8:	lsl	x2, x2, x3
  407ccc:	bic	x2, x1, x2
  407cd0:	and	w5, w0, #0x1
  407cd4:	mov	w3, w22
  407cd8:	lsr	x7, x7, #35
  407cdc:	ldrsb	w1, [x8, w7, sxtw]
  407ce0:	strb	w1, [x4]
  407ce4:	cmp	w1, #0x42
  407ce8:	add	x1, x4, #0x1
  407cec:	csel	w5, w5, wzr, ne  // ne = any
  407cf0:	cbz	w5, 407d00 <ferror@plt+0x4b70>
  407cf4:	add	x1, x4, #0x3
  407cf8:	mov	w5, #0x4269                	// #17001
  407cfc:	sturh	w5, [x4, #1]
  407d00:	strb	wzr, [x1]
  407d04:	cbz	x2, 407db8 <ferror@plt+0x4c28>
  407d08:	sub	w6, w6, #0x14
  407d0c:	lsr	x2, x2, x6
  407d10:	tbz	w0, #2, 407dec <ferror@plt+0x4c5c>
  407d14:	add	x2, x2, #0x5
  407d18:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407d1c:	movk	x0, #0xcccd
  407d20:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  407d24:	movk	x4, #0x1999, lsl #48
  407d28:	umulh	x19, x2, x0
  407d2c:	lsr	x19, x19, #3
  407d30:	mul	x1, x19, x0
  407d34:	umulh	x0, x19, x0
  407d38:	ror	x1, x1, #1
  407d3c:	lsr	x0, x0, #3
  407d40:	cmp	x1, x4
  407d44:	csel	x19, x19, x0, hi  // hi = pmore
  407d48:	cbz	x19, 407db8 <ferror@plt+0x4c28>
  407d4c:	bl	402bc0 <localeconv@plt>
  407d50:	cbz	x0, 407e1c <ferror@plt+0x4c8c>
  407d54:	ldr	x4, [x0]
  407d58:	cbz	x4, 407e1c <ferror@plt+0x4c8c>
  407d5c:	ldrsb	w1, [x4]
  407d60:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  407d64:	add	x0, x0, #0xfc8
  407d68:	cmp	w1, #0x0
  407d6c:	csel	x4, x0, x4, eq  // eq = none
  407d70:	mov	x6, x20
  407d74:	mov	x5, x19
  407d78:	mov	w3, w22
  407d7c:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  407d80:	add	x2, x2, #0xe20
  407d84:	add	x21, sp, #0x40
  407d88:	mov	x1, #0x20                  	// #32
  407d8c:	mov	x0, x21
  407d90:	bl	402bb0 <snprintf@plt>
  407d94:	mov	x0, x21
  407d98:	bl	402db0 <strdup@plt>
  407d9c:	ldp	x19, x20, [sp, #16]
  407da0:	ldp	x21, x22, [sp, #32]
  407da4:	ldp	x29, x30, [sp], #96
  407da8:	ret
  407dac:	mov	w3, w1
  407db0:	mov	w0, #0x42                  	// #66
  407db4:	strh	w0, [x4]
  407db8:	mov	x4, x20
  407dbc:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  407dc0:	add	x2, x2, #0xe30
  407dc4:	add	x21, sp, #0x40
  407dc8:	mov	x1, #0x20                  	// #32
  407dcc:	mov	x0, x21
  407dd0:	bl	402bb0 <snprintf@plt>
  407dd4:	mov	x0, x21
  407dd8:	bl	402db0 <strdup@plt>
  407ddc:	ldp	x19, x20, [sp, #16]
  407de0:	ldp	x21, x22, [sp, #32]
  407de4:	ldp	x29, x30, [sp], #96
  407de8:	ret
  407dec:	add	x2, x2, #0x32
  407df0:	mov	x5, #0xf5c3                	// #62915
  407df4:	movk	x5, #0x5c28, lsl #16
  407df8:	lsr	x19, x2, #2
  407dfc:	movk	x5, #0xc28f, lsl #32
  407e00:	movk	x5, #0x28f5, lsl #48
  407e04:	umulh	x19, x19, x5
  407e08:	lsr	x19, x19, #2
  407e0c:	cmp	x19, #0xa
  407e10:	b.ne	407d48 <ferror@plt+0x4bb8>  // b.any
  407e14:	add	w3, w22, #0x1
  407e18:	b	407db8 <ferror@plt+0x4c28>
  407e1c:	adrp	x4, 40b000 <ferror@plt+0x7e70>
  407e20:	add	x4, x4, #0xfc8
  407e24:	b	407d70 <ferror@plt+0x4be0>
  407e28:	mov	w6, #0x14                  	// #20
  407e2c:	sub	w3, w6, #0xa
  407e30:	b	407cac <ferror@plt+0x4b1c>
  407e34:	mov	w6, #0x1e                  	// #30
  407e38:	sub	w3, w6, #0xa
  407e3c:	b	407cac <ferror@plt+0x4b1c>
  407e40:	mov	w6, #0x28                  	// #40
  407e44:	sub	w3, w6, #0xa
  407e48:	b	407cac <ferror@plt+0x4b1c>
  407e4c:	mov	w6, #0x32                  	// #50
  407e50:	sub	w3, w6, #0xa
  407e54:	b	407cac <ferror@plt+0x4b1c>
  407e58:	mov	w6, #0x3c                  	// #60
  407e5c:	sub	w3, w6, #0xa
  407e60:	b	407cac <ferror@plt+0x4b1c>
  407e64:	nop
  407e68:	cbz	x0, 407f64 <ferror@plt+0x4dd4>
  407e6c:	stp	x29, x30, [sp, #-64]!
  407e70:	mov	x29, sp
  407e74:	stp	x19, x20, [sp, #16]
  407e78:	mov	x20, x0
  407e7c:	ldrsb	w4, [x0]
  407e80:	cbz	w4, 407f54 <ferror@plt+0x4dc4>
  407e84:	cmp	x1, #0x0
  407e88:	stp	x21, x22, [sp, #32]
  407e8c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  407e90:	stp	x23, x24, [sp, #48]
  407e94:	mov	x21, x2
  407e98:	mov	x23, x1
  407e9c:	mov	x22, x3
  407ea0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  407ea4:	b.eq	407f4c <ferror@plt+0x4dbc>  // b.none
  407ea8:	mov	x19, #0x0                   	// #0
  407eac:	nop
  407eb0:	cmp	w4, #0x2c
  407eb4:	ldrsb	w4, [x20, #1]
  407eb8:	b.eq	407ee4 <ferror@plt+0x4d54>  // b.none
  407ebc:	cbz	w4, 407eec <ferror@plt+0x4d5c>
  407ec0:	add	x20, x20, #0x1
  407ec4:	cmp	x21, x19
  407ec8:	b.hi	407eb0 <ferror@plt+0x4d20>  // b.pmore
  407ecc:	mov	w0, #0xfffffffe            	// #-2
  407ed0:	ldp	x19, x20, [sp, #16]
  407ed4:	ldp	x21, x22, [sp, #32]
  407ed8:	ldp	x23, x24, [sp, #48]
  407edc:	ldp	x29, x30, [sp], #64
  407ee0:	ret
  407ee4:	mov	x24, x20
  407ee8:	cbnz	w4, 407ef0 <ferror@plt+0x4d60>
  407eec:	add	x24, x20, #0x1
  407ef0:	cmp	x0, x24
  407ef4:	b.cs	407f4c <ferror@plt+0x4dbc>  // b.hs, b.nlast
  407ef8:	sub	x1, x24, x0
  407efc:	blr	x22
  407f00:	cmn	w0, #0x1
  407f04:	b.eq	407f4c <ferror@plt+0x4dbc>  // b.none
  407f08:	str	w0, [x23, x19, lsl #2]
  407f0c:	add	x19, x19, #0x1
  407f10:	ldrsb	w0, [x24]
  407f14:	cbz	w0, 407f34 <ferror@plt+0x4da4>
  407f18:	mov	x0, x20
  407f1c:	ldrsb	w4, [x0, #1]!
  407f20:	cbz	w4, 407f34 <ferror@plt+0x4da4>
  407f24:	cmp	x21, x19
  407f28:	b.ls	407ecc <ferror@plt+0x4d3c>  // b.plast
  407f2c:	mov	x20, x0
  407f30:	b	407eb0 <ferror@plt+0x4d20>
  407f34:	mov	w0, w19
  407f38:	ldp	x19, x20, [sp, #16]
  407f3c:	ldp	x21, x22, [sp, #32]
  407f40:	ldp	x23, x24, [sp, #48]
  407f44:	ldp	x29, x30, [sp], #64
  407f48:	ret
  407f4c:	ldp	x21, x22, [sp, #32]
  407f50:	ldp	x23, x24, [sp, #48]
  407f54:	mov	w0, #0xffffffff            	// #-1
  407f58:	ldp	x19, x20, [sp, #16]
  407f5c:	ldp	x29, x30, [sp], #64
  407f60:	ret
  407f64:	mov	w0, #0xffffffff            	// #-1
  407f68:	ret
  407f6c:	nop
  407f70:	cbz	x0, 407fec <ferror@plt+0x4e5c>
  407f74:	stp	x29, x30, [sp, #-32]!
  407f78:	mov	x29, sp
  407f7c:	str	x19, [sp, #16]
  407f80:	mov	x19, x3
  407f84:	mov	x3, x4
  407f88:	cmp	x19, #0x0
  407f8c:	ldrsb	w4, [x0]
  407f90:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  407f94:	b.eq	407fe4 <ferror@plt+0x4e54>  // b.none
  407f98:	ldr	x5, [x19]
  407f9c:	cmp	x5, x2
  407fa0:	b.hi	407fe4 <ferror@plt+0x4e54>  // b.pmore
  407fa4:	cmp	w4, #0x2b
  407fa8:	b.eq	407fd4 <ferror@plt+0x4e44>  // b.none
  407fac:	str	xzr, [x19]
  407fb0:	bl	407e68 <ferror@plt+0x4cd8>
  407fb4:	cmp	w0, #0x0
  407fb8:	b.le	407fc8 <ferror@plt+0x4e38>
  407fbc:	ldr	x1, [x19]
  407fc0:	add	x1, x1, w0, sxtw
  407fc4:	str	x1, [x19]
  407fc8:	ldr	x19, [sp, #16]
  407fcc:	ldp	x29, x30, [sp], #32
  407fd0:	ret
  407fd4:	add	x0, x0, #0x1
  407fd8:	add	x1, x1, x5, lsl #2
  407fdc:	sub	x2, x2, x5
  407fe0:	b	407fb0 <ferror@plt+0x4e20>
  407fe4:	mov	w0, #0xffffffff            	// #-1
  407fe8:	b	407fc8 <ferror@plt+0x4e38>
  407fec:	mov	w0, #0xffffffff            	// #-1
  407ff0:	ret
  407ff4:	nop
  407ff8:	cmp	x2, #0x0
  407ffc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  408000:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  408004:	b.eq	4080e0 <ferror@plt+0x4f50>  // b.none
  408008:	stp	x29, x30, [sp, #-64]!
  40800c:	mov	x29, sp
  408010:	stp	x19, x20, [sp, #16]
  408014:	mov	x20, x2
  408018:	mov	x19, x0
  40801c:	stp	x21, x22, [sp, #32]
  408020:	mov	w21, #0x1                   	// #1
  408024:	str	x23, [sp, #48]
  408028:	mov	x23, x1
  40802c:	ldrsb	w3, [x0]
  408030:	cbz	w3, 4080c8 <ferror@plt+0x4f38>
  408034:	nop
  408038:	cmp	w3, #0x2c
  40803c:	ldrsb	w3, [x19, #1]
  408040:	b.eq	408058 <ferror@plt+0x4ec8>  // b.none
  408044:	cbz	w3, 4080a4 <ferror@plt+0x4f14>
  408048:	add	x19, x19, #0x1
  40804c:	cmp	w3, #0x2c
  408050:	ldrsb	w3, [x19, #1]
  408054:	b.ne	408044 <ferror@plt+0x4eb4>  // b.any
  408058:	mov	x22, x19
  40805c:	cbz	w3, 4080a4 <ferror@plt+0x4f14>
  408060:	cmp	x0, x22
  408064:	b.cs	4080b0 <ferror@plt+0x4f20>  // b.hs, b.nlast
  408068:	sub	x1, x22, x0
  40806c:	blr	x20
  408070:	tbnz	w0, #31, 4080b4 <ferror@plt+0x4f24>
  408074:	asr	w2, w0, #3
  408078:	and	w0, w0, #0x7
  40807c:	lsl	w0, w21, w0
  408080:	ldrb	w1, [x23, w2, sxtw]
  408084:	orr	w0, w0, w1
  408088:	strb	w0, [x23, w2, sxtw]
  40808c:	ldrsb	w0, [x22]
  408090:	cbz	w0, 4080c8 <ferror@plt+0x4f38>
  408094:	ldrsb	w3, [x19, #1]!
  408098:	cbz	w3, 4080c8 <ferror@plt+0x4f38>
  40809c:	mov	x0, x19
  4080a0:	b	408038 <ferror@plt+0x4ea8>
  4080a4:	add	x22, x19, #0x1
  4080a8:	cmp	x0, x22
  4080ac:	b.cc	408068 <ferror@plt+0x4ed8>  // b.lo, b.ul, b.last
  4080b0:	mov	w0, #0xffffffff            	// #-1
  4080b4:	ldp	x19, x20, [sp, #16]
  4080b8:	ldp	x21, x22, [sp, #32]
  4080bc:	ldr	x23, [sp, #48]
  4080c0:	ldp	x29, x30, [sp], #64
  4080c4:	ret
  4080c8:	mov	w0, #0x0                   	// #0
  4080cc:	ldp	x19, x20, [sp, #16]
  4080d0:	ldp	x21, x22, [sp, #32]
  4080d4:	ldr	x23, [sp, #48]
  4080d8:	ldp	x29, x30, [sp], #64
  4080dc:	ret
  4080e0:	mov	w0, #0xffffffea            	// #-22
  4080e4:	ret
  4080e8:	cmp	x2, #0x0
  4080ec:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4080f0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4080f4:	b.eq	4081b4 <ferror@plt+0x5024>  // b.none
  4080f8:	stp	x29, x30, [sp, #-48]!
  4080fc:	mov	x29, sp
  408100:	stp	x19, x20, [sp, #16]
  408104:	mov	x19, x0
  408108:	stp	x21, x22, [sp, #32]
  40810c:	mov	x21, x2
  408110:	mov	x22, x1
  408114:	ldrsb	w3, [x0]
  408118:	cbz	w3, 4081a0 <ferror@plt+0x5010>
  40811c:	nop
  408120:	cmp	w3, #0x2c
  408124:	ldrsb	w3, [x19, #1]
  408128:	b.eq	408140 <ferror@plt+0x4fb0>  // b.none
  40812c:	cbz	w3, 408180 <ferror@plt+0x4ff0>
  408130:	add	x19, x19, #0x1
  408134:	cmp	w3, #0x2c
  408138:	ldrsb	w3, [x19, #1]
  40813c:	b.ne	40812c <ferror@plt+0x4f9c>  // b.any
  408140:	mov	x20, x19
  408144:	cbz	w3, 408180 <ferror@plt+0x4ff0>
  408148:	cmp	x0, x20
  40814c:	b.cs	40818c <ferror@plt+0x4ffc>  // b.hs, b.nlast
  408150:	sub	x1, x20, x0
  408154:	blr	x21
  408158:	tbnz	x0, #63, 408190 <ferror@plt+0x5000>
  40815c:	ldr	x2, [x22]
  408160:	orr	x0, x2, x0
  408164:	str	x0, [x22]
  408168:	ldrsb	w0, [x20]
  40816c:	cbz	w0, 4081a0 <ferror@plt+0x5010>
  408170:	ldrsb	w3, [x19, #1]!
  408174:	cbz	w3, 4081a0 <ferror@plt+0x5010>
  408178:	mov	x0, x19
  40817c:	b	408120 <ferror@plt+0x4f90>
  408180:	add	x20, x19, #0x1
  408184:	cmp	x0, x20
  408188:	b.cc	408150 <ferror@plt+0x4fc0>  // b.lo, b.ul, b.last
  40818c:	mov	w0, #0xffffffff            	// #-1
  408190:	ldp	x19, x20, [sp, #16]
  408194:	ldp	x21, x22, [sp, #32]
  408198:	ldp	x29, x30, [sp], #48
  40819c:	ret
  4081a0:	mov	w0, #0x0                   	// #0
  4081a4:	ldp	x19, x20, [sp, #16]
  4081a8:	ldp	x21, x22, [sp, #32]
  4081ac:	ldp	x29, x30, [sp], #48
  4081b0:	ret
  4081b4:	mov	w0, #0xffffffea            	// #-22
  4081b8:	ret
  4081bc:	nop
  4081c0:	stp	x29, x30, [sp, #-80]!
  4081c4:	mov	x29, sp
  4081c8:	str	xzr, [sp, #72]
  4081cc:	cbz	x0, 408260 <ferror@plt+0x50d0>
  4081d0:	stp	x19, x20, [sp, #16]
  4081d4:	mov	x19, x0
  4081d8:	mov	x20, x2
  4081dc:	stp	x21, x22, [sp, #32]
  4081e0:	mov	w21, w3
  4081e4:	stp	x23, x24, [sp, #48]
  4081e8:	mov	x23, x1
  4081ec:	str	w3, [x1]
  4081f0:	str	w3, [x2]
  4081f4:	bl	4030d0 <__errno_location@plt>
  4081f8:	str	wzr, [x0]
  4081fc:	mov	x22, x0
  408200:	ldrsb	w0, [x19]
  408204:	cmp	w0, #0x3a
  408208:	b.eq	40826c <ferror@plt+0x50dc>  // b.none
  40820c:	add	x24, sp, #0x48
  408210:	mov	x0, x19
  408214:	mov	x1, x24
  408218:	mov	w2, #0xa                   	// #10
  40821c:	bl	402ec0 <strtol@plt>
  408220:	str	w0, [x23]
  408224:	str	w0, [x20]
  408228:	ldr	w0, [x22]
  40822c:	cbnz	w0, 4082a4 <ferror@plt+0x5114>
  408230:	ldr	x2, [sp, #72]
  408234:	cmp	x2, #0x0
  408238:	ccmp	x2, x19, #0x4, ne  // ne = any
  40823c:	b.eq	4082a4 <ferror@plt+0x5114>  // b.none
  408240:	ldrsb	w3, [x2]
  408244:	cmp	w3, #0x3a
  408248:	b.eq	4082b8 <ferror@plt+0x5128>  // b.none
  40824c:	cmp	w3, #0x2d
  408250:	b.eq	4082d4 <ferror@plt+0x5144>  // b.none
  408254:	ldp	x19, x20, [sp, #16]
  408258:	ldp	x21, x22, [sp, #32]
  40825c:	ldp	x23, x24, [sp, #48]
  408260:	mov	w0, #0x0                   	// #0
  408264:	ldp	x29, x30, [sp], #80
  408268:	ret
  40826c:	add	x19, x19, #0x1
  408270:	add	x1, sp, #0x48
  408274:	mov	x0, x19
  408278:	mov	w2, #0xa                   	// #10
  40827c:	bl	402ec0 <strtol@plt>
  408280:	str	w0, [x20]
  408284:	ldr	w0, [x22]
  408288:	cbnz	w0, 4082a4 <ferror@plt+0x5114>
  40828c:	ldr	x0, [sp, #72]
  408290:	cbz	x0, 4082a4 <ferror@plt+0x5114>
  408294:	ldrsb	w1, [x0]
  408298:	cmp	w1, #0x0
  40829c:	ccmp	x0, x19, #0x4, eq  // eq = none
  4082a0:	b.ne	408254 <ferror@plt+0x50c4>  // b.any
  4082a4:	mov	w0, #0xffffffff            	// #-1
  4082a8:	ldp	x19, x20, [sp, #16]
  4082ac:	ldp	x21, x22, [sp, #32]
  4082b0:	ldp	x23, x24, [sp, #48]
  4082b4:	b	408264 <ferror@plt+0x50d4>
  4082b8:	ldrsb	w1, [x2, #1]
  4082bc:	cbnz	w1, 4082d4 <ferror@plt+0x5144>
  4082c0:	ldp	x23, x24, [sp, #48]
  4082c4:	str	w21, [x20]
  4082c8:	ldp	x19, x20, [sp, #16]
  4082cc:	ldp	x21, x22, [sp, #32]
  4082d0:	b	408264 <ferror@plt+0x50d4>
  4082d4:	str	wzr, [x22]
  4082d8:	add	x19, x2, #0x1
  4082dc:	mov	x1, x24
  4082e0:	mov	x0, x19
  4082e4:	mov	w2, #0xa                   	// #10
  4082e8:	str	xzr, [sp, #72]
  4082ec:	bl	402ec0 <strtol@plt>
  4082f0:	str	w0, [x20]
  4082f4:	ldr	w0, [x22]
  4082f8:	cbz	w0, 40828c <ferror@plt+0x50fc>
  4082fc:	b	4082a4 <ferror@plt+0x5114>
  408300:	cmp	x1, #0x0
  408304:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  408308:	b.eq	408494 <ferror@plt+0x5304>  // b.none
  40830c:	stp	x29, x30, [sp, #-48]!
  408310:	mov	x29, sp
  408314:	stp	x19, x20, [sp, #16]
  408318:	mov	x19, x0
  40831c:	mov	x20, x1
  408320:	stp	x21, x22, [sp, #32]
  408324:	ldrsb	w0, [x19]
  408328:	cmp	w0, #0x2f
  40832c:	b.eq	408338 <ferror@plt+0x51a8>  // b.none
  408330:	b	4083fc <ferror@plt+0x526c>
  408334:	add	x19, x19, #0x1
  408338:	ldrsb	w0, [x19, #1]
  40833c:	cmp	w0, #0x2f
  408340:	b.eq	408334 <ferror@plt+0x51a4>  // b.none
  408344:	ldrsb	w0, [x19, #1]
  408348:	mov	x21, #0x1                   	// #1
  40834c:	cmp	w0, #0x2f
  408350:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  408354:	b.eq	40836c <ferror@plt+0x51dc>  // b.none
  408358:	add	x21, x21, #0x1
  40835c:	ldrsb	w0, [x19, x21]
  408360:	cmp	w0, #0x2f
  408364:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  408368:	b.ne	408358 <ferror@plt+0x51c8>  // b.any
  40836c:	ldrsb	w0, [x20]
  408370:	cmp	w0, #0x2f
  408374:	b.eq	408380 <ferror@plt+0x51f0>  // b.none
  408378:	b	408418 <ferror@plt+0x5288>
  40837c:	add	x20, x20, #0x1
  408380:	ldrsb	w0, [x20, #1]
  408384:	cmp	w0, #0x2f
  408388:	b.eq	40837c <ferror@plt+0x51ec>  // b.none
  40838c:	ldrsb	w0, [x20, #1]
  408390:	cmp	w0, #0x2f
  408394:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  408398:	b.eq	408488 <ferror@plt+0x52f8>  // b.none
  40839c:	mov	x22, #0x1                   	// #1
  4083a0:	add	x22, x22, #0x1
  4083a4:	ldrsb	w0, [x20, x22]
  4083a8:	cmp	w0, #0x2f
  4083ac:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4083b0:	b.ne	4083a0 <ferror@plt+0x5210>  // b.any
  4083b4:	add	x0, x22, x21
  4083b8:	cbz	x0, 408430 <ferror@plt+0x52a0>
  4083bc:	cmp	x0, #0x1
  4083c0:	b.eq	408444 <ferror@plt+0x52b4>  // b.none
  4083c4:	cmp	x20, #0x0
  4083c8:	ccmp	x21, x22, #0x0, ne  // ne = any
  4083cc:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4083d0:	b.eq	408474 <ferror@plt+0x52e4>  // b.none
  4083d4:	mov	x2, x21
  4083d8:	mov	x1, x20
  4083dc:	mov	x0, x19
  4083e0:	bl	402c60 <strncmp@plt>
  4083e4:	cbnz	w0, 408474 <ferror@plt+0x52e4>
  4083e8:	add	x19, x19, x21
  4083ec:	add	x20, x20, x22
  4083f0:	ldrsb	w0, [x19]
  4083f4:	cmp	w0, #0x2f
  4083f8:	b.eq	408338 <ferror@plt+0x51a8>  // b.none
  4083fc:	cbnz	w0, 408344 <ferror@plt+0x51b4>
  408400:	ldrsb	w0, [x20]
  408404:	mov	x21, #0x0                   	// #0
  408408:	mov	x19, #0x0                   	// #0
  40840c:	cmp	w0, #0x2f
  408410:	b.eq	408380 <ferror@plt+0x51f0>  // b.none
  408414:	nop
  408418:	cbnz	w0, 40838c <ferror@plt+0x51fc>
  40841c:	mov	x0, x21
  408420:	mov	x22, #0x0                   	// #0
  408424:	mov	x20, #0x0                   	// #0
  408428:	cbnz	x0, 4083bc <ferror@plt+0x522c>
  40842c:	nop
  408430:	mov	w0, #0x1                   	// #1
  408434:	ldp	x19, x20, [sp, #16]
  408438:	ldp	x21, x22, [sp, #32]
  40843c:	ldp	x29, x30, [sp], #48
  408440:	ret
  408444:	cbz	x19, 408454 <ferror@plt+0x52c4>
  408448:	ldrsb	w1, [x19]
  40844c:	cmp	w1, #0x2f
  408450:	b.eq	408434 <ferror@plt+0x52a4>  // b.none
  408454:	cbz	x20, 408474 <ferror@plt+0x52e4>
  408458:	ldrsb	w0, [x20]
  40845c:	cmp	w0, #0x2f
  408460:	b.eq	408430 <ferror@plt+0x52a0>  // b.none
  408464:	cmp	x20, #0x0
  408468:	ccmp	x21, x22, #0x0, ne  // ne = any
  40846c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  408470:	b.ne	4083d4 <ferror@plt+0x5244>  // b.any
  408474:	mov	w0, #0x0                   	// #0
  408478:	ldp	x19, x20, [sp, #16]
  40847c:	ldp	x21, x22, [sp, #32]
  408480:	ldp	x29, x30, [sp], #48
  408484:	ret
  408488:	add	x0, x21, #0x1
  40848c:	mov	x22, #0x1                   	// #1
  408490:	b	4083b8 <ferror@plt+0x5228>
  408494:	mov	w0, #0x0                   	// #0
  408498:	ret
  40849c:	nop
  4084a0:	stp	x29, x30, [sp, #-64]!
  4084a4:	mov	x29, sp
  4084a8:	stp	x19, x20, [sp, #16]
  4084ac:	mov	x19, x1
  4084b0:	orr	x1, x0, x1
  4084b4:	cbz	x1, 408534 <ferror@plt+0x53a4>
  4084b8:	stp	x21, x22, [sp, #32]
  4084bc:	mov	x20, x0
  4084c0:	mov	x21, x2
  4084c4:	cbz	x0, 408548 <ferror@plt+0x53b8>
  4084c8:	cbz	x19, 408560 <ferror@plt+0x53d0>
  4084cc:	stp	x23, x24, [sp, #48]
  4084d0:	bl	4029d0 <strlen@plt>
  4084d4:	mov	x23, x0
  4084d8:	mvn	x0, x0
  4084dc:	mov	x22, #0x0                   	// #0
  4084e0:	cmp	x21, x0
  4084e4:	b.hi	40851c <ferror@plt+0x538c>  // b.pmore
  4084e8:	add	x24, x21, x23
  4084ec:	add	x0, x24, #0x1
  4084f0:	bl	402c30 <malloc@plt>
  4084f4:	mov	x22, x0
  4084f8:	cbz	x0, 40851c <ferror@plt+0x538c>
  4084fc:	mov	x1, x20
  408500:	mov	x2, x23
  408504:	bl	402960 <memcpy@plt>
  408508:	mov	x2, x21
  40850c:	mov	x1, x19
  408510:	add	x0, x22, x23
  408514:	bl	402960 <memcpy@plt>
  408518:	strb	wzr, [x22, x24]
  40851c:	mov	x0, x22
  408520:	ldp	x19, x20, [sp, #16]
  408524:	ldp	x21, x22, [sp, #32]
  408528:	ldp	x23, x24, [sp, #48]
  40852c:	ldp	x29, x30, [sp], #64
  408530:	ret
  408534:	ldp	x19, x20, [sp, #16]
  408538:	adrp	x0, 40a000 <ferror@plt+0x6e70>
  40853c:	ldp	x29, x30, [sp], #64
  408540:	add	x0, x0, #0x200
  408544:	b	402db0 <strdup@plt>
  408548:	mov	x0, x19
  40854c:	mov	x1, x2
  408550:	ldp	x19, x20, [sp, #16]
  408554:	ldp	x21, x22, [sp, #32]
  408558:	ldp	x29, x30, [sp], #64
  40855c:	b	402fa0 <strndup@plt>
  408560:	ldp	x19, x20, [sp, #16]
  408564:	ldp	x21, x22, [sp, #32]
  408568:	ldp	x29, x30, [sp], #64
  40856c:	b	402db0 <strdup@plt>
  408570:	stp	x29, x30, [sp, #-32]!
  408574:	mov	x2, #0x0                   	// #0
  408578:	mov	x29, sp
  40857c:	stp	x19, x20, [sp, #16]
  408580:	mov	x20, x0
  408584:	mov	x19, x1
  408588:	cbz	x1, 408598 <ferror@plt+0x5408>
  40858c:	mov	x0, x1
  408590:	bl	4029d0 <strlen@plt>
  408594:	mov	x2, x0
  408598:	mov	x1, x19
  40859c:	mov	x0, x20
  4085a0:	ldp	x19, x20, [sp, #16]
  4085a4:	ldp	x29, x30, [sp], #32
  4085a8:	b	4084a0 <ferror@plt+0x5310>
  4085ac:	nop
  4085b0:	stp	x29, x30, [sp, #-288]!
  4085b4:	mov	w9, #0xffffffd0            	// #-48
  4085b8:	mov	w8, #0xffffff80            	// #-128
  4085bc:	mov	x29, sp
  4085c0:	add	x10, sp, #0xf0
  4085c4:	add	x11, sp, #0x120
  4085c8:	stp	x11, x11, [sp, #80]
  4085cc:	str	x10, [sp, #96]
  4085d0:	stp	w9, w8, [sp, #104]
  4085d4:	ldp	x10, x11, [sp, #80]
  4085d8:	str	x19, [sp, #16]
  4085dc:	ldp	x8, x9, [sp, #96]
  4085e0:	mov	x19, x0
  4085e4:	add	x0, sp, #0x48
  4085e8:	stp	x10, x11, [sp, #32]
  4085ec:	stp	x8, x9, [sp, #48]
  4085f0:	str	q0, [sp, #112]
  4085f4:	str	q1, [sp, #128]
  4085f8:	str	q2, [sp, #144]
  4085fc:	str	q3, [sp, #160]
  408600:	str	q4, [sp, #176]
  408604:	str	q5, [sp, #192]
  408608:	str	q6, [sp, #208]
  40860c:	str	q7, [sp, #224]
  408610:	stp	x2, x3, [sp, #240]
  408614:	add	x2, sp, #0x20
  408618:	stp	x4, x5, [sp, #256]
  40861c:	stp	x6, x7, [sp, #272]
  408620:	bl	402f80 <vasprintf@plt>
  408624:	tbnz	w0, #31, 408654 <ferror@plt+0x54c4>
  408628:	ldr	x1, [sp, #72]
  40862c:	sxtw	x2, w0
  408630:	mov	x0, x19
  408634:	bl	4084a0 <ferror@plt+0x5310>
  408638:	mov	x19, x0
  40863c:	ldr	x0, [sp, #72]
  408640:	bl	402f10 <free@plt>
  408644:	mov	x0, x19
  408648:	ldr	x19, [sp, #16]
  40864c:	ldp	x29, x30, [sp], #288
  408650:	ret
  408654:	mov	x19, #0x0                   	// #0
  408658:	mov	x0, x19
  40865c:	ldr	x19, [sp, #16]
  408660:	ldp	x29, x30, [sp], #288
  408664:	ret
  408668:	stp	x29, x30, [sp, #-96]!
  40866c:	mov	x29, sp
  408670:	stp	x19, x20, [sp, #16]
  408674:	ldr	x19, [x0]
  408678:	stp	x21, x22, [sp, #32]
  40867c:	stp	x23, x24, [sp, #48]
  408680:	mov	x23, x0
  408684:	ldrsb	w0, [x19]
  408688:	cbz	w0, 4087e0 <ferror@plt+0x5650>
  40868c:	mov	x24, x1
  408690:	mov	x22, x2
  408694:	mov	x1, x2
  408698:	mov	x0, x19
  40869c:	stp	x25, x26, [sp, #64]
  4086a0:	mov	w25, w3
  4086a4:	bl	402fb0 <strspn@plt>
  4086a8:	ldrsb	w20, [x19, x0]
  4086ac:	add	x21, x19, x0
  4086b0:	cbz	w20, 40879c <ferror@plt+0x560c>
  4086b4:	cbz	w25, 408768 <ferror@plt+0x55d8>
  4086b8:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  4086bc:	mov	w1, w20
  4086c0:	add	x0, x0, #0xe38
  4086c4:	bl	402fc0 <strchr@plt>
  4086c8:	cbz	x0, 4087fc <ferror@plt+0x566c>
  4086cc:	ldrsb	w1, [x21, #1]
  4086d0:	add	x25, x21, #0x1
  4086d4:	strb	w20, [sp, #88]
  4086d8:	add	x26, sp, #0x58
  4086dc:	strb	wzr, [sp, #89]
  4086e0:	mov	w19, #0x0                   	// #0
  4086e4:	cbz	w1, 4088b4 <ferror@plt+0x5724>
  4086e8:	cmp	w1, #0x5c
  4086ec:	b.eq	4087c0 <ferror@plt+0x5630>  // b.none
  4086f0:	mov	x0, x26
  4086f4:	bl	402fc0 <strchr@plt>
  4086f8:	cbnz	x0, 4088a0 <ferror@plt+0x5710>
  4086fc:	add	w19, w19, #0x1
  408700:	sxtw	x0, w19
  408704:	ldrsb	w1, [x25, w19, sxtw]
  408708:	cbnz	w1, 4086e8 <ferror@plt+0x5558>
  40870c:	add	x1, x0, #0x1
  408710:	add	x1, x21, x1
  408714:	str	x0, [x24]
  408718:	ldrsb	w1, [x1]
  40871c:	cmp	w1, #0x0
  408720:	ccmp	w20, w1, #0x0, ne  // ne = any
  408724:	b.ne	40879c <ferror@plt+0x560c>  // b.any
  408728:	add	x0, x0, #0x2
  40872c:	add	x19, x21, x0
  408730:	ldrsb	w1, [x21, x0]
  408734:	cbz	w1, 408744 <ferror@plt+0x55b4>
  408738:	mov	x0, x22
  40873c:	bl	402fc0 <strchr@plt>
  408740:	cbz	x0, 40879c <ferror@plt+0x560c>
  408744:	mov	x21, x25
  408748:	ldp	x25, x26, [sp, #64]
  40874c:	str	x19, [x23]
  408750:	mov	x0, x21
  408754:	ldp	x19, x20, [sp, #16]
  408758:	ldp	x21, x22, [sp, #32]
  40875c:	ldp	x23, x24, [sp, #48]
  408760:	ldp	x29, x30, [sp], #96
  408764:	ret
  408768:	mov	x1, x22
  40876c:	mov	x0, x21
  408770:	bl	403090 <strcspn@plt>
  408774:	ldp	x25, x26, [sp, #64]
  408778:	str	x0, [x24]
  40877c:	add	x0, x21, x0
  408780:	str	x0, [x23]
  408784:	mov	x0, x21
  408788:	ldp	x19, x20, [sp, #16]
  40878c:	ldp	x21, x22, [sp, #32]
  408790:	ldp	x23, x24, [sp, #48]
  408794:	ldp	x29, x30, [sp], #96
  408798:	ret
  40879c:	ldp	x25, x26, [sp, #64]
  4087a0:	str	x21, [x23]
  4087a4:	mov	x21, #0x0                   	// #0
  4087a8:	mov	x0, x21
  4087ac:	ldp	x19, x20, [sp, #16]
  4087b0:	ldp	x21, x22, [sp, #32]
  4087b4:	ldp	x23, x24, [sp, #48]
  4087b8:	ldp	x29, x30, [sp], #96
  4087bc:	ret
  4087c0:	add	w0, w19, #0x1
  4087c4:	ldrsb	w0, [x25, w0, sxtw]
  4087c8:	cbz	w0, 4088a0 <ferror@plt+0x5710>
  4087cc:	add	w19, w19, #0x2
  4087d0:	sxtw	x0, w19
  4087d4:	ldrsb	w1, [x25, w19, sxtw]
  4087d8:	cbnz	w1, 4086e8 <ferror@plt+0x5558>
  4087dc:	b	40870c <ferror@plt+0x557c>
  4087e0:	mov	x21, #0x0                   	// #0
  4087e4:	mov	x0, x21
  4087e8:	ldp	x19, x20, [sp, #16]
  4087ec:	ldp	x21, x22, [sp, #32]
  4087f0:	ldp	x23, x24, [sp, #48]
  4087f4:	ldp	x29, x30, [sp], #96
  4087f8:	ret
  4087fc:	sub	x25, x21, #0x1
  408800:	mov	w0, #0x0                   	// #0
  408804:	add	w19, w0, #0x1
  408808:	cmp	w20, #0x5c
  40880c:	sxtw	x19, w19
  408810:	sub	w26, w19, #0x1
  408814:	b.eq	408848 <ferror@plt+0x56b8>  // b.none
  408818:	mov	w1, w20
  40881c:	mov	x0, x22
  408820:	bl	402fc0 <strchr@plt>
  408824:	add	x1, x19, #0x1
  408828:	cbnz	x0, 4088a8 <ferror@plt+0x5718>
  40882c:	ldrsb	w20, [x25, x1]
  408830:	add	x26, x21, x19
  408834:	cbz	w20, 408868 <ferror@plt+0x56d8>
  408838:	mov	x19, x1
  40883c:	cmp	w20, #0x5c
  408840:	sub	w26, w19, #0x1
  408844:	b.ne	408818 <ferror@plt+0x5688>  // b.any
  408848:	ldrsb	w1, [x21, w19, sxtw]
  40884c:	cbz	w1, 4088a8 <ferror@plt+0x5718>
  408850:	add	w0, w19, #0x1
  408854:	sxtw	x19, w0
  408858:	ldrsb	w20, [x21, w0, sxtw]
  40885c:	add	x26, x21, x19
  408860:	cbnz	w20, 408804 <ferror@plt+0x5674>
  408864:	nop
  408868:	str	x19, [x24]
  40886c:	ldrsb	w1, [x26]
  408870:	cbz	w1, 408880 <ferror@plt+0x56f0>
  408874:	mov	x0, x22
  408878:	bl	402fc0 <strchr@plt>
  40887c:	cbz	x0, 40879c <ferror@plt+0x560c>
  408880:	str	x26, [x23]
  408884:	mov	x0, x21
  408888:	ldp	x19, x20, [sp, #16]
  40888c:	ldp	x21, x22, [sp, #32]
  408890:	ldp	x23, x24, [sp, #48]
  408894:	ldp	x25, x26, [sp, #64]
  408898:	ldp	x29, x30, [sp], #96
  40889c:	ret
  4088a0:	sxtw	x0, w19
  4088a4:	b	40870c <ferror@plt+0x557c>
  4088a8:	sxtw	x19, w26
  4088ac:	add	x26, x21, x19
  4088b0:	b	408868 <ferror@plt+0x56d8>
  4088b4:	mov	x1, x25
  4088b8:	mov	x0, #0x0                   	// #0
  4088bc:	b	408714 <ferror@plt+0x5584>
  4088c0:	stp	x29, x30, [sp, #-32]!
  4088c4:	mov	x29, sp
  4088c8:	str	x19, [sp, #16]
  4088cc:	mov	x19, x0
  4088d0:	b	4088dc <ferror@plt+0x574c>
  4088d4:	cmp	w0, #0xa
  4088d8:	b.eq	4088fc <ferror@plt+0x576c>  // b.none
  4088dc:	mov	x0, x19
  4088e0:	bl	402c90 <fgetc@plt>
  4088e4:	cmn	w0, #0x1
  4088e8:	b.ne	4088d4 <ferror@plt+0x5744>  // b.any
  4088ec:	mov	w0, #0x1                   	// #1
  4088f0:	ldr	x19, [sp, #16]
  4088f4:	ldp	x29, x30, [sp], #32
  4088f8:	ret
  4088fc:	mov	w0, #0x0                   	// #0
  408900:	ldr	x19, [sp, #16]
  408904:	ldp	x29, x30, [sp], #32
  408908:	ret
  40890c:	nop
  408910:	stp	x29, x30, [sp, #-144]!
  408914:	mov	x29, sp
  408918:	stp	x19, x20, [sp, #16]
  40891c:	stp	x21, x22, [sp, #32]
  408920:	stp	x23, x24, [sp, #48]
  408924:	stp	x25, x26, [sp, #64]
  408928:	stp	x27, x28, [sp, #80]
  40892c:	str	x1, [sp, #120]
  408930:	cbz	x0, 408b4c <ferror@plt+0x59bc>
  408934:	mov	x21, x0
  408938:	adrp	x0, 41d000 <ferror@plt+0x19e70>
  40893c:	adrp	x26, 40b000 <ferror@plt+0x7e70>
  408940:	add	x25, x0, #0xb38
  408944:	add	x26, x26, #0xe58
  408948:	add	x0, sp, #0x88
  40894c:	mov	x1, x26
  408950:	stp	xzr, x0, [sp, #104]
  408954:	mov	x0, x21
  408958:	bl	402fb0 <strspn@plt>
  40895c:	add	x19, x21, x0
  408960:	ldrsb	w0, [x21, x0]
  408964:	mov	x24, #0xcccccccccccccccc    	// #-3689348814741910324
  408968:	mov	w22, #0x0                   	// #0
  40896c:	movk	x24, #0xcccd
  408970:	cbz	w0, 408a6c <ferror@plt+0x58dc>
  408974:	nop
  408978:	bl	4030d0 <__errno_location@plt>
  40897c:	mov	x22, x0
  408980:	ldr	x1, [sp, #112]
  408984:	mov	x0, x19
  408988:	str	wzr, [x22]
  40898c:	mov	w2, #0xa                   	// #10
  408990:	bl	402a70 <strtoll@plt>
  408994:	str	x0, [sp, #96]
  408998:	ldr	w1, [x22]
  40899c:	cmp	w1, #0x0
  4089a0:	b.gt	408b0c <ferror@plt+0x597c>
  4089a4:	tbnz	x0, #63, 408b2c <ferror@plt+0x599c>
  4089a8:	ldr	x21, [sp, #136]
  4089ac:	ldrsb	w0, [x21]
  4089b0:	cmp	w0, #0x2e
  4089b4:	b.eq	408acc <ferror@plt+0x593c>  // b.none
  4089b8:	cmp	x19, x21
  4089bc:	b.eq	408aac <ferror@plt+0x591c>  // b.none
  4089c0:	mov	w22, #0x0                   	// #0
  4089c4:	mov	x20, #0x0                   	// #0
  4089c8:	adrp	x2, 41d000 <ferror@plt+0x19e70>
  4089cc:	mov	x0, x21
  4089d0:	mov	x1, x26
  4089d4:	add	x19, x2, #0xb38
  4089d8:	mov	w28, #0x0                   	// #0
  4089dc:	bl	402fb0 <strspn@plt>
  4089e0:	add	x21, x21, x0
  4089e4:	str	x21, [sp, #136]
  4089e8:	ldr	x23, [x19]
  4089ec:	cbz	x23, 408a9c <ferror@plt+0x590c>
  4089f0:	mov	x0, x23
  4089f4:	bl	4029d0 <strlen@plt>
  4089f8:	mov	x27, x0
  4089fc:	cbz	x0, 408a9c <ferror@plt+0x590c>
  408a00:	mov	x2, x0
  408a04:	mov	x1, x23
  408a08:	mov	x0, x21
  408a0c:	bl	402c60 <strncmp@plt>
  408a10:	cbnz	w0, 408a9c <ferror@plt+0x590c>
  408a14:	ubfiz	x3, x28, #4, #32
  408a18:	add	x3, x25, x3
  408a1c:	ldr	x0, [x3, #8]
  408a20:	mul	x20, x20, x0
  408a24:	cbz	w22, 408a38 <ferror@plt+0x58a8>
  408a28:	umulh	x20, x20, x24
  408a2c:	subs	w22, w22, #0x1
  408a30:	lsr	x20, x20, #3
  408a34:	b.ne	408a28 <ferror@plt+0x5898>  // b.any
  408a38:	ldr	x1, [sp, #96]
  408a3c:	add	x21, x21, x27
  408a40:	mov	w22, #0x1                   	// #1
  408a44:	madd	x20, x1, x0, x20
  408a48:	mov	x1, x26
  408a4c:	ldr	x0, [sp, #104]
  408a50:	add	x0, x0, x20
  408a54:	str	x0, [sp, #104]
  408a58:	mov	x0, x21
  408a5c:	bl	402fb0 <strspn@plt>
  408a60:	add	x19, x21, x0
  408a64:	ldrsb	w0, [x21, x0]
  408a68:	cbnz	w0, 408978 <ferror@plt+0x57e8>
  408a6c:	cbz	w22, 408aac <ferror@plt+0x591c>
  408a70:	ldr	x1, [sp, #120]
  408a74:	mov	w0, #0x0                   	// #0
  408a78:	ldr	x2, [sp, #104]
  408a7c:	str	x2, [x1]
  408a80:	ldp	x19, x20, [sp, #16]
  408a84:	ldp	x21, x22, [sp, #32]
  408a88:	ldp	x23, x24, [sp, #48]
  408a8c:	ldp	x25, x26, [sp, #64]
  408a90:	ldp	x27, x28, [sp, #80]
  408a94:	ldp	x29, x30, [sp], #144
  408a98:	ret
  408a9c:	add	w28, w28, #0x1
  408aa0:	add	x19, x19, #0x10
  408aa4:	cmp	w28, #0x1c
  408aa8:	b.ne	4089e8 <ferror@plt+0x5858>  // b.any
  408aac:	mov	w0, #0xffffffea            	// #-22
  408ab0:	ldp	x19, x20, [sp, #16]
  408ab4:	ldp	x21, x22, [sp, #32]
  408ab8:	ldp	x23, x24, [sp, #48]
  408abc:	ldp	x25, x26, [sp, #64]
  408ac0:	ldp	x27, x28, [sp, #80]
  408ac4:	ldp	x29, x30, [sp], #144
  408ac8:	ret
  408acc:	ldr	x1, [sp, #112]
  408ad0:	str	wzr, [x22]
  408ad4:	add	x19, x21, #0x1
  408ad8:	mov	w2, #0xa                   	// #10
  408adc:	mov	x0, x19
  408ae0:	bl	402a70 <strtoll@plt>
  408ae4:	mov	x20, x0
  408ae8:	ldr	w1, [x22]
  408aec:	cmp	w1, #0x0
  408af0:	b.gt	408b0c <ferror@plt+0x597c>
  408af4:	tbnz	x0, #63, 408b2c <ferror@plt+0x599c>
  408af8:	ldr	x21, [sp, #136]
  408afc:	cmp	x19, x21
  408b00:	b.eq	408aac <ferror@plt+0x591c>  // b.none
  408b04:	sub	w22, w21, w19
  408b08:	b	4089c8 <ferror@plt+0x5838>
  408b0c:	neg	w0, w1
  408b10:	ldp	x19, x20, [sp, #16]
  408b14:	ldp	x21, x22, [sp, #32]
  408b18:	ldp	x23, x24, [sp, #48]
  408b1c:	ldp	x25, x26, [sp, #64]
  408b20:	ldp	x27, x28, [sp, #80]
  408b24:	ldp	x29, x30, [sp], #144
  408b28:	ret
  408b2c:	mov	w0, #0xffffffde            	// #-34
  408b30:	ldp	x19, x20, [sp, #16]
  408b34:	ldp	x21, x22, [sp, #32]
  408b38:	ldp	x23, x24, [sp, #48]
  408b3c:	ldp	x25, x26, [sp, #64]
  408b40:	ldp	x27, x28, [sp, #80]
  408b44:	ldp	x29, x30, [sp], #144
  408b48:	ret
  408b4c:	adrp	x3, 40c000 <ferror@plt+0x8e70>
  408b50:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408b54:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  408b58:	add	x3, x3, #0x140
  408b5c:	add	x1, x1, #0xe40
  408b60:	add	x0, x0, #0xe50
  408b64:	mov	w2, #0x4d                  	// #77
  408b68:	bl	4030c0 <__assert_fail@plt>
  408b6c:	nop
  408b70:	stp	x29, x30, [sp, #-224]!
  408b74:	mov	x29, sp
  408b78:	stp	x19, x20, [sp, #16]
  408b7c:	stp	xzr, xzr, [sp, #96]
  408b80:	cbz	x0, 409094 <ferror@plt+0x5f04>
  408b84:	stp	x21, x22, [sp, #32]
  408b88:	mov	x20, x1
  408b8c:	cbz	x1, 4090c4 <ferror@plt+0x5f34>
  408b90:	mov	x19, x0
  408b94:	mov	x0, #0x0                   	// #0
  408b98:	bl	402c20 <time@plt>
  408b9c:	mov	x2, x0
  408ba0:	add	x21, sp, #0x70
  408ba4:	add	x0, sp, #0x58
  408ba8:	mov	x1, x21
  408bac:	str	x2, [sp, #88]
  408bb0:	bl	402ad0 <localtime_r@plt>
  408bb4:	mov	w2, #0xffffffff            	// #-1
  408bb8:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408bbc:	mov	x0, x19
  408bc0:	add	x1, x1, #0xe68
  408bc4:	str	w2, [sp, #144]
  408bc8:	bl	402e70 <strcmp@plt>
  408bcc:	cbz	w0, 408c70 <ferror@plt+0x5ae0>
  408bd0:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408bd4:	mov	x0, x19
  408bd8:	add	x1, x1, #0xe70
  408bdc:	bl	402e70 <strcmp@plt>
  408be0:	cbz	w0, 408c88 <ferror@plt+0x5af8>
  408be4:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408be8:	mov	x0, x19
  408bec:	add	x1, x1, #0xe78
  408bf0:	bl	402e70 <strcmp@plt>
  408bf4:	cbz	w0, 408d00 <ferror@plt+0x5b70>
  408bf8:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408bfc:	mov	x0, x19
  408c00:	add	x1, x1, #0xe88
  408c04:	bl	402e70 <strcmp@plt>
  408c08:	cbz	w0, 408cd8 <ferror@plt+0x5b48>
  408c0c:	ldrsb	w0, [x19]
  408c10:	cmp	w0, #0x2b
  408c14:	b.eq	408d14 <ferror@plt+0x5b84>  // b.none
  408c18:	cmp	w0, #0x2d
  408c1c:	b.eq	409070 <ferror@plt+0x5ee0>  // b.none
  408c20:	mov	x0, x19
  408c24:	bl	4029d0 <strlen@plt>
  408c28:	cmp	x0, #0x3
  408c2c:	b.ls	408d2c <ferror@plt+0x5b9c>  // b.plast
  408c30:	sub	x1, x0, #0x4
  408c34:	mov	w0, #0x6120                	// #24864
  408c38:	movk	w0, #0x6f67, lsl #16
  408c3c:	ldr	w2, [x19, x1]
  408c40:	cmp	w2, w0
  408c44:	b.ne	408d2c <ferror@plt+0x5b9c>  // b.any
  408c48:	mov	x0, x19
  408c4c:	bl	402fa0 <strndup@plt>
  408c50:	mov	x22, x0
  408c54:	cbz	x0, 4090f0 <ferror@plt+0x5f60>
  408c58:	add	x1, sp, #0x68
  408c5c:	bl	408910 <ferror@plt+0x5780>
  408c60:	mov	w19, w0
  408c64:	mov	x0, x22
  408c68:	bl	402f10 <free@plt>
  408c6c:	tbnz	w19, #31, 408cc4 <ferror@plt+0x5b34>
  408c70:	mov	x0, x21
  408c74:	bl	402e10 <mktime@plt>
  408c78:	cmn	x0, #0x1
  408c7c:	b.ne	408ca0 <ferror@plt+0x5b10>  // b.any
  408c80:	mov	w19, #0xffffffea            	// #-22
  408c84:	b	408cc4 <ferror@plt+0x5b34>
  408c88:	mov	x0, x21
  408c8c:	str	xzr, [sp, #112]
  408c90:	str	wzr, [sp, #120]
  408c94:	bl	402e10 <mktime@plt>
  408c98:	cmn	x0, #0x1
  408c9c:	b.eq	408c80 <ferror@plt+0x5af0>  // b.none
  408ca0:	ldp	x2, x1, [sp, #96]
  408ca4:	mov	x3, #0x4240                	// #16960
  408ca8:	movk	x3, #0xf, lsl #16
  408cac:	mov	w19, #0x0                   	// #0
  408cb0:	madd	x0, x0, x3, x2
  408cb4:	cmp	x1, x0
  408cb8:	sub	x0, x0, x1
  408cbc:	csel	x0, x0, xzr, cc  // cc = lo, ul, last
  408cc0:	str	x0, [x20]
  408cc4:	mov	w0, w19
  408cc8:	ldp	x19, x20, [sp, #16]
  408ccc:	ldp	x21, x22, [sp, #32]
  408cd0:	ldp	x29, x30, [sp], #224
  408cd4:	ret
  408cd8:	ldr	w1, [sp, #124]
  408cdc:	mov	x0, x21
  408ce0:	str	xzr, [sp, #112]
  408ce4:	add	w1, w1, #0x1
  408ce8:	stp	wzr, w1, [sp, #120]
  408cec:	bl	402e10 <mktime@plt>
  408cf0:	cmn	x0, #0x1
  408cf4:	b.ne	408ca0 <ferror@plt+0x5b10>  // b.any
  408cf8:	mov	w19, #0xffffffea            	// #-22
  408cfc:	b	408cc4 <ferror@plt+0x5b34>
  408d00:	ldr	w1, [sp, #124]
  408d04:	mov	x0, x21
  408d08:	str	xzr, [sp, #112]
  408d0c:	sub	w1, w1, #0x1
  408d10:	b	408ce8 <ferror@plt+0x5b58>
  408d14:	add	x0, x19, #0x1
  408d18:	add	x1, sp, #0x60
  408d1c:	bl	408910 <ferror@plt+0x5780>
  408d20:	mov	w19, w0
  408d24:	tbz	w0, #31, 408c70 <ferror@plt+0x5ae0>
  408d28:	b	408cc4 <ferror@plt+0x5b34>
  408d2c:	stp	x25, x26, [sp, #64]
  408d30:	adrp	x26, 41d000 <ferror@plt+0x19e70>
  408d34:	add	x25, x26, #0xb38
  408d38:	add	x25, x25, #0x1c0
  408d3c:	stp	x23, x24, [sp, #48]
  408d40:	mov	w23, #0x0                   	// #0
  408d44:	ldr	x24, [x25]
  408d48:	cbz	x24, 409058 <ferror@plt+0x5ec8>
  408d4c:	mov	x0, x24
  408d50:	bl	4029d0 <strlen@plt>
  408d54:	mov	x22, x0
  408d58:	cbz	x0, 409058 <ferror@plt+0x5ec8>
  408d5c:	mov	x2, x0
  408d60:	mov	x1, x24
  408d64:	mov	x0, x19
  408d68:	bl	402f60 <strncasecmp@plt>
  408d6c:	cbnz	w0, 409058 <ferror@plt+0x5ec8>
  408d70:	ldrsb	w0, [x19, x22]
  408d74:	cmp	w0, #0x20
  408d78:	b.ne	409058 <ferror@plt+0x5ec8>  // b.any
  408d7c:	add	x26, x26, #0xb38
  408d80:	ubfiz	x23, x23, #4, #32
  408d84:	add	x23, x26, x23
  408d88:	add	x22, x22, #0x1
  408d8c:	add	x19, x19, x22
  408d90:	ldr	w22, [x23, #456]
  408d94:	ldp	x8, x9, [sp, #112]
  408d98:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408d9c:	ldp	x6, x7, [sp, #128]
  408da0:	add	x1, x1, #0xe98
  408da4:	ldp	x4, x5, [sp, #144]
  408da8:	mov	x2, x21
  408dac:	ldr	x3, [sp, #160]
  408db0:	mov	x0, x19
  408db4:	stp	x8, x9, [sp, #168]
  408db8:	stp	x6, x7, [sp, #184]
  408dbc:	stp	x4, x5, [sp, #200]
  408dc0:	str	x3, [sp, #216]
  408dc4:	bl	402ba0 <strptime@plt>
  408dc8:	cbz	x0, 408dd4 <ferror@plt+0x5c44>
  408dcc:	ldrsb	w0, [x0]
  408dd0:	cbz	w0, 40901c <ferror@plt+0x5e8c>
  408dd4:	ldp	x8, x9, [sp, #168]
  408dd8:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408ddc:	ldp	x6, x7, [sp, #184]
  408de0:	add	x1, x1, #0xeb0
  408de4:	ldp	x4, x5, [sp, #200]
  408de8:	mov	x2, x21
  408dec:	ldr	x3, [sp, #216]
  408df0:	mov	x0, x19
  408df4:	stp	x8, x9, [sp, #112]
  408df8:	stp	x6, x7, [sp, #128]
  408dfc:	stp	x4, x5, [sp, #144]
  408e00:	str	x3, [sp, #160]
  408e04:	bl	402ba0 <strptime@plt>
  408e08:	cbz	x0, 408e14 <ferror@plt+0x5c84>
  408e0c:	ldrsb	w0, [x0]
  408e10:	cbz	w0, 40901c <ferror@plt+0x5e8c>
  408e14:	ldp	x8, x9, [sp, #168]
  408e18:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408e1c:	ldp	x6, x7, [sp, #184]
  408e20:	add	x1, x1, #0xec8
  408e24:	ldp	x4, x5, [sp, #200]
  408e28:	mov	x2, x21
  408e2c:	ldr	x3, [sp, #216]
  408e30:	mov	x0, x19
  408e34:	stp	x8, x9, [sp, #112]
  408e38:	stp	x6, x7, [sp, #128]
  408e3c:	stp	x4, x5, [sp, #144]
  408e40:	str	x3, [sp, #160]
  408e44:	bl	402ba0 <strptime@plt>
  408e48:	cbz	x0, 408e54 <ferror@plt+0x5cc4>
  408e4c:	ldrsb	w0, [x0]
  408e50:	cbz	w0, 40901c <ferror@plt+0x5e8c>
  408e54:	ldp	x6, x7, [sp, #168]
  408e58:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408e5c:	ldp	x4, x5, [sp, #184]
  408e60:	add	x1, x1, #0xee0
  408e64:	ldp	x8, x9, [sp, #200]
  408e68:	mov	x2, x21
  408e6c:	ldr	x3, [sp, #216]
  408e70:	mov	x0, x19
  408e74:	stp	x6, x7, [sp, #112]
  408e78:	stp	x4, x5, [sp, #128]
  408e7c:	stp	x8, x9, [sp, #144]
  408e80:	str	x3, [sp, #160]
  408e84:	bl	402ba0 <strptime@plt>
  408e88:	cbz	x0, 408e94 <ferror@plt+0x5d04>
  408e8c:	ldrsb	w0, [x0]
  408e90:	cbz	w0, 409018 <ferror@plt+0x5e88>
  408e94:	ldp	x6, x7, [sp, #168]
  408e98:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408e9c:	ldp	x4, x5, [sp, #184]
  408ea0:	add	x1, x1, #0xef0
  408ea4:	ldp	x8, x9, [sp, #200]
  408ea8:	mov	x2, x21
  408eac:	ldr	x3, [sp, #216]
  408eb0:	mov	x0, x19
  408eb4:	stp	x6, x7, [sp, #112]
  408eb8:	stp	x4, x5, [sp, #128]
  408ebc:	stp	x8, x9, [sp, #144]
  408ec0:	str	x3, [sp, #160]
  408ec4:	bl	402ba0 <strptime@plt>
  408ec8:	cbz	x0, 408ed4 <ferror@plt+0x5d44>
  408ecc:	ldrsb	w0, [x0]
  408ed0:	cbz	w0, 409018 <ferror@plt+0x5e88>
  408ed4:	ldp	x6, x7, [sp, #168]
  408ed8:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408edc:	ldp	x4, x5, [sp, #184]
  408ee0:	add	x1, x1, #0xf00
  408ee4:	ldp	x8, x9, [sp, #200]
  408ee8:	mov	x2, x21
  408eec:	ldr	x3, [sp, #216]
  408ef0:	mov	x0, x19
  408ef4:	stp	x6, x7, [sp, #112]
  408ef8:	stp	x4, x5, [sp, #128]
  408efc:	stp	x8, x9, [sp, #144]
  408f00:	str	x3, [sp, #160]
  408f04:	bl	402ba0 <strptime@plt>
  408f08:	cbz	x0, 408f14 <ferror@plt+0x5d84>
  408f0c:	ldrsb	w0, [x0]
  408f10:	cbz	w0, 409088 <ferror@plt+0x5ef8>
  408f14:	ldp	x6, x7, [sp, #168]
  408f18:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408f1c:	ldp	x4, x5, [sp, #184]
  408f20:	add	x1, x1, #0xf10
  408f24:	ldp	x8, x9, [sp, #200]
  408f28:	mov	x2, x21
  408f2c:	ldr	x3, [sp, #216]
  408f30:	mov	x0, x19
  408f34:	stp	x6, x7, [sp, #112]
  408f38:	stp	x4, x5, [sp, #128]
  408f3c:	stp	x8, x9, [sp, #144]
  408f40:	str	x3, [sp, #160]
  408f44:	bl	402ba0 <strptime@plt>
  408f48:	cbz	x0, 408f54 <ferror@plt+0x5dc4>
  408f4c:	ldrsb	w0, [x0]
  408f50:	cbz	w0, 409088 <ferror@plt+0x5ef8>
  408f54:	ldp	x6, x7, [sp, #168]
  408f58:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408f5c:	ldp	x4, x5, [sp, #184]
  408f60:	add	x1, x1, #0xf20
  408f64:	ldp	x8, x9, [sp, #200]
  408f68:	mov	x2, x21
  408f6c:	ldr	x3, [sp, #216]
  408f70:	mov	x0, x19
  408f74:	stp	x6, x7, [sp, #112]
  408f78:	stp	x4, x5, [sp, #128]
  408f7c:	stp	x8, x9, [sp, #144]
  408f80:	str	x3, [sp, #160]
  408f84:	bl	402ba0 <strptime@plt>
  408f88:	cbz	x0, 408f94 <ferror@plt+0x5e04>
  408f8c:	ldrsb	w0, [x0]
  408f90:	cbz	w0, 40901c <ferror@plt+0x5e8c>
  408f94:	ldp	x6, x7, [sp, #168]
  408f98:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408f9c:	ldp	x4, x5, [sp, #184]
  408fa0:	add	x1, x1, #0xf30
  408fa4:	ldp	x8, x9, [sp, #200]
  408fa8:	mov	x2, x21
  408fac:	ldr	x3, [sp, #216]
  408fb0:	mov	x0, x19
  408fb4:	stp	x6, x7, [sp, #112]
  408fb8:	stp	x4, x5, [sp, #128]
  408fbc:	stp	x8, x9, [sp, #144]
  408fc0:	str	x3, [sp, #160]
  408fc4:	bl	402ba0 <strptime@plt>
  408fc8:	cbz	x0, 408fd4 <ferror@plt+0x5e44>
  408fcc:	ldrsb	w0, [x0]
  408fd0:	cbz	w0, 409018 <ferror@plt+0x5e88>
  408fd4:	ldp	x6, x7, [sp, #168]
  408fd8:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408fdc:	ldp	x4, x5, [sp, #184]
  408fe0:	mov	x0, x19
  408fe4:	ldp	x8, x9, [sp, #200]
  408fe8:	add	x1, x1, #0xf38
  408fec:	ldr	x3, [sp, #216]
  408ff0:	mov	x2, x21
  408ff4:	stp	x6, x7, [sp, #112]
  408ff8:	stp	x4, x5, [sp, #128]
  408ffc:	stp	x8, x9, [sp, #144]
  409000:	str	x3, [sp, #160]
  409004:	bl	402ba0 <strptime@plt>
  409008:	cbz	x0, 409048 <ferror@plt+0x5eb8>
  40900c:	ldrsb	w0, [x0]
  409010:	cbnz	w0, 409048 <ferror@plt+0x5eb8>
  409014:	nop
  409018:	str	wzr, [sp, #112]
  40901c:	mov	x0, x21
  409020:	bl	402e10 <mktime@plt>
  409024:	cmn	x0, #0x1
  409028:	b.eq	409048 <ferror@plt+0x5eb8>  // b.none
  40902c:	tbnz	w22, #31, 40903c <ferror@plt+0x5eac>
  409030:	ldr	w1, [sp, #136]
  409034:	cmp	w1, w22
  409038:	b.ne	409048 <ferror@plt+0x5eb8>  // b.any
  40903c:	ldp	x23, x24, [sp, #48]
  409040:	ldp	x25, x26, [sp, #64]
  409044:	b	408ca0 <ferror@plt+0x5b10>
  409048:	mov	w19, #0xffffffea            	// #-22
  40904c:	ldp	x23, x24, [sp, #48]
  409050:	ldp	x25, x26, [sp, #64]
  409054:	b	408cc4 <ferror@plt+0x5b34>
  409058:	add	w23, w23, #0x1
  40905c:	add	x25, x25, #0x10
  409060:	cmp	w23, #0xe
  409064:	b.ne	408d44 <ferror@plt+0x5bb4>  // b.any
  409068:	mov	w22, #0xffffffff            	// #-1
  40906c:	b	408d94 <ferror@plt+0x5c04>
  409070:	add	x0, x19, #0x1
  409074:	add	x1, sp, #0x68
  409078:	bl	408910 <ferror@plt+0x5780>
  40907c:	mov	w19, w0
  409080:	tbz	w0, #31, 408c70 <ferror@plt+0x5ae0>
  409084:	b	408cc4 <ferror@plt+0x5b34>
  409088:	str	xzr, [sp, #112]
  40908c:	str	wzr, [sp, #120]
  409090:	b	40901c <ferror@plt+0x5e8c>
  409094:	adrp	x3, 40c000 <ferror@plt+0x8e70>
  409098:	add	x3, x3, #0x140
  40909c:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4090a0:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  4090a4:	add	x3, x3, #0x10
  4090a8:	add	x1, x1, #0xe40
  4090ac:	add	x0, x0, #0xe50
  4090b0:	mov	w2, #0xc4                  	// #196
  4090b4:	stp	x21, x22, [sp, #32]
  4090b8:	stp	x23, x24, [sp, #48]
  4090bc:	stp	x25, x26, [sp, #64]
  4090c0:	bl	4030c0 <__assert_fail@plt>
  4090c4:	adrp	x3, 40c000 <ferror@plt+0x8e70>
  4090c8:	add	x3, x3, #0x140
  4090cc:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4090d0:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  4090d4:	add	x3, x3, #0x10
  4090d8:	add	x1, x1, #0xe40
  4090dc:	add	x0, x0, #0xe60
  4090e0:	mov	w2, #0xc5                  	// #197
  4090e4:	stp	x23, x24, [sp, #48]
  4090e8:	stp	x25, x26, [sp, #64]
  4090ec:	bl	4030c0 <__assert_fail@plt>
  4090f0:	mov	w19, #0xfffffff4            	// #-12
  4090f4:	b	408cc4 <ferror@plt+0x5b34>
  4090f8:	ldr	w1, [x0, #32]
  4090fc:	tbnz	w1, #31, 409108 <ferror@plt+0x5f78>
  409100:	ldr	w0, [x0, #40]
  409104:	ret
  409108:	mov	w0, #0x0                   	// #0
  40910c:	ret
  409110:	stp	x29, x30, [sp, #-128]!
  409114:	mov	x29, sp
  409118:	stp	x19, x20, [sp, #16]
  40911c:	mov	w19, w1
  409120:	mov	x20, x3
  409124:	stp	x21, x22, [sp, #32]
  409128:	mov	x21, x2
  40912c:	mov	x22, x0
  409130:	str	x23, [sp, #48]
  409134:	add	x23, sp, #0x48
  409138:	mov	x1, x23
  40913c:	tbz	w19, #6, 409184 <ferror@plt+0x5ff4>
  409140:	bl	402cf0 <gmtime_r@plt>
  409144:	cbz	x0, 409308 <ferror@plt+0x6178>
  409148:	ldr	x22, [x22, #8]
  40914c:	tbnz	w19, #0, 4092c8 <ferror@plt+0x6138>
  409150:	and	w0, w19, #0x3
  409154:	cmp	w0, #0x3
  409158:	b.eq	40918c <ferror@plt+0x5ffc>  // b.none
  40915c:	tbnz	w19, #1, 4091ac <ferror@plt+0x601c>
  409160:	tbnz	w19, #3, 4091e4 <ferror@plt+0x6054>
  409164:	tbnz	w19, #4, 409290 <ferror@plt+0x6100>
  409168:	tbnz	w19, #2, 409220 <ferror@plt+0x6090>
  40916c:	mov	w0, #0x0                   	// #0
  409170:	ldp	x19, x20, [sp, #16]
  409174:	ldp	x21, x22, [sp, #32]
  409178:	ldr	x23, [sp, #48]
  40917c:	ldp	x29, x30, [sp], #128
  409180:	ret
  409184:	bl	402ad0 <localtime_r@plt>
  409188:	b	409144 <ferror@plt+0x5fb4>
  40918c:	cbz	x20, 409200 <ferror@plt+0x6070>
  409190:	tst	x19, #0x20
  409194:	mov	w0, #0x54                  	// #84
  409198:	mov	w1, #0x20                  	// #32
  40919c:	csel	w0, w0, w1, ne  // ne = any
  4091a0:	strb	w0, [x21], #1
  4091a4:	sub	x20, x20, #0x1
  4091a8:	tbz	w19, #1, 409160 <ferror@plt+0x5fd0>
  4091ac:	ldp	w5, w4, [sp, #72]
  4091b0:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  4091b4:	ldr	w3, [sp, #80]
  4091b8:	add	x2, x2, #0xf80
  4091bc:	mov	x1, x20
  4091c0:	mov	x0, x21
  4091c4:	bl	402bb0 <snprintf@plt>
  4091c8:	tbnz	w0, #31, 409200 <ferror@plt+0x6070>
  4091cc:	cmp	x20, w0, sxtw
  4091d0:	sxtw	x0, w0
  4091d4:	b.cc	409200 <ferror@plt+0x6070>  // b.lo, b.ul, b.last
  4091d8:	sub	x20, x20, x0
  4091dc:	add	x21, x21, x0
  4091e0:	tbz	w19, #3, 409164 <ferror@plt+0x5fd4>
  4091e4:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  4091e8:	mov	x3, x22
  4091ec:	mov	x1, x20
  4091f0:	add	x2, x2, #0xf90
  4091f4:	mov	x0, x21
  4091f8:	bl	402bb0 <snprintf@plt>
  4091fc:	tbz	w0, #31, 4092ac <ferror@plt+0x611c>
  409200:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  409204:	add	x1, x1, #0xf58
  409208:	mov	w2, #0x5                   	// #5
  40920c:	mov	x0, #0x0                   	// #0
  409210:	bl	403060 <dcgettext@plt>
  409214:	bl	403010 <warnx@plt>
  409218:	mov	w0, #0xffffffff            	// #-1
  40921c:	b	409170 <ferror@plt+0x5fe0>
  409220:	mov	x0, x23
  409224:	bl	4090f8 <ferror@plt+0x5f68>
  409228:	mov	w3, #0x8889                	// #34953
  40922c:	mov	w4, w0
  409230:	movk	w3, #0x8888, lsl #16
  409234:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  409238:	mov	x0, x21
  40923c:	mov	x1, x20
  409240:	smull	x5, w4, w3
  409244:	add	x2, x2, #0xfa0
  409248:	lsr	x5, x5, #32
  40924c:	add	w5, w4, w5
  409250:	asr	w5, w5, #5
  409254:	sub	w4, w5, w4, asr #31
  409258:	smull	x3, w4, w3
  40925c:	lsr	x3, x3, #32
  409260:	add	w3, w4, w3
  409264:	asr	w3, w3, #5
  409268:	sub	w3, w3, w4, asr #31
  40926c:	lsl	w5, w3, #4
  409270:	sub	w5, w5, w3
  409274:	subs	w4, w4, w5, lsl #2
  409278:	cneg	w4, w4, mi  // mi = first
  40927c:	bl	402bb0 <snprintf@plt>
  409280:	tbnz	w0, #31, 409200 <ferror@plt+0x6070>
  409284:	cmp	x20, w0, sxtw
  409288:	b.cs	40916c <ferror@plt+0x5fdc>  // b.hs, b.nlast
  40928c:	b	409200 <ferror@plt+0x6070>
  409290:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  409294:	mov	x3, x22
  409298:	mov	x1, x20
  40929c:	add	x2, x2, #0xf98
  4092a0:	mov	x0, x21
  4092a4:	bl	402bb0 <snprintf@plt>
  4092a8:	tbnz	w0, #31, 409200 <ferror@plt+0x6070>
  4092ac:	cmp	x20, w0, sxtw
  4092b0:	sxtw	x0, w0
  4092b4:	b.cc	409200 <ferror@plt+0x6070>  // b.lo, b.ul, b.last
  4092b8:	sub	x20, x20, x0
  4092bc:	add	x21, x21, x0
  4092c0:	tbz	w19, #2, 40916c <ferror@plt+0x5fdc>
  4092c4:	b	409220 <ferror@plt+0x6090>
  4092c8:	ldp	w5, w4, [sp, #84]
  4092cc:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  4092d0:	ldrsw	x3, [sp, #92]
  4092d4:	add	x2, x2, #0xf48
  4092d8:	mov	x1, x20
  4092dc:	mov	x0, x21
  4092e0:	add	x3, x3, #0x76c
  4092e4:	add	w4, w4, #0x1
  4092e8:	bl	402bb0 <snprintf@plt>
  4092ec:	tbnz	w0, #31, 409200 <ferror@plt+0x6070>
  4092f0:	cmp	x20, w0, sxtw
  4092f4:	sxtw	x0, w0
  4092f8:	b.cc	409200 <ferror@plt+0x6070>  // b.lo, b.ul, b.last
  4092fc:	sub	x20, x20, x0
  409300:	add	x21, x21, x0
  409304:	b	409150 <ferror@plt+0x5fc0>
  409308:	mov	w2, #0x5                   	// #5
  40930c:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  409310:	mov	x0, #0x0                   	// #0
  409314:	add	x1, x1, #0xfb0
  409318:	bl	403060 <dcgettext@plt>
  40931c:	ldr	x1, [x22]
  409320:	bl	403010 <warnx@plt>
  409324:	mov	w0, #0xffffffff            	// #-1
  409328:	b	409170 <ferror@plt+0x5fe0>
  40932c:	nop
  409330:	stp	x29, x30, [sp, #-48]!
  409334:	mov	x29, sp
  409338:	stp	x19, x20, [sp, #16]
  40933c:	mov	w20, w1
  409340:	mov	x19, x3
  409344:	stp	x21, x22, [sp, #32]
  409348:	mov	x22, x0
  40934c:	mov	x21, x2
  409350:	tbnz	w20, #0, 4094d8 <ferror@plt+0x6348>
  409354:	and	w0, w20, #0x3
  409358:	cmp	w0, #0x3
  40935c:	b.eq	409384 <ferror@plt+0x61f4>  // b.none
  409360:	tbnz	w20, #1, 4093a4 <ferror@plt+0x6214>
  409364:	tbnz	w20, #3, 4093dc <ferror@plt+0x624c>
  409368:	tbnz	w20, #4, 4094a0 <ferror@plt+0x6310>
  40936c:	tbnz	w20, #2, 409410 <ferror@plt+0x6280>
  409370:	mov	w0, #0x0                   	// #0
  409374:	ldp	x19, x20, [sp, #16]
  409378:	ldp	x21, x22, [sp, #32]
  40937c:	ldp	x29, x30, [sp], #48
  409380:	ret
  409384:	cbz	x19, 409480 <ferror@plt+0x62f0>
  409388:	tst	x20, #0x20
  40938c:	mov	w0, #0x54                  	// #84
  409390:	mov	w1, #0x20                  	// #32
  409394:	csel	w0, w0, w1, ne  // ne = any
  409398:	strb	w0, [x21], #1
  40939c:	sub	x19, x19, #0x1
  4093a0:	tbz	w20, #1, 409364 <ferror@plt+0x61d4>
  4093a4:	ldp	w5, w4, [x22]
  4093a8:	mov	x1, x19
  4093ac:	ldr	w3, [x22, #8]
  4093b0:	mov	x0, x21
  4093b4:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  4093b8:	add	x2, x2, #0xf80
  4093bc:	bl	402bb0 <snprintf@plt>
  4093c0:	sxtw	x1, w0
  4093c4:	tbnz	w1, #31, 409480 <ferror@plt+0x62f0>
  4093c8:	cmp	x19, w1, sxtw
  4093cc:	b.cc	409480 <ferror@plt+0x62f0>  // b.lo, b.ul, b.last
  4093d0:	sub	x19, x19, x1
  4093d4:	add	x21, x21, x1
  4093d8:	tbz	w20, #3, 409368 <ferror@plt+0x61d8>
  4093dc:	mov	x1, x19
  4093e0:	mov	x0, x21
  4093e4:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  4093e8:	mov	x3, #0x0                   	// #0
  4093ec:	add	x2, x2, #0xf90
  4093f0:	bl	402bb0 <snprintf@plt>
  4093f4:	sxtw	x1, w0
  4093f8:	tbnz	w1, #31, 409480 <ferror@plt+0x62f0>
  4093fc:	cmp	x19, w1, sxtw
  409400:	b.cc	409480 <ferror@plt+0x62f0>  // b.lo, b.ul, b.last
  409404:	sub	x19, x19, x1
  409408:	add	x21, x21, x1
  40940c:	tbz	w20, #2, 409370 <ferror@plt+0x61e0>
  409410:	mov	x0, x22
  409414:	bl	4090f8 <ferror@plt+0x5f68>
  409418:	mov	w3, #0x8889                	// #34953
  40941c:	mov	w4, w0
  409420:	movk	w3, #0x8888, lsl #16
  409424:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  409428:	mov	x0, x21
  40942c:	mov	x1, x19
  409430:	smull	x5, w4, w3
  409434:	add	x2, x2, #0xfa0
  409438:	lsr	x5, x5, #32
  40943c:	add	w5, w4, w5
  409440:	asr	w5, w5, #5
  409444:	sub	w4, w5, w4, asr #31
  409448:	smull	x3, w4, w3
  40944c:	lsr	x3, x3, #32
  409450:	add	w3, w4, w3
  409454:	asr	w3, w3, #5
  409458:	sub	w3, w3, w4, asr #31
  40945c:	lsl	w5, w3, #4
  409460:	sub	w5, w5, w3
  409464:	subs	w4, w4, w5, lsl #2
  409468:	cneg	w4, w4, mi  // mi = first
  40946c:	bl	402bb0 <snprintf@plt>
  409470:	tbnz	w0, #31, 409480 <ferror@plt+0x62f0>
  409474:	cmp	x19, w0, sxtw
  409478:	b.cs	409370 <ferror@plt+0x61e0>  // b.hs, b.nlast
  40947c:	nop
  409480:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  409484:	add	x1, x1, #0xf58
  409488:	mov	w2, #0x5                   	// #5
  40948c:	mov	x0, #0x0                   	// #0
  409490:	bl	403060 <dcgettext@plt>
  409494:	bl	403010 <warnx@plt>
  409498:	mov	w0, #0xffffffff            	// #-1
  40949c:	b	409374 <ferror@plt+0x61e4>
  4094a0:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  4094a4:	mov	x1, x19
  4094a8:	add	x2, x2, #0xf98
  4094ac:	mov	x0, x21
  4094b0:	mov	x3, #0x0                   	// #0
  4094b4:	bl	402bb0 <snprintf@plt>
  4094b8:	tbnz	w0, #31, 409480 <ferror@plt+0x62f0>
  4094bc:	cmp	x19, w0, sxtw
  4094c0:	sxtw	x0, w0
  4094c4:	b.cc	409480 <ferror@plt+0x62f0>  // b.lo, b.ul, b.last
  4094c8:	sub	x19, x19, x0
  4094cc:	add	x21, x21, x0
  4094d0:	tbz	w20, #2, 409370 <ferror@plt+0x61e0>
  4094d4:	b	409410 <ferror@plt+0x6280>
  4094d8:	ldp	w5, w4, [x22, #12]
  4094dc:	mov	x1, x3
  4094e0:	ldrsw	x3, [x22, #20]
  4094e4:	mov	x0, x21
  4094e8:	add	w4, w4, #0x1
  4094ec:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  4094f0:	add	x3, x3, #0x76c
  4094f4:	add	x2, x2, #0xf48
  4094f8:	bl	402bb0 <snprintf@plt>
  4094fc:	sxtw	x1, w0
  409500:	tbnz	w1, #31, 409480 <ferror@plt+0x62f0>
  409504:	cmp	x19, w1, sxtw
  409508:	b.cc	409480 <ferror@plt+0x62f0>  // b.lo, b.ul, b.last
  40950c:	sub	x19, x19, x1
  409510:	add	x21, x21, x1
  409514:	b	409354 <ferror@plt+0x61c4>
  409518:	stp	x29, x30, [sp, #-128]!
  40951c:	mov	x29, sp
  409520:	stp	x19, x20, [sp, #16]
  409524:	mov	w19, w1
  409528:	mov	x20, x3
  40952c:	stp	x21, x22, [sp, #32]
  409530:	mov	x21, x2
  409534:	mov	x22, x0
  409538:	str	x23, [sp, #48]
  40953c:	add	x23, sp, #0x48
  409540:	mov	x1, x23
  409544:	tbz	w19, #6, 409588 <ferror@plt+0x63f8>
  409548:	bl	402cf0 <gmtime_r@plt>
  40954c:	cbz	x0, 409710 <ferror@plt+0x6580>
  409550:	tbnz	w19, #0, 4096d0 <ferror@plt+0x6540>
  409554:	and	w0, w19, #0x3
  409558:	cmp	w0, #0x3
  40955c:	b.eq	409590 <ferror@plt+0x6400>  // b.none
  409560:	tbnz	w19, #1, 4095b0 <ferror@plt+0x6420>
  409564:	tbnz	w19, #3, 4095e8 <ferror@plt+0x6458>
  409568:	tbnz	w19, #4, 409698 <ferror@plt+0x6508>
  40956c:	tbnz	w19, #2, 409628 <ferror@plt+0x6498>
  409570:	mov	w0, #0x0                   	// #0
  409574:	ldp	x19, x20, [sp, #16]
  409578:	ldp	x21, x22, [sp, #32]
  40957c:	ldr	x23, [sp, #48]
  409580:	ldp	x29, x30, [sp], #128
  409584:	ret
  409588:	bl	402ad0 <localtime_r@plt>
  40958c:	b	40954c <ferror@plt+0x63bc>
  409590:	cbz	x20, 409608 <ferror@plt+0x6478>
  409594:	tst	x19, #0x20
  409598:	mov	w0, #0x54                  	// #84
  40959c:	mov	w1, #0x20                  	// #32
  4095a0:	csel	w0, w0, w1, ne  // ne = any
  4095a4:	strb	w0, [x21], #1
  4095a8:	sub	x20, x20, #0x1
  4095ac:	tbz	w19, #1, 409564 <ferror@plt+0x63d4>
  4095b0:	ldp	w5, w4, [sp, #72]
  4095b4:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  4095b8:	ldr	w3, [sp, #80]
  4095bc:	add	x2, x2, #0xf80
  4095c0:	mov	x1, x20
  4095c4:	mov	x0, x21
  4095c8:	bl	402bb0 <snprintf@plt>
  4095cc:	tbnz	w0, #31, 409608 <ferror@plt+0x6478>
  4095d0:	cmp	x20, w0, sxtw
  4095d4:	sxtw	x0, w0
  4095d8:	b.cc	409608 <ferror@plt+0x6478>  // b.lo, b.ul, b.last
  4095dc:	sub	x20, x20, x0
  4095e0:	add	x21, x21, x0
  4095e4:	tbz	w19, #3, 409568 <ferror@plt+0x63d8>
  4095e8:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  4095ec:	mov	x1, x20
  4095f0:	add	x2, x2, #0xf90
  4095f4:	mov	x0, x21
  4095f8:	mov	x3, #0x0                   	// #0
  4095fc:	bl	402bb0 <snprintf@plt>
  409600:	tbz	w0, #31, 4096b4 <ferror@plt+0x6524>
  409604:	nop
  409608:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  40960c:	add	x1, x1, #0xf58
  409610:	mov	w2, #0x5                   	// #5
  409614:	mov	x0, #0x0                   	// #0
  409618:	bl	403060 <dcgettext@plt>
  40961c:	bl	403010 <warnx@plt>
  409620:	mov	w0, #0xffffffff            	// #-1
  409624:	b	409574 <ferror@plt+0x63e4>
  409628:	mov	x0, x23
  40962c:	bl	4090f8 <ferror@plt+0x5f68>
  409630:	mov	w3, #0x8889                	// #34953
  409634:	mov	w4, w0
  409638:	movk	w3, #0x8888, lsl #16
  40963c:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  409640:	mov	x0, x21
  409644:	mov	x1, x20
  409648:	smull	x5, w4, w3
  40964c:	add	x2, x2, #0xfa0
  409650:	lsr	x5, x5, #32
  409654:	add	w5, w4, w5
  409658:	asr	w5, w5, #5
  40965c:	sub	w4, w5, w4, asr #31
  409660:	smull	x3, w4, w3
  409664:	lsr	x3, x3, #32
  409668:	add	w3, w4, w3
  40966c:	asr	w3, w3, #5
  409670:	sub	w3, w3, w4, asr #31
  409674:	lsl	w5, w3, #4
  409678:	sub	w5, w5, w3
  40967c:	subs	w4, w4, w5, lsl #2
  409680:	cneg	w4, w4, mi  // mi = first
  409684:	bl	402bb0 <snprintf@plt>
  409688:	tbnz	w0, #31, 409608 <ferror@plt+0x6478>
  40968c:	cmp	x20, w0, sxtw
  409690:	b.cs	409570 <ferror@plt+0x63e0>  // b.hs, b.nlast
  409694:	b	409608 <ferror@plt+0x6478>
  409698:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  40969c:	mov	x1, x20
  4096a0:	add	x2, x2, #0xf98
  4096a4:	mov	x0, x21
  4096a8:	mov	x3, #0x0                   	// #0
  4096ac:	bl	402bb0 <snprintf@plt>
  4096b0:	tbnz	w0, #31, 409608 <ferror@plt+0x6478>
  4096b4:	cmp	x20, w0, sxtw
  4096b8:	sxtw	x0, w0
  4096bc:	b.cc	409608 <ferror@plt+0x6478>  // b.lo, b.ul, b.last
  4096c0:	sub	x20, x20, x0
  4096c4:	add	x21, x21, x0
  4096c8:	tbz	w19, #2, 409570 <ferror@plt+0x63e0>
  4096cc:	b	409628 <ferror@plt+0x6498>
  4096d0:	ldp	w5, w4, [sp, #84]
  4096d4:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  4096d8:	ldrsw	x3, [sp, #92]
  4096dc:	add	x2, x2, #0xf48
  4096e0:	mov	x1, x20
  4096e4:	mov	x0, x21
  4096e8:	add	x3, x3, #0x76c
  4096ec:	add	w4, w4, #0x1
  4096f0:	bl	402bb0 <snprintf@plt>
  4096f4:	tbnz	w0, #31, 409608 <ferror@plt+0x6478>
  4096f8:	cmp	x20, w0, sxtw
  4096fc:	sxtw	x0, w0
  409700:	b.cc	409608 <ferror@plt+0x6478>  // b.lo, b.ul, b.last
  409704:	sub	x20, x20, x0
  409708:	add	x21, x21, x0
  40970c:	b	409554 <ferror@plt+0x63c4>
  409710:	mov	w2, #0x5                   	// #5
  409714:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  409718:	mov	x0, #0x0                   	// #0
  40971c:	add	x1, x1, #0xfb0
  409720:	bl	403060 <dcgettext@plt>
  409724:	mov	x1, x22
  409728:	bl	403010 <warnx@plt>
  40972c:	mov	w0, #0xffffffff            	// #-1
  409730:	b	409574 <ferror@plt+0x63e4>
  409734:	nop
  409738:	stp	x29, x30, [sp, #-176]!
  40973c:	mov	x29, sp
  409740:	stp	x21, x22, [sp, #32]
  409744:	mov	x21, x0
  409748:	mov	x22, x3
  40974c:	ldr	x0, [x1]
  409750:	stp	x19, x20, [sp, #16]
  409754:	mov	x19, x1
  409758:	stp	x23, x24, [sp, #48]
  40975c:	mov	x20, x4
  409760:	mov	w23, w2
  409764:	cbz	x0, 409800 <ferror@plt+0x6670>
  409768:	add	x24, sp, #0x40
  40976c:	mov	x0, x21
  409770:	mov	x1, x24
  409774:	bl	402ad0 <localtime_r@plt>
  409778:	add	x1, sp, #0x78
  40977c:	mov	x0, x19
  409780:	bl	402ad0 <localtime_r@plt>
  409784:	ldr	w0, [sp, #92]
  409788:	ldr	w1, [sp, #148]
  40978c:	cmp	w1, w0
  409790:	ldr	w1, [sp, #84]
  409794:	ldr	w0, [sp, #140]
  409798:	b.eq	4097dc <ferror@plt+0x664c>  // b.none
  40979c:	cmp	w1, w0
  4097a0:	b.ne	4097e4 <ferror@plt+0x6654>  // b.any
  4097a4:	mov	x3, x24
  4097a8:	mov	x1, x20
  4097ac:	mov	x0, x22
  4097b0:	tbz	w23, #1, 409810 <ferror@plt+0x6680>
  4097b4:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  4097b8:	add	x2, x2, #0xfe0
  4097bc:	bl	402b30 <strftime@plt>
  4097c0:	cmp	w0, #0x0
  4097c4:	csetm	w0, le
  4097c8:	ldp	x19, x20, [sp, #16]
  4097cc:	ldp	x21, x22, [sp, #32]
  4097d0:	ldp	x23, x24, [sp, #48]
  4097d4:	ldp	x29, x30, [sp], #176
  4097d8:	ret
  4097dc:	cmp	w1, w0
  4097e0:	b.eq	409820 <ferror@plt+0x6690>  // b.none
  4097e4:	mov	x3, x24
  4097e8:	mov	x1, x20
  4097ec:	mov	x0, x22
  4097f0:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  4097f4:	add	x2, x2, #0xff8
  4097f8:	bl	402b30 <strftime@plt>
  4097fc:	b	4097c0 <ferror@plt+0x6630>
  409800:	mov	x0, x19
  409804:	mov	x1, #0x0                   	// #0
  409808:	bl	402cd0 <gettimeofday@plt>
  40980c:	b	409768 <ferror@plt+0x65d8>
  409810:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  409814:	add	x2, x2, #0xff0
  409818:	bl	402b30 <strftime@plt>
  40981c:	b	4097c0 <ferror@plt+0x6630>
  409820:	ldp	w4, w3, [sp, #68]
  409824:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  409828:	mov	x0, x22
  40982c:	mov	x1, x20
  409830:	add	x2, x2, #0xfd0
  409834:	bl	402bb0 <snprintf@plt>
  409838:	tbnz	w0, #31, 409858 <ferror@plt+0x66c8>
  40983c:	cmp	x20, w0, sxtw
  409840:	csetm	w0, cc  // cc = lo, ul, last
  409844:	ldp	x19, x20, [sp, #16]
  409848:	ldp	x21, x22, [sp, #32]
  40984c:	ldp	x23, x24, [sp, #48]
  409850:	ldp	x29, x30, [sp], #176
  409854:	ret
  409858:	mov	w0, #0xffffffff            	// #-1
  40985c:	b	4097c8 <ferror@plt+0x6638>
  409860:	mov	x12, #0x2060                	// #8288
  409864:	sub	sp, sp, x12
  409868:	mov	w3, w0
  40986c:	mov	x4, x1
  409870:	adrp	x2, 40c000 <ferror@plt+0x8e70>
  409874:	add	x2, x2, #0x160
  409878:	stp	x29, x30, [sp]
  40987c:	mov	x29, sp
  409880:	mov	x1, #0x2000                	// #8192
  409884:	stp	x23, x24, [sp, #48]
  409888:	add	x23, sp, #0x60
  40988c:	mov	x0, x23
  409890:	stp	x19, x20, [sp, #16]
  409894:	bl	402bb0 <snprintf@plt>
  409898:	mov	x0, x23
  40989c:	mov	w1, #0x0                   	// #0
  4098a0:	mov	x19, #0x0                   	// #0
  4098a4:	bl	402c40 <open@plt>
  4098a8:	tbnz	w0, #31, 409990 <ferror@plt+0x6800>
  4098ac:	mov	x20, #0x2000                	// #8192
  4098b0:	mov	x19, #0x0                   	// #0
  4098b4:	mov	x2, x20
  4098b8:	mov	w24, #0x0                   	// #0
  4098bc:	mov	w1, #0x0                   	// #0
  4098c0:	stp	x21, x22, [sp, #32]
  4098c4:	mov	w21, w0
  4098c8:	mov	x22, x23
  4098cc:	mov	x0, x23
  4098d0:	str	x25, [sp, #64]
  4098d4:	add	x25, sp, #0x50
  4098d8:	bl	402cb0 <memset@plt>
  4098dc:	mov	x2, x20
  4098e0:	mov	x1, x22
  4098e4:	mov	w0, w21
  4098e8:	bl	403020 <read@plt>
  4098ec:	cmp	x0, #0x0
  4098f0:	b.le	409920 <ferror@plt+0x6790>
  4098f4:	add	x22, x22, x0
  4098f8:	add	x19, x19, x0
  4098fc:	subs	x20, x20, x0
  409900:	b.eq	409944 <ferror@plt+0x67b4>  // b.none
  409904:	mov	x2, x20
  409908:	mov	x1, x22
  40990c:	mov	w0, w21
  409910:	mov	w24, #0x0                   	// #0
  409914:	bl	403020 <read@plt>
  409918:	cmp	x0, #0x0
  40991c:	b.gt	4098f4 <ferror@plt+0x6764>
  409920:	b.eq	409940 <ferror@plt+0x67b0>  // b.none
  409924:	bl	4030d0 <__errno_location@plt>
  409928:	ldr	w0, [x0]
  40992c:	cmp	w0, #0xb
  409930:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  409934:	b.ne	409940 <ferror@plt+0x67b0>  // b.any
  409938:	cmp	w24, #0x4
  40993c:	b.le	4099ac <ferror@plt+0x681c>
  409940:	cbz	x19, 409980 <ferror@plt+0x67f0>
  409944:	mov	x1, x23
  409948:	mov	x2, #0x0                   	// #0
  40994c:	mov	w0, #0x20                  	// #32
  409950:	ldrsb	w3, [x1]
  409954:	add	x2, x2, #0x1
  409958:	cmp	x2, x19
  40995c:	cbnz	w3, 409964 <ferror@plt+0x67d4>
  409960:	strb	w0, [x1]
  409964:	add	x1, x1, #0x1
  409968:	b.cc	409950 <ferror@plt+0x67c0>  // b.lo, b.ul, b.last
  40996c:	add	x1, sp, #0x5f
  409970:	mov	x0, x23
  409974:	strb	wzr, [x1, x19]
  409978:	bl	402db0 <strdup@plt>
  40997c:	mov	x19, x0
  409980:	mov	w0, w21
  409984:	bl	402df0 <close@plt>
  409988:	ldp	x21, x22, [sp, #32]
  40998c:	ldr	x25, [sp, #64]
  409990:	mov	x0, x19
  409994:	mov	x12, #0x2060                	// #8288
  409998:	ldp	x29, x30, [sp]
  40999c:	ldp	x19, x20, [sp, #16]
  4099a0:	ldp	x23, x24, [sp, #48]
  4099a4:	add	sp, sp, x12
  4099a8:	ret
  4099ac:	adrp	x2, 40c000 <ferror@plt+0x8e70>
  4099b0:	add	w24, w24, #0x1
  4099b4:	mov	x0, x25
  4099b8:	mov	x1, #0x0                   	// #0
  4099bc:	ldr	q0, [x2, #432]
  4099c0:	str	q0, [sp, #80]
  4099c4:	bl	402f70 <nanosleep@plt>
  4099c8:	b	4098dc <ferror@plt+0x674c>
  4099cc:	nop
  4099d0:	mov	x12, #0x1020                	// #4128
  4099d4:	sub	sp, sp, x12
  4099d8:	mov	w2, w0
  4099dc:	adrp	x1, 40c000 <ferror@plt+0x8e70>
  4099e0:	add	x1, x1, #0x170
  4099e4:	stp	x29, x30, [sp]
  4099e8:	mov	x29, sp
  4099ec:	stp	x19, x20, [sp, #16]
  4099f0:	add	x20, sp, #0x20
  4099f4:	mov	x0, x20
  4099f8:	bl	402b00 <sprintf@plt>
  4099fc:	mov	x0, #0x8                   	// #8
  409a00:	bl	402c30 <malloc@plt>
  409a04:	mov	x19, x0
  409a08:	cbz	x0, 409a34 <ferror@plt+0x68a4>
  409a0c:	mov	x0, x20
  409a10:	bl	402b20 <opendir@plt>
  409a14:	str	x0, [x19]
  409a18:	cbz	x0, 409a34 <ferror@plt+0x68a4>
  409a1c:	mov	x0, x19
  409a20:	mov	x12, #0x1020                	// #4128
  409a24:	ldp	x29, x30, [sp]
  409a28:	ldp	x19, x20, [sp, #16]
  409a2c:	add	sp, sp, x12
  409a30:	ret
  409a34:	mov	x0, x19
  409a38:	mov	x19, #0x0                   	// #0
  409a3c:	bl	402f10 <free@plt>
  409a40:	mov	x0, x19
  409a44:	mov	x12, #0x1020                	// #4128
  409a48:	ldp	x29, x30, [sp]
  409a4c:	ldp	x19, x20, [sp, #16]
  409a50:	add	sp, sp, x12
  409a54:	ret
  409a58:	stp	x29, x30, [sp, #-32]!
  409a5c:	mov	x29, sp
  409a60:	str	x19, [sp, #16]
  409a64:	mov	x19, x0
  409a68:	cbz	x0, 409a78 <ferror@plt+0x68e8>
  409a6c:	ldr	x0, [x0]
  409a70:	cbz	x0, 409a78 <ferror@plt+0x68e8>
  409a74:	bl	402dd0 <closedir@plt>
  409a78:	mov	x0, x19
  409a7c:	ldr	x19, [sp, #16]
  409a80:	ldp	x29, x30, [sp], #32
  409a84:	b	402f10 <free@plt>
  409a88:	cmp	x0, #0x0
  409a8c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  409a90:	b.eq	409b84 <ferror@plt+0x69f4>  // b.none
  409a94:	stp	x29, x30, [sp, #-80]!
  409a98:	mov	x29, sp
  409a9c:	stp	x19, x20, [sp, #16]
  409aa0:	stp	x21, x22, [sp, #32]
  409aa4:	mov	x22, x0
  409aa8:	mov	x21, x1
  409aac:	stp	x23, x24, [sp, #48]
  409ab0:	add	x24, sp, #0x48
  409ab4:	str	wzr, [x1]
  409ab8:	bl	4030d0 <__errno_location@plt>
  409abc:	mov	x23, x0
  409ac0:	str	wzr, [x0]
  409ac4:	nop
  409ac8:	ldr	x0, [x22]
  409acc:	bl	402d80 <readdir@plt>
  409ad0:	mov	x19, x0
  409ad4:	cbz	x0, 409b64 <ferror@plt+0x69d4>
  409ad8:	bl	402ea0 <__ctype_b_loc@plt>
  409adc:	mov	x2, x0
  409ae0:	ldrb	w4, [x19, #19]
  409ae4:	add	x20, x19, #0x13
  409ae8:	mov	x1, x24
  409aec:	mov	x0, x20
  409af0:	ldr	x3, [x2]
  409af4:	mov	w2, #0xa                   	// #10
  409af8:	ldrh	w3, [x3, x4, lsl #1]
  409afc:	tbnz	w3, #11, 409b20 <ferror@plt+0x6990>
  409b00:	ldr	w0, [x21]
  409b04:	cbz	w0, 409ac8 <ferror@plt+0x6938>
  409b08:	mov	w0, #0x0                   	// #0
  409b0c:	ldp	x19, x20, [sp, #16]
  409b10:	ldp	x21, x22, [sp, #32]
  409b14:	ldp	x23, x24, [sp, #48]
  409b18:	ldp	x29, x30, [sp], #80
  409b1c:	ret
  409b20:	str	wzr, [x23]
  409b24:	bl	402ec0 <strtol@plt>
  409b28:	str	w0, [x21]
  409b2c:	ldr	w1, [x23]
  409b30:	cbnz	w1, 409b4c <ferror@plt+0x69bc>
  409b34:	ldr	x1, [sp, #72]
  409b38:	cmp	x20, x1
  409b3c:	b.eq	409b4c <ferror@plt+0x69bc>  // b.none
  409b40:	cbz	x1, 409b04 <ferror@plt+0x6974>
  409b44:	ldrsb	w1, [x1]
  409b48:	cbz	w1, 409b04 <ferror@plt+0x6974>
  409b4c:	mov	w0, #0xffffffff            	// #-1
  409b50:	ldp	x19, x20, [sp, #16]
  409b54:	ldp	x21, x22, [sp, #32]
  409b58:	ldp	x23, x24, [sp, #48]
  409b5c:	ldp	x29, x30, [sp], #80
  409b60:	ret
  409b64:	ldr	w1, [x23]
  409b68:	mov	w0, #0x1                   	// #1
  409b6c:	cbnz	w1, 409b4c <ferror@plt+0x69bc>
  409b70:	ldp	x19, x20, [sp, #16]
  409b74:	ldp	x21, x22, [sp, #32]
  409b78:	ldp	x23, x24, [sp, #48]
  409b7c:	ldp	x29, x30, [sp], #80
  409b80:	ret
  409b84:	mov	w0, #0xffffffea            	// #-22
  409b88:	ret
  409b8c:	nop
  409b90:	adrp	x1, 40c000 <ferror@plt+0x8e70>
  409b94:	add	x1, x1, #0x180
  409b98:	b	409860 <ferror@plt+0x66d0>
  409b9c:	nop
  409ba0:	adrp	x1, 40c000 <ferror@plt+0x8e70>
  409ba4:	add	x1, x1, #0x188
  409ba8:	b	409860 <ferror@plt+0x66d0>
  409bac:	nop
  409bb0:	stp	x29, x30, [sp, #-32]!
  409bb4:	mov	x1, #0x18                  	// #24
  409bb8:	mov	x0, #0x1                   	// #1
  409bbc:	mov	x29, sp
  409bc0:	str	x19, [sp, #16]
  409bc4:	bl	402d50 <calloc@plt>
  409bc8:	mov	x19, x0
  409bcc:	cbz	x0, 409bf4 <ferror@plt+0x6a64>
  409bd0:	adrp	x0, 40c000 <ferror@plt+0x8e70>
  409bd4:	add	x0, x0, #0x190
  409bd8:	bl	402b20 <opendir@plt>
  409bdc:	str	x0, [x19]
  409be0:	cbz	x0, 409bf4 <ferror@plt+0x6a64>
  409be4:	mov	x0, x19
  409be8:	ldr	x19, [sp, #16]
  409bec:	ldp	x29, x30, [sp], #32
  409bf0:	ret
  409bf4:	mov	x0, x19
  409bf8:	mov	x19, #0x0                   	// #0
  409bfc:	bl	402f10 <free@plt>
  409c00:	mov	x0, x19
  409c04:	ldr	x19, [sp, #16]
  409c08:	ldp	x29, x30, [sp], #32
  409c0c:	ret
  409c10:	stp	x29, x30, [sp, #-32]!
  409c14:	mov	x29, sp
  409c18:	str	x19, [sp, #16]
  409c1c:	mov	x19, x0
  409c20:	cbz	x0, 409c30 <ferror@plt+0x6aa0>
  409c24:	ldr	x0, [x0]
  409c28:	cbz	x0, 409c30 <ferror@plt+0x6aa0>
  409c2c:	bl	402dd0 <closedir@plt>
  409c30:	mov	x0, x19
  409c34:	ldr	x19, [sp, #16]
  409c38:	ldp	x29, x30, [sp], #32
  409c3c:	b	402f10 <free@plt>
  409c40:	ldrb	w2, [x0, #20]
  409c44:	cmp	x1, #0x0
  409c48:	cset	w3, ne  // ne = any
  409c4c:	str	x1, [x0, #8]
  409c50:	bfxil	w2, w3, #0, #1
  409c54:	strb	w2, [x0, #20]
  409c58:	ret
  409c5c:	nop
  409c60:	ldrb	w2, [x0, #20]
  409c64:	str	w1, [x0, #16]
  409c68:	orr	w2, w2, #0x2
  409c6c:	strb	w2, [x0, #20]
  409c70:	ret
  409c74:	nop
  409c78:	cmp	x0, #0x0
  409c7c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  409c80:	b.eq	409e70 <ferror@plt+0x6ce0>  // b.none
  409c84:	mov	x12, #0x2160                	// #8544
  409c88:	sub	sp, sp, x12
  409c8c:	stp	x29, x30, [sp]
  409c90:	mov	x29, sp
  409c94:	stp	x19, x20, [sp, #16]
  409c98:	mov	x20, x0
  409c9c:	stp	x21, x22, [sp, #32]
  409ca0:	add	x22, sp, #0x160
  409ca4:	stp	x23, x24, [sp, #48]
  409ca8:	adrp	x24, 40c000 <ferror@plt+0x8e70>
  409cac:	add	x24, x24, #0x198
  409cb0:	stp	x25, x26, [sp, #64]
  409cb4:	mov	x25, x1
  409cb8:	adrp	x26, 40b000 <ferror@plt+0x7e70>
  409cbc:	str	wzr, [x1]
  409cc0:	add	x26, x26, #0xd38
  409cc4:	bl	4030d0 <__errno_location@plt>
  409cc8:	mov	x23, x0
  409ccc:	nop
  409cd0:	ldr	x0, [x20]
  409cd4:	str	wzr, [x23]
  409cd8:	bl	402d80 <readdir@plt>
  409cdc:	mov	x19, x0
  409ce0:	cbz	x0, 409e5c <ferror@plt+0x6ccc>
  409ce4:	bl	402ea0 <__ctype_b_loc@plt>
  409ce8:	ldrb	w1, [x19, #19]
  409cec:	ldr	x0, [x0]
  409cf0:	ldrh	w0, [x0, x1, lsl #1]
  409cf4:	tbz	w0, #11, 409cd0 <ferror@plt+0x6b40>
  409cf8:	ldrb	w0, [x20, #20]
  409cfc:	add	x19, x19, #0x13
  409d00:	tbnz	w0, #1, 409dfc <ferror@plt+0x6c6c>
  409d04:	tbz	w0, #0, 409d9c <ferror@plt+0x6c0c>
  409d08:	mov	x2, x24
  409d0c:	mov	x1, #0x2000                	// #8192
  409d10:	mov	x3, x19
  409d14:	mov	x0, x22
  409d18:	bl	402bb0 <snprintf@plt>
  409d1c:	ldr	x0, [x20]
  409d20:	bl	402ff0 <dirfd@plt>
  409d24:	mov	x1, x22
  409d28:	mov	w2, #0x80000               	// #524288
  409d2c:	bl	4030a0 <openat@plt>
  409d30:	tbnz	w0, #31, 409cd0 <ferror@plt+0x6b40>
  409d34:	mov	x1, x26
  409d38:	bl	402cc0 <fdopen@plt>
  409d3c:	mov	x21, x0
  409d40:	cbz	x0, 409cd0 <ferror@plt+0x6b40>
  409d44:	mov	w1, #0x2000                	// #8192
  409d48:	mov	x2, x0
  409d4c:	mov	x0, x22
  409d50:	bl	403140 <fgets@plt>
  409d54:	mov	x1, x0
  409d58:	mov	x0, x21
  409d5c:	str	x1, [sp, #88]
  409d60:	bl	402bf0 <fclose@plt>
  409d64:	ldr	x0, [sp, #88]
  409d68:	cbz	x0, 409cd0 <ferror@plt+0x6b40>
  409d6c:	add	x21, sp, #0x60
  409d70:	mov	x0, x22
  409d74:	mov	x2, x21
  409d78:	adrp	x1, 40c000 <ferror@plt+0x8e70>
  409d7c:	add	x1, x1, #0x1a0
  409d80:	bl	403070 <__isoc99_sscanf@plt>
  409d84:	cmp	w0, #0x1
  409d88:	b.ne	409cd0 <ferror@plt+0x6b40>  // b.any
  409d8c:	ldr	x1, [x20, #8]
  409d90:	mov	x0, x21
  409d94:	bl	402e70 <strcmp@plt>
  409d98:	cbnz	w0, 409cd0 <ferror@plt+0x6b40>
  409d9c:	str	wzr, [x23]
  409da0:	add	x1, sp, #0x58
  409da4:	mov	x0, x19
  409da8:	mov	w2, #0xa                   	// #10
  409dac:	str	xzr, [sp, #88]
  409db0:	bl	402ec0 <strtol@plt>
  409db4:	str	w0, [x25]
  409db8:	ldr	w0, [x23]
  409dbc:	cbnz	w0, 409e38 <ferror@plt+0x6ca8>
  409dc0:	ldr	x1, [sp, #88]
  409dc4:	cmp	x1, x19
  409dc8:	b.eq	409dd8 <ferror@plt+0x6c48>  // b.none
  409dcc:	cbz	x1, 409e3c <ferror@plt+0x6cac>
  409dd0:	ldrsb	w1, [x1]
  409dd4:	cbz	w1, 409e3c <ferror@plt+0x6cac>
  409dd8:	mov	w0, #0xffffffff            	// #-1
  409ddc:	mov	x12, #0x2160                	// #8544
  409de0:	ldp	x29, x30, [sp]
  409de4:	ldp	x19, x20, [sp, #16]
  409de8:	ldp	x21, x22, [sp, #32]
  409dec:	ldp	x23, x24, [sp, #48]
  409df0:	ldp	x25, x26, [sp, #64]
  409df4:	add	sp, sp, x12
  409df8:	ret
  409dfc:	ldr	x0, [x20]
  409e00:	bl	402ff0 <dirfd@plt>
  409e04:	mov	w1, w0
  409e08:	mov	x3, x22
  409e0c:	mov	x2, x19
  409e10:	mov	w4, #0x0                   	// #0
  409e14:	mov	w0, #0x0                   	// #0
  409e18:	bl	403180 <__fxstatat@plt>
  409e1c:	cbnz	w0, 409cd0 <ferror@plt+0x6b40>
  409e20:	ldr	w1, [x20, #16]
  409e24:	ldr	w0, [sp, #376]
  409e28:	cmp	w1, w0
  409e2c:	b.ne	409cd0 <ferror@plt+0x6b40>  // b.any
  409e30:	ldrb	w0, [x20, #20]
  409e34:	b	409d04 <ferror@plt+0x6b74>
  409e38:	neg	w0, w0
  409e3c:	mov	x12, #0x2160                	// #8544
  409e40:	ldp	x29, x30, [sp]
  409e44:	ldp	x19, x20, [sp, #16]
  409e48:	ldp	x21, x22, [sp, #32]
  409e4c:	ldp	x23, x24, [sp, #48]
  409e50:	ldp	x25, x26, [sp, #64]
  409e54:	add	sp, sp, x12
  409e58:	ret
  409e5c:	ldr	w1, [x23]
  409e60:	mov	w0, #0x1                   	// #1
  409e64:	cbz	w1, 409e3c <ferror@plt+0x6cac>
  409e68:	mov	w0, #0xffffffff            	// #-1
  409e6c:	b	409ddc <ferror@plt+0x6c4c>
  409e70:	mov	w0, #0xffffffea            	// #-22
  409e74:	ret
  409e78:	stp	x29, x30, [sp, #-64]!
  409e7c:	mov	x29, sp
  409e80:	stp	x19, x20, [sp, #16]
  409e84:	adrp	x20, 41d000 <ferror@plt+0x19e70>
  409e88:	add	x20, x20, #0xb30
  409e8c:	stp	x21, x22, [sp, #32]
  409e90:	adrp	x21, 41d000 <ferror@plt+0x19e70>
  409e94:	add	x21, x21, #0xb28
  409e98:	sub	x20, x20, x21
  409e9c:	mov	w22, w0
  409ea0:	stp	x23, x24, [sp, #48]
  409ea4:	mov	x23, x1
  409ea8:	mov	x24, x2
  409eac:	bl	402928 <memcpy@plt-0x38>
  409eb0:	cmp	xzr, x20, asr #3
  409eb4:	b.eq	409ee0 <ferror@plt+0x6d50>  // b.none
  409eb8:	asr	x20, x20, #3
  409ebc:	mov	x19, #0x0                   	// #0
  409ec0:	ldr	x3, [x21, x19, lsl #3]
  409ec4:	mov	x2, x24
  409ec8:	add	x19, x19, #0x1
  409ecc:	mov	x1, x23
  409ed0:	mov	w0, w22
  409ed4:	blr	x3
  409ed8:	cmp	x20, x19
  409edc:	b.ne	409ec0 <ferror@plt+0x6d30>  // b.any
  409ee0:	ldp	x19, x20, [sp, #16]
  409ee4:	ldp	x21, x22, [sp, #32]
  409ee8:	ldp	x23, x24, [sp, #48]
  409eec:	ldp	x29, x30, [sp], #64
  409ef0:	ret
  409ef4:	nop
  409ef8:	ret
  409efc:	nop
  409f00:	adrp	x2, 41e000 <ferror@plt+0x1ae70>
  409f04:	mov	x1, #0x0                   	// #0
  409f08:	ldr	x2, [x2, #1064]
  409f0c:	b	402b40 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409f10 <.fini>:
  409f10:	stp	x29, x30, [sp, #-16]!
  409f14:	mov	x29, sp
  409f18:	ldp	x29, x30, [sp], #16
  409f1c:	ret
