CHIP_REV_IS_FPGA,FUNC_0
MISC_REG_RESET_PL_PDA_VAUX,VAR_0
MISC_REG_RESET_REG_2_XMAC_BIT,VAR_1
MISC_REG_RESET_REG_2_XMAC_SOFT_BIT,VAR_2
MISC_REG_XMAC_CORE_PORT_MODE_BB,VAR_3
MISC_REG_XMAC_PHY_PORT_MODE_BB,VAR_4
OSAL_MSLEEP,FUNC_1
XMAC_REG_CTRL_BB,VAR_5
XMAC_REG_CTRL_RX_EN_BB,VAR_6
XMAC_REG_CTRL_TX_EN_BB,VAR_7
XMAC_REG_MODE_BB,VAR_8
XMAC_REG_RX_CTRL_BB,VAR_9
XMAC_REG_RX_CTRL_PROCESS_VARIABLE_PREAMBLE_BB,VAR_10
XMAC_REG_RX_MAX_SIZE_BB,VAR_11
XMAC_REG_TX_CTRL_LO_BB,VAR_12
ecore_rd,FUNC_2
ecore_wr,FUNC_3
ecore_link_init_bb,FUNC_4
p_hwfn,VAR_13
p_ptt,VAR_14
port,VAR_15
port_offset,VAR_16
xmac_rxctrl,VAR_17
