<profile>

<section name = "Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_7_1'" level="0">
<item name = "Date">Mon Aug 12 18:49:48 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">chaosNCG</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.336 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">76504, 76504, 0.383 ms, 0.383 ms, 76504, 76504, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_7_1">76502, 76502, 88, 85, 1, 900, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 560, 1028, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 4566, 3476, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 535, -</column>
<column name="Register">-, -, 815, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 5, 9, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="srem_32ns_6ns_32_36_1_U7">srem_32ns_6ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="srem_32ns_6ns_32_36_1_U8">srem_32ns_6ns_32_36_1, 0, 0, 2283, 1738, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln7_1_fu_311_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln7_fu_385_p2">+, 0, 0, 12, 11, 2</column>
<column name="add_ln8_1_fu_152_p2">+, 0, 0, 12, 11, 4</column>
<column name="add_ln8_fu_146_p2">+, 0, 0, 12, 11, 4</column>
<column name="add_ln9_fu_357_p2">+, 0, 0, 39, 32, 32</column>
<column name="out1_fu_418_p2">+, 0, 0, 39, 32, 32</column>
<column name="p0_1_fu_409_p2">+, 0, 0, 39, 32, 32</column>
<column name="p1_1_fu_363_p2">+, 0, 0, 39, 32, 32</column>
<column name="out0_fu_317_p2">-, 0, 0, 39, 32, 32</column>
<column name="sub_ln5_fu_196_p2">-, 0, 0, 14, 5, 6</column>
<column name="sub_ln9_fu_335_p2">-, 0, 0, 14, 5, 6</column>
<column name="icmp_ln7_fu_140_p2">icmp, 0, 0, 12, 11, 9</column>
<column name="lshr_ln5_fu_204_p2">lshr, 0, 140, 121, 8, 32</column>
<column name="lshr_ln9_fu_343_p2">lshr, 0, 140, 121, 8, 32</column>
<column name="or_ln5_1_fu_229_p2">or, 0, 0, 8, 8, 8</column>
<column name="or_ln5_fu_225_p2">or, 0, 0, 32, 32, 32</column>
<column name="or_ln9_fu_353_p2">or, 0, 0, 32, 32, 32</column>
<column name="shl_ln5_fu_191_p2">shl, 0, 140, 121, 8, 32</column>
<column name="shl_ln9_fu_330_p2">shl, 0, 140, 121, 8, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln3_fu_271_p2">xor, 0, 0, 8, 8, 8</column>
<column name="xor_ln4_fu_177_p2">xor, 0, 0, 32, 32, 32</column>
<column name="xor_ln5_1_fu_259_p2">xor, 0, 0, 8, 8, 8</column>
<column name="xor_ln5_2_fu_248_p2">xor, 0, 0, 32, 32, 32</column>
<column name="xor_ln5_fu_239_p2">xor, 0, 0, 32, 32, 32</column>
<column name="xor_ln6_1_fu_265_p2">xor, 0, 0, 8, 8, 8</column>
<column name="xor_ln6_2_fu_349_p2">xor, 0, 0, 32, 32, 32</column>
<column name="xor_ln6_fu_253_p2">xor, 0, 0, 8, 8, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">435, 86, 1, 86</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 11, 22</column>
<column name="buffer_r_address0">14, 3, 11, 33</column>
<column name="buffer_r_address1">14, 3, 11, 33</column>
<column name="i_fu_68">9, 2, 11, 22</column>
<column name="p0_fu_64">9, 2, 32, 64</column>
<column name="p1_fu_60">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_reg_476">11, 0, 11, 0</column>
<column name="add_ln7_1_reg_553">32, 0, 32, 0</column>
<column name="add_ln8_1_reg_461">11, 0, 11, 0</column>
<column name="add_ln8_reg_456">11, 0, 11, 0</column>
<column name="add_ln9_reg_590">32, 0, 32, 0</column>
<column name="ap_CS_fsm">85, 0, 85, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="b0_reg_496">32, 0, 32, 0</column>
<column name="b1_reg_503">32, 0, 32, 0</column>
<column name="b_reg_481">11, 0, 11, 0</column>
<column name="buffer_addr_1_reg_491">11, 0, 11, 0</column>
<column name="buffer_addr_reg_486">11, 0, 11, 0</column>
<column name="i_1_reg_447">11, 0, 11, 0</column>
<column name="i_fu_68">11, 0, 11, 0</column>
<column name="icmp_ln7_reg_452">1, 0, 1, 0</column>
<column name="lshr_ln5_reg_542">32, 0, 32, 0</column>
<column name="lshr_ln9_reg_585">32, 0, 32, 0</column>
<column name="out0_reg_560">32, 0, 32, 0</column>
<column name="out1_reg_617">32, 0, 32, 0</column>
<column name="p0_1_reg_611">32, 0, 32, 0</column>
<column name="p0_fu_64">32, 0, 32, 0</column>
<column name="p0_load_reg_510">32, 0, 32, 0</column>
<column name="p1_1_reg_596">32, 0, 32, 0</column>
<column name="p1_fu_60">32, 0, 32, 0</column>
<column name="shl_ln5_reg_531">32, 0, 32, 0</column>
<column name="shl_ln9_reg_575">32, 0, 32, 0</column>
<column name="srem_ln5_reg_521">32, 0, 32, 0</column>
<column name="srem_ln9_reg_565">32, 0, 32, 0</column>
<column name="sub_ln5_reg_537">6, 0, 6, 0</column>
<column name="sub_ln9_reg_580">6, 0, 6, 0</column>
<column name="tmp_2_reg_606">1, 0, 1, 0</column>
<column name="tmp_3_reg_601">5, 0, 5, 0</column>
<column name="trunc_ln5_reg_526">6, 0, 6, 0</column>
<column name="trunc_ln9_reg_570">6, 0, 6, 0</column>
<column name="xor_ln4_reg_515">32, 0, 32, 0</column>
<column name="xor_ln5_2_reg_548">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_7_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_7_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_7_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_7_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_7_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_7_1, return value</column>
<column name="M_address0">out, 11, ap_memory, M, array</column>
<column name="M_ce0">out, 1, ap_memory, M, array</column>
<column name="M_q0">in, 11, ap_memory, M, array</column>
<column name="M_address1">out, 11, ap_memory, M, array</column>
<column name="M_ce1">out, 1, ap_memory, M, array</column>
<column name="M_q1">in, 11, ap_memory, M, array</column>
<column name="buffer_r_address0">out, 11, ap_memory, buffer_r, array</column>
<column name="buffer_r_ce0">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_we0">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_d0">out, 32, ap_memory, buffer_r, array</column>
<column name="buffer_r_q0">in, 32, ap_memory, buffer_r, array</column>
<column name="buffer_r_address1">out, 11, ap_memory, buffer_r, array</column>
<column name="buffer_r_ce1">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_we1">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_d1">out, 32, ap_memory, buffer_r, array</column>
<column name="buffer_r_q1">in, 32, ap_memory, buffer_r, array</column>
</table>
</item>
</section>
</profile>
