Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Tue Apr 25 09:59:01 2023
| Host         : Tommi-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file project_reti_logiche_timing_summary_routed.rpt -rpx project_reti_logiche_timing_summary_routed.rpx
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.069        0.000                      0                    6        0.262        0.000                      0                    6        4.500        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               8.069        0.000                      0                    6        0.262        0.000                      0                    6        4.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.069ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_cur_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.580ns (34.298%)  route 1.111ns (65.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.846     5.057    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.456     5.513 r  FSM_sequential_cur_state_reg[0]/Q
                         net (fo=6, routed)           0.732     6.245    cur_state[0]
    SLICE_X0Y114         LUT5 (Prop_lut5_I0_O)        0.124     6.369 r  FSM_sequential_cur_state[2]_i_1/O
                         net (fo=3, routed)           0.379     6.748    FSM_sequential_cur_state[2]_i_1_n_0
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.727    14.690    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[0]/C
                         clock pessimism              0.367    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X0Y114         FDCE (Setup_fdce_C_CE)      -0.205    14.817    FSM_sequential_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  8.069    

Slack (MET) :             8.069ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_cur_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.580ns (34.298%)  route 1.111ns (65.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.846     5.057    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.456     5.513 r  FSM_sequential_cur_state_reg[0]/Q
                         net (fo=6, routed)           0.732     6.245    cur_state[0]
    SLICE_X0Y114         LUT5 (Prop_lut5_I0_O)        0.124     6.369 r  FSM_sequential_cur_state[2]_i_1/O
                         net (fo=3, routed)           0.379     6.748    FSM_sequential_cur_state[2]_i_1_n_0
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.727    14.690    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[1]/C
                         clock pessimism              0.367    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X0Y114         FDCE (Setup_fdce_C_CE)      -0.205    14.817    FSM_sequential_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  8.069    

Slack (MET) :             8.069ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_cur_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.580ns (34.298%)  route 1.111ns (65.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.846     5.057    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.456     5.513 r  FSM_sequential_cur_state_reg[0]/Q
                         net (fo=6, routed)           0.732     6.245    cur_state[0]
    SLICE_X0Y114         LUT5 (Prop_lut5_I0_O)        0.124     6.369 r  FSM_sequential_cur_state[2]_i_1/O
                         net (fo=3, routed)           0.379     6.748    FSM_sequential_cur_state[2]_i_1_n_0
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.727    14.690    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[2]/C
                         clock pessimism              0.367    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X0Y114         FDCE (Setup_fdce_C_CE)      -0.205    14.817    FSM_sequential_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  8.069    

Slack (MET) :             8.501ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.580ns (38.867%)  route 0.912ns (61.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.846     5.057    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.456     5.513 r  FSM_sequential_cur_state_reg[1]/Q
                         net (fo=6, routed)           0.912     6.425    cur_state[1]
    SLICE_X0Y114         LUT4 (Prop_lut4_I1_O)        0.124     6.549 r  FSM_sequential_cur_state[2]_i_2/O
                         net (fo=1, routed)           0.000     6.549    FSM_sequential_cur_state[2]_i_2_n_0
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.727    14.690    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[2]/C
                         clock pessimism              0.367    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.029    15.051    FSM_sequential_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -6.549    
  -------------------------------------------------------------------
                         slack                                  8.501    

Slack (MET) :             8.511ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_cur_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.580ns (39.056%)  route 0.905ns (60.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.846     5.057    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.456     5.513 r  FSM_sequential_cur_state_reg[1]/Q
                         net (fo=6, routed)           0.905     6.418    cur_state[1]
    SLICE_X0Y114         LUT5 (Prop_lut5_I2_O)        0.124     6.542 r  FSM_sequential_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.542    FSM_sequential_cur_state[0]_i_1_n_0
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.727    14.690    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[0]/C
                         clock pessimism              0.367    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.031    15.053    FSM_sequential_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                  8.511    

Slack (MET) :             8.677ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.580ns (43.977%)  route 0.739ns (56.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         1.001     1.001 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.115    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.211 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.846     5.057    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.456     5.513 r  FSM_sequential_cur_state_reg[0]/Q
                         net (fo=6, routed)           0.739     6.252    cur_state[0]
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.124     6.376 r  FSM_sequential_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.376    FSM_sequential_cur_state[1]_i_1_n_0
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.867    10.867 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    12.871    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.962 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.727    14.690    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[1]/C
                         clock pessimism              0.367    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.031    15.053    FSM_sequential_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                  8.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.532%)  route 0.168ns (47.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.651     1.582    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.141     1.723 r  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=6, routed)           0.168     1.891    cur_state[2]
    SLICE_X0Y114         LUT4 (Prop_lut4_I1_O)        0.045     1.936 r  FSM_sequential_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.936    FSM_sequential_cur_state[1]_i_1_n_0
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.924     2.105    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[1]/C
                         clock pessimism             -0.523     1.582    
    SLICE_X0Y114         FDCE (Hold_fdce_C_D)         0.092     1.674    FSM_sequential_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_cur_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.706%)  route 0.196ns (51.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.651     1.582    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.141     1.723 r  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=6, routed)           0.196     1.919    cur_state[2]
    SLICE_X0Y114         LUT5 (Prop_lut5_I1_O)        0.045     1.964 r  FSM_sequential_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.964    FSM_sequential_cur_state[0]_i_1_n_0
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.924     2.105    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[0]/C
                         clock pessimism             -0.523     1.582    
    SLICE_X0Y114         FDCE (Hold_fdce_C_D)         0.092     1.674    FSM_sequential_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.353%)  route 0.207ns (52.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.651     1.582    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.141     1.723 r  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=6, routed)           0.207     1.930    cur_state[2]
    SLICE_X0Y114         LUT4 (Prop_lut4_I2_O)        0.045     1.975 r  FSM_sequential_cur_state[2]_i_2/O
                         net (fo=1, routed)           0.000     1.975    FSM_sequential_cur_state[2]_i_2_n_0
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.924     2.105    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[2]/C
                         clock pessimism             -0.523     1.582    
    SLICE_X0Y114         FDCE (Hold_fdce_C_D)         0.091     1.673    FSM_sequential_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_cur_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.470%)  route 0.285ns (60.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.651     1.582    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.141     1.723 r  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=6, routed)           0.169     1.892    cur_state[2]
    SLICE_X0Y114         LUT5 (Prop_lut5_I3_O)        0.045     1.937 r  FSM_sequential_cur_state[2]_i_1/O
                         net (fo=3, routed)           0.116     2.053    FSM_sequential_cur_state[2]_i_1_n_0
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.924     2.105    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[0]/C
                         clock pessimism             -0.523     1.582    
    SLICE_X0Y114         FDCE (Hold_fdce_C_CE)       -0.039     1.543    FSM_sequential_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_cur_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.470%)  route 0.285ns (60.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.651     1.582    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.141     1.723 r  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=6, routed)           0.169     1.892    cur_state[2]
    SLICE_X0Y114         LUT5 (Prop_lut5_I3_O)        0.045     1.937 r  FSM_sequential_cur_state[2]_i_1/O
                         net (fo=3, routed)           0.116     2.053    FSM_sequential_cur_state[2]_i_1_n_0
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.924     2.105    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[1]/C
                         clock pessimism             -0.523     1.582    
    SLICE_X0Y114         FDCE (Hold_fdce_C_CE)       -0.039     1.543    FSM_sequential_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_cur_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.470%)  route 0.285ns (60.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.906    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.651     1.582    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.141     1.723 r  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=6, routed)           0.169     1.892    cur_state[2]
    SLICE_X0Y114         LUT5 (Prop_lut5_I3_O)        0.045     1.937 r  FSM_sequential_cur_state[2]_i_1/O
                         net (fo=3, routed)           0.116     2.053    FSM_sequential_cur_state[2]_i_1_n_0
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    Y4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.152    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.181 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.924     2.105    i_clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  FSM_sequential_cur_state_reg[2]/C
                         clock pessimism             -0.523     1.582    
    SLICE_X0Y114         FDCE (Hold_fdce_C_CE)       -0.039     1.543    FSM_sequential_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.510    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y114   FSM_sequential_cur_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y114   FSM_sequential_cur_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y114   FSM_sequential_cur_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114   FSM_sequential_cur_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114   FSM_sequential_cur_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114   FSM_sequential_cur_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114   FSM_sequential_cur_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114   FSM_sequential_cur_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114   FSM_sequential_cur_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114   FSM_sequential_cur_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114   FSM_sequential_cur_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114   FSM_sequential_cur_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114   FSM_sequential_cur_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114   FSM_sequential_cur_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114   FSM_sequential_cur_state_reg[2]/C



