ARM_FIFO_out.v,verilog,xil_defaultlib,../../../../CFTP_Sat.srcs/sources_1/ip/ARM_FIFO_out/sim/ARM_FIFO_out.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
