

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Tue Dec  5 19:32:18 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        fft_test.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.456 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+--------+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |       Interval      | Pipeline|
    |   min   |     max    |    min   |     max    |   min  |     max    |   Type  |
    +---------+------------+----------+------------+--------+------------+---------+
    |   845639|  6716884695| 8.456 ms | 67.169 sec |  845639|  6716884695|   none  |
    +---------+------------+----------+------------+--------+------------+---------+

    + Detail: 
        * Instance: 
        +----------------+-------+---------+------------+----------+------------+--------+------------+---------+
        |                |       |   Latency (cycles)   |   Latency (absolute)  |       Interval      | Pipeline|
        |    Instance    | Module|   min   |     max    |    min   |     max    |   min  |     max    |   Type  |
        +----------------+-------+---------+------------+----------+------------+--------+------------+---------+
        |grp_fft_fu_396  |fft    |   278615|  3358244895| 2.786 ms | 33.582 sec |  278615|  3358244895|   none  |
        +----------------+-------+---------+------------+----------+------------+--------+------------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    32768|    32768|         2|          -|          -|  16384|    no    |
        |- Loop 2  |    24576|   131072|  3 ~ 16  |          -|          -|   8192|    no    |
        |- Loop 3  |     1680|     1680|        14|          -|          -|    120|    no    |
        |- Loop 4  |    32768|    32768|         2|          -|          -|  16384|    no    |
        |- Loop 5  |    32768|    32768|         2|          -|          -|  16384|    no    |
        |- Loop 6  |   114688|   114688|         7|          -|          -|  16384|    no    |
        |- Loop 7  |    49152|    49152|         3|          -|          -|  16384|    no    |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    501|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       64|     24|    2613|   4842|    -|
|Memory           |       79|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    747|    -|
|Register         |        -|      -|     706|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      143|     24|    3319|   6090|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       51|     10|       3|     11|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |dut_fadd_32ns_32ng8j_U18  |dut_fadd_32ns_32ng8j  |        0|      2|   205|   390|    0|
    |dut_fcmp_32ns_32nhbi_U21  |dut_fcmp_32ns_32nhbi  |        0|      0|    66|   239|    0|
    |dut_fmul_32ns_32neOg_U19  |dut_fmul_32ns_32neOg  |        0|      3|   143|   321|    0|
    |dut_fmul_32ns_32neOg_U20  |dut_fmul_32ns_32neOg  |        0|      3|   143|   321|    0|
    |grp_fft_fu_396            |fft                   |       64|     16|  2056|  3571|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |       64|     24|  2613|  4842|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory    |     Module     | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------+----------------+---------+---+----+-----+-------+-----+------+-------------+
    |freq_V_U      |dut_freq_V      |       15|  0|   0|    0|  16384|   15|     1|       245760|
    |input_real_U  |dut_input_real  |       32|  0|   0|    0|  16384|   32|     1|       524288|
    |input_imag_U  |dut_input_real  |       32|  0|   0|    0|  16384|   32|     1|       524288|
    +--------------+----------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total         |                |       79|  0|   0|    0|  49152|   79|     3|      1294336|
    +--------------+----------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_723_p2              |     +    |      0|  0|  21|          15|           1|
    |i_3_fu_755_p2              |     +    |      0|  0|  21|          15|           1|
    |i_4_fu_787_p2              |     +    |      0|  0|  21|          15|           1|
    |i_5_fu_805_p2              |     +    |      0|  0|  21|          15|           1|
    |i_fu_465_p2                |     +    |      0|  0|  21|          15|           1|
    |j_fu_505_p2                |     +    |      0|  0|  19|          14|           1|
    |ret_V_fu_672_p2            |     +    |      0|  0|  21|          15|           7|
    |shift_idex_V_fu_684_p2     |     +    |      0|  0|  19|          14|           1|
    |z_fu_696_p2                |     +    |      0|  0|  15|           8|           1|
    |and_ln1712_fu_575_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln1719_1_fu_631_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln1719_fu_626_p2       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2            |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_fu_522_p2      |   icmp   |      0|  0|  13|          15|          13|
    |icmp_ln1495_fu_516_p2      |   icmp   |      0|  0|  13|          15|           6|
    |icmp_ln1677_fu_459_p2      |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln1701_fu_499_p2      |   icmp   |      0|  0|  13|          14|          15|
    |icmp_ln1712_1_fu_563_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln1712_fu_557_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln1719_1_fu_614_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln1719_fu_608_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln1728_fu_662_p2      |   icmp   |      0|  0|  11|           8|           6|
    |icmp_ln1738_fu_717_p2      |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln1743_fu_749_p2      |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln1746_fu_781_p2      |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln1750_fu_799_p2      |   icmp   |      0|  0|  13|          15|          16|
    |or_ln1702_fu_528_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln1712_fu_569_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln1719_fu_620_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln1719_1_fu_644_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln1719_fu_637_p3    |  select  |      0|  0|  14|           1|          14|
    |grp_fu_427_p2              |    xor   |      0|  0|  14|          14|           2|
    |xor_ln1731_fu_702_p2       |    xor   |      0|  0|   9|           9|           2|
    |xor_ln1739_fu_738_p2       |    xor   |      0|  0|  33|          32|          33|
    |xor_ln1744_fu_770_p2       |    xor   |      0|  0|  33|          32|          33|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 501|         411|         264|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  217|         50|    1|         50|
    |grp_fu_410_p1           |   21|          4|   32|        128|
    |grp_fu_414_p1           |   21|          4|   32|        128|
    |grp_fu_422_opcode       |   15|          3|    5|         15|
    |grp_fu_422_p1           |   15|          3|   32|         96|
    |i2_0_reg_352            |    9|          2|   15|         30|
    |i3_0_reg_363            |    9|          2|   15|         30|
    |i4_0_reg_374            |    9|          2|   15|         30|
    |i5_0_reg_385            |    9|          2|   15|         30|
    |i_0_reg_307             |    9|          2|   15|         30|
    |input_imag_address0     |   50|         11|   14|        154|
    |input_imag_address1     |   44|          9|   14|        126|
    |input_imag_ce0          |   15|          3|    1|          3|
    |input_imag_d0           |   21|          4|   32|        128|
    |input_imag_d1           |   27|          5|   32|        160|
    |input_imag_we0          |   15|          3|    1|          3|
    |input_real_address0     |   41|          8|   14|        112|
    |input_real_address1     |   38|          7|   14|         98|
    |input_real_ce0          |   15|          3|    1|          3|
    |input_real_d0           |   21|          4|   32|        128|
    |input_real_d1           |   15|          3|   32|         96|
    |input_real_we0          |   15|          3|    1|          3|
    |max_0_fu_108            |    9|          2|   32|         64|
    |p_0205_0_fu_104         |    9|          2|   14|         28|
    |reg_433                 |    9|          2|   32|         64|
    |reg_440                 |    9|          2|   32|         64|
    |shift_idex_V_1_reg_319  |    9|          2|   14|         28|
    |strm_in_V_V_blk_n       |    9|          2|    1|          2|
    |strm_out_V_V_blk_n      |    9|          2|    1|          2|
    |strm_out_V_V_din        |   15|          3|   32|         96|
    |t_V_reg_331             |    9|          2|   14|         28|
    |z_0_reg_340             |    9|          2|    8|         16|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  747|        158|  545|       1973|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  49|   0|   49|          0|
    |grp_fft_fu_396_ap_start_reg  |   1|   0|    1|          0|
    |i2_0_reg_352                 |  15|   0|   15|          0|
    |i3_0_reg_363                 |  15|   0|   15|          0|
    |i4_0_reg_374                 |  15|   0|   15|          0|
    |i5_0_reg_385                 |  15|   0|   15|          0|
    |i_0_reg_307                  |  15|   0|   15|          0|
    |i_2_reg_961                  |  15|   0|   15|          0|
    |i_3_reg_975                  |  15|   0|   15|          0|
    |i_4_reg_989                  |  15|   0|   15|          0|
    |i_5_reg_1009                 |  15|   0|   15|          0|
    |i_reg_830                    |  15|   0|   15|          0|
    |input_imag_addr_10_reg_1000  |  14|   0|   14|          0|
    |input_imag_addr_1_reg_942    |  14|   0|   14|          0|
    |input_imag_addr_4_reg_966    |  14|   0|   14|          0|
    |input_imag_addr_7_reg_890    |  14|   0|   14|          0|
    |input_imag_addr_9_reg_980    |  14|   0|   14|          0|
    |input_real_addr_1_reg_936    |  14|   0|   14|          0|
    |input_real_addr_4_reg_884    |  14|   0|   14|          0|
    |input_real_addr_7_reg_994    |  14|   0|   14|          0|
    |j_reg_863                    |  14|   0|   14|          0|
    |max_0_fu_108                 |  32|   0|   32|          0|
    |max_reg_896                  |  32|   0|   32|          0|
    |or_ln1702_reg_880            |   1|   0|    1|          0|
    |or_ln1712_reg_903            |   1|   0|    1|          0|
    |p_0205_0_fu_104              |  14|   0|   14|          0|
    |p_0205_0_load_reg_854        |  14|   0|   14|          0|
    |reg_433                      |  32|   0|   32|          0|
    |reg_440                      |  32|   0|   32|          0|
    |reg_447                      |  32|   0|   32|          0|
    |reg_453                      |  32|   0|   32|          0|
    |select_ln1719_1_reg_923      |  32|   0|   32|          0|
    |select_ln1719_reg_918        |  14|   0|   14|          0|
    |shift_idex_V_1_reg_319       |  14|   0|   14|          0|
    |shift_idex_V_reg_948         |  14|   0|   14|          0|
    |t_V_reg_331                  |  14|   0|   14|          0|
    |tmp_V_2_reg_835              |  32|   0|   32|          0|
    |z_0_reg_340                  |   8|   0|    8|          0|
    |z_reg_953                    |   8|   0|    8|          0|
    |zext_ln1702_reg_868          |  14|   0|   64|         50|
    |zext_ln1728_reg_928          |   8|   0|    9|          1|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 706|   0|  757|         51|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 21 
6 --> 7 20 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 5 
21 --> 22 35 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 21 
35 --> 36 37 
36 --> 35 
37 --> 38 
38 --> 39 40 
39 --> 38 
40 --> 41 47 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 40 
47 --> 48 
48 --> 49 
49 --> 47 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !103"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !107"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind"   --->   Operation 54 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (3.25ns)   --->   "%input_real = alloca [16384 x float], align 16" [fft.cpp:1666]   --->   Operation 55 'alloca' 'input_real' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 56 [1/1] (3.25ns)   --->   "%input_imag = alloca [16384 x float], align 16" [fft.cpp:1667]   --->   Operation 56 'alloca' 'input_imag' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 57 [1/1] (1.76ns)   --->   "br label %1" [fft.cpp:1677]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%i_0 = phi i15 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 58 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.31ns)   --->   "%icmp_ln1677 = icmp eq i15 %i_0, -16384" [fft.cpp:1677]   --->   Operation 59 'icmp' 'icmp_ln1677' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 60 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.94ns)   --->   "%i = add i15 %i_0, 1" [fft.cpp:1677]   --->   Operation 61 'add' 'i' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1677, label %_ZN8ap_fixedILi16ELi15EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader, label %2" [fft.cpp:1677]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (3.63ns)   --->   "%tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)" [fft.cpp:1678]   --->   Operation 63 'read' 'tmp_V_2' <Predicate = (!icmp_ln1677)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_0205_0 = alloca i14"   --->   Operation 64 'alloca' 'p_0205_0' <Predicate = (icmp_ln1677)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%max_0 = alloca float"   --->   Operation 65 'alloca' 'max_0' <Predicate = (icmp_ln1677)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (1.76ns)   --->   "call fastcc void @fft([16384 x float]* %input_real, [16384 x float]* %input_imag)" [fft.cpp:1686]   --->   Operation 66 'call' <Predicate = (icmp_ln1677)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [1/1] (1.76ns)   --->   "store float 0.000000e+00, float* %max_0" [fft.cpp:1701]   --->   Operation 67 'store' <Predicate = (icmp_ln1677)> <Delay = 1.76>
ST_2 : Operation 68 [1/1] (1.76ns)   --->   "store i14 0, i14* %p_0205_0" [fft.cpp:1701]   --->   Operation 68 'store' <Predicate = (icmp_ln1677)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 69 [1/1] (3.63ns)   --->   "%tmp_V_3 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)" [fft.cpp:1679]   --->   Operation 69 'read' 'tmp_V_3' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln1680 = bitcast i32 %tmp_V_2 to float" [fft.cpp:1680]   --->   Operation 70 'bitcast' 'bitcast_ln1680' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln1681 = bitcast i32 %tmp_V_3 to float" [fft.cpp:1681]   --->   Operation 71 'bitcast' 'bitcast_ln1681' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1682 = zext i15 %i_0 to i64" [fft.cpp:1682]   --->   Operation 72 'zext' 'zext_ln1682' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%input_real_addr = getelementptr inbounds [16384 x float]* %input_real, i64 0, i64 %zext_ln1682" [fft.cpp:1682]   --->   Operation 73 'getelementptr' 'input_real_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (3.25ns)   --->   "store float %bitcast_ln1680, float* %input_real_addr, align 4" [fft.cpp:1682]   --->   Operation 74 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%input_imag_addr = getelementptr inbounds [16384 x float]* %input_imag, i64 0, i64 %zext_ln1682" [fft.cpp:1683]   --->   Operation 75 'getelementptr' 'input_imag_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (3.25ns)   --->   "store float %bitcast_ln1681, float* %input_imag_addr, align 4" [fft.cpp:1683]   --->   Operation 76 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br label %1" [fft.cpp:1677]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 78 [1/2] (0.00ns)   --->   "call fastcc void @fft([16384 x float]* %input_real, [16384 x float]* %input_imag)" [fft.cpp:1686]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 79 [1/1] (1.76ns)   --->   "br label %.preheader412" [fft.cpp:1701]   --->   Operation 79 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%shift_idex_V_1 = phi i14 [ 0, %_ZN8ap_fixedILi16ELi15EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ], [ %j, %.preheader412.backedge ]"   --->   Operation 80 'phi' 'shift_idex_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%p_0205_0_load = load i14* %p_0205_0"   --->   Operation 81 'load' 'p_0205_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (2.20ns)   --->   "%icmp_ln1701 = icmp eq i14 %shift_idex_V_1, -8192" [fft.cpp:1701]   --->   Operation 82 'icmp' 'icmp_ln1701' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8192, i64 8192, i64 8192)"   --->   Operation 83 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.81ns)   --->   "%j = add i14 %shift_idex_V_1, 1" [fft.cpp:1701]   --->   Operation 84 'add' 'j' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1701, label %.preheader411.preheader, label %_ZltILi16ELi15ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [fft.cpp:1701]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1702 = zext i14 %shift_idex_V_1 to i64" [fft.cpp:1702]   --->   Operation 86 'zext' 'zext_ln1702' <Predicate = (!icmp_ln1701)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%freq_V_addr = getelementptr [16384 x i15]* @freq_V, i64 0, i64 %zext_ln1702" [fft.cpp:1702]   --->   Operation 87 'getelementptr' 'freq_V_addr' <Predicate = (!icmp_ln1701)> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (3.25ns)   --->   "%base_freq_V = load i15* %freq_V_addr, align 2" [fft.cpp:1702]   --->   Operation 88 'load' 'base_freq_V' <Predicate = (!icmp_ln1701)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16384> <ROM>
ST_5 : Operation 89 [1/1] (1.76ns)   --->   "br label %.preheader411" [fft.cpp:1728]   --->   Operation 89 'br' <Predicate = (icmp_ln1701)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 6.55>
ST_6 : Operation 90 [1/2] (3.25ns)   --->   "%base_freq_V = load i15* %freq_V_addr, align 2" [fft.cpp:1702]   --->   Operation 90 'load' 'base_freq_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16384> <ROM>
ST_6 : Operation 91 [1/1] (2.31ns)   --->   "%icmp_ln1495 = icmp slt i15 %base_freq_V, 40" [fft.cpp:1702]   --->   Operation 91 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (2.31ns)   --->   "%icmp_ln1494 = icmp sgt i15 %base_freq_V, 4840" [fft.cpp:1702]   --->   Operation 92 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.97ns)   --->   "%or_ln1702 = or i1 %icmp_ln1495, %icmp_ln1494" [fft.cpp:1702]   --->   Operation 93 'or' 'or_ln1702' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%input_real_addr_4 = getelementptr inbounds [16384 x float]* %input_real, i64 0, i64 %zext_ln1702" [fft.cpp:1703]   --->   Operation 94 'getelementptr' 'input_real_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %or_ln1702, label %_ZltILi16ELi15ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge, label %3" [fft.cpp:1702]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [2/2] (3.25ns)   --->   "%input_real_load_2 = load float* %input_real_addr_4, align 4" [fft.cpp:1710]   --->   Operation 96 'load' 'input_real_load_2' <Predicate = (!or_ln1702)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%input_imag_addr_7 = getelementptr inbounds [16384 x float]* %input_imag, i64 0, i64 %zext_ln1702" [fft.cpp:1710]   --->   Operation 97 'getelementptr' 'input_imag_addr_7' <Predicate = (!or_ln1702)> <Delay = 0.00>
ST_6 : Operation 98 [2/2] (3.25ns)   --->   "%input_imag_load_2 = load float* %input_imag_addr_7, align 4" [fft.cpp:1710]   --->   Operation 98 'load' 'input_imag_load_2' <Predicate = (!or_ln1702)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 99 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %input_real_addr_4, align 4" [fft.cpp:1703]   --->   Operation 99 'store' <Predicate = (or_ln1702)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 100 [1/1] (0.99ns)   --->   "%xor_ln1704 = xor i14 %shift_idex_V_1, -1" [fft.cpp:1704]   --->   Operation 100 'xor' 'xor_ln1704' <Predicate = (or_ln1702)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1704 = zext i14 %xor_ln1704 to i64" [fft.cpp:1704]   --->   Operation 101 'zext' 'zext_ln1704' <Predicate = (or_ln1702)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%input_real_addr_5 = getelementptr inbounds [16384 x float]* %input_real, i64 0, i64 %zext_ln1704" [fft.cpp:1704]   --->   Operation 102 'getelementptr' 'input_real_addr_5' <Predicate = (or_ln1702)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %input_real_addr_5, align 4" [fft.cpp:1704]   --->   Operation 103 'store' <Predicate = (or_ln1702)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%input_imag_addr_5 = getelementptr inbounds [16384 x float]* %input_imag, i64 0, i64 %zext_ln1702" [fft.cpp:1705]   --->   Operation 104 'getelementptr' 'input_imag_addr_5' <Predicate = (or_ln1702)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %input_imag_addr_5, align 4" [fft.cpp:1705]   --->   Operation 105 'store' <Predicate = (or_ln1702)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%input_imag_addr_6 = getelementptr inbounds [16384 x float]* %input_imag, i64 0, i64 %zext_ln1704" [fft.cpp:1706]   --->   Operation 106 'getelementptr' 'input_imag_addr_6' <Predicate = (or_ln1702)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %input_imag_addr_6, align 4" [fft.cpp:1706]   --->   Operation 107 'store' <Predicate = (or_ln1702)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "br label %.preheader412.backedge" [fft.cpp:1707]   --->   Operation 108 'br' <Predicate = (or_ln1702)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 109 [1/2] (3.25ns)   --->   "%input_real_load_2 = load float* %input_real_addr_4, align 4" [fft.cpp:1710]   --->   Operation 109 'load' 'input_real_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_7 : Operation 110 [1/2] (3.25ns)   --->   "%input_imag_load_2 = load float* %input_imag_addr_7, align 4" [fft.cpp:1710]   --->   Operation 110 'load' 'input_imag_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 8 <SV = 6> <Delay = 5.70>
ST_8 : Operation 111 [4/4] (5.70ns)   --->   "%tmp_3 = fmul float %input_real_load_2, %input_real_load_2" [fft.cpp:1710]   --->   Operation 111 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [4/4] (5.70ns)   --->   "%tmp_4 = fmul float %input_imag_load_2, %input_imag_load_2" [fft.cpp:1710]   --->   Operation 112 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 5.70>
ST_9 : Operation 113 [3/4] (5.70ns)   --->   "%tmp_3 = fmul float %input_real_load_2, %input_real_load_2" [fft.cpp:1710]   --->   Operation 113 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [3/4] (5.70ns)   --->   "%tmp_4 = fmul float %input_imag_load_2, %input_imag_load_2" [fft.cpp:1710]   --->   Operation 114 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 5.70>
ST_10 : Operation 115 [2/4] (5.70ns)   --->   "%tmp_3 = fmul float %input_real_load_2, %input_real_load_2" [fft.cpp:1710]   --->   Operation 115 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [2/4] (5.70ns)   --->   "%tmp_4 = fmul float %input_imag_load_2, %input_imag_load_2" [fft.cpp:1710]   --->   Operation 116 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 5.70>
ST_11 : Operation 117 [1/4] (5.70ns)   --->   "%tmp_3 = fmul float %input_real_load_2, %input_real_load_2" [fft.cpp:1710]   --->   Operation 117 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/4] (5.70ns)   --->   "%tmp_4 = fmul float %input_imag_load_2, %input_imag_load_2" [fft.cpp:1710]   --->   Operation 118 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 7.25>
ST_12 : Operation 119 [5/5] (7.25ns)   --->   "%max = fadd float %tmp_3, %tmp_4" [fft.cpp:1710]   --->   Operation 119 'fadd' 'max' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 7.25>
ST_13 : Operation 120 [4/5] (7.25ns)   --->   "%max = fadd float %tmp_3, %tmp_4" [fft.cpp:1710]   --->   Operation 120 'fadd' 'max' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.25>
ST_14 : Operation 121 [3/5] (7.25ns)   --->   "%max = fadd float %tmp_3, %tmp_4" [fft.cpp:1710]   --->   Operation 121 'fadd' 'max' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.25>
ST_15 : Operation 122 [2/5] (7.25ns)   --->   "%max = fadd float %tmp_3, %tmp_4" [fft.cpp:1710]   --->   Operation 122 'fadd' 'max' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 123 [1/5] (7.25ns)   --->   "%max = fadd float %tmp_3, %tmp_4" [fft.cpp:1710]   --->   Operation 123 'fadd' 'max' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 5.43>
ST_17 : Operation 124 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp olt float %max, 1.000000e+00" [fft.cpp:1712]   --->   Operation 124 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 6.40>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln1712 = bitcast float %max to i32" [fft.cpp:1712]   --->   Operation 125 'bitcast' 'bitcast_ln1712' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln1712, i32 23, i32 30)" [fft.cpp:1712]   --->   Operation 126 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln1712 = trunc i32 %bitcast_ln1712 to i23" [fft.cpp:1712]   --->   Operation 127 'trunc' 'trunc_ln1712' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (1.55ns)   --->   "%icmp_ln1712 = icmp ne i8 %tmp, -1" [fft.cpp:1712]   --->   Operation 128 'icmp' 'icmp_ln1712' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 129 [1/1] (2.44ns)   --->   "%icmp_ln1712_1 = icmp eq i23 %trunc_ln1712, 0" [fft.cpp:1712]   --->   Operation 129 'icmp' 'icmp_ln1712_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 130 [1/1] (0.97ns)   --->   "%or_ln1712 = or i1 %icmp_ln1712_1, %icmp_ln1712" [fft.cpp:1712]   --->   Operation 130 'or' 'or_ln1712' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 131 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp olt float %max, 1.000000e+00" [fft.cpp:1712]   --->   Operation 131 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 132 [1/1] (0.97ns)   --->   "%and_ln1712 = and i1 %or_ln1712, %tmp_5" [fft.cpp:1712]   --->   Operation 132 'and' 'and_ln1712' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %and_ln1712, label %4, label %._crit_edge" [fft.cpp:1712]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 134 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %input_real_addr_4, align 4" [fft.cpp:1713]   --->   Operation 134 'store' <Predicate = (and_ln1712)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_18 : Operation 135 [1/1] (0.99ns)   --->   "%xor_ln1714 = xor i14 %shift_idex_V_1, -1" [fft.cpp:1714]   --->   Operation 135 'xor' 'xor_ln1714' <Predicate = (and_ln1712)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1714 = zext i14 %xor_ln1714 to i64" [fft.cpp:1714]   --->   Operation 136 'zext' 'zext_ln1714' <Predicate = (and_ln1712)> <Delay = 0.00>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%input_real_addr_6 = getelementptr inbounds [16384 x float]* %input_real, i64 0, i64 %zext_ln1714" [fft.cpp:1714]   --->   Operation 137 'getelementptr' 'input_real_addr_6' <Predicate = (and_ln1712)> <Delay = 0.00>
ST_18 : Operation 138 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %input_real_addr_6, align 4" [fft.cpp:1714]   --->   Operation 138 'store' <Predicate = (and_ln1712)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_18 : Operation 139 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %input_imag_addr_7, align 4" [fft.cpp:1715]   --->   Operation 139 'store' <Predicate = (and_ln1712)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%input_imag_addr_8 = getelementptr inbounds [16384 x float]* %input_imag, i64 0, i64 %zext_ln1714" [fft.cpp:1716]   --->   Operation 140 'getelementptr' 'input_imag_addr_8' <Predicate = (and_ln1712)> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %input_imag_addr_8, align 4" [fft.cpp:1716]   --->   Operation 141 'store' <Predicate = (and_ln1712)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fft.cpp:1717]   --->   Operation 142 'br' <Predicate = (and_ln1712)> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%max_0_load = load float* %max_0" [fft.cpp:1719]   --->   Operation 143 'load' 'max_0_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp ogt float %max, %max_0_load" [fft.cpp:1719]   --->   Operation 144 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.11>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln1719 = bitcast float %max_0_load to i32" [fft.cpp:1719]   --->   Operation 145 'bitcast' 'bitcast_ln1719' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln1719, i32 23, i32 30)" [fft.cpp:1719]   --->   Operation 146 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln1719 = trunc i32 %bitcast_ln1719 to i23" [fft.cpp:1719]   --->   Operation 147 'trunc' 'trunc_ln1719' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 148 [1/1] (1.55ns)   --->   "%icmp_ln1719 = icmp ne i8 %tmp_6, -1" [fft.cpp:1719]   --->   Operation 148 'icmp' 'icmp_ln1719' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 149 [1/1] (2.44ns)   --->   "%icmp_ln1719_1 = icmp eq i23 %trunc_ln1719, 0" [fft.cpp:1719]   --->   Operation 149 'icmp' 'icmp_ln1719_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln1719_1)   --->   "%or_ln1719 = or i1 %icmp_ln1719_1, %icmp_ln1719" [fft.cpp:1719]   --->   Operation 150 'or' 'or_ln1719' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln1719_1)   --->   "%and_ln1719 = and i1 %or_ln1712, %or_ln1719" [fft.cpp:1719]   --->   Operation 151 'and' 'and_ln1719' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 152 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp ogt float %max, %max_0_load" [fft.cpp:1719]   --->   Operation 152 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 153 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1719_1 = and i1 %and_ln1719, %tmp_10" [fft.cpp:1719]   --->   Operation 153 'and' 'and_ln1719_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [1/1] (0.70ns)   --->   "%select_ln1719 = select i1 %and_ln1719_1, i14 %shift_idex_V_1, i14 %p_0205_0_load" [fft.cpp:1719]   --->   Operation 154 'select' 'select_ln1719' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 155 [1/1] (0.69ns)   --->   "%select_ln1719_1 = select i1 %and_ln1719_1, float %max, float %max_0_load" [fft.cpp:1719]   --->   Operation 155 'select' 'select_ln1719_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 18> <Delay = 1.76>
ST_20 : Operation 156 [1/1] (1.76ns)   --->   "store float %select_ln1719_1, float* %max_0" [fft.cpp:1719]   --->   Operation 156 'store' <Predicate = (!or_ln1702)> <Delay = 1.76>
ST_20 : Operation 157 [1/1] (1.76ns)   --->   "store i14 %select_ln1719, i14* %p_0205_0" [fft.cpp:1719]   --->   Operation 157 'store' <Predicate = (!or_ln1702)> <Delay = 1.76>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "br label %.preheader412.backedge" [fft.cpp:1719]   --->   Operation 158 'br' <Predicate = (!or_ln1702)> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "br label %.preheader412"   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 4> <Delay = 5.06>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%t_V = phi i14 [ %shift_idex_V, %5 ], [ %p_0205_0_load, %.preheader411.preheader ]"   --->   Operation 160 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%z_0 = phi i8 [ %z, %5 ], [ 110, %.preheader411.preheader ]"   --->   Operation 161 'phi' 'z_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1728 = zext i8 %z_0 to i9" [fft.cpp:1728]   --->   Operation 162 'zext' 'zext_ln1728' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 163 [1/1] (1.55ns)   --->   "%icmp_ln1728 = icmp eq i8 %z_0, -26" [fft.cpp:1728]   --->   Operation 163 'icmp' 'icmp_ln1728' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 164 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1728, label %.preheader406.preheader, label %5" [fft.cpp:1728]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i14 %t_V to i15" [fft.cpp:1729]   --->   Operation 166 'zext' 'zext_ln215' <Predicate = (!icmp_ln1728)> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (1.81ns)   --->   "%ret_V = add i15 %zext_ln215, -60" [fft.cpp:1729]   --->   Operation 167 'add' 'ret_V' <Predicate = (!icmp_ln1728)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln544 = sext i15 %ret_V to i64" [fft.cpp:1729]   --->   Operation 168 'sext' 'sext_ln544' <Predicate = (!icmp_ln1728)> <Delay = 0.00>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "%input_real_addr_1 = getelementptr inbounds [16384 x float]* %input_real, i64 0, i64 %sext_ln544" [fft.cpp:1729]   --->   Operation 169 'getelementptr' 'input_real_addr_1' <Predicate = (!icmp_ln1728)> <Delay = 0.00>
ST_21 : Operation 170 [2/2] (3.25ns)   --->   "%input_real_load = load float* %input_real_addr_1, align 4" [fft.cpp:1729]   --->   Operation 170 'load' 'input_real_load' <Predicate = (!icmp_ln1728)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%input_imag_addr_1 = getelementptr inbounds [16384 x float]* %input_imag, i64 0, i64 %sext_ln544" [fft.cpp:1730]   --->   Operation 171 'getelementptr' 'input_imag_addr_1' <Predicate = (!icmp_ln1728)> <Delay = 0.00>
ST_21 : Operation 172 [2/2] (3.25ns)   --->   "%input_imag_load = load float* %input_imag_addr_1, align 4" [fft.cpp:1730]   --->   Operation 172 'load' 'input_imag_load' <Predicate = (!icmp_ln1728)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_21 : Operation 173 [1/1] (1.81ns)   --->   "%shift_idex_V = add i14 %t_V, 1" [fft.cpp:1733]   --->   Operation 173 'add' 'shift_idex_V' <Predicate = (!icmp_ln1728)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 174 [1/1] (1.76ns)   --->   "br label %.preheader406" [fft.cpp:1738]   --->   Operation 174 'br' <Predicate = (icmp_ln1728)> <Delay = 1.76>

State 22 <SV = 5> <Delay = 3.25>
ST_22 : Operation 175 [1/2] (3.25ns)   --->   "%input_real_load = load float* %input_real_addr_1, align 4" [fft.cpp:1729]   --->   Operation 175 'load' 'input_real_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_22 : Operation 176 [1/2] (3.25ns)   --->   "%input_imag_load = load float* %input_imag_addr_1, align 4" [fft.cpp:1730]   --->   Operation 176 'load' 'input_imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 23 <SV = 6> <Delay = 5.70>
ST_23 : Operation 177 [4/4] (5.70ns)   --->   "%tmp_9 = fmul float %input_real_load, 2.000000e+00" [fft.cpp:1729]   --->   Operation 177 'fmul' 'tmp_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 178 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %input_imag_load, 2.000000e+00" [fft.cpp:1730]   --->   Operation 178 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 7> <Delay = 5.70>
ST_24 : Operation 179 [3/4] (5.70ns)   --->   "%tmp_9 = fmul float %input_real_load, 2.000000e+00" [fft.cpp:1729]   --->   Operation 179 'fmul' 'tmp_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 180 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %input_imag_load, 2.000000e+00" [fft.cpp:1730]   --->   Operation 180 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 8> <Delay = 5.70>
ST_25 : Operation 181 [2/4] (5.70ns)   --->   "%tmp_9 = fmul float %input_real_load, 2.000000e+00" [fft.cpp:1729]   --->   Operation 181 'fmul' 'tmp_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 182 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %input_imag_load, 2.000000e+00" [fft.cpp:1730]   --->   Operation 182 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 9> <Delay = 5.70>
ST_26 : Operation 183 [1/4] (5.70ns)   --->   "%tmp_9 = fmul float %input_real_load, 2.000000e+00" [fft.cpp:1729]   --->   Operation 183 'fmul' 'tmp_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 184 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %input_imag_load, 2.000000e+00" [fft.cpp:1730]   --->   Operation 184 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 10> <Delay = 3.25>
ST_27 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln1729 = zext i8 %z_0 to i64" [fft.cpp:1729]   --->   Operation 185 'zext' 'zext_ln1729' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 186 [1/1] (0.00ns)   --->   "%input_real_addr_2 = getelementptr inbounds [16384 x float]* %input_real, i64 0, i64 %zext_ln1729" [fft.cpp:1729]   --->   Operation 186 'getelementptr' 'input_real_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 187 [1/1] (3.25ns)   --->   "store float %tmp_9, float* %input_real_addr_2, align 4" [fft.cpp:1729]   --->   Operation 187 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_27 : Operation 188 [1/1] (0.00ns)   --->   "%input_imag_addr_2 = getelementptr inbounds [16384 x float]* %input_imag, i64 0, i64 %zext_ln1729" [fft.cpp:1730]   --->   Operation 188 'getelementptr' 'input_imag_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 189 [1/1] (3.25ns)   --->   "store float %tmp_s, float* %input_imag_addr_2, align 4" [fft.cpp:1730]   --->   Operation 189 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_27 : Operation 190 [1/1] (1.91ns)   --->   "%z = add i8 %z_0, 1" [fft.cpp:1728]   --->   Operation 190 'add' 'z' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 11> <Delay = 3.25>
ST_28 : Operation 191 [2/2] (3.25ns)   --->   "%input_real_load_1 = load float* %input_real_addr_1, align 4" [fft.cpp:1731]   --->   Operation 191 'load' 'input_real_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_28 : Operation 192 [2/2] (3.25ns)   --->   "%input_imag_load_1 = load float* %input_imag_addr_1, align 4" [fft.cpp:1732]   --->   Operation 192 'load' 'input_imag_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 29 <SV = 12> <Delay = 3.25>
ST_29 : Operation 193 [1/2] (3.25ns)   --->   "%input_real_load_1 = load float* %input_real_addr_1, align 4" [fft.cpp:1731]   --->   Operation 193 'load' 'input_real_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_29 : Operation 194 [1/2] (3.25ns)   --->   "%input_imag_load_1 = load float* %input_imag_addr_1, align 4" [fft.cpp:1732]   --->   Operation 194 'load' 'input_imag_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 30 <SV = 13> <Delay = 5.70>
ST_30 : Operation 195 [4/4] (5.70ns)   --->   "%tmp_1 = fmul float %input_real_load_1, 2.000000e+00" [fft.cpp:1731]   --->   Operation 195 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 196 [4/4] (5.70ns)   --->   "%tmp_2 = fmul float %input_imag_load_1, 2.000000e+00" [fft.cpp:1732]   --->   Operation 196 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 14> <Delay = 5.70>
ST_31 : Operation 197 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %input_real_load_1, 2.000000e+00" [fft.cpp:1731]   --->   Operation 197 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 198 [3/4] (5.70ns)   --->   "%tmp_2 = fmul float %input_imag_load_1, 2.000000e+00" [fft.cpp:1732]   --->   Operation 198 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 15> <Delay = 5.70>
ST_32 : Operation 199 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %input_real_load_1, 2.000000e+00" [fft.cpp:1731]   --->   Operation 199 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 200 [2/4] (5.70ns)   --->   "%tmp_2 = fmul float %input_imag_load_1, 2.000000e+00" [fft.cpp:1732]   --->   Operation 200 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 16> <Delay = 5.70>
ST_33 : Operation 201 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %input_real_load_1, 2.000000e+00" [fft.cpp:1731]   --->   Operation 201 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 202 [1/4] (5.70ns)   --->   "%tmp_2 = fmul float %input_imag_load_1, 2.000000e+00" [fft.cpp:1732]   --->   Operation 202 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 17> <Delay = 4.24>
ST_34 : Operation 203 [1/1] (0.99ns)   --->   "%xor_ln1731 = xor i9 %zext_ln1728, -1" [fft.cpp:1731]   --->   Operation 203 'xor' 'xor_ln1731' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1731 = sext i9 %xor_ln1731 to i14" [fft.cpp:1731]   --->   Operation 204 'sext' 'sext_ln1731' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln1731 = zext i14 %sext_ln1731 to i64" [fft.cpp:1731]   --->   Operation 205 'zext' 'zext_ln1731' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 206 [1/1] (0.00ns)   --->   "%input_real_addr_3 = getelementptr inbounds [16384 x float]* %input_real, i64 0, i64 %zext_ln1731" [fft.cpp:1731]   --->   Operation 206 'getelementptr' 'input_real_addr_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 207 [1/1] (3.25ns)   --->   "store float %tmp_1, float* %input_real_addr_3, align 4" [fft.cpp:1731]   --->   Operation 207 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_34 : Operation 208 [1/1] (0.00ns)   --->   "%input_imag_addr_3 = getelementptr inbounds [16384 x float]* %input_imag, i64 0, i64 %zext_ln1731" [fft.cpp:1732]   --->   Operation 208 'getelementptr' 'input_imag_addr_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 209 [1/1] (3.25ns)   --->   "store float %tmp_2, float* %input_imag_addr_3, align 4" [fft.cpp:1732]   --->   Operation 209 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_34 : Operation 210 [1/1] (0.00ns)   --->   "br label %.preheader411" [fft.cpp:1728]   --->   Operation 210 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 5> <Delay = 3.25>
ST_35 : Operation 211 [1/1] (0.00ns)   --->   "%i2_0 = phi i15 [ %i_2, %6 ], [ 0, %.preheader406.preheader ]"   --->   Operation 211 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 212 [1/1] (2.31ns)   --->   "%icmp_ln1738 = icmp eq i15 %i2_0, -16384" [fft.cpp:1738]   --->   Operation 212 'icmp' 'icmp_ln1738' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 213 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 214 [1/1] (1.94ns)   --->   "%i_2 = add i15 %i2_0, 1" [fft.cpp:1738]   --->   Operation 214 'add' 'i_2' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 215 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1738, label %7, label %6" [fft.cpp:1738]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln1739 = zext i15 %i2_0 to i64" [fft.cpp:1739]   --->   Operation 216 'zext' 'zext_ln1739' <Predicate = (!icmp_ln1738)> <Delay = 0.00>
ST_35 : Operation 217 [1/1] (0.00ns)   --->   "%input_imag_addr_4 = getelementptr inbounds [16384 x float]* %input_imag, i64 0, i64 %zext_ln1739" [fft.cpp:1739]   --->   Operation 217 'getelementptr' 'input_imag_addr_4' <Predicate = (!icmp_ln1738)> <Delay = 0.00>
ST_35 : Operation 218 [2/2] (3.25ns)   --->   "%input_imag_load_3 = load float* %input_imag_addr_4, align 4" [fft.cpp:1739]   --->   Operation 218 'load' 'input_imag_load_3' <Predicate = (!icmp_ln1738)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_35 : Operation 219 [2/2] (1.76ns)   --->   "call fastcc void @fft([16384 x float]* %input_real, [16384 x float]* %input_imag)" [fft.cpp:1741]   --->   Operation 219 'call' <Predicate = (icmp_ln1738)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 6> <Delay = 7.50>
ST_36 : Operation 220 [1/2] (3.25ns)   --->   "%input_imag_load_3 = load float* %input_imag_addr_4, align 4" [fft.cpp:1739]   --->   Operation 220 'load' 'input_imag_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_36 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln1739 = bitcast float %input_imag_load_3 to i32" [fft.cpp:1739]   --->   Operation 221 'bitcast' 'bitcast_ln1739' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 222 [1/1] (0.99ns)   --->   "%xor_ln1739 = xor i32 %bitcast_ln1739, -2147483648" [fft.cpp:1739]   --->   Operation 222 'xor' 'xor_ln1739' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln1739_1 = bitcast i32 %xor_ln1739 to float" [fft.cpp:1739]   --->   Operation 223 'bitcast' 'bitcast_ln1739_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 224 [1/1] (3.25ns)   --->   "store float %bitcast_ln1739_1, float* %input_imag_addr_4, align 4" [fft.cpp:1739]   --->   Operation 224 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_36 : Operation 225 [1/1] (0.00ns)   --->   "br label %.preheader406" [fft.cpp:1738]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>

State 37 <SV = 6> <Delay = 1.76>
ST_37 : Operation 226 [1/2] (0.00ns)   --->   "call fastcc void @fft([16384 x float]* %input_real, [16384 x float]* %input_imag)" [fft.cpp:1741]   --->   Operation 226 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 227 [1/1] (1.76ns)   --->   "br label %8" [fft.cpp:1743]   --->   Operation 227 'br' <Predicate = true> <Delay = 1.76>

State 38 <SV = 7> <Delay = 3.25>
ST_38 : Operation 228 [1/1] (0.00ns)   --->   "%i3_0 = phi i15 [ 0, %7 ], [ %i_3, %9 ]"   --->   Operation 228 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 229 [1/1] (2.31ns)   --->   "%icmp_ln1743 = icmp eq i15 %i3_0, -16384" [fft.cpp:1743]   --->   Operation 229 'icmp' 'icmp_ln1743' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 230 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 231 [1/1] (1.94ns)   --->   "%i_3 = add i15 %i3_0, 1" [fft.cpp:1743]   --->   Operation 231 'add' 'i_3' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 232 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1743, label %.preheader405.preheader, label %9" [fft.cpp:1743]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln1744 = zext i15 %i3_0 to i64" [fft.cpp:1744]   --->   Operation 233 'zext' 'zext_ln1744' <Predicate = (!icmp_ln1743)> <Delay = 0.00>
ST_38 : Operation 234 [1/1] (0.00ns)   --->   "%input_imag_addr_9 = getelementptr inbounds [16384 x float]* %input_imag, i64 0, i64 %zext_ln1744" [fft.cpp:1744]   --->   Operation 234 'getelementptr' 'input_imag_addr_9' <Predicate = (!icmp_ln1743)> <Delay = 0.00>
ST_38 : Operation 235 [2/2] (3.25ns)   --->   "%input_imag_load_4 = load float* %input_imag_addr_9, align 4" [fft.cpp:1744]   --->   Operation 235 'load' 'input_imag_load_4' <Predicate = (!icmp_ln1743)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_38 : Operation 236 [1/1] (1.76ns)   --->   "br label %.preheader405" [fft.cpp:1746]   --->   Operation 236 'br' <Predicate = (icmp_ln1743)> <Delay = 1.76>

State 39 <SV = 8> <Delay = 7.50>
ST_39 : Operation 237 [1/2] (3.25ns)   --->   "%input_imag_load_4 = load float* %input_imag_addr_9, align 4" [fft.cpp:1744]   --->   Operation 237 'load' 'input_imag_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_39 : Operation 238 [1/1] (0.00ns)   --->   "%bitcast_ln1744 = bitcast float %input_imag_load_4 to i32" [fft.cpp:1744]   --->   Operation 238 'bitcast' 'bitcast_ln1744' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 239 [1/1] (0.99ns)   --->   "%xor_ln1744 = xor i32 %bitcast_ln1744, -2147483648" [fft.cpp:1744]   --->   Operation 239 'xor' 'xor_ln1744' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln1744_1 = bitcast i32 %xor_ln1744 to float" [fft.cpp:1744]   --->   Operation 240 'bitcast' 'bitcast_ln1744_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 241 [1/1] (3.25ns)   --->   "store float %bitcast_ln1744_1, float* %input_imag_addr_9, align 4" [fft.cpp:1744]   --->   Operation 241 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_39 : Operation 242 [1/1] (0.00ns)   --->   "br label %8" [fft.cpp:1743]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 8> <Delay = 3.25>
ST_40 : Operation 243 [1/1] (0.00ns)   --->   "%i4_0 = phi i15 [ %i_4, %10 ], [ 0, %.preheader405.preheader ]"   --->   Operation 243 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 244 [1/1] (2.31ns)   --->   "%icmp_ln1746 = icmp eq i15 %i4_0, -16384" [fft.cpp:1746]   --->   Operation 244 'icmp' 'icmp_ln1746' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 245 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 246 [1/1] (1.94ns)   --->   "%i_4 = add i15 %i4_0, 1" [fft.cpp:1746]   --->   Operation 246 'add' 'i_4' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 247 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1746, label %.preheader.preheader, label %10" [fft.cpp:1746]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln1747 = zext i15 %i4_0 to i64" [fft.cpp:1747]   --->   Operation 248 'zext' 'zext_ln1747' <Predicate = (!icmp_ln1746)> <Delay = 0.00>
ST_40 : Operation 249 [1/1] (0.00ns)   --->   "%input_real_addr_7 = getelementptr inbounds [16384 x float]* %input_real, i64 0, i64 %zext_ln1747" [fft.cpp:1747]   --->   Operation 249 'getelementptr' 'input_real_addr_7' <Predicate = (!icmp_ln1746)> <Delay = 0.00>
ST_40 : Operation 250 [2/2] (3.25ns)   --->   "%input_real_load_3 = load float* %input_real_addr_7, align 4" [fft.cpp:1747]   --->   Operation 250 'load' 'input_real_load_3' <Predicate = (!icmp_ln1746)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_40 : Operation 251 [1/1] (0.00ns)   --->   "%input_imag_addr_10 = getelementptr inbounds [16384 x float]* %input_imag, i64 0, i64 %zext_ln1747" [fft.cpp:1748]   --->   Operation 251 'getelementptr' 'input_imag_addr_10' <Predicate = (!icmp_ln1746)> <Delay = 0.00>
ST_40 : Operation 252 [2/2] (3.25ns)   --->   "%input_imag_load_5 = load float* %input_imag_addr_10, align 4" [fft.cpp:1748]   --->   Operation 252 'load' 'input_imag_load_5' <Predicate = (!icmp_ln1746)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_40 : Operation 253 [1/1] (1.76ns)   --->   "br label %.preheader" [fft.cpp:1750]   --->   Operation 253 'br' <Predicate = (icmp_ln1746)> <Delay = 1.76>

State 41 <SV = 9> <Delay = 3.25>
ST_41 : Operation 254 [1/2] (3.25ns)   --->   "%input_real_load_3 = load float* %input_real_addr_7, align 4" [fft.cpp:1747]   --->   Operation 254 'load' 'input_real_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_41 : Operation 255 [1/2] (3.25ns)   --->   "%input_imag_load_5 = load float* %input_imag_addr_10, align 4" [fft.cpp:1748]   --->   Operation 255 'load' 'input_imag_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 42 <SV = 10> <Delay = 5.70>
ST_42 : Operation 256 [4/4] (5.70ns)   --->   "%tmp_7 = fmul float %input_real_load_3, 0x3F10000000000000" [fft.cpp:1747]   --->   Operation 256 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 257 [4/4] (5.70ns)   --->   "%tmp_8 = fmul float %input_imag_load_5, 0x3F10000000000000" [fft.cpp:1748]   --->   Operation 257 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 11> <Delay = 5.70>
ST_43 : Operation 258 [3/4] (5.70ns)   --->   "%tmp_7 = fmul float %input_real_load_3, 0x3F10000000000000" [fft.cpp:1747]   --->   Operation 258 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 259 [3/4] (5.70ns)   --->   "%tmp_8 = fmul float %input_imag_load_5, 0x3F10000000000000" [fft.cpp:1748]   --->   Operation 259 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 12> <Delay = 5.70>
ST_44 : Operation 260 [2/4] (5.70ns)   --->   "%tmp_7 = fmul float %input_real_load_3, 0x3F10000000000000" [fft.cpp:1747]   --->   Operation 260 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 261 [2/4] (5.70ns)   --->   "%tmp_8 = fmul float %input_imag_load_5, 0x3F10000000000000" [fft.cpp:1748]   --->   Operation 261 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 13> <Delay = 5.70>
ST_45 : Operation 262 [1/4] (5.70ns)   --->   "%tmp_7 = fmul float %input_real_load_3, 0x3F10000000000000" [fft.cpp:1747]   --->   Operation 262 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 263 [1/4] (5.70ns)   --->   "%tmp_8 = fmul float %input_imag_load_5, 0x3F10000000000000" [fft.cpp:1748]   --->   Operation 263 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 14> <Delay = 3.25>
ST_46 : Operation 264 [1/1] (3.25ns)   --->   "store float %tmp_7, float* %input_real_addr_7, align 4" [fft.cpp:1747]   --->   Operation 264 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_46 : Operation 265 [1/1] (3.25ns)   --->   "store float %tmp_8, float* %input_imag_addr_10, align 4" [fft.cpp:1748]   --->   Operation 265 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_46 : Operation 266 [1/1] (0.00ns)   --->   "br label %.preheader405" [fft.cpp:1746]   --->   Operation 266 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 9> <Delay = 3.25>
ST_47 : Operation 267 [1/1] (0.00ns)   --->   "%i5_0 = phi i15 [ %i_5, %11 ], [ 0, %.preheader.preheader ]"   --->   Operation 267 'phi' 'i5_0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 268 [1/1] (2.31ns)   --->   "%icmp_ln1750 = icmp eq i15 %i5_0, -16384" [fft.cpp:1750]   --->   Operation 268 'icmp' 'icmp_ln1750' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 269 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 270 [1/1] (1.94ns)   --->   "%i_5 = add i15 %i5_0, 1" [fft.cpp:1750]   --->   Operation 270 'add' 'i_5' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 271 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1750, label %12, label %11" [fft.cpp:1750]   --->   Operation 271 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln1751 = zext i15 %i5_0 to i64" [fft.cpp:1751]   --->   Operation 272 'zext' 'zext_ln1751' <Predicate = (!icmp_ln1750)> <Delay = 0.00>
ST_47 : Operation 273 [1/1] (0.00ns)   --->   "%input_real_addr_8 = getelementptr inbounds [16384 x float]* %input_real, i64 0, i64 %zext_ln1751" [fft.cpp:1751]   --->   Operation 273 'getelementptr' 'input_real_addr_8' <Predicate = (!icmp_ln1750)> <Delay = 0.00>
ST_47 : Operation 274 [2/2] (3.25ns)   --->   "%out_real = load float* %input_real_addr_8, align 4" [fft.cpp:1751]   --->   Operation 274 'load' 'out_real' <Predicate = (!icmp_ln1750)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_47 : Operation 275 [1/1] (0.00ns)   --->   "%input_imag_addr_11 = getelementptr inbounds [16384 x float]* %input_imag, i64 0, i64 %zext_ln1751" [fft.cpp:1752]   --->   Operation 275 'getelementptr' 'input_imag_addr_11' <Predicate = (!icmp_ln1750)> <Delay = 0.00>
ST_47 : Operation 276 [2/2] (3.25ns)   --->   "%out_imag = load float* %input_imag_addr_11, align 4" [fft.cpp:1752]   --->   Operation 276 'load' 'out_imag' <Predicate = (!icmp_ln1750)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_47 : Operation 277 [1/1] (0.00ns)   --->   "ret void" [fft.cpp:1768]   --->   Operation 277 'ret' <Predicate = (icmp_ln1750)> <Delay = 0.00>

State 48 <SV = 10> <Delay = 6.88>
ST_48 : Operation 278 [1/2] (3.25ns)   --->   "%out_real = load float* %input_real_addr_8, align 4" [fft.cpp:1751]   --->   Operation 278 'load' 'out_real' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_48 : Operation 279 [1/2] (3.25ns)   --->   "%out_imag = load float* %input_imag_addr_11, align 4" [fft.cpp:1752]   --->   Operation 279 'load' 'out_imag' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_48 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_V = bitcast float %out_real to i32" [fft.cpp:1758]   --->   Operation 280 'bitcast' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 281 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V)" [fft.cpp:1758]   --->   Operation 281 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 49 <SV = 11> <Delay = 3.63>
ST_49 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_V_1 = bitcast float %out_imag to i32" [fft.cpp:1759]   --->   Operation 282 'bitcast' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 283 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V_1)" [fft.cpp:1759]   --->   Operation 283 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_49 : Operation 284 [1/1] (0.00ns)   --->   "br label %.preheader" [fft.cpp:1750]   --->   Operation 284 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cosa_lookup_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sina_lookup_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ freq_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
empty_12              (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
spectopmodule_ln0     (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000]
input_real            (alloca           ) [ 00111111111111111111111111111111111111111111111111]
input_imag            (alloca           ) [ 00111111111111111111111111111111111111111111111111]
br_ln1677             (br               ) [ 01110000000000000000000000000000000000000000000000]
i_0                   (phi              ) [ 00110000000000000000000000000000000000000000000000]
icmp_ln1677           (icmp             ) [ 00110000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
i                     (add              ) [ 01110000000000000000000000000000000000000000000000]
br_ln1677             (br               ) [ 00000000000000000000000000000000000000000000000000]
tmp_V_2               (read             ) [ 00010000000000000000000000000000000000000000000000]
p_0205_0              (alloca           ) [ 00111111111111111111100000000000000000000000000000]
max_0                 (alloca           ) [ 00111111111111111111100000000000000000000000000000]
store_ln1701          (store            ) [ 00000000000000000000000000000000000000000000000000]
store_ln1701          (store            ) [ 00000000000000000000000000000000000000000000000000]
tmp_V_3               (read             ) [ 00000000000000000000000000000000000000000000000000]
bitcast_ln1680        (bitcast          ) [ 00000000000000000000000000000000000000000000000000]
bitcast_ln1681        (bitcast          ) [ 00000000000000000000000000000000000000000000000000]
zext_ln1682           (zext             ) [ 00000000000000000000000000000000000000000000000000]
input_real_addr       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
store_ln1682          (store            ) [ 00000000000000000000000000000000000000000000000000]
input_imag_addr       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
store_ln1683          (store            ) [ 00000000000000000000000000000000000000000000000000]
br_ln1677             (br               ) [ 01110000000000000000000000000000000000000000000000]
call_ln1686           (call             ) [ 00000000000000000000000000000000000000000000000000]
br_ln1701             (br               ) [ 00001111111111111111100000000000000000000000000000]
shift_idex_V_1        (phi              ) [ 00000111111111111111000000000000000000000000000000]
p_0205_0_load         (load             ) [ 00000111111111111111111111111111111000000000000000]
icmp_ln1701           (icmp             ) [ 00000111111111111111100000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
j                     (add              ) [ 00001111111111111111100000000000000000000000000000]
br_ln1701             (br               ) [ 00000000000000000000000000000000000000000000000000]
zext_ln1702           (zext             ) [ 00000010000000000000000000000000000000000000000000]
freq_V_addr           (getelementptr    ) [ 00000010000000000000000000000000000000000000000000]
br_ln1728             (br               ) [ 00000111111111111111111111111111111000000000000000]
base_freq_V           (load             ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln1495           (icmp             ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln1494           (icmp             ) [ 00000000000000000000000000000000000000000000000000]
or_ln1702             (or               ) [ 00000111111111111111100000000000000000000000000000]
input_real_addr_4     (getelementptr    ) [ 00000001111111111110000000000000000000000000000000]
br_ln1702             (br               ) [ 00000000000000000000000000000000000000000000000000]
input_imag_addr_7     (getelementptr    ) [ 00000001111111111110000000000000000000000000000000]
store_ln1703          (store            ) [ 00000000000000000000000000000000000000000000000000]
xor_ln1704            (xor              ) [ 00000000000000000000000000000000000000000000000000]
zext_ln1704           (zext             ) [ 00000000000000000000000000000000000000000000000000]
input_real_addr_5     (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
store_ln1704          (store            ) [ 00000000000000000000000000000000000000000000000000]
input_imag_addr_5     (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
store_ln1705          (store            ) [ 00000000000000000000000000000000000000000000000000]
input_imag_addr_6     (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
store_ln1706          (store            ) [ 00000000000000000000000000000000000000000000000000]
br_ln1707             (br               ) [ 00000000000000000000000000000000000000000000000000]
input_real_load_2     (load             ) [ 00000000111100000000000000000000000000000000000000]
input_imag_load_2     (load             ) [ 00000000111100000000000000000000000000000000000000]
tmp_3                 (fmul             ) [ 00000000000011111000000000000000000000000000000000]
tmp_4                 (fmul             ) [ 00000000000011111000000000000000000000000000000000]
max                   (fadd             ) [ 00000000000000000111000000000000000000000000000000]
bitcast_ln1712        (bitcast          ) [ 00000000000000000000000000000000000000000000000000]
tmp                   (partselect       ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln1712          (trunc            ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln1712           (icmp             ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln1712_1         (icmp             ) [ 00000000000000000000000000000000000000000000000000]
or_ln1712             (or               ) [ 00000000000000000001000000000000000000000000000000]
tmp_5                 (fcmp             ) [ 00000000000000000000000000000000000000000000000000]
and_ln1712            (and              ) [ 00000111111111111111100000000000000000000000000000]
br_ln1712             (br               ) [ 00000000000000000000000000000000000000000000000000]
store_ln1713          (store            ) [ 00000000000000000000000000000000000000000000000000]
xor_ln1714            (xor              ) [ 00000000000000000000000000000000000000000000000000]
zext_ln1714           (zext             ) [ 00000000000000000000000000000000000000000000000000]
input_real_addr_6     (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
store_ln1714          (store            ) [ 00000000000000000000000000000000000000000000000000]
store_ln1715          (store            ) [ 00000000000000000000000000000000000000000000000000]
input_imag_addr_8     (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
store_ln1716          (store            ) [ 00000000000000000000000000000000000000000000000000]
br_ln1717             (br               ) [ 00000000000000000000000000000000000000000000000000]
max_0_load            (load             ) [ 00000000000000000001000000000000000000000000000000]
bitcast_ln1719        (bitcast          ) [ 00000000000000000000000000000000000000000000000000]
tmp_6                 (partselect       ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln1719          (trunc            ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln1719           (icmp             ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln1719_1         (icmp             ) [ 00000000000000000000000000000000000000000000000000]
or_ln1719             (or               ) [ 00000000000000000000000000000000000000000000000000]
and_ln1719            (and              ) [ 00000000000000000000000000000000000000000000000000]
tmp_10                (fcmp             ) [ 00000000000000000000000000000000000000000000000000]
and_ln1719_1          (and              ) [ 00000000000000000000000000000000000000000000000000]
select_ln1719         (select           ) [ 00000110000000000000100000000000000000000000000000]
select_ln1719_1       (select           ) [ 00000110000000000000100000000000000000000000000000]
store_ln1719          (store            ) [ 00000000000000000000000000000000000000000000000000]
store_ln1719          (store            ) [ 00000000000000000000000000000000000000000000000000]
br_ln1719             (br               ) [ 00000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00001111111111111111100000000000000000000000000000]
t_V                   (phi              ) [ 00000000000000000000010000000000000000000000000000]
z_0                   (phi              ) [ 00000000000000000000011111110000000000000000000000]
zext_ln1728           (zext             ) [ 00000000000000000000001111111111111000000000000000]
icmp_ln1728           (icmp             ) [ 00000000000000000000011111111111111000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
br_ln1728             (br               ) [ 00000000000000000000000000000000000000000000000000]
zext_ln215            (zext             ) [ 00000000000000000000000000000000000000000000000000]
ret_V                 (add              ) [ 00000000000000000000000000000000000000000000000000]
sext_ln544            (sext             ) [ 00000000000000000000000000000000000000000000000000]
input_real_addr_1     (getelementptr    ) [ 00000000000000000000001111111100000000000000000000]
input_imag_addr_1     (getelementptr    ) [ 00000000000000000000001111111100000000000000000000]
shift_idex_V          (add              ) [ 00000100000000000000011111111111111000000000000000]
br_ln1738             (br               ) [ 00000000000000000000011111111111111110000000000000]
input_real_load       (load             ) [ 00000000000000000000000111100000000000000000000000]
input_imag_load       (load             ) [ 00000000000000000000000111100000000000000000000000]
tmp_9                 (fmul             ) [ 00000000000000000000000000010000000000000000000000]
tmp_s                 (fmul             ) [ 00000000000000000000000000010000000000000000000000]
zext_ln1729           (zext             ) [ 00000000000000000000000000000000000000000000000000]
input_real_addr_2     (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
store_ln1729          (store            ) [ 00000000000000000000000000000000000000000000000000]
input_imag_addr_2     (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
store_ln1730          (store            ) [ 00000000000000000000000000000000000000000000000000]
z                     (add              ) [ 00000100000000000000010000001111111000000000000000]
input_real_load_1     (load             ) [ 00000000000000000000000000000011110000000000000000]
input_imag_load_1     (load             ) [ 00000000000000000000000000000011110000000000000000]
tmp_1                 (fmul             ) [ 00000000000000000000000000000000001000000000000000]
tmp_2                 (fmul             ) [ 00000000000000000000000000000000001000000000000000]
xor_ln1731            (xor              ) [ 00000000000000000000000000000000000000000000000000]
sext_ln1731           (sext             ) [ 00000000000000000000000000000000000000000000000000]
zext_ln1731           (zext             ) [ 00000000000000000000000000000000000000000000000000]
input_real_addr_3     (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
store_ln1731          (store            ) [ 00000000000000000000000000000000000000000000000000]
input_imag_addr_3     (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
store_ln1732          (store            ) [ 00000000000000000000000000000000000000000000000000]
br_ln1728             (br               ) [ 00000100000000000000011111111111111000000000000000]
i2_0                  (phi              ) [ 00000000000000000000000000000000000100000000000000]
icmp_ln1738           (icmp             ) [ 00000000000000000000000000000000000110000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
i_2                   (add              ) [ 00000000000000000000010000000000000110000000000000]
br_ln1738             (br               ) [ 00000000000000000000000000000000000000000000000000]
zext_ln1739           (zext             ) [ 00000000000000000000000000000000000000000000000000]
input_imag_addr_4     (getelementptr    ) [ 00000000000000000000000000000000000010000000000000]
input_imag_load_3     (load             ) [ 00000000000000000000000000000000000000000000000000]
bitcast_ln1739        (bitcast          ) [ 00000000000000000000000000000000000000000000000000]
xor_ln1739            (xor              ) [ 00000000000000000000000000000000000000000000000000]
bitcast_ln1739_1      (bitcast          ) [ 00000000000000000000000000000000000000000000000000]
store_ln1739          (store            ) [ 00000000000000000000000000000000000000000000000000]
br_ln1738             (br               ) [ 00000000000000000000010000000000000110000000000000]
call_ln1741           (call             ) [ 00000000000000000000000000000000000000000000000000]
br_ln1743             (br               ) [ 00000000000000000000000000000000000001110000000000]
i3_0                  (phi              ) [ 00000000000000000000000000000000000000100000000000]
icmp_ln1743           (icmp             ) [ 00000000000000000000000000000000000000110000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
i_3                   (add              ) [ 00000000000000000000000000000000000001110000000000]
br_ln1743             (br               ) [ 00000000000000000000000000000000000000000000000000]
zext_ln1744           (zext             ) [ 00000000000000000000000000000000000000000000000000]
input_imag_addr_9     (getelementptr    ) [ 00000000000000000000000000000000000000010000000000]
br_ln1746             (br               ) [ 00000000000000000000000000000000000000111111111000]
input_imag_load_4     (load             ) [ 00000000000000000000000000000000000000000000000000]
bitcast_ln1744        (bitcast          ) [ 00000000000000000000000000000000000000000000000000]
xor_ln1744            (xor              ) [ 00000000000000000000000000000000000000000000000000]
bitcast_ln1744_1      (bitcast          ) [ 00000000000000000000000000000000000000000000000000]
store_ln1744          (store            ) [ 00000000000000000000000000000000000000000000000000]
br_ln1743             (br               ) [ 00000000000000000000000000000000000001110000000000]
i4_0                  (phi              ) [ 00000000000000000000000000000000000000001000000000]
icmp_ln1746           (icmp             ) [ 00000000000000000000000000000000000000001111111000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
i_4                   (add              ) [ 00000000000000000000000000000000000000101111111000]
br_ln1746             (br               ) [ 00000000000000000000000000000000000000000000000000]
zext_ln1747           (zext             ) [ 00000000000000000000000000000000000000000000000000]
input_real_addr_7     (getelementptr    ) [ 00000000000000000000000000000000000000000111111000]
input_imag_addr_10    (getelementptr    ) [ 00000000000000000000000000000000000000000111111000]
br_ln1750             (br               ) [ 00000000000000000000000000000000000000001111111111]
input_real_load_3     (load             ) [ 00000000000000000000000000000000000000000011110000]
input_imag_load_5     (load             ) [ 00000000000000000000000000000000000000000011110000]
tmp_7                 (fmul             ) [ 00000000000000000000000000000000000000000000001000]
tmp_8                 (fmul             ) [ 00000000000000000000000000000000000000000000001000]
store_ln1747          (store            ) [ 00000000000000000000000000000000000000000000000000]
store_ln1748          (store            ) [ 00000000000000000000000000000000000000000000000000]
br_ln1746             (br               ) [ 00000000000000000000000000000000000000101111111000]
i5_0                  (phi              ) [ 00000000000000000000000000000000000000000000000100]
icmp_ln1750           (icmp             ) [ 00000000000000000000000000000000000000000000000111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
i_5                   (add              ) [ 00000000000000000000000000000000000000001000000111]
br_ln1750             (br               ) [ 00000000000000000000000000000000000000000000000000]
zext_ln1751           (zext             ) [ 00000000000000000000000000000000000000000000000000]
input_real_addr_8     (getelementptr    ) [ 00000000000000000000000000000000000000000000000010]
input_imag_addr_11    (getelementptr    ) [ 00000000000000000000000000000000000000000000000010]
ret_ln1768            (ret              ) [ 00000000000000000000000000000000000000000000000000]
out_real              (load             ) [ 00000000000000000000000000000000000000000000000000]
out_imag              (load             ) [ 00000000000000000000000000000000000000000000000001]
tmp_V                 (bitcast          ) [ 00000000000000000000000000000000000000000000000000]
write_ln1758          (write            ) [ 00000000000000000000000000000000000000000000000000]
tmp_V_1               (bitcast          ) [ 00000000000000000000000000000000000000000000000000]
write_ln1759          (write            ) [ 00000000000000000000000000000000000000000000000000]
br_ln1750             (br               ) [ 00000000000000000000000000000000000000001000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cosa_lookup_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cosa_lookup_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sina_lookup_table">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sina_lookup_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="freq_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="freq_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="input_real_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_real/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input_imag_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_imag/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_0205_0_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0205_0/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="max_0_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_0/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_2/2 tmp_V_3/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1758/48 write_ln1759/49 "/>
</bind>
</comp>

<comp id="125" class="1004" name="input_real_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="15" slack="0"/>
<pin id="129" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_real_addr/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="14" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="0"/>
<pin id="183" dir="0" index="4" bw="14" slack="0"/>
<pin id="184" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="0"/>
<pin id="186" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln1682/3 input_real_load_2/6 store_ln1703/6 store_ln1704/6 store_ln1713/18 store_ln1714/18 input_real_load/21 store_ln1729/27 input_real_load_1/28 store_ln1731/34 input_real_load_3/40 store_ln1747/46 out_real/47 "/>
</bind>
</comp>

<comp id="137" class="1004" name="input_imag_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="15" slack="0"/>
<pin id="141" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_imag_addr/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="14" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="0"/>
<pin id="203" dir="0" index="4" bw="14" slack="0"/>
<pin id="204" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
<pin id="206" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln1683/3 input_imag_load_2/6 store_ln1705/6 store_ln1706/6 store_ln1715/18 store_ln1716/18 input_imag_load/21 store_ln1730/27 input_imag_load_1/28 store_ln1732/34 input_imag_load_3/35 store_ln1739/36 input_imag_load_4/38 store_ln1744/39 input_imag_load_5/40 store_ln1748/46 out_imag/47 "/>
</bind>
</comp>

<comp id="149" class="1004" name="freq_V_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="15" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="14" slack="0"/>
<pin id="153" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="freq_V_addr/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="14" slack="0"/>
<pin id="158" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="base_freq_V/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="input_real_addr_4_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="14" slack="1"/>
<pin id="166" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_real_addr_4/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="input_imag_addr_7_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="14" slack="1"/>
<pin id="173" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_imag_addr_7/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="input_real_addr_5_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="14" slack="0"/>
<pin id="181" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_real_addr_5/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="input_imag_addr_5_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="14" slack="1"/>
<pin id="193" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_imag_addr_5/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="input_imag_addr_6_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="14" slack="0"/>
<pin id="201" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_imag_addr_6/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="input_real_addr_6_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="14" slack="0"/>
<pin id="213" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_real_addr_6/18 "/>
</bind>
</comp>

<comp id="216" class="1004" name="input_imag_addr_8_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="14" slack="0"/>
<pin id="220" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_imag_addr_8/18 "/>
</bind>
</comp>

<comp id="223" class="1004" name="input_real_addr_1_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="15" slack="0"/>
<pin id="227" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_real_addr_1/21 "/>
</bind>
</comp>

<comp id="230" class="1004" name="input_imag_addr_1_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="15" slack="0"/>
<pin id="234" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_imag_addr_1/21 "/>
</bind>
</comp>

<comp id="237" class="1004" name="input_real_addr_2_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="8" slack="0"/>
<pin id="241" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_real_addr_2/27 "/>
</bind>
</comp>

<comp id="244" class="1004" name="input_imag_addr_2_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="8" slack="0"/>
<pin id="248" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_imag_addr_2/27 "/>
</bind>
</comp>

<comp id="251" class="1004" name="input_real_addr_3_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="14" slack="0"/>
<pin id="255" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_real_addr_3/34 "/>
</bind>
</comp>

<comp id="258" class="1004" name="input_imag_addr_3_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="14" slack="0"/>
<pin id="262" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_imag_addr_3/34 "/>
</bind>
</comp>

<comp id="265" class="1004" name="input_imag_addr_4_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="15" slack="0"/>
<pin id="269" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_imag_addr_4/35 "/>
</bind>
</comp>

<comp id="272" class="1004" name="input_imag_addr_9_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="15" slack="0"/>
<pin id="276" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_imag_addr_9/38 "/>
</bind>
</comp>

<comp id="279" class="1004" name="input_real_addr_7_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="15" slack="0"/>
<pin id="283" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_real_addr_7/40 "/>
</bind>
</comp>

<comp id="286" class="1004" name="input_imag_addr_10_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="15" slack="0"/>
<pin id="290" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_imag_addr_10/40 "/>
</bind>
</comp>

<comp id="293" class="1004" name="input_real_addr_8_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="15" slack="0"/>
<pin id="297" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_real_addr_8/47 "/>
</bind>
</comp>

<comp id="300" class="1004" name="input_imag_addr_11_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="15" slack="0"/>
<pin id="304" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_imag_addr_11/47 "/>
</bind>
</comp>

<comp id="307" class="1005" name="i_0_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="15" slack="1"/>
<pin id="309" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="i_0_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="15" slack="0"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="319" class="1005" name="shift_idex_V_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="14" slack="1"/>
<pin id="321" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="shift_idex_V_1 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="shift_idex_V_1_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="14" slack="0"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_idex_V_1/5 "/>
</bind>
</comp>

<comp id="331" class="1005" name="t_V_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="333" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="t_V_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="14" slack="0"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="14" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/21 "/>
</bind>
</comp>

<comp id="340" class="1005" name="z_0_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="1"/>
<pin id="342" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="z_0 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="z_0_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="8" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="z_0/21 "/>
</bind>
</comp>

<comp id="352" class="1005" name="i2_0_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="15" slack="1"/>
<pin id="354" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="i2_0_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="15" slack="0"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="1" slack="1"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/35 "/>
</bind>
</comp>

<comp id="363" class="1005" name="i3_0_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="15" slack="1"/>
<pin id="365" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="i3_0_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="15" slack="0"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/38 "/>
</bind>
</comp>

<comp id="374" class="1005" name="i4_0_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="15" slack="1"/>
<pin id="376" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i4_0 (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="i4_0_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="15" slack="0"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="1" slack="1"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0/40 "/>
</bind>
</comp>

<comp id="385" class="1005" name="i5_0_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="15" slack="1"/>
<pin id="387" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i5_0 (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="i5_0_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="15" slack="0"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="1" slack="1"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5_0/47 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_fft_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="0" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="400" dir="0" index="3" bw="64" slack="0"/>
<pin id="401" dir="0" index="4" bw="64" slack="0"/>
<pin id="402" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1686/2 call_ln1741/35 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="0" index="1" bw="32" slack="1"/>
<pin id="409" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="max/12 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3/8 tmp_9/23 tmp_1/30 tmp_7/42 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4/8 tmp_s/23 tmp_2/30 tmp_8/42 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/17 tmp_10/18 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="14" slack="1"/>
<pin id="429" dir="0" index="1" bw="14" slack="0"/>
<pin id="430" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1704/6 xor_ln1714/18 "/>
</bind>
</comp>

<comp id="433" class="1005" name="reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_real_load_2 input_real_load input_real_load_1 input_real_load_3 "/>
</bind>
</comp>

<comp id="440" class="1005" name="reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_imag_load_2 input_imag_load input_imag_load_1 input_imag_load_5 out_imag "/>
</bind>
</comp>

<comp id="447" class="1005" name="reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 tmp_9 tmp_1 tmp_7 "/>
</bind>
</comp>

<comp id="453" class="1005" name="reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 tmp_s tmp_2 tmp_8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln1677_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="15" slack="0"/>
<pin id="461" dir="0" index="1" bw="15" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1677/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="i_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="15" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln1701_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1701/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln1701_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="14" slack="0"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1701/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="bitcast_ln1680_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1680/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="bitcast_ln1681_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1681/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln1682_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="15" slack="1"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1682/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="p_0205_0_load_load_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="14" slack="2"/>
<pin id="498" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0205_0_load/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln1701_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="14" slack="0"/>
<pin id="501" dir="0" index="1" bw="14" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1701/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="j_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="14" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln1702_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="14" slack="0"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1702/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="icmp_ln1495_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="15" slack="0"/>
<pin id="518" dir="0" index="1" bw="15" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1495/6 "/>
</bind>
</comp>

<comp id="522" class="1004" name="icmp_ln1494_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="15" slack="0"/>
<pin id="524" dir="0" index="1" bw="15" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="or_ln1702_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1702/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln1704_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="14" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1704/6 "/>
</bind>
</comp>

<comp id="540" class="1004" name="bitcast_ln1712_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="2"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1712/18 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="0" index="2" bw="6" slack="0"/>
<pin id="547" dir="0" index="3" bw="6" slack="0"/>
<pin id="548" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/18 "/>
</bind>
</comp>

<comp id="553" class="1004" name="trunc_ln1712_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1712/18 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln1712_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="0"/>
<pin id="559" dir="0" index="1" bw="8" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1712/18 "/>
</bind>
</comp>

<comp id="563" class="1004" name="icmp_ln1712_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="23" slack="0"/>
<pin id="565" dir="0" index="1" bw="23" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1712_1/18 "/>
</bind>
</comp>

<comp id="569" class="1004" name="or_ln1712_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1712/18 "/>
</bind>
</comp>

<comp id="575" class="1004" name="and_ln1712_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1712/18 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln1714_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="14" slack="0"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1714/18 "/>
</bind>
</comp>

<comp id="587" class="1004" name="max_0_load_load_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="15"/>
<pin id="589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_0_load/18 "/>
</bind>
</comp>

<comp id="591" class="1004" name="bitcast_ln1719_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1719/19 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_6_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="0" index="2" bw="6" slack="0"/>
<pin id="598" dir="0" index="3" bw="6" slack="0"/>
<pin id="599" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/19 "/>
</bind>
</comp>

<comp id="604" class="1004" name="trunc_ln1719_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1719/19 "/>
</bind>
</comp>

<comp id="608" class="1004" name="icmp_ln1719_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="8" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1719/19 "/>
</bind>
</comp>

<comp id="614" class="1004" name="icmp_ln1719_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="23" slack="0"/>
<pin id="616" dir="0" index="1" bw="23" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1719_1/19 "/>
</bind>
</comp>

<comp id="620" class="1004" name="or_ln1719_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1719/19 "/>
</bind>
</comp>

<comp id="626" class="1004" name="and_ln1719_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="1"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1719/19 "/>
</bind>
</comp>

<comp id="631" class="1004" name="and_ln1719_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1719_1/19 "/>
</bind>
</comp>

<comp id="637" class="1004" name="select_ln1719_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="14" slack="14"/>
<pin id="640" dir="0" index="2" bw="14" slack="14"/>
<pin id="641" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1719/19 "/>
</bind>
</comp>

<comp id="644" class="1004" name="select_ln1719_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="3"/>
<pin id="647" dir="0" index="2" bw="32" slack="1"/>
<pin id="648" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1719_1/19 "/>
</bind>
</comp>

<comp id="650" class="1004" name="store_ln1719_store_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="0" index="1" bw="32" slack="17"/>
<pin id="653" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1719/20 "/>
</bind>
</comp>

<comp id="654" class="1004" name="store_ln1719_store_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="14" slack="1"/>
<pin id="656" dir="0" index="1" bw="14" slack="17"/>
<pin id="657" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1719/20 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln1728_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="1" index="1" bw="9" slack="13"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1728/21 "/>
</bind>
</comp>

<comp id="662" class="1004" name="icmp_ln1728_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="0"/>
<pin id="664" dir="0" index="1" bw="8" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1728/21 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln215_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="14" slack="0"/>
<pin id="670" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/21 "/>
</bind>
</comp>

<comp id="672" class="1004" name="ret_V_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="14" slack="0"/>
<pin id="674" dir="0" index="1" bw="7" slack="0"/>
<pin id="675" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/21 "/>
</bind>
</comp>

<comp id="678" class="1004" name="sext_ln544_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="15" slack="0"/>
<pin id="680" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln544/21 "/>
</bind>
</comp>

<comp id="684" class="1004" name="shift_idex_V_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="14" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_idex_V/21 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln1729_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="6"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1729/27 "/>
</bind>
</comp>

<comp id="696" class="1004" name="z_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="6"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="z/27 "/>
</bind>
</comp>

<comp id="702" class="1004" name="xor_ln1731_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="9" slack="13"/>
<pin id="704" dir="0" index="1" bw="9" slack="0"/>
<pin id="705" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1731/34 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sext_ln1731_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="9" slack="0"/>
<pin id="709" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1731/34 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln1731_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="9" slack="0"/>
<pin id="713" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1731/34 "/>
</bind>
</comp>

<comp id="717" class="1004" name="icmp_ln1738_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="15" slack="0"/>
<pin id="719" dir="0" index="1" bw="15" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1738/35 "/>
</bind>
</comp>

<comp id="723" class="1004" name="i_2_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="15" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/35 "/>
</bind>
</comp>

<comp id="729" class="1004" name="zext_ln1739_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="15" slack="0"/>
<pin id="731" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1739/35 "/>
</bind>
</comp>

<comp id="734" class="1004" name="bitcast_ln1739_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1739/36 "/>
</bind>
</comp>

<comp id="738" class="1004" name="xor_ln1739_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="0"/>
<pin id="740" dir="0" index="1" bw="32" slack="0"/>
<pin id="741" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1739/36 "/>
</bind>
</comp>

<comp id="744" class="1004" name="bitcast_ln1739_1_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1739_1/36 "/>
</bind>
</comp>

<comp id="749" class="1004" name="icmp_ln1743_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="15" slack="0"/>
<pin id="751" dir="0" index="1" bw="15" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1743/38 "/>
</bind>
</comp>

<comp id="755" class="1004" name="i_3_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="15" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/38 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln1744_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="15" slack="0"/>
<pin id="763" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1744/38 "/>
</bind>
</comp>

<comp id="766" class="1004" name="bitcast_ln1744_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1744/39 "/>
</bind>
</comp>

<comp id="770" class="1004" name="xor_ln1744_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="0"/>
<pin id="772" dir="0" index="1" bw="32" slack="0"/>
<pin id="773" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1744/39 "/>
</bind>
</comp>

<comp id="776" class="1004" name="bitcast_ln1744_1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1744_1/39 "/>
</bind>
</comp>

<comp id="781" class="1004" name="icmp_ln1746_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="15" slack="0"/>
<pin id="783" dir="0" index="1" bw="15" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1746/40 "/>
</bind>
</comp>

<comp id="787" class="1004" name="i_4_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="15" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/40 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln1747_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="15" slack="0"/>
<pin id="795" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1747/40 "/>
</bind>
</comp>

<comp id="799" class="1004" name="icmp_ln1750_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="15" slack="0"/>
<pin id="801" dir="0" index="1" bw="15" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1750/47 "/>
</bind>
</comp>

<comp id="805" class="1004" name="i_5_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="15" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/47 "/>
</bind>
</comp>

<comp id="811" class="1004" name="zext_ln1751_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="15" slack="0"/>
<pin id="813" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1751/47 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_V_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="0"/>
<pin id="819" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_V/48 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_V_1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="1"/>
<pin id="824" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_V_1/49 "/>
</bind>
</comp>

<comp id="830" class="1005" name="i_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="15" slack="0"/>
<pin id="832" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="835" class="1005" name="tmp_V_2_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="1"/>
<pin id="837" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="840" class="1005" name="p_0205_0_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="14" slack="0"/>
<pin id="842" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="p_0205_0 "/>
</bind>
</comp>

<comp id="847" class="1005" name="max_0_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="0"/>
<pin id="849" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_0 "/>
</bind>
</comp>

<comp id="854" class="1005" name="p_0205_0_load_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="14" slack="1"/>
<pin id="856" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_0205_0_load "/>
</bind>
</comp>

<comp id="863" class="1005" name="j_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="14" slack="0"/>
<pin id="865" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="868" class="1005" name="zext_ln1702_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="64" slack="1"/>
<pin id="870" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1702 "/>
</bind>
</comp>

<comp id="875" class="1005" name="freq_V_addr_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="14" slack="1"/>
<pin id="877" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="freq_V_addr "/>
</bind>
</comp>

<comp id="880" class="1005" name="or_ln1702_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="14"/>
<pin id="882" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1702 "/>
</bind>
</comp>

<comp id="884" class="1005" name="input_real_addr_4_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="14" slack="1"/>
<pin id="886" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_real_addr_4 "/>
</bind>
</comp>

<comp id="890" class="1005" name="input_imag_addr_7_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="14" slack="1"/>
<pin id="892" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_imag_addr_7 "/>
</bind>
</comp>

<comp id="896" class="1005" name="max_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="1"/>
<pin id="898" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max "/>
</bind>
</comp>

<comp id="903" class="1005" name="or_ln1712_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="1"/>
<pin id="905" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln1712 "/>
</bind>
</comp>

<comp id="911" class="1005" name="max_0_load_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="1"/>
<pin id="913" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0_load "/>
</bind>
</comp>

<comp id="918" class="1005" name="select_ln1719_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="14" slack="1"/>
<pin id="920" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1719 "/>
</bind>
</comp>

<comp id="923" class="1005" name="select_ln1719_1_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="1"/>
<pin id="925" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1719_1 "/>
</bind>
</comp>

<comp id="928" class="1005" name="zext_ln1728_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="9" slack="13"/>
<pin id="930" dir="1" index="1" bw="9" slack="13"/>
</pin_list>
<bind>
<opset="zext_ln1728 "/>
</bind>
</comp>

<comp id="936" class="1005" name="input_real_addr_1_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="14" slack="1"/>
<pin id="938" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_real_addr_1 "/>
</bind>
</comp>

<comp id="942" class="1005" name="input_imag_addr_1_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="14" slack="1"/>
<pin id="944" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_imag_addr_1 "/>
</bind>
</comp>

<comp id="948" class="1005" name="shift_idex_V_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="14" slack="0"/>
<pin id="950" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="shift_idex_V "/>
</bind>
</comp>

<comp id="953" class="1005" name="z_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="1"/>
<pin id="955" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="961" class="1005" name="i_2_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="15" slack="0"/>
<pin id="963" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="966" class="1005" name="input_imag_addr_4_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="14" slack="1"/>
<pin id="968" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_imag_addr_4 "/>
</bind>
</comp>

<comp id="975" class="1005" name="i_3_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="15" slack="0"/>
<pin id="977" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="980" class="1005" name="input_imag_addr_9_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="14" slack="1"/>
<pin id="982" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_imag_addr_9 "/>
</bind>
</comp>

<comp id="989" class="1005" name="i_4_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="15" slack="0"/>
<pin id="991" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="994" class="1005" name="input_real_addr_7_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="14" slack="1"/>
<pin id="996" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_real_addr_7 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="input_imag_addr_10_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="14" slack="1"/>
<pin id="1002" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_imag_addr_10 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="i_5_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="15" slack="0"/>
<pin id="1011" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="input_real_addr_8_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="14" slack="1"/>
<pin id="1016" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_real_addr_8 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="input_imag_addr_11_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="14" slack="1"/>
<pin id="1021" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_imag_addr_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="42" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="94" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="50" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="50" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="50" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="50" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="162" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="175"><net_src comp="169" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="131" pin=4"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="196"><net_src comp="189" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="202"><net_src comp="50" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="143" pin=4"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="214"><net_src comp="50" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="215"><net_src comp="209" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="222"><net_src comp="216" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="228"><net_src comp="50" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="223" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="230" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="237" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="244" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="256"><net_src comp="50" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="251" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="258" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="270"><net_src comp="50" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="271"><net_src comp="265" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="278"><net_src comp="272" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="284"><net_src comp="50" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="279" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="291"><net_src comp="50" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="286" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="298"><net_src comp="50" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="299"><net_src comp="293" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="305"><net_src comp="50" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="306"><net_src comp="300" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="310"><net_src comp="30" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="311" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="322"><net_src comp="48" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="323" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="343"><net_src comp="76" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="351"><net_src comp="344" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="355"><net_src comp="30" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="366"><net_src comp="30" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="30" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="388"><net_src comp="30" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="403"><net_src comp="44" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="4" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="405"><net_src comp="6" pin="0"/><net_sink comp="396" pin=4"/></net>

<net id="418"><net_src comp="84" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="84" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="92" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="92" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="426"><net_src comp="64" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="319" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="62" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="131" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="439"><net_src comp="131" pin="7"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="143" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="446"><net_src comp="143" pin="7"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="410" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="131" pin=4"/></net>

<net id="456"><net_src comp="414" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="143" pin=4"/></net>

<net id="463"><net_src comp="311" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="32" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="311" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="38" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="46" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="48" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="481" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="488"><net_src comp="112" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="493"><net_src comp="307" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="503"><net_src comp="323" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="52" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="323" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="56" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="323" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="520"><net_src comp="156" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="58" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="156" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="60" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="516" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="522" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="427" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="549"><net_src comp="66" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="540" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="68" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="70" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="556"><net_src comp="540" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="543" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="72" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="553" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="74" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="557" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="422" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="427" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="590"><net_src comp="587" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="600"><net_src comp="66" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="591" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="602"><net_src comp="68" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="603"><net_src comp="70" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="607"><net_src comp="591" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="594" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="72" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="604" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="74" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="614" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="608" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="620" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="626" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="422" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="642"><net_src comp="631" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="319" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="649"><net_src comp="631" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="661"><net_src comp="344" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="344" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="78" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="334" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="668" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="82" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="688"><net_src comp="334" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="56" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="340" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="700"><net_src comp="340" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="86" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="88" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="710"><net_src comp="702" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="707" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="721"><net_src comp="356" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="32" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="356" pin="4"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="38" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="732"><net_src comp="356" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="737"><net_src comp="143" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="742"><net_src comp="734" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="90" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="143" pin=4"/></net>

<net id="753"><net_src comp="367" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="32" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="759"><net_src comp="367" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="38" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="764"><net_src comp="367" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="769"><net_src comp="143" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="766" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="90" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="779"><net_src comp="770" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="143" pin=4"/></net>

<net id="785"><net_src comp="378" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="32" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="378" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="38" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="796"><net_src comp="378" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="803"><net_src comp="389" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="32" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="389" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="38" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="814"><net_src comp="389" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="820"><net_src comp="131" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="825"><net_src comp="440" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="833"><net_src comp="465" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="838"><net_src comp="112" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="843"><net_src comp="104" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="846"><net_src comp="840" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="850"><net_src comp="108" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="853"><net_src comp="847" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="857"><net_src comp="496" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="866"><net_src comp="505" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="871"><net_src comp="511" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="874"><net_src comp="868" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="878"><net_src comp="149" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="883"><net_src comp="528" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="162" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="893"><net_src comp="169" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="899"><net_src comp="406" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="902"><net_src comp="896" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="906"><net_src comp="569" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="914"><net_src comp="587" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="916"><net_src comp="911" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="917"><net_src comp="911" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="921"><net_src comp="637" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="926"><net_src comp="644" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="931"><net_src comp="658" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="939"><net_src comp="223" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="945"><net_src comp="230" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="951"><net_src comp="684" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="956"><net_src comp="696" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="964"><net_src comp="723" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="969"><net_src comp="265" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="978"><net_src comp="755" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="983"><net_src comp="272" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="992"><net_src comp="787" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="997"><net_src comp="279" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="1003"><net_src comp="286" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="1005"><net_src comp="1000" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="1012"><net_src comp="805" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1017"><net_src comp="293" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1022"><net_src comp="300" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="143" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V_V | {48 49 }
 - Input state : 
	Port: dut : strm_in_V_V | {2 3 }
	Port: dut : cosa_lookup_table | {2 4 35 37 }
	Port: dut : sina_lookup_table | {2 4 35 37 }
	Port: dut : freq_V | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln1677 : 1
		i : 1
		br_ln1677 : 2
		store_ln1701 : 1
		store_ln1701 : 1
	State 3
		input_real_addr : 1
		store_ln1682 : 2
		input_imag_addr : 1
		store_ln1683 : 2
	State 4
	State 5
		icmp_ln1701 : 1
		j : 1
		br_ln1701 : 2
		zext_ln1702 : 1
		freq_V_addr : 2
		base_freq_V : 3
	State 6
		icmp_ln1495 : 1
		icmp_ln1494 : 1
		or_ln1702 : 2
		br_ln1702 : 2
		input_real_load_2 : 1
		input_imag_load_2 : 1
		store_ln1703 : 1
		input_real_addr_5 : 1
		store_ln1704 : 2
		store_ln1705 : 1
		input_imag_addr_6 : 1
		store_ln1706 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		tmp : 1
		trunc_ln1712 : 1
		icmp_ln1712 : 2
		icmp_ln1712_1 : 2
		or_ln1712 : 3
		and_ln1712 : 3
		br_ln1712 : 3
		input_real_addr_6 : 1
		store_ln1714 : 2
		input_imag_addr_8 : 1
		store_ln1716 : 2
		tmp_10 : 1
	State 19
		tmp_6 : 1
		trunc_ln1719 : 1
		icmp_ln1719 : 2
		icmp_ln1719_1 : 2
		or_ln1719 : 3
		and_ln1719 : 3
		and_ln1719_1 : 3
		select_ln1719 : 3
		select_ln1719_1 : 3
	State 20
	State 21
		zext_ln1728 : 1
		icmp_ln1728 : 1
		br_ln1728 : 2
		zext_ln215 : 1
		ret_V : 2
		sext_ln544 : 3
		input_real_addr_1 : 4
		input_real_load : 5
		input_imag_addr_1 : 4
		input_imag_load : 5
		shift_idex_V : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		input_real_addr_2 : 1
		store_ln1729 : 2
		input_imag_addr_2 : 1
		store_ln1730 : 2
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
		zext_ln1731 : 1
		input_real_addr_3 : 2
		store_ln1731 : 3
		input_imag_addr_3 : 2
		store_ln1732 : 3
	State 35
		icmp_ln1738 : 1
		i_2 : 1
		br_ln1738 : 2
		zext_ln1739 : 1
		input_imag_addr_4 : 2
		input_imag_load_3 : 3
	State 36
		bitcast_ln1739 : 1
		xor_ln1739 : 2
		bitcast_ln1739_1 : 2
		store_ln1739 : 3
	State 37
	State 38
		icmp_ln1743 : 1
		i_3 : 1
		br_ln1743 : 2
		zext_ln1744 : 1
		input_imag_addr_9 : 2
		input_imag_load_4 : 3
	State 39
		bitcast_ln1744 : 1
		xor_ln1744 : 2
		bitcast_ln1744_1 : 2
		store_ln1744 : 3
	State 40
		icmp_ln1746 : 1
		i_4 : 1
		br_ln1746 : 2
		zext_ln1747 : 1
		input_real_addr_7 : 2
		input_real_load_3 : 3
		input_imag_addr_10 : 2
		input_imag_load_5 : 3
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		icmp_ln1750 : 1
		i_5 : 1
		br_ln1750 : 2
		zext_ln1751 : 1
		input_real_addr_8 : 2
		out_real : 3
		input_imag_addr_11 : 2
		out_imag : 3
	State 48
		tmp_V : 1
		write_ln1758 : 2
	State 49
		write_ln1759 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|   call   |     grp_fft_fu_396     |    16   | 32.1165 |   2403  |   3199  |
|----------|------------------------|---------|---------|---------|---------|
|   fmul   |       grp_fu_410       |    3    |    0    |   143   |   321   |
|          |       grp_fu_414       |    3    |    0    |   143   |   321   |
|----------|------------------------|---------|---------|---------|---------|
|   fadd   |       grp_fu_406       |    2    |    0    |   205   |   390   |
|----------|------------------------|---------|---------|---------|---------|
|   fcmp   |       grp_fu_422       |    0    |    0    |    66   |   239   |
|----------|------------------------|---------|---------|---------|---------|
|          |        i_fu_465        |    0    |    0    |    0    |    21   |
|          |        j_fu_505        |    0    |    0    |    0    |    19   |
|          |      ret_V_fu_672      |    0    |    0    |    0    |    19   |
|          |   shift_idex_V_fu_684  |    0    |    0    |    0    |    19   |
|    add   |        z_fu_696        |    0    |    0    |    0    |    15   |
|          |       i_2_fu_723       |    0    |    0    |    0    |    21   |
|          |       i_3_fu_755       |    0    |    0    |    0    |    21   |
|          |       i_4_fu_787       |    0    |    0    |    0    |    21   |
|          |       i_5_fu_805       |    0    |    0    |    0    |    21   |
|----------|------------------------|---------|---------|---------|---------|
|          |   icmp_ln1677_fu_459   |    0    |    0    |    0    |    13   |
|          |   icmp_ln1701_fu_499   |    0    |    0    |    0    |    13   |
|          |   icmp_ln1495_fu_516   |    0    |    0    |    0    |    13   |
|          |   icmp_ln1494_fu_522   |    0    |    0    |    0    |    13   |
|          |   icmp_ln1712_fu_557   |    0    |    0    |    0    |    11   |
|          |  icmp_ln1712_1_fu_563  |    0    |    0    |    0    |    18   |
|   icmp   |   icmp_ln1719_fu_608   |    0    |    0    |    0    |    11   |
|          |  icmp_ln1719_1_fu_614  |    0    |    0    |    0    |    18   |
|          |   icmp_ln1728_fu_662   |    0    |    0    |    0    |    11   |
|          |   icmp_ln1738_fu_717   |    0    |    0    |    0    |    13   |
|          |   icmp_ln1743_fu_749   |    0    |    0    |    0    |    13   |
|          |   icmp_ln1746_fu_781   |    0    |    0    |    0    |    13   |
|          |   icmp_ln1750_fu_799   |    0    |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|---------|
|          |       grp_fu_427       |    0    |    0    |    0    |    14   |
|    xor   |    xor_ln1731_fu_702   |    0    |    0    |    0    |    9    |
|          |    xor_ln1739_fu_738   |    0    |    0    |    0    |    32   |
|          |    xor_ln1744_fu_770   |    0    |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|---------|
|  select  |  select_ln1719_fu_637  |    0    |    0    |    0    |    14   |
|          | select_ln1719_1_fu_644 |    0    |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|---------|
|          |    or_ln1702_fu_528    |    0    |    0    |    0    |    2    |
|    or    |    or_ln1712_fu_569    |    0    |    0    |    0    |    2    |
|          |    or_ln1719_fu_620    |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|          |    and_ln1712_fu_575   |    0    |    0    |    0    |    2    |
|    and   |    and_ln1719_fu_626   |    0    |    0    |    0    |    2    |
|          |   and_ln1719_1_fu_631  |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|   read   |     grp_read_fu_112    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   write  |    grp_write_fu_118    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |   zext_ln1682_fu_490   |    0    |    0    |    0    |    0    |
|          |   zext_ln1702_fu_511   |    0    |    0    |    0    |    0    |
|          |   zext_ln1704_fu_534   |    0    |    0    |    0    |    0    |
|          |   zext_ln1714_fu_581   |    0    |    0    |    0    |    0    |
|          |   zext_ln1728_fu_658   |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln215_fu_668   |    0    |    0    |    0    |    0    |
|          |   zext_ln1729_fu_690   |    0    |    0    |    0    |    0    |
|          |   zext_ln1731_fu_711   |    0    |    0    |    0    |    0    |
|          |   zext_ln1739_fu_729   |    0    |    0    |    0    |    0    |
|          |   zext_ln1744_fu_761   |    0    |    0    |    0    |    0    |
|          |   zext_ln1747_fu_793   |    0    |    0    |    0    |    0    |
|          |   zext_ln1751_fu_811   |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|partselect|       tmp_fu_543       |    0    |    0    |    0    |    0    |
|          |      tmp_6_fu_594      |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   trunc  |   trunc_ln1712_fu_553  |    0    |    0    |    0    |    0    |
|          |   trunc_ln1719_fu_604  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   sext   |    sext_ln544_fu_678   |    0    |    0    |    0    |    0    |
|          |   sext_ln1731_fu_707   |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    24   | 32.1165 |   2960  |   4965  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------+--------+--------+--------+--------+
|cosa_lookup_table|   32   |    0   |    0   |    -   |
|      freq_V     |   15   |    0   |    0   |    -   |
|    input_imag   |   32   |    0   |    0   |    0   |
|    input_real   |   32   |    0   |    0   |    0   |
|sina_lookup_table|   32   |    0   |    0   |    -   |
+-----------------+--------+--------+--------+--------+
|      Total      |   143  |    0   |    0   |    0   |
+-----------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    freq_V_addr_reg_875    |   14   |
|        i2_0_reg_352       |   15   |
|        i3_0_reg_363       |   15   |
|        i4_0_reg_374       |   15   |
|        i5_0_reg_385       |   15   |
|        i_0_reg_307        |   15   |
|        i_2_reg_961        |   15   |
|        i_3_reg_975        |   15   |
|        i_4_reg_989        |   15   |
|        i_5_reg_1009       |   15   |
|         i_reg_830         |   15   |
|input_imag_addr_10_reg_1000|   14   |
|input_imag_addr_11_reg_1019|   14   |
| input_imag_addr_1_reg_942 |   14   |
| input_imag_addr_4_reg_966 |   14   |
| input_imag_addr_7_reg_890 |   14   |
| input_imag_addr_9_reg_980 |   14   |
| input_real_addr_1_reg_936 |   14   |
| input_real_addr_4_reg_884 |   14   |
| input_real_addr_7_reg_994 |   14   |
| input_real_addr_8_reg_1014|   14   |
|         j_reg_863         |   14   |
|     max_0_load_reg_911    |   32   |
|       max_0_reg_847       |   32   |
|        max_reg_896        |   32   |
|     or_ln1702_reg_880     |    1   |
|     or_ln1712_reg_903     |    1   |
|   p_0205_0_load_reg_854   |   14   |
|      p_0205_0_reg_840     |   14   |
|          reg_433          |   32   |
|          reg_440          |   32   |
|          reg_447          |   32   |
|          reg_453          |   32   |
|  select_ln1719_1_reg_923  |   32   |
|   select_ln1719_reg_918   |   14   |
|   shift_idex_V_1_reg_319  |   14   |
|    shift_idex_V_reg_948   |   14   |
|        t_V_reg_331        |   14   |
|      tmp_V_2_reg_835      |   32   |
|        z_0_reg_340        |    8   |
|         z_reg_953         |    8   |
|    zext_ln1702_reg_868    |   64   |
|    zext_ln1728_reg_928    |    9   |
+---------------------------+--------+
|           Total           |   781  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_118    |  p2  |   2  |  32  |   64   ||    9    |
|    grp_access_fu_131   |  p0  |   9  |  14  |   126  ||    44   |
|    grp_access_fu_131   |  p1  |   2  |  32  |   64   ||    9    |
|    grp_access_fu_131   |  p2  |   7  |   0  |    0   ||    38   |
|    grp_access_fu_131   |  p4  |   2  |  14  |   28   ||    9    |
|    grp_access_fu_143   |  p0  |  14  |  14  |   196  ||    59   |
|    grp_access_fu_143   |  p1  |   2  |  32  |   64   ||    9    |
|    grp_access_fu_143   |  p2  |   9  |   0  |    0   ||    44   |
|    grp_access_fu_143   |  p4  |   4  |  14  |   56   ||    21   |
|    grp_access_fu_156   |  p0  |   2  |  14  |   28   ||    9    |
|       i_0_reg_307      |  p0  |   2  |  15  |   30   ||    9    |
| shift_idex_V_1_reg_319 |  p0  |   2  |  14  |   28   ||    9    |
|       z_0_reg_340      |  p0  |   2  |   8  |   16   ||    9    |
|       grp_fu_410       |  p1  |   3  |  32  |   96   ||    9    |
|       grp_fu_414       |  p1  |   3  |  32  |   96   ||    9    |
|       grp_fu_422       |  p1  |   3  |  32  |   96   ||    15   |
|         reg_433        |  p0  |   2  |  32  |   64   ||    9    |
|         reg_440        |  p0  |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |  1116  || 33.1732 ||   329   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   24   |   32   |  2960  |  4965  |    -   |
|   Memory  |   143  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   33   |    -   |   329  |    -   |
|  Register |    -   |    -   |    -   |   781  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   143  |   24   |   65   |  3741  |  5294  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
