environ
vocabularies CIRCCOMB,STRUCT_0,XBOOLE_0,MSUALG_1,GFACIRC1,FUNCT_4,LATTICES,CIRCUIT1,MSAFREE2,FINSEQ_1,TWOSCOMP,PARTFUN1,RELAT_1,MCART_1,FACIRC_1,SUBSET_1,FSM_1,MARGREL1,FUNCT_1,CIRCUIT2,XBOOLEAN,ARYTM_3,FTACELL1;
notations TARSKI,XBOOLE_0,ENUMSET1,SUBSET_1,NAT_1,MCART_1,RELAT_1,STRUCT_0,FUNCT_1,PARTFUN1,FINSEQ_1,MARGREL1,BINARITH,MSUALG_1,MSAFREE2,CIRCUIT1,CIRCUIT2,CIRCCOMB,FACIRC_1,TWOSCOMP,GFACIRC1,CKB1,CKB2,CKB11,CKB12,CKB13,CKB14;
definitions FACIRC_1,GFACIRC1,XBOOLEAN,CKB1,CKB2,CKB11,CKB12,CKB13,CKB14;
theorems XBOOLE_0,XBOOLE_1,ZFMISC_1,ENUMSET1,MCART_1,FUNCT_1,FINSEQ_2,CIRCUIT1,CIRCUIT2,CIRCCOMB,FACIRC_1,TWOSCOMP,CIRCCMB2,GFACIRC1,XBOOLEAN,CKB1,CKB2,CKB3,CKB4,CKB5,CKB6,CKB7,CKB8,CKB9,CKB10,CKB11,CKB12,CKB13,CKB14;
registrations RELAT_1,MARGREL1,CARD_3,CIRCCOMB,FACIRC_1,ORDINAL1,FINSEQ_1,FUNCT_1;
constructors ENUMSET1,BINARITH,CIRCUIT1,CIRCUIT2,FACIRC_1,TWOSCOMP,NAT_1,GFACIRC1,RELSET_1,CKB1,CKB2,CKB11,CKB12,CKB13,CKB14;
requirements NUMERALS,BOOLE,SUBSET,ARITHM;
begin
theorem
(for ap,bp,cp being non pair set holds (for dp,cin being set holds (for s being (State of ( BitFTA0Circ (ap,bp,cp,dp,cin) )) holds (for a1,a2,a3 being (Element of ( BOOLEAN )) holds (((a1 = ( s . ap ) & a2 = ( s . bp )) & a3 = ( s . cp )) implies (( ( Following (s,2) ) . ( BitFTA0CarryOutput (ap,bp,cp,dp,cin) ) ) = ( ( ( a1 '&' a2 ) 'or' ( a2 '&' a3 ) ) 'or' ( a3 '&' a1 ) ) & ( ( Following (s,2) ) . ( BitFTA0AdderOutputI (ap,bp,cp,dp,cin) ) ) = ( ( a1 'xor' a2 ) 'xor' a3 )))))))
proof
let ap being non pair set,bp being non pair set,cp being non pair set;
let dp being set,cin being set;
let s being (State of ( BitFTA0Circ (ap,bp,cp,dp,cin) ));
set S1 = ( BitGFA0Str (ap,bp,cp) );
set C1 = ( BitGFA0Circ (ap,bp,cp) );
set A1 = ( GFA0AdderOutput (ap,bp,cp) );
set A2 = ( GFA0CarryOutput (ap,bp,cp) );
set S2 = ( BitGFA0Str (A1,cin,dp) );
set C2 = ( BitGFA0Circ (A1,cin,dp) );
let a1 being (Element of ( BOOLEAN )),a2 being (Element of ( BOOLEAN )),a3 being (Element of ( BOOLEAN ));
assume that
A1: a1 = ( s . ap )
and
A2: a2 = ( s . bp )
and
A3: a3 = ( s . cp );
reconsider s1 = ( s | (the carrier of S1) ) as (State of C1) by FACIRC_1:26;
A4: ( dom s1 ) = (the carrier of S1) by CIRCUIT1:3;
ap in (the carrier of S1) by GFACIRC1:36;
then A5: a1 = ( s1 . ap ) by A1,A4,FUNCT_1:47;
reconsider t = s as (State of ( C1 +* C2 ));
A6: ( InputVertices S1 ) misses ( InnerVertices S2 ) by CKB6:1;
cp in (the carrier of S1) by GFACIRC1:36;
then A7: a3 = ( s1 . cp ) by A3,A4,FUNCT_1:47;
bp in (the carrier of S1) by GFACIRC1:36;
then A8: a2 = ( s1 . bp ) by A2,A4,FUNCT_1:47;
A2 in (the carrier of S1) by GFACIRC1:36;
then ( ( Following (t,2) ) . ( GFA0CarryOutput (ap,bp,cp) ) ) = ( ( Following (s1,2) ) . ( GFA0CarryOutput (ap,bp,cp) ) ) by A6,FACIRC_1:32;
hence ( ( Following (s,2) ) . ( BitFTA0CarryOutput (ap,bp,cp,dp,cin) ) ) = ( ( ( a1 '&' a2 ) 'or' ( a2 '&' a3 ) ) 'or' ( a3 '&' a1 ) ) by A5,A8,A7,GFACIRC1:39;
A1 in (the carrier of S1) by GFACIRC1:36;
then ( ( Following (t,2) ) . ( GFA0AdderOutput (ap,bp,cp) ) ) = ( ( Following (s1,2) ) . ( GFA0AdderOutput (ap,bp,cp) ) ) by A6,FACIRC_1:32;
hence thesis by A5,A8,A7,GFACIRC1:39;
end;
