/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* PWM_1 */
.set PWM_1_PWMHW__CAP0, CYREG_TMR0_CAP0
.set PWM_1_PWMHW__CAP1, CYREG_TMR0_CAP1
.set PWM_1_PWMHW__CFG0, CYREG_TMR0_CFG0
.set PWM_1_PWMHW__CFG1, CYREG_TMR0_CFG1
.set PWM_1_PWMHW__CFG2, CYREG_TMR0_CFG2
.set PWM_1_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set PWM_1_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set PWM_1_PWMHW__PER0, CYREG_TMR0_PER0
.set PWM_1_PWMHW__PER1, CYREG_TMR0_PER1
.set PWM_1_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_1_PWMHW__PM_ACT_MSK, 0x01
.set PWM_1_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_1_PWMHW__PM_STBY_MSK, 0x01
.set PWM_1_PWMHW__RT0, CYREG_TMR0_RT0
.set PWM_1_PWMHW__RT1, CYREG_TMR0_RT1
.set PWM_1_PWMHW__SR0, CYREG_TMR0_SR0

/* PWM_2 */
.set PWM_2_PWMHW__CAP0, CYREG_TMR1_CAP0
.set PWM_2_PWMHW__CAP1, CYREG_TMR1_CAP1
.set PWM_2_PWMHW__CFG0, CYREG_TMR1_CFG0
.set PWM_2_PWMHW__CFG1, CYREG_TMR1_CFG1
.set PWM_2_PWMHW__CFG2, CYREG_TMR1_CFG2
.set PWM_2_PWMHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set PWM_2_PWMHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set PWM_2_PWMHW__PER0, CYREG_TMR1_PER0
.set PWM_2_PWMHW__PER1, CYREG_TMR1_PER1
.set PWM_2_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_2_PWMHW__PM_ACT_MSK, 0x02
.set PWM_2_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_2_PWMHW__PM_STBY_MSK, 0x02
.set PWM_2_PWMHW__RT0, CYREG_TMR1_RT0
.set PWM_2_PWMHW__RT1, CYREG_TMR1_RT1
.set PWM_2_PWMHW__SR0, CYREG_TMR1_SR0

/* M1_IN1 */
.set M1_IN1__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set M1_IN1__0__MASK, 0x10
.set M1_IN1__0__PC, CYREG_IO_PC_PRT15_PC4
.set M1_IN1__0__PORT, 15
.set M1_IN1__0__SHIFT, 4
.set M1_IN1__AG, CYREG_PRT15_AG
.set M1_IN1__AMUX, CYREG_PRT15_AMUX
.set M1_IN1__BIE, CYREG_PRT15_BIE
.set M1_IN1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set M1_IN1__BYP, CYREG_PRT15_BYP
.set M1_IN1__CTL, CYREG_PRT15_CTL
.set M1_IN1__DM0, CYREG_PRT15_DM0
.set M1_IN1__DM1, CYREG_PRT15_DM1
.set M1_IN1__DM2, CYREG_PRT15_DM2
.set M1_IN1__DR, CYREG_PRT15_DR
.set M1_IN1__INP_DIS, CYREG_PRT15_INP_DIS
.set M1_IN1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set M1_IN1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set M1_IN1__LCD_EN, CYREG_PRT15_LCD_EN
.set M1_IN1__MASK, 0x10
.set M1_IN1__PORT, 15
.set M1_IN1__PRT, CYREG_PRT15_PRT
.set M1_IN1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set M1_IN1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set M1_IN1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set M1_IN1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set M1_IN1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set M1_IN1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set M1_IN1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set M1_IN1__PS, CYREG_PRT15_PS
.set M1_IN1__SHIFT, 4
.set M1_IN1__SLW, CYREG_PRT15_SLW

/* M1_IN2 */
.set M1_IN2__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set M1_IN2__0__MASK, 0x20
.set M1_IN2__0__PC, CYREG_IO_PC_PRT15_PC5
.set M1_IN2__0__PORT, 15
.set M1_IN2__0__SHIFT, 5
.set M1_IN2__AG, CYREG_PRT15_AG
.set M1_IN2__AMUX, CYREG_PRT15_AMUX
.set M1_IN2__BIE, CYREG_PRT15_BIE
.set M1_IN2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set M1_IN2__BYP, CYREG_PRT15_BYP
.set M1_IN2__CTL, CYREG_PRT15_CTL
.set M1_IN2__DM0, CYREG_PRT15_DM0
.set M1_IN2__DM1, CYREG_PRT15_DM1
.set M1_IN2__DM2, CYREG_PRT15_DM2
.set M1_IN2__DR, CYREG_PRT15_DR
.set M1_IN2__INP_DIS, CYREG_PRT15_INP_DIS
.set M1_IN2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set M1_IN2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set M1_IN2__LCD_EN, CYREG_PRT15_LCD_EN
.set M1_IN2__MASK, 0x20
.set M1_IN2__PORT, 15
.set M1_IN2__PRT, CYREG_PRT15_PRT
.set M1_IN2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set M1_IN2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set M1_IN2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set M1_IN2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set M1_IN2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set M1_IN2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set M1_IN2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set M1_IN2__PS, CYREG_PRT15_PS
.set M1_IN2__SHIFT, 5
.set M1_IN2__SLW, CYREG_PRT15_SLW

/* M2_IN1 */
.set M2_IN1__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set M2_IN1__0__MASK, 0x10
.set M2_IN1__0__PC, CYREG_PRT12_PC4
.set M2_IN1__0__PORT, 12
.set M2_IN1__0__SHIFT, 4
.set M2_IN1__AG, CYREG_PRT12_AG
.set M2_IN1__BIE, CYREG_PRT12_BIE
.set M2_IN1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set M2_IN1__BYP, CYREG_PRT12_BYP
.set M2_IN1__DM0, CYREG_PRT12_DM0
.set M2_IN1__DM1, CYREG_PRT12_DM1
.set M2_IN1__DM2, CYREG_PRT12_DM2
.set M2_IN1__DR, CYREG_PRT12_DR
.set M2_IN1__INP_DIS, CYREG_PRT12_INP_DIS
.set M2_IN1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set M2_IN1__MASK, 0x10
.set M2_IN1__PORT, 12
.set M2_IN1__PRT, CYREG_PRT12_PRT
.set M2_IN1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set M2_IN1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set M2_IN1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set M2_IN1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set M2_IN1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set M2_IN1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set M2_IN1__PS, CYREG_PRT12_PS
.set M2_IN1__SHIFT, 4
.set M2_IN1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set M2_IN1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set M2_IN1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set M2_IN1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set M2_IN1__SLW, CYREG_PRT12_SLW

/* M2_IN2 */
.set M2_IN2__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set M2_IN2__0__MASK, 0x20
.set M2_IN2__0__PC, CYREG_PRT12_PC5
.set M2_IN2__0__PORT, 12
.set M2_IN2__0__SHIFT, 5
.set M2_IN2__AG, CYREG_PRT12_AG
.set M2_IN2__BIE, CYREG_PRT12_BIE
.set M2_IN2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set M2_IN2__BYP, CYREG_PRT12_BYP
.set M2_IN2__DM0, CYREG_PRT12_DM0
.set M2_IN2__DM1, CYREG_PRT12_DM1
.set M2_IN2__DM2, CYREG_PRT12_DM2
.set M2_IN2__DR, CYREG_PRT12_DR
.set M2_IN2__INP_DIS, CYREG_PRT12_INP_DIS
.set M2_IN2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set M2_IN2__MASK, 0x20
.set M2_IN2__PORT, 12
.set M2_IN2__PRT, CYREG_PRT12_PRT
.set M2_IN2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set M2_IN2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set M2_IN2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set M2_IN2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set M2_IN2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set M2_IN2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set M2_IN2__PS, CYREG_PRT12_PS
.set M2_IN2__SHIFT, 5
.set M2_IN2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set M2_IN2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set M2_IN2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set M2_IN2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set M2_IN2__SLW, CYREG_PRT12_SLW

/* Timer_1 */
.set Timer_1_TimerHW__CAP0, CYREG_TMR2_CAP0
.set Timer_1_TimerHW__CAP1, CYREG_TMR2_CAP1
.set Timer_1_TimerHW__CFG0, CYREG_TMR2_CFG0
.set Timer_1_TimerHW__CFG1, CYREG_TMR2_CFG1
.set Timer_1_TimerHW__CFG2, CYREG_TMR2_CFG2
.set Timer_1_TimerHW__CNT_CMP0, CYREG_TMR2_CNT_CMP0
.set Timer_1_TimerHW__CNT_CMP1, CYREG_TMR2_CNT_CMP1
.set Timer_1_TimerHW__PER0, CYREG_TMR2_PER0
.set Timer_1_TimerHW__PER1, CYREG_TMR2_PER1
.set Timer_1_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_1_TimerHW__PM_ACT_MSK, 0x04
.set Timer_1_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_1_TimerHW__PM_STBY_MSK, 0x04
.set Timer_1_TimerHW__RT0, CYREG_TMR2_RT0
.set Timer_1_TimerHW__RT1, CYREG_TMR2_RT1
.set Timer_1_TimerHW__SR0, CYREG_TMR2_SR0

/* Clock_PWM */
.set Clock_PWM__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_PWM__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_PWM__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_PWM__CFG2_SRC_SEL_MASK, 0x07
.set Clock_PWM__INDEX, 0x01
.set Clock_PWM__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_PWM__PM_ACT_MSK, 0x02
.set Clock_PWM__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_PWM__PM_STBY_MSK, 0x02

/* isr_eoc_1 */
.set isr_eoc_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_eoc_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_eoc_1__INTC_MASK, 0x02
.set isr_eoc_1__INTC_NUMBER, 1
.set isr_eoc_1__INTC_PRIOR_NUM, 7
.set isr_eoc_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_eoc_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_eoc_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_timer_1 */
.set isr_timer_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_timer_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_timer_1__INTC_MASK, 0x04
.set isr_timer_1__INTC_NUMBER, 2
.set isr_timer_1__INTC_PRIOR_NUM, 7
.set isr_timer_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_timer_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_timer_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_1 */
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B1_UDB07_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B1_UDB07_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B1_UDB07_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B1_UDB07_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B1_UDB08_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B1_UDB08_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B1_UDB09_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B1_UDB09_ST
.set ADC_SAR_Seq_1_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER, 0
.set ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_1_FinalBuf__PRIORITY, 2
.set ADC_SAR_Seq_1_FinalBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL, 0
.set ADC_SAR_Seq_1_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_SAR_Seq_1_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_SAR_Seq_1_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_Seq_1_IntClock__INDEX, 0x00
.set ADC_SAR_Seq_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_Seq_1_IntClock__PM_ACT_MSK, 0x01
.set ADC_SAR_Seq_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_Seq_1_IntClock__PM_STBY_MSK, 0x01
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_Seq_1_IRQ__INTC_MASK, 0x01
.set ADC_SAR_Seq_1_IRQ__INTC_NUMBER, 0
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_Seq_1_SAR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1, CYREG_SAR0_WRK1
.set ADC_SAR_Seq_1_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER, 1
.set ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_1_TempBuf__PRIORITY, 2
.set ADC_SAR_Seq_1_TempBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_1_TempBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL, 1
.set ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL, 0

/* input_signal_0 */
.set input_signal_0__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set input_signal_0__0__MASK, 0x80
.set input_signal_0__0__PC, CYREG_PRT2_PC7
.set input_signal_0__0__PORT, 2
.set input_signal_0__0__SHIFT, 7
.set input_signal_0__AG, CYREG_PRT2_AG
.set input_signal_0__AMUX, CYREG_PRT2_AMUX
.set input_signal_0__BIE, CYREG_PRT2_BIE
.set input_signal_0__BIT_MASK, CYREG_PRT2_BIT_MASK
.set input_signal_0__BYP, CYREG_PRT2_BYP
.set input_signal_0__CTL, CYREG_PRT2_CTL
.set input_signal_0__DM0, CYREG_PRT2_DM0
.set input_signal_0__DM1, CYREG_PRT2_DM1
.set input_signal_0__DM2, CYREG_PRT2_DM2
.set input_signal_0__DR, CYREG_PRT2_DR
.set input_signal_0__INP_DIS, CYREG_PRT2_INP_DIS
.set input_signal_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set input_signal_0__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set input_signal_0__LCD_EN, CYREG_PRT2_LCD_EN
.set input_signal_0__MASK, 0x80
.set input_signal_0__PORT, 2
.set input_signal_0__PRT, CYREG_PRT2_PRT
.set input_signal_0__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set input_signal_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set input_signal_0__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set input_signal_0__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set input_signal_0__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set input_signal_0__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set input_signal_0__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set input_signal_0__PS, CYREG_PRT2_PS
.set input_signal_0__SHIFT, 7
.set input_signal_0__SLW, CYREG_PRT2_SLW

/* input_signal_1 */
.set input_signal_1__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set input_signal_1__0__MASK, 0x02
.set input_signal_1__0__PC, CYREG_PRT0_PC1
.set input_signal_1__0__PORT, 0
.set input_signal_1__0__SHIFT, 1
.set input_signal_1__AG, CYREG_PRT0_AG
.set input_signal_1__AMUX, CYREG_PRT0_AMUX
.set input_signal_1__BIE, CYREG_PRT0_BIE
.set input_signal_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set input_signal_1__BYP, CYREG_PRT0_BYP
.set input_signal_1__CTL, CYREG_PRT0_CTL
.set input_signal_1__DM0, CYREG_PRT0_DM0
.set input_signal_1__DM1, CYREG_PRT0_DM1
.set input_signal_1__DM2, CYREG_PRT0_DM2
.set input_signal_1__DR, CYREG_PRT0_DR
.set input_signal_1__INP_DIS, CYREG_PRT0_INP_DIS
.set input_signal_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set input_signal_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set input_signal_1__LCD_EN, CYREG_PRT0_LCD_EN
.set input_signal_1__MASK, 0x02
.set input_signal_1__PORT, 0
.set input_signal_1__PRT, CYREG_PRT0_PRT
.set input_signal_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set input_signal_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set input_signal_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set input_signal_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set input_signal_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set input_signal_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set input_signal_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set input_signal_1__PS, CYREG_PRT0_PS
.set input_signal_1__SHIFT, 1
.set input_signal_1__SLW, CYREG_PRT0_SLW

/* input_signal_2 */
.set input_signal_2__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set input_signal_2__0__MASK, 0x20
.set input_signal_2__0__PC, CYREG_PRT2_PC5
.set input_signal_2__0__PORT, 2
.set input_signal_2__0__SHIFT, 5
.set input_signal_2__AG, CYREG_PRT2_AG
.set input_signal_2__AMUX, CYREG_PRT2_AMUX
.set input_signal_2__BIE, CYREG_PRT2_BIE
.set input_signal_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set input_signal_2__BYP, CYREG_PRT2_BYP
.set input_signal_2__CTL, CYREG_PRT2_CTL
.set input_signal_2__DM0, CYREG_PRT2_DM0
.set input_signal_2__DM1, CYREG_PRT2_DM1
.set input_signal_2__DM2, CYREG_PRT2_DM2
.set input_signal_2__DR, CYREG_PRT2_DR
.set input_signal_2__INP_DIS, CYREG_PRT2_INP_DIS
.set input_signal_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set input_signal_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set input_signal_2__LCD_EN, CYREG_PRT2_LCD_EN
.set input_signal_2__MASK, 0x20
.set input_signal_2__PORT, 2
.set input_signal_2__PRT, CYREG_PRT2_PRT
.set input_signal_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set input_signal_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set input_signal_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set input_signal_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set input_signal_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set input_signal_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set input_signal_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set input_signal_2__PS, CYREG_PRT2_PS
.set input_signal_2__SHIFT, 5
.set input_signal_2__SLW, CYREG_PRT2_SLW

/* input_signal_3 */
.set input_signal_3__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set input_signal_3__0__MASK, 0x08
.set input_signal_3__0__PC, CYREG_PRT0_PC3
.set input_signal_3__0__PORT, 0
.set input_signal_3__0__SHIFT, 3
.set input_signal_3__AG, CYREG_PRT0_AG
.set input_signal_3__AMUX, CYREG_PRT0_AMUX
.set input_signal_3__BIE, CYREG_PRT0_BIE
.set input_signal_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set input_signal_3__BYP, CYREG_PRT0_BYP
.set input_signal_3__CTL, CYREG_PRT0_CTL
.set input_signal_3__DM0, CYREG_PRT0_DM0
.set input_signal_3__DM1, CYREG_PRT0_DM1
.set input_signal_3__DM2, CYREG_PRT0_DM2
.set input_signal_3__DR, CYREG_PRT0_DR
.set input_signal_3__INP_DIS, CYREG_PRT0_INP_DIS
.set input_signal_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set input_signal_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set input_signal_3__LCD_EN, CYREG_PRT0_LCD_EN
.set input_signal_3__MASK, 0x08
.set input_signal_3__PORT, 0
.set input_signal_3__PRT, CYREG_PRT0_PRT
.set input_signal_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set input_signal_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set input_signal_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set input_signal_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set input_signal_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set input_signal_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set input_signal_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set input_signal_3__PS, CYREG_PRT0_PS
.set input_signal_3__SHIFT, 3
.set input_signal_3__SLW, CYREG_PRT0_SLW

/* input_signal_4 */
.set input_signal_4__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set input_signal_4__0__MASK, 0x40
.set input_signal_4__0__PC, CYREG_PRT2_PC6
.set input_signal_4__0__PORT, 2
.set input_signal_4__0__SHIFT, 6
.set input_signal_4__AG, CYREG_PRT2_AG
.set input_signal_4__AMUX, CYREG_PRT2_AMUX
.set input_signal_4__BIE, CYREG_PRT2_BIE
.set input_signal_4__BIT_MASK, CYREG_PRT2_BIT_MASK
.set input_signal_4__BYP, CYREG_PRT2_BYP
.set input_signal_4__CTL, CYREG_PRT2_CTL
.set input_signal_4__DM0, CYREG_PRT2_DM0
.set input_signal_4__DM1, CYREG_PRT2_DM1
.set input_signal_4__DM2, CYREG_PRT2_DM2
.set input_signal_4__DR, CYREG_PRT2_DR
.set input_signal_4__INP_DIS, CYREG_PRT2_INP_DIS
.set input_signal_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set input_signal_4__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set input_signal_4__LCD_EN, CYREG_PRT2_LCD_EN
.set input_signal_4__MASK, 0x40
.set input_signal_4__PORT, 2
.set input_signal_4__PRT, CYREG_PRT2_PRT
.set input_signal_4__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set input_signal_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set input_signal_4__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set input_signal_4__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set input_signal_4__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set input_signal_4__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set input_signal_4__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set input_signal_4__PS, CYREG_PRT2_PS
.set input_signal_4__SHIFT, 6
.set input_signal_4__SLW, CYREG_PRT2_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
