// Seed: 49014987
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  initial begin
    id_4 <= id_1 ? 1'd0 : id_2;
    id_3 <= 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11;
  initial begin
    disable id_12;
    id_2 <= id_10;
    id_8 = 1;
    id_1 <= id_10;
  end
  module_0(
      id_4, id_2, id_1, id_2
  );
endmodule
