###############################################################################
#
# IAR ELF Linker V8.50.4.261/W32 for ARM                  07/Dec/2020  14:24:11
# Copyright 2007-2020 IAR Systems AB.
#
#    Output file  =
#        C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\igpio_led_output.out
#    Map file     =
#        C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\list\igpio_led_output.map
#    Command line =
#        -f C:\Users\dfowler\AppData\Local\Temp\EWAA18.tmp
#        ("C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj\board.o"
#        "C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj\clock_config.o"
#        "C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj\dcd.o"
#        "C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj\evkmimxrt1064_flexspi_nor_config.o"
#        "C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj\fsl_assert.o"
#        "C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj\fsl_clock.o"
#        "C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj\fsl_common.o"
#        "C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj\fsl_debug_console.o"
#        "C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj\fsl_flexspi_nor_boot.o"
#        "C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj\fsl_gpio.o"
#        "C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj\fsl_lpuart.o"
#        "C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj\fsl_str.o"
#        "C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj\generic_list.o"
#        "C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj\gpio_led_output.o"
#        "C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj\lpuart_adapter.o"
#        "C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj\pin_mux.o"
#        "C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj\serial_manager.o"
#        "C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj\serial_port_uart.o"
#        "C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj\startup_MIMXRT1064.o"
#        "C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj\system_MIMXRT1064.o"
#        --redirect _Printf=_PrintfSmallNoMb --redirect _Scanf=_ScanfSmallNoMb
#        --no_out_extension -o "C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\igpio_led_output.out"
#        --map "C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\list\igpio_led_output.map"
#        --config C:\Users\dfowler\Desktop\MIMXRT1064xxxxx_flexspi_nor_V2.icf
#        --semihosting --entry __iar_program_start --vfe --text_out locale)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__Heap_Handler  = DLMalloc
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The advanced heap was selected because the application calls memory
allocation functions outside of system library functions, and there
are calls to deallocation functions in the application.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at address 0x7000'2000 { ro section .intvec };
"A1":  place at address 0x7000'0000 { section .boot_hdr.conf };
"A2":  place at address 0x7000'1000 { section .boot_hdr.ivt };
"A3":  place at address 0x7000'1020 { ro section .boot_hdr.boot_data };
"P1":  place in [from 0x7000'2000 to 0x7000'23ff] |
                [from 0x7000'2400 to 0x703f'ffff] { ro };
define block RW { rw };
"P2":  place in [from 0x2000'0000 to 0x2001'f7ff] |
                [from 0x2020'0000 to 0x202b'ffff] { block RW };
define block ZI { zi };
"P3":  place in [from 0x2000'0000 to 0x2001'f7ff] |
                [from 0x2020'0000 to 0x202b'ffff] { block ZI };
define block NCACHE_VAR { section NonCacheable, section NonCacheable.init };
"P5":  place in [from 0x2000'0000 to 0x2001'f7ff] |
                [from 0x2020'0000 to 0x202b'ffff] { block NCACHE_VAR };
define block CSTACK with size = 2K, alignment = 8 { };
"P6":  place in [from 0x2001'f800 to 0x2001'ffff] { block CSTACK };
initialize by copy { rw, section .textrw };
keep {
   section .boot_hdr.conf, section .boot_hdr.ivt, section .boot_hdr.boot_data,
   section .boot_hdr.dcd_data };

No sections matched the following patterns:

  ro section .boot_hdr.dcd_data  in "A4"
  section NonCacheable           in block NCACHE_VAR
  section NonCacheable.init      in block NCACHE_VAR


  Section              Kind         Address    Size  Object
  -------              ----         -------    ----  ------
"P2-P3|P5", part 1 of 2:                        0x4
  RW                            0x2000'0000     0x4  <Block>
    RW-1                        0x2000'0000     0x4  <Init block>
      .data            inited   0x2000'0000     0x4  system_MIMXRT1064.o [1]
                              - 0x2000'0004     0x4

"P2-P3|P5", part 2 of 2:                       0x54
  ZI                            0x2000'0004    0x54  <Block>
    .bss               zero     0x2000'0004     0x4  fsl_clock.o [1]
    .bss               zero     0x2000'0008     0x4  fsl_clock.o [1]
    .bss               zero     0x2000'000c    0x1c  fsl_debug_console.o [1]
    .bss               zero     0x2000'0028     0x4  fsl_debug_console.o [1]
    .bss               zero     0x2000'002c    0x24  fsl_lpuart.o [1]
    .bss               zero     0x2000'0050     0x4  fsl_lpuart.o [1]
    .bss               zero     0x2000'0054     0x1  gpio_led_output.o [1]
                              - 0x2000'0058    0x54

"P6":                                         0x800
  CSTACK                        0x2001'f800   0x800  <Block>
    CSTACK             uninit   0x2001'f800   0x800  <Block tail>
                              - 0x2002'0000   0x800

"A1":                                         0x200
  .boot_hdr.conf       const    0x7000'0000   0x200  evkmimxrt1064_flexspi_nor_config.o [1]
                              - 0x7000'0200   0x200

"A2":                                          0x20
  .boot_hdr.ivt        const    0x7000'1000    0x20  fsl_flexspi_nor_boot.o [1]
                              - 0x7000'1020    0x20

"A3":                                          0x10
  .boot_hdr.boot_data  const    0x7000'1020    0x10  fsl_flexspi_nor_boot.o [1]
                              - 0x7000'1030    0x10

"A0":                                         0x400
  .intvec              ro code  0x7000'2000   0x400  startup_MIMXRT1064.o [1]
                              - 0x7000'2400   0x400

"P1":                                        0x3844
  .text                ro code  0x7000'2400   0x894  clock_config.o [1]
  .text                ro code  0x7000'2c94    0x18  fsl_assert.o [1]
  .text                ro code  0x7000'2cac   0x4d8  fsl_clock.o [1]
  .text                ro code  0x7000'3184   0x1ec  fsl_debug_console.o [1]
  .text                ro code  0x7000'3370    0x86  ABImemcpy.o [4]
  .text                ro code  0x7000'33f6    0x3a  zero_init3.o [4]
  .text                ro code  0x7000'3430   0x1c8  serial_manager.o [1]
  .text                ro code  0x7000'35f8    0x66  ABImemset.o [4]
  .text                ro code  0x7000'365e   0x3de  fsl_str.o [1]
  .text                ro code  0x7000'3a3c    0xd0  serial_port_uart.o [1]
  .text                ro code  0x7000'3b0c    0x36  strlen.o [4]
  .text                ro code  0x7000'3b42    0x2e  copy_init3.o [4]
  .text                ro code  0x7000'3b70   0x164  lpuart_adapter.o [1]
  .text                ro code  0x7000'3cd4   0x478  fsl_lpuart.o [1]
  .text                ro code  0x7000'414c   0x3ac  board.o [1]
  .text                ro code  0x7000'44f8   0x230  I64DivMod.o [4]
  .text                ro code  0x7000'4728     0x2  I64DivZer.o [4]
  .text                ro code  0x7000'472a     0x2  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'472c   0x228  gpio_led_output.o [1]
  .text                ro code  0x7000'4954   0x12c  pin_mux.o [1]
  .text                ro code  0x7000'4a80   0x1e0  fsl_gpio.o [1]
  .text                ro code  0x7000'4c60    0x84  fsl_common.o [1]
  .text                ro code  0x7000'4ce4   0x15a  system_MIMXRT1064.o [1]
  .text                ro code  0x7000'4e3e     0x2  startup_MIMXRT1064.o [1]
  .rodata              const    0x7000'4e40    0xa0  fsl_debug_console.o [1]
  .rodata              const    0x7000'4ee0    0x9c  board.o [1]
  .rodata              const    0x7000'4f7c    0x8c  serial_manager.o [1]
  .rodata              const    0x7000'5008    0x8c  serial_port_uart.o [1]
  .rodata              const    0x7000'5094    0x88  clock_config.o [1]
  .rodata              const    0x7000'511c    0x88  fsl_clock.o [1]
  .rodata              const    0x7000'51a4    0x88  fsl_common.o [1]
  .rodata              const    0x7000'522c    0x88  fsl_gpio.o [1]
  .rodata              const    0x7000'52b4    0x88  fsl_lpuart.o [1]
  .rodata              const    0x7000'533c    0x88  fsl_lpuart.o [1]
  .rodata              const    0x7000'53c4    0x88  pin_mux.o [1]
  .rodata              const    0x7000'544c    0x84  fsl_gpio.o [1]
  .rodata              const    0x7000'54d0    0x80  lpuart_adapter.o [1]
  .rodata              const    0x7000'5550    0x4c  lpuart_adapter.o [1]
  .rodata              const    0x7000'559c    0x40  fsl_lpuart.o [1]
  .rodata              const    0x7000'55dc    0x3c  fsl_gpio.o [1]
  .rodata              const    0x7000'5618    0x2c  fsl_assert.o [1]
  .rodata              const    0x7000'5644    0x28  fsl_debug_console.o [1]
  .rodata              const    0x7000'566c    0x28  fsl_gpio.o [1]
  .rodata              const    0x7000'5694    0x28  fsl_lpuart.o [1]
  .rodata              const    0x7000'56bc    0x28  fsl_lpuart.o [1]
  .rodata              const    0x7000'56e4    0x28  lpuart_adapter.o [1]
  .text                ro code  0x7000'570c    0x28  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5734    0x28  data_init.o [4]
  .rodata              const    0x7000'575c    0x24  fsl_lpuart.o [1]
  .rodata              const    0x7000'5780    0x24  lpuart_adapter.o [1]
  .text                ro code  0x7000'57a4    0x22  fpinit_M.o [3]
  .iar.init_table      const    0x7000'57c8    0x24  - Linker created -
  .text                ro code  0x7000'57ec     0x2  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'57f0    0x1e  cmain.o [4]
  .text                ro code  0x7000'580e     0x4  low_level_init.o [2]
  .text                ro code  0x7000'5812     0x4  exit.o [2]
  .text                ro code  0x7000'5816     0x2  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5818     0xa  cexit.o [4]
  .text                ro code  0x7000'5822     0x2  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5824    0x14  exit.o [5]
  .rodata              const    0x7000'5838    0x1c  board.o [1]
  .rodata              const    0x7000'5854    0x1c  fsl_lpuart.o [1]
  .rodata              const    0x7000'5870    0x1c  gpio_led_output.o [1]
  .rodata              const    0x7000'588c    0x1c  gpio_led_output.o [1]
  .rodata              const    0x7000'58a8    0x18  board.o [1]
  .rodata              const    0x7000'58c0    0x18  clock_config.o [1]
  .rodata              const    0x7000'58d8    0x18  fsl_common.o [1]
  .rodata              const    0x7000'58f0    0x14  clock_config.o [1]
  .rodata              const    0x7000'5904    0x14  fsl_lpuart.o [1]
  .rodata              const    0x7000'5918    0x10  clock_config.o [1]
  .rodata              const    0x7000'5928    0x10  fsl_clock.o [1]
  .rodata              const    0x7000'5938    0x10  fsl_clock.o [1]
  .rodata              const    0x7000'5948    0x10  fsl_common.o [1]
  .rodata              const    0x7000'5958    0x10  fsl_debug_console.o [1]
  .rodata              const    0x7000'5968    0x10  fsl_gpio.o [1]
  .rodata              const    0x7000'5978    0x10  fsl_lpuart.o [1]
  .rodata              const    0x7000'5988    0x10  pin_mux.o [1]
  .rodata              const    0x7000'5998    0x10  serial_manager.o [1]
  .rodata              const    0x7000'59a8    0x10  serial_port_uart.o [1]
  .rodata              const    0x7000'59b8    0x10  serial_port_uart.o [1]
  .rodata              const    0x7000'59c8     0xc  fsl_debug_console.o [1]
  .rodata              const    0x7000'59d4     0xc  fsl_gpio.o [1]
  .rodata              const    0x7000'59e0     0xc  fsl_gpio.o [1]
  .rodata              const    0x7000'59ec     0xc  fsl_lpuart.o [1]
  .rodata              const    0x7000'59f8     0xc  fsl_lpuart.o [1]
  .rodata              const    0x7000'5a04     0xc  serial_manager.o [1]
  .rodata              const    0x7000'5a10     0xc  serial_manager.o [1]
  .text                ro code  0x7000'5a1c     0xc  cstartup_M.o [4]
  .rodata              const    0x7000'5a28     0x8  board.o [1]
  .rodata              const    0x7000'5a30     0x8  clock_config.o [1]
  .rodata              const    0x7000'5a38     0x8  fsl_debug_console.o [1]
  .rodata              const    0x7000'5a40     0x8  lpuart_adapter.o [1]
  .rodata              const    0x7000'5a48     0x8  lpuart_adapter.o [1]
  .rodata              const    0x7000'5a50     0x8  lpuart_adapter.o [1]
  .rodata              const    0x7000'5a58     0x8  lpuart_adapter.o [1]
  .rodata              const    0x7000'5a60     0x8  serial_manager.o [1]
  .rodata              const    0x7000'5a68     0x8  serial_manager.o [1]
  .rodata              const    0x7000'5a70     0x8  serial_manager.o [1]
  .rodata              const    0x7000'5a78     0x8  serial_manager.o [1]
  .rodata              const    0x7000'5a80     0x8  serial_port_uart.o [1]
  .rodata              const    0x7000'5a88     0x8  serial_port_uart.o [1]
  .text                ro code  0x7000'5a90     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5a98     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5aa0     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5aa8     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5ab0     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5ab8     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5ac0     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5ac8     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5ad0     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5ad8     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5ae0     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5ae8     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5af0     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5af8     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b00     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b08     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b10     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b18     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b20     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b28     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b30     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b38     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b40     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b48     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b50     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b58     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b60     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b68     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b70     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b78     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b80     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b88     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b90     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b98     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5ba0     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5ba8     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5bb0     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5bb8     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5bc0     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5bc8     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5bd0     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5bd8     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5be0     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5be8     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5bf0     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5bf8     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5c00     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5c08     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5c10     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5c18     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5c20     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5c28     0x8  startup_MIMXRT1064.o [1]
  .rodata              const    0x7000'5c30     0x4  gpio_led_output.o [1]
  .text                ro code  0x7000'5c34     0x4  startup_MIMXRT1064.o [1]
  Initializer bytes    const    0x7000'5c38     0x4  <for RW-1>
  .text                ro code  0x7000'5c3c     0x2  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5c3e     0x2  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5c40     0x2  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5c42     0x2  startup_MIMXRT1064.o [1]
  .rodata              const    0x7000'5c44     0x0  zero_init3.o [4]
  .rodata              const    0x7000'5c44     0x0  copy_init3.o [4]
                              - 0x7000'5c44  0x3844

Unused ranges:

         From           To       Size
         ----           --       ----
  0x2000'0058  0x2001'f7ff   0x1'f7a8
  0x2020'0000  0x202b'ffff   0xc'0000
  0x7000'5c44  0x703f'ffff  0x3f'a3bc


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Zero (__iar_zero_init3)
    1 destination range, total size 0x51:
          0x2000'0004  0x51

Copy (__iar_copy_init3)
    1 source range, total size 0x4:
          0x7000'5c38   0x4
    1 destination range, total size 0x4:
          0x2000'0000   0x4



*******************************************************************************
*** MODULE SUMMARY
***

    Module                              ro code  ro data  rw data
    ------                              -------  -------  -------
command line/config:
    -------------------------------------------------------------
    Total:

C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3 Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj: [1]
    board.o                                 940      216
    clock_config.o                        2'196      204
    evkmimxrt1064_flexspi_nor_config.o               512
    fsl_assert.o                             24       44
    fsl_clock.o                           1'240      168        8
    fsl_common.o                            132      176
    fsl_debug_console.o                     492      236       32
    fsl_flexspi_nor_boot.o                            48
    fsl_gpio.o                              480      408
    fsl_lpuart.o                          1'144      540       40
    fsl_str.o                               990
    gpio_led_output.o                       552       60        1
    lpuart_adapter.o                        356      312
    pin_mux.o                               300      152
    serial_manager.o                        456      212
    serial_port_uart.o                      208      188
    startup_MIMXRT1064.o                  1'502
    system_MIMXRT1064.o                     346        4        4
    -------------------------------------------------------------
    Total:                               11'358    3'480       85

dl7M_tln.a: [2]
    exit.o                                    4
    low_level_init.o                          4
    -------------------------------------------------------------
    Total:                                    8

m7M_tlv.a: [3]
    fpinit_M.o                               34
    -------------------------------------------------------------
    Total:                                   34

rt7M_tl.a: [4]
    ABImemcpy.o                             134
    ABImemset.o                             102
    I64DivMod.o                             560
    I64DivZer.o                               2
    cexit.o                                  10
    cmain.o                                  30
    copy_init3.o                             46
    cstartup_M.o                             12
    data_init.o                              40
    strlen.o                                 54
    zero_init3.o                             58
    -------------------------------------------------------------
    Total:                                1'048

shb_l.a: [5]
    exit.o                                   20
    -------------------------------------------------------------
    Total:                                   20

    Gaps                                      2        2
    Linker created                                    36    2'048
-----------------------------------------------------------------
    Grand Total:                         12'470    3'518    2'133


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address   Size  Type      Object
-----                       -------   ----  ----      ------
.iar.init_table$$Base   0x7000'57c8          --   Gb  - Linker created -
.iar.init_table$$Limit  0x7000'57ec          --   Gb  - Linker created -
?main                   0x7000'57f1         Code  Gb  cmain.o [4]
ARM_MPU_Disable         0x7000'4169   0x1a  Code  Lc  board.o [1]
ARM_MPU_Enable          0x7000'414d   0x1c  Code  Lc  board.o [1]
BOARD_BootClockRUN      0x7000'25e5  0x55a  Code  Gb  clock_config.o [1]
BOARD_ConfigMPU         0x7000'4239  0x21a  Code  Gb  board.o [1]
BOARD_DebugConsoleSrcFreq
                        0x7000'41e9   0x3a  Code  Gb  board.o [1]
BOARD_InitDebugConsole  0x7000'4223   0x16  Code  Gb  board.o [1]
BOARD_InitPins          0x7000'49c9   0x94  Code  Gb  pin_mux.o [1]
CLOCK_ControlGate       0x7000'24e1   0x46  Code  Lc  clock_config.o [1]
CLOCK_ControlGate       0x7000'4a81   0x40  Code  Lc  fsl_gpio.o [1]
CLOCK_ControlGate       0x7000'3cd5   0x46  Code  Lc  fsl_lpuart.o [1]
CLOCK_ControlGate       0x7000'4955   0x40  Code  Lc  pin_mux.o [1]
CLOCK_DeinitAudioPll    0x7000'2e33    0xc  Code  Gb  fsl_clock.o [1]
CLOCK_DeinitEnetPll     0x7000'2e3f    0xc  Code  Gb  fsl_clock.o [1]
CLOCK_DeinitUsb2Pll     0x7000'2e29    0xa  Code  Gb  fsl_clock.o [1]
CLOCK_DisableClock      0x7000'2527    0xc  Code  Lc  clock_config.o [1]
CLOCK_EnableClock       0x7000'4ac1    0xc  Code  Lc  fsl_gpio.o [1]
CLOCK_EnableClock       0x7000'3d1b    0xc  Code  Lc  fsl_lpuart.o [1]
CLOCK_EnableClock       0x7000'4995    0xc  Code  Lc  pin_mux.o [1]
CLOCK_GetDiv            0x7000'41ad   0x2a  Code  Lc  board.o [1]
CLOCK_GetMux            0x7000'4183   0x2a  Code  Lc  board.o [1]
CLOCK_GetOscFreq        0x7000'41d7   0x12  Code  Lc  board.o [1]
CLOCK_GetOscFreq        0x7000'2cad   0x18  Code  Lc  fsl_clock.o [1]
CLOCK_GetPllBypassRefClk
                        0x7000'2ceb   0x1c  Code  Lc  fsl_clock.o [1]
CLOCK_GetPllFreq        0x7000'2e4b  0x280  Code  Gb  fsl_clock.o [1]
CLOCK_InitArmPll        0x7000'2d75   0x40  Code  Gb  fsl_clock.o [1]
CLOCK_InitExternalClk   0x7000'2d07   0x46  Code  Gb  fsl_clock.o [1]
CLOCK_InitRcOsc24M      0x7000'2d67    0xe  Code  Gb  fsl_clock.o [1]
CLOCK_InitSysPfd        0x7000'30cb   0x3a  Code  Gb  fsl_clock.o [1]
CLOCK_InitSysPll        0x7000'2db5   0x74  Code  Gb  fsl_clock.o [1]
CLOCK_IsPllBypassed     0x7000'2cc5   0x10  Code  Lc  fsl_clock.o [1]
CLOCK_IsPllEnabled      0x7000'2cd5   0x16  Code  Lc  fsl_clock.o [1]
CLOCK_SetDiv            0x7000'2471   0x70  Code  Lc  clock_config.o [1]
CLOCK_SetMux            0x7000'2401   0x70  Code  Lc  clock_config.o [1]
CLOCK_SetPllBypass      0x7000'2543   0x26  Code  Lc  clock_config.o [1]
CLOCK_SetRtcXtalFreq    0x7000'253b    0x8  Code  Lc  clock_config.o [1]
CLOCK_SetXtalFreq       0x7000'2533    0x8  Code  Lc  clock_config.o [1]
CLOCK_SwitchOsc         0x7000'2d4d   0x1a  Code  Gb  fsl_clock.o [1]
CSTACK$$Base            0x2001'f800          --   Gb  - Linker created -
CSTACK$$Limit           0x2002'0000          --   Gb  - Linker created -
ConvertRadixNumToString
                        0x7000'37cb   0x8a  Code  Lc  fsl_str.o [1]
DbgConsole_Init         0x7000'321b   0xf0  Code  Gb  fsl_debug_console.o [1]
DbgConsole_PrintCallback
                        0x7000'31dd   0x3e  Code  Lc  fsl_debug_console.o [1]
DbgConsole_Printf       0x7000'330b   0x40  Code  Gb  fsl_debug_console.o [1]
DbgConsole_SendDataReliable
                        0x7000'3185   0x58  Code  Gb  fsl_debug_console.o [1]
DelayLoop               0x7000'4c61    0xa  Code  Lc  fsl_common.o [1]
DisableGlobalIRQ        0x7000'3431    0x8  Code  Lc  serial_manager.o [1]
EnableGlobalIRQ         0x7000'3439    0x6  Code  Lc  serial_manager.o [1]
GPIO_GetInstance        0x7000'4ad7   0x2c  Code  Lc  fsl_gpio.o [1]
GPIO_PinInit            0x7000'4b03   0x62  Code  Gb  fsl_gpio.o [1]
GPIO_PinSetInterruptConfig
                        0x7000'4bc5   0x9c  Code  Gb  fsl_gpio.o [1]
GPIO_PinWrite           0x7000'4b65   0x3e  Code  Gb  fsl_gpio.o [1]
GPIO_SetPinInterruptConfig
                        0x7000'4acd    0xa  Code  Lc  fsl_gpio.o [1]
HAL_UartGetStatus       0x7000'3b71    0xe  Code  Lc  lpuart_adapter.o [1]
HAL_UartInit            0x7000'3b7f   0xdc  Code  Gb  lpuart_adapter.o [1]
HAL_UartSendBlocking    0x7000'3c5b   0x58  Code  Gb  lpuart_adapter.o [1]
IOMUXC_EnableMode       0x7000'2569   0x1c  Code  Lc  clock_config.o [1]
IOMUXC_MQSConfig        0x7000'25c5   0x20  Code  Lc  clock_config.o [1]
IOMUXC_SetPinConfig     0x7000'49bd    0xc  Code  Lc  pin_mux.o [1]
IOMUXC_SetPinMux        0x7000'49a1   0x1c  Code  Lc  pin_mux.o [1]
IOMUXC_SetSaiMClkClockSource
                        0x7000'2585   0x40  Code  Lc  clock_config.o [1]
LPUART1_DriverIRQHandler
                        0x7000'4079   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART2_DriverIRQHandler
                        0x7000'408d   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART3_DriverIRQHandler
                        0x7000'40a9   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART4_DriverIRQHandler
                        0x7000'40bd   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART5_DriverIRQHandler
                        0x7000'40d1   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART6_DriverIRQHandler
                        0x7000'40e5   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART7_DriverIRQHandler
                        0x7000'40f9   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART8_DriverIRQHandler
                        0x7000'410d   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART_GetDefaultConfig
                        0x7000'3fa3   0x68  Code  Gb  fsl_lpuart.o [1]
LPUART_GetInstance      0x7000'3d39   0x32  Code  Gb  fsl_lpuart.o [1]
LPUART_Init             0x7000'3d6b  0x238  Code  Gb  fsl_lpuart.o [1]
LPUART_SoftwareReset    0x7000'3d27   0x12  Code  Lc  fsl_lpuart.o [1]
LPUART_WriteBlocking    0x7000'400b   0x3e  Code  Gb  fsl_lpuart.o [1]
PrintGetPrecision       0x7000'369d   0x46  Code  Lc  fsl_str.o [1]
PrintGetRadixFromobpu   0x7000'37a3   0x28  Code  Lc  fsl_str.o [1]
PrintGetWidth           0x7000'365f   0x3e  Code  Lc  fsl_str.o [1]
PrintIsdi               0x7000'3709   0x16  Code  Lc  fsl_str.o [1]
PrintIsfF               0x7000'3777   0x16  Code  Lc  fsl_str.o [1]
PrintIsobpu             0x7000'36e3   0x26  Code  Lc  fsl_str.o [1]
PrintIsxX               0x7000'378d   0x16  Code  Lc  fsl_str.o [1]
PrintOutputdifFobpu     0x7000'371f   0x2c  Code  Lc  fsl_str.o [1]
PrintOutputxX           0x7000'374b   0x2c  Code  Lc  fsl_str.o [1]
RW$$Base                0x2000'0000          --   Gb  - Linker created -
RW$$Limit               0x2000'0004          --   Gb  - Linker created -
Region$$Table$$Base     0x7000'57c8          --   Gb  - Linker created -
Region$$Table$$Limit    0x7000'57ec          --   Gb  - Linker created -
SDK_DelayAtLeastUs      0x7000'4c6b   0x68  Code  Gb  fsl_common.o [1]
SerialManager_Init      0x7000'34cb   0x5c  Code  Gb  serial_manager.o [1]
SerialManager_OpenReadHandle
                        0x7000'3575   0x5a  Code  Gb  serial_manager.o [1]
SerialManager_OpenWriteHandle
                        0x7000'3527   0x4e  Code  Gb  serial_manager.o [1]
SerialManager_StartWriting
                        0x7000'343f   0x1e  Code  Lc  serial_manager.o [1]
SerialManager_Write     0x7000'345d   0x6e  Code  Lc  serial_manager.o [1]
SerialManager_WriteBlocking
                        0x7000'35cf    0x8  Code  Gb  serial_manager.o [1]
Serial_UartInit         0x7000'3a3d   0x6a  Code  Gb  serial_port_uart.o [1]
Serial_UartWrite        0x7000'3aa7   0x50  Code  Gb  serial_port_uart.o [1]
StrFormatPrintf         0x7000'3855  0x1e8  Code  Gb  fsl_str.o [1]
SystemCoreClock         0x2000'0000    0x4  Data  Gb  system_MIMXRT1064.o [1]
SystemInit              0x7000'4ce5  0x11a  Code  Gb  system_MIMXRT1064.o [1]
ZI$$Base                0x2000'0004          --   Gb  - Linker created -
ZI$$Limit               0x2000'0058          --   Gb  - Linker created -
__NCACHE_REGION_SIZE {Abs}
                                0x0         Data  Gb  <internal module>
__NCACHE_REGION_START {Abs}
                        0x2020'0000         Data  Gb  <internal module>
__RAM_VECTOR_TABLE_SIZE {Abs}
                                0x0         Data  Gb  <internal module>
__VECTOR_RAM {Abs}      0x7000'2000         Data  Gb  <internal module>
__VECTOR_TABLE {Abs}    0x7000'2000         Data  Gb  <internal module>
__Vectors               0x7000'2000          --   Gb  startup_MIMXRT1064.o [1]
__Vectors_End           0x7000'2400         Data  Gb  startup_MIMXRT1064.o [1]
__Vectors_Size {Abs}          0x400          --   Gb  startup_MIMXRT1064.o [1]
__aeabi_assert          0x7000'2c95   0x18  Code  Gb  fsl_assert.o [1]
__aeabi_ldiv0           0x7000'4729         Code  Gb  I64DivZer.o [4]
__aeabi_memcpy4         0x7000'3371         Code  Gb  ABImemcpy.o [4]
__aeabi_memcpy8         0x7000'3371         Code  Gb  ABImemcpy.o [4]
__aeabi_memset          0x7000'35f9         Code  Gb  ABImemset.o [4]
__aeabi_uldivmod        0x7000'44f9         Code  Gb  I64DivMod.o [4]
__cmain                 0x7000'57f1         Code  Gb  cmain.o [4]
__exit                  0x7000'5825   0x14  Code  Gb  exit.o [5]
__iar_Memset            0x7000'35f9         Code  Gb  ABImemset.o [4]
__iar_Memset_word       0x7000'3601         Code  Gb  ABImemset.o [4]
__iar_copy_init3        0x7000'3b43   0x2e  Code  Gb  copy_init3.o [4]
__iar_data_init3        0x7000'5735   0x28  Code  Gb  data_init.o [4]
__iar_init_vfp          0x7000'57a5         Code  Gb  fpinit_M.o [3]
__iar_program_start     0x7000'5a1d         Code  Gb  cstartup_M.o [4]
__iar_zero_init3        0x7000'33f7   0x3a  Code  Gb  zero_init3.o [4]
__low_level_init        0x7000'580f    0x4  Code  Gb  low_level_init.o [2]
__vector_table          0x7000'2000         Data  Gb  startup_MIMXRT1064.o [1]
__vector_table_0x1c     0x7000'201c         Data  Gb  startup_MIMXRT1064.o [1]
_call_main              0x7000'57fd         Code  Gb  cmain.o [4]
_exit                   0x7000'5819         Code  Gb  cexit.o [4]
_main                   0x7000'580b         Code  Gb  cmain.o [4]
armPllConfig_BOARD_BootClockRUN
                        0x7000'5a30    0x8  Data  Gb  clock_config.o [1]
boot_data               0x7000'1020   0x10  Data  Gb  fsl_flexspi_nor_boot.o [1]
exit                    0x7000'5813    0x4  Code  Gb  exit.o [2]
g_rtcXtalFreq           0x2000'0008    0x4  Data  Gb  fsl_clock.o [1]
g_serialHandle          0x2000'0028    0x4  Data  Gb  fsl_debug_console.o [1]
g_xtalFreq              0x2000'0004    0x4  Data  Gb  fsl_clock.o [1]
heartbeat               0x2000'0054    0x1  Data  Gb  gpio_led_output.o [1]
image_vector_table      0x7000'1000   0x20  Data  Gb  fsl_flexspi_nor_boot.o [1]
m_boot_hdr_conf_start {Abs}
                        0x7000'0000         Data  Gb  <internal module>
m_data2_start {Abs}     0x2020'0000         Data  Gb  <internal module>
main                    0x7000'472d  0x1fa  Code  Gb  gpio_led_output.o [1]
qspiflash_config        0x7000'0000  0x200  Data  Gb  evkmimxrt1064_flexspi_nor_config.o [1]
s_LpuartAdapterBase     0x7000'5780   0x24  Data  Lc  lpuart_adapter.o [1]
s_debugConsoleState     0x2000'000c   0x1c  Data  Lc  fsl_debug_console.o [1]
s_gpioBases             0x7000'566c   0x28  Data  Lc  fsl_gpio.o [1]
s_gpioClock             0x7000'59e0    0xc  Data  Lc  fsl_gpio.o [1]
s_lpuartBases           0x7000'575c   0x24  Data  Lc  fsl_lpuart.o [1]
s_lpuartClock           0x7000'5904   0x14  Data  Lc  fsl_lpuart.o [1]
s_lpuartHandle          0x2000'002c   0x24  Data  Lc  fsl_lpuart.o [1]
s_lpuartIsr             0x2000'0050    0x4  Data  Lc  fsl_lpuart.o [1]
strlen                  0x7000'3b0d         Code  Gb  strlen.o [4]
sysPllConfig_BOARD_BootClockRUN
                        0x7000'58f0   0x14  Data  Gb  clock_config.o [1]


[1] = C:\Users\dfowler\Documents\PROJECTS\PV4 & WB3 Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\gpio\led_output\iar\debug\obj
[2] = dl7M_tln.a
[3] = m7M_tlv.a
[4] = rt7M_tl.a
[5] = shb_l.a

  12'470 bytes of readonly  code memory
   3'518 bytes of readonly  data memory
   2'133 bytes of readwrite data memory

Errors: none
Warnings: none
