\hypertarget{coreduo_8hh_source}{}\doxysection{coreduo.\+hh}
\label{coreduo_8hh_source}\index{coreduo.hh@{coreduo.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#pragma once}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00003 \textcolor{preprocessor}{\#include <intel\_priv.hh>}}
\DoxyCodeLine{00004 \textcolor{keyword}{namespace }optkit::intel::coreduo\{}
\DoxyCodeLine{00005     \textcolor{keyword}{enum} coreduo : uint64\_t \{}
\DoxyCodeLine{00006         UNHALTED\_CORE\_CYCLES = 0x3c, \textcolor{comment}{// Unhalted core cycles}}
\DoxyCodeLine{00007         UNHALTED\_REFERENCE\_CYCLES = 0x13c, \textcolor{comment}{// Unhalted reference cycles. Measures bus cycles}}
\DoxyCodeLine{00008         INSTRUCTION\_RETIRED = 0xc0, \textcolor{comment}{// Instructions retired}}
\DoxyCodeLine{00009         INSTRUCTIONS\_RETIRED = 0xc0, \textcolor{comment}{// This is an alias for INSTRUCTION\_RETIRED}}
\DoxyCodeLine{00010         LLC\_REFERENCES = 0x4f2e, \textcolor{comment}{// Last level of cache references}}
\DoxyCodeLine{00011         LAST\_LEVEL\_CACHE\_REFERENCES = 0x4f2e, \textcolor{comment}{// This is an alias for LLC\_REFERENCES}}
\DoxyCodeLine{00012         LLC\_MISSES = 0x412e, \textcolor{comment}{// Last level of cache misses}}
\DoxyCodeLine{00013         LAST\_LEVEL\_CACHE\_MISSES = 0x412e, \textcolor{comment}{// This is an alias for LLC\_MISSES}}
\DoxyCodeLine{00014         BRANCH\_INSTRUCTIONS\_RETIRED = 0xc4, \textcolor{comment}{// Branch instructions retired}}
\DoxyCodeLine{00015         MISPREDICTED\_BRANCH\_RETIRED = 0xc5, \textcolor{comment}{// Mispredicted branch instruction retired}}
\DoxyCodeLine{00016         LD\_BLOCKS = 0x3, \textcolor{comment}{// Load operations delayed due to store buffer blocks. The preceding store may be blocked due to unknown address}}
\DoxyCodeLine{00017         SD\_DRAINS = 0x4, \textcolor{comment}{// Cycles while draining store buffers}}
\DoxyCodeLine{00018         MISALIGN\_MEM\_REF = 0x5, \textcolor{comment}{// Misaligned data memory references (MOB splits of loads and stores).}}
\DoxyCodeLine{00019         SEG\_REG\_LOADS = 0x6, \textcolor{comment}{// Segment register loads}}
\DoxyCodeLine{00020         SSE\_PREFETCH = 0x7, \textcolor{comment}{// Streaming SIMD Extensions (SSE) Prefetch instructions executed}}
\DoxyCodeLine{00021         SSE\_PREFETCH\_\_MASK\_\_COREDUO\_SSE\_PREFETCH\_\_NTA = 0x0, \textcolor{comment}{// Streaming SIMD Extensions (SSE) Prefetch NTA instructions executed}}
\DoxyCodeLine{00022         SSE\_PREFETCH\_\_MASK\_\_COREDUO\_SSE\_PREFETCH\_\_T1 = 0x100, \textcolor{comment}{// SSE software prefetch instruction PREFE0xTCT1 retired}}
\DoxyCodeLine{00023         SSE\_PREFETCH\_\_MASK\_\_COREDUO\_SSE\_PREFETCH\_\_T2 = 0x200, \textcolor{comment}{// SSE software prefetch instruction PREFE0xTCT2 retired}}
\DoxyCodeLine{00024         SSE\_NTSTORES\_RET = 0x307, \textcolor{comment}{// SSE streaming store instruction retired}}
\DoxyCodeLine{00025         FP\_COMPS\_OP\_EXE = 0x10, \textcolor{comment}{// FP computational Instruction executed. FADD}}
\DoxyCodeLine{00026         FP\_ASSIST = 0x11, \textcolor{comment}{// FP exceptions experienced microcode assists}}
\DoxyCodeLine{00027         MUL = 0x12, \textcolor{comment}{// Multiply operations (a speculative count}}
\DoxyCodeLine{00028         DIV = 0x13, \textcolor{comment}{// Divide operations (a speculative count}}
\DoxyCodeLine{00029         CYCLES\_DIV\_BUSY = 0x14, \textcolor{comment}{// Cycles the divider is busy}}
\DoxyCodeLine{00030         L2\_ADS = 0x21, \textcolor{comment}{// L2 Address strobes}}
\DoxyCodeLine{00031         L2\_ADS\_\_MASK\_\_COREDUO\_L2\_ADS\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00032         L2\_ADS\_\_MASK\_\_COREDUO\_L2\_ADS\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00033         DBUS\_BUSY = 0x22, \textcolor{comment}{// Core cycle during which data bus was busy (increments by 4)}}
\DoxyCodeLine{00034         DBUS\_BUSY\_\_MASK\_\_COREDUO\_L2\_ADS\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00035         DBUS\_BUSY\_\_MASK\_\_COREDUO\_L2\_ADS\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00036         DBUS\_BUSY\_RD = 0x23, \textcolor{comment}{// Cycles data bus is busy transferring data to a core (increments by 4)}}
\DoxyCodeLine{00037         DBUS\_BUSY\_RD\_\_MASK\_\_COREDUO\_L2\_ADS\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00038         DBUS\_BUSY\_RD\_\_MASK\_\_COREDUO\_L2\_ADS\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00039         L2\_LINES\_IN = 0x24, \textcolor{comment}{// L2 cache lines allocated}}
\DoxyCodeLine{00040         L2\_LINES\_IN\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00041         L2\_LINES\_IN\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00042         L2\_LINES\_IN\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00043         L2\_LINES\_IN\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00044         L2\_M\_LINES\_IN = 0x25, \textcolor{comment}{// L2 Modified-\/state cache lines allocated}}
\DoxyCodeLine{00045         L2\_M\_LINES\_IN\_\_MASK\_\_COREDUO\_L2\_ADS\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00046         L2\_M\_LINES\_IN\_\_MASK\_\_COREDUO\_L2\_ADS\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00047         L2\_LINES\_OUT = 0x26, \textcolor{comment}{// L2 cache lines evicted}}
\DoxyCodeLine{00048         L2\_LINES\_OUT\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00049         L2\_LINES\_OUT\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00050         L2\_LINES\_OUT\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00051         L2\_LINES\_OUT\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00052         L2\_M\_LINES\_OUT = 0x27, \textcolor{comment}{// L2 Modified-\/state cache lines evicted}}
\DoxyCodeLine{00053         L2\_M\_LINES\_OUT\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00054         L2\_M\_LINES\_OUT\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00055         L2\_M\_LINES\_OUT\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00056         L2\_M\_LINES\_OUT\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00057         L2\_IFETCH = 0x28, \textcolor{comment}{// L2 instruction fetches from instruction fetch unit (includes speculative fetches)}}
\DoxyCodeLine{00058         L2\_IFETCH\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00059         L2\_IFETCH\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00060         L2\_IFETCH\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00061         L2\_IFETCH\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00062         L2\_IFETCH\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00063         L2\_IFETCH\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00064         L2\_IFETCH\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00065         L2\_LD = 0x29, \textcolor{comment}{// L2 cache reads (includes speculation)}}
\DoxyCodeLine{00066         L2\_LD\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00067         L2\_LD\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00068         L2\_LD\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00069         L2\_LD\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00070         L2\_LD\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00071         L2\_LD\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00072         L2\_LD\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00073         L2\_ST = 0x2a, \textcolor{comment}{// L2 cache writes (includes speculation)}}
\DoxyCodeLine{00074         L2\_ST\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00075         L2\_ST\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00076         L2\_ST\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00077         L2\_ST\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00078         L2\_ST\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00079         L2\_ST\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00080         L2\_ST\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00081         L2\_RQSTS = 0x2e, \textcolor{comment}{// L2 cache reference requests}}
\DoxyCodeLine{00082         L2\_RQSTS\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00083         L2\_RQSTS\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00084         L2\_RQSTS\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00085         L2\_RQSTS\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00086         L2\_RQSTS\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00087         L2\_RQSTS\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00088         L2\_RQSTS\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00089         L2\_RQSTS\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00090         L2\_RQSTS\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00091         L2\_REJECT\_CYCLES = 0x30, \textcolor{comment}{// Cycles L2 is busy and rejecting new requests.}}
\DoxyCodeLine{00092         L2\_REJECT\_CYCLES\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00093         L2\_REJECT\_CYCLES\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00094         L2\_REJECT\_CYCLES\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00095         L2\_REJECT\_CYCLES\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00096         L2\_REJECT\_CYCLES\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00097         L2\_REJECT\_CYCLES\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00098         L2\_REJECT\_CYCLES\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00099         L2\_REJECT\_CYCLES\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00100         L2\_REJECT\_CYCLES\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00101         L2\_NO\_REQUEST\_CYCLES = 0x32, \textcolor{comment}{// Cycles there is no request to access L2.}}
\DoxyCodeLine{00102         L2\_NO\_REQUEST\_CYCLES\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00103         L2\_NO\_REQUEST\_CYCLES\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00104         L2\_NO\_REQUEST\_CYCLES\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00105         L2\_NO\_REQUEST\_CYCLES\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00106         L2\_NO\_REQUEST\_CYCLES\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00107         L2\_NO\_REQUEST\_CYCLES\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00108         L2\_NO\_REQUEST\_CYCLES\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00109         L2\_NO\_REQUEST\_CYCLES\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00110         L2\_NO\_REQUEST\_CYCLES\_\_MASK\_\_COREDUO\_L2\_RQSTS\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00111         EST\_TRANS = 0x3a, \textcolor{comment}{// Intel Enhanced SpeedStep(R) Technology transitions}}
\DoxyCodeLine{00112         EST\_TRANS\_\_MASK\_\_COREDUO\_EST\_TRANS\_\_ANY = 0x0, \textcolor{comment}{// Any Intel Enhanced SpeedStep(R) Technology transitions}}
\DoxyCodeLine{00113         EST\_TRANS\_\_MASK\_\_COREDUO\_EST\_TRANS\_\_FREQ = 0x1000, \textcolor{comment}{// Intel Enhanced SpeedStep Technology frequency transitions}}
\DoxyCodeLine{00114         THERMAL\_TRIP = 0x3b, \textcolor{comment}{// Duration in a thermal trip based on the current core clock}}
\DoxyCodeLine{00115         THERMAL\_TRIP\_\_MASK\_\_COREDUO\_THERMAL\_TRIP\_\_CYCLES = 0xc000, \textcolor{comment}{// Duration in a thermal trip based on the current core clock}}
\DoxyCodeLine{00116         THERMAL\_TRIP\_\_MASK\_\_COREDUO\_THERMAL\_TRIP\_\_TRIPS = 0xc000 | INTEL\_X86\_MOD\_EDGE, \textcolor{comment}{// Number of thermal trips}}
\DoxyCodeLine{00117         CPU\_CLK\_UNHALTED = 0x3c, \textcolor{comment}{// Core cycles when core is not halted}}
\DoxyCodeLine{00118         CPU\_CLK\_UNHALTED\_\_MASK\_\_COREDUO\_CPU\_CLK\_UNHALTED\_\_CORE\_P = 0x0, \textcolor{comment}{// Unhalted core cycles}}
\DoxyCodeLine{00119         CPU\_CLK\_UNHALTED\_\_MASK\_\_COREDUO\_CPU\_CLK\_UNHALTED\_\_NONHLT\_REF\_CYCLES = 0x100, \textcolor{comment}{// Non-\/halted bus cycles}}
\DoxyCodeLine{00120         CPU\_CLK\_UNHALTED\_\_MASK\_\_COREDUO\_CPU\_CLK\_UNHALTED\_\_SERIAL\_EXECUTION\_CYCLES = 0x200, \textcolor{comment}{// Non-\/halted bus cycles of this core executing code while the other core is halted}}
\DoxyCodeLine{00121         DCACHE\_CACHE\_LD = 0x40, \textcolor{comment}{// L1 cacheable data read operations}}
\DoxyCodeLine{00122         DCACHE\_CACHE\_LD\_\_MASK\_\_COREDUO\_DCACHE\_CACHE\_LD\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00123         DCACHE\_CACHE\_LD\_\_MASK\_\_COREDUO\_DCACHE\_CACHE\_LD\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00124         DCACHE\_CACHE\_LD\_\_MASK\_\_COREDUO\_DCACHE\_CACHE\_LD\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00125         DCACHE\_CACHE\_LD\_\_MASK\_\_COREDUO\_DCACHE\_CACHE\_LD\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00126         DCACHE\_CACHE\_LD\_\_MASK\_\_COREDUO\_DCACHE\_CACHE\_LD\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00127         DCACHE\_CACHE\_ST = 0x41, \textcolor{comment}{// L1 cacheable data write operations}}
\DoxyCodeLine{00128         DCACHE\_CACHE\_ST\_\_MASK\_\_COREDUO\_DCACHE\_CACHE\_LD\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00129         DCACHE\_CACHE\_ST\_\_MASK\_\_COREDUO\_DCACHE\_CACHE\_LD\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00130         DCACHE\_CACHE\_ST\_\_MASK\_\_COREDUO\_DCACHE\_CACHE\_LD\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00131         DCACHE\_CACHE\_ST\_\_MASK\_\_COREDUO\_DCACHE\_CACHE\_LD\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00132         DCACHE\_CACHE\_ST\_\_MASK\_\_COREDUO\_DCACHE\_CACHE\_LD\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00133         DCACHE\_CACHE\_LOCK = 0x42, \textcolor{comment}{// L1 cacheable lock read operations to invalid state}}
\DoxyCodeLine{00134         DCACHE\_CACHE\_LOCK\_\_MASK\_\_COREDUO\_DCACHE\_CACHE\_LD\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00135         DCACHE\_CACHE\_LOCK\_\_MASK\_\_COREDUO\_DCACHE\_CACHE\_LD\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00136         DCACHE\_CACHE\_LOCK\_\_MASK\_\_COREDUO\_DCACHE\_CACHE\_LD\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00137         DCACHE\_CACHE\_LOCK\_\_MASK\_\_COREDUO\_DCACHE\_CACHE\_LD\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00138         DCACHE\_CACHE\_LOCK\_\_MASK\_\_COREDUO\_DCACHE\_CACHE\_LD\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00139         DATA\_MEM\_REF = 0x143, \textcolor{comment}{// L1 data read and writes of cacheable and non-\/cacheable types}}
\DoxyCodeLine{00140         DATA\_MEM\_CACHE\_REF = 0x244, \textcolor{comment}{// L1 data cacheable read and write operations.}}
\DoxyCodeLine{00141         DCACHE\_REPL = 0xf45, \textcolor{comment}{// L1 data cache line replacements}}
\DoxyCodeLine{00142         DCACHE\_M\_REPL = 0x46, \textcolor{comment}{// L1 data M-\/state cache line  allocated}}
\DoxyCodeLine{00143         DCACHE\_M\_EVICT = 0x47, \textcolor{comment}{// L1 data M-\/state cache line evicted}}
\DoxyCodeLine{00144         DCACHE\_PEND\_MISS = 0x48, \textcolor{comment}{// Weighted cycles of L1 miss outstanding}}
\DoxyCodeLine{00145         DTLB\_MISS = 0x49, \textcolor{comment}{// Data references that missed TLB}}
\DoxyCodeLine{00146         SSE\_PRE\_MISS = 0x4b, \textcolor{comment}{// Streaming SIMD Extensions (SSE) instructions missing all cache levels}}
\DoxyCodeLine{00147         SSE\_PRE\_MISS\_\_MASK\_\_COREDUO\_SSE\_PRE\_MISS\_\_NTA\_MISS = 0x0, \textcolor{comment}{// PREFETCHNTA missed all caches}}
\DoxyCodeLine{00148         SSE\_PRE\_MISS\_\_MASK\_\_COREDUO\_SSE\_PRE\_MISS\_\_T1\_MISS = 0x100, \textcolor{comment}{// PREFETCHT1 missed all caches}}
\DoxyCodeLine{00149         SSE\_PRE\_MISS\_\_MASK\_\_COREDUO\_SSE\_PRE\_MISS\_\_T2\_MISS = 0x200, \textcolor{comment}{// PREFETCHT2 missed all caches}}
\DoxyCodeLine{00150         SSE\_PRE\_MISS\_\_MASK\_\_COREDUO\_SSE\_PRE\_MISS\_\_STORES\_MISS = 0x300, \textcolor{comment}{// SSE streaming store instruction missed all caches}}
\DoxyCodeLine{00151         L1\_PREF\_REQ = 0x4f, \textcolor{comment}{// L1 prefetch requests due to DCU cache misses}}
\DoxyCodeLine{00152         BUS\_REQ\_OUTSTANDING = 0x60, \textcolor{comment}{// Weighted cycles of cacheable bus data read requests. This event counts full-\/line read request from DCU or HW prefetcher}}
\DoxyCodeLine{00153         BUS\_REQ\_OUTSTANDING\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00154         BUS\_REQ\_OUTSTANDING\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00155         BUS\_REQ\_OUTSTANDING\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00156         BUS\_REQ\_OUTSTANDING\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00157         BUS\_BNR\_CLOCKS = 0x61, \textcolor{comment}{// External bus cycles while BNR asserted}}
\DoxyCodeLine{00158         BUS\_DRDY\_CLOCKS = 0x62, \textcolor{comment}{// External bus cycles while DRDY asserted}}
\DoxyCodeLine{00159         BUS\_DRDY\_CLOCKS\_\_MASK\_\_COREDUO\_BUS\_DRDY\_CLOCKS\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00160         BUS\_DRDY\_CLOCKS\_\_MASK\_\_COREDUO\_BUS\_DRDY\_CLOCKS\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00161         BUS\_LOCKS\_CLOCKS = 0x63, \textcolor{comment}{// External bus cycles while bus lock signal asserted}}
\DoxyCodeLine{00162         BUS\_LOCKS\_CLOCKS\_\_MASK\_\_COREDUO\_L2\_ADS\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00163         BUS\_LOCKS\_CLOCKS\_\_MASK\_\_COREDUO\_L2\_ADS\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00164         BUS\_DATA\_RCV = 0x4064, \textcolor{comment}{// External bus cycles while bus lock signal asserted}}
\DoxyCodeLine{00165         BUS\_TRANS\_BRD = 0x65, \textcolor{comment}{// Burst read bus transactions (data or code)}}
\DoxyCodeLine{00166         BUS\_TRANS\_BRD\_\_MASK\_\_COREDUO\_L2\_ADS\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00167         BUS\_TRANS\_BRD\_\_MASK\_\_COREDUO\_L2\_ADS\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00168         BUS\_TRANS\_RFO = 0x66, \textcolor{comment}{// Completed read for ownership}}
\DoxyCodeLine{00169         BUS\_TRANS\_RFO\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00170         BUS\_TRANS\_RFO\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00171         BUS\_TRANS\_RFO\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00172         BUS\_TRANS\_RFO\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00173         BUS\_TRANS\_IFETCH = 0x68, \textcolor{comment}{// Completed instruction fetch transactions}}
\DoxyCodeLine{00174         BUS\_TRANS\_IFETCH\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00175         BUS\_TRANS\_IFETCH\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00176         BUS\_TRANS\_IFETCH\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00177         BUS\_TRANS\_IFETCH\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00178         BUS\_TRANS\_INVAL = 0x69, \textcolor{comment}{// Completed invalidate transactions}}
\DoxyCodeLine{00179         BUS\_TRANS\_INVAL\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00180         BUS\_TRANS\_INVAL\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00181         BUS\_TRANS\_INVAL\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00182         BUS\_TRANS\_INVAL\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00183         BUS\_TRANS\_PWR = 0x6a, \textcolor{comment}{// Completed partial write transactions}}
\DoxyCodeLine{00184         BUS\_TRANS\_PWR\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00185         BUS\_TRANS\_PWR\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00186         BUS\_TRANS\_PWR\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00187         BUS\_TRANS\_PWR\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00188         BUS\_TRANS\_P = 0x6b, \textcolor{comment}{// Completed partial transactions (include partial read + partial write + line write)}}
\DoxyCodeLine{00189         BUS\_TRANS\_P\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00190         BUS\_TRANS\_P\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00191         BUS\_TRANS\_P\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00192         BUS\_TRANS\_P\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00193         BUS\_TRANS\_IO = 0x6c, \textcolor{comment}{// Completed I/O transactions (read and write)}}
\DoxyCodeLine{00194         BUS\_TRANS\_IO\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00195         BUS\_TRANS\_IO\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00196         BUS\_TRANS\_IO\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00197         BUS\_TRANS\_IO\_\_MASK\_\_COREDUO\_L2\_LINES\_IN\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00198         BUS\_TRANS\_DEF = 0x206d, \textcolor{comment}{// Completed defer transactions}}
\DoxyCodeLine{00199         BUS\_TRANS\_DEF\_\_MASK\_\_COREDUO\_L2\_ADS\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00200         BUS\_TRANS\_DEF\_\_MASK\_\_COREDUO\_L2\_ADS\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00201         BUS\_TRANS\_WB = 0xc067, \textcolor{comment}{// Completed writeback transactions from DCU (does not include L2 writebacks)}}
\DoxyCodeLine{00202         BUS\_TRANS\_WB\_\_MASK\_\_COREDUO\_BUS\_DRDY\_CLOCKS\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00203         BUS\_TRANS\_WB\_\_MASK\_\_COREDUO\_BUS\_DRDY\_CLOCKS\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00204         BUS\_TRANS\_BURST = 0xc06e, \textcolor{comment}{// Completed burst transactions (full line transactions include reads}}
\DoxyCodeLine{00205         BUS\_TRANS\_BURST\_\_MASK\_\_COREDUO\_BUS\_DRDY\_CLOCKS\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00206         BUS\_TRANS\_BURST\_\_MASK\_\_COREDUO\_BUS\_DRDY\_CLOCKS\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00207         BUS\_TRANS\_MEM = 0xc06f, \textcolor{comment}{// Completed memory transactions. This includes Bus\_Trans\_Burst + Bus\_Trans\_P + Bus\_Trans\_Inval.}}
\DoxyCodeLine{00208         BUS\_TRANS\_MEM\_\_MASK\_\_COREDUO\_BUS\_DRDY\_CLOCKS\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00209         BUS\_TRANS\_MEM\_\_MASK\_\_COREDUO\_BUS\_DRDY\_CLOCKS\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00210         BUS\_TRANS\_ANY = 0xc070, \textcolor{comment}{// Any completed bus transactions}}
\DoxyCodeLine{00211         BUS\_TRANS\_ANY\_\_MASK\_\_COREDUO\_BUS\_DRDY\_CLOCKS\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00212         BUS\_TRANS\_ANY\_\_MASK\_\_COREDUO\_BUS\_DRDY\_CLOCKS\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00213         BUS\_SNOOPS = 0x77, \textcolor{comment}{// External bus cycles while bus lock signal asserted}}
\DoxyCodeLine{00214         BUS\_SNOOPS\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00215         BUS\_SNOOPS\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00216         BUS\_SNOOPS\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00217         BUS\_SNOOPS\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00218         BUS\_SNOOPS\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00219         BUS\_SNOOPS\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00220         BUS\_SNOOPS\_\_MASK\_\_COREDUO\_L2\_IFETCH\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00221         DCU\_SNOOP\_TO\_SHARE = 0x178, \textcolor{comment}{// DCU snoops to share-\/state L1 cache line due to L1 misses}}
\DoxyCodeLine{00222         DCU\_SNOOP\_TO\_SHARE\_\_MASK\_\_COREDUO\_L2\_ADS\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00223         DCU\_SNOOP\_TO\_SHARE\_\_MASK\_\_COREDUO\_L2\_ADS\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00224         BUS\_NOT\_IN\_USE = 0x7d, \textcolor{comment}{// Number of cycles there is no transaction from the core}}
\DoxyCodeLine{00225         BUS\_NOT\_IN\_USE\_\_MASK\_\_COREDUO\_L2\_ADS\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00226         BUS\_NOT\_IN\_USE\_\_MASK\_\_COREDUO\_L2\_ADS\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00227         BUS\_SNOOP\_STALL = 0x7e, \textcolor{comment}{// Number of bus cycles while bus snoop is stalled}}
\DoxyCodeLine{00228         ICACHE\_READS = 0x80, \textcolor{comment}{// Number of instruction fetches from ICache}}
\DoxyCodeLine{00229         ICACHE\_MISSES = 0x81, \textcolor{comment}{// Number of instruction fetch misses from ICache}}
\DoxyCodeLine{00230         ITLB\_MISSES = 0x85, \textcolor{comment}{// Number of iITLB misses}}
\DoxyCodeLine{00231         IFU\_MEM\_STALL = 0x86, \textcolor{comment}{// Cycles IFU is stalled while waiting for data from memory}}
\DoxyCodeLine{00232         ILD\_STALL = 0x87, \textcolor{comment}{// Number of instruction length decoder stalls (Counts number of LCP stalls)}}
\DoxyCodeLine{00233         BR\_INST\_EXEC = 0x88, \textcolor{comment}{// Branch instruction executed (includes speculation).}}
\DoxyCodeLine{00234         BR\_MISSP\_EXEC = 0x89, \textcolor{comment}{// Branch instructions executed and mispredicted at execution  (includes branches that do not have prediction or mispredicted)}}
\DoxyCodeLine{00235         BR\_BAC\_MISSP\_EXEC = 0x8a, \textcolor{comment}{// Branch instructions executed that were mispredicted at front end}}
\DoxyCodeLine{00236         BR\_CND\_EXEC = 0x8b, \textcolor{comment}{// Conditional branch instructions executed}}
\DoxyCodeLine{00237         BR\_CND\_MISSP\_EXEC = 0x8c, \textcolor{comment}{// Conditional branch instructions executed that were mispredicted}}
\DoxyCodeLine{00238         BR\_IND\_EXEC = 0x8d, \textcolor{comment}{// Indirect branch instructions executed}}
\DoxyCodeLine{00239         BR\_IND\_MISSP\_EXEC = 0x8e, \textcolor{comment}{// Indirect branch instructions executed that were mispredicted}}
\DoxyCodeLine{00240         BR\_RET\_EXEC = 0x8f, \textcolor{comment}{// Return branch instructions executed}}
\DoxyCodeLine{00241         BR\_RET\_MISSP\_EXEC = 0x90, \textcolor{comment}{// Return branch instructions executed that were mispredicted}}
\DoxyCodeLine{00242         BR\_RET\_BAC\_MISSP\_EXEC = 0x91, \textcolor{comment}{// Return branch instructions executed that were mispredicted at the front end}}
\DoxyCodeLine{00243         BR\_CALL\_EXEC = 0x92, \textcolor{comment}{// Return call instructions executed}}
\DoxyCodeLine{00244         BR\_CALL\_MISSP\_EXEC = 0x93, \textcolor{comment}{// Return call instructions executed that were mispredicted}}
\DoxyCodeLine{00245         BR\_IND\_CALL\_EXEC = 0x94, \textcolor{comment}{// Indirect call branch instructions executed}}
\DoxyCodeLine{00246         RESOURCE\_STALL = 0xa2, \textcolor{comment}{// Cycles while there is a resource related stall (renaming}}
\DoxyCodeLine{00247         MMX\_INSTR\_EXEC = 0xb0, \textcolor{comment}{// Number of MMX instructions executed (does not include MOVQ and MOVD stores)}}
\DoxyCodeLine{00248         SIMD\_INT\_SAT\_EXEC = 0xb1, \textcolor{comment}{// Number of SIMD Integer saturating instructions executed}}
\DoxyCodeLine{00249         SIMD\_INT\_INSTRUCTIONS = 0xb3, \textcolor{comment}{// Number of SIMD Integer instructions executed}}
\DoxyCodeLine{00250         SIMD\_INT\_INSTRUCTIONS\_\_MASK\_\_COREDUO\_SIMD\_INT\_INSTRUCTIONS\_\_MUL = 0x100, \textcolor{comment}{// Number of SIMD Integer packed multiply instructions executed}}
\DoxyCodeLine{00251         SIMD\_INT\_INSTRUCTIONS\_\_MASK\_\_COREDUO\_SIMD\_INT\_INSTRUCTIONS\_\_SHIFT = 0x200, \textcolor{comment}{// Number of SIMD Integer packed shift instructions executed}}
\DoxyCodeLine{00252         SIMD\_INT\_INSTRUCTIONS\_\_MASK\_\_COREDUO\_SIMD\_INT\_INSTRUCTIONS\_\_PACK = 0x400, \textcolor{comment}{// Number of SIMD Integer pack operations instruction executed}}
\DoxyCodeLine{00253         SIMD\_INT\_INSTRUCTIONS\_\_MASK\_\_COREDUO\_SIMD\_INT\_INSTRUCTIONS\_\_UNPACK = 0x800, \textcolor{comment}{// Number of SIMD Integer unpack instructions executed}}
\DoxyCodeLine{00254         SIMD\_INT\_INSTRUCTIONS\_\_MASK\_\_COREDUO\_SIMD\_INT\_INSTRUCTIONS\_\_LOGICAL = 0x1000, \textcolor{comment}{// Number of SIMD Integer packed logical instructions executed}}
\DoxyCodeLine{00255         SIMD\_INT\_INSTRUCTIONS\_\_MASK\_\_COREDUO\_SIMD\_INT\_INSTRUCTIONS\_\_ARITHMETIC = 0x2000, \textcolor{comment}{// Number of SIMD Integer packed arithmetic instructions executed}}
\DoxyCodeLine{00256         INSTR\_RET = 0xc0, \textcolor{comment}{// Number of instruction retired (Macro fused instruction count as 2)}}
\DoxyCodeLine{00257         FP\_COMP\_INSTR\_RET = 0xc1, \textcolor{comment}{// Number of FP compute instructions retired (X87 instruction or instruction that contain X87 operations)}}
\DoxyCodeLine{00258         UOPS\_RET = 0xc2, \textcolor{comment}{// Number of micro-\/ops retired (include fused uops)}}
\DoxyCodeLine{00259         SMC\_DETECTED = 0xc3, \textcolor{comment}{// Number of times self-\/modifying code condition detected}}
\DoxyCodeLine{00260         BR\_INSTR\_RET = 0xc4, \textcolor{comment}{// Number of branch instructions retired}}
\DoxyCodeLine{00261         BR\_MISPRED\_RET = 0xc5, \textcolor{comment}{// Number of mispredicted branch instructions retired}}
\DoxyCodeLine{00262         CYCLES\_INT\_MASKED = 0xc6, \textcolor{comment}{// Cycles while interrupt is disabled}}
\DoxyCodeLine{00263         CYCLES\_INT\_PEDNING\_MASKED = 0xc7, \textcolor{comment}{// Cycles while interrupt is disabled and interrupts are pending}}
\DoxyCodeLine{00264         HW\_INT\_RX = 0xc8, \textcolor{comment}{// Number of hardware interrupts received}}
\DoxyCodeLine{00265         BR\_TAKEN\_RET = 0xc9, \textcolor{comment}{// Number of taken branch instruction retired}}
\DoxyCodeLine{00266         BR\_MISPRED\_TAKEN\_RET = 0xca, \textcolor{comment}{// Number of taken and mispredicted branch instructions retired}}
\DoxyCodeLine{00267         MMX\_FP\_TRANS = 0xcc, \textcolor{comment}{// Transitions from MMX (TM) Instructions to Floating Point Instructions}}
\DoxyCodeLine{00268         MMX\_FP\_TRANS\_\_MASK\_\_COREDUO\_MMX\_FP\_TRANS\_\_TO\_FP = 0x0, \textcolor{comment}{// Number of transitions from MMX to X87}}
\DoxyCodeLine{00269         MMX\_FP\_TRANS\_\_MASK\_\_COREDUO\_MMX\_FP\_TRANS\_\_TO\_MMX = 0x100, \textcolor{comment}{// Number of transitions from X87 to MMX}}
\DoxyCodeLine{00270         MMX\_ASSIST = 0xcd, \textcolor{comment}{// Number of EMMS executed}}
\DoxyCodeLine{00271         MMX\_INSTR\_RET = 0xce, \textcolor{comment}{// Number of MMX instruction retired}}
\DoxyCodeLine{00272         INSTR\_DECODED = 0xd0, \textcolor{comment}{// Number of instruction decoded}}
\DoxyCodeLine{00273         ESP\_UOPS = 0xd7, \textcolor{comment}{// Number of ESP folding instruction decoded}}
\DoxyCodeLine{00274         SSE\_INSTRUCTIONS\_RETIRED = 0xd8, \textcolor{comment}{// Number of SSE/SSE2 instructions retired (packed and scalar)}}
\DoxyCodeLine{00275         SSE\_INSTRUCTIONS\_RETIRED\_\_MASK\_\_COREDUO\_SSE\_INSTRUCTIONS\_RETIRED\_\_SINGLE = 0x0, \textcolor{comment}{// Number of SSE/SSE2 single precision instructions retired (packed and scalar)}}
\DoxyCodeLine{00276         SSE\_INSTRUCTIONS\_RETIRED\_\_MASK\_\_COREDUO\_SSE\_INSTRUCTIONS\_RETIRED\_\_SCALAR\_SINGLE = 0x100, \textcolor{comment}{// Number of SSE/SSE2 scalar single precision instructions retired}}
\DoxyCodeLine{00277         SSE\_INSTRUCTIONS\_RETIRED\_\_MASK\_\_COREDUO\_SSE\_INSTRUCTIONS\_RETIRED\_\_PACKED\_DOUBLE = 0x200, \textcolor{comment}{// Number of SSE/SSE2 packed double precision instructions retired}}
\DoxyCodeLine{00278         SSE\_INSTRUCTIONS\_RETIRED\_\_MASK\_\_COREDUO\_SSE\_INSTRUCTIONS\_RETIRED\_\_DOUBLE = 0x300, \textcolor{comment}{// Number of SSE/SSE2 scalar double precision instructions retired}}
\DoxyCodeLine{00279         SSE\_INSTRUCTIONS\_RETIRED\_\_MASK\_\_COREDUO\_SSE\_INSTRUCTIONS\_RETIRED\_\_INT\_128 = 0x400, \textcolor{comment}{// Number of SSE2 128 bit integer  instructions retired}}
\DoxyCodeLine{00280         SSE\_COMP\_INSTRUCTIONS\_RETIRED = 0xd9, \textcolor{comment}{// Number of computational SSE/SSE2 instructions retired (does not include AND}}
\DoxyCodeLine{00281         SSE\_COMP\_INSTRUCTIONS\_RETIRED\_\_MASK\_\_COREDUO\_SSE\_COMP\_INSTRUCTIONS\_RETIRED\_\_PACKED\_SINGLE = 0x0, \textcolor{comment}{// Number of SSE/SSE2 packed single precision compute instructions retired (does not include AND}}
\DoxyCodeLine{00282         SSE\_COMP\_INSTRUCTIONS\_RETIRED\_\_MASK\_\_COREDUO\_SSE\_COMP\_INSTRUCTIONS\_RETIRED\_\_SCALAR\_SINGLE = 0x100, \textcolor{comment}{// Number of SSE/SSE2 scalar single precision compute instructions retired (does not include AND}}
\DoxyCodeLine{00283         SSE\_COMP\_INSTRUCTIONS\_RETIRED\_\_MASK\_\_COREDUO\_SSE\_COMP\_INSTRUCTIONS\_RETIRED\_\_PACKED\_DOUBLE = 0x200, \textcolor{comment}{// Number of SSE/SSE2 packed double precision compute instructions retired (does not include AND}}
\DoxyCodeLine{00284         SSE\_COMP\_INSTRUCTIONS\_RETIRED\_\_MASK\_\_COREDUO\_SSE\_COMP\_INSTRUCTIONS\_RETIRED\_\_SCALAR\_DOUBLE = 0x300, \textcolor{comment}{// Number of SSE/SSE2 scalar double precision compute instructions retired (does not include AND}}
\DoxyCodeLine{00285         FUSED\_UOPS = 0xda, \textcolor{comment}{// Fused uops retired}}
\DoxyCodeLine{00286         FUSED\_UOPS\_\_MASK\_\_COREDUO\_FUSED\_UOPS\_\_ALL = 0x0, \textcolor{comment}{// All fused uops retired}}
\DoxyCodeLine{00287         FUSED\_UOPS\_\_MASK\_\_COREDUO\_FUSED\_UOPS\_\_LOADS = 0x100, \textcolor{comment}{// Fused load uops retired}}
\DoxyCodeLine{00288         FUSED\_UOPS\_\_MASK\_\_COREDUO\_FUSED\_UOPS\_\_STORES = 0x200, \textcolor{comment}{// Fused load uops retired}}
\DoxyCodeLine{00289         UNFUSION = 0xdb, \textcolor{comment}{// Number of unfusion events in the ROB (due to exception)}}
\DoxyCodeLine{00290         BR\_INSTR\_DECODED = 0xe0, \textcolor{comment}{// Branch instructions decoded}}
\DoxyCodeLine{00291         BTB\_MISSES = 0xe2, \textcolor{comment}{// Number of branches the BTB did not produce a prediction}}
\DoxyCodeLine{00292         BR\_BOGUS = 0xe4, \textcolor{comment}{// Number of bogus branches}}
\DoxyCodeLine{00293         BACLEARS = 0xe6, \textcolor{comment}{// Number of BAClears asserted}}
\DoxyCodeLine{00294         PREF\_RQSTS\_UP = 0xf0, \textcolor{comment}{// Number of hardware prefetch requests issued in forward streams}}
\DoxyCodeLine{00295         PREF\_RQSTS\_DN = 0xf8, \textcolor{comment}{// Number of hardware prefetch requests issued in backward streams}}
\DoxyCodeLine{00296         }
\DoxyCodeLine{00297     \};}
\DoxyCodeLine{00298 \};}
\DoxyCodeLine{00299 }
\DoxyCodeLine{00300 \textcolor{keyword}{namespace }coreduo = optkit::intel::coreduo;}

\end{DoxyCode}
