/* Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Full Version */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CE6E22) Path("D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/") File("my_uart_top.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
