digraph "CFG for '_Z31gpu_stencil2D_4pt_hack5_cp_colsPdS_S_iiii' function" {
	label="CFG for '_Z31gpu_stencil2D_4pt_hack5_cp_colsPdS_S_iiii' function";

	Node0x453f560 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %9 = mul i32 %8, %4\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = mul i32 %10, %3\l  %12 = mul nsw i32 %9, %6\l  %13 = add nsw i32 %12, %11\l  %14 = add nsw i32 %11, 1\l  %15 = icmp sge i32 %14, %6\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %17 = shl i32 %10, 1\l  %18 = mul i32 %17, %5\l  %19 = add i32 %9, %16\l  %20 = add i32 %19, %18\l  %21 = add nsw i32 %20, %5\l  %22 = icmp sge i32 %19, %5\l  br i1 %22, label %31, label %23\l|{<s0>T|<s1>F}}"];
	Node0x453f560:s0 -> Node0x45414b0;
	Node0x453f560:s1 -> Node0x4541540;
	Node0x4541540 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%23:\l23:                                               \l  %24 = mul nsw i32 %16, %6\l  %25 = add nsw i32 %13, %24\l  %26 = sext i32 %25 to i64\l  %27 = getelementptr inbounds double, double addrspace(1)* %0, i64 %26\l  %28 = load double, double addrspace(1)* %27, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %29 = sext i32 %20 to i64\l  %30 = getelementptr inbounds double, double addrspace(1)* %1, i64 %29\l  store double %28, double addrspace(1)* %30, align 8, !tbaa !5\l  br label %31\l}"];
	Node0x4541540 -> Node0x45414b0;
	Node0x45414b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%31:\l31:                                               \l  %32 = select i1 %15, i1 true, i1 %22\l  br i1 %32, label %42, label %33\l|{<s0>T|<s1>F}}"];
	Node0x45414b0:s0 -> Node0x45410d0;
	Node0x45414b0:s1 -> Node0x4541120;
	Node0x4541120 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%33:\l33:                                               \l  %34 = mul nsw i32 %16, %6\l  %35 = add i32 %34, 1\l  %36 = add i32 %35, %13\l  %37 = sext i32 %36 to i64\l  %38 = getelementptr inbounds double, double addrspace(1)* %0, i64 %37\l  %39 = load double, double addrspace(1)* %38, align 8, !tbaa !5\l  %40 = sext i32 %21 to i64\l  %41 = getelementptr inbounds double, double addrspace(1)* %1, i64 %40\l  store double %39, double addrspace(1)* %41, align 8, !tbaa !5\l  br label %42\l}"];
	Node0x4541120 -> Node0x45410d0;
	Node0x45410d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%42:\l42:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  ret void\l}"];
}
