mask-axi-lite-slave.v,verilog,xil_defaultlib,../../../../Users/machs/Software/ECE532/assignment_1/assignment_1.srcs/sources_1/new/mask-axi-lite-slave.v,incdir="$ref_dir/../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mask532.v,verilog,xil_defaultlib,../../../../Users/machs/Software/ECE532/assignment_1/assignment_1.srcs/sources_1/new/mask532.v,incdir="$ref_dir/../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mask_axi_lite_master.v,verilog,xil_defaultlib,../../../../Users/machs/Software/ECE532/assignment_1/assignment_1.srcs/sources_1/new/mask_axi_lite_master.v,incdir="$ref_dir/../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mask_axi532.v,verilog,xil_defaultlib,../../../../Users/machs/Software/ECE532/assignment_1/assignment_1.srcs/sources_1/new/mask_axi532.v,incdir="$ref_dir/../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_mask_axi532_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mask_axi532_0_0/sim/design_1_mask_axi532_0_0.v,incdir="$ref_dir/../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_vip_0_0_pkg.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv,incdir="$ref_dir/../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_vip_0_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv,incdir="$ref_dir/../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd,incdir="$ref_dir/../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_xbar_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v,incdir="$ref_dir/../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_xbar_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v,incdir="$ref_dir/../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_bram_ctrl_0_bram_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v,incdir="$ref_dir/../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../assignment_1_part_3_new.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
