// Seed: 872334055
module module_0 (
    input tri0 id_0
);
  final begin : LABEL_0
    {{-1, {id_0, (1'b0), id_0}, -1}, id_0, 1, (id_0), id_0, -1, id_0} = 1'b0;
  end
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd75,
    parameter id_9  = 32'd1
) (
    input wand id_0,
    input supply0 id_1,
    input wand id_2,
    input tri id_3,
    input wand id_4,
    output supply1 id_5,
    input tri id_6,
    output uwire id_7
);
  wire  _id_9  ,  id_10  ,  _id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  [  id_9  **  id_11  : "" ]  ,  id_20  ,  id_21  ;
  id_22 :
  assert property (@(1 ^ id_6 < id_4) id_3)
  else;
  wire id_23;
  module_0 modCall_1 (id_0);
  uwire id_24;
  assign #(1) id_24 = -1;
endmodule
