

================================================================
== Vitis HLS Report for 'write_task'
================================================================
* Date:           Sun Feb 23 14:49:46 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir1
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |       73|     1075|  0.365 us|  5.375 us|   73|  1075|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+-----------+----------+-----+------+------------------------------------------------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                    |
        |                    Instance                   |                Module               |   min   |   max   |    min    |    max   | min |  max |                      Type                      |
        +-----------------------------------------------+-------------------------------------+---------+---------+-----------+----------+-----+------+------------------------------------------------+
        |grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79  |write_task_Pipeline_VITIS_LOOP_54_1  |        2|     1004|  10.000 ns|  5.020 us|    1|  1001|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------+-------------------------------------+---------+---------+-----------+----------+-----+------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      69|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     385|     684|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     559|    -|
|Register         |        -|     -|     193|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     578|    1312|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79  |write_task_Pipeline_VITIS_LOOP_54_1  |        0|   0|  385|  684|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                     |        0|   0|  385|  684|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |icmp_ln54_fu_89_p2  |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    |empty_47_fu_115_p3  |    select|   0|  0|  28|           1|          28|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  69|          34|          30|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  377|         73|    1|         73|
    |ap_done                |    9|          2|    1|          2|
    |gmem_blk_n_AW          |    9|          2|    1|          2|
    |gmem_blk_n_B           |    9|          2|    1|          2|
    |m_axi_gmem_0_AWADDR    |   14|          3|   64|        192|
    |m_axi_gmem_0_AWBURST   |    9|          2|    2|          4|
    |m_axi_gmem_0_AWCACHE   |    9|          2|    4|          8|
    |m_axi_gmem_0_AWID      |    9|          2|    1|          2|
    |m_axi_gmem_0_AWLEN     |   14|          3|   32|         96|
    |m_axi_gmem_0_AWLOCK    |    9|          2|    2|          4|
    |m_axi_gmem_0_AWPROT    |    9|          2|    3|          6|
    |m_axi_gmem_0_AWQOS     |    9|          2|    4|          8|
    |m_axi_gmem_0_AWREGION  |    9|          2|    4|          8|
    |m_axi_gmem_0_AWSIZE    |    9|          2|    3|          6|
    |m_axi_gmem_0_AWUSER    |    9|          2|    1|          2|
    |m_axi_gmem_0_AWVALID   |   14|          3|    1|          3|
    |m_axi_gmem_0_BREADY    |   14|          3|    1|          3|
    |m_axi_gmem_0_WVALID    |    9|          2|    1|          2|
    |out_r_blk_n            |    9|          2|    1|          2|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  559|        113|  128|        425|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |  72|   0|   72|          0|
    |ap_done_reg                                                 |   1|   0|    1|          0|
    |empty_47_reg_148                                            |  28|   0|   28|          0|
    |grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79_ap_start_reg  |   1|   0|    1|          0|
    |p_read_2_reg_137                                            |  32|   0|   32|          0|
    |trunc_ln_reg_142                                            |  59|   0|   59|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 193|   0|  193|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|    write_task|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|    write_task|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|    write_task|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|    write_task|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|    write_task|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|    write_task|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|    write_task|  return value|
|output_r_address0      |  out|   10|   ap_memory|      output_r|         array|
|output_r_ce0           |  out|    1|   ap_memory|      output_r|         array|
|output_r_q0            |   in|   19|   ap_memory|      output_r|         array|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|  256|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|  256|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|    9|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
|out_r_dout             |   in|   64|     ap_fifo|         out_r|       pointer|
|out_r_empty_n          |   in|    1|     ap_fifo|         out_r|       pointer|
|out_r_read             |  out|    1|     ap_fifo|         out_r|       pointer|
|out_r_num_data_valid   |   in|    3|     ap_fifo|         out_r|       pointer|
|out_r_fifo_cap         |   in|    3|     ap_fifo|         out_r|       pointer|
|p_read                 |   in|   32|     ap_none|        p_read|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

