# AES Encryption Wrapper for FPGA

This repository contains the **AES Hardware Wrapper** written in Verilog, designed for FPGA prototyping.
The wrapper interfaces a standard AES core with serial input/output and control signals, enabling easy hardware integration.

---

## ğŸ”¥ Project Overview

* **AES Core** â€” Standard 128-bit AES block
* **AES\_WRAPPER** â€” Converts parallel AES core to serial I/O interface (8-bit input/output)
* **Testbench** â€” Simulates AES\_WRAPPER behavior with sample plaintext/key

---

## ğŸ› ï¸ Block Diagram

<img width="492" height="309" alt="image" src="https://github.com/user-attachments/assets/c2334309-817a-41c2-a7f1-72de63dcd151" />


---

## ğŸ“ Features

* âœ… Serial Plaintext and Key Input (8-bit bus)
* âœ… Serial Ciphertext Output (8-bit bus)
* âœ… AES starts automatically after input collection
* âœ… Output ready signal (`valid`) for ciphertext monitoring
* âœ… Suitable for FPGA & ASIC integration

---

## ğŸš€ Usage

### RTL Files

* `AES.v` â€” AES core (must implement 128-bit encryption logic)
* `AES_WRAPPER.v` â€” Wrapper around AES core with serial interface

### Simulation

* `AES_WRAPPER_tb.v` â€” Testbench simulating wrapper operation

<p align="center">
  <img src="images/aes_waveform.png" alt="AES Simulation Waveform" width="600"/>
</p>

---

## ğŸ–¥ï¸ FPGA Integration Example

* **Clock** â€” 100 MHz
* **I/O Standard** â€” LVCMOS18
* **Reset** â€” Active Low
* **Timing Constraints** â€” Provided for ZCU106

<p align="center">
  <img src="images/fpga_io_setup.png" alt="FPGA I/O Setup Example" width="500"/>
</p>

---

## ğŸ“‚ Directory Structure

```
â”œâ”€â”€ src
â”‚   â”œâ”€â”€ AES.v
â”‚   â”œâ”€â”€ AES_WRAPPER.v
â”œâ”€â”€ sim
â”‚   â”œâ”€â”€ AES_WRAPPER_tb.v
â”œâ”€â”€ constraints
â”‚   â”œâ”€â”€ AES_WRAPPER.xdc
â”œâ”€â”€ images
â”‚   â”œâ”€â”€ aes_wrapper_block.png
â”‚   â”œâ”€â”€ aes_waveform.png
â”‚   â”œâ”€â”€ fpga_io_setup.png
â”œâ”€â”€ README.md
```

---

## ğŸ“œ License

This project is licensed under the [MIT License](LICENSE).

---

## ğŸ‘¨â€ğŸ’» Author

**Fathy Mostafa**
Bachelor of Electronics & Communications Engineering
Cairo University

---

## â­ Give a Star if You Like the Project!
