Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 64d4a11b855748feafb51ed1b7506bc6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot divider_top_behav xil_defaultlib.divider_top -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavior of entity xil_defaultlib.clock_div [clock_div_default]
Compiling architecture behavioral of entity xil_defaultlib.divider_top
Built simulation snapshot divider_top_behav
