 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  yosys_synth_time	  max_yosys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  routed_wirelength	  total_nets_routed	  total_connections_routed	  total_heap_pushes	  total_heap_pops	  logic_block_area_total	  logic_block_area_used	  routing_area_total	  routing_area_per_tile	  crit_path_route_success_iteration	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  route_mem	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  router_lookahead_mem	  router_lookahead_computation_time	 
 soft_fpu_arch_timing.xml	  bfly.v	  common	  27.49	  yosys	  121.85 MiB	  	  -1	  -1	  14.81	  124776	  23	  3.52	  -1	  -1	  42088	  -1	  -1	  1040	  193	  -1	  -1	  success	  v8.0.0-6991-g9a34a83d8-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T19:57:36	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  86748	  193	  64	  4025	  4089	  1	  2736	  1297	  35	  35	  1225	  clb	  auto	  47.4 MiB	  0.61	  24357	  84.7 MiB	  3.32	  0.05	  12.6863	  -3133.42	  -12.6863	  12.6863	  0.11	  0.00566977	  0.00463377	  0.389995	  0.326255	  43509	  23481	  79464	  7440725	  993539	  2.49624e+06	  2.38392e+06	  2.83731e+06	  2316.17	  25	  14.5389	  14.5389	  -3399.68	  -14.5389	  -30.6915	  -0.0851	  84.7 MiB	  1.75	  0.753192	  0.645939	  84.7 MiB	  1.14	 
 soft_fpu_arch_timing.xml	  bgm.v	  common	  57.14	  yosys	  262.68 MiB	  	  -1	  -1	  36.28	  268988	  18	  8.35	  -1	  -1	  50780	  -1	  -1	  1399	  257	  -1	  -1	  success	  v8.0.0-6991-g9a34a83d8-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T19:57:36	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  99808	  257	  32	  6019	  6051	  1	  4011	  1688	  40	  40	  1600	  clb	  auto	  61.1 MiB	  0.85	  32043	  97.5 MiB	  4.92	  0.06	  10.4818	  -4784.81	  -10.4818	  10.4818	  0.14	  0.00573474	  0.00486638	  0.525759	  0.446712	  54837	  27502	  84254	  7518974	  1039642	  3.30999e+06	  3.20684e+06	  3.73324e+06	  2333.28	  22	  11.6047	  11.6047	  -5131.26	  -11.6047	  -27.1139	  -0.0851	  97.5 MiB	  1.54	  0.913236	  0.793769	  97.5 MiB	  1.38	 
 soft_fpu_arch_timing.xml	  dscg.v	  common	  22.58	  yosys	  120.92 MiB	  	  -1	  -1	  16.10	  123820	  25	  1.41	  -1	  -1	  41584	  -1	  -1	  565	  129	  -1	  -1	  success	  v8.0.0-6991-g9a34a83d8-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T19:57:36	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  72948	  129	  64	  2143	  2207	  1	  1543	  758	  26	  26	  676	  clb	  auto	  33.5 MiB	  0.36	  12874	  71.2 MiB	  1.43	  0.02	  14.3664	  -1690.33	  -14.3664	  14.3664	  0.05	  0.00276025	  0.00221028	  0.182101	  0.155182	  23119	  13167	  44172	  4130151	  562348	  1.32031e+06	  1.2951e+06	  1.53374e+06	  2268.84	  24	  15.799	  15.799	  -1841.77	  -15.799	  -8.6998	  -0.0851	  71.2 MiB	  0.93	  0.365655	  0.31762	  71.2 MiB	  0.65	 
 soft_fpu_arch_timing.xml	  fir.v	  common	  17.50	  yosys	  106.63 MiB	  	  -1	  -1	  13.18	  109192	  16	  0.79	  -1	  -1	  40708	  -1	  -1	  472	  161	  -1	  -1	  success	  v8.0.0-6991-g9a34a83d8-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T19:57:36	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  70252	  161	  32	  2041	  2073	  1	  1229	  665	  24	  24	  576	  clb	  auto	  30.9 MiB	  0.22	  6771	  68.6 MiB	  0.84	  0.01	  8.58152	  -1424.06	  -8.58152	  8.58152	  0.04	  0.00153349	  0.00128718	  0.114545	  0.0949873	  11285	  5955	  15360	  1376444	  191049	  1.10943e+06	  1.08192e+06	  1.29802e+06	  2253.51	  25	  9.77275	  9.77275	  -1502.51	  -9.77275	  -36.6753	  -0.0851	  68.6 MiB	  0.35	  0.22831	  0.196895	  68.6 MiB	  0.53	 
 soft_fpu_arch_timing.xml	  mm3.v	  common	  13.21	  yosys	  77.13 MiB	  	  -1	  -1	  9.85	  78980	  11	  0.24	  -1	  -1	  37420	  -1	  -1	  188	  193	  -1	  -1	  success	  v8.0.0-6991-g9a34a83d8-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T19:57:36	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  62416	  193	  32	  904	  936	  1	  583	  413	  21	  21	  441	  io	  auto	  23.0 MiB	  0.10	  2803	  61.0 MiB	  0.29	  0.01	  5.82017	  -484.835	  -5.82017	  5.82017	  0.03	  0.000723705	  0.000619792	  0.0474845	  0.0407881	  4633	  2312	  4580	  414875	  58859	  827486	  430936	  981244.	  2225.04	  18	  6.59157	  6.59157	  -518.556	  -6.59157	  -6.90646	  -0.0851	  61.0 MiB	  0.12	  0.0897538	  0.0792699	  61.0 MiB	  0.38	 
 soft_fpu_arch_timing.xml	  ode.v	  common	  31.06	  yosys	  125.16 MiB	  	  -1	  -1	  12.00	  128168	  24	  4.89	  -1	  -1	  47452	  -1	  -1	  1376	  130	  -1	  -1	  success	  v8.0.0-6991-g9a34a83d8-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T19:57:36	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  96760	  130	  72	  5235	  5307	  1	  3591	  1578	  40	  40	  1600	  clb	  auto	  57.6 MiB	  0.93	  35397	  94.5 MiB	  5.38	  0.06	  13.7468	  -4422.98	  -13.7468	  13.7468	  0.15	  0.00590094	  0.00518214	  0.542682	  0.46073	  61467	  27802	  90970	  8572516	  1132437	  3.30999e+06	  3.15411e+06	  3.73324e+06	  2333.28	  22	  15.1794	  15.1794	  -4765.97	  -15.1794	  -53.7766	  -0.0851	  94.5 MiB	  1.98	  0.945329	  0.8195	  94.5 MiB	  1.65	 
 soft_fpu_arch_timing.xml	  syn2.v	  common	  51.24	  yosys	  151.04 MiB	  	  -1	  -1	  15.52	  154660	  23	  9.60	  -1	  -1	  47612	  -1	  -1	  2290	  161	  -1	  -1	  success	  v8.0.0-6991-g9a34a83d8-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T19:57:36	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  132260	  161	  128	  8356	  8484	  1	  6201	  2579	  50	  50	  2500	  clb	  auto	  84.6 MiB	  1.56	  63583	  127.8 MiB	  12.50	  0.14	  13.437	  -6901.96	  -13.437	  13.437	  0.28	  0.0100562	  0.00891134	  1.15738	  0.963919	  112990	  51030	  168594	  15868739	  2084984	  5.2812e+06	  5.24911e+06	  5.89298e+06	  2357.19	  25	  14.6283	  14.6283	  -7454.97	  -14.6283	  -24.4737	  -0.0851	  127.8 MiB	  3.72	  1.93065	  1.64486	  127.8 MiB	  2.77	 
