`timescale 1ns / 1ps

module b_reg1(
	input wire b_clr1,
	input wire b_ld1,
	input wire b1, 
	input wire clk,
	
	output reg b_reg1
   );
	
	
	always@(posedge clk) begin
		if(b_clr1)begin
			b_reg1 = 0;
		end
		else if(b_ld1) begin
			b_reg1 = b_reg1 + b1;
		end
		else begin
			b_reg1 = b_reg1;
		end
	end

endmodule
