TimeQuest Timing Analyzer report for DE0_myfirstfpga
Wed Jul 20 09:49:41 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'comm_pll|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'comm_pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'comm_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'comm_pll|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'comm_pll|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 0C Model Setup: 'comm_pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'comm_pll|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'comm_pll|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'comm_pll|altpll_component|auto_generated|pll1|clk[1]'
 35. Fast 1200mV 0C Model Setup: 'comm_pll|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'comm_pll|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'comm_pll|altpll_component|auto_generated|pll1|clk[1]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0_myfirstfpga                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------+
; SDC File List                                               ;
+-------------------------+--------+--------------------------+
; SDC File Path           ; Status ; Read at                  ;
+-------------------------+--------+--------------------------+
; DE0_myfirstfpga.out.sdc ; OK     ; Wed Jul 20 09:49:39 2016 ;
+-------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; clk_50MHz                                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                        ; { clk_50MHz }                                            ;
; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; clk_50MHz ; comm_pll|altpll_component|auto_generated|pll1|inclk[0] ; { comm_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 500.000 ; 2.0 MHz   ; 0.000 ; 250.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk_50MHz ; comm_pll|altpll_component|auto_generated|pll1|inclk[0] ; { comm_pll|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 95.82 MHz  ; 95.82 MHz       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 140.06 MHz ; 140.06 MHz      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 87.059 ; 0.000         ;
; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 95.311 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.316 ; 0.000         ;
; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.357 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; clk_50MHz                                            ; 9.747   ; 0.000         ;
; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 99.740  ; 0.000         ;
; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 249.746 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'comm_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 87.059 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.153     ; 12.783     ;
; 87.065 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.153     ; 12.777     ;
; 87.155 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.422     ; 12.418     ;
; 87.161 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.422     ; 12.412     ;
; 87.175 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.153     ; 12.667     ;
; 87.181 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.153     ; 12.661     ;
; 87.271 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.422     ; 12.302     ;
; 87.277 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.422     ; 12.296     ;
; 87.291 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.153     ; 12.551     ;
; 87.297 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.153     ; 12.545     ;
; 87.387 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.422     ; 12.186     ;
; 87.393 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.422     ; 12.180     ;
; 87.407 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[8]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.153     ; 12.435     ;
; 87.413 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[9]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.153     ; 12.429     ;
; 87.453 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.443     ; 12.099     ;
; 87.459 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.443     ; 12.093     ;
; 87.482 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.435     ; 12.078     ;
; 87.488 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.435     ; 12.072     ;
; 87.503 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[8]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.422     ; 12.070     ;
; 87.509 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[9]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.422     ; 12.064     ;
; 87.523 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[6]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.153     ; 12.319     ;
; 87.529 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[7]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.153     ; 12.313     ;
; 87.549 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.429     ; 12.017     ;
; 87.555 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.429     ; 12.011     ;
; 87.559 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.445     ; 11.991     ;
; 87.565 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.445     ; 11.985     ;
; 87.569 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.443     ; 11.983     ;
; 87.575 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.443     ; 11.977     ;
; 87.598 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.435     ; 11.962     ;
; 87.604 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.435     ; 11.956     ;
; 87.607 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3         ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.443     ; 11.945     ;
; 87.613 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3         ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.443     ; 11.939     ;
; 87.619 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[6]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.422     ; 11.954     ;
; 87.625 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[7]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.422     ; 11.948     ;
; 87.634 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.424     ; 11.937     ;
; 87.634 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.428     ; 11.933     ;
; 87.639 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[4]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.153     ; 12.203     ;
; 87.640 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.424     ; 11.931     ;
; 87.640 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.428     ; 11.927     ;
; 87.645 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[5]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.153     ; 12.197     ;
; 87.665 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.429     ; 11.901     ;
; 87.671 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.425     ; 11.899     ;
; 87.671 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.429     ; 11.895     ;
; 87.675 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.445     ; 11.875     ;
; 87.677 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17        ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.425     ; 11.893     ;
; 87.681 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.445     ; 11.869     ;
; 87.685 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.443     ; 11.867     ;
; 87.691 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.443     ; 11.861     ;
; 87.696 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.431     ; 11.868     ;
; 87.702 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.431     ; 11.862     ;
; 87.709 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.436     ; 11.850     ;
; 87.714 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.435     ; 11.846     ;
; 87.715 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.436     ; 11.844     ;
; 87.720 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.435     ; 11.840     ;
; 87.723 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3         ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.443     ; 11.829     ;
; 87.729 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3         ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.443     ; 11.823     ;
; 87.735 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[4]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.422     ; 11.838     ;
; 87.741 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[5]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.422     ; 11.832     ;
; 87.750 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.424     ; 11.821     ;
; 87.750 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.428     ; 11.817     ;
; 87.755 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[2]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.153     ; 12.087     ;
; 87.756 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.424     ; 11.815     ;
; 87.756 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.428     ; 11.811     ;
; 87.761 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[3]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.153     ; 12.081     ;
; 87.781 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.429     ; 11.785     ;
; 87.787 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.425     ; 11.783     ;
; 87.787 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.429     ; 11.779     ;
; 87.791 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.445     ; 11.759     ;
; 87.793 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.425     ; 11.777     ;
; 87.797 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.445     ; 11.753     ;
; 87.801 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[8]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.443     ; 11.751     ;
; 87.807 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[9]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.443     ; 11.745     ;
; 87.812 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.431     ; 11.752     ;
; 87.818 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.431     ; 11.746     ;
; 87.825 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.436     ; 11.734     ;
; 87.830 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[8]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.435     ; 11.730     ;
; 87.831 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.436     ; 11.728     ;
; 87.836 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[9]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.435     ; 11.724     ;
; 87.839 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3         ; output_to_12bitDAC:DAC1_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.443     ; 11.713     ;
; 87.845 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3         ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.443     ; 11.707     ;
; 87.851 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[2]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.422     ; 11.722     ;
; 87.857 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[3]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.422     ; 11.716     ;
; 87.866 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.424     ; 11.705     ;
; 87.866 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.428     ; 11.701     ;
; 87.866 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.426     ; 11.703     ;
; 87.872 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.424     ; 11.699     ;
; 87.872 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.428     ; 11.695     ;
; 87.872 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.426     ; 11.697     ;
; 87.877 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[1]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.153     ; 11.965     ;
; 87.897 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[8]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.429     ; 11.669     ;
; 87.902 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.444     ; 11.649     ;
; 87.903 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17        ; output_to_12bitDAC:DAC1_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.425     ; 11.667     ;
; 87.903 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[9]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.429     ; 11.663     ;
; 87.907 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[8]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.445     ; 11.643     ;
; 87.908 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24        ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.444     ; 11.643     ;
; 87.909 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17        ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.425     ; 11.661     ;
; 87.913 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[9]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.445     ; 11.637     ;
; 87.917 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[6]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.443     ; 11.635     ;
; 87.923 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[7]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.443     ; 11.629     ;
; 87.925 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9         ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.436     ; 11.634     ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'comm_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 95.311 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 4.879      ;
; 95.315 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 4.874      ;
; 95.336 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.160      ; 4.852      ;
; 95.586 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.156      ; 4.598      ;
; 95.619 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.158      ; 4.567      ;
; 95.626 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 4.556      ;
; 95.645 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.152      ; 4.535      ;
; 95.707 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 4.483      ;
; 95.732 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 4.458      ;
; 95.766 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.164      ; 4.426      ;
; 95.795 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 4.395      ;
; 95.822 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.164      ; 4.370      ;
; 95.827 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 4.363      ;
; 95.917 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.156      ; 4.267      ;
; 95.944 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.158      ; 4.242      ;
; 95.945 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 4.237      ;
; 95.948 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.160      ; 4.240      ;
; 95.985 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.164      ; 4.207      ;
; 95.988 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.158      ; 4.198      ;
; 96.021 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 4.169      ;
; 96.032 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 4.157      ;
; 96.043 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.163      ; 4.148      ;
; 96.053 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 4.136      ;
; 96.064 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 4.125      ;
; 96.100 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.081      ;
; 96.104 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 4.085      ;
; 96.108 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.160      ; 4.080      ;
; 96.209 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 3.973      ;
; 96.230 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.951      ;
; 96.253 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 3.937      ;
; 96.271 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 3.911      ;
; 96.290 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.159      ; 3.897      ;
; 96.291 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a0~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.157      ; 3.894      ;
; 96.292 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 3.897      ;
; 96.293 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 3.897      ;
; 96.298 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 3.892      ;
; 96.306 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 3.876      ;
; 96.314 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.867      ;
; 96.316 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 3.873      ;
; 96.338 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.156      ; 3.846      ;
; 96.344 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.158      ; 3.842      ;
; 96.368 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 3.814      ;
; 96.374 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.156      ; 3.810      ;
; 96.390 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.158      ; 3.796      ;
; 96.390 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 3.792      ;
; 96.398 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.160      ; 3.790      ;
; 96.416 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 3.763      ;
; 96.429 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.752      ;
; 96.473 ; output_to_12bitDAC:DAC0_inst|read_addr[10] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.158      ; 3.713      ;
; 96.478 ; output_to_12bitDAC:DAC0_inst|read_addr[10] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.156      ; 3.706      ;
; 96.499 ; output_to_12bitDAC:DAC0_inst|read_addr[10] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 3.683      ;
; 96.507 ; output_to_12bitDAC:DAC0_inst|read_addr[11] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.674      ;
; 96.524 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.152      ; 3.656      ;
; 96.524 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 3.655      ;
; 96.526 ; output_to_12bitDAC:DAC0_inst|read_addr[10] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.160      ; 3.662      ;
; 96.526 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.655      ;
; 96.535 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.152      ; 3.645      ;
; 96.535 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.646      ;
; 96.552 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 3.627      ;
; 96.558 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 3.624      ;
; 96.569 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 3.621      ;
; 96.572 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.609      ;
; 96.584 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 3.598      ;
; 96.584 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.160      ; 3.604      ;
; 96.590 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.591      ;
; 96.592 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 3.597      ;
; 96.593 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.147      ; 3.582      ;
; 96.596 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 3.583      ;
; 96.597 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.149      ; 3.580      ;
; 96.605 ; output_to_12bitDAC:DAC0_inst|read_addr[10] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.576      ;
; 96.623 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.156      ; 3.561      ;
; 96.625 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.148      ; 3.551      ;
; 96.634 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 3.555      ;
; 96.640 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.160      ; 3.548      ;
; 96.666 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 3.523      ;
; 96.676 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 3.506      ;
; 96.697 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.484      ;
; 96.697 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.484      ;
; 96.701 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a1~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.150      ; 3.477      ;
; 96.701 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.152      ; 3.479      ;
; 96.702 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.156      ; 3.482      ;
; 96.702 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.152      ; 3.478      ;
; 96.703 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 3.479      ;
; 96.712 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.152      ; 3.468      ;
; 96.728 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.148      ; 3.448      ;
; 96.730 ; output_to_12bitDAC:DAC0_inst|read_addr[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.451      ;
; 96.730 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.149      ; 3.447      ;
; 96.735 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.158      ; 3.451      ;
; 96.738 ; output_to_12bitDAC:DAC0_inst|read_addr[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.443      ;
; 96.738 ; output_to_12bitDAC:DAC0_inst|read_addr[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.152      ; 3.442      ;
; 96.752 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 3.437      ;
; 96.754 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 3.428      ;
; 96.755 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.146      ; 3.419      ;
; 96.774 ; output_to_12bitDAC:DAC0_inst|read_addr[11] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 3.416      ;
; 96.780 ; output_to_12bitDAC:DAC0_inst|read_addr[3]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 3.409      ;
; 96.785 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 3.404      ;
; 96.788 ; output_to_12bitDAC:DAC0_inst|read_addr[11] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.149      ; 3.389      ;
; 96.790 ; output_to_12bitDAC:DAC0_inst|read_addr[5]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.391      ;
; 96.790 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 3.392      ;
; 96.799 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.143      ; 3.372      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'comm_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.316 ; FT245Comm:comm_inst|addr_comm[8]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.886      ;
; 0.335 ; FT245Comm:comm_inst|addr_comm[4]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.906      ;
; 0.358 ; FT245Comm:comm_inst|run_wavex              ; FT245Comm:comm_inst|run_wavex                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|run_count[1]           ; FT245Comm:comm_inst|run_count[1]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|run_count[0]           ; FT245Comm:comm_inst|run_count[0]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|chanx_wren             ; FT245Comm:comm_inst|chanx_wren                                                                                     ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|data_out[8]            ; FT245Comm:comm_inst|data_out[8]                                                                                    ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|data_out[9]            ; FT245Comm:comm_inst|data_out[9]                                                                                    ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|data_out[10]           ; FT245Comm:comm_inst|data_out[10]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|data_out[11]           ; FT245Comm:comm_inst|data_out[11]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|data_out[12]           ; FT245Comm:comm_inst|data_out[12]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|data_out[13]           ; FT245Comm:comm_inst|data_out[13]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|data_out[14]           ; FT245Comm:comm_inst|data_out[14]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|data_out[15]           ; FT245Comm:comm_inst|data_out[15]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[15]              ; FT245Comm:comm_inst|count[15]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|command.NONE           ; FT245Comm:comm_inst|command.NONE                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[14]              ; FT245Comm:comm_inst|count[14]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[13]              ; FT245Comm:comm_inst|count[13]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[12]              ; FT245Comm:comm_inst|count[12]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[11]              ; FT245Comm:comm_inst|count[11]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[10]              ; FT245Comm:comm_inst|count[10]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[9]               ; FT245Comm:comm_inst|count[9]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[8]               ; FT245Comm:comm_inst|count[8]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[7]               ; FT245Comm:comm_inst|count[7]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[6]               ; FT245Comm:comm_inst|count[6]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[5]               ; FT245Comm:comm_inst|count[5]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[4]               ; FT245Comm:comm_inst|count[4]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[3]               ; FT245Comm:comm_inst|count[3]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[2]               ; FT245Comm:comm_inst|count[2]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[1]               ; FT245Comm:comm_inst|count[1]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[0]               ; FT245Comm:comm_inst|count[0]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|command.WRITE1                                                                                 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|command.WRITE2         ; FT245Comm:comm_inst|command.WRITE2                                                                                 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|command.BURST2         ; FT245Comm:comm_inst|command.BURST2                                                                                 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|command.BURST1         ; FT245Comm:comm_inst|command.BURST1                                                                                 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|command.CHANNEL1       ; FT245Comm:comm_inst|command.CHANNEL1                                                                               ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; FT245Comm:comm_inst|command.SETADDR1       ; FT245Comm:comm_inst|command.SETADDR1                                                                               ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; FT245Comm:comm_inst|command.SETADDR2       ; FT245Comm:comm_inst|command.SETADDR2                                                                               ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; FT245Comm:comm_inst|addr_comm[0]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.930      ;
; 0.361 ; FT245Comm:comm_inst|comm_state.IDLE        ; FT245Comm:comm_inst|comm_state.IDLE                                                                                ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.365 ; FT245Comm:comm_inst|addr_comm[2]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.935      ;
; 0.366 ; FT245Comm:comm_inst|addr_comm[6]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.940      ;
; 0.370 ; FT245Comm:comm_inst|addr_comm[10]          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.940      ;
; 0.374 ; FT245Comm:comm_inst|addr_comm[11]          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.944      ;
; 0.378 ; FT245Comm:comm_inst|run_count[0]           ; FT245Comm:comm_inst|run_count[1]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.402 ; FT245Comm:comm_inst|command.BURST1         ; FT245Comm:comm_inst|command.BURST2                                                                                 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.621      ;
; 0.412 ; FT245Comm:comm_inst|comm_state.IDLE        ; FT245Comm:comm_inst|count[11]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.631      ;
; 0.413 ; FT245Comm:comm_inst|comm_state.IDLE        ; FT245Comm:comm_inst|count[10]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.632      ;
; 0.413 ; FT245Comm:comm_inst|comm_state.IDLE        ; FT245Comm:comm_inst|count[9]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.632      ;
; 0.417 ; FT245Comm:comm_inst|comm_state.IDLE        ; FT245Comm:comm_inst|count[8]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.636      ;
; 0.432 ; output_to_12bitDAC:DAC0_inst|read_addr[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.108      ;
; 0.438 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|data_out[13]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.657      ;
; 0.439 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|data_out[14]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.658      ;
; 0.440 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|data_out[9]                                                                                    ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.659      ;
; 0.440 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|data_out[10]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.659      ;
; 0.440 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|data_out[15]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.659      ;
; 0.442 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|data_out[8]                                                                                    ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.661      ;
; 0.445 ; output_to_12bitDAC:DAC0_inst|read_addr[5]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.113      ;
; 0.448 ; output_to_12bitDAC:DAC1_inst|read_addr[6]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.123      ;
; 0.457 ; output_to_12bitDAC:DAC0_inst|read_addr[10] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.125      ;
; 0.459 ; output_to_12bitDAC:DAC0_inst|read_addr[3]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.127      ;
; 0.459 ; output_to_12bitDAC:DAC0_inst|read_addr[4]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.127      ;
; 0.464 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.139      ;
; 0.478 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.153      ;
; 0.480 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.155      ;
; 0.486 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.154      ;
; 0.487 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.163      ;
; 0.490 ; output_to_12bitDAC:DAC1_inst|read_addr[2]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.165      ;
; 0.500 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.168      ;
; 0.504 ; output_to_12bitDAC:DAC0_inst|read_addr[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.172      ;
; 0.517 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.192      ;
; 0.519 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.195      ;
; 0.521 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.196      ;
; 0.521 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 1.185      ;
; 0.522 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.198      ;
; 0.531 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.207      ;
; 0.537 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.213      ;
; 0.547 ; FT245Comm:comm_inst|data_out[9]            ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_datain_reg0   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.125      ;
; 0.550 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.227      ;
; 0.552 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.227      ;
; 0.556 ; output_to_12bitDAC:DAC0_inst|read_addr[5]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.232      ;
; 0.556 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.232      ;
; 0.564 ; FT245Comm:comm_inst|addr_comm[3]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.134      ;
; 0.577 ; output_to_12bitDAC:DAC0_inst|read_addr[5]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.253      ;
; 0.581 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.240      ;
; 0.588 ; FT245Comm:comm_inst|addr_comm[0]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.166      ;
; 0.596 ; FT245Comm:comm_inst|command.SETADDR1       ; FT245Comm:comm_inst|command.SETADDR2                                                                               ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.814      ;
; 0.597 ; FT245Comm:comm_inst|addr_comm[8]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.168      ;
; 0.598 ; FT245Comm:comm_inst|addr_comm[0]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.169      ;
; 0.600 ; FT245Comm:comm_inst|addr_comm[2]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.171      ;
; 0.600 ; FT245Comm:comm_inst|addr_comm[1]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.171      ;
; 0.606 ; FT245Comm:comm_inst|addr_comm[9]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.174      ;
; 0.609 ; FT245Comm:comm_inst|addr_comm[7]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.176      ;
; 0.609 ; FT245Comm:comm_inst|addr_comm[7]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.185      ;
; 0.610 ; FT245Comm:comm_inst|addr_comm[10]          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.185      ;
; 0.613 ; FT245Comm:comm_inst|addr_comm[2]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.185      ;
; 0.613 ; FT245Comm:comm_inst|addr_comm[9]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.175      ;
; 0.614 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.290      ;
; 0.617 ; FT245Comm:comm_inst|addr_comm[9]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.177      ;
; 0.617 ; FT245Comm:comm_inst|addr_comm[1]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.182      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'comm_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                               ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[28]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[28]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[24]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[24]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[21]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[21]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[20]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[20]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[19]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[19]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[18]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[18]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[17]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[17]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[16]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[16]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[15]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[15]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[14]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[14]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[13]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[13]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[12]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[12]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[10]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[10]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[8]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[8]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[7]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[7]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[6]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[6]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[5]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[5]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[4]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[4]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[3]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[3]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]     ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; logic_processor:inst|LO1_int                    ; logic_processor:inst|LO1_int                    ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[2]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[2]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[1]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[1]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[0]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[0]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[31]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[31]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[30]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[30]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[29]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[29]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[27]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[27]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[26]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[26]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[25]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[25]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[23]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[23]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[22]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[22]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[11]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[11]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[9]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[9]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_state          ; output_to_12bitDAC:DAC1_inst|dac_state          ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]     ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]     ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]     ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]     ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]     ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|time_dac_i[9]      ; output_to_12bitDAC:DAC1_inst|time_dac_i[9]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|time_dac_i[8]      ; output_to_12bitDAC:DAC1_inst|time_dac_i[8]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|time_dac_i[7]      ; output_to_12bitDAC:DAC1_inst|time_dac_i[7]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|time_dac_i[6]      ; output_to_12bitDAC:DAC1_inst|time_dac_i[6]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|time_dac_i[5]      ; output_to_12bitDAC:DAC1_inst|time_dac_i[5]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|time_dac_i[1]      ; output_to_12bitDAC:DAC1_inst|time_dac_i[1]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|timing             ; output_to_12bitDAC:DAC1_inst|timing             ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.NONE ; output_to_12bitDAC:DAC1_inst|dac_read_mode.NONE ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[31]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[31]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[30]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[30]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[29]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[29]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[28]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[28]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[27]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[27]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[26]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[26]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[25]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[25]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[24]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[24]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[23]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[23]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[22]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[22]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[21]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[21]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[20]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[20]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[19]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[19]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[18]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[18]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[17]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[17]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[16]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[16]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[15]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[15]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[14]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[14]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[13]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[13]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[12]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[12]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[11]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[11]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[10]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[10]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[9]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[9]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[8]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[8]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[7]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[7]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[6]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[6]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[5]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[5]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[4]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[4]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[3]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[3]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[2]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[2]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[1]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[1]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[0]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[0]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_state          ; output_to_12bitDAC:DAC0_inst|dac_state          ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|time_dac_i[15]     ; output_to_12bitDAC:DAC0_inst|time_dac_i[15]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|timing             ; output_to_12bitDAC:DAC0_inst|timing             ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_read_mode.NONE ; output_to_12bitDAC:DAC0_inst|dac_read_mode.NONE ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|time_dac_i[14]     ; output_to_12bitDAC:DAC0_inst|time_dac_i[14]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|time_dac_i[13]     ; output_to_12bitDAC:DAC0_inst|time_dac_i[13]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|time_dac_i[12]     ; output_to_12bitDAC:DAC0_inst|time_dac_i[12]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|time_dac_i[11]     ; output_to_12bitDAC:DAC0_inst|time_dac_i[11]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|time_dac_i[10]     ; output_to_12bitDAC:DAC0_inst|time_dac_i[10]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|time_dac_i[9]      ; output_to_12bitDAC:DAC0_inst|time_dac_i[9]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|time_dac_i[8]      ; output_to_12bitDAC:DAC0_inst|time_dac_i[8]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|time_dac_i[7]      ; output_to_12bitDAC:DAC0_inst|time_dac_i[7]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|time_dac_i[6]      ; output_to_12bitDAC:DAC0_inst|time_dac_i[6]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|time_dac_i[1]      ; output_to_12bitDAC:DAC0_inst|time_dac_i[1]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.DONE ; output_to_12bitDAC:DAC1_inst|dac_read_mode.DONE ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; output_to_12bitDAC:DAC0_inst|dac_read_mode.DONE ; output_to_12bitDAC:DAC0_inst|dac_read_mode.DONE ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.371 ; output_to_12bitDAC:DAC0_inst|dac_out_read[22]   ; output_to_12bitDAC:DAC0_inst|dac_q[2]           ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.590      ;
; 0.372 ; output_to_12bitDAC:DAC1_inst|dac_out_read[28]   ; output_to_12bitDAC:DAC1_inst|dac_q[8]           ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; output_to_12bitDAC:DAC1_inst|dac_out_read[24]   ; output_to_12bitDAC:DAC1_inst|dac_q[4]           ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; output_to_12bitDAC:DAC0_inst|dac_out_read[27]   ; output_to_12bitDAC:DAC0_inst|dac_q[7]           ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.591      ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 66
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 284.367 ns




+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 107.31 MHz ; 107.31 MHz      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 153.3 MHz  ; 153.3 MHz       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 88.421 ; 0.000         ;
; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 95.754 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.309 ; 0.000         ;
; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.311 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; clk_50MHz                                            ; 9.709   ; 0.000         ;
; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 99.743  ; 0.000         ;
; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 249.743 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'comm_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 88.421 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.136     ; 11.438     ;
; 88.437 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.377     ; 11.181     ;
; 88.443 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.377     ; 11.175     ;
; 88.445 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.136     ; 11.414     ;
; 88.521 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.136     ; 11.338     ;
; 88.537 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.377     ; 11.081     ;
; 88.543 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.377     ; 11.075     ;
; 88.545 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.136     ; 11.314     ;
; 88.621 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.136     ; 11.238     ;
; 88.637 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.377     ; 10.981     ;
; 88.643 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.377     ; 10.975     ;
; 88.645 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.136     ; 11.214     ;
; 88.721 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[9]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.136     ; 11.138     ;
; 88.737 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[8]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.377     ; 10.881     ;
; 88.743 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[9]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.377     ; 10.875     ;
; 88.745 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[8]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.136     ; 11.114     ;
; 88.821 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[7]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.136     ; 11.038     ;
; 88.828 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.389     ; 10.778     ;
; 88.830 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.398     ; 10.767     ;
; 88.834 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.389     ; 10.772     ;
; 88.837 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[6]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.377     ; 10.781     ;
; 88.843 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[7]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.377     ; 10.775     ;
; 88.845 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[6]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.136     ; 11.014     ;
; 88.854 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.398     ; 10.743     ;
; 88.869 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.399     ; 10.727     ;
; 88.882 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.383     ; 10.730     ;
; 88.888 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.383     ; 10.724     ;
; 88.893 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.399     ; 10.703     ;
; 88.921 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[5]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.136     ; 10.938     ;
; 88.928 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.389     ; 10.678     ;
; 88.930 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.398     ; 10.667     ;
; 88.934 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.389     ; 10.672     ;
; 88.935 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3         ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.397     ; 10.663     ;
; 88.937 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[4]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.377     ; 10.681     ;
; 88.943 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[5]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.377     ; 10.675     ;
; 88.945 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[4]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.136     ; 10.914     ;
; 88.953 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.385     ; 10.657     ;
; 88.954 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.383     ; 10.658     ;
; 88.954 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.398     ; 10.643     ;
; 88.959 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.385     ; 10.651     ;
; 88.959 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3         ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.397     ; 10.639     ;
; 88.960 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.383     ; 10.652     ;
; 88.969 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.399     ; 10.627     ;
; 88.979 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17        ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.380     ; 10.636     ;
; 88.981 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.380     ; 10.634     ;
; 88.982 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.383     ; 10.630     ;
; 88.987 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.380     ; 10.628     ;
; 88.988 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.383     ; 10.624     ;
; 88.993 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.399     ; 10.603     ;
; 89.003 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.380     ; 10.612     ;
; 89.021 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[3]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.136     ; 10.838     ;
; 89.028 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.389     ; 10.578     ;
; 89.030 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.398     ; 10.567     ;
; 89.034 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.389     ; 10.572     ;
; 89.035 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3         ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.397     ; 10.563     ;
; 89.037 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[2]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.377     ; 10.581     ;
; 89.040 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.391     ; 10.564     ;
; 89.043 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[3]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.377     ; 10.575     ;
; 89.045 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[2]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.136     ; 10.814     ;
; 89.053 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.385     ; 10.557     ;
; 89.054 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.383     ; 10.558     ;
; 89.054 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.398     ; 10.543     ;
; 89.059 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.385     ; 10.551     ;
; 89.059 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3         ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.397     ; 10.539     ;
; 89.060 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.383     ; 10.552     ;
; 89.065 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.391     ; 10.539     ;
; 89.069 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.399     ; 10.527     ;
; 89.079 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.380     ; 10.536     ;
; 89.081 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.380     ; 10.534     ;
; 89.082 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.383     ; 10.530     ;
; 89.087 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.380     ; 10.528     ;
; 89.088 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.383     ; 10.524     ;
; 89.093 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.399     ; 10.503     ;
; 89.103 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.380     ; 10.512     ;
; 89.121 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[1]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.136     ; 10.738     ;
; 89.128 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[8]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.389     ; 10.478     ;
; 89.130 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[9]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.398     ; 10.467     ;
; 89.134 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[9]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.389     ; 10.472     ;
; 89.135 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3         ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.397     ; 10.463     ;
; 89.140 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.391     ; 10.464     ;
; 89.143 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[1]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.377     ; 10.475     ;
; 89.145 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.381     ; 10.469     ;
; 89.151 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.381     ; 10.463     ;
; 89.153 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.385     ; 10.457     ;
; 89.154 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.383     ; 10.458     ;
; 89.154 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[8]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.398     ; 10.443     ;
; 89.159 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.385     ; 10.451     ;
; 89.159 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3         ; output_to_12bitDAC:DAC1_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.397     ; 10.439     ;
; 89.160 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.383     ; 10.452     ;
; 89.165 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.391     ; 10.439     ;
; 89.169 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[9]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.399     ; 10.427     ;
; 89.179 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17        ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.380     ; 10.436     ;
; 89.181 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.380     ; 10.434     ;
; 89.182 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[8]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.383     ; 10.430     ;
; 89.187 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.380     ; 10.428     ;
; 89.188 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[9]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.383     ; 10.424     ;
; 89.191 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9         ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.390     ; 10.414     ;
; 89.193 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[8]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.399     ; 10.403     ;
; 89.197 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9         ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.390     ; 10.408     ;
; 89.203 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17        ; output_to_12bitDAC:DAC1_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.380     ; 10.412     ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'comm_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 95.754 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 4.406      ;
; 95.760 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.139      ; 4.399      ;
; 95.780 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.138      ; 4.378      ;
; 95.999 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.134      ; 4.155      ;
; 96.029 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.137      ; 4.128      ;
; 96.032 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 4.120      ;
; 96.047 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.128      ; 4.101      ;
; 96.109 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 4.051      ;
; 96.119 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.141      ; 4.042      ;
; 96.131 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 4.029      ;
; 96.190 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 3.970      ;
; 96.191 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.142      ; 3.971      ;
; 96.218 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 3.942      ;
; 96.292 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.134      ; 3.862      ;
; 96.318 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.834      ;
; 96.335 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.138      ; 3.823      ;
; 96.335 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.137      ; 3.822      ;
; 96.346 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.142      ; 3.816      ;
; 96.383 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 3.777      ;
; 96.413 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.137      ; 3.744      ;
; 96.415 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 3.745      ;
; 96.434 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.139      ; 3.725      ;
; 96.444 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 3.716      ;
; 96.451 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.139      ; 3.708      ;
; 96.463 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 3.697      ;
; 96.489 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.138      ; 3.669      ;
; 96.497 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.655      ;
; 96.558 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.594      ;
; 96.569 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.583      ;
; 96.574 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a0~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.134      ; 3.580      ;
; 96.581 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.131      ; 3.570      ;
; 96.603 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 3.557      ;
; 96.604 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.136      ; 3.552      ;
; 96.605 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.138      ; 3.553      ;
; 96.631 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 3.529      ;
; 96.641 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.139      ; 3.518      ;
; 96.658 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.494      ;
; 96.660 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 3.500      ;
; 96.694 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.458      ;
; 96.700 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.137      ; 3.457      ;
; 96.723 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.134      ; 3.431      ;
; 96.723 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.138      ; 3.435      ;
; 96.727 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.134      ; 3.427      ;
; 96.739 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.413      ;
; 96.745 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.137      ; 3.412      ;
; 96.751 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.401      ;
; 96.771 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.381      ;
; 96.782 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.130      ; 3.368      ;
; 96.816 ; output_to_12bitDAC:DAC0_inst|read_addr[10] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.134      ; 3.338      ;
; 96.824 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.328      ;
; 96.829 ; output_to_12bitDAC:DAC0_inst|read_addr[10] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.137      ; 3.328      ;
; 96.835 ; output_to_12bitDAC:DAC0_inst|read_addr[10] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.317      ;
; 96.840 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.131      ; 3.311      ;
; 96.840 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.130      ; 3.310      ;
; 96.841 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.311      ;
; 96.847 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.131      ; 3.304      ;
; 96.848 ; output_to_12bitDAC:DAC0_inst|read_addr[11] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.304      ;
; 96.856 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.130      ; 3.294      ;
; 96.868 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.124      ; 3.276      ;
; 96.871 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.128      ; 3.277      ;
; 96.871 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.281      ;
; 96.872 ; output_to_12bitDAC:DAC0_inst|read_addr[10] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.138      ; 3.286      ;
; 96.878 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.274      ;
; 96.886 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 3.274      ;
; 96.903 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.249      ;
; 96.904 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.248      ;
; 96.905 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.129      ; 3.244      ;
; 96.908 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.139      ; 3.251      ;
; 96.915 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.125      ; 3.230      ;
; 96.917 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.138      ; 3.241      ;
; 96.947 ; output_to_12bitDAC:DAC0_inst|read_addr[10] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.205      ;
; 96.967 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.134      ; 3.187      ;
; 96.979 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 3.181      ;
; 96.983 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.138      ; 3.175      ;
; 96.995 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.130      ; 3.155      ;
; 96.999 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.153      ;
; 97.006 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.139      ; 3.153      ;
; 97.009 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.128      ; 3.139      ;
; 97.011 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a1~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.127      ; 3.136      ;
; 97.024 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.128      ;
; 97.026 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.131      ; 3.125      ;
; 97.031 ; output_to_12bitDAC:DAC0_inst|read_addr[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.121      ;
; 97.036 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.134      ; 3.118      ;
; 97.044 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.108      ;
; 97.051 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.128      ; 3.097      ;
; 97.052 ; output_to_12bitDAC:DAC0_inst|read_addr[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.131      ; 3.099      ;
; 97.053 ; output_to_12bitDAC:DAC0_inst|read_addr[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.099      ;
; 97.053 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.137      ; 3.104      ;
; 97.053 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.129      ; 3.096      ;
; 97.054 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 3.106      ;
; 97.055 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.097      ;
; 97.056 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.125      ; 3.089      ;
; 97.072 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.139      ; 3.087      ;
; 97.083 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.125      ; 3.062      ;
; 97.084 ; output_to_12bitDAC:DAC0_inst|read_addr[3]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.139      ; 3.075      ;
; 97.087 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.120      ; 3.053      ;
; 97.105 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.126      ; 3.041      ;
; 97.105 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a1~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.125      ; 3.040      ;
; 97.109 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.129      ; 3.040      ;
; 97.110 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.042      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'comm_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.309 ; FT245Comm:comm_inst|addr_comm[8]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.822      ;
; 0.312 ; FT245Comm:comm_inst|run_wavex              ; FT245Comm:comm_inst|run_wavex                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|run_count[1]           ; FT245Comm:comm_inst|run_count[1]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|run_count[0]           ; FT245Comm:comm_inst|run_count[0]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|chanx_wren             ; FT245Comm:comm_inst|chanx_wren                                                                                     ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|data_out[8]            ; FT245Comm:comm_inst|data_out[8]                                                                                    ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|data_out[9]            ; FT245Comm:comm_inst|data_out[9]                                                                                    ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|data_out[10]           ; FT245Comm:comm_inst|data_out[10]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|data_out[11]           ; FT245Comm:comm_inst|data_out[11]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|data_out[12]           ; FT245Comm:comm_inst|data_out[12]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|data_out[13]           ; FT245Comm:comm_inst|data_out[13]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|data_out[14]           ; FT245Comm:comm_inst|data_out[14]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|data_out[15]           ; FT245Comm:comm_inst|data_out[15]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|command.NONE           ; FT245Comm:comm_inst|command.NONE                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[11]              ; FT245Comm:comm_inst|count[11]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[10]              ; FT245Comm:comm_inst|count[10]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[9]               ; FT245Comm:comm_inst|count[9]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[8]               ; FT245Comm:comm_inst|count[8]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[7]               ; FT245Comm:comm_inst|count[7]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[6]               ; FT245Comm:comm_inst|count[6]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[5]               ; FT245Comm:comm_inst|count[5]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[4]               ; FT245Comm:comm_inst|count[4]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[3]               ; FT245Comm:comm_inst|count[3]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[2]               ; FT245Comm:comm_inst|count[2]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[1]               ; FT245Comm:comm_inst|count[1]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[0]               ; FT245Comm:comm_inst|count[0]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|command.WRITE1                                                                                 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|command.WRITE2         ; FT245Comm:comm_inst|command.WRITE2                                                                                 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|command.BURST2         ; FT245Comm:comm_inst|command.BURST2                                                                                 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|command.BURST1         ; FT245Comm:comm_inst|command.BURST1                                                                                 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|command.SETADDR1       ; FT245Comm:comm_inst|command.SETADDR1                                                                               ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|command.CHANNEL1       ; FT245Comm:comm_inst|command.CHANNEL1                                                                               ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|command.SETADDR2       ; FT245Comm:comm_inst|command.SETADDR2                                                                               ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; FT245Comm:comm_inst|count[15]              ; FT245Comm:comm_inst|count[15]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; FT245Comm:comm_inst|count[14]              ; FT245Comm:comm_inst|count[14]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; FT245Comm:comm_inst|count[13]              ; FT245Comm:comm_inst|count[13]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; FT245Comm:comm_inst|count[12]              ; FT245Comm:comm_inst|count[12]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; FT245Comm:comm_inst|comm_state.IDLE        ; FT245Comm:comm_inst|comm_state.IDLE                                                                                ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.326 ; FT245Comm:comm_inst|addr_comm[4]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.839      ;
; 0.337 ; FT245Comm:comm_inst|run_count[0]           ; FT245Comm:comm_inst|run_count[1]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.350 ; FT245Comm:comm_inst|addr_comm[0]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.863      ;
; 0.354 ; FT245Comm:comm_inst|addr_comm[2]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.867      ;
; 0.354 ; FT245Comm:comm_inst|addr_comm[6]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.870      ;
; 0.359 ; FT245Comm:comm_inst|addr_comm[10]          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.872      ;
; 0.363 ; FT245Comm:comm_inst|addr_comm[11]          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.876      ;
; 0.365 ; FT245Comm:comm_inst|command.BURST1         ; FT245Comm:comm_inst|command.BURST2                                                                                 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.564      ;
; 0.374 ; FT245Comm:comm_inst|comm_state.IDLE        ; FT245Comm:comm_inst|count[11]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.573      ;
; 0.374 ; FT245Comm:comm_inst|comm_state.IDLE        ; FT245Comm:comm_inst|count[9]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.573      ;
; 0.375 ; FT245Comm:comm_inst|comm_state.IDLE        ; FT245Comm:comm_inst|count[10]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.574      ;
; 0.379 ; FT245Comm:comm_inst|comm_state.IDLE        ; FT245Comm:comm_inst|count[8]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.578      ;
; 0.388 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|data_out[13]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.587      ;
; 0.390 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|data_out[14]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.589      ;
; 0.391 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|data_out[9]                                                                                    ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.590      ;
; 0.391 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|data_out[10]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.590      ;
; 0.391 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|data_out[15]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.590      ;
; 0.393 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|data_out[8]                                                                                    ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.592      ;
; 0.417 ; output_to_12bitDAC:DAC0_inst|read_addr[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.025      ;
; 0.435 ; output_to_12bitDAC:DAC1_inst|read_addr[6]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.042      ;
; 0.441 ; output_to_12bitDAC:DAC0_inst|read_addr[5]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.041      ;
; 0.448 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.055      ;
; 0.448 ; output_to_12bitDAC:DAC0_inst|read_addr[10] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.048      ;
; 0.451 ; output_to_12bitDAC:DAC0_inst|read_addr[3]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.051      ;
; 0.453 ; output_to_12bitDAC:DAC0_inst|read_addr[4]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.053      ;
; 0.458 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.065      ;
; 0.462 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.069      ;
; 0.466 ; output_to_12bitDAC:DAC1_inst|read_addr[2]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.073      ;
; 0.467 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.075      ;
; 0.480 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.080      ;
; 0.484 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.084      ;
; 0.492 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.099      ;
; 0.494 ; output_to_12bitDAC:DAC0_inst|read_addr[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.094      ;
; 0.499 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.106      ;
; 0.499 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.095      ;
; 0.500 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.108      ;
; 0.502 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.110      ;
; 0.505 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.113      ;
; 0.511 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.119      ;
; 0.526 ; FT245Comm:comm_inst|data_out[9]            ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_datain_reg0   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.046      ;
; 0.527 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.135      ;
; 0.528 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.134      ;
; 0.528 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.136      ;
; 0.532 ; output_to_12bitDAC:DAC0_inst|read_addr[5]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.140      ;
; 0.535 ; FT245Comm:comm_inst|command.SETADDR1       ; FT245Comm:comm_inst|command.SETADDR2                                                                               ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.734      ;
; 0.546 ; FT245Comm:comm_inst|addr_comm[3]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.059      ;
; 0.546 ; output_to_12bitDAC:DAC0_inst|read_addr[5]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.154      ;
; 0.554 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.146      ;
; 0.560 ; FT245Comm:comm_inst|addr_comm[0]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.078      ;
; 0.562 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|command.WRITE2                                                                                 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.761      ;
; 0.565 ; FT245Comm:comm_inst|addr_comm[0]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.079      ;
; 0.567 ; FT245Comm:comm_inst|addr_comm[2]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.081      ;
; 0.567 ; FT245Comm:comm_inst|addr_comm[8]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.081      ;
; 0.573 ; FT245Comm:comm_inst|addr_comm[9]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.083      ;
; 0.575 ; FT245Comm:comm_inst|addr_comm[9]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.082      ;
; 0.578 ; FT245Comm:comm_inst|addr_comm[7]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.090      ;
; 0.580 ; FT245Comm:comm_inst|addr_comm[7]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.098      ;
; 0.580 ; FT245Comm:comm_inst|addr_comm[2]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.095      ;
; 0.580 ; FT245Comm:comm_inst|addr_comm[1]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.093      ;
; 0.581 ; FT245Comm:comm_inst|addr_comm[9]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.091      ;
; 0.581 ; FT245Comm:comm_inst|addr_comm[9]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 1.086      ;
; 0.581 ; FT245Comm:comm_inst|addr_comm[10]          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.097      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'comm_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.311 ; logic_processor:inst|LO1_int                    ; logic_processor:inst|LO1_int                    ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[6]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[6]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[5]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[5]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[4]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[4]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[3]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[3]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|dac_state          ; output_to_12bitDAC:DAC1_inst|dac_state          ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|timing             ; output_to_12bitDAC:DAC1_inst|timing             ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.NONE ; output_to_12bitDAC:DAC1_inst|dac_read_mode.NONE ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[7]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[7]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[6]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[6]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[5]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[5]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[4]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[4]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[3]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[3]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[2]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[2]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[1]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[1]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[0]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[0]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[2]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[2]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[1]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[1]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[0]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[0]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[31]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[31]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[30]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[30]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[29]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[29]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[28]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[28]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[27]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[27]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[26]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[26]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[25]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[25]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[24]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[24]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[23]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[23]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[22]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[22]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[21]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[21]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[20]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[20]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[19]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[19]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[18]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[18]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[17]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[17]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[16]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[16]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[15]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[15]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[14]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[14]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[13]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[13]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[12]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[12]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[11]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[11]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[10]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[10]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[9]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[9]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[8]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[8]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[7]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[7]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]     ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]     ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]     ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]     ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]     ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]     ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|time_dac_i[9]      ; output_to_12bitDAC:DAC1_inst|time_dac_i[9]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|time_dac_i[8]      ; output_to_12bitDAC:DAC1_inst|time_dac_i[8]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|time_dac_i[7]      ; output_to_12bitDAC:DAC1_inst|time_dac_i[7]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|time_dac_i[6]      ; output_to_12bitDAC:DAC1_inst|time_dac_i[6]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|time_dac_i[5]      ; output_to_12bitDAC:DAC1_inst|time_dac_i[5]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|time_dac_i[1]      ; output_to_12bitDAC:DAC1_inst|time_dac_i[1]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[31]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[31]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[30]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[30]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[29]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[29]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[28]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[28]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[27]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[27]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[26]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[26]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[25]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[25]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[24]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[24]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[23]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[23]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[22]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[22]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[21]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[21]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[20]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[20]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[19]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[19]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[18]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[18]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[17]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[17]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[16]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[16]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[15]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[15]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[14]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[14]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[13]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[13]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[12]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[12]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[11]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[11]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[10]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[10]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[9]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[9]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[8]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[8]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_state          ; output_to_12bitDAC:DAC0_inst|dac_state          ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|time_dac_i[15]     ; output_to_12bitDAC:DAC0_inst|time_dac_i[15]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|timing             ; output_to_12bitDAC:DAC0_inst|timing             ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_read_mode.NONE ; output_to_12bitDAC:DAC0_inst|dac_read_mode.NONE ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|time_dac_i[14]     ; output_to_12bitDAC:DAC0_inst|time_dac_i[14]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|time_dac_i[13]     ; output_to_12bitDAC:DAC0_inst|time_dac_i[13]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|time_dac_i[12]     ; output_to_12bitDAC:DAC0_inst|time_dac_i[12]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|time_dac_i[11]     ; output_to_12bitDAC:DAC0_inst|time_dac_i[11]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|time_dac_i[10]     ; output_to_12bitDAC:DAC0_inst|time_dac_i[10]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|time_dac_i[9]      ; output_to_12bitDAC:DAC0_inst|time_dac_i[9]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|time_dac_i[8]      ; output_to_12bitDAC:DAC0_inst|time_dac_i[8]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|time_dac_i[7]      ; output_to_12bitDAC:DAC0_inst|time_dac_i[7]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|time_dac_i[6]      ; output_to_12bitDAC:DAC0_inst|time_dac_i[6]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|time_dac_i[1]      ; output_to_12bitDAC:DAC0_inst|time_dac_i[1]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.DONE ; output_to_12bitDAC:DAC1_inst|dac_read_mode.DONE ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; output_to_12bitDAC:DAC0_inst|dac_read_mode.DONE ; output_to_12bitDAC:DAC0_inst|dac_read_mode.DONE ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.335 ; logic_processor:inst|cnt[7]                     ; logic_processor:inst|cnt[7]                     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; output_to_12bitDAC:DAC1_inst|dac_out_read[24]   ; output_to_12bitDAC:DAC1_inst|dac_q[4]           ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; output_to_12bitDAC:DAC0_inst|dac_out_read[22]   ; output_to_12bitDAC:DAC0_inst|dac_q[2]           ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; output_to_12bitDAC:DAC0_inst|dac_dV_read[7]     ; output_to_12bitDAC:DAC0_inst|dac_dV_i[7]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.536      ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 66
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 285.926 ns




+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 92.538 ; 0.000         ;
; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 96.937 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.156 ; 0.000         ;
; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; clk_50MHz                                            ; 9.416   ; 0.000         ;
; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 99.749  ; 0.000         ;
; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 249.781 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'comm_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 92.538 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 7.361      ;
; 92.542 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 7.357      ;
; 92.543 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.248     ; 7.196      ;
; 92.547 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.248     ; 7.192      ;
; 92.606 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 7.293      ;
; 92.610 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 7.289      ;
; 92.611 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.248     ; 7.128      ;
; 92.615 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.248     ; 7.124      ;
; 92.674 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 7.225      ;
; 92.678 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 7.221      ;
; 92.679 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.248     ; 7.060      ;
; 92.683 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.248     ; 7.056      ;
; 92.742 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[9]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 7.157      ;
; 92.746 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[8]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 7.153      ;
; 92.747 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[9]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.248     ; 6.992      ;
; 92.751 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[8]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.248     ; 6.988      ;
; 92.754 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.257     ; 6.976      ;
; 92.758 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.257     ; 6.972      ;
; 92.766 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.264     ; 6.957      ;
; 92.770 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.264     ; 6.953      ;
; 92.780 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.266     ; 6.941      ;
; 92.784 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.266     ; 6.937      ;
; 92.810 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[7]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 7.089      ;
; 92.810 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.251     ; 6.926      ;
; 92.814 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[6]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 7.085      ;
; 92.814 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.251     ; 6.922      ;
; 92.815 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[7]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.248     ; 6.924      ;
; 92.819 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[6]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.248     ; 6.920      ;
; 92.822 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.257     ; 6.908      ;
; 92.826 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.257     ; 6.904      ;
; 92.834 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.264     ; 6.889      ;
; 92.838 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.264     ; 6.885      ;
; 92.841 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.253     ; 6.893      ;
; 92.843 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3         ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.263     ; 6.881      ;
; 92.845 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.253     ; 6.889      ;
; 92.847 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3         ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.263     ; 6.877      ;
; 92.848 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.266     ; 6.873      ;
; 92.852 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.266     ; 6.869      ;
; 92.858 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.253     ; 6.876      ;
; 92.862 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.253     ; 6.872      ;
; 92.876 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.250     ; 6.861      ;
; 92.878 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[5]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 7.021      ;
; 92.878 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.251     ; 6.858      ;
; 92.880 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.250     ; 6.857      ;
; 92.880 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17        ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.249     ; 6.858      ;
; 92.882 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[4]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 7.017      ;
; 92.882 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.251     ; 6.854      ;
; 92.883 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[5]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.248     ; 6.856      ;
; 92.884 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.249     ; 6.854      ;
; 92.887 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[4]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.248     ; 6.852      ;
; 92.890 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.257     ; 6.840      ;
; 92.894 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.257     ; 6.836      ;
; 92.902 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.264     ; 6.821      ;
; 92.904 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.260     ; 6.823      ;
; 92.906 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.264     ; 6.817      ;
; 92.908 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.260     ; 6.819      ;
; 92.909 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.253     ; 6.825      ;
; 92.911 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3         ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.263     ; 6.813      ;
; 92.913 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.253     ; 6.821      ;
; 92.915 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3         ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.263     ; 6.809      ;
; 92.916 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.266     ; 6.805      ;
; 92.920 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.266     ; 6.801      ;
; 92.926 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.253     ; 6.808      ;
; 92.930 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.253     ; 6.804      ;
; 92.944 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.250     ; 6.793      ;
; 92.946 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[3]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 6.953      ;
; 92.946 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.251     ; 6.790      ;
; 92.948 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.250     ; 6.789      ;
; 92.948 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.249     ; 6.790      ;
; 92.950 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[2]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 6.949      ;
; 92.950 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.251     ; 6.786      ;
; 92.951 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[3]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.248     ; 6.788      ;
; 92.952 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.249     ; 6.786      ;
; 92.955 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[2]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.248     ; 6.784      ;
; 92.958 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[9]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.257     ; 6.772      ;
; 92.962 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[8]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.257     ; 6.768      ;
; 92.970 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[9]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.264     ; 6.753      ;
; 92.972 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.260     ; 6.755      ;
; 92.974 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8         ; output_to_12bitDAC:DAC1_inst|count[8]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.264     ; 6.749      ;
; 92.976 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.260     ; 6.751      ;
; 92.977 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.253     ; 6.757      ;
; 92.979 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3         ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.263     ; 6.745      ;
; 92.981 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.253     ; 6.753      ;
; 92.983 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3         ; output_to_12bitDAC:DAC1_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.263     ; 6.741      ;
; 92.984 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[9]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.266     ; 6.737      ;
; 92.987 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.251     ; 6.749      ;
; 92.988 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19        ; output_to_12bitDAC:DAC1_inst|count[8]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.266     ; 6.733      ;
; 92.991 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.251     ; 6.745      ;
; 92.994 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.253     ; 6.740      ;
; 92.998 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.253     ; 6.736      ;
; 93.012 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.250     ; 6.725      ;
; 93.014 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC1_inst|count[1]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.088     ; 6.885      ;
; 93.014 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9         ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.258     ; 6.715      ;
; 93.014 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[9]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.251     ; 6.722      ;
; 93.016 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24        ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.265     ; 6.706      ;
; 93.016 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.250     ; 6.721      ;
; 93.016 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17        ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.249     ; 6.722      ;
; 93.018 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9         ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.258     ; 6.711      ;
; 93.018 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[8]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.251     ; 6.718      ;
; 93.019 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31        ; output_to_12bitDAC:DAC0_inst|count[1]  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.248     ; 6.720      ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'comm_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 96.937 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.085      ; 3.157      ;
; 96.943 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.084      ; 3.150      ;
; 96.954 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.083      ; 3.138      ;
; 97.113 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.976      ;
; 97.133 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.081      ; 2.957      ;
; 97.139 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.948      ;
; 97.151 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.075      ; 2.933      ;
; 97.285 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.084      ; 2.808      ;
; 97.291 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.087      ; 2.805      ;
; 97.299 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.084      ; 2.794      ;
; 97.325 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.764      ;
; 97.338 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.084      ; 2.755      ;
; 97.342 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.745      ;
; 97.343 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.088      ; 2.754      ;
; 97.354 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.081      ; 2.736      ;
; 97.358 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.083      ; 2.734      ;
; 97.361 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.085      ; 2.733      ;
; 97.438 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.087      ; 2.658      ;
; 97.475 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.086      ; 2.620      ;
; 97.499 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.085      ; 2.595      ;
; 97.503 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.081      ; 2.587      ;
; 97.515 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.084      ; 2.578      ;
; 97.519 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.085      ; 2.575      ;
; 97.527 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.084      ; 2.566      ;
; 97.535 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.085      ; 2.559      ;
; 97.544 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.545      ;
; 97.555 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.083      ; 2.537      ;
; 97.571 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.084      ; 2.522      ;
; 97.585 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.503      ;
; 97.597 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.492      ;
; 97.616 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a0~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.473      ;
; 97.617 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.084      ; 2.476      ;
; 97.620 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.077      ; 2.466      ;
; 97.630 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.082      ; 2.461      ;
; 97.631 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.084      ; 2.462      ;
; 97.639 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.084      ; 2.454      ;
; 97.661 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.085      ; 2.433      ;
; 97.666 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.423      ;
; 97.696 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.391      ;
; 97.705 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.081      ; 2.385      ;
; 97.716 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.373      ;
; 97.720 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a3~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.081      ; 2.370      ;
; 97.721 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.367      ;
; 97.722 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.083      ; 2.370      ;
; 97.724 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.365      ;
; 97.731 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.356      ;
; 97.741 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.348      ;
; 97.747 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.340      ;
; 97.755 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.333      ;
; 97.765 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.324      ;
; 97.787 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.300      ;
; 97.788 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.300      ;
; 97.788 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.300      ;
; 97.796 ; output_to_12bitDAC:DAC0_inst|read_addr[10] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.293      ;
; 97.804 ; output_to_12bitDAC:DAC0_inst|read_addr[10] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.081      ; 2.286      ;
; 97.806 ; output_to_12bitDAC:DAC0_inst|read_addr[10] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.281      ;
; 97.806 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.282      ;
; 97.808 ; output_to_12bitDAC:DAC0_inst|read_addr[11] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.281      ;
; 97.811 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.277      ;
; 97.818 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.070      ; 2.261      ;
; 97.821 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.266      ;
; 97.822 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.075      ; 2.262      ;
; 97.823 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.085      ; 2.271      ;
; 97.833 ; output_to_12bitDAC:DAC0_inst|read_addr[10] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.083      ; 2.259      ;
; 97.836 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.084      ; 2.257      ;
; 97.836 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.251      ;
; 97.842 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.247      ;
; 97.842 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.083      ; 2.250      ;
; 97.843 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.076      ; 2.242      ;
; 97.850 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.073      ; 2.232      ;
; 97.873 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.085      ; 2.221      ;
; 97.886 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.085      ; 2.208      ;
; 97.887 ; output_to_12bitDAC:DAC0_inst|read_addr[10] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.202      ;
; 97.891 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a19~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.083      ; 2.201      ;
; 97.896 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.193      ;
; 97.898 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.077      ; 2.188      ;
; 97.904 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.084      ; 2.189      ;
; 97.905 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a1~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.074      ; 2.178      ;
; 97.914 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.173      ;
; 97.918 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.170      ;
; 97.920 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.168      ;
; 97.920 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.075      ; 2.164      ;
; 97.923 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.166      ;
; 97.936 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.151      ;
; 97.937 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.075      ; 2.147      ;
; 97.942 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.073      ; 2.140      ;
; 97.943 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.076      ; 2.142      ;
; 97.944 ; output_to_12bitDAC:DAC0_inst|read_addr[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.144      ;
; 97.946 ; output_to_12bitDAC:DAC0_inst|read_addr[8]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.142      ;
; 97.954 ; output_to_12bitDAC:DAC0_inst|read_addr[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.135      ;
; 97.955 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.072      ; 2.126      ;
; 97.956 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.081      ; 2.134      ;
; 97.957 ; output_to_12bitDAC:DAC0_inst|read_addr[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.131      ;
; 97.957 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.131      ;
; 97.957 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.132      ;
; 97.965 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.123      ;
; 97.966 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.121      ;
; 97.969 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.084      ; 2.124      ;
; 97.978 ; output_to_12bitDAC:DAC0_inst|read_addr[11] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.084      ; 2.115      ;
; 97.979 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a1~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.072      ; 2.102      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'comm_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.156 ; FT245Comm:comm_inst|addr_comm[8]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.486      ;
; 0.165 ; FT245Comm:comm_inst|addr_comm[4]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.494      ;
; 0.178 ; FT245Comm:comm_inst|addr_comm[0]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.508      ;
; 0.182 ; FT245Comm:comm_inst|addr_comm[2]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.512      ;
; 0.186 ; FT245Comm:comm_inst|run_wavex              ; FT245Comm:comm_inst|run_wavex                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|run_count[1]           ; FT245Comm:comm_inst|run_count[1]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|run_count[0]           ; FT245Comm:comm_inst|run_count[0]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[8]            ; FT245Comm:comm_inst|data_out[8]                                                                                    ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[9]            ; FT245Comm:comm_inst|data_out[9]                                                                                    ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[10]           ; FT245Comm:comm_inst|data_out[10]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[12]           ; FT245Comm:comm_inst|data_out[12]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[13]           ; FT245Comm:comm_inst|data_out[13]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[14]           ; FT245Comm:comm_inst|data_out[14]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[15]           ; FT245Comm:comm_inst|data_out[15]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|command.NONE           ; FT245Comm:comm_inst|command.NONE                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[7]               ; FT245Comm:comm_inst|count[7]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[6]               ; FT245Comm:comm_inst|count[6]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[5]               ; FT245Comm:comm_inst|count[5]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[4]               ; FT245Comm:comm_inst|count[4]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[2]               ; FT245Comm:comm_inst|count[2]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|command.WRITE1                                                                                 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|command.WRITE2         ; FT245Comm:comm_inst|command.WRITE2                                                                                 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|command.BURST2         ; FT245Comm:comm_inst|command.BURST2                                                                                 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|command.BURST1         ; FT245Comm:comm_inst|command.BURST1                                                                                 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|command.SETADDR1       ; FT245Comm:comm_inst|command.SETADDR1                                                                               ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|command.CHANNEL1       ; FT245Comm:comm_inst|command.CHANNEL1                                                                               ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|command.SETADDR2       ; FT245Comm:comm_inst|command.SETADDR2                                                                               ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|chanx_wren             ; FT245Comm:comm_inst|chanx_wren                                                                                     ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|data_out[11]           ; FT245Comm:comm_inst|data_out[11]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|count[15]              ; FT245Comm:comm_inst|count[15]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|count[14]              ; FT245Comm:comm_inst|count[14]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|count[13]              ; FT245Comm:comm_inst|count[13]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|count[12]              ; FT245Comm:comm_inst|count[12]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|count[11]              ; FT245Comm:comm_inst|count[11]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|count[10]              ; FT245Comm:comm_inst|count[10]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|count[9]               ; FT245Comm:comm_inst|count[9]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|count[8]               ; FT245Comm:comm_inst|count[8]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|count[3]               ; FT245Comm:comm_inst|count[3]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|count[1]               ; FT245Comm:comm_inst|count[1]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|count[0]               ; FT245Comm:comm_inst|count[0]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; FT245Comm:comm_inst|addr_comm[6]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.521      ;
; 0.191 ; FT245Comm:comm_inst|addr_comm[10]          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.521      ;
; 0.192 ; FT245Comm:comm_inst|addr_comm[11]          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.522      ;
; 0.194 ; FT245Comm:comm_inst|comm_state.IDLE        ; FT245Comm:comm_inst|comm_state.IDLE                                                                                ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; FT245Comm:comm_inst|run_count[0]           ; FT245Comm:comm_inst|run_count[1]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.211 ; FT245Comm:comm_inst|command.BURST1         ; FT245Comm:comm_inst|command.BURST2                                                                                 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.332      ;
; 0.215 ; FT245Comm:comm_inst|comm_state.IDLE        ; FT245Comm:comm_inst|count[11]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.335      ;
; 0.215 ; output_to_12bitDAC:DAC1_inst|read_addr[6]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.616      ;
; 0.215 ; output_to_12bitDAC:DAC0_inst|read_addr[10] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 0.610      ;
; 0.216 ; FT245Comm:comm_inst|comm_state.IDLE        ; FT245Comm:comm_inst|count[10]                                                                                      ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.216 ; FT245Comm:comm_inst|comm_state.IDLE        ; FT245Comm:comm_inst|count[9]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.216 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.617      ;
; 0.216 ; output_to_12bitDAC:DAC0_inst|read_addr[5]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 0.611      ;
; 0.220 ; FT245Comm:comm_inst|comm_state.IDLE        ; FT245Comm:comm_inst|count[8]                                                                                       ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.340      ;
; 0.222 ; output_to_12bitDAC:DAC0_inst|read_addr[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.623      ;
; 0.223 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.624      ;
; 0.226 ; output_to_12bitDAC:DAC0_inst|read_addr[3]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 0.621      ;
; 0.228 ; output_to_12bitDAC:DAC0_inst|read_addr[4]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 0.623      ;
; 0.234 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|data_out[13]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.355      ;
; 0.236 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|data_out[14]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.357      ;
; 0.236 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|data_out[15]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.357      ;
; 0.237 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|data_out[10]                                                                                   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.358      ;
; 0.238 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|data_out[9]                                                                                    ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.359      ;
; 0.239 ; output_to_12bitDAC:DAC0_inst|read_addr[9]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 0.634      ;
; 0.239 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 0.634      ;
; 0.240 ; FT245Comm:comm_inst|command.WRITE1         ; FT245Comm:comm_inst|data_out[8]                                                                                    ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.361      ;
; 0.242 ; output_to_12bitDAC:DAC1_inst|read_addr[11] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.643      ;
; 0.250 ; output_to_12bitDAC:DAC1_inst|read_addr[2]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.651      ;
; 0.250 ; output_to_12bitDAC:DAC0_inst|read_addr[1]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 0.645      ;
; 0.252 ; output_to_12bitDAC:DAC0_inst|read_addr[2]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.653      ;
; 0.261 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.662      ;
; 0.264 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.665      ;
; 0.266 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 0.658      ;
; 0.268 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.669      ;
; 0.272 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.673      ;
; 0.273 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.675      ;
; 0.274 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.675      ;
; 0.280 ; output_to_12bitDAC:DAC0_inst|read_addr[7]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.682      ;
; 0.281 ; FT245Comm:comm_inst|data_out[9]            ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_datain_reg0   ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.615      ;
; 0.284 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 0.687      ;
; 0.284 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.686      ;
; 0.286 ; output_to_12bitDAC:DAC0_inst|read_addr[5]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.687      ;
; 0.293 ; output_to_12bitDAC:DAC0_inst|read_addr[12] ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.694      ;
; 0.297 ; output_to_12bitDAC:DAC0_inst|read_addr[5]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.699      ;
; 0.300 ; FT245Comm:comm_inst|addr_comm[3]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a6~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.630      ;
; 0.304 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5~portb_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 0.691      ;
; 0.311 ; FT245Comm:comm_inst|addr_comm[9]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.637      ;
; 0.313 ; FT245Comm:comm_inst|addr_comm[0]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.644      ;
; 0.313 ; FT245Comm:comm_inst|addr_comm[2]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.644      ;
; 0.313 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 0.716      ;
; 0.316 ; FT245Comm:comm_inst|addr_comm[0]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.648      ;
; 0.318 ; FT245Comm:comm_inst|addr_comm[1]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.647      ;
; 0.320 ; FT245Comm:comm_inst|addr_comm[9]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.648      ;
; 0.320 ; FT245Comm:comm_inst|addr_comm[8]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.651      ;
; 0.320 ; FT245Comm:comm_inst|addr_comm[7]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.654      ;
; 0.321 ; FT245Comm:comm_inst|command.SETADDR1       ; FT245Comm:comm_inst|command.SETADDR2                                                                               ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.322 ; FT245Comm:comm_inst|addr_comm[9]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.653      ;
; 0.322 ; FT245Comm:comm_inst|addr_comm[9]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~porta_address_reg0  ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.648      ;
; 0.324 ; FT245Comm:comm_inst|addr_comm[9]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.648      ;
; 0.325 ; FT245Comm:comm_inst|addr_comm[4]           ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~porta_address_reg0 ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.651      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'comm_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; logic_processor:inst|LO1_int                    ; logic_processor:inst|LO1_int                    ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[31]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[31]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[30]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[30]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[29]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[29]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[28]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[28]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[27]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[27]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[26]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[26]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[24]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[24]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[23]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[23]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[22]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[22]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[21]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[21]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[20]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[20]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[19]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[19]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[18]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[18]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[17]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[17]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[16]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[16]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[15]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[15]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[14]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[14]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[13]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[13]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[12]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[12]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[11]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[11]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[10]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[10]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[9]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[9]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[8]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[8]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[7]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[7]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[6]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[6]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[5]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[5]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[4]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[4]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[3]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[3]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_state          ; output_to_12bitDAC:DAC1_inst|dac_state          ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]     ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]     ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]     ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]     ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]     ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]     ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|time_dac_i[9]      ; output_to_12bitDAC:DAC1_inst|time_dac_i[9]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|time_dac_i[8]      ; output_to_12bitDAC:DAC1_inst|time_dac_i[8]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|time_dac_i[7]      ; output_to_12bitDAC:DAC1_inst|time_dac_i[7]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|time_dac_i[6]      ; output_to_12bitDAC:DAC1_inst|time_dac_i[6]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|time_dac_i[5]      ; output_to_12bitDAC:DAC1_inst|time_dac_i[5]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|time_dac_i[1]      ; output_to_12bitDAC:DAC1_inst|time_dac_i[1]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|timing             ; output_to_12bitDAC:DAC1_inst|timing             ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.NONE ; output_to_12bitDAC:DAC1_inst|dac_read_mode.NONE ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[23]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[23]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[22]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[22]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[21]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[21]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[20]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[20]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[19]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[19]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[18]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[18]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[17]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[17]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[16]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[16]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[7]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[7]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[6]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[6]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[5]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[5]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[4]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[4]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[3]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[3]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[2]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[2]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[1]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[1]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[0]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[0]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_state          ; output_to_12bitDAC:DAC0_inst|dac_state          ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|time_dac_i[15]     ; output_to_12bitDAC:DAC0_inst|time_dac_i[15]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|timing             ; output_to_12bitDAC:DAC0_inst|timing             ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_read_mode.NONE ; output_to_12bitDAC:DAC0_inst|dac_read_mode.NONE ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|time_dac_i[7]      ; output_to_12bitDAC:DAC0_inst|time_dac_i[7]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|time_dac_i[6]      ; output_to_12bitDAC:DAC0_inst|time_dac_i[6]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|time_dac_i[1]      ; output_to_12bitDAC:DAC0_inst|time_dac_i[1]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[2]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[2]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[1]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[1]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[0]        ; output_to_12bitDAC:DAC1_inst|dac_dV_i[0]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[25]       ; output_to_12bitDAC:DAC1_inst|dac_dV_i[25]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[31]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[31]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[30]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[30]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[29]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[29]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[28]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[28]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[27]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[27]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[26]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[26]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[25]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[25]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[24]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[24]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[15]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[15]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[14]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[14]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[13]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[13]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[12]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[12]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[11]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[11]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[10]       ; output_to_12bitDAC:DAC0_inst|dac_dV_i[10]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[9]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[9]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[8]        ; output_to_12bitDAC:DAC0_inst|dac_dV_i[8]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|time_dac_i[14]     ; output_to_12bitDAC:DAC0_inst|time_dac_i[14]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|time_dac_i[13]     ; output_to_12bitDAC:DAC0_inst|time_dac_i[13]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|time_dac_i[12]     ; output_to_12bitDAC:DAC0_inst|time_dac_i[12]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|time_dac_i[11]     ; output_to_12bitDAC:DAC0_inst|time_dac_i[11]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|time_dac_i[10]     ; output_to_12bitDAC:DAC0_inst|time_dac_i[10]     ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|time_dac_i[9]      ; output_to_12bitDAC:DAC0_inst|time_dac_i[9]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC0_inst|time_dac_i[8]      ; output_to_12bitDAC:DAC0_inst|time_dac_i[8]      ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; output_to_12bitDAC:DAC0_inst|dac_out_read[22]   ; output_to_12bitDAC:DAC0_inst|dac_q[2]           ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.312      ;
; 0.192 ; output_to_12bitDAC:DAC0_inst|dac_out_read[23]   ; output_to_12bitDAC:DAC0_inst|dac_q[3]           ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; output_to_12bitDAC:DAC0_inst|dac_dV_read[21]    ; output_to_12bitDAC:DAC0_inst|dac_dV_i[21]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; output_to_12bitDAC:DAC0_inst|dac_dV_read[16]    ; output_to_12bitDAC:DAC0_inst|dac_dV_i[16]       ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; output_to_12bitDAC:DAC0_inst|dac_dV_read[7]     ; output_to_12bitDAC:DAC0_inst|dac_dV_i[7]        ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.DONE ; output_to_12bitDAC:DAC1_inst|dac_read_mode.DONE ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 66
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 291.202 ns




+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 87.059 ; 0.156 ; N/A      ; N/A     ; 9.416               ;
;  clk_50MHz                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.416               ;
;  comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 95.311 ; 0.156 ; N/A      ; N/A     ; 99.740              ;
;  comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 87.059 ; 0.186 ; N/A      ; N/A     ; 249.743             ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_50MHz                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DAC0_wr         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ext_rdl         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_wr         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_cs         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_cs         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LogicOut1       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LogicOut2       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LogicOut3       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LogicOut4       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; LogicIn1                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; LogicIn2                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button0                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_rxfl                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_50MHz               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DAC0_wr         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ext_rdl         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_wr         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_cs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_cs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LogicOut1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LogicOut2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.09 V              ; -0.00518 V          ; 0.199 V                              ; 0.274 V                              ; 5.46e-09 s                  ; 5.35e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.56e-08 V                  ; 3.09 V             ; -0.00518 V         ; 0.199 V                             ; 0.274 V                             ; 5.46e-09 s                 ; 5.35e-09 s                 ; Yes                       ; No                        ;
; LogicOut3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LogicOut4       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.09 V              ; -0.00518 V          ; 0.199 V                              ; 0.274 V                              ; 5.46e-09 s                  ; 5.35e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.56e-08 V                  ; 3.09 V             ; -0.00518 V         ; 0.199 V                             ; 0.274 V                             ; 5.46e-09 s                 ; 5.35e-09 s                 ; Yes                       ; No                        ;
; DAC1_output[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; LED[6]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; LED[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; LED[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DAC0_wr         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; ext_rdl         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_wr         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_cs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_cs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LogicOut1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LogicOut2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.00235 V          ; 0.081 V                              ; 0.192 V                              ; 6.63e-09 s                  ; 6.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.00235 V         ; 0.081 V                             ; 0.192 V                             ; 6.63e-09 s                 ; 6.71e-09 s                 ; Yes                       ; Yes                       ;
; LogicOut3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LogicOut4       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.00235 V          ; 0.081 V                              ; 0.192 V                              ; 6.63e-09 s                  ; 6.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.00235 V         ; 0.081 V                             ; 0.192 V                             ; 6.63e-09 s                 ; 6.71e-09 s                 ; Yes                       ; Yes                       ;
; DAC1_output[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; LED[6]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; LED[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DAC0_wr         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ext_rdl         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; DAC1_wr         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_cs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_cs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LogicOut1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LogicOut2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; LogicOut3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LogicOut4       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DAC1_output[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[7]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; LED[6]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED[5]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; LED[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 2474     ; 0        ; 0        ; 0        ;
; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 834      ; 0        ; 0        ; 0        ;
; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 248256   ; 0        ; 0        ; 0        ;
; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 77316    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 2474     ; 0        ; 0        ; 0        ;
; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; 834      ; 0        ; 0        ; 0        ;
; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 248256   ; 0        ; 0        ; 0        ;
; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; 77316    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 243   ; 243  ;
; Unconstrained Output Ports      ; 39    ; 39   ;
; Unconstrained Output Port Paths ; 55    ; 55   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk_50MHz                                            ; clk_50MHz                                            ; Base      ; Constrained ;
; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; comm_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; comm_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; button0     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_rxfl    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; DAC0_output[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_wr         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_wr         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut2       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut3       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut4       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_rdl         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; button0     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_rxfl    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; DAC0_output[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_wr         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_wr         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut2       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut3       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut4       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_rdl         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Jul 20 09:49:38 2016
Info: Command: quartus_sta DE0_12bitDAC_controller -c DE0_myfirstfpga
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'DE0_myfirstfpga.out.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {comm_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {comm_pll|altpll_component|auto_generated|pll1|clk[0]} {comm_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {comm_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {comm_pll|altpll_component|auto_generated|pll1|clk[1]} {comm_pll|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 87.059
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    87.059               0.000 comm_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    95.311               0.000 comm_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.316
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.316               0.000 comm_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.357               0.000 comm_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.747
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.747               0.000 clk_50MHz 
    Info (332119):    99.740               0.000 comm_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   249.746               0.000 comm_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 66
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 284.367 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 88.421
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    88.421               0.000 comm_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    95.754               0.000 comm_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.309
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.309               0.000 comm_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.311               0.000 comm_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.709               0.000 clk_50MHz 
    Info (332119):    99.743               0.000 comm_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   249.743               0.000 comm_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 66
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 285.926 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 92.538
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    92.538               0.000 comm_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    96.937               0.000 comm_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.156               0.000 comm_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 comm_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.416               0.000 clk_50MHz 
    Info (332119):    99.749               0.000 comm_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   249.781               0.000 comm_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 66
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 291.202 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 831 megabytes
    Info: Processing ended: Wed Jul 20 09:49:41 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


