10:55:21 PM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Thu May 09 22:55:51 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
@W: CD266 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":123:116:123:131|flag_enable_type is not readable.  This may cause a simulation mismatch.
@E: CD185 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":123:132:123:132|Expecting readable signal name, got output:flag_enable_type
1 error parsing file D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\decode4alu.vhd
@W: CD266 :"D:\workspace\icecube2\zipi8\src\flags.vhd":115:70:115:79|carry_flag is not readable.  This may cause a simulation mismatch.
@E: CD185 :"D:\workspace\icecube2\zipi8\src\flags.vhd":115:80:115:80|Expecting readable signal name, got output:carry_flag
2 errors parsing file D:\workspace\icecube2\zipi8\src\flags.vhd
2 errors parsing file D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd
@W: CD266 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":75:58:75:59|pc is not readable.  This may cause a simulation mismatch.
@E: CD185 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":75:63:75:63|Expecting readable signal name, got output:pc(0)
3 errors parsing file D:\workspace\icecube2\zipi8\src\program_counter.vhd
3 errors parsing file D:\workspace\icecube2\zipi8\src\ram.vhd
3 errors parsing file D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd
@W: CD266 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":95:95:95:98|bank is not readable.  This may cause a simulation mismatch.
@E: CD185 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":95:99:95:99|Expecting readable signal name, got output:bank
4 errors parsing file D:\workspace\icecube2\zipi8\src\register_bank_control.vhd
4 errors parsing file D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd
4 errors parsing file D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd
4 errors parsing file D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd
@W: CD266 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":83:31:83:46|active_interrupt is not readable.  This may cause a simulation mismatch.
@W: CD266 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":100:37:100:39|run is not readable.  This may cause a simulation mismatch.
@E: CD185 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":100:40:100:40|Expecting readable signal name, got output:run
5 errors parsing file D:\workspace\icecube2\zipi8\src\state_machine.vhd
5 errors parsing file D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd
5 errors parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
@W: CD645 :"D:\workspace\icecube2\zipi8\src\stack.vhd":31:8:31:13|Ignoring undefined library unisim
@W: CD642 :"D:\workspace\icecube2\zipi8\src\stack.vhd":32:26:32:26|Ignoring use clause - library unisim not found ...
@W: CD266 :"D:\workspace\icecube2\zipi8\src\stack.vhd":319:95:319:113|stack_pointer_carry is not readable.  This may cause a simulation mismatch.
@E: CD185 :"D:\workspace\icecube2\zipi8\src\stack.vhd":319:117:319:117|Expecting readable signal name, got output:stack_pointer_carry(0)
6 errors parsing file D:\workspace\icecube2\zipi8\src\stack.vhd
6 errors parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
@W: CD643 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":24:21:24:21|Ignoring use clause - op_codes not found ...
6 errors parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
6 errors parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 09 22:55:51 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 09 22:55:51 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "zipi8_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 56 seconds
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Thu May 09 22:57:41 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@W: CD645 :"D:\workspace\icecube2\zipi8\src\stack.vhd":31:8:31:13|Ignoring undefined library unisim
@W: CD642 :"D:\workspace\icecube2\zipi8\src\stack.vhd":32:26:32:26|Ignoring use clause - library unisim not found ...
@W: CD643 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":24:21:24:21|Ignoring use clause - op_codes not found ...
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":75:20:75:25|Signal locked is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":81:19:81:25|Signal in_port is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":84:15:84:25|Signal instruction is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":86:23:86:25|Signal rdl is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":35:7:35:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=257, width=8
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":101:74:101:85|Signal shift_in_bit in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":34:7:34:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":34:7:34:18|Synthesizing work.ram32m_behav.behavioral.
Post processing for work.ram32m_behav.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|Found RAM ram_s, depth=33, width=8
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=33, width=8
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":312:11:312:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":325:11:325:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":338:11:338:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":351:11:351:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:44:132:67|Signal instruction_16_downto_13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:74:132:83|Signal carry_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:86:132:105|Signal arith_logical_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":210:11:210:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":255:11:255:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":291:11:291:24|OTHERS clause is not synthesized.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:39:330:47|Signal zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:50:330:62|Signal use_zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:65:330:74|Signal alu_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":356:11:356:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":385:11:385:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@W: CL169 :"D:\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|Pruning unused register arith_carry. Make sure that there are no unused intermediate registers.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":149:162:149:181|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":161:158:161:177|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":173:159:173:178|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":185:160:185:179|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":115:53:115:66|Signal internal_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
Post processing for work.top.behavioral
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 0 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 1 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 2 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 3 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 4 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 5 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 6 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 7 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 8 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 9 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 10 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 11 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 12 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 13 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 14 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 15 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 16 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 17 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Trying to extract state machine for register t_state.
Extracted state machine for register t_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Initial value is not supported on state machine t_state
@N: CL159 :"D:\workspace\icecube2\zipi8\src\flags.vhd":38:8:38:28|Input carry_arith_logical_7 is unused.
@N: CL201 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Trying to extract state machine for register stack_pointer.
Extracted state machine for register stack_pointer
State machine has 32 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
   11101
   11110
   11111
@W: CL249 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Initial value is not supported on state machine stack_pointer
@N: CL159 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 09 22:57:41 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 09 22:57:41 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 09 22:57:41 2019

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"D:\workspace\icecube2\zipi8\zipi8_Implmnt\synlog\zipi8_multi_srs_gen.srr"

@A: premap output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
@R:"D:\workspace\icecube2\zipi8\zipi8_Implmnt\synlog\zipi8_premap.srr"

@A: fpga_mapper output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
@R:"D:\workspace\icecube2\zipi8\zipi8_Implmnt\synlog\zipi8_fpga_mapper.srr"


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Thu May 09 22:58:06 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@W: CD645 :"D:\workspace\icecube2\zipi8\src\stack.vhd":31:8:31:13|Ignoring undefined library unisim
@W: CD642 :"D:\workspace\icecube2\zipi8\src\stack.vhd":32:26:32:26|Ignoring use clause - library unisim not found ...
@W: CD643 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":24:21:24:21|Ignoring use clause - op_codes not found ...
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":75:20:75:25|Signal locked is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":81:19:81:25|Signal in_port is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":84:15:84:25|Signal instruction is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":86:23:86:25|Signal rdl is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":35:7:35:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=257, width=8
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":101:74:101:85|Signal shift_in_bit in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":34:7:34:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":34:7:34:18|Synthesizing work.ram32m_behav.behavioral.
Post processing for work.ram32m_behav.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|Found RAM ram_s, depth=33, width=8
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=33, width=8
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":312:11:312:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":325:11:325:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":338:11:338:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":351:11:351:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:44:132:67|Signal instruction_16_downto_13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:74:132:83|Signal carry_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:86:132:105|Signal arith_logical_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":210:11:210:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":255:11:255:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":291:11:291:24|OTHERS clause is not synthesized.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:39:330:47|Signal zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:50:330:62|Signal use_zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:65:330:74|Signal alu_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":356:11:356:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":385:11:385:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@W: CL169 :"D:\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|Pruning unused register arith_carry. Make sure that there are no unused intermediate registers.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":149:162:149:181|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":161:158:161:177|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":173:159:173:178|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":185:160:185:179|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":115:53:115:66|Signal internal_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
Post processing for work.top.behavioral
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 0 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 1 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 2 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 3 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 4 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 5 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 6 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 7 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 8 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 9 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 10 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 11 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 12 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 13 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 14 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 15 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 16 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 17 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Trying to extract state machine for register t_state.
Extracted state machine for register t_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Initial value is not supported on state machine t_state
@N: CL159 :"D:\workspace\icecube2\zipi8\src\flags.vhd":38:8:38:28|Input carry_arith_logical_7 is unused.
@N: CL201 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Trying to extract state machine for register stack_pointer.
Extracted state machine for register stack_pointer
State machine has 32 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
   11101
   11110
   11111
@W: CL249 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Initial value is not supported on state machine stack_pointer
@N: CL159 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 09 22:58:06 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 09 22:58:06 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 09 22:58:06 2019

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"D:\workspace\icecube2\zipi8\zipi8_Implmnt\synlog\zipi8_multi_srs_gen.srr"

@A: premap output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
@R:"D:\workspace\icecube2\zipi8\zipi8_Implmnt\synlog\zipi8_premap.srr"

@A: fpga_mapper output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
@R:"D:\workspace\icecube2\zipi8\zipi8_Implmnt\synlog\zipi8_fpga_mapper.srr"


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Thu May 09 22:59:59 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@W: CD645 :"D:\workspace\icecube2\zipi8\src\stack.vhd":31:8:31:13|Ignoring undefined library unisim
@W: CD642 :"D:\workspace\icecube2\zipi8\src\stack.vhd":32:26:32:26|Ignoring use clause - library unisim not found ...
@W: CD643 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":24:21:24:21|Ignoring use clause - op_codes not found ...
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":75:20:75:25|Signal locked is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":81:19:81:25|Signal in_port is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":84:15:84:25|Signal instruction is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":86:23:86:25|Signal rdl is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":35:7:35:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=257, width=8
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":101:74:101:85|Signal shift_in_bit in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":34:7:34:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":34:7:34:18|Synthesizing work.ram32m_behav.behavioral.
Post processing for work.ram32m_behav.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|Found RAM ram_s, depth=33, width=8
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=33, width=8
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":312:11:312:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":325:11:325:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":338:11:338:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":351:11:351:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:44:132:67|Signal instruction_16_downto_13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:74:132:83|Signal carry_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:86:132:105|Signal arith_logical_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":210:11:210:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":255:11:255:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":291:11:291:24|OTHERS clause is not synthesized.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:39:330:47|Signal zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:50:330:62|Signal use_zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:65:330:74|Signal alu_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":356:11:356:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":385:11:385:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@W: CL169 :"D:\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|Pruning unused register arith_carry. Make sure that there are no unused intermediate registers.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":149:162:149:181|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":161:158:161:177|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":173:159:173:178|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":185:160:185:179|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":115:53:115:66|Signal internal_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
Post processing for work.top.behavioral
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 0 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 1 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 2 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 3 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 4 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 5 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 6 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 7 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 8 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 9 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 10 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 11 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 12 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 13 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 14 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 15 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 16 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 17 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Trying to extract state machine for register t_state.
Extracted state machine for register t_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Initial value is not supported on state machine t_state
@N: CL159 :"D:\workspace\icecube2\zipi8\src\flags.vhd":38:8:38:28|Input carry_arith_logical_7 is unused.
@N: CL201 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Trying to extract state machine for register stack_pointer.
Extracted state machine for register stack_pointer
State machine has 32 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
   11101
   11110
   11111
@W: CL249 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Initial value is not supported on state machine stack_pointer
@N: CL159 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 09 22:59:59 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 09 22:59:59 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 09 22:59:59 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 09 23:00:00 2019

###########################################################]
# Thu May 09 23:00:00 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@W: MO156 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|RAM ram_s[7:0] removed due to constant propagation. 
@N: BN362 :"d:\workspace\icecube2\zipi8\src\flags.vhd":92:8:92:9|Removing sequential instance zero_flag (in view: work.flags(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|Removing sequential instance return_vector[11:0] (in view: work.x12_bit_program_address_generator(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":69:3:69:9|Removing instance spm_ram (in view: work.spm_with_output_reg(behavioral)) of type view:work.ram_8_8(behavioral) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\zipi8.vhd":444:4:444:38|Removing instance x12_bit_program_address_generator_i (in view: work.zipi8(behavioral)) of type view:work.x12_bit_program_address_generator(behavioral) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\zipi8.vhd":424:4:424:10|Removing instance flags_i (in view: work.zipi8(behavioral)) of type view:work.flags(behavioral) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\zipi8.vhd":387:4:387:22|Removing instance decode4_pc_statck_i (in view: work.zipi8(behavioral)) of type view:work.decode4_pc_statck(behavioral) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\zipi8.vhd":398:4:398:15|Removing instance decode4alu_i (in view: work.zipi8(behavioral)) of type view:work.decode4alu(behavioral) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\zipi8.vhd":539:4:539:24|Removing instance spm_with_output_reg_i (in view: work.zipi8(behavioral)) of type view:work.spm_with_output_reg(behavioral) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\zipi8.vhd":529:4:529:32|Removing instance shift_and_rotate_operations_i (in view: work.zipi8(behavioral)) of type view:work.shift_and_rotate_operations(behavioral) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|Removing sequential instance shadow_bank (in view: work.stack(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|Removing sequential instance shift_rotate_result[7:0] (in view: work.shift_and_rotate_operations(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\stack.vhd":149:4:149:17|Removing instance stack_ram_high (in view: work.stack(behavioral)) of type view:work.ram_8_5_0(behavioral) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance ram_s[7:0] (in view: work.ram_8_5_0(behavioral)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     100.3 MHz     9.968         inferred     Autoconstr_clkgroup_0     84   
============================================================================================

@W: MT529 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Found inferred clock top|CLK_3P3_MHZ which controls 84 sequential elements including processor_zipi8.state_machine_i.interrupt_enable. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine t_state_1[0:2] (in view: work.state_machine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine stack_pointer[0:31] (in view: work.stack(behavioral))
original code -> new code
   00000 -> 00000000000000000000000000000001
   00001 -> 00000000000000000000000000000010
   00010 -> 00000000000000000000000000000100
   00011 -> 00000000000000000000000000001000
   00100 -> 00000000000000000000000000010000
   00101 -> 00000000000000000000000000100000
   00110 -> 00000000000000000000000001000000
   00111 -> 00000000000000000000000010000000
   01000 -> 00000000000000000000000100000000
   01001 -> 00000000000000000000001000000000
   01010 -> 00000000000000000000010000000000
   01011 -> 00000000000000000000100000000000
   01100 -> 00000000000000000001000000000000
   01101 -> 00000000000000000010000000000000
   01110 -> 00000000000000000100000000000000
   01111 -> 00000000000000001000000000000000
   10000 -> 00000000000000010000000000000000
   10001 -> 00000000000000100000000000000000
   10010 -> 00000000000001000000000000000000
   10011 -> 00000000000010000000000000000000
   10100 -> 00000000000100000000000000000000
   10101 -> 00000000001000000000000000000000
   10110 -> 00000000010000000000000000000000
   10111 -> 00000000100000000000000000000000
   11000 -> 00000001000000000000000000000000
   11001 -> 00000010000000000000000000000000
   11010 -> 00000100000000000000000000000000
   11011 -> 00001000000000000000000000000000
   11100 -> 00010000000000000000000000000000
   11101 -> 00100000000000000000000000000000
   11110 -> 01000000000000000000000000000000
   11111 -> 10000000000000000000000000000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 09 23:00:01 2019

###########################################################]
# Thu May 09 23:00:01 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":75:8:75:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO161 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|Register bit register_bank_control_i.bank (in view view:work.zipi8(behavioral)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|Unable to map RAM instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0[7:0] to RAM for technology specified. 
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|RAM two_banks_of_16_gp_reg_i.sy_bank.ram_s_0[7:0] (in view: work.zipi8(behavioral)) is 2 words by 8 bits.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[0] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[1] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[2] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[3] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[4] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[5] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[6] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[7] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|RAM two_banks_of_16_gp_reg_i.sx_bank.ram_s_0[7:0] (in view: work.zipi8(behavioral)) is 2 words by 8 bits.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[1] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[2] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[3] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[4] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[0] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[7] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[5] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[6] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine t_state_1[0:2] (in view: work.state_machine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine stack_pointer[0:31] (in view: work.stack(behavioral))
original code -> new code
   00000 -> 00000000000000000000000000000001
   00001 -> 00000000000000000000000000000010
   00010 -> 00000000000000000000000000000100
   00011 -> 00000000000000000000000000001000
   00100 -> 00000000000000000000000000010000
   00101 -> 00000000000000000000000000100000
   00110 -> 00000000000000000000000001000000
   00111 -> 00000000000000000000000010000000
   01000 -> 00000000000000000000000100000000
   01001 -> 00000000000000000000001000000000
   01010 -> 00000000000000000000010000000000
   01011 -> 00000000000000000000100000000000
   01100 -> 00000000000000000001000000000000
   01101 -> 00000000000000000010000000000000
   01110 -> 00000000000000000100000000000000
   01111 -> 00000000000000001000000000000000
   10000 -> 00000000000000010000000000000000
   10001 -> 00000000000000100000000000000000
   10010 -> 00000000000001000000000000000000
   10011 -> 00000000000010000000000000000000
   10100 -> 00000000000100000000000000000000
   10101 -> 00000000001000000000000000000000
   10110 -> 00000000010000000000000000000000
   10111 -> 00000000100000000000000000000000
   11000 -> 00000001000000000000000000000000
   11001 -> 00000010000000000000000000000000
   11010 -> 00000100000000000000000000000000
   11011 -> 00001000000000000000000000000000
   11100 -> 00010000000000000000000000000000
   11101 -> 00100000000000000000000000000000
   11110 -> 01000000000000000000000000000000
   11111 -> 10000000000000000000000000000000
@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|RAM stack_ram_low.ram_s[5:0] (in view: work.stack(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found startup values on RAM instance stack_ram_low.ram_s[5:0]
@N: MF794 |RAM stack_ram_low.ram_s[5:0] required 16 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[7] (in view: work.top(behavioral)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@W: BN114 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.stack_i.stack_ram_low.ram_s_ram_s_0_0 (in view: work.top(behavioral)) of black box view:sb_ice.SB_RAM256x16(PRIM) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 139MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|Removing sequential instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|Removing sequential instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|Removing sequential instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|Removing sequential instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|Removing sequential instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|Removing sequential instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|Removing sequential instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[11] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[10] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[9] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[8] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: MF794 |RAM stack_ram_low.ram_s[5:0] required 1 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		 131 /        39
   2		0h:00m:00s		    -2.05ns		 117 /        39
   3		0h:00m:00s		    -0.65ns		 117 /        39
   4		0h:00m:01s		    -0.65ns		 117 /        39
@N: FX271 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Replicating instance processor_zipi8.state_machine_i.t_state_1[0] (in view: work.top(behavioral)) with 50 loads 3 times to improve timing.
@N: FX271 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Replicating instance processor_zipi8.state_machine_i.t_state_1[1] (in view: work.top(behavioral)) with 55 loads 3 times to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   5		0h:00m:01s		    -0.65ns		 122 /        45
   6		0h:00m:01s		    -0.65ns		 121 /        45


   7		0h:00m:01s		    -0.65ns		 117 /        45
@N: FX1016 :"d:\workspace\icecube2\zipi8\src\top.vhd":36:6:36:16|SB_GB_IO inserted on the port CLK_3P3_MHZ.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================================= Non-Gated/Non-Generated Clocks ==========================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               45         processor_zipi8.arith_and_logic_operations_i.arith_logical_result[0]
===================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 142MB)

Writing Analyst data base D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)

@W: MT420 |Found inferred clock top|CLK_3P3_MHZ with period 7.47ns. Please declare a user-defined clock on object "p:CLK_3P3_MHZ"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 09 23:00:03 2019
#


Top view:               top
Requested Frequency:    133.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.317

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     133.9 MHz     113.9 MHz     7.466         8.783         -1.317     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ  top|CLK_3P3_MHZ  |  7.466       -1.318  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_3P3_MHZ
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                     Arrival           
Instance                                      Reference           Type       Pin     Net                   Time        Slack 
                                              Clock                                                                          
-----------------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_pointer[8]      top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[8]      0.796       -1.317
processor_zipi8.stack_i.stack_pointer[1]      top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[1]      0.796       -1.245
processor_zipi8.stack_i.stack_pointer[10]     top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[10]     0.796       -1.245
processor_zipi8.stack_i.stack_pointer[0]      top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[0]      0.796       -1.214
processor_zipi8.stack_i.stack_pointer[12]     top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[12]     0.796       -1.214
processor_zipi8.stack_i.stack_pointer[19]     top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[19]     0.796       -1.214
processor_zipi8.stack_i.stack_pointer[3]      top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[3]      0.796       -1.173
processor_zipi8.stack_i.stack_pointer[2]      top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[2]      0.796       -1.142
processor_zipi8.stack_i.stack_pointer[9]      top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[9]      0.796       -1.142
processor_zipi8.stack_i.stack_pointer[15]     top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[15]     0.796       -1.142
=============================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                           Required           
Instance                                           Reference           Type       Pin     Net         Time         Slack 
                                                   Clock                                                                 
-------------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_pointer[31]          top|CLK_3P3_MHZ     SB_DFF     D       N_328_0     7.311        -1.317
processor_zipi8.state_machine_i.run                top|CLK_3P3_MHZ     SB_DFF     D       N_158       7.311        -1.245
processor_zipi8.state_machine_i.internal_reset     top|CLK_3P3_MHZ     SB_DFF     D       N_6_i       7.311        -1.214
processor_zipi8.stack_i.stack_pointer[3]           top|CLK_3P3_MHZ     SB_DFF     D       N_35_i      7.311        -1.101
processor_zipi8.stack_i.stack_pointer[5]           top|CLK_3P3_MHZ     SB_DFF     D       N_48_i      7.311        -1.101
processor_zipi8.stack_i.stack_pointer[7]           top|CLK_3P3_MHZ     SB_DFF     D       N_21_i      7.311        -1.101
processor_zipi8.stack_i.stack_pointer[9]           top|CLK_3P3_MHZ     SB_DFF     D       N_46_i      7.311        -1.101
processor_zipi8.stack_i.stack_pointer[11]          top|CLK_3P3_MHZ     SB_DFF     D       N_44_i      7.311        -1.101
processor_zipi8.stack_i.stack_pointer[17]          top|CLK_3P3_MHZ     SB_DFF     D       N_38_i      7.311        -1.101
processor_zipi8.stack_i.stack_pointer[19]          top|CLK_3P3_MHZ     SB_DFF     D       N_12_i      7.311        -1.101
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          processor_zipi8.stack_i.stack_pointer[8] / Q
    Ending point:                            processor_zipi8.stack_i.stack_pointer[31] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin C
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_pointer[8]              SB_DFF      Q        Out     0.796     0.796       -         
stack_pointer[8]                                      Net         -        -       1.599     -           5         
processor_zipi8.stack_i.stack_pointer_RNID7QP[8]      SB_LUT4     I0       In      -         2.395       -         
processor_zipi8.stack_i.stack_pointer_RNID7QP[8]      SB_LUT4     O        Out     0.661     3.056       -         
stack_pointer_srsts_i_0_0_a2_2_7[31]                  Net         -        -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     I0       In      -         4.427       -         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     O        Out     0.661     5.089       -         
N_347                                                 Net         -        -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     I0       In      -         6.460       -         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     O        Out     0.661     7.121       -         
N_328_0                                               Net         -        -       1.507     -           1         
processor_zipi8.stack_i.stack_pointer[31]             SB_DFF      D        In      -         8.628       -         
===================================================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          processor_zipi8.stack_i.stack_pointer[1] / Q
    Ending point:                            processor_zipi8.stack_i.stack_pointer[31] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin C
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_pointer[1]              SB_DFF      Q        Out     0.796     0.796       -         
stack_pointer[1]                                      Net         -        -       1.599     -           5         
processor_zipi8.stack_i.stack_pointer_RNIBTDN[1]      SB_LUT4     I0       In      -         2.395       -         
processor_zipi8.stack_i.stack_pointer_RNIBTDN[1]      SB_LUT4     O        Out     0.661     3.056       -         
stack_pointer_srsts_i_0_0_a2_2_8[31]                  Net         -        -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     I1       In      -         4.427       -         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     O        Out     0.589     5.017       -         
N_347                                                 Net         -        -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     I0       In      -         6.388       -         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     O        Out     0.661     7.049       -         
N_328_0                                               Net         -        -       1.507     -           1         
processor_zipi8.stack_i.stack_pointer[31]             SB_DFF      D        In      -         8.556       -         
===================================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          processor_zipi8.stack_i.stack_pointer[10] / Q
    Ending point:                            processor_zipi8.stack_i.stack_pointer[31] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin C
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_pointer[10]             SB_DFF      Q        Out     0.796     0.796       -         
stack_pointer[10]                                     Net         -        -       1.599     -           5         
processor_zipi8.stack_i.stack_pointer_RNID7QP[8]      SB_LUT4     I1       In      -         2.395       -         
processor_zipi8.stack_i.stack_pointer_RNID7QP[8]      SB_LUT4     O        Out     0.589     2.984       -         
stack_pointer_srsts_i_0_0_a2_2_7[31]                  Net         -        -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     I0       In      -         4.355       -         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     O        Out     0.661     5.017       -         
N_347                                                 Net         -        -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     I0       In      -         6.388       -         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     O        Out     0.661     7.049       -         
N_328_0                                               Net         -        -       1.507     -           1         
processor_zipi8.stack_i.stack_pointer[31]             SB_DFF      D        In      -         8.556       -         
===================================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          processor_zipi8.stack_i.stack_pointer[8] / Q
    Ending point:                            processor_zipi8.state_machine_i.run / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin C
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_pointer[8]              SB_DFF      Q        Out     0.796     0.796       -         
stack_pointer[8]                                      Net         -        -       1.599     -           5         
processor_zipi8.stack_i.stack_pointer_RNID7QP[8]      SB_LUT4     I0       In      -         2.395       -         
processor_zipi8.stack_i.stack_pointer_RNID7QP[8]      SB_LUT4     O        Out     0.661     3.056       -         
stack_pointer_srsts_i_0_0_a2_2_7[31]                  Net         -        -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     I0       In      -         4.427       -         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     O        Out     0.661     5.089       -         
N_347                                                 Net         -        -       1.371     -           3         
processor_zipi8.state_machine_i.run_RNO               SB_LUT4     I1       In      -         6.460       -         
processor_zipi8.state_machine_i.run_RNO               SB_LUT4     O        Out     0.589     7.049       -         
N_158                                                 Net         -        -       1.507     -           1         
processor_zipi8.state_machine_i.run                   SB_DFF      D        In      -         8.556       -         
===================================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.214

    Number of logic level(s):                3
    Starting point:                          processor_zipi8.stack_i.stack_pointer[0] / Q
    Ending point:                            processor_zipi8.stack_i.stack_pointer[31] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin C
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_pointer[0]              SB_DFF      Q        Out     0.796     0.796       -         
stack_pointer[0]                                      Net         -        -       1.599     -           5         
processor_zipi8.stack_i.stack_pointer_RNIOPQG[0]      SB_LUT4     I0       In      -         2.395       -         
processor_zipi8.stack_i.stack_pointer_RNIOPQG[0]      SB_LUT4     O        Out     0.661     3.056       -         
stack_pointer_srsts_i_0_0_a2_2_9[31]                  Net         -        -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     I2       In      -         4.427       -         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     O        Out     0.558     4.986       -         
N_347                                                 Net         -        -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     I0       In      -         6.356       -         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     O        Out     0.661     7.018       -         
N_328_0                                               Net         -        -       1.507     -           1         
processor_zipi8.stack_i.stack_pointer[31]             SB_DFF      D        In      -         8.525       -         
===================================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             7 uses
SB_DFF          44 uses
SB_DFFE         1 use
VCC             7 uses
SB_LUT4         116 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (3%)
Total load per clock:
   top|CLK_3P3_MHZ: 1

@S |Mapping Summary:
Total  LUTs: 116 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 116 = 116 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 09 23:00:03 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.edf " "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist" "-pQN84" -c --devicename iCE40LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.edf...
start to read sdc/scf file D:/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.scf
sdc_reader OK D:/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.scf
Stored edif netlist at D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --outdir "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package QN84 --deviceMarketName iCE40LP1K --sdc-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib" --effort_level std --out-sdc-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top --outdir D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package QN84 --deviceMarketName iCE40LP1K --sdc-file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib --effort_level std --out-sdc-file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - QN84
Design database      - D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	116
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	120
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	75
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	120/1280
    PLBs                        :	17/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/67
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.9 (sec)

Final Design Statistics
    Number of LUTs      	:	120
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	120/1280
    PLBs                        :	21/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/67
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK_3P3_MHZ | Frequency: 172.01 MHz | Target: 133.87 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --package QN84 --outdir "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 303
used logic cells: 120
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --package QN84 --outdir "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 303
used logic cells: 120
Translating sdc file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib" "D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\router" --sdf_file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\router --sdf_file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 123 
I1212: Iteration  1 :    50 unrouted : 0 seconds
I1212: Iteration  2 :     5 unrouted : 0 seconds
I1212: Iteration  3 :     3 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/workspace/icecube2/zipi8/zipi8_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/workspace/icecube2/zipi8/zipi8_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib" --sdc-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib --sdc-file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP1K --package QN84 --outdir "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name top
Unrecognizable name top
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-N4P8E4G3

# Thu May 09 23:08:40 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@W: CD645 :"D:\workspace\icecube2\zipi8\src\stack.vhd":31:8:31:13|Ignoring undefined library unisim
@W: CD642 :"D:\workspace\icecube2\zipi8\src\stack.vhd":32:26:32:26|Ignoring use clause - library unisim not found ...
@W: CD643 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":24:21:24:21|Ignoring use clause - op_codes not found ...
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":75:20:75:25|Signal locked is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":81:19:81:25|Signal in_port is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":84:15:84:25|Signal instruction is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\workspace\icecube2\zipi8\src\top.vhd":86:23:86:25|Signal rdl is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":35:7:35:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=257, width=8
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":101:74:101:85|Signal shift_in_bit in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":34:7:34:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":34:7:34:18|Synthesizing work.ram32m_behav.behavioral.
Post processing for work.ram32m_behav.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|Found RAM ram_s, depth=33, width=8
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":34:7:34:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found RAM ram_s, depth=33, width=8
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":312:11:312:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":325:11:325:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":338:11:338:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":351:11:351:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:44:132:67|Signal instruction_16_downto_13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:74:132:83|Signal carry_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":132:86:132:105|Signal arith_logical_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":210:11:210:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":255:11:255:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":291:11:291:24|OTHERS clause is not synthesized.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:39:330:47|Signal zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:50:330:62|Signal use_zero_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\flags.vhd":330:65:330:74|Signal alu_result in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":356:11:356:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":385:11:385:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@W: CL169 :"D:\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|Pruning unused register arith_carry. Make sure that there are no unused intermediate registers.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":149:162:149:181|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":161:158:161:177|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":173:159:173:178|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":185:160:185:179|Signal register_enable_type in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
@W: CD434 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":115:53:115:66|Signal internal_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
Post processing for work.top.behavioral
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 0 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 1 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 2 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 3 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 4 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 5 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 6 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 7 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 8 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 9 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 10 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 11 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 12 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 13 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 14 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 15 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 16 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\top.vhd":93:6:93:20|Bit 17 of input instruction of instance processor_zipi8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Trying to extract state machine for register t_state.
Extracted state machine for register t_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Initial value is not supported on state machine t_state
@N: CL159 :"D:\workspace\icecube2\zipi8\src\flags.vhd":38:8:38:28|Input carry_arith_logical_7 is unused.
@N: CL201 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Trying to extract state machine for register stack_pointer.
Extracted state machine for register stack_pointer
State machine has 32 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
   11101
   11110
   11111
@W: CL249 :"D:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|Initial value is not supported on state machine stack_pointer
@N: CL159 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 09 23:08:40 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 09 23:08:40 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 09 23:08:40 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 09 23:08:41 2019

###########################################################]
Pre-mapping Report

# Thu May 09 23:08:41 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@W: MO156 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|RAM ram_s[7:0] removed due to constant propagation. 
@N: BN362 :"d:\workspace\icecube2\zipi8\src\flags.vhd":92:8:92:9|Removing sequential instance zero_flag (in view: work.flags(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|Removing sequential instance return_vector[11:0] (in view: work.x12_bit_program_address_generator(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":69:3:69:9|Removing instance spm_ram (in view: work.spm_with_output_reg(behavioral)) of type view:work.ram_8_8(behavioral) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\zipi8.vhd":444:4:444:38|Removing instance x12_bit_program_address_generator_i (in view: work.zipi8(behavioral)) of type view:work.x12_bit_program_address_generator(behavioral) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\zipi8.vhd":424:4:424:10|Removing instance flags_i (in view: work.zipi8(behavioral)) of type view:work.flags(behavioral) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\zipi8.vhd":387:4:387:22|Removing instance decode4_pc_statck_i (in view: work.zipi8(behavioral)) of type view:work.decode4_pc_statck(behavioral) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\zipi8.vhd":398:4:398:15|Removing instance decode4alu_i (in view: work.zipi8(behavioral)) of type view:work.decode4alu(behavioral) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\zipi8.vhd":539:4:539:24|Removing instance spm_with_output_reg_i (in view: work.zipi8(behavioral)) of type view:work.spm_with_output_reg(behavioral) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\zipi8.vhd":529:4:529:32|Removing instance shift_and_rotate_operations_i (in view: work.zipi8(behavioral)) of type view:work.shift_and_rotate_operations(behavioral) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|Removing sequential instance shadow_bank (in view: work.stack(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|Removing sequential instance shift_rotate_result[7:0] (in view: work.shift_and_rotate_operations(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN115 :"d:\workspace\icecube2\zipi8\src\stack.vhd":149:4:149:17|Removing instance stack_ram_high (in view: work.stack(behavioral)) of type view:work.ram_8_5_0(behavioral) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance ram_s[7:0] (in view: work.ram_8_5_0(behavioral)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     100.3 MHz     9.968         inferred     Autoconstr_clkgroup_0     84   
============================================================================================

@W: MT529 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Found inferred clock top|CLK_3P3_MHZ which controls 84 sequential elements including processor_zipi8.state_machine_i.interrupt_enable. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine t_state_1[0:2] (in view: work.state_machine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine stack_pointer[0:31] (in view: work.stack(behavioral))
original code -> new code
   00000 -> 00000000000000000000000000000001
   00001 -> 00000000000000000000000000000010
   00010 -> 00000000000000000000000000000100
   00011 -> 00000000000000000000000000001000
   00100 -> 00000000000000000000000000010000
   00101 -> 00000000000000000000000000100000
   00110 -> 00000000000000000000000001000000
   00111 -> 00000000000000000000000010000000
   01000 -> 00000000000000000000000100000000
   01001 -> 00000000000000000000001000000000
   01010 -> 00000000000000000000010000000000
   01011 -> 00000000000000000000100000000000
   01100 -> 00000000000000000001000000000000
   01101 -> 00000000000000000010000000000000
   01110 -> 00000000000000000100000000000000
   01111 -> 00000000000000001000000000000000
   10000 -> 00000000000000010000000000000000
   10001 -> 00000000000000100000000000000000
   10010 -> 00000000000001000000000000000000
   10011 -> 00000000000010000000000000000000
   10100 -> 00000000000100000000000000000000
   10101 -> 00000000001000000000000000000000
   10110 -> 00000000010000000000000000000000
   10111 -> 00000000100000000000000000000000
   11000 -> 00000001000000000000000000000000
   11001 -> 00000010000000000000000000000000
   11010 -> 00000100000000000000000000000000
   11011 -> 00001000000000000000000000000000
   11100 -> 00010000000000000000000000000000
   11101 -> 00100000000000000000000000000000
   11110 -> 01000000000000000000000000000000
   11111 -> 10000000000000000000000000000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 09 23:08:42 2019

###########################################################]
Map & Optimize Report

# Thu May 09 23:08:42 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":75:8:75:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO161 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|Register bit register_bank_control_i.bank (in view view:work.zipi8(behavioral)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|Unable to map RAM instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0[7:0] to RAM for technology specified. 
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":49:11:49:15|RAM two_banks_of_16_gp_reg_i.sy_bank.ram_s_0[7:0] (in view: work.zipi8(behavioral)) is 2 words by 8 bits.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[0] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[1] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[2] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[3] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[4] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[5] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[6] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram0_[7] (in view: work.SYNRAM2X8(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|RAM two_banks_of_16_gp_reg_i.sx_bank.ram_s_0[7:0] (in view: work.zipi8(behavioral)) is 2 words by 8 bits.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[1] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[2] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[3] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[4] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[0] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[7] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[5] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0.two_banks_of_16_gp_reg_i.sy_bank.ram_s_0_ram1_[6] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine t_state_1[0:2] (in view: work.state_machine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine stack_pointer[0:31] (in view: work.stack(behavioral))
original code -> new code
   00000 -> 00000000000000000000000000000001
   00001 -> 00000000000000000000000000000010
   00010 -> 00000000000000000000000000000100
   00011 -> 00000000000000000000000000001000
   00100 -> 00000000000000000000000000010000
   00101 -> 00000000000000000000000000100000
   00110 -> 00000000000000000000000001000000
   00111 -> 00000000000000000000000010000000
   01000 -> 00000000000000000000000100000000
   01001 -> 00000000000000000000001000000000
   01010 -> 00000000000000000000010000000000
   01011 -> 00000000000000000000100000000000
   01100 -> 00000000000000000001000000000000
   01101 -> 00000000000000000010000000000000
   01110 -> 00000000000000000100000000000000
   01111 -> 00000000000000001000000000000000
   10000 -> 00000000000000010000000000000000
   10001 -> 00000000000000100000000000000000
   10010 -> 00000000000001000000000000000000
   10011 -> 00000000000010000000000000000000
   10100 -> 00000000000100000000000000000000
   10101 -> 00000000001000000000000000000000
   10110 -> 00000000010000000000000000000000
   10111 -> 00000000100000000000000000000000
   11000 -> 00000001000000000000000000000000
   11001 -> 00000010000000000000000000000000
   11010 -> 00000100000000000000000000000000
   11011 -> 00001000000000000000000000000000
   11100 -> 00010000000000000000000000000000
   11101 -> 00100000000000000000000000000000
   11110 -> 01000000000000000000000000000000
   11111 -> 10000000000000000000000000000000
@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|RAM stack_ram_low.ram_s[5:0] (in view: work.stack(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Found startup values on RAM instance stack_ram_low.ram_s[5:0]
@N: MF794 |RAM stack_ram_low.ram_s[5:0] required 16 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[7] (in view: work.top(behavioral)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram0_[0] (in view: work.top(behavioral)) because it does not drive other instances.
@W: BN114 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing instance processor_zipi8.stack_i.stack_ram_low.ram_s_ram_s_0_0 (in view: work.top(behavioral)) of black box view:sb_ice.SB_RAM256x16(PRIM) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 139MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|Removing sequential instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|Removing sequential instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|Removing sequential instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|Removing sequential instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|Removing sequential instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|Removing sequential instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|Removing sequential instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\ram.vhd":48:11:48:15|Removing sequential instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0.two_banks_of_16_gp_reg_i.sx_bank.ram_s_0_ram1_[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[11] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[10] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[9] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[8] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[7] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[6] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[5] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[4] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[3] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|Removing sequential instance processor_zipi8.program_counter_i.pc[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: MF794 |RAM stack_ram_low.ram_s[5:0] required 1 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.05ns		 131 /        39
   2		0h:00m:01s		    -2.05ns		 117 /        39
   3		0h:00m:01s		    -0.65ns		 117 /        39
   4		0h:00m:01s		    -0.65ns		 117 /        39
@N: FX271 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Replicating instance processor_zipi8.state_machine_i.t_state_1[0] (in view: work.top(behavioral)) with 50 loads 3 times to improve timing.
@N: FX271 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":63:38:63:40|Replicating instance processor_zipi8.state_machine_i.t_state_1[1] (in view: work.top(behavioral)) with 55 loads 3 times to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   5		0h:00m:01s		    -0.65ns		 122 /        45
   6		0h:00m:01s		    -0.65ns		 121 /        45


   7		0h:00m:01s		    -0.65ns		 117 /        45
@N: FX1016 :"d:\workspace\icecube2\zipi8\src\top.vhd":36:6:36:16|SB_GB_IO inserted on the port CLK_3P3_MHZ.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================================= Non-Gated/Non-Generated Clocks ==========================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               45         processor_zipi8.arith_and_logic_operations_i.arith_logical_result[0]
===================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 142MB)

Writing Analyst data base D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)

@W: MT420 |Found inferred clock top|CLK_3P3_MHZ with period 7.47ns. Please declare a user-defined clock on object "p:CLK_3P3_MHZ"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 09 23:08:44 2019
#


Top view:               top
Requested Frequency:    133.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.317

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     133.9 MHz     113.9 MHz     7.466         8.783         -1.317     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ  top|CLK_3P3_MHZ  |  7.466       -1.318  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_3P3_MHZ
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                     Arrival           
Instance                                      Reference           Type       Pin     Net                   Time        Slack 
                                              Clock                                                                          
-----------------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_pointer[8]      top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[8]      0.796       -1.317
processor_zipi8.stack_i.stack_pointer[1]      top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[1]      0.796       -1.245
processor_zipi8.stack_i.stack_pointer[10]     top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[10]     0.796       -1.245
processor_zipi8.stack_i.stack_pointer[0]      top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[0]      0.796       -1.214
processor_zipi8.stack_i.stack_pointer[12]     top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[12]     0.796       -1.214
processor_zipi8.stack_i.stack_pointer[19]     top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[19]     0.796       -1.214
processor_zipi8.stack_i.stack_pointer[3]      top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[3]      0.796       -1.173
processor_zipi8.stack_i.stack_pointer[2]      top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[2]      0.796       -1.142
processor_zipi8.stack_i.stack_pointer[9]      top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[9]      0.796       -1.142
processor_zipi8.stack_i.stack_pointer[15]     top|CLK_3P3_MHZ     SB_DFF     Q       stack_pointer[15]     0.796       -1.142
=============================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                           Required           
Instance                                           Reference           Type       Pin     Net         Time         Slack 
                                                   Clock                                                                 
-------------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_pointer[31]          top|CLK_3P3_MHZ     SB_DFF     D       N_328_0     7.311        -1.317
processor_zipi8.state_machine_i.run                top|CLK_3P3_MHZ     SB_DFF     D       N_158       7.311        -1.245
processor_zipi8.state_machine_i.internal_reset     top|CLK_3P3_MHZ     SB_DFF     D       N_6_i       7.311        -1.214
processor_zipi8.stack_i.stack_pointer[3]           top|CLK_3P3_MHZ     SB_DFF     D       N_35_i      7.311        -1.101
processor_zipi8.stack_i.stack_pointer[5]           top|CLK_3P3_MHZ     SB_DFF     D       N_48_i      7.311        -1.101
processor_zipi8.stack_i.stack_pointer[7]           top|CLK_3P3_MHZ     SB_DFF     D       N_21_i      7.311        -1.101
processor_zipi8.stack_i.stack_pointer[9]           top|CLK_3P3_MHZ     SB_DFF     D       N_46_i      7.311        -1.101
processor_zipi8.stack_i.stack_pointer[11]          top|CLK_3P3_MHZ     SB_DFF     D       N_44_i      7.311        -1.101
processor_zipi8.stack_i.stack_pointer[17]          top|CLK_3P3_MHZ     SB_DFF     D       N_38_i      7.311        -1.101
processor_zipi8.stack_i.stack_pointer[19]          top|CLK_3P3_MHZ     SB_DFF     D       N_12_i      7.311        -1.101
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          processor_zipi8.stack_i.stack_pointer[8] / Q
    Ending point:                            processor_zipi8.stack_i.stack_pointer[31] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin C
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_pointer[8]              SB_DFF      Q        Out     0.796     0.796       -         
stack_pointer[8]                                      Net         -        -       1.599     -           5         
processor_zipi8.stack_i.stack_pointer_RNID7QP[8]      SB_LUT4     I0       In      -         2.395       -         
processor_zipi8.stack_i.stack_pointer_RNID7QP[8]      SB_LUT4     O        Out     0.661     3.056       -         
stack_pointer_srsts_i_0_0_a2_2_7[31]                  Net         -        -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     I0       In      -         4.427       -         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     O        Out     0.661     5.089       -         
N_347                                                 Net         -        -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     I0       In      -         6.460       -         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     O        Out     0.661     7.121       -         
N_328_0                                               Net         -        -       1.507     -           1         
processor_zipi8.stack_i.stack_pointer[31]             SB_DFF      D        In      -         8.628       -         
===================================================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          processor_zipi8.stack_i.stack_pointer[1] / Q
    Ending point:                            processor_zipi8.stack_i.stack_pointer[31] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin C
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_pointer[1]              SB_DFF      Q        Out     0.796     0.796       -         
stack_pointer[1]                                      Net         -        -       1.599     -           5         
processor_zipi8.stack_i.stack_pointer_RNIBTDN[1]      SB_LUT4     I0       In      -         2.395       -         
processor_zipi8.stack_i.stack_pointer_RNIBTDN[1]      SB_LUT4     O        Out     0.661     3.056       -         
stack_pointer_srsts_i_0_0_a2_2_8[31]                  Net         -        -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     I1       In      -         4.427       -         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     O        Out     0.589     5.017       -         
N_347                                                 Net         -        -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     I0       In      -         6.388       -         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     O        Out     0.661     7.049       -         
N_328_0                                               Net         -        -       1.507     -           1         
processor_zipi8.stack_i.stack_pointer[31]             SB_DFF      D        In      -         8.556       -         
===================================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          processor_zipi8.stack_i.stack_pointer[10] / Q
    Ending point:                            processor_zipi8.stack_i.stack_pointer[31] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin C
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_pointer[10]             SB_DFF      Q        Out     0.796     0.796       -         
stack_pointer[10]                                     Net         -        -       1.599     -           5         
processor_zipi8.stack_i.stack_pointer_RNID7QP[8]      SB_LUT4     I1       In      -         2.395       -         
processor_zipi8.stack_i.stack_pointer_RNID7QP[8]      SB_LUT4     O        Out     0.589     2.984       -         
stack_pointer_srsts_i_0_0_a2_2_7[31]                  Net         -        -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     I0       In      -         4.355       -         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     O        Out     0.661     5.017       -         
N_347                                                 Net         -        -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     I0       In      -         6.388       -         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     O        Out     0.661     7.049       -         
N_328_0                                               Net         -        -       1.507     -           1         
processor_zipi8.stack_i.stack_pointer[31]             SB_DFF      D        In      -         8.556       -         
===================================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          processor_zipi8.stack_i.stack_pointer[8] / Q
    Ending point:                            processor_zipi8.state_machine_i.run / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin C
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_pointer[8]              SB_DFF      Q        Out     0.796     0.796       -         
stack_pointer[8]                                      Net         -        -       1.599     -           5         
processor_zipi8.stack_i.stack_pointer_RNID7QP[8]      SB_LUT4     I0       In      -         2.395       -         
processor_zipi8.stack_i.stack_pointer_RNID7QP[8]      SB_LUT4     O        Out     0.661     3.056       -         
stack_pointer_srsts_i_0_0_a2_2_7[31]                  Net         -        -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     I0       In      -         4.427       -         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     O        Out     0.661     5.089       -         
N_347                                                 Net         -        -       1.371     -           3         
processor_zipi8.state_machine_i.run_RNO               SB_LUT4     I1       In      -         6.460       -         
processor_zipi8.state_machine_i.run_RNO               SB_LUT4     O        Out     0.589     7.049       -         
N_158                                                 Net         -        -       1.507     -           1         
processor_zipi8.state_machine_i.run                   SB_DFF      D        In      -         8.556       -         
===================================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.214

    Number of logic level(s):                3
    Starting point:                          processor_zipi8.stack_i.stack_pointer[0] / Q
    Ending point:                            processor_zipi8.stack_i.stack_pointer[31] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin C
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_pointer[0]              SB_DFF      Q        Out     0.796     0.796       -         
stack_pointer[0]                                      Net         -        -       1.599     -           5         
processor_zipi8.stack_i.stack_pointer_RNIOPQG[0]      SB_LUT4     I0       In      -         2.395       -         
processor_zipi8.stack_i.stack_pointer_RNIOPQG[0]      SB_LUT4     O        Out     0.661     3.056       -         
stack_pointer_srsts_i_0_0_a2_2_9[31]                  Net         -        -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     I2       In      -         4.427       -         
processor_zipi8.stack_i.stack_pointer_RNIH2403[0]     SB_LUT4     O        Out     0.558     4.986       -         
N_347                                                 Net         -        -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     I0       In      -         6.356       -         
processor_zipi8.stack_i.stack_pointer_RNO[31]         SB_LUT4     O        Out     0.661     7.018       -         
N_328_0                                               Net         -        -       1.507     -           1         
processor_zipi8.stack_i.stack_pointer[31]             SB_DFF      D        In      -         8.525       -         
===================================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             7 uses
SB_DFF          44 uses
SB_DFFE         1 use
VCC             7 uses
SB_LUT4         116 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (3%)
Total load per clock:
   top|CLK_3P3_MHZ: 1

@S |Mapping Summary:
Total  LUTs: 116 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 116 = 116 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 09 23:08:44 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.edf " "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist" "-pQN84" "-yD:/workspace/icecube2/zipi8/constraints/top_io.pcf " -c --devicename iCE40LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.edf...
Parsing constraint file: D:/workspace/icecube2/zipi8/constraints/top_io.pcf ...
start to read sdc/scf file D:/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.scf
sdc_reader OK D:/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.scf
Stored edif netlist at D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --outdir "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package QN84 --deviceMarketName iCE40LP1K --sdc-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib" --effort_level std --out-sdc-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top --outdir D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package QN84 --deviceMarketName iCE40LP1K --sdc-file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib --effort_level std --out-sdc-file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - QN84
Design database      - D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	116
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	120
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	75
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	120/1280
    PLBs                        :	17/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/67
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 18.3 (sec)

Final Design Statistics
    Number of LUTs      	:	120
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	120/1280
    PLBs                        :	17/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/67
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK_3P3_MHZ | Frequency: 190.79 MHz | Target: 133.87 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --package QN84 --outdir "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 258
used logic cells: 120
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --package QN84 --outdir "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 258
used logic cells: 120
Translating sdc file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib" "D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\router" --sdf_file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\router --sdf_file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 123 
I1212: Iteration  1 :    57 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     3 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/workspace/icecube2/zipi8/zipi8_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/workspace/icecube2/zipi8/zipi8_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib" --sdc-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib --sdc-file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.
Unrecognizable name top
12:00:06 AM
