Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Sun Jul 20 01:35:43 2025
| Host         : 99b7c0ba68ac running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             112 |           46 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              86 |           29 |
| Yes          | No                    | No                     |              46 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+------------------------------+-----------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |         Enable Signal        |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  processor/programcounter/D[19]             |                              |                                         |                2 |              5 |         2.50 |
|  processor/stage_IFID/IFID_reg_reg[5]_0[17] |                              |                                         |                3 |              8 |         2.67 |
|  clock_wizard/inst/clk_out1                 |                              | UART/baud_count[9]_i_1_n_0              |                4 |             10 |         2.50 |
|  clock_wizard/inst/clk_out1                 |                              | processor/stage_IFID/IFID_reg_reg[15]_2 |                5 |             16 |         3.20 |
| ~IFID_reg[33]                               |                              |                                         |                6 |             16 |         2.67 |
|  IFID_reg[33]                               |                              |                                         |               12 |             32 |         2.67 |
|  clock_wizard/inst/clk_out1                 | processor/stage_EX/p_2_in__0 |                                         |                5 |             36 |         7.20 |
|  clock_wizard/inst/clk_out1                 | processor/stage_IFID/reset   |                                         |               22 |             46 |         2.09 |
|  clock_wizard/inst/clk_out1                 | processor/stage_EX/p_2_in__1 |                                         |                6 |             48 |         8.00 |
|  clock_wizard/inst/clk_out1                 |                              |                                         |               23 |             59 |         2.57 |
|  clock_wizard/inst/clk_out1                 |                              | reset_IBUF                              |               20 |             60 |         3.00 |
+---------------------------------------------+------------------------------+-----------------------------------------+------------------+----------------+--------------+


