<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>MRI: Acquisition of an Ultra Low-Latency Multiprocessor System with On-Board Hardware Accelerators</AwardTitle>
<AwardEffectiveDate>08/15/2006</AwardEffectiveDate>
<AwardExpirationDate>07/31/2009</AwardExpirationDate>
<AwardAmount>330000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05050000</Code>
<Directorate>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<LongName>Division Of Computer and Network Systems</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Rita V. Rodriguez</SignBlockName>
</ProgramOfficer>
<AbstractNarration>This project, acquiring an extremely low-latency multiprocessor system with on-board hardware accelerators, develops efficient scalable algorithms and software resource management schemes for individual applications. The cluster will be used in support of the following projects.&lt;br/&gt;&lt;br/&gt;-Investigation into scalable hardware and software design for Internet web servers and data centers,&lt;br/&gt;-Symbolic model checking,&lt;br/&gt;-Pattern discovery for biological applications,&lt;br/&gt;-Automatic compilation of high-level code, such as C or Fortran, into RTL VHDL code,&lt;br/&gt;-Warp processing, and&lt;br/&gt;-Augmenting existing microarchitecture with security protections ensuring integrity &amp; confidentiality of program execution.&lt;br/&gt;&lt;br/&gt;The proposed cluster can be partitioned into several subclusters that can work independently and simultaneously on different applications, provides ultra low message passing latency within a sub-cluster and between sub-clusters, and provides an SMP environment with processors that can be used for tightly-coupled codes; thus a hybrid programming model suits different applications. The research projects on FPGA compilation, hardware/software partitioning, and CPU micro architecture design require an FPGA-based system for a test bed. &lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>08/10/2006</MinAmdLetterDate>
<MaxAmdLetterDate>08/10/2006</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0619223</AwardID>
<Investigator>
<FirstName>Walid</FirstName>
<LastName>Najjar</LastName>
<EmailAddress>najjar@cs.ucr.edu</EmailAddress>
<StartDate>08/10/2006</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Laxmi</FirstName>
<LastName>Bhuyan</LastName>
<EmailAddress>bhuyan@cs.ucr.edu</EmailAddress>
<StartDate>08/10/2006</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Gianfranco</FirstName>
<LastName>Ciardo</LastName>
<EmailAddress>ciardo@iastate.edu</EmailAddress>
<StartDate>08/10/2006</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of California-Riverside</Name>
<CityName>RIVERSIDE</CityName>
<ZipCode>925210217</ZipCode>
<PhoneNumber>9518275535</PhoneNumber>
<StreetAddress>Research &amp; Economic Development</StreetAddress>
<CountryName>United States</CountryName>
<StateName>California</StateName>
<StateCode>CA</StateCode>
</Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>1189</Code>
<Text>MAJOR RESEARCH INSTRUMENTATION</Text>
</ProgramElement>
<ProgramElement>
<Code>4715</Code>
<Text>COMPUTER SYSTEMS ARCHITECTURE</Text>
</ProgramElement>
<ProgramElement>
<Code>9199</Code>
<Text>Unallocated Program Costs</Text>
</ProgramElement>
<ProgramReference>
<Code>1189</Code>
<Text>MAJOR RESEARCH INSTRUMENTATION</Text>
</ProgramReference>
<ProgramReference>
<Code>4715</Code>
<Text>COMPUTER SYSTEMS ARCHITECTURE</Text>
</ProgramReference>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
