
Loading design for application trce from file alu_fetch_implalufetch.ncd.
Design name: alu_fetch
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Thu Apr 11 03:25:24 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o alu_fetch_implAluFetch.twr -gui -msgset C:/Users/Cassandra/Desktop/Arqui2/promote.xml alu_fetch_implAluFetch.ncd alu_fetch_implAluFetch.prf 
Design file:     alu_fetch_implalufetch.ncd
Preference file: alu_fetch_implalufetch.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk" 26.600000 MHz ;
            315 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 25.302ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_674__i8  (from clk +)
   Destination:    FF         Data in        count_674__i17  (to clk +)

   Delay:              12.044ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

     12.044ns physical path delay SLICE_11 to SLICE_1 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 25.302ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C18A.CLK to     R12C18A.Q1 SLICE_11 (from clk)
ROUTE         2     1.673     R12C18A.Q1 to     R15C18C.A0 count_8
CTOF_DEL    ---     0.452     R15C18C.A0 to     R15C18C.F0 SLICE_184
ROUTE         1     1.369     R15C18C.F0 to     R11C18A.B1 n10732
CTOF_DEL    ---     0.452     R11C18A.B1 to     R11C18A.F1 SLICE_296
ROUTE         1     0.610     R11C18A.F1 to     R11C18A.B0 n6_adj_1162
CTOF_DEL    ---     0.452     R11C18A.B0 to     R11C18A.F0 SLICE_296
ROUTE         1     1.797     R11C18A.F0 to      R2C19C.B1 n16948
CTOF_DEL    ---     0.452      R2C19C.B1 to      R2C19C.F1 SLICE_118
ROUTE         2     1.486      R2C19C.F1 to     R14C20C.D1 n10760
CTOF_DEL    ---     0.452     R14C20C.D1 to     R14C20C.F1 SLICE_154
ROUTE        10     2.440     R14C20C.F1 to    R12C19B.LSR n8536 (to clk)
                  --------
                   12.044   (22.2% logic, 77.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.765        OSC.OSC to    R12C18A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.765        OSC.OSC to    R12C19B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 25.302ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_674__i8  (from clk +)
   Destination:    FF         Data in        count_674__i10  (to clk +)
                   FF                        count_674__i9

   Delay:              12.044ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

     12.044ns physical path delay SLICE_11 to SLICE_10 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 25.302ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C18A.CLK to     R12C18A.Q1 SLICE_11 (from clk)
ROUTE         2     1.673     R12C18A.Q1 to     R15C18C.A0 count_8
CTOF_DEL    ---     0.452     R15C18C.A0 to     R15C18C.F0 SLICE_184
ROUTE         1     1.369     R15C18C.F0 to     R11C18A.B1 n10732
CTOF_DEL    ---     0.452     R11C18A.B1 to     R11C18A.F1 SLICE_296
ROUTE         1     0.610     R11C18A.F1 to     R11C18A.B0 n6_adj_1162
CTOF_DEL    ---     0.452     R11C18A.B0 to     R11C18A.F0 SLICE_296
ROUTE         1     1.797     R11C18A.F0 to      R2C19C.B1 n16948
CTOF_DEL    ---     0.452      R2C19C.B1 to      R2C19C.F1 SLICE_118
ROUTE         2     1.486      R2C19C.F1 to     R14C20C.D1 n10760
CTOF_DEL    ---     0.452     R14C20C.D1 to     R14C20C.F1 SLICE_154
ROUTE        10     2.440     R14C20C.F1 to    R12C18B.LSR n8536 (to clk)
                  --------
                   12.044   (22.2% logic, 77.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.765        OSC.OSC to    R12C18A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.765        OSC.OSC to    R12C18B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 25.302ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_674__i8  (from clk +)
   Destination:    FF         Data in        count_674__i8  (to clk +)
                   FF                        count_674__i7

   Delay:              12.044ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

     12.044ns physical path delay SLICE_11 to SLICE_11 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 25.302ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C18A.CLK to     R12C18A.Q1 SLICE_11 (from clk)
ROUTE         2     1.673     R12C18A.Q1 to     R15C18C.A0 count_8
CTOF_DEL    ---     0.452     R15C18C.A0 to     R15C18C.F0 SLICE_184
ROUTE         1     1.369     R15C18C.F0 to     R11C18A.B1 n10732
CTOF_DEL    ---     0.452     R11C18A.B1 to     R11C18A.F1 SLICE_296
ROUTE         1     0.610     R11C18A.F1 to     R11C18A.B0 n6_adj_1162
CTOF_DEL    ---     0.452     R11C18A.B0 to     R11C18A.F0 SLICE_296
ROUTE         1     1.797     R11C18A.F0 to      R2C19C.B1 n16948
CTOF_DEL    ---     0.452      R2C19C.B1 to      R2C19C.F1 SLICE_118
ROUTE         2     1.486      R2C19C.F1 to     R14C20C.D1 n10760
CTOF_DEL    ---     0.452     R14C20C.D1 to     R14C20C.F1 SLICE_154
ROUTE        10     2.440     R14C20C.F1 to    R12C18A.LSR n8536 (to clk)
                  --------
                   12.044   (22.2% logic, 77.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.765        OSC.OSC to    R12C18A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.765        OSC.OSC to    R12C18A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 25.302ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_674__i8  (from clk +)
   Destination:    FF         Data in        count_674__i6  (to clk +)
                   FF                        count_674__i5

   Delay:              12.044ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

     12.044ns physical path delay SLICE_11 to SLICE_12 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 25.302ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C18A.CLK to     R12C18A.Q1 SLICE_11 (from clk)
ROUTE         2     1.673     R12C18A.Q1 to     R15C18C.A0 count_8
CTOF_DEL    ---     0.452     R15C18C.A0 to     R15C18C.F0 SLICE_184
ROUTE         1     1.369     R15C18C.F0 to     R11C18A.B1 n10732
CTOF_DEL    ---     0.452     R11C18A.B1 to     R11C18A.F1 SLICE_296
ROUTE         1     0.610     R11C18A.F1 to     R11C18A.B0 n6_adj_1162
CTOF_DEL    ---     0.452     R11C18A.B0 to     R11C18A.F0 SLICE_296
ROUTE         1     1.797     R11C18A.F0 to      R2C19C.B1 n16948
CTOF_DEL    ---     0.452      R2C19C.B1 to      R2C19C.F1 SLICE_118
ROUTE         2     1.486      R2C19C.F1 to     R14C20C.D1 n10760
CTOF_DEL    ---     0.452     R14C20C.D1 to     R14C20C.F1 SLICE_154
ROUTE        10     2.440     R14C20C.F1 to    R12C17D.LSR n8536 (to clk)
                  --------
                   12.044   (22.2% logic, 77.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.765        OSC.OSC to    R12C18A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.765        OSC.OSC to    R12C17D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 25.302ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_674__i8  (from clk +)
   Destination:    FF         Data in        count_674__i4  (to clk +)
                   FF                        count_674__i3

   Delay:              12.044ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

     12.044ns physical path delay SLICE_11 to SLICE_13 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 25.302ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C18A.CLK to     R12C18A.Q1 SLICE_11 (from clk)
ROUTE         2     1.673     R12C18A.Q1 to     R15C18C.A0 count_8
CTOF_DEL    ---     0.452     R15C18C.A0 to     R15C18C.F0 SLICE_184
ROUTE         1     1.369     R15C18C.F0 to     R11C18A.B1 n10732
CTOF_DEL    ---     0.452     R11C18A.B1 to     R11C18A.F1 SLICE_296
ROUTE         1     0.610     R11C18A.F1 to     R11C18A.B0 n6_adj_1162
CTOF_DEL    ---     0.452     R11C18A.B0 to     R11C18A.F0 SLICE_296
ROUTE         1     1.797     R11C18A.F0 to      R2C19C.B1 n16948
CTOF_DEL    ---     0.452      R2C19C.B1 to      R2C19C.F1 SLICE_118
ROUTE         2     1.486      R2C19C.F1 to     R14C20C.D1 n10760
CTOF_DEL    ---     0.452     R14C20C.D1 to     R14C20C.F1 SLICE_154
ROUTE        10     2.440     R14C20C.F1 to    R12C17C.LSR n8536 (to clk)
                  --------
                   12.044   (22.2% logic, 77.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.765        OSC.OSC to    R12C18A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.765        OSC.OSC to    R12C17C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 25.302ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_674__i8  (from clk +)
   Destination:    FF         Data in        count_674__i2  (to clk +)
                   FF                        count_674__i1

   Delay:              12.044ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

     12.044ns physical path delay SLICE_11 to SLICE_14 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 25.302ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C18A.CLK to     R12C18A.Q1 SLICE_11 (from clk)
ROUTE         2     1.673     R12C18A.Q1 to     R15C18C.A0 count_8
CTOF_DEL    ---     0.452     R15C18C.A0 to     R15C18C.F0 SLICE_184
ROUTE         1     1.369     R15C18C.F0 to     R11C18A.B1 n10732
CTOF_DEL    ---     0.452     R11C18A.B1 to     R11C18A.F1 SLICE_296
ROUTE         1     0.610     R11C18A.F1 to     R11C18A.B0 n6_adj_1162
CTOF_DEL    ---     0.452     R11C18A.B0 to     R11C18A.F0 SLICE_296
ROUTE         1     1.797     R11C18A.F0 to      R2C19C.B1 n16948
CTOF_DEL    ---     0.452      R2C19C.B1 to      R2C19C.F1 SLICE_118
ROUTE         2     1.486      R2C19C.F1 to     R14C20C.D1 n10760
CTOF_DEL    ---     0.452     R14C20C.D1 to     R14C20C.F1 SLICE_154
ROUTE        10     2.440     R14C20C.F1 to    R12C17B.LSR n8536 (to clk)
                  --------
                   12.044   (22.2% logic, 77.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.765        OSC.OSC to    R12C18A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.765        OSC.OSC to    R12C17B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 25.302ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_674__i8  (from clk +)
   Destination:    FF         Data in        count_674__i0  (to clk +)

   Delay:              12.044ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

     12.044ns physical path delay SLICE_11 to SLICE_15 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 25.302ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C18A.CLK to     R12C18A.Q1 SLICE_11 (from clk)
ROUTE         2     1.673     R12C18A.Q1 to     R15C18C.A0 count_8
CTOF_DEL    ---     0.452     R15C18C.A0 to     R15C18C.F0 SLICE_184
ROUTE         1     1.369     R15C18C.F0 to     R11C18A.B1 n10732
CTOF_DEL    ---     0.452     R11C18A.B1 to     R11C18A.F1 SLICE_296
ROUTE         1     0.610     R11C18A.F1 to     R11C18A.B0 n6_adj_1162
CTOF_DEL    ---     0.452     R11C18A.B0 to     R11C18A.F0 SLICE_296
ROUTE         1     1.797     R11C18A.F0 to      R2C19C.B1 n16948
CTOF_DEL    ---     0.452      R2C19C.B1 to      R2C19C.F1 SLICE_118
ROUTE         2     1.486      R2C19C.F1 to     R14C20C.D1 n10760
CTOF_DEL    ---     0.452     R14C20C.D1 to     R14C20C.F1 SLICE_154
ROUTE        10     2.440     R14C20C.F1 to    R12C17A.LSR n8536 (to clk)
                  --------
                   12.044   (22.2% logic, 77.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.765        OSC.OSC to    R12C18A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.765        OSC.OSC to    R12C17A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 25.302ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_674__i8  (from clk +)
   Destination:    FF         Data in        count_674__i16  (to clk +)
                   FF                        count_674__i15

   Delay:              12.044ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

     12.044ns physical path delay SLICE_11 to SLICE_2 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 25.302ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C18A.CLK to     R12C18A.Q1 SLICE_11 (from clk)
ROUTE         2     1.673     R12C18A.Q1 to     R15C18C.A0 count_8
CTOF_DEL    ---     0.452     R15C18C.A0 to     R15C18C.F0 SLICE_184
ROUTE         1     1.369     R15C18C.F0 to     R11C18A.B1 n10732
CTOF_DEL    ---     0.452     R11C18A.B1 to     R11C18A.F1 SLICE_296
ROUTE         1     0.610     R11C18A.F1 to     R11C18A.B0 n6_adj_1162
CTOF_DEL    ---     0.452     R11C18A.B0 to     R11C18A.F0 SLICE_296
ROUTE         1     1.797     R11C18A.F0 to      R2C19C.B1 n16948
CTOF_DEL    ---     0.452      R2C19C.B1 to      R2C19C.F1 SLICE_118
ROUTE         2     1.486      R2C19C.F1 to     R14C20C.D1 n10760
CTOF_DEL    ---     0.452     R14C20C.D1 to     R14C20C.F1 SLICE_154
ROUTE        10     2.440     R14C20C.F1 to    R12C19A.LSR n8536 (to clk)
                  --------
                   12.044   (22.2% logic, 77.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.765        OSC.OSC to    R12C18A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.765        OSC.OSC to    R12C19A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 25.302ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_674__i8  (from clk +)
   Destination:    FF         Data in        count_674__i14  (to clk +)
                   FF                        count_674__i13

   Delay:              12.044ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

     12.044ns physical path delay SLICE_11 to SLICE_3 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 25.302ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C18A.CLK to     R12C18A.Q1 SLICE_11 (from clk)
ROUTE         2     1.673     R12C18A.Q1 to     R15C18C.A0 count_8
CTOF_DEL    ---     0.452     R15C18C.A0 to     R15C18C.F0 SLICE_184
ROUTE         1     1.369     R15C18C.F0 to     R11C18A.B1 n10732
CTOF_DEL    ---     0.452     R11C18A.B1 to     R11C18A.F1 SLICE_296
ROUTE         1     0.610     R11C18A.F1 to     R11C18A.B0 n6_adj_1162
CTOF_DEL    ---     0.452     R11C18A.B0 to     R11C18A.F0 SLICE_296
ROUTE         1     1.797     R11C18A.F0 to      R2C19C.B1 n16948
CTOF_DEL    ---     0.452      R2C19C.B1 to      R2C19C.F1 SLICE_118
ROUTE         2     1.486      R2C19C.F1 to     R14C20C.D1 n10760
CTOF_DEL    ---     0.452     R14C20C.D1 to     R14C20C.F1 SLICE_154
ROUTE        10     2.440     R14C20C.F1 to    R12C18D.LSR n8536 (to clk)
                  --------
                   12.044   (22.2% logic, 77.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.765        OSC.OSC to    R12C18A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.765        OSC.OSC to    R12C18D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 25.302ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_674__i8  (from clk +)
   Destination:    FF         Data in        count_674__i12  (to clk +)
                   FF                        count_674__i11

   Delay:              12.044ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

     12.044ns physical path delay SLICE_11 to SLICE_4 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 25.302ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C18A.CLK to     R12C18A.Q1 SLICE_11 (from clk)
ROUTE         2     1.673     R12C18A.Q1 to     R15C18C.A0 count_8
CTOF_DEL    ---     0.452     R15C18C.A0 to     R15C18C.F0 SLICE_184
ROUTE         1     1.369     R15C18C.F0 to     R11C18A.B1 n10732
CTOF_DEL    ---     0.452     R11C18A.B1 to     R11C18A.F1 SLICE_296
ROUTE         1     0.610     R11C18A.F1 to     R11C18A.B0 n6_adj_1162
CTOF_DEL    ---     0.452     R11C18A.B0 to     R11C18A.F0 SLICE_296
ROUTE         1     1.797     R11C18A.F0 to      R2C19C.B1 n16948
CTOF_DEL    ---     0.452      R2C19C.B1 to      R2C19C.F1 SLICE_118
ROUTE         2     1.486      R2C19C.F1 to     R14C20C.D1 n10760
CTOF_DEL    ---     0.452     R14C20C.D1 to     R14C20C.F1 SLICE_154
ROUTE        10     2.440     R14C20C.F1 to    R12C18C.LSR n8536 (to clk)
                  --------
                   12.044   (22.2% logic, 77.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.765        OSC.OSC to    R12C18A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.765        OSC.OSC to    R12C18C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:   81.354MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 26.600000 MHz ;     |   26.600 MHz|   81.354 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 5 clocks:

Clock Domain: logic_result_11__N_951   Source: SLICE_146.F1   Loads: 6
   No transfer within this clock domain is found

Clock Domain: clk_0   Source: SLICE_118.Q0   Loads: 136
   No transfer within this clock domain is found

Clock Domain: clk   Source: OSCinst0.OSC   Loads: 11
   Covered under: FREQUENCY NET "clk" 26.600000 MHz ;

Clock Domain: ALU_imp/substract_N_990   Source: SLICE_381.F1   Loads: 1
   No transfer within this clock domain is found

Clock Domain: ALU_imp/A_temp_11__N_976   Source: SLICE_381.F0   Loads: 20
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 315 paths, 1 nets, and 3177 connections (90.77% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Thu Apr 11 03:25:24 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o alu_fetch_implAluFetch.twr -gui -msgset C:/Users/Cassandra/Desktop/Arqui2/promote.xml alu_fetch_implAluFetch.ncd alu_fetch_implAluFetch.prf 
Design file:     alu_fetch_implalufetch.ncd
Preference file: alu_fetch_implalufetch.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk" 26.600000 MHz ;
            315 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_674__i3  (from clk +)
   Destination:    FF         Data in        count_674__i3  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17C.CLK to     R12C17C.Q0 SLICE_13 (from clk)
ROUTE         1     0.130     R12C17C.Q0 to     R12C17C.A0 n15
CTOF_DEL    ---     0.101     R12C17C.A0 to     R12C17C.F0 SLICE_13
ROUTE         1     0.000     R12C17C.F0 to    R12C17C.DI0 n92 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.443        OSC.OSC to    R12C17C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.443        OSC.OSC to    R12C17C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_674__i4  (from clk +)
   Destination:    FF         Data in        count_674__i4  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17C.CLK to     R12C17C.Q1 SLICE_13 (from clk)
ROUTE         1     0.130     R12C17C.Q1 to     R12C17C.A1 n14_adj_1120
CTOF_DEL    ---     0.101     R12C17C.A1 to     R12C17C.F1 SLICE_13
ROUTE         1     0.000     R12C17C.F1 to    R12C17C.DI1 n91 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.443        OSC.OSC to    R12C17C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.443        OSC.OSC to    R12C17C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_674__i1  (from clk +)
   Destination:    FF         Data in        count_674__i1  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17B.CLK to     R12C17B.Q0 SLICE_14 (from clk)
ROUTE         1     0.130     R12C17B.Q0 to     R12C17B.A0 n17
CTOF_DEL    ---     0.101     R12C17B.A0 to     R12C17B.F0 SLICE_14
ROUTE         1     0.000     R12C17B.F0 to    R12C17B.DI0 n94 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.443        OSC.OSC to    R12C17B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.443        OSC.OSC to    R12C17B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_674__i2  (from clk +)
   Destination:    FF         Data in        count_674__i2  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17B.CLK to     R12C17B.Q1 SLICE_14 (from clk)
ROUTE         1     0.130     R12C17B.Q1 to     R12C17B.A1 n16
CTOF_DEL    ---     0.101     R12C17B.A1 to     R12C17B.F1 SLICE_14
ROUTE         1     0.000     R12C17B.F1 to    R12C17B.DI1 n93 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.443        OSC.OSC to    R12C17B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.443        OSC.OSC to    R12C17B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_674__i0  (from clk +)
   Destination:    FF         Data in        count_674__i0  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_15 to SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17A.CLK to     R12C17A.Q1 SLICE_15 (from clk)
ROUTE         1     0.130     R12C17A.Q1 to     R12C17A.A1 n18
CTOF_DEL    ---     0.101     R12C17A.A1 to     R12C17A.F1 SLICE_15
ROUTE         1     0.000     R12C17A.F1 to    R12C17A.DI1 n95 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.443        OSC.OSC to    R12C17A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.443        OSC.OSC to    R12C17A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_674__i17  (from clk +)
   Destination:    FF         Data in        count_674__i17  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C19B.CLK to     R12C19B.Q0 SLICE_1 (from clk)
ROUTE         2     0.132     R12C19B.Q0 to     R12C19B.A0 count_17
CTOF_DEL    ---     0.101     R12C19B.A0 to     R12C19B.F0 SLICE_1
ROUTE         1     0.000     R12C19B.F0 to    R12C19B.DI0 n78 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.443        OSC.OSC to    R12C19B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.443        OSC.OSC to    R12C19B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_674__i10  (from clk +)
   Destination:    FF         Data in        count_674__i10  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C18B.CLK to     R12C18B.Q1 SLICE_10 (from clk)
ROUTE         2     0.132     R12C18B.Q1 to     R12C18B.A1 count_10
CTOF_DEL    ---     0.101     R12C18B.A1 to     R12C18B.F1 SLICE_10
ROUTE         1     0.000     R12C18B.F1 to    R12C18B.DI1 n85 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.443        OSC.OSC to    R12C18B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.443        OSC.OSC to    R12C18B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_674__i9  (from clk +)
   Destination:    FF         Data in        count_674__i9  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C18B.CLK to     R12C18B.Q0 SLICE_10 (from clk)
ROUTE         2     0.132     R12C18B.Q0 to     R12C18B.A0 count_9
CTOF_DEL    ---     0.101     R12C18B.A0 to     R12C18B.F0 SLICE_10
ROUTE         1     0.000     R12C18B.F0 to    R12C18B.DI0 n86 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.443        OSC.OSC to    R12C18B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.443        OSC.OSC to    R12C18B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_674__i7  (from clk +)
   Destination:    FF         Data in        count_674__i7  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C18A.CLK to     R12C18A.Q0 SLICE_11 (from clk)
ROUTE         2     0.132     R12C18A.Q0 to     R12C18A.A0 count_7
CTOF_DEL    ---     0.101     R12C18A.A0 to     R12C18A.F0 SLICE_11
ROUTE         1     0.000     R12C18A.F0 to    R12C18A.DI0 n88 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.443        OSC.OSC to    R12C18A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.443        OSC.OSC to    R12C18A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_674__i8  (from clk +)
   Destination:    FF         Data in        count_674__i8  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C18A.CLK to     R12C18A.Q1 SLICE_11 (from clk)
ROUTE         2     0.132     R12C18A.Q1 to     R12C18A.A1 count_8
CTOF_DEL    ---     0.101     R12C18A.A1 to     R12C18A.F1 SLICE_11
ROUTE         1     0.000     R12C18A.F1 to    R12C18A.DI1 n87 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.443        OSC.OSC to    R12C18A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.443        OSC.OSC to    R12C18A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 26.600000 MHz ;     |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 5 clocks:

Clock Domain: logic_result_11__N_951   Source: SLICE_146.F1   Loads: 6
   No transfer within this clock domain is found

Clock Domain: clk_0   Source: SLICE_118.Q0   Loads: 136
   No transfer within this clock domain is found

Clock Domain: clk   Source: OSCinst0.OSC   Loads: 11
   Covered under: FREQUENCY NET "clk" 26.600000 MHz ;

Clock Domain: ALU_imp/substract_N_990   Source: SLICE_381.F1   Loads: 1
   No transfer within this clock domain is found

Clock Domain: ALU_imp/A_temp_11__N_976   Source: SLICE_381.F0   Loads: 20
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 315 paths, 1 nets, and 3177 connections (90.77% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

