<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p968" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_968{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_968{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_968{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_968{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_968{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_968{left:364px;bottom:1078px;}
#t7_968{left:69px;bottom:1012px;letter-spacing:0.13px;}
#t8_968{left:151px;bottom:1012px;letter-spacing:0.15px;word-spacing:0.01px;}
#t9_968{left:69px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#ta_968{left:69px;bottom:962px;}
#tb_968{left:95px;bottom:965px;letter-spacing:-0.17px;word-spacing:-0.83px;}
#tc_968{left:185px;bottom:965px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#td_968{left:95px;bottom:626px;}
#te_968{left:121px;bottom:626px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#tf_968{left:121px;bottom:609px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tg_968{left:95px;bottom:585px;}
#th_968{left:121px;bottom:585px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#ti_968{left:95px;bottom:561px;}
#tj_968{left:121px;bottom:561px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tk_968{left:121px;bottom:536px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#tl_968{left:121px;bottom:519px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_968{left:95px;bottom:495px;}
#tn_968{left:121px;bottom:495px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#to_968{left:121px;bottom:478px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tp_968{left:95px;bottom:454px;}
#tq_968{left:121px;bottom:454px;letter-spacing:-0.15px;}
#tr_968{left:144px;bottom:454px;letter-spacing:-0.13px;word-spacing:-1.24px;}
#ts_968{left:696px;bottom:454px;letter-spacing:-0.13px;word-spacing:-1.25px;}
#tt_968{left:121px;bottom:437px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tu_968{left:95px;bottom:412px;}
#tv_968{left:121px;bottom:412px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#tw_968{left:121px;bottom:396px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tx_968{left:69px;bottom:369px;}
#ty_968{left:95px;bottom:373px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#tz_968{left:228px;bottom:373px;letter-spacing:-0.13px;word-spacing:-1.09px;}
#t10_968{left:95px;bottom:356px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t11_968{left:95px;bottom:339px;letter-spacing:-0.25px;word-spacing:-0.38px;}
#t12_968{left:95px;bottom:322px;letter-spacing:-0.23px;word-spacing:-0.51px;}
#t13_968{left:95px;bottom:305px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t14_968{left:95px;bottom:289px;letter-spacing:-0.13px;word-spacing:-0.4px;}
#t15_968{left:69px;bottom:262px;}
#t16_968{left:95px;bottom:266px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t17_968{left:259px;bottom:266px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t18_968{left:95px;bottom:249px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t19_968{left:95px;bottom:224px;}
#t1a_968{left:121px;bottom:224px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1b_968{left:95px;bottom:200px;}
#t1c_968{left:121px;bottom:200px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1d_968{left:95px;bottom:176px;}
#t1e_968{left:121px;bottom:176px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1f_968{left:121px;bottom:159px;letter-spacing:-0.13px;}
#t1g_968{left:69px;bottom:116px;letter-spacing:-0.16px;}
#t1h_968{left:94px;bottom:116px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t1i_968{left:334px;bottom:932px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1j_968{left:430px;bottom:932px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1k_968{left:81px;bottom:900px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1l_968{left:202px;bottom:900px;letter-spacing:-0.14px;}
#t1m_968{left:81px;bottom:871px;letter-spacing:-0.14px;}
#t1n_968{left:202px;bottom:871px;letter-spacing:-0.11px;}
#t1o_968{left:81px;bottom:842px;letter-spacing:-0.16px;}
#t1p_968{left:202px;bottom:842px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_968{left:81px;bottom:813px;letter-spacing:-0.13px;}
#t1r_968{left:202px;bottom:813px;letter-spacing:-0.12px;}
#t1s_968{left:81px;bottom:784px;letter-spacing:-0.16px;}
#t1t_968{left:202px;bottom:784px;letter-spacing:-0.11px;}
#t1u_968{left:81px;bottom:755px;letter-spacing:-0.2px;}
#t1v_968{left:202px;bottom:755px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1w_968{left:81px;bottom:726px;letter-spacing:-0.21px;}
#t1x_968{left:202px;bottom:726px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_968{left:81px;bottom:697px;letter-spacing:-0.19px;}
#t1z_968{left:202px;bottom:697px;letter-spacing:-0.12px;}
#t20_968{left:81px;bottom:668px;letter-spacing:-0.21px;}
#t21_968{left:202px;bottom:668px;letter-spacing:-0.11px;}

.s1_968{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_968{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_968{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_968{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s5_968{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_968{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_968{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s8_968{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s9_968{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sa_968{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts968" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg968Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg968" style="-webkit-user-select: none;"><object width="935" height="1210" data="968/968.svg" type="image/svg+xml" id="pdf968" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_968" class="t s1_968">25-26 </span><span id="t2_968" class="t s1_968">Vol. 3C </span>
<span id="t3_968" class="t s2_968">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_968" class="t s3_968">On some processors, attempts to write to these fields with VMWRITE fail (see “VMWRITE—Write Field to Virtual- </span>
<span id="t5_968" class="t s3_968">Machine Control Structure” in Chapter 31). </span>
<span id="t6_968" class="t s4_968">1 </span>
<span id="t7_968" class="t s5_968">25.9.1 </span><span id="t8_968" class="t s5_968">Basic VM-Exit Information </span>
<span id="t9_968" class="t s3_968">The following VM-exit information fields provide basic information about a VM exit: </span>
<span id="ta_968" class="t s6_968">• </span><span id="tb_968" class="t s7_968">Exit reason </span><span id="tc_968" class="t s3_968">(32 bits). This field encodes the reason for the VM exit and has the structure given in Table 25-18. </span>
<span id="td_968" class="t s3_968">— </span><span id="te_968" class="t s3_968">Bits 15:0 provide basic information about the cause of the VM exit (if bit 31 is clear) or of the VM-entry </span>
<span id="tf_968" class="t s3_968">failure (if bit 31 is set). Appendix C enumerates the basic exit reasons. </span>
<span id="tg_968" class="t s3_968">— </span><span id="th_968" class="t s3_968">Bit 16 is always cleared to 0. </span>
<span id="ti_968" class="t s3_968">— </span><span id="tj_968" class="t s3_968">Bit 27 is set to 1 if the VM exit occurred while the logical processor was in enclave mode. </span>
<span id="tk_968" class="t s3_968">A VM exit also sets this bit if it is incident to delivery of an event injected by VM entry and the guest inter- </span>
<span id="tl_968" class="t s3_968">ruptibility-state field indicates an enclave interrupt (bit 4 of the field is 1). See Section 28.2.1 for details. </span>
<span id="tm_968" class="t s3_968">— </span><span id="tn_968" class="t s3_968">Bit 28 is set only by an SMM VM exit (see Section 32.15.2) that took priority over an MTF VM exit (see </span>
<span id="to_968" class="t s3_968">Section 26.5.2) that would have occurred had the SMM VM exit not occurred. See Section 32.15.2.3. </span>
<span id="tp_968" class="t s3_968">— </span><span id="tq_968" class="t s3_968">Bit </span><span id="tr_968" class="t s3_968">29 is set if and only if the processor was in VMX root operation at the time the VM </span><span id="ts_968" class="t s3_968">exit occurred. This can </span>
<span id="tt_968" class="t s3_968">happen only for SMM VM exits. See Section 32.15.2. </span>
<span id="tu_968" class="t s3_968">— </span><span id="tv_968" class="t s3_968">Because some VM-entry failures load processor state from the host-state area (see Section 27.8), software </span>
<span id="tw_968" class="t s3_968">must be able to distinguish such cases from true VM exits. Bit 31 is used for that purpose. </span>
<span id="tx_968" class="t s6_968">• </span><span id="ty_968" class="t s7_968">Exit qualification </span><span id="tz_968" class="t s3_968">(64 bits; 32 bits on processors that do not support Intel 64 architecture). This field contains </span>
<span id="t10_968" class="t s3_968">additional information about the cause of VM exits due to the following: debug exceptions; page-fault </span>
<span id="t11_968" class="t s3_968">exceptions; start-up IPIs (SIPIs); task switches; INVEPT; INVLPG;INVVPID; LGDT; LIDT; LLDT; LTR; SGDT; </span>
<span id="t12_968" class="t s3_968">SIDT; SLDT; STR; VMCLEAR; VMPTRLD; VMPTRST; VMREAD; VMWRITE; VMXON; XRSTORS; XSAVES; control- </span>
<span id="t13_968" class="t s3_968">register accesses; MOV DR; I/O instructions; and MWAIT. The format of the field depends on the cause of the </span>
<span id="t14_968" class="t s3_968">VM exit. See Section 28.2.1 for details. </span>
<span id="t15_968" class="t s6_968">• </span><span id="t16_968" class="t s7_968">Guest-linear address </span><span id="t17_968" class="t s3_968">(64 bits; 32 bits on processors that do not support Intel 64 architecture). This field is </span>
<span id="t18_968" class="t s3_968">used in the following cases: </span>
<span id="t19_968" class="t s3_968">— </span><span id="t1a_968" class="t s3_968">VM exits due to attempts to execute LMSW with a memory operand. </span>
<span id="t1b_968" class="t s3_968">— </span><span id="t1c_968" class="t s3_968">VM exits due to attempts to execute INS or OUTS. </span>
<span id="t1d_968" class="t s3_968">— </span><span id="t1e_968" class="t s3_968">VM exits due to system-management interrupts (SMIs) that arrive immediately after retirement of I/O </span>
<span id="t1f_968" class="t s3_968">instructions. </span>
<span id="t1g_968" class="t s8_968">1. </span><span id="t1h_968" class="t s8_968">Software can discover whether these fields can be written by reading the VMX capability MSR IA32_VMX_MISC (see Appendix A.6). </span>
<span id="t1i_968" class="t s9_968">Table 25-18. </span><span id="t1j_968" class="t s9_968">Format of Exit Reason </span>
<span id="t1k_968" class="t sa_968">Bit Position(s) </span><span id="t1l_968" class="t sa_968">Contents </span>
<span id="t1m_968" class="t s8_968">15:0 </span><span id="t1n_968" class="t s8_968">Basic exit reason </span>
<span id="t1o_968" class="t s8_968">16 </span><span id="t1p_968" class="t s8_968">Always cleared to 0 </span>
<span id="t1q_968" class="t s8_968">26:17 </span><span id="t1r_968" class="t s8_968">Not currently defined </span>
<span id="t1s_968" class="t s8_968">27 </span><span id="t1t_968" class="t s8_968">A VM exit saves this bit as 1 to indicate that the VM exit was incident to enclave mode. </span>
<span id="t1u_968" class="t s8_968">28 </span><span id="t1v_968" class="t s8_968">Pending MTF VM exit </span>
<span id="t1w_968" class="t s8_968">29 </span><span id="t1x_968" class="t s8_968">VM exit from VMX root operation </span>
<span id="t1y_968" class="t s8_968">30 </span><span id="t1z_968" class="t s8_968">Not currently defined </span>
<span id="t20_968" class="t s8_968">31 </span><span id="t21_968" class="t s8_968">VM-entry failure (0 = true VM exit; 1 = VM-entry failure) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
