--------------------------------------------------------------------------------
Release 13.1 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc5vlx50t,ff1136,-1 (PRODUCTION 1.72 2011-02-03, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.638ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X10Y37.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X19Y45.B5      net (fanout=2)        0.374   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X19Y45.BMUX    Tilo                  0.247   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       lut58055_9800
    SLICE_X10Y37.CE      net (fanout=3)        1.306   lut58055_9800
    SLICE_X10Y37.CLK     Tceck                 0.226   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCOMMAND_GRP<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.603ns (0.923ns logic, 1.680ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X10Y37.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X19Y45.B5      net (fanout=2)        0.374   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X19Y45.BMUX    Tilo                  0.247   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       lut58055_9800
    SLICE_X10Y37.CE      net (fanout=3)        1.306   lut58055_9800
    SLICE_X10Y37.CLK     Tceck                 0.226   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCOMMAND_GRP<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.603ns (0.923ns logic, 1.680ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X4Y38.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.479ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X19Y45.B5      net (fanout=2)        0.374   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X19Y45.BMUX    Tilo                  0.247   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       lut58055_9800
    SLICE_X4Y38.CE       net (fanout=3)        1.182   lut58055_9800
    SLICE_X4Y38.CLK      Tceck                 0.226   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.479ns (0.923ns logic, 1.556ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X18Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.345ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.AQ      Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X19Y45.A4      net (fanout=2)        0.333   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X19Y45.A       Tilo                  0.087   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       ][44475_9811_INV_0
    SLICE_X18Y46.SR      net (fanout=3)        0.303   ][44475_9811
    SLICE_X18Y46.CLK     Tcksr       (-Th)    -0.208   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iSYNC
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.345ns (0.709ns logic, 0.636ns route)
                                                       (52.7% logic, 47.3% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X16Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.470ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.AQ      Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X19Y45.A4      net (fanout=2)        0.333   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X19Y45.A       Tilo                  0.087   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       ][44475_9811_INV_0
    SLICE_X16Y46.SR      net (fanout=3)        0.436   ][44475_9811
    SLICE_X16Y46.CLK     Tcksr       (-Th)    -0.200   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.470ns (0.701ns logic, 0.769ns route)
                                                       (47.7% logic, 52.3% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X16Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.473ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.AQ      Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X19Y45.A4      net (fanout=2)        0.333   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X19Y45.A       Tilo                  0.087   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       ][44475_9811_INV_0
    SLICE_X16Y46.SR      net (fanout=3)        0.436   ][44475_9811
    SLICE_X16Y46.CLK     Tcksr       (-Th)    -0.203   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.473ns (0.704ns logic, 0.769ns route)
                                                       (47.8% logic, 52.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.873ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (SLICE_X19Y45.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X19Y45.A4      net (fanout=2)        0.362   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X19Y45.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       ][44475_9811_INV_0
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.476ns logic, 0.362ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (SLICE_X19Y45.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.AQ      Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X19Y45.A4      net (fanout=2)        0.333   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X19Y45.CLK     Tah         (-Th)     0.197   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                       ][44475_9811_INV_0
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.217ns logic, 0.333ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 120 paths analyzed, 63 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X0Y29.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.203ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      3.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.AMUX     Treg                  1.983   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X0Y29.SR       net (fanout=3)        0.644   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X0Y29.CLK      Tsrck                 0.541   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (2.524ns logic, 0.644ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.202ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      3.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.AMUX     Treg                  1.982   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X0Y29.SR       net (fanout=3)        0.644   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X0Y29.CLK      Tsrck                 0.541   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.167ns (2.523ns logic, 0.644ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (SLICE_X4Y33.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.049ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      3.014ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.AMUX     Treg                  1.983   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X4Y33.SR       net (fanout=3)        0.490   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X4Y33.CLK      Tsrck                 0.541   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.014ns (2.524ns logic, 0.490ns route)
                                                       (83.7% logic, 16.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.048ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      3.013ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.AMUX     Treg                  1.982   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X4Y33.SR       net (fanout=3)        0.490   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X4Y33.CLK      Tsrck                 0.541   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.013ns (2.523ns logic, 0.490ns route)
                                                       (83.7% logic, 16.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (SLICE_X4Y31.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.033ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Data Path Delay:      2.998ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.AMUX     Treg                  1.983   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X4Y31.SR       net (fanout=3)        0.474   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X4Y31.CLK      Tsrck                 0.541   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      2.998ns (2.524ns logic, 0.474ns route)
                                                       (84.2% logic, 15.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.032ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Data Path Delay:      2.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.AMUX     Treg                  1.982   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X4Y31.SR       net (fanout=3)        0.474   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X4Y31.CLK      Tsrck                 0.541   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      2.997ns (2.523ns logic, 0.474ns route)
                                                       (84.2% logic, 15.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X3Y27.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.448ns (datapath - clock path skew - uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Data Path Delay:      0.483ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y27.DQ       Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    SLICE_X3Y27.D6       net (fanout=2)        0.264   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
    SLICE_X3Y27.CLK      Tah         (-Th)     0.195   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.219ns logic, 0.264ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR (SLICE_X2Y30.C6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.453ns (datapath - clock path skew - uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR (FF)
  Data Path Delay:      0.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y31.CQ       Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X2Y30.C6       net (fanout=2)        0.269   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X2Y30.CLK      Tah         (-Th)     0.195   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<10>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR_MUX
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.219ns logic, 0.269ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X2Y35.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.451ns (datapath - clock path skew - uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.AQ       Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X2Y35.AX       net (fanout=1)        0.301   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X2Y35.CLK      Tckdi       (-Th)     0.229   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.185ns logic, 0.301ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 274 paths analyzed, 259 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X0Y47.D2), 5 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.941ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.906ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RISING to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.AQ       Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    SLICE_X1Y46.D5       net (fanout=1)        1.084   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X1Y46.CMUX     Topdc                 0.389   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0
    SLICE_X0Y47.D2       net (fanout=1)        0.804   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/N43
    SLICE_X0Y47.CLK      Tas                   0.158   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (1.018ns logic, 1.888ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.790ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.755ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ
    SLICE_X1Y46.C2       net (fanout=1)        0.930   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<8>
    SLICE_X1Y46.CMUX     Tilo                  0.392   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_G
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0
    SLICE_X0Y47.D2       net (fanout=1)        0.804   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/N43
    SLICE_X0Y47.CLK      Tas                   0.158   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.755ns (1.021ns logic, 1.734ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.694ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.659ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.CQ       Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ
    SLICE_X1Y46.C1       net (fanout=1)        0.834   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
    SLICE_X1Y46.CMUX     Tilo                  0.392   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_G
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0
    SLICE_X0Y47.D2       net (fanout=1)        0.804   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/N43
    SLICE_X0Y47.CLK      Tas                   0.158   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (1.021ns logic, 1.638ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X0Y47.D4), 5 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.766ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.731ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X0Y44.A1       net (fanout=2)        1.082   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X0Y44.AMUX     Tilo                  0.362   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X0Y47.D4       net (fanout=1)        0.679   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X0Y47.CLK      Tas                   0.158   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.731ns (0.970ns logic, 1.761ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.693ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.658ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y37.AQ       Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X0Y44.B3       net (fanout=2)        0.996   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X0Y44.AMUX     Topba                 0.354   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X0Y47.D4       net (fanout=1)        0.679   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X0Y47.CLK      Tas                   0.158   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.658ns (0.983ns logic, 1.675ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.057ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.022ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y44.BQ       Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATE1
    SLICE_X0Y44.A4       net (fanout=1)        0.373   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
    SLICE_X0Y44.AMUX     Tilo                  0.362   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X0Y47.D4       net (fanout=1)        0.679   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X0Y47.CLK      Tas                   0.158   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.022ns (0.970ns logic, 1.052ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X0Y47.D6), 8 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.642ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.607ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y40.BQ       Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    SLICE_X1Y42.C1       net (fanout=1)        1.050   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<5>
    SLICE_X1Y42.CMUX     Tilo                  0.392   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X0Y47.D6       net (fanout=1)        0.536   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X0Y47.CLK      Tas                   0.158   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.607ns (1.021ns logic, 1.586ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.350ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.315ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y40.CQ       Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    SLICE_X1Y42.C3       net (fanout=1)        0.758   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<6>
    SLICE_X1Y42.CMUX     Tilo                  0.392   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X0Y47.D6       net (fanout=1)        0.536   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X0Y47.CLK      Tas                   0.158   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.315ns (1.021ns logic, 1.294ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.347ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.312ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y40.AQ       Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ
    SLICE_X1Y42.C2       net (fanout=1)        0.755   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<4>
    SLICE_X1Y42.CMUX     Tilo                  0.392   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X0Y47.D6       net (fanout=1)        0.536   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X0Y47.CLK      Tas                   0.158   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.312ns (1.021ns logic, 1.291ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;

 2948 paths analyzed, 558 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.484ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg (SLICE_X11Y38.A5), 242 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAM)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.449ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y0.DOADOL0  Trcko_DOWA            2.180   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    SLICE_X8Y17.A3       net (fanout=1)        2.869   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<126>
    SLICE_X8Y17.A        Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_15
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_18
    SLICE_X8Y19.B3       net (fanout=1)        0.742   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_18
    SLICE_X8Y19.B        Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12
    SLICE_X8Y19.C3       net (fanout=1)        0.451   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12
    SLICE_X8Y19.CMUX     Tilo                  0.376   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X11Y38.B4      net (fanout=1)        1.299   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X11Y38.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X11Y38.A5      net (fanout=1)        0.224   Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<3>
    SLICE_X11Y38.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO
                                                       lut58141_9831
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.449ns (2.864ns logic, 5.585ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.446ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y21.AQ       Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    SLICE_X28Y3.C5       net (fanout=34)       3.598   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>
    SLICE_X28Y3.C        Tilo                  0.094   EMAC_0/rate_counter_1/sek
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_155
    SLICE_X9Y9.D3        net (fanout=1)        1.779   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_155
    SLICE_X9Y9.CMUX      Topdc                 0.389   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E6
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_8
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6_f7
    SLICE_X11Y38.B6      net (fanout=1)        1.771   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6_f7
    SLICE_X11Y38.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X11Y38.A5      net (fanout=1)        0.224   Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<3>
    SLICE_X11Y38.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO
                                                       lut58141_9831
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.446ns (1.074ns logic, 7.372ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAM)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.036ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 to Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y0.DOADOL3  Trcko_DOWA            2.180   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    SLICE_X9Y9.B1        net (fanout=1)        2.994   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<129>
    SLICE_X9Y9.B         Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E6
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_141
    SLICE_X9Y9.D6        net (fanout=1)        0.264   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_141
    SLICE_X9Y9.CMUX      Topdc                 0.389   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E6
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_8
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6_f7
    SLICE_X11Y38.B6      net (fanout=1)        1.771   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6_f7
    SLICE_X11Y38.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X11Y38.A5      net (fanout=1)        0.224   Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<3>
    SLICE_X11Y38.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO
                                                       lut58141_9831
                                                       Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.036ns (2.783ns logic, 5.253ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAMB36_X1Y0.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.956ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X18Y46.DQ        Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iSYNC
                                                         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X19Y45.B1        net (fanout=1)        0.834   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iSYNC
    SLICE_X19Y45.B         Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                         lut10551_458
    SLICE_X10Y38.C1        net (fanout=3)        1.312   lut10551_458
    SLICE_X10Y38.C         Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                         lut10554_461
    SLICE_X10Y38.B3        net (fanout=4)        0.461   lut10554_461
    SLICE_X10Y38.B         Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                         lut10586_474
    RAMB36_X1Y0.ENARDENL   net (fanout=20)       3.203   lut10586_474
    RAMB36_X1Y0.CLKARDCLKL Trcck_ENA             0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
                                                         Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    ---------------------------------------------------  ---------------------------
    Total                                        6.956ns (1.146ns logic, 5.810ns route)
                                                         (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.557ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X10Y38.BQ        Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X10Y38.A1        net (fanout=3)        0.914   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<1>
    SLICE_X10Y38.A         Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                         lut10553_460
    SLICE_X10Y38.C2        net (fanout=3)        0.812   lut10553_460
    SLICE_X10Y38.C         Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                         lut10554_461
    SLICE_X10Y38.B3        net (fanout=4)        0.461   lut10554_461
    SLICE_X10Y38.B         Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                         lut10586_474
    RAMB36_X1Y0.ENARDENL   net (fanout=20)       3.203   lut10586_474
    RAMB36_X1Y0.CLKARDCLKL Trcck_ENA             0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
                                                         Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    ---------------------------------------------------  ---------------------------
    Total                                        6.557ns (1.167ns logic, 5.390ns route)
                                                         (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.298ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X10Y38.CQ        Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X10Y38.A2        net (fanout=3)        0.655   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<2>
    SLICE_X10Y38.A         Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                         lut10553_460
    SLICE_X10Y38.C2        net (fanout=3)        0.812   lut10553_460
    SLICE_X10Y38.C         Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                         lut10554_461
    SLICE_X10Y38.B3        net (fanout=4)        0.461   lut10554_461
    SLICE_X10Y38.B         Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                         lut10586_474
    RAMB36_X1Y0.ENARDENL   net (fanout=20)       3.203   lut10586_474
    RAMB36_X1Y0.CLKARDCLKL Trcck_ENA             0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
                                                         Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    ---------------------------------------------------  ---------------------------
    Total                                        6.298ns (1.167ns logic, 5.131ns route)
                                                         (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X0Y0.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.423ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X18Y46.DQ        Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iSYNC
                                                         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X19Y45.B1        net (fanout=1)        0.834   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iSYNC
    SLICE_X19Y45.B         Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD
                                                         lut10551_458
    SLICE_X10Y38.C1        net (fanout=3)        1.312   lut10551_458
    SLICE_X10Y38.C         Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                         lut10554_461
    SLICE_X10Y38.B3        net (fanout=4)        0.461   lut10554_461
    SLICE_X10Y38.B         Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                         lut10586_474
    RAMB36_X0Y0.ENARDENL   net (fanout=20)       2.670   lut10586_474
    RAMB36_X0Y0.CLKARDCLKL Trcck_ENA             0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        6.423ns (1.146ns logic, 5.277ns route)
                                                         (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.024ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X10Y38.BQ        Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X10Y38.A1        net (fanout=3)        0.914   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<1>
    SLICE_X10Y38.A         Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                         lut10553_460
    SLICE_X10Y38.C2        net (fanout=3)        0.812   lut10553_460
    SLICE_X10Y38.C         Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                         lut10554_461
    SLICE_X10Y38.B3        net (fanout=4)        0.461   lut10554_461
    SLICE_X10Y38.B         Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                         lut10586_474
    RAMB36_X0Y0.ENARDENL   net (fanout=20)       2.670   lut10586_474
    RAMB36_X0Y0.CLKARDCLKL Trcck_ENA             0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        6.024ns (1.167ns logic, 4.857ns route)
                                                         (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      5.765ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X10Y38.CQ        Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                         Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X10Y38.A2        net (fanout=3)        0.655   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<2>
    SLICE_X10Y38.A         Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                         lut10553_460
    SLICE_X10Y38.C2        net (fanout=3)        0.812   lut10553_460
    SLICE_X10Y38.C         Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                         lut10554_461
    SLICE_X10Y38.B3        net (fanout=4)        0.461   lut10554_461
    SLICE_X10Y38.B         Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                         lut10586_474
    RAMB36_X0Y0.ENARDENL   net (fanout=20)       2.670   lut10586_474
    RAMB36_X0Y0.CLKARDCLKL Trcck_ENA             0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        5.765ns (1.167ns logic, 4.598ns route)
                                                         (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X0Y58.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y58.BQ       Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    SLICE_X0Y58.AX       net (fanout=1)        0.146   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
    SLICE_X0Y58.CLK      Tckdi       (-Th)     0.236   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.178ns logic, 0.146ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX15 (SLICE_X1Y47.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX14 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX14 to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.AQ       Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX14
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX14
    SLICE_X1Y47.BX       net (fanout=1)        0.282   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX13
    SLICE_X1Y47.CLK      Tckdi       (-Th)     0.231   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX14
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX15
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX3 (SLICE_X3Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX2 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Destination Clock:    Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX2 to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y48.AQ       Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX4
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX2
    SLICE_X3Y48.BX       net (fanout=1)        0.285   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX1
    SLICE_X3Y48.CLK      Tckdi       (-Th)     0.231   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX4
                                                       Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX3
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.183ns logic, 0.285ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Logical resource: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Location pin: RAMB36_X1Y0.CLKARDCLKL
  Clock network: Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Logical resource: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Location pin: RAMB36_X1Y0.REGCLKARDRCLKL
  Clock network: Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Logical resource: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X0Y0.CLKARDCLKL
  Clock network: Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP 
"v5_emac_v1_5_clk_phy_rx0" 7.5 ns         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP "v5_emac_v1_5_clk_phy_rx0" 7.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: EMAC_0/bufg_phy_rx_0/I0
  Logical resource: EMAC_0/bufg_phy_rx_0/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: EMAC_0/gmii_rx_clk_0_delay
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Location pin: ILOGIC_X2Y157.SR
  Clock network: ][46788_10
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Location pin: ILOGIC_X2Y139.SR
  Clock network: ][46788_10
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;

 172 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.520ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8 (SLICE_X59Y92.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.520ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y84.BQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X54Y86.B3      net (fanout=2)        0.614   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X54Y86.B       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd1
                                                       lut17322_3155
    SLICE_X55Y87.D4      net (fanout=2)        0.510   ][29065_3156
    SLICE_X55Y87.DMUX    Tilo                  0.239   EMAC_0/v5_emac_ll/tx_data_0_i<7>
                                                       lut19202_3599
    SLICE_X55Y87.A3      net (fanout=13)       0.601   lut19202_3599
    SLICE_X55Y87.A       Tilo                  0.094   EMAC_0/v5_emac_ll/tx_data_0_i<7>
                                                       lut19207_3603
    SLICE_X59Y92.CE      net (fanout=3)        0.689   ][30001_3604
    SLICE_X59Y92.CLK     Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_xor<11>_rt
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      3.520ns (1.106ns logic, 2.414ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9 (SLICE_X59Y92.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.520ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y84.BQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X54Y86.B3      net (fanout=2)        0.614   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X54Y86.B       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd1
                                                       lut17322_3155
    SLICE_X55Y87.D4      net (fanout=2)        0.510   ][29065_3156
    SLICE_X55Y87.DMUX    Tilo                  0.239   EMAC_0/v5_emac_ll/tx_data_0_i<7>
                                                       lut19202_3599
    SLICE_X55Y87.A3      net (fanout=13)       0.601   lut19202_3599
    SLICE_X55Y87.A       Tilo                  0.094   EMAC_0/v5_emac_ll/tx_data_0_i<7>
                                                       lut19207_3603
    SLICE_X59Y92.CE      net (fanout=3)        0.689   ][30001_3604
    SLICE_X59Y92.CLK     Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_xor<11>_rt
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      3.520ns (1.106ns logic, 2.414ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_10 (SLICE_X59Y92.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.520ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y84.BQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X54Y86.B3      net (fanout=2)        0.614   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X54Y86.B       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd1
                                                       lut17322_3155
    SLICE_X55Y87.D4      net (fanout=2)        0.510   ][29065_3156
    SLICE_X55Y87.DMUX    Tilo                  0.239   EMAC_0/v5_emac_ll/tx_data_0_i<7>
                                                       lut19202_3599
    SLICE_X55Y87.A3      net (fanout=13)       0.601   lut19202_3599
    SLICE_X55Y87.A       Tilo                  0.094   EMAC_0/v5_emac_ll/tx_data_0_i<7>
                                                       lut19207_3603
    SLICE_X59Y92.CE      net (fanout=3)        0.689   ][30001_3604
    SLICE_X59Y92.CLK     Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_xor<11>_rt
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      3.520ns (1.106ns logic, 2.414ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (SLICE_X52Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y75.AQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    SLICE_X52Y72.DX      net (fanout=1)        0.288   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    SLICE_X52Y72.CLK     Tckdi       (-Th)     0.230   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.184ns logic, 0.288ns route)
                                                       (39.0% logic, 61.0% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (SLICE_X46Y86.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.BQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X46Y86.BX      net (fanout=1)        0.302   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X46Y86.CLK     Tckdi       (-Th)     0.231   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.183ns logic, 0.302ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X54Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.BQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_delay
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X54Y69.AX      net (fanout=1)        0.315   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X54Y69.CLK     Tckdi       (-Th)     0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_delay
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.185ns logic, 0.315ns route)
                                                       (37.0% logic, 63.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.993ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (SLICE_X50Y83.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.948ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.169 - 0.179)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y84.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0
    SLICE_X50Y83.AX      net (fanout=1)        0.506   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<0>
    SLICE_X50Y83.CLK     Tdick                -0.008   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.948ns (0.442ns logic, 0.506ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (SLICE_X51Y87.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.935ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.128 - 0.150)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y90.BQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9
    SLICE_X51Y87.BX      net (fanout=1)        0.496   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<9>
    SLICE_X51Y87.CLK     Tdick                -0.011   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (0.439ns logic, 0.496ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X51Y87.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.910ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.128 - 0.150)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y90.CQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10
    SLICE_X51Y87.CX      net (fanout=1)        0.456   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<10>
    SLICE_X51Y87.CLK     Tdick                 0.004   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.910ns (0.454ns logic, 0.456ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X50Y83.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.016ns (0.182 - 0.166)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y84.BQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1
    SLICE_X50Y83.BX      net (fanout=1)        0.293   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<1>
    SLICE_X50Y83.CLK     Tckdi       (-Th)     0.231   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.183ns logic, 0.293ns route)
                                                       (38.4% logic, 61.6% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (SLICE_X48Y87.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.135 - 0.114)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y89.CQ      Tcko                  0.433   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6
    SLICE_X48Y87.CX      net (fanout=1)        0.287   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<6>
    SLICE_X48Y87.CLK     Tckdi       (-Th)     0.230   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.203ns logic, 0.287ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X50Y83.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.016ns (0.182 - 0.166)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y84.CQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2
    SLICE_X50Y83.CX      net (fanout=1)        0.293   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<2>
    SLICE_X50Y83.CLK     Tckdi       (-Th)     0.218   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.196ns logic, 0.293ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.459ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7 (SLICE_X40Y79.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      -0.149ns (1.118 - 1.267)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y80.DQ      Tcko                  0.471   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7
    SLICE_X40Y79.DX      net (fanout=1)        0.809   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
    SLICE_X40Y79.CLK     Tdick                -0.005   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.466ns logic, 0.809ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X40Y79.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 0)
  Clock Path Skew:      -0.149ns (1.118 - 1.267)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y80.AQ      Tcko                  0.471   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4
    SLICE_X40Y79.AX      net (fanout=1)        0.474   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<4>
    SLICE_X40Y79.CLK     Tdick                -0.012   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.459ns logic, 0.474ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X43Y80.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.936ns (Levels of Logic = 0)
  Clock Path Skew:      -0.027ns (0.453 - 0.480)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y80.BQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9
    SLICE_X43Y80.BX      net (fanout=1)        0.497   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<9>
    SLICE_X43Y80.CLK     Tdick                -0.011   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    -------------------------------------------------  ---------------------------
    Total                                      0.936ns (0.439ns logic, 0.497ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X43Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.043ns (0.488 - 0.445)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y80.AQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8
    SLICE_X43Y80.AX      net (fanout=1)        0.282   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<8>
    SLICE_X43Y80.CLK     Tckdi       (-Th)     0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.185ns logic, 0.282ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X43Y80.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.043ns (0.488 - 0.445)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y80.DQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11
    SLICE_X43Y80.DX      net (fanout=1)        0.284   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
    SLICE_X43Y80.CLK     Tckdi       (-Th)     0.219   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X40Y79.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.024ns (1.202 - 1.178)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y80.BQ      Tcko                  0.433   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5
    SLICE_X40Y79.BX      net (fanout=1)        0.274   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<5>
    SLICE_X40Y79.CLK     Tckdi       (-Th)     0.242   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.191ns logic, 0.274ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_tx_clk0 = PERIOD TIMEGRP "fe_TEMAC_tx_clk0" 7.7 
ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP 
"fe_TEMAC_clk_phy_rx0" 7.5 ns HIGH         50%;

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.821ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      3.966ns (Levels of Logic = 0)
  Clock Path Skew:      0.180ns (0.768 - 0.588)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 0.000ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y152.Q1         Tickq                 0.517   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<0>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0
    TEMAC_X0Y0.PHYEMAC0RXD0  net (fanout=1)        3.199   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<0>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          3.966ns (0.767ns logic, 3.199ns route)
                                                           (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_1 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      3.876ns (Levels of Logic = 0)
  Clock Path Skew:      0.184ns (0.768 - 0.584)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 0.000ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_1 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y148.Q1         Tickq                 0.517   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<1>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_1
    TEMAC_X0Y0.PHYEMAC0RXD1  net (fanout=1)        3.109   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<1>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          3.876ns (0.767ns logic, 3.109ns route)
                                                           (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_2 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      3.863ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (0.768 - 0.579)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 0.000ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_2 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y145.Q1         Tickq                 0.517   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<2>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_2
    TEMAC_X0Y0.PHYEMAC0RXD2  net (fanout=1)        3.096   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<2>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          3.863ns (0.767ns logic, 3.096ns route)
                                                           (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP "fe_TEMAC_clk_phy_rx0" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (0.826 - 0.534)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 7.500ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y140.Q1         Tickq                 0.476   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<7>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7
    TEMAC_X0Y0.PHYEMAC0RXD7  net (fanout=1)        1.846   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<7>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacckd_RXD (-Th)     1.020   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          1.302ns (-0.544ns logic, 1.846ns route)
                                                           (-41.8% logic, 141.8% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (0.826 - 0.534)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 7.500ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y138.Q1         Tickq                 0.476   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<6>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6
    TEMAC_X0Y0.PHYEMAC0RXD6  net (fanout=1)        1.848   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<6>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacckd_RXD (-Th)     1.020   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          1.304ns (-0.544ns logic, 1.848ns route)
                                                           (-41.7% logic, 141.7% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXDV), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.460ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (0.826 - 0.534)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 7.500ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y139.Q1         Tickq                 0.476   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXDV  net (fanout=1)        2.004   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacckd_VALID(-Th)     1.020   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          1.460ns (-0.544ns logic, 2.004ns route)
                                                           (-37.3% logic, 137.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP "fe_TEMAC_clk_phy_rx0" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: EMAC_0/bufg_phy_rx_0/I0
  Logical resource: EMAC_0/bufg_phy_rx_0/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: EMAC_0/gmii_rx_clk_0_delay
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Location pin: ILOGIC_X2Y157.SR
  Clock network: ][46788_10
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Location pin: ILOGIC_X2Y139.SR
  Clock network: ][46788_10
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_gtx_clk0 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk0" 8 
ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP 
"v5_emac_v1_5_gtp_clk" 7.7 ns HIGH         50%;

 28975 paths analyzed, 4658 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.400ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X45Y73.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          7.700ns
  Data Path Delay:      4.386ns (Levels of Logic = 0)
  Clock Path Skew:      -2.979ns (4.926 - 7.905)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y77.CQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X45Y73.AX      net (fanout=2)        3.944   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X45Y73.CLK     Tdick                -0.008   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      4.386ns (0.442ns logic, 3.944ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram4 (SLICE_X48Y44.D4), 95 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd4 (FF)
  Destination:          EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram4 (RAM)
  Requirement:          7.700ns
  Data Path Delay:      7.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.139 - 0.146)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd4 to EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y45.DQ      Tcko                  0.450   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd4
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd4
    SLICE_X52Y47.B1      net (fanout=27)       2.014   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd4
    SLICE_X52Y47.CMUX    Topbc                 0.687   lut6358_141
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_lut<5>
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>
    SLICE_X51Y44.D6      net (fanout=32)       1.233   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>1
    SLICE_X51Y44.D       Tilo                  0.094   lut15025_715
                                                       lut15025_715
    SLICE_X51Y45.C1      net (fanout=2)        0.856   lut15025_715
    SLICE_X51Y45.C       Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36
                                                       lut15026_716
    SLICE_X51Y45.B3      net (fanout=1)        0.432   lut15026_716
    SLICE_X51Y45.B       Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36
                                                       lut15027_717
    SLICE_X48Y44.D4      net (fanout=8)        1.057   lut15027_717
    SLICE_X48Y44.CLK     Tas                   0.222   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/transmit_data_output_bus_tmp<0>
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram4
    -------------------------------------------------  ---------------------------
    Total                                      7.233ns (1.641ns logic, 5.592ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd14 (FF)
  Destination:          EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram4 (RAM)
  Requirement:          7.700ns
  Data Path Delay:      6.776ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.484 - 0.524)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd14 to EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y46.BQ      Tcko                  0.450   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd16
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd14
    SLICE_X52Y46.D1      net (fanout=12)       1.502   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd14
    SLICE_X52Y46.COUT    Topcyd                0.384   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<3>
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_lut<3>
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<3>
    SLICE_X52Y47.CIN     net (fanout=1)        0.000   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<3>
    SLICE_X52Y47.CMUX    Tcinc                 0.358   lut6358_141
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>
    SLICE_X51Y44.D6      net (fanout=32)       1.233   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>1
    SLICE_X51Y44.D       Tilo                  0.094   lut15025_715
                                                       lut15025_715
    SLICE_X51Y45.C1      net (fanout=2)        0.856   lut15025_715
    SLICE_X51Y45.C       Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36
                                                       lut15026_716
    SLICE_X51Y45.B3      net (fanout=1)        0.432   lut15026_716
    SLICE_X51Y45.B       Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36
                                                       lut15027_717
    SLICE_X48Y44.D4      net (fanout=8)        1.057   lut15027_717
    SLICE_X48Y44.CLK     Tas                   0.222   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/transmit_data_output_bus_tmp<0>
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram4
    -------------------------------------------------  ---------------------------
    Total                                      6.776ns (1.696ns logic, 5.080ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd21 (FF)
  Destination:          EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram4 (RAM)
  Requirement:          7.700ns
  Data Path Delay:      6.642ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.484 - 0.544)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd21 to EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y50.DQ      Tcko                  0.471   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd21
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd21
    SLICE_X52Y46.C2      net (fanout=4)        1.322   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd21
    SLICE_X52Y46.COUT    Topcyc                0.409   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<3>
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_lut<2>
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<3>
    SLICE_X52Y47.CIN     net (fanout=1)        0.000   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<3>
    SLICE_X52Y47.CMUX    Tcinc                 0.358   lut6358_141
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>
    SLICE_X51Y44.D6      net (fanout=32)       1.233   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>1
    SLICE_X51Y44.D       Tilo                  0.094   lut15025_715
                                                       lut15025_715
    SLICE_X51Y45.C1      net (fanout=2)        0.856   lut15025_715
    SLICE_X51Y45.C       Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36
                                                       lut15026_716
    SLICE_X51Y45.B3      net (fanout=1)        0.432   lut15026_716
    SLICE_X51Y45.B       Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36
                                                       lut15027_717
    SLICE_X48Y44.D4      net (fanout=8)        1.057   lut15027_717
    SLICE_X48Y44.CLK     Tas                   0.222   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/transmit_data_output_bus_tmp<0>
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram4
    -------------------------------------------------  ---------------------------
    Total                                      6.642ns (1.742ns logic, 4.900ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram3 (SLICE_X48Y44.D4), 95 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd4 (FF)
  Destination:          EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram3 (RAM)
  Requirement:          7.700ns
  Data Path Delay:      7.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.139 - 0.146)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd4 to EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y45.DQ      Tcko                  0.450   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd4
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd4
    SLICE_X52Y47.B1      net (fanout=27)       2.014   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd4
    SLICE_X52Y47.CMUX    Topbc                 0.687   lut6358_141
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_lut<5>
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>
    SLICE_X51Y44.D6      net (fanout=32)       1.233   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>1
    SLICE_X51Y44.D       Tilo                  0.094   lut15025_715
                                                       lut15025_715
    SLICE_X51Y45.C1      net (fanout=2)        0.856   lut15025_715
    SLICE_X51Y45.C       Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36
                                                       lut15026_716
    SLICE_X51Y45.B3      net (fanout=1)        0.432   lut15026_716
    SLICE_X51Y45.B       Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36
                                                       lut15027_717
    SLICE_X48Y44.D4      net (fanout=8)        1.057   lut15027_717
    SLICE_X48Y44.CLK     Tas                   0.222   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/transmit_data_output_bus_tmp<0>
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram3
    -------------------------------------------------  ---------------------------
    Total                                      7.233ns (1.641ns logic, 5.592ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd14 (FF)
  Destination:          EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram3 (RAM)
  Requirement:          7.700ns
  Data Path Delay:      6.776ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.484 - 0.524)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd14 to EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y46.BQ      Tcko                  0.450   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd16
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd14
    SLICE_X52Y46.D1      net (fanout=12)       1.502   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd14
    SLICE_X52Y46.COUT    Topcyd                0.384   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<3>
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_lut<3>
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<3>
    SLICE_X52Y47.CIN     net (fanout=1)        0.000   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<3>
    SLICE_X52Y47.CMUX    Tcinc                 0.358   lut6358_141
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>
    SLICE_X51Y44.D6      net (fanout=32)       1.233   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>1
    SLICE_X51Y44.D       Tilo                  0.094   lut15025_715
                                                       lut15025_715
    SLICE_X51Y45.C1      net (fanout=2)        0.856   lut15025_715
    SLICE_X51Y45.C       Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36
                                                       lut15026_716
    SLICE_X51Y45.B3      net (fanout=1)        0.432   lut15026_716
    SLICE_X51Y45.B       Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36
                                                       lut15027_717
    SLICE_X48Y44.D4      net (fanout=8)        1.057   lut15027_717
    SLICE_X48Y44.CLK     Tas                   0.222   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/transmit_data_output_bus_tmp<0>
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram3
    -------------------------------------------------  ---------------------------
    Total                                      6.776ns (1.696ns logic, 5.080ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd21 (FF)
  Destination:          EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram3 (RAM)
  Requirement:          7.700ns
  Data Path Delay:      6.642ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.484 - 0.544)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd21 to EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y50.DQ      Tcko                  0.471   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd21
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd21
    SLICE_X52Y46.C2      net (fanout=4)        1.322   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd21
    SLICE_X52Y46.COUT    Topcyc                0.409   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<3>
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_lut<2>
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<3>
    SLICE_X52Y47.CIN     net (fanout=1)        0.000   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<3>
    SLICE_X52Y47.CMUX    Tcinc                 0.358   lut6358_141
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>
    SLICE_X51Y44.D6      net (fanout=32)       1.233   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>1
    SLICE_X51Y44.D       Tilo                  0.094   lut15025_715
                                                       lut15025_715
    SLICE_X51Y45.C1      net (fanout=2)        0.856   lut15025_715
    SLICE_X51Y45.C       Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36
                                                       lut15026_716
    SLICE_X51Y45.B3      net (fanout=1)        0.432   lut15026_716
    SLICE_X51Y45.B       Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36
                                                       lut15027_717
    SLICE_X48Y44.D4      net (fanout=8)        1.057   lut15027_717
    SLICE_X48Y44.CLK     Tas                   0.222   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/transmit_data_output_bus_tmp<0>
                                                       EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram3
    -------------------------------------------------  ---------------------------
    Total                                      6.642ns (1.742ns logic, 4.900ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP "v5_emac_v1_5_gtp_clk" 7.7 ns HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l (RAMB36_X2Y18.ADDRBU13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.252ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.194ns (0.706 - 0.512)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y92.BQ         Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_xor<11>_rt
                                                          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9
    RAMB36_X2Y18.ADDRBU13   net (fanout=5)        0.326   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<9>
    RAMB36_X2Y18.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.446ns (0.120ns logic, 0.326ns route)
                                                          (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAMB36_X2Y18.ADDRBL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.183ns (0.695 - 0.512)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y92.BQ         Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_xor<11>_rt
                                                          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9
    RAMB36_X2Y18.ADDRBL13   net (fanout=5)        0.326   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<9>
    RAMB36_X2Y18.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.446ns (0.120ns logic, 0.326ns route)
                                                          (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X2Y3.ADDRBL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_8 (FF)
  Destination:          EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.174ns (0.711 - 0.537)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_8 to EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X57Y18.AQ        Tcko                  0.414   EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<5>
                                                         EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_8
    RAMB36_X2Y3.ADDRBL13   net (fanout=4)        0.319   EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<8>
    RAMB36_X2Y3.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.439ns (0.120ns logic, 0.319ns route)
                                                         (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP "v5_emac_v1_5_gtp_clk" 7.7 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.478ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X2Y3.CLKARDCLKL
  Clock network: EMAC_0/tx_client_clk_0
--------------------------------------------------------------------------------
Slack: 5.478ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X2Y3.CLKBWRCLKL
  Clock network: EMAC_0/tx_client_clk_0
--------------------------------------------------------------------------------
Slack: 5.478ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X2Y3.REGCLKARDRCLKL
  Clock network: EMAC_0/tx_client_clk_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v5_emac_v1_5_clk_phy_rx1 = PERIOD TIMEGRP 
"v5_emac_v1_5_clk_phy_rx1" 7.5 ns         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v5_emac_v1_5_clk_phy_rx1 = PERIOD TIMEGRP "v5_emac_v1_5_clk_phy_rx1" 7.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X1Y20.CLKARDCLKL
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL
  Location pin: RAMB36_X1Y20.REGCLKARDRCLKL
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAU
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l/CLKAU
  Location pin: RAMB36_X1Y20.CLKARDCLKU
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_1 = MAXDELAY FROM TIMEGRP 
"tx_metastable_1" 5 ns         DATAPATHONLY;

 172 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.624ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0 (SLICE_X55Y109.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.624ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y103.AQ     Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X55Y100.C6     net (fanout=2)        0.443   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X55Y100.C      Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1
                                                       lut27770_5775
    SLICE_X57Y99.D3      net (fanout=2)        0.595   ][33774_5776
    SLICE_X57Y99.DMUX    Tilo                  0.227   Inst_TEMAC2_example_design/v5_emac_ll/tx_data_1_i<7>
                                                       lut29654_6220
    SLICE_X54Y106.B4     net (fanout=13)       0.872   lut29654_6220
    SLICE_X54Y106.B      Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_col_window_pipe<0>
                                                       lut29659_6224
    SLICE_X55Y109.CE     net (fanout=3)        0.620   ][34710_6225
    SLICE_X55Y109.CLK    Tceck                 0.229   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      3.624ns (1.094ns logic, 2.530ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_1 (SLICE_X55Y109.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.624ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y103.AQ     Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X55Y100.C6     net (fanout=2)        0.443   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X55Y100.C      Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1
                                                       lut27770_5775
    SLICE_X57Y99.D3      net (fanout=2)        0.595   ][33774_5776
    SLICE_X57Y99.DMUX    Tilo                  0.227   Inst_TEMAC2_example_design/v5_emac_ll/tx_data_1_i<7>
                                                       lut29654_6220
    SLICE_X54Y106.B4     net (fanout=13)       0.872   lut29654_6220
    SLICE_X54Y106.B      Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_col_window_pipe<0>
                                                       lut29659_6224
    SLICE_X55Y109.CE     net (fanout=3)        0.620   ][34710_6225
    SLICE_X55Y109.CLK    Tceck                 0.229   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      3.624ns (1.094ns logic, 2.530ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_2 (SLICE_X55Y109.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.624ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y103.AQ     Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X55Y100.C6     net (fanout=2)        0.443   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X55Y100.C      Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1
                                                       lut27770_5775
    SLICE_X57Y99.D3      net (fanout=2)        0.595   ][33774_5776
    SLICE_X57Y99.DMUX    Tilo                  0.227   Inst_TEMAC2_example_design/v5_emac_ll/tx_data_1_i<7>
                                                       lut29654_6220
    SLICE_X54Y106.B4     net (fanout=13)       0.872   lut29654_6220
    SLICE_X54Y106.B      Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_col_window_pipe<0>
                                                       lut29659_6224
    SLICE_X55Y109.CE     net (fanout=3)        0.620   ][34710_6225
    SLICE_X55Y109.CLK    Tceck                 0.229   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.624ns (1.094ns logic, 2.530ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_1 = MAXDELAY FROM TIMEGRP "tx_metastable_1" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_sync (SLICE_X32Y119.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y119.AQ     Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog
    SLICE_X32Y119.AX     net (fanout=1)        0.289   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog
    SLICE_X32Y119.CLK    Tckdi       (-Th)     0.236   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_sync
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.178ns logic, 0.289ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync (SLICE_X47Y119.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y119.DQ     Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog
    SLICE_X47Y119.DX     net (fanout=1)        0.289   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog
    SLICE_X47Y119.CLK    Tckdi       (-Th)     0.219   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.195ns logic, 0.289ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_4 (SLICE_X50Y118.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.617ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y118.AQ     Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4
    SLICE_X50Y118.A6     net (fanout=2)        0.274   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<4>
    SLICE_X50Y118.CLK    Tah         (-Th)     0.071   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<4>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_4
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.343ns logic, 0.274ns route)
                                                       (55.6% logic, 44.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_1 = MAXDELAY FROM TIMEGRP "tx_addr_rd_1" TO 
TIMEGRP         "tx_addr_wr_1" 10 ns;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.473ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1 (SLICE_X51Y117.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_1 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.362ns (Levels of Logic = 0)
  Clock Path Skew:      -0.076ns (0.496 - 0.572)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_1 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y116.BQ     Tcko                  0.471   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_1
    SLICE_X51Y117.BX     net (fanout=1)        0.902   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<1>
    SLICE_X51Y117.CLK    Tdick                -0.011   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (0.460ns logic, 0.902ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5 (SLICE_X51Y118.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.330ns (Levels of Logic = 0)
  Clock Path Skew:      -0.079ns (0.498 - 0.577)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_5 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y118.BQ     Tcko                  0.471   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_5
    SLICE_X51Y118.BX     net (fanout=1)        0.870   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X51Y118.CLK    Tdick                -0.011   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.330ns (0.460ns logic, 0.870ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4 (SLICE_X51Y118.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.227ns (Levels of Logic = 0)
  Clock Path Skew:      -0.079ns (0.498 - 0.577)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_4 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y118.AQ     Tcko                  0.471   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_4
    SLICE_X51Y118.AX     net (fanout=1)        0.764   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X51Y118.CLK    Tdick                -0.008   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (0.463ns logic, 0.764ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_1 = MAXDELAY FROM TIMEGRP "tx_addr_rd_1" TO TIMEGRP         "tx_addr_wr_1" 10 ns;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9 (SLICE_X53Y119.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_9 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.031ns (0.578 - 0.547)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_9 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y119.BQ     Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_9
    SLICE_X53Y119.BX     net (fanout=1)        0.279   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<9>
    SLICE_X53Y119.CLK    Tckdi       (-Th)     0.231   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.183ns logic, 0.279ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_10 (SLICE_X53Y119.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_10 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.031ns (0.578 - 0.547)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_10 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y119.CQ     Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_10
    SLICE_X53Y119.CX     net (fanout=1)        0.286   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<10>
    SLICE_X53Y119.CLK    Tckdi       (-Th)     0.218   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.196ns logic, 0.286ns route)
                                                       (40.7% logic, 59.3% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8 (SLICE_X53Y119.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.595ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.031ns (0.578 - 0.547)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y119.AQ     Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8
    SLICE_X53Y119.AX     net (fanout=1)        0.441   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<8>
    SLICE_X53Y119.CLK    Tckdi       (-Th)     0.229   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.185ns logic, 0.441ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_1 = MAXDELAY FROM TIMEGRP 
"rx_metastable_1" 5 ns;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.001ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_sync (SLICE_X45Y111.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_sync (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.966ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y111.DQ     Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog
    SLICE_X45Y111.BX     net (fanout=1)        0.527   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog
    SLICE_X45Y111.CLK    Tdick                -0.011   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.966ns (0.439ns logic, 0.527ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X43Y99.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.790ns (Levels of Logic = 0)
  Clock Path Skew:      -0.038ns (0.144 - 0.182)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_5 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.BQ      Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_5
    SLICE_X43Y99.BX      net (fanout=1)        0.351   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<5>
    SLICE_X43Y99.CLK     Tdick                -0.011   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_5
    -------------------------------------------------  ---------------------------
    Total                                      0.790ns (0.439ns logic, 0.351ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_6 (SLICE_X43Y99.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_6 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.762ns (Levels of Logic = 0)
  Clock Path Skew:      -0.038ns (0.144 - 0.182)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_6 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.CQ      Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_6
    SLICE_X43Y99.CX      net (fanout=1)        0.308   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<6>
    SLICE_X43Y99.CLK     Tdick                 0.004   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_6
    -------------------------------------------------  ---------------------------
    Total                                      0.762ns (0.454ns logic, 0.308ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_1 = MAXDELAY FROM TIMEGRP "rx_metastable_1" 5 ns;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X42Y105.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.036ns (0.171 - 0.135)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_9 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y105.BQ     Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_9
    SLICE_X42Y105.BX     net (fanout=1)        0.302   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<9>
    SLICE_X42Y105.CLK    Tckdi       (-Th)     0.231   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.183ns logic, 0.302ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X42Y105.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.036ns (0.171 - 0.135)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_10 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y105.CQ     Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_10
    SLICE_X42Y105.CX     net (fanout=1)        0.289   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<10>
    SLICE_X42Y105.CLK    Tckdi       (-Th)     0.218   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_10
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.196ns logic, 0.289ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X42Y105.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.036ns (0.171 - 0.135)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_11 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y105.DQ     Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_11
    SLICE_X42Y105.DX     net (fanout=1)        0.300   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<11>
    SLICE_X42Y105.CLK    Tckdi       (-Th)     0.219   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_11
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.195ns logic, 0.300ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_tx_clk1 = PERIOD TIMEGRP "fe_TEMAC_tx_clk1" 7.7 
ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP 
"fe_TEMAC_clk_phy_rx1" 7.5 ns HIGH         50%;

 2172 paths analyzed, 492 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.046ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXD4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_4 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      6.059ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (1.528 - 1.480)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_4 to Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y212.Q1         Tickq                 0.517   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC<4>
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_4
    TEMAC_X0Y1.PHYEMAC1RXD4  net (fanout=1)        5.292   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC<4>
    TEMAC_X0Y1.PHYEMAC1RXCLK Tmacdck_RXD           0.250   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.059ns (0.767ns logic, 5.292ns route)
                                                           (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXD1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_1 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      5.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (1.528 - 1.488)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_1 to Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y234.Q1         Tickq                 0.517   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC<1>
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_1
    TEMAC_X0Y1.PHYEMAC1RXD1  net (fanout=1)        5.089   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC<1>
    TEMAC_X0Y1.PHYEMAC1RXCLK Tmacdck_RXD           0.250   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          5.856ns (0.767ns logic, 5.089ns route)
                                                           (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXD0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_0 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      5.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (1.528 - 1.490)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_0 to Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y239.Q1         Tickq                 0.517   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC<0>
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_0
    TEMAC_X0Y1.PHYEMAC1RXD0  net (fanout=1)        5.072   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC<0>
    TEMAC_X0Y1.PHYEMAC1RXCLK Tmacdck_RXD           0.250   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          5.839ns (0.767ns logic, 5.072ns route)
                                                           (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP "fe_TEMAC_clk_phy_rx1" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u (RAMB36_X1Y20.DIADIL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_7 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.703ns (Levels of Logic = 0)
  Clock Path Skew:      0.266ns (1.469 - 1.203)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_7 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X44Y97.DQ         Tcko                  0.433   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram<7>
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_7
    RAMB36_X1Y20.DIADIL7    net (fanout=2)        0.556   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram<7>
    RAMB36_X1Y20.CLKARDCLKL Trckd_DIA   (-Th)     0.286   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.703ns (0.147ns logic, 0.556ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram_0 (SLICE_X48Y97.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_dv_pipe_0 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.519 - 0.486)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_dv_pipe_0 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y97.AQ      Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_dv_pipe<1>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_dv_pipe_0
    SLICE_X48Y97.A6      net (fanout=2)        0.275   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_dv_pipe<0>
    SLICE_X48Y97.CLK     Tah         (-Th)     0.219   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram<0>
                                                       lut32187_6627
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram_0
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.195ns logic, 0.275ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u (RAMB36_X1Y20.DIADIL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_5 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.706ns (Levels of Logic = 0)
  Clock Path Skew:      0.266ns (1.469 - 1.203)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_5 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X44Y97.BQ         Tcko                  0.433   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram<7>
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_5
    RAMB36_X1Y20.DIADIL5    net (fanout=2)        0.559   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram<5>
    RAMB36_X1Y20.CLKARDCLKL Trckd_DIA   (-Th)     0.286   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.706ns (0.147ns logic, 0.559ns route)
                                                          (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP "fe_TEMAC_clk_phy_rx1" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X1Y20.CLKARDCLKL
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL
  Location pin: RAMB36_X1Y20.REGCLKARDRCLKL
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAU
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l/CLKAU
  Location pin: RAMB36_X1Y20.CLKARDCLKU
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk1" 8 
ns HIGH 50%;

 51036599 paths analyzed, 10412 endpoints analyzed, 109 failing endpoints
 109 timing errors detected. (109 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.172ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31 (SLICE_X29Y63.D5), 699827 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.052ns (Levels of Logic = 12)
  Clock Path Skew:      -0.085ns (1.101 - 1.186)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X34Y55.A3      net (fanout=15)       0.949   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X34Y55.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X34Y56.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X34Y56.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X34Y57.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X34Y57.BMUX    Tcinb                 0.335   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X35Y57.B5      net (fanout=1)        0.546   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<9>
    SLICE_X35Y57.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><8>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<9>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<11>
    SLICE_X35Y58.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<11>
    SLICE_X35Y58.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X35Y59.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X35Y59.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X35Y60.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X35Y60.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X31Y62.A1      net (fanout=1)        1.174   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001<22>
    SLICE_X31Y62.CMUX    Topac                 0.710   lut47326_8074
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut<4>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X26Y62.A3      net (fanout=6)        1.062   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X26Y62.AMUX    Tilo                  0.224   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state<0>
                                                       lut47327_8075
    SLICE_X30Y66.D6      net (fanout=1)        0.806   lut47327_8075
    SLICE_X30Y66.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><22>
                                                       lut47328_8076
    SLICE_X30Y66.C6      net (fanout=32)       0.281   lut47328_8076
    SLICE_X30Y66.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><22>
                                                       lut47518_8204
    SLICE_X29Y63.D5      net (fanout=1)        0.633   lut47518_8204
    SLICE_X29Y63.CLK     Tas                   0.038   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<31>
                                                       ][38640_8206
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31
    -------------------------------------------------  ---------------------------
    Total                                      9.052ns (3.601ns logic, 5.451ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.052ns (Levels of Logic = 12)
  Clock Path Skew:      -0.085ns (1.101 - 1.186)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X34Y55.A3      net (fanout=15)       0.949   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X34Y55.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X34Y56.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X34Y56.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X34Y57.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X34Y57.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X34Y58.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X34Y58.BMUX    Tcinb                 0.335   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
    SLICE_X35Y58.B5      net (fanout=1)        0.546   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<13>
    SLICE_X35Y58.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<13>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X35Y59.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X35Y59.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X35Y60.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X35Y60.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X31Y62.A1      net (fanout=1)        1.174   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001<22>
    SLICE_X31Y62.CMUX    Topac                 0.710   lut47326_8074
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut<4>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X26Y62.A3      net (fanout=6)        1.062   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X26Y62.AMUX    Tilo                  0.224   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state<0>
                                                       lut47327_8075
    SLICE_X30Y66.D6      net (fanout=1)        0.806   lut47327_8075
    SLICE_X30Y66.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><22>
                                                       lut47328_8076
    SLICE_X30Y66.C6      net (fanout=32)       0.281   lut47328_8076
    SLICE_X30Y66.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><22>
                                                       lut47518_8204
    SLICE_X29Y63.D5      net (fanout=1)        0.633   lut47518_8204
    SLICE_X29Y63.CLK     Tas                   0.038   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<31>
                                                       ][38640_8206
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31
    -------------------------------------------------  ---------------------------
    Total                                      9.052ns (3.601ns logic, 5.451ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.037ns (Levels of Logic = 12)
  Clock Path Skew:      -0.085ns (1.101 - 1.186)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X34Y55.A3      net (fanout=15)       0.949   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X34Y55.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X34Y56.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X34Y56.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X34Y57.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X34Y57.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X34Y58.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X34Y58.BMUX    Tcinb                 0.335   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
    SLICE_X35Y58.B5      net (fanout=1)        0.546   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<13>
    SLICE_X35Y58.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<13>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X35Y59.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X35Y59.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X35Y60.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X35Y60.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X31Y62.A1      net (fanout=1)        1.174   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001<22>
    SLICE_X31Y62.CMUX    Topac                 0.695   lut47326_8074
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lutdi4
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X26Y62.A3      net (fanout=6)        1.062   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X26Y62.AMUX    Tilo                  0.224   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state<0>
                                                       lut47327_8075
    SLICE_X30Y66.D6      net (fanout=1)        0.806   lut47327_8075
    SLICE_X30Y66.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><22>
                                                       lut47328_8076
    SLICE_X30Y66.C6      net (fanout=32)       0.281   lut47328_8076
    SLICE_X30Y66.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><22>
                                                       lut47518_8204
    SLICE_X29Y63.D5      net (fanout=1)        0.633   lut47518_8204
    SLICE_X29Y63.CLK     Tas                   0.038   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<31>
                                                       ][38640_8206
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31
    -------------------------------------------------  ---------------------------
    Total                                      9.037ns (3.586ns logic, 5.451ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_6 (SLICE_X35Y63.A5), 699827 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.965ns (Levels of Logic = 12)
  Clock Path Skew:      -0.083ns (1.103 - 1.186)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X34Y55.A3      net (fanout=15)       0.949   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X34Y55.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X34Y56.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X34Y56.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X34Y57.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X34Y57.BMUX    Tcinb                 0.335   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X35Y57.B5      net (fanout=1)        0.546   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<9>
    SLICE_X35Y57.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><8>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<9>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<11>
    SLICE_X35Y58.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<11>
    SLICE_X35Y58.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X35Y59.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X35Y59.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X35Y60.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X35Y60.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X31Y62.A1      net (fanout=1)        1.174   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001<22>
    SLICE_X31Y62.CMUX    Topac                 0.710   lut47326_8074
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut<4>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X26Y62.A3      net (fanout=6)        1.062   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X26Y62.AMUX    Tilo                  0.224   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state<0>
                                                       lut47327_8075
    SLICE_X30Y66.D6      net (fanout=1)        0.806   lut47327_8075
    SLICE_X30Y66.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><22>
                                                       lut47328_8076
    SLICE_X35Y63.B6      net (fanout=32)       0.615   lut47328_8076
    SLICE_X35Y63.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<7>
                                                       lut47368_8104
    SLICE_X35Y63.A5      net (fanout=1)        0.224   lut47368_8104
    SLICE_X35Y63.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<7>
                                                       ][38490_8106
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_6
    -------------------------------------------------  ---------------------------
    Total                                      8.965ns (3.589ns logic, 5.376ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.965ns (Levels of Logic = 12)
  Clock Path Skew:      -0.083ns (1.103 - 1.186)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X34Y55.A3      net (fanout=15)       0.949   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X34Y55.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X34Y56.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X34Y56.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X34Y57.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X34Y57.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X34Y58.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X34Y58.BMUX    Tcinb                 0.335   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
    SLICE_X35Y58.B5      net (fanout=1)        0.546   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<13>
    SLICE_X35Y58.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<13>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X35Y59.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X35Y59.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X35Y60.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X35Y60.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X31Y62.A1      net (fanout=1)        1.174   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001<22>
    SLICE_X31Y62.CMUX    Topac                 0.710   lut47326_8074
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut<4>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X26Y62.A3      net (fanout=6)        1.062   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X26Y62.AMUX    Tilo                  0.224   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state<0>
                                                       lut47327_8075
    SLICE_X30Y66.D6      net (fanout=1)        0.806   lut47327_8075
    SLICE_X30Y66.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><22>
                                                       lut47328_8076
    SLICE_X35Y63.B6      net (fanout=32)       0.615   lut47328_8076
    SLICE_X35Y63.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<7>
                                                       lut47368_8104
    SLICE_X35Y63.A5      net (fanout=1)        0.224   lut47368_8104
    SLICE_X35Y63.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<7>
                                                       ][38490_8106
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_6
    -------------------------------------------------  ---------------------------
    Total                                      8.965ns (3.589ns logic, 5.376ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.950ns (Levels of Logic = 12)
  Clock Path Skew:      -0.083ns (1.103 - 1.186)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X34Y55.A3      net (fanout=15)       0.949   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X34Y55.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X34Y56.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X34Y56.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X34Y57.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X34Y57.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X34Y58.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X34Y58.BMUX    Tcinb                 0.335   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
    SLICE_X35Y58.B5      net (fanout=1)        0.546   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<13>
    SLICE_X35Y58.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<13>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X35Y59.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X35Y59.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X35Y60.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X35Y60.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X31Y62.A1      net (fanout=1)        1.174   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001<22>
    SLICE_X31Y62.CMUX    Topac                 0.695   lut47326_8074
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lutdi4
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X26Y62.A3      net (fanout=6)        1.062   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X26Y62.AMUX    Tilo                  0.224   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state<0>
                                                       lut47327_8075
    SLICE_X30Y66.D6      net (fanout=1)        0.806   lut47327_8075
    SLICE_X30Y66.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><22>
                                                       lut47328_8076
    SLICE_X35Y63.B6      net (fanout=32)       0.615   lut47328_8076
    SLICE_X35Y63.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<7>
                                                       lut47368_8104
    SLICE_X35Y63.A5      net (fanout=1)        0.224   lut47368_8104
    SLICE_X35Y63.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<7>
                                                       ][38490_8106
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_6
    -------------------------------------------------  ---------------------------
    Total                                      8.950ns (3.574ns logic, 5.376ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_2 (SLICE_X35Y64.A5), 699827 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.960ns (Levels of Logic = 12)
  Clock Path Skew:      -0.086ns (1.100 - 1.186)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X34Y55.A3      net (fanout=15)       0.949   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X34Y55.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X34Y56.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X34Y56.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X34Y57.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X34Y57.BMUX    Tcinb                 0.335   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X35Y57.B5      net (fanout=1)        0.546   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<9>
    SLICE_X35Y57.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><8>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<9>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<11>
    SLICE_X35Y58.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<11>
    SLICE_X35Y58.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X35Y59.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X35Y59.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X35Y60.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X35Y60.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X31Y62.A1      net (fanout=1)        1.174   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001<22>
    SLICE_X31Y62.CMUX    Topac                 0.710   lut47326_8074
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut<4>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X26Y62.A3      net (fanout=6)        1.062   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X26Y62.AMUX    Tilo                  0.224   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state<0>
                                                       lut47327_8075
    SLICE_X30Y66.D6      net (fanout=1)        0.806   lut47327_8075
    SLICE_X30Y66.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><22>
                                                       lut47328_8076
    SLICE_X35Y64.B6      net (fanout=32)       0.610   lut47328_8076
    SLICE_X35Y64.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<3>
                                                       lut47344_8088
    SLICE_X35Y64.A5      net (fanout=1)        0.224   lut47344_8088
    SLICE_X35Y64.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<3>
                                                       ][38466_8090
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_2
    -------------------------------------------------  ---------------------------
    Total                                      8.960ns (3.589ns logic, 5.371ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.960ns (Levels of Logic = 12)
  Clock Path Skew:      -0.086ns (1.100 - 1.186)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X34Y55.A3      net (fanout=15)       0.949   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X34Y55.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X34Y56.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X34Y56.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X34Y57.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X34Y57.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X34Y58.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X34Y58.BMUX    Tcinb                 0.335   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
    SLICE_X35Y58.B5      net (fanout=1)        0.546   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<13>
    SLICE_X35Y58.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<13>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X35Y59.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X35Y59.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X35Y60.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X35Y60.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X31Y62.A1      net (fanout=1)        1.174   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001<22>
    SLICE_X31Y62.CMUX    Topac                 0.710   lut47326_8074
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut<4>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X26Y62.A3      net (fanout=6)        1.062   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X26Y62.AMUX    Tilo                  0.224   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state<0>
                                                       lut47327_8075
    SLICE_X30Y66.D6      net (fanout=1)        0.806   lut47327_8075
    SLICE_X30Y66.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><22>
                                                       lut47328_8076
    SLICE_X35Y64.B6      net (fanout=32)       0.610   lut47328_8076
    SLICE_X35Y64.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<3>
                                                       lut47344_8088
    SLICE_X35Y64.A5      net (fanout=1)        0.224   lut47344_8088
    SLICE_X35Y64.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<3>
                                                       ][38466_8090
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_2
    -------------------------------------------------  ---------------------------
    Total                                      8.960ns (3.589ns logic, 5.371ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.945ns (Levels of Logic = 12)
  Clock Path Skew:      -0.086ns (1.100 - 1.186)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X34Y55.A3      net (fanout=15)       0.949   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<3><0>
    SLICE_X34Y55.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X34Y56.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X34Y56.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X34Y57.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X34Y57.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X34Y58.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X34Y58.BMUX    Tcinb                 0.335   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
    SLICE_X35Y58.B5      net (fanout=1)        0.546   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<13>
    SLICE_X35Y58.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<13>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X35Y59.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X35Y59.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X35Y60.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X35Y60.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X31Y62.A1      net (fanout=1)        1.174   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001<22>
    SLICE_X31Y62.CMUX    Topac                 0.695   lut47326_8074
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lutdi4
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X26Y62.A3      net (fanout=6)        1.062   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X26Y62.AMUX    Tilo                  0.224   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state<0>
                                                       lut47327_8075
    SLICE_X30Y66.D6      net (fanout=1)        0.806   lut47327_8075
    SLICE_X30Y66.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><22>
                                                       lut47328_8076
    SLICE_X35Y64.B6      net (fanout=32)       0.610   lut47328_8076
    SLICE_X35Y64.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<3>
                                                       lut47344_8088
    SLICE_X35Y64.A5      net (fanout=1)        0.224   lut47344_8088
    SLICE_X35Y64.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<3>
                                                       ][38466_8090
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_2
    -------------------------------------------------  ---------------------------
    Total                                      8.945ns (3.574ns logic, 5.371ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk1" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAMB36_X0Y3.DIBDIU5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.222ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 0)
  Clock Path Skew:      0.287ns (1.574 - 1.287)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X9Y20.BQ         Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iDATA<67>
                                                         Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF
    RAMB36_X0Y3.DIBDIU5    net (fanout=1)        0.381   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iDATA<65>
    RAMB36_X0Y3.CLKBWRCLKU Trckd_DIB   (-Th)     0.286   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                         Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.509ns (0.128ns logic, 0.381ns route)
                                                         (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y11.DIADIU0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.245ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo_3 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 0)
  Clock Path Skew:      0.197ns (0.645 - 0.448)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo_3 to Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y56.BQ         Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<2>
                                                          Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo_3
    RAMB36_X1Y11.DIADIU0    net (fanout=4)        0.314   Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo<3>
    RAMB36_X1Y11.CLKARDCLKU Trckd_DIA   (-Th)     0.286   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.442ns (0.128ns logic, 0.314ns route)
                                                          (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X0Y2.DIBDIU4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 0)
  Clock Path Skew:      0.164ns (0.720 - 0.556)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF to Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X7Y14.BQ         Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iDATA<83>
                                                         Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF
    RAMB36_X0Y2.DIBDIU4    net (fanout=1)        0.292   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iDATA<81>
    RAMB36_X0Y2.CLKBWRCLKU Trckd_DIB   (-Th)     0.286   Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                         Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.420ns (0.128ns logic, 0.292ns route)
                                                         (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk1" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: GMII_TX_CLK_1_OBUF/SR
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/gmii_tx_clk_oddr/SR
  Location pin: OLOGIC_X0Y229.SR
  Clock network: ][46788_10
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_EN/SR
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_EN/SR
  Location pin: OLOGIC_X0Y207.SR
  Clock network: ][46788_10
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_ER/SR
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_ER/SR
  Location pin: OLOGIC_X0Y206.SR
  Clock network: ][46788_10
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FPGA100M = PERIOD TIMEGRP "FPGA100M" 10 ns HIGH 50%;

 1521 paths analyzed, 107 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.539ns.
--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter_9 (SLICE_X11Y37.CX), 71 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_5 (FF)
  Destination:          Inst_CRU/wait_counter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.499ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.141 - 0.146)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_5 to Inst_CRU/wait_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.CQ      Tcko                  0.450   Inst_CRU/wait_counter<7>
                                                       Inst_CRU/wait_counter_5
    SLICE_X13Y37.B1      net (fanout=2)        1.045   Inst_CRU/wait_counter<5>
    SLICE_X13Y37.B       Tilo                  0.094   Inst_CRU/enable_diff_out_b
                                                       lut16724_3003
    SLICE_X13Y37.A5      net (fanout=2)        0.234   lut16724_3003
    SLICE_X13Y37.A       Tilo                  0.094   Inst_CRU/enable_diff_out_b
                                                       lut16725_3004
    SLICE_X13Y40.B3      net (fanout=2)        0.754   lut16725_3004
    SLICE_X13Y40.B       Tilo                  0.094   Inst_CRU/wait_counter2<3>
                                                       lut16941_3040
    SLICE_X12Y37.B2      net (fanout=7)        0.974   lut16941_3040
    SLICE_X12Y37.BMUX    Tilo                  0.249   Inst_CRU/wait_counter<13>
                                                       lut16942_3041
    SLICE_X11Y37.A5      net (fanout=8)        0.927   lut16942_3041
    SLICE_X11Y37.A       Tilo                  0.094   Inst_CRU/wait_counter<11>
                                                       lut16991_3060
    SLICE_X11Y37.CX      net (fanout=1)        0.486   ][28835_3061
    SLICE_X11Y37.CLK     Tdick                 0.004   Inst_CRU/wait_counter<11>
                                                       Inst_CRU/wait_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      5.499ns (1.079ns logic, 4.420ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_5 (FF)
  Destination:          Inst_CRU/wait_counter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.361ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.141 - 0.146)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_5 to Inst_CRU/wait_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.CQ      Tcko                  0.450   Inst_CRU/wait_counter<7>
                                                       Inst_CRU/wait_counter_5
    SLICE_X13Y37.B1      net (fanout=2)        1.045   Inst_CRU/wait_counter<5>
    SLICE_X13Y37.B       Tilo                  0.094   Inst_CRU/enable_diff_out_b
                                                       lut16724_3003
    SLICE_X13Y37.A5      net (fanout=2)        0.234   lut16724_3003
    SLICE_X13Y37.A       Tilo                  0.094   Inst_CRU/enable_diff_out_b
                                                       lut16725_3004
    SLICE_X15Y37.A3      net (fanout=2)        0.600   lut16725_3004
    SLICE_X15Y37.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       lut16726_3005
    SLICE_X15Y37.B5      net (fanout=1)        0.380   lut16726_3005
    SLICE_X15Y37.B       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       lut16727_3006
    SLICE_X12Y37.B4      net (fanout=1)        0.522   lut16727_3006
    SLICE_X12Y37.BMUX    Tilo                  0.243   Inst_CRU/wait_counter<13>
                                                       lut16942_3041
    SLICE_X11Y37.A5      net (fanout=8)        0.927   lut16942_3041
    SLICE_X11Y37.A       Tilo                  0.094   Inst_CRU/wait_counter<11>
                                                       lut16991_3060
    SLICE_X11Y37.CX      net (fanout=1)        0.486   ][28835_3061
    SLICE_X11Y37.CLK     Tdick                 0.004   Inst_CRU/wait_counter<11>
                                                       Inst_CRU/wait_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      5.361ns (1.167ns logic, 4.194ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_9 (FF)
  Destination:          Inst_CRU/wait_counter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.261ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_9 to Inst_CRU/wait_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.CQ      Tcko                  0.450   Inst_CRU/wait_counter<11>
                                                       Inst_CRU/wait_counter_9
    SLICE_X13Y37.D2      net (fanout=3)        1.104   Inst_CRU/wait_counter<9>
    SLICE_X13Y37.D       Tilo                  0.094   Inst_CRU/enable_diff_out_b
                                                       lut16809_3019
    SLICE_X15Y40.C2      net (fanout=1)        0.900   lut16809_3019
    SLICE_X15Y40.C       Tilo                  0.094   Inst_CRU/state_FSM_FFd1
                                                       lut16810_3020
    SLICE_X15Y40.D5      net (fanout=1)        0.226   lut16810_3020
    SLICE_X15Y40.D       Tilo                  0.094   Inst_CRU/state_FSM_FFd1
                                                       lut16811_3021
    SLICE_X12Y37.B5      net (fanout=2)        0.540   lut16811_3021
    SLICE_X12Y37.BMUX    Tilo                  0.248   Inst_CRU/wait_counter<13>
                                                       lut16942_3041
    SLICE_X11Y37.A5      net (fanout=8)        0.927   lut16942_3041
    SLICE_X11Y37.A       Tilo                  0.094   Inst_CRU/wait_counter<11>
                                                       lut16991_3060
    SLICE_X11Y37.CX      net (fanout=1)        0.486   ][28835_3061
    SLICE_X11Y37.CLK     Tdick                 0.004   Inst_CRU/wait_counter<11>
                                                       Inst_CRU/wait_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      5.261ns (1.078ns logic, 4.183ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter_5 (SLICE_X11Y35.CX), 67 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_5 (FF)
  Destination:          Inst_CRU/wait_counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.479ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_5 to Inst_CRU/wait_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.CQ      Tcko                  0.450   Inst_CRU/wait_counter<7>
                                                       Inst_CRU/wait_counter_5
    SLICE_X13Y37.B1      net (fanout=2)        1.045   Inst_CRU/wait_counter<5>
    SLICE_X13Y37.B       Tilo                  0.094   Inst_CRU/enable_diff_out_b
                                                       lut16724_3003
    SLICE_X13Y37.A5      net (fanout=2)        0.234   lut16724_3003
    SLICE_X13Y37.A       Tilo                  0.094   Inst_CRU/enable_diff_out_b
                                                       lut16725_3004
    SLICE_X13Y40.B3      net (fanout=2)        0.754   lut16725_3004
    SLICE_X13Y40.B       Tilo                  0.094   Inst_CRU/wait_counter2<3>
                                                       lut16941_3040
    SLICE_X12Y37.B2      net (fanout=7)        0.974   lut16941_3040
    SLICE_X12Y37.BMUX    Tilo                  0.249   Inst_CRU/wait_counter<13>
                                                       lut16942_3041
    SLICE_X11Y35.A4      net (fanout=8)        0.907   lut16942_3041
    SLICE_X11Y35.A       Tilo                  0.094   Inst_CRU/wait_counter<7>
                                                       lut17023_3072
    SLICE_X11Y35.CX      net (fanout=1)        0.486   ][28855_3073
    SLICE_X11Y35.CLK     Tdick                 0.004   Inst_CRU/wait_counter<7>
                                                       Inst_CRU/wait_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      5.479ns (1.079ns logic, 4.400ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_5 (FF)
  Destination:          Inst_CRU/wait_counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.341ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_5 to Inst_CRU/wait_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.CQ      Tcko                  0.450   Inst_CRU/wait_counter<7>
                                                       Inst_CRU/wait_counter_5
    SLICE_X13Y37.B1      net (fanout=2)        1.045   Inst_CRU/wait_counter<5>
    SLICE_X13Y37.B       Tilo                  0.094   Inst_CRU/enable_diff_out_b
                                                       lut16724_3003
    SLICE_X13Y37.A5      net (fanout=2)        0.234   lut16724_3003
    SLICE_X13Y37.A       Tilo                  0.094   Inst_CRU/enable_diff_out_b
                                                       lut16725_3004
    SLICE_X15Y37.A3      net (fanout=2)        0.600   lut16725_3004
    SLICE_X15Y37.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       lut16726_3005
    SLICE_X15Y37.B5      net (fanout=1)        0.380   lut16726_3005
    SLICE_X15Y37.B       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       lut16727_3006
    SLICE_X12Y37.B4      net (fanout=1)        0.522   lut16727_3006
    SLICE_X12Y37.BMUX    Tilo                  0.243   Inst_CRU/wait_counter<13>
                                                       lut16942_3041
    SLICE_X11Y35.A4      net (fanout=8)        0.907   lut16942_3041
    SLICE_X11Y35.A       Tilo                  0.094   Inst_CRU/wait_counter<7>
                                                       lut17023_3072
    SLICE_X11Y35.CX      net (fanout=1)        0.486   ][28855_3073
    SLICE_X11Y35.CLK     Tdick                 0.004   Inst_CRU/wait_counter<7>
                                                       Inst_CRU/wait_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      5.341ns (1.167ns logic, 4.174ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_9 (FF)
  Destination:          Inst_CRU/wait_counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.241ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.136 - 0.151)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_9 to Inst_CRU/wait_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.CQ      Tcko                  0.450   Inst_CRU/wait_counter<11>
                                                       Inst_CRU/wait_counter_9
    SLICE_X13Y37.D2      net (fanout=3)        1.104   Inst_CRU/wait_counter<9>
    SLICE_X13Y37.D       Tilo                  0.094   Inst_CRU/enable_diff_out_b
                                                       lut16809_3019
    SLICE_X15Y40.C2      net (fanout=1)        0.900   lut16809_3019
    SLICE_X15Y40.C       Tilo                  0.094   Inst_CRU/state_FSM_FFd1
                                                       lut16810_3020
    SLICE_X15Y40.D5      net (fanout=1)        0.226   lut16810_3020
    SLICE_X15Y40.D       Tilo                  0.094   Inst_CRU/state_FSM_FFd1
                                                       lut16811_3021
    SLICE_X12Y37.B5      net (fanout=2)        0.540   lut16811_3021
    SLICE_X12Y37.BMUX    Tilo                  0.248   Inst_CRU/wait_counter<13>
                                                       lut16942_3041
    SLICE_X11Y35.A4      net (fanout=8)        0.907   lut16942_3041
    SLICE_X11Y35.A       Tilo                  0.094   Inst_CRU/wait_counter<7>
                                                       lut17023_3072
    SLICE_X11Y35.CX      net (fanout=1)        0.486   ][28855_3073
    SLICE_X11Y35.CLK     Tdick                 0.004   Inst_CRU/wait_counter<7>
                                                       Inst_CRU/wait_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      5.241ns (1.078ns logic, 4.163ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter_11 (SLICE_X11Y37.DX), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_5 (FF)
  Destination:          Inst_CRU/wait_counter_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.445ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.141 - 0.146)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_5 to Inst_CRU/wait_counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.CQ      Tcko                  0.450   Inst_CRU/wait_counter<7>
                                                       Inst_CRU/wait_counter_5
    SLICE_X13Y37.B1      net (fanout=2)        1.045   Inst_CRU/wait_counter<5>
    SLICE_X13Y37.B       Tilo                  0.094   Inst_CRU/enable_diff_out_b
                                                       lut16724_3003
    SLICE_X13Y37.A5      net (fanout=2)        0.234   lut16724_3003
    SLICE_X13Y37.A       Tilo                  0.094   Inst_CRU/enable_diff_out_b
                                                       lut16725_3004
    SLICE_X13Y40.B3      net (fanout=2)        0.754   lut16725_3004
    SLICE_X13Y40.B       Tilo                  0.094   Inst_CRU/wait_counter2<3>
                                                       lut16941_3040
    SLICE_X12Y37.B2      net (fanout=7)        0.974   lut16941_3040
    SLICE_X12Y37.BMUX    Tilo                  0.249   Inst_CRU/wait_counter<13>
                                                       lut16942_3041
    SLICE_X11Y37.B5      net (fanout=8)        0.924   lut16942_3041
    SLICE_X11Y37.B       Tilo                  0.094   Inst_CRU/wait_counter<11>
                                                       lut16975_3054
    SLICE_X11Y37.DX      net (fanout=1)        0.437   ][28825_3055
    SLICE_X11Y37.CLK     Tdick                 0.002   Inst_CRU/wait_counter<11>
                                                       Inst_CRU/wait_counter_11
    -------------------------------------------------  ---------------------------
    Total                                      5.445ns (1.077ns logic, 4.368ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_5 (FF)
  Destination:          Inst_CRU/wait_counter_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.307ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.141 - 0.146)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_5 to Inst_CRU/wait_counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.CQ      Tcko                  0.450   Inst_CRU/wait_counter<7>
                                                       Inst_CRU/wait_counter_5
    SLICE_X13Y37.B1      net (fanout=2)        1.045   Inst_CRU/wait_counter<5>
    SLICE_X13Y37.B       Tilo                  0.094   Inst_CRU/enable_diff_out_b
                                                       lut16724_3003
    SLICE_X13Y37.A5      net (fanout=2)        0.234   lut16724_3003
    SLICE_X13Y37.A       Tilo                  0.094   Inst_CRU/enable_diff_out_b
                                                       lut16725_3004
    SLICE_X15Y37.A3      net (fanout=2)        0.600   lut16725_3004
    SLICE_X15Y37.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       lut16726_3005
    SLICE_X15Y37.B5      net (fanout=1)        0.380   lut16726_3005
    SLICE_X15Y37.B       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       lut16727_3006
    SLICE_X12Y37.B4      net (fanout=1)        0.522   lut16727_3006
    SLICE_X12Y37.BMUX    Tilo                  0.243   Inst_CRU/wait_counter<13>
                                                       lut16942_3041
    SLICE_X11Y37.B5      net (fanout=8)        0.924   lut16942_3041
    SLICE_X11Y37.B       Tilo                  0.094   Inst_CRU/wait_counter<11>
                                                       lut16975_3054
    SLICE_X11Y37.DX      net (fanout=1)        0.437   ][28825_3055
    SLICE_X11Y37.CLK     Tdick                 0.002   Inst_CRU/wait_counter<11>
                                                       Inst_CRU/wait_counter_11
    -------------------------------------------------  ---------------------------
    Total                                      5.307ns (1.165ns logic, 4.142ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_9 (FF)
  Destination:          Inst_CRU/wait_counter_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.207ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_9 to Inst_CRU/wait_counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.CQ      Tcko                  0.450   Inst_CRU/wait_counter<11>
                                                       Inst_CRU/wait_counter_9
    SLICE_X13Y37.D2      net (fanout=3)        1.104   Inst_CRU/wait_counter<9>
    SLICE_X13Y37.D       Tilo                  0.094   Inst_CRU/enable_diff_out_b
                                                       lut16809_3019
    SLICE_X15Y40.C2      net (fanout=1)        0.900   lut16809_3019
    SLICE_X15Y40.C       Tilo                  0.094   Inst_CRU/state_FSM_FFd1
                                                       lut16810_3020
    SLICE_X15Y40.D5      net (fanout=1)        0.226   lut16810_3020
    SLICE_X15Y40.D       Tilo                  0.094   Inst_CRU/state_FSM_FFd1
                                                       lut16811_3021
    SLICE_X12Y37.B5      net (fanout=2)        0.540   lut16811_3021
    SLICE_X12Y37.BMUX    Tilo                  0.248   Inst_CRU/wait_counter<13>
                                                       lut16942_3041
    SLICE_X11Y37.B5      net (fanout=8)        0.924   lut16942_3041
    SLICE_X11Y37.B       Tilo                  0.094   Inst_CRU/wait_counter<11>
                                                       lut16975_3054
    SLICE_X11Y37.DX      net (fanout=1)        0.437   ][28825_3055
    SLICE_X11Y37.CLK     Tdick                 0.002   Inst_CRU/wait_counter<11>
                                                       Inst_CRU/wait_counter_11
    -------------------------------------------------  ---------------------------
    Total                                      5.207ns (1.076ns logic, 4.131ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_FPGA100M = PERIOD TIMEGRP "FPGA100M" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter2_4 (SLICE_X12Y41.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/state_FSM_FFd1 (FF)
  Destination:          Inst_CRU/wait_counter2_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.554 - 0.509)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/state_FSM_FFd1 to Inst_CRU/wait_counter2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.DQ      Tcko                  0.414   Inst_CRU/state_FSM_FFd1
                                                       Inst_CRU/state_FSM_FFd1
    SLICE_X12Y41.A6      net (fanout=13)       0.338   Inst_CRU/state_FSM_FFd1
    SLICE_X12Y41.CLK     Tah         (-Th)     0.219   Inst_CRU/wait_counter2<4>
                                                       lut17075_3095
                                                       Inst_CRU/wait_counter2_4
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.195ns logic, 0.338ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter2_0 (SLICE_X13Y41.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/state_FSM_FFd1 (FF)
  Destination:          Inst_CRU/wait_counter2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.554 - 0.509)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/state_FSM_FFd1 to Inst_CRU/wait_counter2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.DQ      Tcko                  0.414   Inst_CRU/state_FSM_FFd1
                                                       Inst_CRU/state_FSM_FFd1
    SLICE_X13Y41.A6      net (fanout=13)       0.324   Inst_CRU/state_FSM_FFd1
    SLICE_X13Y41.CLK     Tah         (-Th)     0.197   Inst_CRU/wait_counter2<2>
                                                       lut17095_3105
                                                       Inst_CRU/wait_counter2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.217ns logic, 0.324ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter2_1 (SLICE_X13Y41.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/wait_counter2_0 (FF)
  Destination:          Inst_CRU/wait_counter2_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.516ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/wait_counter2_0 to Inst_CRU/wait_counter2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y41.AQ      Tcko                  0.414   Inst_CRU/wait_counter2<2>
                                                       Inst_CRU/wait_counter2_0
    SLICE_X13Y41.B6      net (fanout=6)        0.298   Inst_CRU/wait_counter2<0>
    SLICE_X13Y41.CLK     Tah         (-Th)     0.196   Inst_CRU/wait_counter2<2>
                                                       lut17090_3103
                                                       Inst_CRU/wait_counter2_1
    -------------------------------------------------  ---------------------------
    Total                                      0.516ns (0.218ns logic, 0.298ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_FPGA100M = PERIOD TIMEGRP "FPGA100M" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKOUT3
  Logical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_CRU/fpga_100m_clk_s
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_CRU/fpga_100m_clk_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP        
 "Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF" TS_FPGA100M HIGH 50%;

 5 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.834ns.
--------------------------------------------------------------------------------

Paths for end point Inst_CRU/MCLK_ODDR_OUT (OLOGIC_X2Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/enable_diff_out_b (FF)
  Destination:          Inst_CRU/MCLK_ODDR_OUT (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.898ns (Levels of Logic = 0)
  Clock Path Skew:      3.168ns (4.856 - 1.688)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s falling at 5.000ns
  Clock Uncertainty:    0.187ns

  Clock Uncertainty:          0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.101ns

  Maximum Data Path: Inst_CRU/enable_diff_out_b to Inst_CRU/MCLK_ODDR_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.450   Inst_CRU/enable_diff_out_b
                                                       Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.SR      net (fanout=2)        5.196   Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.CLK     Tosrck                1.252   Inst_CRU/mclk_o_ddr
                                                       Inst_CRU/MCLK_ODDR_OUT
    -------------------------------------------------  ---------------------------
    Total                                      6.898ns (1.702ns logic, 5.196ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/enable_diff_out_b (FF)
  Destination:          Inst_CRU/MCLK_ODDR_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.898ns (Levels of Logic = 0)
  Clock Path Skew:      3.168ns (4.856 - 1.688)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.187ns

  Clock Uncertainty:          0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.101ns

  Maximum Data Path: Inst_CRU/enable_diff_out_b to Inst_CRU/MCLK_ODDR_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.450   Inst_CRU/enable_diff_out_b
                                                       Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.SR      net (fanout=2)        5.196   Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.CLK     Tosrck                1.252   Inst_CRU/mclk_o_ddr
                                                       Inst_CRU/MCLK_ODDR_OUT
    -------------------------------------------------  ---------------------------
    Total                                      6.898ns (1.702ns logic, 5.196ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/fe_rst_sync/d_1_1_1 (OLOGIC_X0Y228.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/fe_rst_sync/d_0 (FF)
  Destination:          Inst_CRU/fe_rst_sync/d_1_1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.652ns (Levels of Logic = 0)
  Clock Path Skew:      0.166ns (1.378 - 1.212)
  Source Clock:         Inst_CRU/mclk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/fe_rst_sync/d_0 to Inst_CRU/fe_rst_sync/d_1_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y68.CQ      Tcko                  0.450   Inst_CRU/fe_rst_sync/d<0>
                                                       Inst_CRU/fe_rst_sync/d_0
    OLOGIC_X0Y228.D1     net (fanout=3)        3.768   Inst_CRU/fe_rst_sync/d<0>
    OLOGIC_X0Y228.CLK    Todck                 0.434   Inst_CRU/fe_rst_sync/d_1_1_1
                                                       Inst_CRU/fe_rst_sync/d_1_1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.652ns (0.884ns logic, 3.768ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/fe_rst_sync/d_1 (OLOGIC_X2Y136.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/fe_rst_sync/d_0 (FF)
  Destination:          Inst_CRU/fe_rst_sync/d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.751ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (1.206 - 1.212)
  Source Clock:         Inst_CRU/mclk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/fe_rst_sync/d_0 to Inst_CRU/fe_rst_sync/d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y68.CQ      Tcko                  0.450   Inst_CRU/fe_rst_sync/d<0>
                                                       Inst_CRU/fe_rst_sync/d_0
    OLOGIC_X2Y136.D1     net (fanout=3)        1.867   Inst_CRU/fe_rst_sync/d<0>
    OLOGIC_X2Y136.CLK    Todck                 0.434   Inst_CRU/fe_rst_sync/d<1>
                                                       Inst_CRU/fe_rst_sync/d_1
    -------------------------------------------------  ---------------------------
    Total                                      2.751ns (0.884ns logic, 1.867ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF" TS_FPGA100M HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_CRU/MCLK_ODDR_OUT (OLOGIC_X2Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/enable_diff_out_b (FF)
  Destination:          Inst_CRU/MCLK_ODDR_OUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.531ns (Levels of Logic = 0)
  Clock Path Skew:      3.653ns (5.222 - 1.569)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.187ns

  Clock Uncertainty:          0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.101ns

  Minimum Data Path: Inst_CRU/enable_diff_out_b to Inst_CRU/MCLK_ODDR_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.414   Inst_CRU/enable_diff_out_b
                                                       Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.SR      net (fanout=2)        4.780   Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.CLK     Tocksr      (-Th)    -0.337   Inst_CRU/mclk_o_ddr
                                                       Inst_CRU/MCLK_ODDR_OUT
    -------------------------------------------------  ---------------------------
    Total                                      5.531ns (0.751ns logic, 4.780ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      6.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/enable_diff_out_b (FF)
  Destination:          Inst_CRU/MCLK_ODDR_OUT (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.531ns (Levels of Logic = 0)
  Clock Path Skew:      3.653ns (5.222 - 1.569)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s falling at 5.000ns
  Clock Uncertainty:    0.187ns

  Clock Uncertainty:          0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.101ns

  Minimum Data Path: Inst_CRU/enable_diff_out_b to Inst_CRU/MCLK_ODDR_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.414   Inst_CRU/enable_diff_out_b
                                                       Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.SR      net (fanout=2)        4.780   Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.CLK     Tocksr      (-Th)    -0.337   Inst_CRU/mclk_o_ddr
                                                       Inst_CRU/MCLK_ODDR_OUT
    -------------------------------------------------  ---------------------------
    Total                                      5.531ns (0.751ns logic, 4.780ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/fe_rst_sync/d_1_1 (SLICE_X40Y68.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.838ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/fe_rst_sync/d_0 (FF)
  Destination:          Inst_CRU/fe_rst_sync/d_1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (1.174 - 1.128)
  Source Clock:         Inst_CRU/mclk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/fe_rst_sync/d_0 to Inst_CRU/fe_rst_sync/d_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y68.CQ      Tcko                  0.414   Inst_CRU/fe_rst_sync/d<0>
                                                       Inst_CRU/fe_rst_sync/d_0
    SLICE_X40Y68.CX      net (fanout=3)        1.700   Inst_CRU/fe_rst_sync/d<0>
    SLICE_X40Y68.CLK     Tckdi       (-Th)     0.230   Inst_CRU/fe_rst_sync/d_1_1
                                                       Inst_CRU/fe_rst_sync/d_1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.884ns (0.184ns logic, 1.700ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/fe_rst_sync/d_1 (OLOGIC_X2Y136.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/fe_rst_sync/d_0 (FF)
  Destination:          Inst_CRU/fe_rst_sync/d_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.344ns (Levels of Logic = 0)
  Clock Path Skew:      0.169ns (1.297 - 1.128)
  Source Clock:         Inst_CRU/mclk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/fe_rst_sync/d_0 to Inst_CRU/fe_rst_sync/d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y68.CQ      Tcko                  0.414   Inst_CRU/fe_rst_sync/d<0>
                                                       Inst_CRU/fe_rst_sync/d_0
    OLOGIC_X2Y136.D1     net (fanout=3)        1.718   Inst_CRU/fe_rst_sync/d<0>
    OLOGIC_X2Y136.CLK    Tockd       (-Th)    -0.212   Inst_CRU/fe_rst_sync/d<1>
                                                       Inst_CRU/fe_rst_sync/d_1
    -------------------------------------------------  ---------------------------
    Total                                      2.344ns (0.626ns logic, 1.718ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF" TS_FPGA100M HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_CRU/mclk_o_ddr/SR
  Logical resource: Inst_CRU/MCLK_ODDR_OUT/SR
  Location pin: OLOGIC_X2Y43.SR
  Clock network: Inst_CRU/enable_diff_out_b
--------------------------------------------------------------------------------
Slack: 7.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_CRU/fe_rst_sync/d<1>/SR
  Logical resource: Inst_CRU/fe_rst_sync/d_1/SR
  Location pin: OLOGIC_X2Y136.SR
  Clock network: ][IN_virtPIBox_5799_10375
--------------------------------------------------------------------------------
Slack: 7.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_CRU/fe_rst_sync/d_1_1_1/SR
  Logical resource: Inst_CRU/fe_rst_sync/d_1_1_1/SR
  Location pin: OLOGIC_X0Y228.SR
  Clock network: ][IN_virtPIBox_5799_10375
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP        
 "Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF" TS_FPGA100M HIGH 50%;

 1587 paths analyzed, 268 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.651ns.
--------------------------------------------------------------------------------

Paths for end point trigled (OLOGIC_X1Y170.OCE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_trigger_1/trig_out_s_d_0 (FF)
  Destination:          trigled (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.505ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (1.205 - 1.266)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sync_trigger_1/trig_out_s_d_0 to trigled
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y21.AQ      Tcko                  0.471   sync_trigger_1/trig_out_s_d<3>
                                                       sync_trigger_1/trig_out_s_d_0
    SLICE_X40Y32.A4      net (fanout=1)        1.052   sync_trigger_1/trig_out_s_d<0>
    SLICE_X40Y32.A       Tilo                  0.094   EMAC_0/rate_counter_1/edge_detect_coincidence/s<1>
                                                       lut4374_1
    SLICE_X36Y38.B6      net (fanout=1)        0.641   ][32263_5107
    SLICE_X36Y38.B       Tilo                  0.094   trigled1
                                                       lut4375_2
    SLICE_X36Y38.A5      net (fanout=5)        0.257   ][46774_5
    SLICE_X36Y38.A       Tilo                  0.094   trigled1
                                                       lut4376_3
    OLOGIC_X1Y170.OCE    net (fanout=2)        2.579   lut4376_3
    OLOGIC_X1Y170.CLK    Tooceck               0.223   trigled
                                                       trigled
    -------------------------------------------------  ---------------------------
    Total                                      5.505ns (0.976ns logic, 4.529ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_rand_trigger/trigger_out_0 (FF)
  Destination:          trigled (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.468ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (1.205 - 1.260)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_rand_trigger/trigger_out_0 to trigled
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y35.DQ      Tcko                  0.450   Inst_rand_trigger/trigger_out<0>
                                                       Inst_rand_trigger/trigger_out_0
    SLICE_X40Y32.A1      net (fanout=1)        1.036   Inst_rand_trigger/trigger_out<0>
    SLICE_X40Y32.A       Tilo                  0.094   EMAC_0/rate_counter_1/edge_detect_coincidence/s<1>
                                                       lut4374_1
    SLICE_X36Y38.B6      net (fanout=1)        0.641   ][32263_5107
    SLICE_X36Y38.B       Tilo                  0.094   trigled1
                                                       lut4375_2
    SLICE_X36Y38.A5      net (fanout=5)        0.257   ][46774_5
    SLICE_X36Y38.A       Tilo                  0.094   trigled1
                                                       lut4376_3
    OLOGIC_X1Y170.OCE    net (fanout=2)        2.579   lut4376_3
    OLOGIC_X1Y170.CLK    Tooceck               0.223   trigled
                                                       trigled
    -------------------------------------------------  ---------------------------
    Total                                      5.468ns (0.955ns logic, 4.513ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SwitchDebouncer/switchesOut_1 (FF)
  Destination:          trigled (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.290ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (1.205 - 1.254)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_SwitchDebouncer/switchesOut_1 to trigled
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y42.BQ      Tcko                  0.450   Inst_SwitchDebouncer/switchesOut<1>
                                                       Inst_SwitchDebouncer/switchesOut_1
    SLICE_X36Y38.B5      net (fanout=1)        1.593   Inst_SwitchDebouncer/switchesOut<1>
    SLICE_X36Y38.B       Tilo                  0.094   trigled1
                                                       lut4375_2
    SLICE_X36Y38.A5      net (fanout=5)        0.257   ][46774_5
    SLICE_X36Y38.A       Tilo                  0.094   trigled1
                                                       lut4376_3
    OLOGIC_X1Y170.OCE    net (fanout=2)        2.579   lut4376_3
    OLOGIC_X1Y170.CLK    Tooceck               0.223   trigled
                                                       trigled
    -------------------------------------------------  ---------------------------
    Total                                      5.290ns (0.861ns logic, 4.429ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point sync_trigger_1/trig_out_s_d_1 (SLICE_X40Y21.CX), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_trigger_1/coincidence_array<1>_0 (FF)
  Destination:          sync_trigger_1/trig_out_s_d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.460ns (Levels of Logic = 4)
  Clock Path Skew:      -0.146ns (1.178 - 1.324)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sync_trigger_1/coincidence_array<1>_0 to sync_trigger_1/trig_out_s_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y16.AQ      Tcko                  0.450   sync_trigger_1/coincidence_array<0><1>
                                                       sync_trigger_1/coincidence_array<1>_0
    SLICE_X40Y19.A2      net (fanout=3)        0.941   sync_trigger_1/coincidence_array<1><0>
    SLICE_X40Y19.COUT    Topcya                0.499   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut<0>1
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X40Y20.CIN     net (fanout=1)        0.000   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X40Y20.CMUX    Tcinc                 0.358   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X41Y20.D1      net (fanout=1)        0.701   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X41Y20.D       Tilo                  0.094   sync_trigger_1/coincidence_hold
                                                       lut16592_2984
    SLICE_X40Y21.A1      net (fanout=2)        0.884   lut16592_2984
    SLICE_X40Y21.A       Tilo                  0.094   sync_trigger_1/trig_out_s_d<3>
                                                       lut16611_2990
    SLICE_X40Y21.CX      net (fanout=1)        0.444   ][28725_2991
    SLICE_X40Y21.CLK     Tdick                -0.005   sync_trigger_1/trig_out_s_d<3>
                                                       sync_trigger_1/trig_out_s_d_1
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (1.490ns logic, 2.970ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_trigger_1/coincidence_array<0>_0 (FF)
  Destination:          sync_trigger_1/trig_out_s_d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.295ns (Levels of Logic = 4)
  Clock Path Skew:      -0.146ns (1.178 - 1.324)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sync_trigger_1/coincidence_array<0>_0 to sync_trigger_1/trig_out_s_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y16.CQ      Tcko                  0.450   sync_trigger_1/coincidence_array<0><1>
                                                       sync_trigger_1/coincidence_array<0>_0
    SLICE_X40Y19.A3      net (fanout=3)        0.776   sync_trigger_1/coincidence_array<0><0>
    SLICE_X40Y19.COUT    Topcya                0.499   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut<0>1
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X40Y20.CIN     net (fanout=1)        0.000   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X40Y20.CMUX    Tcinc                 0.358   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X41Y20.D1      net (fanout=1)        0.701   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X41Y20.D       Tilo                  0.094   sync_trigger_1/coincidence_hold
                                                       lut16592_2984
    SLICE_X40Y21.A1      net (fanout=2)        0.884   lut16592_2984
    SLICE_X40Y21.A       Tilo                  0.094   sync_trigger_1/trig_out_s_d<3>
                                                       lut16611_2990
    SLICE_X40Y21.CX      net (fanout=1)        0.444   ][28725_2991
    SLICE_X40Y21.CLK     Tdick                -0.005   sync_trigger_1/trig_out_s_d<3>
                                                       sync_trigger_1/trig_out_s_d_1
    -------------------------------------------------  ---------------------------
    Total                                      4.295ns (1.490ns logic, 2.805ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_trigger_1/coincidence_array<1>_1 (FF)
  Destination:          sync_trigger_1/trig_out_s_d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.209ns (Levels of Logic = 4)
  Clock Path Skew:      -0.146ns (1.178 - 1.324)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sync_trigger_1/coincidence_array<1>_1 to sync_trigger_1/trig_out_s_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y16.BQ      Tcko                  0.450   sync_trigger_1/coincidence_array<0><1>
                                                       sync_trigger_1/coincidence_array<1>_1
    SLICE_X40Y19.A4      net (fanout=3)        0.690   sync_trigger_1/coincidence_array<1><1>
    SLICE_X40Y19.COUT    Topcya                0.499   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut<0>1
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X40Y20.CIN     net (fanout=1)        0.000   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X40Y20.CMUX    Tcinc                 0.358   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X41Y20.D1      net (fanout=1)        0.701   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X41Y20.D       Tilo                  0.094   sync_trigger_1/coincidence_hold
                                                       lut16592_2984
    SLICE_X40Y21.A1      net (fanout=2)        0.884   lut16592_2984
    SLICE_X40Y21.A       Tilo                  0.094   sync_trigger_1/trig_out_s_d<3>
                                                       lut16611_2990
    SLICE_X40Y21.CX      net (fanout=1)        0.444   ][28725_2991
    SLICE_X40Y21.CLK     Tdick                -0.005   sync_trigger_1/trig_out_s_d<3>
                                                       sync_trigger_1/trig_out_s_d_1
    -------------------------------------------------  ---------------------------
    Total                                      4.209ns (1.490ns logic, 2.719ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_rand_trigger/counter_12 (SLICE_X38Y34.CX), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_rand_trigger/counter_15 (FF)
  Destination:          Inst_rand_trigger/counter_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 4)
  Clock Path Skew:      0.013ns (0.160 - 0.147)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_rand_trigger/counter_15 to Inst_rand_trigger/counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y35.CQ      Tcko                  0.450   Inst_rand_trigger/trigger_out<0>
                                                       Inst_rand_trigger/counter_15
    SLICE_X36Y33.C1      net (fanout=2)        1.039   Inst_rand_trigger/counter<15>
    SLICE_X36Y33.C       Tilo                  0.094   Inst_rand_trigger/counter<10>
                                                       lut16181_2930
    SLICE_X38Y32.C5      net (fanout=1)        0.378   lut16181_2930
    SLICE_X38Y32.C       Tilo                  0.094   Inst_rand_trigger/counter<6>
                                                       lut16182_2931
    SLICE_X39Y35.D2      net (fanout=1)        0.899   lut16182_2931
    SLICE_X39Y35.DMUX    Tilo                  0.243   Inst_rand_trigger/trigger_out<0>
                                                       lut16287_2935
    SLICE_X38Y34.A3      net (fanout=7)        0.810   lut16287_2935
    SLICE_X38Y34.A       Tilo                  0.094   Inst_rand_trigger/counter<14>
                                                       lut16320_2944
    SLICE_X38Y34.CX      net (fanout=1)        0.458   lut16320_2944
    SLICE_X38Y34.CLK     Tdick                 0.004   Inst_rand_trigger/counter<14>
                                                       Inst_rand_trigger/counter_12
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (0.979ns logic, 3.584ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_rand_trigger/counter_9 (FF)
  Destination:          Inst_rand_trigger/counter_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.451ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.462 - 0.459)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_rand_trigger/counter_9 to Inst_rand_trigger/counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y33.BQ      Tcko                  0.471   Inst_rand_trigger/counter<10>
                                                       Inst_rand_trigger/counter_9
    SLICE_X36Y33.D2      net (fanout=2)        0.659   Inst_rand_trigger/counter<9>
    SLICE_X36Y33.D       Tilo                  0.094   Inst_rand_trigger/counter<10>
                                                       lut16180_2929
    SLICE_X36Y33.C6      net (fanout=1)        0.153   lut16180_2929
    SLICE_X36Y33.C       Tilo                  0.094   Inst_rand_trigger/counter<10>
                                                       lut16181_2930
    SLICE_X38Y32.C5      net (fanout=1)        0.378   lut16181_2930
    SLICE_X38Y32.C       Tilo                  0.094   Inst_rand_trigger/counter<6>
                                                       lut16182_2931
    SLICE_X39Y35.D2      net (fanout=1)        0.899   lut16182_2931
    SLICE_X39Y35.DMUX    Tilo                  0.243   Inst_rand_trigger/trigger_out<0>
                                                       lut16287_2935
    SLICE_X38Y34.A3      net (fanout=7)        0.810   lut16287_2935
    SLICE_X38Y34.A       Tilo                  0.094   Inst_rand_trigger/counter<14>
                                                       lut16320_2944
    SLICE_X38Y34.CX      net (fanout=1)        0.458   lut16320_2944
    SLICE_X38Y34.CLK     Tdick                 0.004   Inst_rand_trigger/counter<14>
                                                       Inst_rand_trigger/counter_12
    -------------------------------------------------  ---------------------------
    Total                                      4.451ns (1.094ns logic, 3.357ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_rand_trigger/counter_8 (FF)
  Destination:          Inst_rand_trigger/counter_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.331ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.462 - 0.459)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_rand_trigger/counter_8 to Inst_rand_trigger/counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y33.CQ      Tcko                  0.471   Inst_rand_trigger/counter<10>
                                                       Inst_rand_trigger/counter_8
    SLICE_X36Y33.D4      net (fanout=2)        0.539   Inst_rand_trigger/counter<8>
    SLICE_X36Y33.D       Tilo                  0.094   Inst_rand_trigger/counter<10>
                                                       lut16180_2929
    SLICE_X36Y33.C6      net (fanout=1)        0.153   lut16180_2929
    SLICE_X36Y33.C       Tilo                  0.094   Inst_rand_trigger/counter<10>
                                                       lut16181_2930
    SLICE_X38Y32.C5      net (fanout=1)        0.378   lut16181_2930
    SLICE_X38Y32.C       Tilo                  0.094   Inst_rand_trigger/counter<6>
                                                       lut16182_2931
    SLICE_X39Y35.D2      net (fanout=1)        0.899   lut16182_2931
    SLICE_X39Y35.DMUX    Tilo                  0.243   Inst_rand_trigger/trigger_out<0>
                                                       lut16287_2935
    SLICE_X38Y34.A3      net (fanout=7)        0.810   lut16287_2935
    SLICE_X38Y34.A       Tilo                  0.094   Inst_rand_trigger/counter<14>
                                                       lut16320_2944
    SLICE_X38Y34.CX      net (fanout=1)        0.458   lut16320_2944
    SLICE_X38Y34.CLK     Tdick                 0.004   Inst_rand_trigger/counter<14>
                                                       Inst_rand_trigger/counter_12
    -------------------------------------------------  ---------------------------
    Total                                      4.331ns (1.094ns logic, 3.237ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF" TS_FPGA100M HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point module_mask_s_1 (SLICE_X42Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               module_mask_s_buf_1 (FF)
  Destination:          module_mask_s_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.180 - 0.141)
  Source Clock:         mclk rising at 10.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: module_mask_s_buf_1 to module_mask_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y21.BQ      Tcko                  0.414   module_mask_s_buf<1>
                                                       module_mask_s_buf_1
    SLICE_X42Y21.BX      net (fanout=1)        0.302   module_mask_s_buf<1>
    SLICE_X42Y21.CLK     Tckdi       (-Th)     0.231   module_mask_s<1>
                                                       module_mask_s_1
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.183ns logic, 0.302ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point en_or_trigger_s (SLICE_X38Y28.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               en_or_trigger_s_buf (FF)
  Destination:          en_or_trigger_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.517ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (0.482 - 0.417)
  Source Clock:         mclk rising at 10.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: en_or_trigger_s_buf to en_or_trigger_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y28.BQ      Tcko                  0.433   en_or_trigger_s_buf
                                                       en_or_trigger_s_buf
    SLICE_X38Y28.AX      net (fanout=1)        0.313   en_or_trigger_s_buf
    SLICE_X38Y28.CLK     Tckdi       (-Th)     0.229   en_or_trigger_s
                                                       en_or_trigger_s
    -------------------------------------------------  ---------------------------
    Total                                      0.517ns (0.204ns logic, 0.313ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point module_mask_s_0 (SLICE_X42Y21.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               module_mask_s_buf_0 (FF)
  Destination:          module_mask_s_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.180 - 0.141)
  Source Clock:         mclk rising at 10.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: module_mask_s_buf_0 to module_mask_s_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y21.AQ      Tcko                  0.414   module_mask_s_buf<1>
                                                       module_mask_s_buf_0
    SLICE_X42Y21.AX      net (fanout=1)        0.311   module_mask_s_buf<0>
    SLICE_X42Y21.CLK     Tckdi       (-Th)     0.229   module_mask_s<1>
                                                       module_mask_s_0
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.185ns logic, 0.311ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF" TS_FPGA100M HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: trigled/SR
  Logical resource: trigled/SR
  Location pin: OLOGIC_X1Y170.SR
  Clock network: ][46788_10
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: mrst_from_udp_b/CLK
  Logical resource: Mshreg_mrst_from_udp_b/CLK
  Location pin: SLICE_X40Y34.CLK
  Clock network: mclk
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: mrst_from_udp_b/CLK
  Logical resource: Mshreg_mrst_from_udp_b/CLK
  Location pin: SLICE_X40Y34.CLK
  Clock network: mclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP        
 "Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF" TS_FPGA100M / 2 HIGH 50%;

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_11 (SLICE_X24Y65.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/idelayctrl_reset_0_r_10 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/idelayctrl_reset_0_r_10 to EMAC_0/idelayctrl_reset_0_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y65.BQ      Tcko                  0.471   EMAC_0/idelayctrl_reset_0_r<12>
                                                       EMAC_0/idelayctrl_reset_0_r_10
    SLICE_X24Y65.CX      net (fanout=1)        0.814   EMAC_0/idelayctrl_reset_0_r<10>
    SLICE_X24Y65.CLK     Tdick                -0.005   EMAC_0/idelayctrl_reset_0_r<12>
                                                       EMAC_0/idelayctrl_reset_0_r_11
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.466ns logic, 0.814ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_3 (SLICE_X24Y64.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/idelayctrl_reset_0_r_2 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.197ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/idelayctrl_reset_0_r_2 to EMAC_0/idelayctrl_reset_0_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y64.BQ      Tcko                  0.471   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_2
    SLICE_X24Y64.CX      net (fanout=1)        0.731   EMAC_0/idelayctrl_reset_0_r<2>
    SLICE_X24Y64.CLK     Tdick                -0.005   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_3
    -------------------------------------------------  ---------------------------
    Total                                      1.197ns (0.466ns logic, 0.731ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_5 (SLICE_X25Y60.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/idelayctrl_reset_0_r_4 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.135ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.144 - 0.146)
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/idelayctrl_reset_0_r_4 to EMAC_0/idelayctrl_reset_0_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y64.DQ      Tcko                  0.471   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_4
    SLICE_X25Y60.AX      net (fanout=1)        0.672   EMAC_0/idelayctrl_reset_0_r<4>
    SLICE_X25Y60.CLK     Tdick                -0.008   EMAC_0/idelayctrl_reset_0_r<8>
                                                       EMAC_0/idelayctrl_reset_0_r_5
    -------------------------------------------------  ---------------------------
    Total                                      1.135ns (0.463ns logic, 0.672ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF" TS_FPGA100M / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_6 (SLICE_X25Y60.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/idelayctrl_reset_0_r_5 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/idelayctrl_reset_0_r_5 to EMAC_0/idelayctrl_reset_0_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y60.AQ      Tcko                  0.414   EMAC_0/idelayctrl_reset_0_r<8>
                                                       EMAC_0/idelayctrl_reset_0_r_5
    SLICE_X25Y60.BX      net (fanout=1)        0.283   EMAC_0/idelayctrl_reset_0_r<5>
    SLICE_X25Y60.CLK     Tckdi       (-Th)     0.231   EMAC_0/idelayctrl_reset_0_r<8>
                                                       EMAC_0/idelayctrl_reset_0_r_6
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.183ns logic, 0.283ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_2 (SLICE_X24Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/idelayctrl_reset_0_r_1 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/idelayctrl_reset_0_r_1 to EMAC_0/idelayctrl_reset_0_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y64.AQ      Tcko                  0.433   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_1
    SLICE_X24Y64.BX      net (fanout=1)        0.285   EMAC_0/idelayctrl_reset_0_r<1>
    SLICE_X24Y64.CLK     Tckdi       (-Th)     0.242   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_10 (SLICE_X24Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/idelayctrl_reset_0_r_9 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/idelayctrl_reset_0_r_9 to EMAC_0/idelayctrl_reset_0_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y65.AQ      Tcko                  0.433   EMAC_0/idelayctrl_reset_0_r<12>
                                                       EMAC_0/idelayctrl_reset_0_r_9
    SLICE_X24Y65.BX      net (fanout=1)        0.285   EMAC_0/idelayctrl_reset_0_r<9>
    SLICE_X24Y65.CLK     Tckdi       (-Th)     0.242   EMAC_0/idelayctrl_reset_0_r<12>
                                                       EMAC_0/idelayctrl_reset_0_r_10
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF" TS_FPGA100M / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUFG_INST/I0
  Logical resource: Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: EMAC_0/idelayctrl_reset_0_r<8>/SR
  Logical resource: EMAC_0/idelayctrl_reset_0_r_5/SR
  Location pin: SLICE_X25Y60.SR
  Clock network: ][46788_10
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: EMAC_0/idelayctrl_reset_0_r<8>/SR
  Logical resource: EMAC_0/idelayctrl_reset_0_r_5/SR
  Location pin: SLICE_X25Y60.SR
  Clock network: ][46788_10
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_FPGA100M
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_FPGA100M                    |     10.000ns|      5.539ns|      7.834ns|            0|            0|         1521|         1603|
| TS_Inst_CRU_Inst_PLL_ALL_CLKOU|     10.000ns|      7.834ns|          N/A|            0|            0|            5|            0|
| T0_BUF                        |             |             |             |             |             |             |             |
| TS_Inst_CRU_Inst_PLL_ALL_CLKOU|     10.000ns|      5.651ns|          N/A|            0|            0|         1587|            0|
| T1_BUF                        |             |             |             |             |             |             |             |
| TS_Inst_CRU_Inst_PLL_ALL_CLKOU|      5.000ns|      1.666ns|          N/A|            0|            0|           11|            0|
| T3_BUF                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock FPGA100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FPGA100M       |    5.651|         |    3.917|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GMII_RX_CLK_0  |    3.821|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GMII_RX_CLK_1  |    6.046|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GTX_CLK_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GTX_CLK_1      |    9.172|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 109  Score: 70854  (Setup/Max: 70854, Hold: 0)

Constraints cover 51074635 paths, 0 nets, and 23527 connections

Design statistics:
   Minimum period:   9.172ns{1}   (Maximum frequency: 109.027MHz)
   Maximum path delay from/to any node:   3.624ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct  4 12:35:52 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 546 MB



