# HDL-Lab7-MIPSISA
The objective of this lab is to become familiar with the MIPS ISA, synthesize and implement a basic MIPS processor on the Basys3 board, learn how to use Verilog Text-IO to initialize a memory image for simulation, and extend the MIPS ISA by adding ARM-like instructions.
