<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6P00/HPM6P41/hpm_trgmmux_src.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6P00_2HPM6P41_2hpm__trgmmux__src_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">hpm_trgmmux_src.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="HPM6P00_2HPM6P41_2hpm__trgmmux__src_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6287177b325145ae646dc1974d6ca1c8" id="r_a6287177b325145ae646dc1974d6ca1c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6287177b325145ae646dc1974d6ca1c8">HPM_TRGM0_INPUT_SRC_VSS</a>&#160;&#160;&#160;(0x0UL)   /* Low level */</td></tr>
<tr class="separator:a6287177b325145ae646dc1974d6ca1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4978995a07f478331bf72e6946a190" id="r_a8e4978995a07f478331bf72e6946a190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e4978995a07f478331bf72e6946a190">HPM_TRGM0_INPUT_SRC_VDD</a>&#160;&#160;&#160;(0x1UL)   /* High level */</td></tr>
<tr class="separator:a8e4978995a07f478331bf72e6946a190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b535a1dad5f26ab4b8b95fb77dd9bcf" id="r_a1b535a1dad5f26ab4b8b95fb77dd9bcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b535a1dad5f26ab4b8b95fb77dd9bcf">HPM_TRGM0_INPUT_SRC_USB0_SOF</a>&#160;&#160;&#160;(0x2UL)   /* USB0 frame start */</td></tr>
<tr class="separator:a1b535a1dad5f26ab4b8b95fb77dd9bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3378ecfff4fb16587328c8f7718a332" id="r_aa3378ecfff4fb16587328c8f7718a332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3378ecfff4fb16587328c8f7718a332">HPM_TRGM0_INPUT_SRC_PTPC_CMP0</a>&#160;&#160;&#160;(0x4UL)   /* PTPC output comparison 0 */</td></tr>
<tr class="separator:aa3378ecfff4fb16587328c8f7718a332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b45327f34ed8cbc7f0f6a87d3cff1de" id="r_a5b45327f34ed8cbc7f0f6a87d3cff1de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5b45327f34ed8cbc7f0f6a87d3cff1de">HPM_TRGM0_INPUT_SRC_PTPC_CMP1</a>&#160;&#160;&#160;(0x5UL)   /* PTPC output comparison 1 */</td></tr>
<tr class="separator:a5b45327f34ed8cbc7f0f6a87d3cff1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726b71b53988510174801c0c8be8a48e" id="r_a726b71b53988510174801c0c8be8a48e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a726b71b53988510174801c0c8be8a48e">HPM_TRGM0_INPUT_SRC_QEI0_TRGO</a>&#160;&#160;&#160;(0x6UL)   /* QEI1 triggers output */</td></tr>
<tr class="separator:a726b71b53988510174801c0c8be8a48e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dbf3494d49d35fa347fca84d5bde4c0" id="r_a0dbf3494d49d35fa347fca84d5bde4c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0dbf3494d49d35fa347fca84d5bde4c0">HPM_TRGM0_INPUT_SRC_QEI1_TRGO</a>&#160;&#160;&#160;(0x7UL)   /* QEI0 triggers output */</td></tr>
<tr class="separator:a0dbf3494d49d35fa347fca84d5bde4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4dcae4c463298feea4905610c796684" id="r_ae4dcae4c463298feea4905610c796684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae4dcae4c463298feea4905610c796684">HPM_TRGM0_INPUT_SRC_GPTMR0_OUT2</a>&#160;&#160;&#160;(0x8UL)   /* GPTMR0 channel 2 */</td></tr>
<tr class="separator:ae4dcae4c463298feea4905610c796684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ccfa45fe17a430fe287b346e337a21e" id="r_a1ccfa45fe17a430fe287b346e337a21e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ccfa45fe17a430fe287b346e337a21e">HPM_TRGM0_INPUT_SRC_GPTMR0_OUT3</a>&#160;&#160;&#160;(0x9UL)   /* GPTMR0 channel 3 */</td></tr>
<tr class="separator:a1ccfa45fe17a430fe287b346e337a21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1bf2061fdb40c4ad2eb05ecfe5fb1f" id="r_ada1bf2061fdb40c4ad2eb05ecfe5fb1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ada1bf2061fdb40c4ad2eb05ecfe5fb1f">HPM_TRGM0_INPUT_SRC_GPTMR1_OUT2</a>&#160;&#160;&#160;(0xAUL)   /* GPTMR1 channel 2 */</td></tr>
<tr class="separator:ada1bf2061fdb40c4ad2eb05ecfe5fb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8214fe4a315e2fc405a3cc2eee51609f" id="r_a8214fe4a315e2fc405a3cc2eee51609f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8214fe4a315e2fc405a3cc2eee51609f">HPM_TRGM0_INPUT_SRC_GPTMR1_OUT3</a>&#160;&#160;&#160;(0xBUL)   /* GPTMR1 channel 3 */</td></tr>
<tr class="separator:a8214fe4a315e2fc405a3cc2eee51609f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4de76f44894f7643bce8161e3e5058" id="r_a9a4de76f44894f7643bce8161e3e5058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a4de76f44894f7643bce8161e3e5058">HPM_TRGM0_INPUT_SRC_GPTMR2_OUT2</a>&#160;&#160;&#160;(0xCUL)   /* GPTMR2 channel 2 */</td></tr>
<tr class="separator:a9a4de76f44894f7643bce8161e3e5058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b63780cd563ee0884464e63d22c2742" id="r_a6b63780cd563ee0884464e63d22c2742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6b63780cd563ee0884464e63d22c2742">HPM_TRGM0_INPUT_SRC_GPTMR2_OUT3</a>&#160;&#160;&#160;(0xDUL)   /* GPTMR2 channel 3 */</td></tr>
<tr class="separator:a6b63780cd563ee0884464e63d22c2742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ce24e10d3d93db61fac50cf751ed6d" id="r_ad1ce24e10d3d93db61fac50cf751ed6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad1ce24e10d3d93db61fac50cf751ed6d">HPM_TRGM0_INPUT_SRC_GPTMR3_OUT2</a>&#160;&#160;&#160;(0xEUL)   /* GPTMR2 channel 2 */</td></tr>
<tr class="separator:ad1ce24e10d3d93db61fac50cf751ed6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad941e90a4f3a3d5be4ae3c643c7b1ebf" id="r_ad941e90a4f3a3d5be4ae3c643c7b1ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad941e90a4f3a3d5be4ae3c643c7b1ebf">HPM_TRGM0_INPUT_SRC_GPTMR3_OUT3</a>&#160;&#160;&#160;(0xFUL)   /* GPTMR3 channel 3 */</td></tr>
<tr class="separator:ad941e90a4f3a3d5be4ae3c643c7b1ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a354130d1395e9162e438b5daee55ca" id="r_a0a354130d1395e9162e438b5daee55ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a354130d1395e9162e438b5daee55ca">HPM_TRGM0_INPUT_SRC_PWM0_CAPIN0</a>&#160;&#160;&#160;(0x10UL)  /* PWM0 Input 0 (from IO) */</td></tr>
<tr class="separator:a0a354130d1395e9162e438b5daee55ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb73607c5305f5769369f5fda92db3df" id="r_acb73607c5305f5769369f5fda92db3df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb73607c5305f5769369f5fda92db3df">HPM_TRGM0_INPUT_SRC_PWM0_CAPIN1</a>&#160;&#160;&#160;(0x11UL)  /* PWM0 Input 1 (from IO) */</td></tr>
<tr class="separator:acb73607c5305f5769369f5fda92db3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7eaa5038612a7860f4f114d7ce66904" id="r_ae7eaa5038612a7860f4f114d7ce66904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae7eaa5038612a7860f4f114d7ce66904">HPM_TRGM0_INPUT_SRC_PWM1_CAPIN0</a>&#160;&#160;&#160;(0x12UL)  /* PWM1 Input 0 (from IO) */</td></tr>
<tr class="separator:ae7eaa5038612a7860f4f114d7ce66904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbeb6b47994facfc80950ba3767c2273" id="r_acbeb6b47994facfc80950ba3767c2273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acbeb6b47994facfc80950ba3767c2273">HPM_TRGM0_INPUT_SRC_PWM1_CAPIN1</a>&#160;&#160;&#160;(0x13UL)  /* PWM1 Input 1 (from IO) */</td></tr>
<tr class="separator:acbeb6b47994facfc80950ba3767c2273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2392dc31404b56919f28f934907c11aa" id="r_a2392dc31404b56919f28f934907c11aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2392dc31404b56919f28f934907c11aa">HPM_TRGM0_INPUT_SRC_PWM2_CAPIN0</a>&#160;&#160;&#160;(0x14UL)  /* PWM2 Input 0 (from IO) */</td></tr>
<tr class="separator:a2392dc31404b56919f28f934907c11aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae2fc60c4893abe9b92017c533240a0d" id="r_aae2fc60c4893abe9b92017c533240a0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae2fc60c4893abe9b92017c533240a0d">HPM_TRGM0_INPUT_SRC_PWM2_CAPIN1</a>&#160;&#160;&#160;(0x15UL)  /* PWM2 Input 1 (from IO) */</td></tr>
<tr class="separator:aae2fc60c4893abe9b92017c533240a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba0e1cd074b661f48924f72c0257d71e" id="r_aba0e1cd074b661f48924f72c0257d71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba0e1cd074b661f48924f72c0257d71e">HPM_TRGM0_INPUT_SRC_SYNT_CH00</a>&#160;&#160;&#160;(0x18UL)  /* SYNT0 Channel 0 */</td></tr>
<tr class="separator:aba0e1cd074b661f48924f72c0257d71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b1608df8788fd0cbad927d0eeccf70" id="r_ab8b1608df8788fd0cbad927d0eeccf70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8b1608df8788fd0cbad927d0eeccf70">HPM_TRGM0_INPUT_SRC_SYNT_CH01</a>&#160;&#160;&#160;(0x19UL)  /* SYNT0 Channel 1 */</td></tr>
<tr class="separator:ab8b1608df8788fd0cbad927d0eeccf70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3463c27bab7655abc81a163e790f794" id="r_ad3463c27bab7655abc81a163e790f794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad3463c27bab7655abc81a163e790f794">HPM_TRGM0_INPUT_SRC_SYNT_CH02</a>&#160;&#160;&#160;(0x1AUL)  /* SYNT0 Channel 2 */</td></tr>
<tr class="separator:ad3463c27bab7655abc81a163e790f794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c8b4e18ec54c1e84833a527befef2a4" id="r_a3c8b4e18ec54c1e84833a527befef2a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3c8b4e18ec54c1e84833a527befef2a4">HPM_TRGM0_INPUT_SRC_SYNT_CH03</a>&#160;&#160;&#160;(0x1BUL)  /* SYNT0 Channel 3 */</td></tr>
<tr class="separator:a3c8b4e18ec54c1e84833a527befef2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac13e1a92ff54c3a708535c83bdf51026" id="r_ac13e1a92ff54c3a708535c83bdf51026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac13e1a92ff54c3a708535c83bdf51026">HPM_TRGM0_INPUT_SRC_SYNT_CH04</a>&#160;&#160;&#160;(0x1CUL)  /* SYNT0 Channel 4 */</td></tr>
<tr class="separator:ac13e1a92ff54c3a708535c83bdf51026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21ffe23b4162c1bfc6a4889f322a0650" id="r_a21ffe23b4162c1bfc6a4889f322a0650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a21ffe23b4162c1bfc6a4889f322a0650">HPM_TRGM0_INPUT_SRC_SYNT_CH05</a>&#160;&#160;&#160;(0x1DUL)  /* SYNT0 Channel 5 */</td></tr>
<tr class="separator:a21ffe23b4162c1bfc6a4889f322a0650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97d4c5a6f9bd0be64a82af2139f8a80b" id="r_a97d4c5a6f9bd0be64a82af2139f8a80b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97d4c5a6f9bd0be64a82af2139f8a80b">HPM_TRGM0_INPUT_SRC_SYNT_CH06</a>&#160;&#160;&#160;(0x1EUL)  /* SYNT0 Channel 6 */</td></tr>
<tr class="separator:a97d4c5a6f9bd0be64a82af2139f8a80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96c3f1f14f117f0f8a3a1799230f785a" id="r_a96c3f1f14f117f0f8a3a1799230f785a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96c3f1f14f117f0f8a3a1799230f785a">HPM_TRGM0_INPUT_SRC_SYNT_CH07</a>&#160;&#160;&#160;(0x1FUL)  /* SYNT0 Channel 7 */</td></tr>
<tr class="separator:a96c3f1f14f117f0f8a3a1799230f785a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac92e502772be70f1ceb10b9348d53f4d" id="r_ac92e502772be70f1ceb10b9348d53f4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac92e502772be70f1ceb10b9348d53f4d">HPM_TRGM0_INPUT_SRC_SYNT_CH08</a>&#160;&#160;&#160;(0x20UL)  /* SYNT0 Channel 8 */</td></tr>
<tr class="separator:ac92e502772be70f1ceb10b9348d53f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa48d2e8ec9acd48fa335e4a09b227fd6" id="r_aa48d2e8ec9acd48fa335e4a09b227fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa48d2e8ec9acd48fa335e4a09b227fd6">HPM_TRGM0_INPUT_SRC_SYNT_CH09</a>&#160;&#160;&#160;(0x21UL)  /* SYNT0 Channel 9 */</td></tr>
<tr class="separator:aa48d2e8ec9acd48fa335e4a09b227fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4fc0e4773f88921800eaf868d1753a7" id="r_ae4fc0e4773f88921800eaf868d1753a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae4fc0e4773f88921800eaf868d1753a7">HPM_TRGM0_INPUT_SRC_SYNT_CH10</a>&#160;&#160;&#160;(0x22UL)  /* SYNT0 Channel 10 */</td></tr>
<tr class="separator:ae4fc0e4773f88921800eaf868d1753a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa19f128529296de3ff1914dda217577" id="r_afa19f128529296de3ff1914dda217577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa19f128529296de3ff1914dda217577">HPM_TRGM0_INPUT_SRC_SYNT_CH11</a>&#160;&#160;&#160;(0x23UL)  /* SYNT0 Channel 11 */</td></tr>
<tr class="separator:afa19f128529296de3ff1914dda217577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab142a1344752894a7c4195cf0196d438" id="r_ab142a1344752894a7c4195cf0196d438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab142a1344752894a7c4195cf0196d438">HPM_TRGM0_INPUT_SRC_SYNT_CH12</a>&#160;&#160;&#160;(0x24UL)  /* SYNT0 Channel 12 */</td></tr>
<tr class="separator:ab142a1344752894a7c4195cf0196d438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e302c1522c30a2047650124345f056" id="r_a13e302c1522c30a2047650124345f056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a13e302c1522c30a2047650124345f056">HPM_TRGM0_INPUT_SRC_SYNT_CH13</a>&#160;&#160;&#160;(0x25UL)  /* SYNT0 Channel 13 */</td></tr>
<tr class="separator:a13e302c1522c30a2047650124345f056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04bbf050b7baf47d267b6e0f09d9ba3f" id="r_a04bbf050b7baf47d267b6e0f09d9ba3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a04bbf050b7baf47d267b6e0f09d9ba3f">HPM_TRGM0_INPUT_SRC_SYNT_CH14</a>&#160;&#160;&#160;(0x26UL)  /* SYNT0 Channel 14 */</td></tr>
<tr class="separator:a04bbf050b7baf47d267b6e0f09d9ba3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72090e9373b525077f79d834dc1c9839" id="r_a72090e9373b525077f79d834dc1c9839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a72090e9373b525077f79d834dc1c9839">HPM_TRGM0_INPUT_SRC_SYNT_CH15</a>&#160;&#160;&#160;(0x27UL)  /* SYNT0 Channel 15 */</td></tr>
<tr class="separator:a72090e9373b525077f79d834dc1c9839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8050d060f8cee9549520f9001e5e236c" id="r_a8050d060f8cee9549520f9001e5e236c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8050d060f8cee9549520f9001e5e236c">HPM_TRGM0_INPUT_SRC_ACMP0_CH0_OUT</a>&#160;&#160;&#160;(0x28UL)  /* Comparator 0 output */</td></tr>
<tr class="separator:a8050d060f8cee9549520f9001e5e236c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1968db30d8a12521fabf199d2f0b198" id="r_af1968db30d8a12521fabf199d2f0b198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af1968db30d8a12521fabf199d2f0b198">HPM_TRGM0_INPUT_SRC_ACMP0_CH1_OUT</a>&#160;&#160;&#160;(0x29UL)  /* Comparator 1 output */</td></tr>
<tr class="separator:af1968db30d8a12521fabf199d2f0b198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a99b5aec520d18fea5321cc49251890" id="r_a1a99b5aec520d18fea5321cc49251890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a99b5aec520d18fea5321cc49251890">HPM_TRGM0_INPUT_SRC_ACMP1_CH0_OUT</a>&#160;&#160;&#160;(0x2AUL)  /* Comparator 2 output */</td></tr>
<tr class="separator:a1a99b5aec520d18fea5321cc49251890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed17177fe44d65495869f6201a62983" id="r_a5ed17177fe44d65495869f6201a62983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5ed17177fe44d65495869f6201a62983">HPM_TRGM0_INPUT_SRC_ACMP1_CH1_OUT</a>&#160;&#160;&#160;(0x2BUL)  /* Comparator 3 output */</td></tr>
<tr class="separator:a5ed17177fe44d65495869f6201a62983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d5ee7bf10d929ce585b0c17e866a602" id="r_a6d5ee7bf10d929ce585b0c17e866a602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d5ee7bf10d929ce585b0c17e866a602">HPM_TRGM0_INPUT_SRC_ACMP2_CH0_OUT</a>&#160;&#160;&#160;(0x2CUL)  /* Comparator 4 output */</td></tr>
<tr class="separator:a6d5ee7bf10d929ce585b0c17e866a602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f8f39b611d1bf67220aa59d5ae6c43" id="r_a51f8f39b611d1bf67220aa59d5ae6c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51f8f39b611d1bf67220aa59d5ae6c43">HPM_TRGM0_INPUT_SRC_ACMP2_CH1_OUT</a>&#160;&#160;&#160;(0x2DUL)  /* Comparator 5 output */</td></tr>
<tr class="separator:a51f8f39b611d1bf67220aa59d5ae6c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e46457188f8854878d603418e8cd3d9" id="r_a1e46457188f8854878d603418e8cd3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e46457188f8854878d603418e8cd3d9">HPM_TRGM0_INPUT_SRC_ACMP3_CH0_OUT</a>&#160;&#160;&#160;(0x2EUL)  /* Comparator 6 output */</td></tr>
<tr class="separator:a1e46457188f8854878d603418e8cd3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f953223a39a0d3f4739408b8a3949b7" id="r_a8f953223a39a0d3f4739408b8a3949b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8f953223a39a0d3f4739408b8a3949b7">HPM_TRGM0_INPUT_SRC_ACMP3_CH1_OUT</a>&#160;&#160;&#160;(0x2FUL)  /* Comparator 7 output */</td></tr>
<tr class="separator:a8f953223a39a0d3f4739408b8a3949b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53b9ceb9e9eccc63549d9d7c4cbdd3d6" id="r_a53b9ceb9e9eccc63549d9d7c4cbdd3d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53b9ceb9e9eccc63549d9d7c4cbdd3d6">HPM_TRGM0_INPUT_SRC_SEI_TRGO_0</a>&#160;&#160;&#160;(0x30UL)  /* SEI triggers output 0 */</td></tr>
<tr class="separator:a53b9ceb9e9eccc63549d9d7c4cbdd3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3f28b5fe7e11278be9f449ae23f9972" id="r_aa3f28b5fe7e11278be9f449ae23f9972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3f28b5fe7e11278be9f449ae23f9972">HPM_TRGM0_INPUT_SRC_SEI_TRGO_1</a>&#160;&#160;&#160;(0x31UL)  /* SEI triggers output 1 */</td></tr>
<tr class="separator:aa3f28b5fe7e11278be9f449ae23f9972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a915c2a655496ff11c30b3cf2e13f3550" id="r_a915c2a655496ff11c30b3cf2e13f3550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a915c2a655496ff11c30b3cf2e13f3550">HPM_TRGM0_INPUT_SRC_SEI_TRGO_2</a>&#160;&#160;&#160;(0x32UL)  /* SEI triggers output 2 */</td></tr>
<tr class="separator:a915c2a655496ff11c30b3cf2e13f3550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa905ecd9cb6c73169453dc52059c2fd6" id="r_aa905ecd9cb6c73169453dc52059c2fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa905ecd9cb6c73169453dc52059c2fd6">HPM_TRGM0_INPUT_SRC_SEI_TRGO_3</a>&#160;&#160;&#160;(0x33UL)  /* SEI triggers output 3 */</td></tr>
<tr class="separator:aa905ecd9cb6c73169453dc52059c2fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d0b43141c55537f862f3be840e9f8f" id="r_a52d0b43141c55537f862f3be840e9f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52d0b43141c55537f862f3be840e9f8f">HPM_TRGM0_INPUT_SRC_SEI_TRGO_4</a>&#160;&#160;&#160;(0x34UL)  /* SEI triggers output 4 */</td></tr>
<tr class="separator:a52d0b43141c55537f862f3be840e9f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25272d80b599242f0087f09bdb90d603" id="r_a25272d80b599242f0087f09bdb90d603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a25272d80b599242f0087f09bdb90d603">HPM_TRGM0_INPUT_SRC_SEI_TRGO_5</a>&#160;&#160;&#160;(0x35UL)  /* SEI triggers output 5 */</td></tr>
<tr class="separator:a25272d80b599242f0087f09bdb90d603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d73739412e398896fa84b4064b76d8f" id="r_a3d73739412e398896fa84b4064b76d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d73739412e398896fa84b4064b76d8f">HPM_TRGM0_INPUT_SRC_SEI_TRGO_6</a>&#160;&#160;&#160;(0x36UL)  /* SEI triggers output 6 */</td></tr>
<tr class="separator:a3d73739412e398896fa84b4064b76d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a87b4e2ed65de9fe23e54087aed3eb" id="r_a54a87b4e2ed65de9fe23e54087aed3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a54a87b4e2ed65de9fe23e54087aed3eb">HPM_TRGM0_INPUT_SRC_SEI_TRGO_7</a>&#160;&#160;&#160;(0x37UL)  /* SEI triggers output 7 */</td></tr>
<tr class="separator:a54a87b4e2ed65de9fe23e54087aed3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc099c0188158da0f37c501854c6d5f8" id="r_adc099c0188158da0f37c501854c6d5f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adc099c0188158da0f37c501854c6d5f8">HPM_TRGM0_INPUT_SRC_SDM0_COMPHZ0</a>&#160;&#160;&#160;(0x38UL)  /* SDM0 amplitude zero-crossing threshold0 */</td></tr>
<tr class="separator:adc099c0188158da0f37c501854c6d5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae1283514a90dd62101074d783a21c10" id="r_aae1283514a90dd62101074d783a21c10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae1283514a90dd62101074d783a21c10">HPM_TRGM0_INPUT_SRC_SDM0_COMPHZ1</a>&#160;&#160;&#160;(0x39UL)  /* SDM0 amplitude zero-crossing threshold1 */</td></tr>
<tr class="separator:aae1283514a90dd62101074d783a21c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab83dde9df6c41c32fb9fa27a261874d5" id="r_ab83dde9df6c41c32fb9fa27a261874d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab83dde9df6c41c32fb9fa27a261874d5">HPM_TRGM0_INPUT_SRC_SDM0_COMPHZ2</a>&#160;&#160;&#160;(0x3AUL)  /* SDM0 amplitude zero-crossing threshold2 */</td></tr>
<tr class="separator:ab83dde9df6c41c32fb9fa27a261874d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f0c4828331a2e5157b8ff1231848996" id="r_a1f0c4828331a2e5157b8ff1231848996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f0c4828331a2e5157b8ff1231848996">HPM_TRGM0_INPUT_SRC_SDM0_COMPHZ3</a>&#160;&#160;&#160;(0x3BUL)  /* SDM0 amplitude zero-crossing threshold3 */</td></tr>
<tr class="separator:a1f0c4828331a2e5157b8ff1231848996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a563023dd8e082953190efee8097ae162" id="r_a563023dd8e082953190efee8097ae162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a563023dd8e082953190efee8097ae162">HPM_TRGM0_INPUT_SRC_SDM0_COMPL0</a>&#160;&#160;&#160;(0x3CUL)  /* sdm0 amplitude lower threshold0 */</td></tr>
<tr class="separator:a563023dd8e082953190efee8097ae162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7cc1b978039e02f8224f2b76a71acfd" id="r_ac7cc1b978039e02f8224f2b76a71acfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac7cc1b978039e02f8224f2b76a71acfd">HPM_TRGM0_INPUT_SRC_SDM0_COMPL1</a>&#160;&#160;&#160;(0x3DUL)  /* sdm0 amplitude lower threshold1 */</td></tr>
<tr class="separator:ac7cc1b978039e02f8224f2b76a71acfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53ee8dda299530b1b62b657de22702ea" id="r_a53ee8dda299530b1b62b657de22702ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53ee8dda299530b1b62b657de22702ea">HPM_TRGM0_INPUT_SRC_SDM0_COMPL2</a>&#160;&#160;&#160;(0x3EUL)  /* sdm0 amplitude lower threshold2 */</td></tr>
<tr class="separator:a53ee8dda299530b1b62b657de22702ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a926c45429ddbf084b8c52d1509c27e91" id="r_a926c45429ddbf084b8c52d1509c27e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a926c45429ddbf084b8c52d1509c27e91">HPM_TRGM0_INPUT_SRC_SDM0_COMPL3</a>&#160;&#160;&#160;(0x3FUL)  /* sdm0 amplitude lower threshold3 */</td></tr>
<tr class="separator:a926c45429ddbf084b8c52d1509c27e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e3ed1517b3fe699021e1e591487dc9" id="r_ac0e3ed1517b3fe699021e1e591487dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac0e3ed1517b3fe699021e1e591487dc9">HPM_TRGM0_INPUT_SRC_SDM0_COMPHA0</a>&#160;&#160;&#160;(0x40UL)  /* sdm0 amplitude upper threshold0 */</td></tr>
<tr class="separator:ac0e3ed1517b3fe699021e1e591487dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae35ffed6f8bc68bf69cc10def3149511" id="r_ae35ffed6f8bc68bf69cc10def3149511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae35ffed6f8bc68bf69cc10def3149511">HPM_TRGM0_INPUT_SRC_SDM0_COMPHA1</a>&#160;&#160;&#160;(0x41UL)  /* sdm0 amplitude upper threshold1 */</td></tr>
<tr class="separator:ae35ffed6f8bc68bf69cc10def3149511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35cbd6cdcb0a2a5a2449814cd450c311" id="r_a35cbd6cdcb0a2a5a2449814cd450c311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a35cbd6cdcb0a2a5a2449814cd450c311">HPM_TRGM0_INPUT_SRC_SDM0_COMPHA2</a>&#160;&#160;&#160;(0x42UL)  /* sdm0 amplitude upper threshold2 */</td></tr>
<tr class="separator:a35cbd6cdcb0a2a5a2449814cd450c311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c7af4df513508b674889580fa33420f" id="r_a5c7af4df513508b674889580fa33420f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c7af4df513508b674889580fa33420f">HPM_TRGM0_INPUT_SRC_SDM0_COMPHA3</a>&#160;&#160;&#160;(0x43UL)  /* sdm0 amplitude upper threshold3 */</td></tr>
<tr class="separator:a5c7af4df513508b674889580fa33420f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb04340a0c02ecee02950ae4041769d6" id="r_afb04340a0c02ecee02950ae4041769d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb04340a0c02ecee02950ae4041769d6">HPM_TRGM0_INPUT_SRC_ADC0_TRGO</a>&#160;&#160;&#160;(0x44UL)  /* ADC0 triggers output */</td></tr>
<tr class="separator:afb04340a0c02ecee02950ae4041769d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab24a0c3371fd13b59a7135f432273d0e" id="r_ab24a0c3371fd13b59a7135f432273d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab24a0c3371fd13b59a7135f432273d0e">HPM_TRGM0_INPUT_SRC_ADC1_TRGO</a>&#160;&#160;&#160;(0x45UL)  /* ADC1 triggers output */</td></tr>
<tr class="separator:ab24a0c3371fd13b59a7135f432273d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf3491d1d309967e63e32529a259db61" id="r_aaf3491d1d309967e63e32529a259db61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaf3491d1d309967e63e32529a259db61">HPM_TRGM0_INPUT_SRC_ADC2_TRGO</a>&#160;&#160;&#160;(0x46UL)  /* ADC2 triggers output */</td></tr>
<tr class="separator:aaf3491d1d309967e63e32529a259db61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa8ad1967945b98b161d75fd7718c05f" id="r_afa8ad1967945b98b161d75fd7718c05f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa8ad1967945b98b161d75fd7718c05f">HPM_TRGM0_INPUT_SRC_PWM0_TRGO_0</a>&#160;&#160;&#160;(0x48UL)  /* PWM0 triggers output0 */</td></tr>
<tr class="separator:afa8ad1967945b98b161d75fd7718c05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2285b05b4a24e1ef127a824abb9db3b3" id="r_a2285b05b4a24e1ef127a824abb9db3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2285b05b4a24e1ef127a824abb9db3b3">HPM_TRGM0_INPUT_SRC_PWM0_TRGO_1</a>&#160;&#160;&#160;(0x49UL)  /* PWM0 triggers output1 */</td></tr>
<tr class="separator:a2285b05b4a24e1ef127a824abb9db3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc251202e8793c7332623955083af780" id="r_afc251202e8793c7332623955083af780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc251202e8793c7332623955083af780">HPM_TRGM0_INPUT_SRC_PWM0_TRGO_2</a>&#160;&#160;&#160;(0x4AUL)  /* PWM0 triggers output2 */</td></tr>
<tr class="separator:afc251202e8793c7332623955083af780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07884b842e4d4c163797639e5e78dd02" id="r_a07884b842e4d4c163797639e5e78dd02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a07884b842e4d4c163797639e5e78dd02">HPM_TRGM0_INPUT_SRC_PWM0_TRGO_3</a>&#160;&#160;&#160;(0x4BUL)  /* PWM0 triggers output3 */</td></tr>
<tr class="separator:a07884b842e4d4c163797639e5e78dd02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea210a8f849273174f28b50c798cc511" id="r_aea210a8f849273174f28b50c798cc511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aea210a8f849273174f28b50c798cc511">HPM_TRGM0_INPUT_SRC_PWM0_TRGO_4</a>&#160;&#160;&#160;(0x4CUL)  /* PWM0 triggers output4 */</td></tr>
<tr class="separator:aea210a8f849273174f28b50c798cc511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe0630115f8a4cc17a3a1363aa2ee25" id="r_a0fe0630115f8a4cc17a3a1363aa2ee25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0fe0630115f8a4cc17a3a1363aa2ee25">HPM_TRGM0_INPUT_SRC_PWM0_TRGO_5</a>&#160;&#160;&#160;(0x4DUL)  /* PWM0 triggers output5 */</td></tr>
<tr class="separator:a0fe0630115f8a4cc17a3a1363aa2ee25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac28fb12c821150dd255e7c5eb9e1899" id="r_aac28fb12c821150dd255e7c5eb9e1899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac28fb12c821150dd255e7c5eb9e1899">HPM_TRGM0_INPUT_SRC_PWM0_TRGO_6</a>&#160;&#160;&#160;(0x4EUL)  /* PWM0 triggers output6 */</td></tr>
<tr class="separator:aac28fb12c821150dd255e7c5eb9e1899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf6d61c0aa500fadd704ce8504bb876" id="r_a9cf6d61c0aa500fadd704ce8504bb876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9cf6d61c0aa500fadd704ce8504bb876">HPM_TRGM0_INPUT_SRC_PWM0_TRGO_7</a>&#160;&#160;&#160;(0x46UL)  /* PWM0 triggers output7 */</td></tr>
<tr class="separator:a9cf6d61c0aa500fadd704ce8504bb876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca2037a3043d96ee6edf24377d9991b" id="r_a6ca2037a3043d96ee6edf24377d9991b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ca2037a3043d96ee6edf24377d9991b">HPM_TRGM0_INPUT_SRC_PWM1_TRGO_0</a>&#160;&#160;&#160;(0x50UL)  /* PWM1 triggers output0 */</td></tr>
<tr class="separator:a6ca2037a3043d96ee6edf24377d9991b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb4dbd547d6be526fd0eba21da3e3470" id="r_aeb4dbd547d6be526fd0eba21da3e3470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeb4dbd547d6be526fd0eba21da3e3470">HPM_TRGM0_INPUT_SRC_PWM1_TRGO_1</a>&#160;&#160;&#160;(0x51UL)  /* PWM1 triggers output1 */</td></tr>
<tr class="separator:aeb4dbd547d6be526fd0eba21da3e3470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f4897148fc9e0fd430f1cf3edd31b33" id="r_a1f4897148fc9e0fd430f1cf3edd31b33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f4897148fc9e0fd430f1cf3edd31b33">HPM_TRGM0_INPUT_SRC_PWM1_TRGO_2</a>&#160;&#160;&#160;(0x52UL)  /* PWM1 triggers output2 */</td></tr>
<tr class="separator:a1f4897148fc9e0fd430f1cf3edd31b33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8a68b1b0864e9c9c0a2f28bc5d550b9" id="r_ad8a68b1b0864e9c9c0a2f28bc5d550b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad8a68b1b0864e9c9c0a2f28bc5d550b9">HPM_TRGM0_INPUT_SRC_PWM1_TRGO_3</a>&#160;&#160;&#160;(0x53UL)  /* PWM1 triggers output3 */</td></tr>
<tr class="separator:ad8a68b1b0864e9c9c0a2f28bc5d550b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33ca94ea868b9a2fa0d9ff76e090223e" id="r_a33ca94ea868b9a2fa0d9ff76e090223e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a33ca94ea868b9a2fa0d9ff76e090223e">HPM_TRGM0_INPUT_SRC_PWM1_TRGO_4</a>&#160;&#160;&#160;(0x54UL)  /* PWM1 triggers output4 */</td></tr>
<tr class="separator:a33ca94ea868b9a2fa0d9ff76e090223e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10278661c01d21f18a970cb8ce46c4d6" id="r_a10278661c01d21f18a970cb8ce46c4d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10278661c01d21f18a970cb8ce46c4d6">HPM_TRGM0_INPUT_SRC_PWM1_TRGO_5</a>&#160;&#160;&#160;(0x55UL)  /* PWM1 triggers output5 */</td></tr>
<tr class="separator:a10278661c01d21f18a970cb8ce46c4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06df54e3b69c26453ec3cc6b96d40720" id="r_a06df54e3b69c26453ec3cc6b96d40720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a06df54e3b69c26453ec3cc6b96d40720">HPM_TRGM0_INPUT_SRC_PWM1_TRGO_6</a>&#160;&#160;&#160;(0x56UL)  /* PWM1 triggers output6 */</td></tr>
<tr class="separator:a06df54e3b69c26453ec3cc6b96d40720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02499882b6d1ffb52b1eb0bc8c6f9d0f" id="r_a02499882b6d1ffb52b1eb0bc8c6f9d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02499882b6d1ffb52b1eb0bc8c6f9d0f">HPM_TRGM0_INPUT_SRC_PWM1_TRGO_7</a>&#160;&#160;&#160;(0x57UL)  /* PWM1 triggers output7 */</td></tr>
<tr class="separator:a02499882b6d1ffb52b1eb0bc8c6f9d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9eaec1815c71125b62a535ab8e1927f" id="r_ae9eaec1815c71125b62a535ab8e1927f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae9eaec1815c71125b62a535ab8e1927f">HPM_TRGM0_INPUT_SRC_PWM2_TRGO_0</a>&#160;&#160;&#160;(0x58UL)  /* PWM2 triggers output0 */</td></tr>
<tr class="separator:ae9eaec1815c71125b62a535ab8e1927f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27fceb2d93633270b5d22d8d423896c1" id="r_a27fceb2d93633270b5d22d8d423896c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27fceb2d93633270b5d22d8d423896c1">HPM_TRGM0_INPUT_SRC_PWM2_TRGO_1</a>&#160;&#160;&#160;(0x59UL)  /* PWM2 triggers output1 */</td></tr>
<tr class="separator:a27fceb2d93633270b5d22d8d423896c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acae919d773b9416ad55bccedae3df5ef" id="r_acae919d773b9416ad55bccedae3df5ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acae919d773b9416ad55bccedae3df5ef">HPM_TRGM0_INPUT_SRC_PWM2_TRGO_2</a>&#160;&#160;&#160;(0x5AUL)  /* PWM2 triggers output2 */</td></tr>
<tr class="separator:acae919d773b9416ad55bccedae3df5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0dfea63ab3b462f484e41031a1995fd" id="r_af0dfea63ab3b462f484e41031a1995fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af0dfea63ab3b462f484e41031a1995fd">HPM_TRGM0_INPUT_SRC_PWM2_TRGO_3</a>&#160;&#160;&#160;(0x5BUL)  /* PWM2 triggers output3 */</td></tr>
<tr class="separator:af0dfea63ab3b462f484e41031a1995fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a241dbe4d485725ca5bc61370d59c4" id="r_a30a241dbe4d485725ca5bc61370d59c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a30a241dbe4d485725ca5bc61370d59c4">HPM_TRGM0_INPUT_SRC_PWM2_TRGO_4</a>&#160;&#160;&#160;(0x5CUL)  /* PWM2 triggers output4 */</td></tr>
<tr class="separator:a30a241dbe4d485725ca5bc61370d59c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1723bf25175b9c05dbd6aa35e349e50b" id="r_a1723bf25175b9c05dbd6aa35e349e50b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1723bf25175b9c05dbd6aa35e349e50b">HPM_TRGM0_INPUT_SRC_PWM2_TRGO_5</a>&#160;&#160;&#160;(0x5DUL)  /* PWM2 triggers output5 */</td></tr>
<tr class="separator:a1723bf25175b9c05dbd6aa35e349e50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc9eb595d787f76ce1443de5dbcb4808" id="r_afc9eb595d787f76ce1443de5dbcb4808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc9eb595d787f76ce1443de5dbcb4808">HPM_TRGM0_INPUT_SRC_PWM2_TRGO_6</a>&#160;&#160;&#160;(0x5EUL)  /* PWM2 triggers output6 */</td></tr>
<tr class="separator:afc9eb595d787f76ce1443de5dbcb4808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39e6bca3f9375b8aec419751d6946190" id="r_a39e6bca3f9375b8aec419751d6946190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a39e6bca3f9375b8aec419751d6946190">HPM_TRGM0_INPUT_SRC_PWM2_TRGO_7</a>&#160;&#160;&#160;(0x5FUL)  /* PWM2 triggers output7 */</td></tr>
<tr class="separator:a39e6bca3f9375b8aec419751d6946190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88042475988fd923b3abf407915b8c8c" id="r_a88042475988fd923b3abf407915b8c8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a88042475988fd923b3abf407915b8c8c">HPM_TRGM0_INPUT_SRC_TRGM0_P00</a>&#160;&#160;&#160;(0x68UL)  /* TRGM0 Input 0 (from IO) */</td></tr>
<tr class="separator:a88042475988fd923b3abf407915b8c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ce5671a27fecf72df89762ee9ec4595" id="r_a2ce5671a27fecf72df89762ee9ec4595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ce5671a27fecf72df89762ee9ec4595">HPM_TRGM0_INPUT_SRC_TRGM0_P01</a>&#160;&#160;&#160;(0x69UL)  /* TRGM0 Input 1 (from IO) */</td></tr>
<tr class="separator:a2ce5671a27fecf72df89762ee9ec4595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02bbb8c00c93dbcf5dfe0585fc9b1763" id="r_a02bbb8c00c93dbcf5dfe0585fc9b1763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02bbb8c00c93dbcf5dfe0585fc9b1763">HPM_TRGM0_INPUT_SRC_TRGM0_P02</a>&#160;&#160;&#160;(0x6AUL)  /* TRGM0 Input 2 (from IO) */</td></tr>
<tr class="separator:a02bbb8c00c93dbcf5dfe0585fc9b1763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a163595270213e4708e3977485e242b1f" id="r_a163595270213e4708e3977485e242b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a163595270213e4708e3977485e242b1f">HPM_TRGM0_INPUT_SRC_TRGM0_P03</a>&#160;&#160;&#160;(0x6BUL)  /* TRGM0 Input 3 (from IO) */</td></tr>
<tr class="separator:a163595270213e4708e3977485e242b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88113213cb98b7e914cfe2707ceb3564" id="r_a88113213cb98b7e914cfe2707ceb3564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a88113213cb98b7e914cfe2707ceb3564">HPM_TRGM0_INPUT_SRC_TRGM0_P04</a>&#160;&#160;&#160;(0x6CUL)  /* TRGM0 Input 4 (from IO) */</td></tr>
<tr class="separator:a88113213cb98b7e914cfe2707ceb3564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e5a67e1eab4a1d5db76890892f960b0" id="r_a5e5a67e1eab4a1d5db76890892f960b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5e5a67e1eab4a1d5db76890892f960b0">HPM_TRGM0_INPUT_SRC_TRGM0_P05</a>&#160;&#160;&#160;(0x6DUL)  /* TRGM0 Input 5 (from IO) */</td></tr>
<tr class="separator:a5e5a67e1eab4a1d5db76890892f960b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69241890384718d22a72a230a5cca50b" id="r_a69241890384718d22a72a230a5cca50b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a69241890384718d22a72a230a5cca50b">HPM_TRGM0_INPUT_SRC_TRGM0_P06</a>&#160;&#160;&#160;(0x6EUL)  /* TRGM0 Input 6 (from IO) */</td></tr>
<tr class="separator:a69241890384718d22a72a230a5cca50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a89a1b5376309d1f941ebf1a3cf7563" id="r_a7a89a1b5376309d1f941ebf1a3cf7563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7a89a1b5376309d1f941ebf1a3cf7563">HPM_TRGM0_INPUT_SRC_TRGM0_P07</a>&#160;&#160;&#160;(0x6FUL)  /* TRGM0 Input 7 (from IO) */</td></tr>
<tr class="separator:a7a89a1b5376309d1f941ebf1a3cf7563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c7d0bbe8a17710199fb82c3cc80d657" id="r_a7c7d0bbe8a17710199fb82c3cc80d657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c7d0bbe8a17710199fb82c3cc80d657">HPM_TRGM0_INPUT_SRC_TRGM0_P08</a>&#160;&#160;&#160;(0x70UL)  /* TRGM0 Input 8 (from IO) */</td></tr>
<tr class="separator:a7c7d0bbe8a17710199fb82c3cc80d657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d4974c4124f9d77f34d1c0796327a39" id="r_a7d4974c4124f9d77f34d1c0796327a39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7d4974c4124f9d77f34d1c0796327a39">HPM_TRGM0_INPUT_SRC_TRGM0_P09</a>&#160;&#160;&#160;(0x71UL)  /* TRGM0 Input 9 (from IO) */</td></tr>
<tr class="separator:a7d4974c4124f9d77f34d1c0796327a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a492c201de7c6605015f236007439648c" id="r_a492c201de7c6605015f236007439648c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a492c201de7c6605015f236007439648c">HPM_TRGM0_INPUT_SRC_TRGM0_P10</a>&#160;&#160;&#160;(0x72UL)  /* TRGM0 Input 10 (from IO) */</td></tr>
<tr class="separator:a492c201de7c6605015f236007439648c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfd83711f4fed1877b28a6e79b310ede" id="r_abfd83711f4fed1877b28a6e79b310ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abfd83711f4fed1877b28a6e79b310ede">HPM_TRGM0_INPUT_SRC_TRGM0_P11</a>&#160;&#160;&#160;(0x73UL)  /* TRGM0 Input 11 (from IO) */</td></tr>
<tr class="separator:abfd83711f4fed1877b28a6e79b310ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7ae2fc13391e262abb7c5c7864550b6" id="r_af7ae2fc13391e262abb7c5c7864550b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af7ae2fc13391e262abb7c5c7864550b6">HPM_TRGM0_INPUT_SRC_TRGM0_P12</a>&#160;&#160;&#160;(0x74UL)  /* TRGM0 Input 12 (from IO) */</td></tr>
<tr class="separator:af7ae2fc13391e262abb7c5c7864550b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a786e7bd2e4df5fb62e5fe1476f65bbb9" id="r_a786e7bd2e4df5fb62e5fe1476f65bbb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a786e7bd2e4df5fb62e5fe1476f65bbb9">HPM_TRGM0_INPUT_SRC_TRGM0_P13</a>&#160;&#160;&#160;(0x75UL)  /* TRGM0 Input 13 (from IO) */</td></tr>
<tr class="separator:a786e7bd2e4df5fb62e5fe1476f65bbb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a514c6f750499b148ae86777bf6c0125c" id="r_a514c6f750499b148ae86777bf6c0125c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a514c6f750499b148ae86777bf6c0125c">HPM_TRGM0_INPUT_SRC_TRGM0_P14</a>&#160;&#160;&#160;(0x76UL)  /* TRGM0 Input 14 (from IO) */</td></tr>
<tr class="separator:a514c6f750499b148ae86777bf6c0125c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ecb38e82ae228610bae193f7412f9f2" id="r_a7ecb38e82ae228610bae193f7412f9f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7ecb38e82ae228610bae193f7412f9f2">HPM_TRGM0_INPUT_SRC_TRGM0_P15</a>&#160;&#160;&#160;(0x77UL)  /* TRGM0 Input 15 (from IO) */</td></tr>
<tr class="separator:a7ecb38e82ae228610bae193f7412f9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8778cc4e1f541028ea082f23e8f31e42" id="r_a8778cc4e1f541028ea082f23e8f31e42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8778cc4e1f541028ea082f23e8f31e42">HPM_TRGM0_INPUT_SRC_TRGM0_P16</a>&#160;&#160;&#160;(0x78UL)  /* TRGM0 Input 16 (from IO) */</td></tr>
<tr class="separator:a8778cc4e1f541028ea082f23e8f31e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab29015856221f4f7d75cb5a0bc5e023" id="r_aab29015856221f4f7d75cb5a0bc5e023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab29015856221f4f7d75cb5a0bc5e023">HPM_TRGM0_INPUT_SRC_TRGM0_P17</a>&#160;&#160;&#160;(0x79UL)  /* TRGM0 Input 17 (from IO) */</td></tr>
<tr class="separator:aab29015856221f4f7d75cb5a0bc5e023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e8a98d2551c0745fbe30404198943c" id="r_ac2e8a98d2551c0745fbe30404198943c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac2e8a98d2551c0745fbe30404198943c">HPM_TRGM0_INPUT_SRC_TRGM0_P18</a>&#160;&#160;&#160;(0x7AUL)  /* TRGM0 Input 18 (from IO) */</td></tr>
<tr class="separator:ac2e8a98d2551c0745fbe30404198943c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e6ee91e3cefb726520025243376103" id="r_a77e6ee91e3cefb726520025243376103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77e6ee91e3cefb726520025243376103">HPM_TRGM0_INPUT_SRC_TRGM0_P19</a>&#160;&#160;&#160;(0x7BUL)  /* TRGM0 Input 19 (from IO) */</td></tr>
<tr class="separator:a77e6ee91e3cefb726520025243376103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fc0f9551b573d5710e0d3f7f799f1cb" id="r_a8fc0f9551b573d5710e0d3f7f799f1cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8fc0f9551b573d5710e0d3f7f799f1cb">HPM_TRGM0_INPUT_SRC_TRGM0_P20</a>&#160;&#160;&#160;(0x7CUL)  /* TRGM0 Input 20 (from IO) */</td></tr>
<tr class="separator:a8fc0f9551b573d5710e0d3f7f799f1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a04661be2361e0dda3a3ec672f4c63d" id="r_a4a04661be2361e0dda3a3ec672f4c63d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a04661be2361e0dda3a3ec672f4c63d">HPM_TRGM0_INPUT_SRC_TRGM0_P21</a>&#160;&#160;&#160;(0x7DUL)  /* TRGM0 Input 21 (from IO) */</td></tr>
<tr class="separator:a4a04661be2361e0dda3a3ec672f4c63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1863a1dafe335144c79958eadce2979c" id="r_a1863a1dafe335144c79958eadce2979c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1863a1dafe335144c79958eadce2979c">HPM_TRGM0_INPUT_SRC_TRGM0_P22</a>&#160;&#160;&#160;(0x7EUL)  /* TRGM0 Input 22 (from IO) */</td></tr>
<tr class="separator:a1863a1dafe335144c79958eadce2979c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75a450fdf3a699b38fa1b7f489edb417" id="r_a75a450fdf3a699b38fa1b7f489edb417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75a450fdf3a699b38fa1b7f489edb417">HPM_TRGM0_INPUT_SRC_TRGM0_P23</a>&#160;&#160;&#160;(0x7FUL)  /* TRGM0 Input 23 (from IO) */</td></tr>
<tr class="separator:a75a450fdf3a699b38fa1b7f489edb417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82f758c35e4a4830d4139136fbe561d9" id="r_a82f758c35e4a4830d4139136fbe561d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82f758c35e4a4830d4139136fbe561d9">HPM_TRGM0_INPUT_SRC_TRGM0_P24</a>&#160;&#160;&#160;(0x80UL)  /* TRGM0 Input 24 (from IO) */</td></tr>
<tr class="separator:a82f758c35e4a4830d4139136fbe561d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a416d01363a0f0ee85c56c8b590818659" id="r_a416d01363a0f0ee85c56c8b590818659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a416d01363a0f0ee85c56c8b590818659">HPM_TRGM0_INPUT_SRC_TRGM0_P25</a>&#160;&#160;&#160;(0x81UL)  /* TRGM0 Input 25 (from IO) */</td></tr>
<tr class="separator:a416d01363a0f0ee85c56c8b590818659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b2fa88dbe9da52d9d07f951d4bf559e" id="r_a0b2fa88dbe9da52d9d07f951d4bf559e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b2fa88dbe9da52d9d07f951d4bf559e">HPM_TRGM0_INPUT_SRC_TRGM0_P26</a>&#160;&#160;&#160;(0x82UL)  /* TRGM0 Input 26 (from IO) */</td></tr>
<tr class="separator:a0b2fa88dbe9da52d9d07f951d4bf559e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a791d33b8bffa0db86ba2678d60992c" id="r_a3a791d33b8bffa0db86ba2678d60992c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a791d33b8bffa0db86ba2678d60992c">HPM_TRGM0_INPUT_SRC_TRGM0_P27</a>&#160;&#160;&#160;(0x83UL)  /* TRGM0 Input 27 (from IO) */</td></tr>
<tr class="separator:a3a791d33b8bffa0db86ba2678d60992c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0aa38e0ccdc05db168e16ebc90f0d5e" id="r_ad0aa38e0ccdc05db168e16ebc90f0d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad0aa38e0ccdc05db168e16ebc90f0d5e">HPM_TRGM0_INPUT_SRC_TRGM0_P28</a>&#160;&#160;&#160;(0x84UL)  /* TRGM0 Input 28 (from IO) */</td></tr>
<tr class="separator:ad0aa38e0ccdc05db168e16ebc90f0d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acacf7b0b56e28bbda9dac9c180b906c6" id="r_acacf7b0b56e28bbda9dac9c180b906c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acacf7b0b56e28bbda9dac9c180b906c6">HPM_TRGM0_INPUT_SRC_TRGM0_P29</a>&#160;&#160;&#160;(0x85UL)  /* TRGM0 Input 29 (from IO) */</td></tr>
<tr class="separator:acacf7b0b56e28bbda9dac9c180b906c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dbe43300e636100a890da9caacc6355" id="r_a5dbe43300e636100a890da9caacc6355"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5dbe43300e636100a890da9caacc6355">HPM_TRGM0_INPUT_SRC_TRGM0_P30</a>&#160;&#160;&#160;(0x86UL)  /* TRGM0 Input 30 (from IO) */</td></tr>
<tr class="separator:a5dbe43300e636100a890da9caacc6355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae487e827c09d1a542600077a7e542220" id="r_ae487e827c09d1a542600077a7e542220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae487e827c09d1a542600077a7e542220">HPM_TRGM0_INPUT_SRC_TRGM0_P31</a>&#160;&#160;&#160;(0x87UL)  /* TRGM0 Input 31 (from IO) */</td></tr>
<tr class="separator:ae487e827c09d1a542600077a7e542220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a2388a2b7b2045f2bf0adb85f074fca" id="r_a2a2388a2b7b2045f2bf0adb85f074fca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a2388a2b7b2045f2bf0adb85f074fca">HPM_TRGM0_INPUT_SRC_PLB_OUT00</a>&#160;&#160;&#160;(0x88UL)  /* PLB module output 0 */</td></tr>
<tr class="separator:a2a2388a2b7b2045f2bf0adb85f074fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c2c63bbd370a14885c100baec8febb" id="r_ab8c2c63bbd370a14885c100baec8febb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8c2c63bbd370a14885c100baec8febb">HPM_TRGM0_INPUT_SRC_PLB_OUT01</a>&#160;&#160;&#160;(0x89UL)  /* PLB module output 1 */</td></tr>
<tr class="separator:ab8c2c63bbd370a14885c100baec8febb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a761a5bd530e7eda03df83b2d46809613" id="r_a761a5bd530e7eda03df83b2d46809613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a761a5bd530e7eda03df83b2d46809613">HPM_TRGM0_INPUT_SRC_PLB_OUT02</a>&#160;&#160;&#160;(0x8AUL)  /* PLB module output 2 */</td></tr>
<tr class="separator:a761a5bd530e7eda03df83b2d46809613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6fdd5b407c22191a0b0bb887ec9f21a" id="r_ad6fdd5b407c22191a0b0bb887ec9f21a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad6fdd5b407c22191a0b0bb887ec9f21a">HPM_TRGM0_INPUT_SRC_PLB_OUT03</a>&#160;&#160;&#160;(0x8BUL)  /* PLB module output 3 */</td></tr>
<tr class="separator:ad6fdd5b407c22191a0b0bb887ec9f21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80999584b62413c71c437de454a67627" id="r_a80999584b62413c71c437de454a67627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a80999584b62413c71c437de454a67627">HPM_TRGM0_INPUT_SRC_PLB_OUT04</a>&#160;&#160;&#160;(0x8CUL)  /* PLB module output 4 */</td></tr>
<tr class="separator:a80999584b62413c71c437de454a67627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc8169640bb0eaae91e610418c675452" id="r_abc8169640bb0eaae91e610418c675452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc8169640bb0eaae91e610418c675452">HPM_TRGM0_INPUT_SRC_PLB_OUT05</a>&#160;&#160;&#160;(0x8DUL)  /* PLB module output 5 */</td></tr>
<tr class="separator:abc8169640bb0eaae91e610418c675452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53544320022cf957c7d1d55196e2b283" id="r_a53544320022cf957c7d1d55196e2b283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53544320022cf957c7d1d55196e2b283">HPM_TRGM0_INPUT_SRC_PLB_OUT06</a>&#160;&#160;&#160;(0x8EUL)  /* PLB module output 6 */</td></tr>
<tr class="separator:a53544320022cf957c7d1d55196e2b283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0b0fcf05dd4c0684c87b1cd33ca5f9e" id="r_ab0b0fcf05dd4c0684c87b1cd33ca5f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab0b0fcf05dd4c0684c87b1cd33ca5f9e">HPM_TRGM0_INPUT_SRC_PLB_OUT07</a>&#160;&#160;&#160;(0x8FUL)  /* PLB module output 7 */</td></tr>
<tr class="separator:ab0b0fcf05dd4c0684c87b1cd33ca5f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a322544e8401d095cecd00b8a8728aad4" id="r_a322544e8401d095cecd00b8a8728aad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a322544e8401d095cecd00b8a8728aad4">HPM_TRGM0_INPUT_SRC_PLB_OUT08</a>&#160;&#160;&#160;(0x90UL)  /* PLB module output 8 */</td></tr>
<tr class="separator:a322544e8401d095cecd00b8a8728aad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad7dbe0954210c9662428343f36c381a" id="r_aad7dbe0954210c9662428343f36c381a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad7dbe0954210c9662428343f36c381a">HPM_TRGM0_INPUT_SRC_PLB_OUT09</a>&#160;&#160;&#160;(0x91UL)  /* PLB module output 9 */</td></tr>
<tr class="separator:aad7dbe0954210c9662428343f36c381a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac39a089e0234c0a0d580bd7b24ef2f17" id="r_ac39a089e0234c0a0d580bd7b24ef2f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac39a089e0234c0a0d580bd7b24ef2f17">HPM_TRGM0_INPUT_SRC_PLB_OUT10</a>&#160;&#160;&#160;(0x92UL)  /* PLB module output 10 */</td></tr>
<tr class="separator:ac39a089e0234c0a0d580bd7b24ef2f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af20cc1473e657034a5cff40774218d7a" id="r_af20cc1473e657034a5cff40774218d7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af20cc1473e657034a5cff40774218d7a">HPM_TRGM0_INPUT_SRC_PLB_OUT11</a>&#160;&#160;&#160;(0x93UL)  /* PLB module output 11 */</td></tr>
<tr class="separator:af20cc1473e657034a5cff40774218d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e94f505b3a773cf39eb752b2830c90b" id="r_a5e94f505b3a773cf39eb752b2830c90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5e94f505b3a773cf39eb752b2830c90b">HPM_TRGM0_INPUT_SRC_PLB_OUT12</a>&#160;&#160;&#160;(0x94UL)  /* PLB module output 12 */</td></tr>
<tr class="separator:a5e94f505b3a773cf39eb752b2830c90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e1a123812ad7f6630654f30c0852d3" id="r_a75e1a123812ad7f6630654f30c0852d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75e1a123812ad7f6630654f30c0852d3">HPM_TRGM0_INPUT_SRC_PLB_OUT13</a>&#160;&#160;&#160;(0x95UL)  /* PLB module output 13 */</td></tr>
<tr class="separator:a75e1a123812ad7f6630654f30c0852d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f7537e441b265f4d39db2cffc13c5c2" id="r_a9f7537e441b265f4d39db2cffc13c5c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9f7537e441b265f4d39db2cffc13c5c2">HPM_TRGM0_INPUT_SRC_PLB_OUT14</a>&#160;&#160;&#160;(0x96UL)  /* PLB module output 14 */</td></tr>
<tr class="separator:a9f7537e441b265f4d39db2cffc13c5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6758ca5043a0e51c41dcd031f87477b4" id="r_a6758ca5043a0e51c41dcd031f87477b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6758ca5043a0e51c41dcd031f87477b4">HPM_TRGM0_INPUT_SRC_PLB_OUT15</a>&#160;&#160;&#160;(0x97UL)  /* PLB module output 15 */</td></tr>
<tr class="separator:a6758ca5043a0e51c41dcd031f87477b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96de211568d5172aad4e1375b3c216a7" id="r_a96de211568d5172aad4e1375b3c216a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96de211568d5172aad4e1375b3c216a7">HPM_TRGM0_INPUT_SRC_PLB_OUT16</a>&#160;&#160;&#160;(0x98UL)  /* PLB module output 16 */</td></tr>
<tr class="separator:a96de211568d5172aad4e1375b3c216a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bb63aae6290094bd706fcfd5d38fbe8" id="r_a5bb63aae6290094bd706fcfd5d38fbe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5bb63aae6290094bd706fcfd5d38fbe8">HPM_TRGM0_INPUT_SRC_PLB_OUT17</a>&#160;&#160;&#160;(0x99UL)  /* PLB module output 17 */</td></tr>
<tr class="separator:a5bb63aae6290094bd706fcfd5d38fbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada4929e3df0dc5d50cb4bf641761a324" id="r_ada4929e3df0dc5d50cb4bf641761a324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ada4929e3df0dc5d50cb4bf641761a324">HPM_TRGM0_INPUT_SRC_PLB_OUT18</a>&#160;&#160;&#160;(0x9AUL)  /* PLB module output 18 */</td></tr>
<tr class="separator:ada4929e3df0dc5d50cb4bf641761a324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a347b2b20c70d2d7508b80a0e007d465d" id="r_a347b2b20c70d2d7508b80a0e007d465d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a347b2b20c70d2d7508b80a0e007d465d">HPM_TRGM0_INPUT_SRC_PLB_OUT19</a>&#160;&#160;&#160;(0x9BUL)  /* PLB module output 19 */</td></tr>
<tr class="separator:a347b2b20c70d2d7508b80a0e007d465d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4152639eefd52a872d8a9529a7dbac7" id="r_ad4152639eefd52a872d8a9529a7dbac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad4152639eefd52a872d8a9529a7dbac7">HPM_TRGM0_INPUT_SRC_PLB_OUT20</a>&#160;&#160;&#160;(0x9CUL)  /* PLB module output 20 */</td></tr>
<tr class="separator:ad4152639eefd52a872d8a9529a7dbac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7bd3e4164af901fd00c3b18027ce73c" id="r_ad7bd3e4164af901fd00c3b18027ce73c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad7bd3e4164af901fd00c3b18027ce73c">HPM_TRGM0_INPUT_SRC_PLB_OUT21</a>&#160;&#160;&#160;(0x9DUL)  /* PLB module output 21 */</td></tr>
<tr class="separator:ad7bd3e4164af901fd00c3b18027ce73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31473dfdea2450e70493a19783c7e344" id="r_a31473dfdea2450e70493a19783c7e344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a31473dfdea2450e70493a19783c7e344">HPM_TRGM0_INPUT_SRC_PLB_OUT22</a>&#160;&#160;&#160;(0x9EUL)  /* PLB module output 22 */</td></tr>
<tr class="separator:a31473dfdea2450e70493a19783c7e344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f80e3c19ad363e54b07989916ee404" id="r_a51f80e3c19ad363e54b07989916ee404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51f80e3c19ad363e54b07989916ee404">HPM_TRGM0_INPUT_SRC_PLB_OUT23</a>&#160;&#160;&#160;(0x9FUL)  /* PLB module output 23 */</td></tr>
<tr class="separator:a51f80e3c19ad363e54b07989916ee404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf1d18b0442d4c2029f0cb19f20cb8c" id="r_aaaf1d18b0442d4c2029f0cb19f20cb8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaaf1d18b0442d4c2029f0cb19f20cb8c">HPM_TRGM0_INPUT_SRC_PLB_OUT24</a>&#160;&#160;&#160;(0xA0UL)  /* PLB module output 24 */</td></tr>
<tr class="separator:aaaf1d18b0442d4c2029f0cb19f20cb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add967184080ed6ded88126154f95b5b3" id="r_add967184080ed6ded88126154f95b5b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#add967184080ed6ded88126154f95b5b3">HPM_TRGM0_INPUT_SRC_PLB_OUT25</a>&#160;&#160;&#160;(0xA1UL)  /* PLB module output 25 */</td></tr>
<tr class="separator:add967184080ed6ded88126154f95b5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8822e9e7b93ef81cefed989a720b9108" id="r_a8822e9e7b93ef81cefed989a720b9108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8822e9e7b93ef81cefed989a720b9108">HPM_TRGM0_INPUT_SRC_PLB_OUT26</a>&#160;&#160;&#160;(0xA2UL)  /* PLB module output 26 */</td></tr>
<tr class="separator:a8822e9e7b93ef81cefed989a720b9108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e66a489baafb02d4406c55c1acc6c1d" id="r_a8e66a489baafb02d4406c55c1acc6c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e66a489baafb02d4406c55c1acc6c1d">HPM_TRGM0_INPUT_SRC_PLB_OUT27</a>&#160;&#160;&#160;(0xA3UL)  /* PLB module output 27 */</td></tr>
<tr class="separator:a8e66a489baafb02d4406c55c1acc6c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a488eba61dfdcf30419b2e1a030813f1b" id="r_a488eba61dfdcf30419b2e1a030813f1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a488eba61dfdcf30419b2e1a030813f1b">HPM_TRGM0_INPUT_SRC_PLB_OUT28</a>&#160;&#160;&#160;(0xA4UL)  /* PLB module output 28 */</td></tr>
<tr class="separator:a488eba61dfdcf30419b2e1a030813f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9683df5d9df23e5c55617b39c7b6281" id="r_ad9683df5d9df23e5c55617b39c7b6281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9683df5d9df23e5c55617b39c7b6281">HPM_TRGM0_INPUT_SRC_PLB_OUT29</a>&#160;&#160;&#160;(0xA5UL)  /* PLB module output 29 */</td></tr>
<tr class="separator:ad9683df5d9df23e5c55617b39c7b6281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c9dd15f57700c5cc7b6a7dbfa351df5" id="r_a7c9dd15f57700c5cc7b6a7dbfa351df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c9dd15f57700c5cc7b6a7dbfa351df5">HPM_TRGM0_INPUT_SRC_PLB_OUT30</a>&#160;&#160;&#160;(0xA6UL)  /* PLB module output 30 */</td></tr>
<tr class="separator:a7c9dd15f57700c5cc7b6a7dbfa351df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5b7b1f3ec5531570780b6585960e64" id="r_a6e5b7b1f3ec5531570780b6585960e64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6e5b7b1f3ec5531570780b6585960e64">HPM_TRGM0_INPUT_SRC_PLB_OUT31</a>&#160;&#160;&#160;(0xA7UL)  /* PLB module output 31 */</td></tr>
<tr class="separator:a6e5b7b1f3ec5531570780b6585960e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15f94f15d630979d859e16bf39f154b6" id="r_a15f94f15d630979d859e16bf39f154b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a15f94f15d630979d859e16bf39f154b6">HPM_TRGM0_INPUT_SRC_PLB_OUT32</a>&#160;&#160;&#160;(0xA8UL)  /* PLB module output 32 */</td></tr>
<tr class="separator:a15f94f15d630979d859e16bf39f154b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5194f867ac7f83d19f7e00ceb577cca6" id="r_a5194f867ac7f83d19f7e00ceb577cca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5194f867ac7f83d19f7e00ceb577cca6">HPM_TRGM0_INPUT_SRC_PLB_OUT33</a>&#160;&#160;&#160;(0xA9UL)  /* PLB module output 33 */</td></tr>
<tr class="separator:a5194f867ac7f83d19f7e00ceb577cca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045299f70b1d86320d7b9ec58feb3f7e" id="r_a045299f70b1d86320d7b9ec58feb3f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a045299f70b1d86320d7b9ec58feb3f7e">HPM_TRGM0_INPUT_SRC_PLB_OUT34</a>&#160;&#160;&#160;(0xAAUL)  /* PLB module output 34 */</td></tr>
<tr class="separator:a045299f70b1d86320d7b9ec58feb3f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c8fba749006a61af17225ca79d283aa" id="r_a1c8fba749006a61af17225ca79d283aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1c8fba749006a61af17225ca79d283aa">HPM_TRGM0_INPUT_SRC_PLB_OUT35</a>&#160;&#160;&#160;(0xABUL)  /* PLB module output 35 */</td></tr>
<tr class="separator:a1c8fba749006a61af17225ca79d283aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61561e5974897cf32e897e609a07be37" id="r_a61561e5974897cf32e897e609a07be37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61561e5974897cf32e897e609a07be37">HPM_TRGM0_INPUT_SRC_PLB_OUT36</a>&#160;&#160;&#160;(0xACUL)  /* PLB module output 36 */</td></tr>
<tr class="separator:a61561e5974897cf32e897e609a07be37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4bd97b4ee31dbef5673eae0f90dfc44" id="r_ae4bd97b4ee31dbef5673eae0f90dfc44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae4bd97b4ee31dbef5673eae0f90dfc44">HPM_TRGM0_INPUT_SRC_PLB_OUT37</a>&#160;&#160;&#160;(0xADUL)  /* PLB module output 37 */</td></tr>
<tr class="separator:ae4bd97b4ee31dbef5673eae0f90dfc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8d5cb957041c9689037801ae4a5b6e" id="r_a4b8d5cb957041c9689037801ae4a5b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b8d5cb957041c9689037801ae4a5b6e">HPM_TRGM0_INPUT_SRC_PLB_OUT38</a>&#160;&#160;&#160;(0xAEUL)  /* PLB module output 38 */</td></tr>
<tr class="separator:a4b8d5cb957041c9689037801ae4a5b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb63b18c99792d9e2a1009e3ed9b3483" id="r_adb63b18c99792d9e2a1009e3ed9b3483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb63b18c99792d9e2a1009e3ed9b3483">HPM_TRGM0_INPUT_SRC_PLB_OUT39</a>&#160;&#160;&#160;(0xAFUL)  /* PLB module output 39 */</td></tr>
<tr class="separator:adb63b18c99792d9e2a1009e3ed9b3483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a334775f2694f5a6090c96fb87cc60daf" id="r_a334775f2694f5a6090c96fb87cc60daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a334775f2694f5a6090c96fb87cc60daf">HPM_TRGM0_INPUT_SRC_PLB_OUT40</a>&#160;&#160;&#160;(0xB0UL)  /* PLB module output 40 */</td></tr>
<tr class="separator:a334775f2694f5a6090c96fb87cc60daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fceed4c95d4fda2ca1fc1fa66a47bfc" id="r_a1fceed4c95d4fda2ca1fc1fa66a47bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1fceed4c95d4fda2ca1fc1fa66a47bfc">HPM_TRGM0_INPUT_SRC_PLB_OUT41</a>&#160;&#160;&#160;(0xB1UL)  /* PLB module output 41 */</td></tr>
<tr class="separator:a1fceed4c95d4fda2ca1fc1fa66a47bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69cdd7033fc098917b29a2a1613cd06d" id="r_a69cdd7033fc098917b29a2a1613cd06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a69cdd7033fc098917b29a2a1613cd06d">HPM_TRGM0_INPUT_SRC_PLB_OUT42</a>&#160;&#160;&#160;(0xB2UL)  /* PLB module output 42 */</td></tr>
<tr class="separator:a69cdd7033fc098917b29a2a1613cd06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ff6c824f052cf896f19ed591fa90068" id="r_a5ff6c824f052cf896f19ed591fa90068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5ff6c824f052cf896f19ed591fa90068">HPM_TRGM0_INPUT_SRC_PLB_OUT43</a>&#160;&#160;&#160;(0xAAUL)  /* PLB module output 43 */</td></tr>
<tr class="separator:a5ff6c824f052cf896f19ed591fa90068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add1a983d0bfb6e7e0febea9f7af7bfa5" id="r_add1a983d0bfb6e7e0febea9f7af7bfa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#add1a983d0bfb6e7e0febea9f7af7bfa5">HPM_TRGM0_INPUT_SRC_PLB_OUT44</a>&#160;&#160;&#160;(0xB4UL)  /* PLB module output 44 */</td></tr>
<tr class="separator:add1a983d0bfb6e7e0febea9f7af7bfa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6ca871cac2e0dcf5ae43e4fe7b2de4e" id="r_af6ca871cac2e0dcf5ae43e4fe7b2de4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6ca871cac2e0dcf5ae43e4fe7b2de4e">HPM_TRGM0_INPUT_SRC_PLB_OUT45</a>&#160;&#160;&#160;(0xB5UL)  /* PLB module output 45 */</td></tr>
<tr class="separator:af6ca871cac2e0dcf5ae43e4fe7b2de4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af534e664987896c99bf175fa7d8ddf58" id="r_af534e664987896c99bf175fa7d8ddf58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af534e664987896c99bf175fa7d8ddf58">HPM_TRGM0_INPUT_SRC_PLB_OUT46</a>&#160;&#160;&#160;(0xB6UL)  /* PLB module output 46 */</td></tr>
<tr class="separator:af534e664987896c99bf175fa7d8ddf58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f5363330333a3fa9c5c295da6fec74d" id="r_a8f5363330333a3fa9c5c295da6fec74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8f5363330333a3fa9c5c295da6fec74d">HPM_TRGM0_INPUT_SRC_PLB_OUT47</a>&#160;&#160;&#160;(0xB7UL)  /* PLB module output 47 */</td></tr>
<tr class="separator:a8f5363330333a3fa9c5c295da6fec74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad76dc016bc9bf1f8c2289151e9090411" id="r_ad76dc016bc9bf1f8c2289151e9090411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad76dc016bc9bf1f8c2289151e9090411">HPM_TRGM0_INPUT_SRC_PLB_OUT48</a>&#160;&#160;&#160;(0xB8UL)  /* PLB module output 48 */</td></tr>
<tr class="separator:ad76dc016bc9bf1f8c2289151e9090411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6fba595a57e9fe9ddc2459d18ecad77" id="r_ab6fba595a57e9fe9ddc2459d18ecad77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab6fba595a57e9fe9ddc2459d18ecad77">HPM_TRGM0_INPUT_SRC_PLB_OUT49</a>&#160;&#160;&#160;(0xB9UL)  /* PLB module output 49 */</td></tr>
<tr class="separator:ab6fba595a57e9fe9ddc2459d18ecad77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53de2bcf38abe63592bb5ea6bbda175" id="r_aa53de2bcf38abe63592bb5ea6bbda175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa53de2bcf38abe63592bb5ea6bbda175">HPM_TRGM0_INPUT_SRC_PLB_OUT50</a>&#160;&#160;&#160;(0xBAUL)  /* PLB module output 50 */</td></tr>
<tr class="separator:aa53de2bcf38abe63592bb5ea6bbda175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4134166d11e0a834f86b5fc129c11735" id="r_a4134166d11e0a834f86b5fc129c11735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4134166d11e0a834f86b5fc129c11735">HPM_TRGM0_INPUT_SRC_PLB_OUT51</a>&#160;&#160;&#160;(0xBBUL)  /* PLB module output 51 */</td></tr>
<tr class="separator:a4134166d11e0a834f86b5fc129c11735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36dfd04812f74f85ba31798103484d37" id="r_a36dfd04812f74f85ba31798103484d37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a36dfd04812f74f85ba31798103484d37">HPM_TRGM0_INPUT_SRC_PLB_OUT52</a>&#160;&#160;&#160;(0xBCUL)  /* PLB module output 52 */</td></tr>
<tr class="separator:a36dfd04812f74f85ba31798103484d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1dfdc2fbcf72b3688c52e552272f5c0" id="r_aa1dfdc2fbcf72b3688c52e552272f5c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa1dfdc2fbcf72b3688c52e552272f5c0">HPM_TRGM0_INPUT_SRC_PLB_OUT53</a>&#160;&#160;&#160;(0xBDUL)  /* PLB module output 53 */</td></tr>
<tr class="separator:aa1dfdc2fbcf72b3688c52e552272f5c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a140730dbb2cdcd54529580b012074570" id="r_a140730dbb2cdcd54529580b012074570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a140730dbb2cdcd54529580b012074570">HPM_TRGM0_INPUT_SRC_PLB_OUT54</a>&#160;&#160;&#160;(0xBEUL)  /* PLB module output 54 */</td></tr>
<tr class="separator:a140730dbb2cdcd54529580b012074570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc943682d2f418acc588fa0ccebf479" id="r_a6fc943682d2f418acc588fa0ccebf479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6fc943682d2f418acc588fa0ccebf479">HPM_TRGM0_INPUT_SRC_PLB_OUT55</a>&#160;&#160;&#160;(0xBFUL)  /* PLB module output 55 */</td></tr>
<tr class="separator:a6fc943682d2f418acc588fa0ccebf479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b7df908fa0f2bb78a901e3b2094b6db" id="r_a0b7df908fa0f2bb78a901e3b2094b6db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b7df908fa0f2bb78a901e3b2094b6db">HPM_TRGM0_INPUT_SRC_PLB_OUT56</a>&#160;&#160;&#160;(0xC0UL)  /* PLB module output 56 */</td></tr>
<tr class="separator:a0b7df908fa0f2bb78a901e3b2094b6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9319d5dce44ed76a3b0770a1e6d6248a" id="r_a9319d5dce44ed76a3b0770a1e6d6248a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9319d5dce44ed76a3b0770a1e6d6248a">HPM_TRGM0_INPUT_SRC_PLB_OUT57</a>&#160;&#160;&#160;(0xC1UL)  /* PLB module output 57 */</td></tr>
<tr class="separator:a9319d5dce44ed76a3b0770a1e6d6248a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a711e36eb04ed44b805cce81bd425fc99" id="r_a711e36eb04ed44b805cce81bd425fc99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a711e36eb04ed44b805cce81bd425fc99">HPM_TRGM0_INPUT_SRC_PLB_OUT58</a>&#160;&#160;&#160;(0xC2UL)  /* PLB module output 58 */</td></tr>
<tr class="separator:a711e36eb04ed44b805cce81bd425fc99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa693571a00c307066b07eb9ed1962a58" id="r_aa693571a00c307066b07eb9ed1962a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa693571a00c307066b07eb9ed1962a58">HPM_TRGM0_INPUT_SRC_PLB_OUT59</a>&#160;&#160;&#160;(0xC3UL)  /* PLB module output 59 */</td></tr>
<tr class="separator:aa693571a00c307066b07eb9ed1962a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafab5aea02cbbc5268116de246783f45" id="r_aafab5aea02cbbc5268116de246783f45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aafab5aea02cbbc5268116de246783f45">HPM_TRGM0_INPUT_SRC_PLB_OUT60</a>&#160;&#160;&#160;(0xC4UL)  /* PLB module output 60 */</td></tr>
<tr class="separator:aafab5aea02cbbc5268116de246783f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad249929aad7632a3b0310bbf711b631b" id="r_ad249929aad7632a3b0310bbf711b631b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad249929aad7632a3b0310bbf711b631b">HPM_TRGM0_INPUT_SRC_PLB_OUT61</a>&#160;&#160;&#160;(0xC5UL)  /* PLB module output 61 */</td></tr>
<tr class="separator:ad249929aad7632a3b0310bbf711b631b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a163c6849a604c0a65af9bb868010516b" id="r_a163c6849a604c0a65af9bb868010516b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a163c6849a604c0a65af9bb868010516b">HPM_TRGM0_INPUT_SRC_PLB_OUT62</a>&#160;&#160;&#160;(0xC6UL)  /* PLB module output 62 */</td></tr>
<tr class="separator:a163c6849a604c0a65af9bb868010516b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36ba67e4fc36b8bd97a61203d8a29c20" id="r_a36ba67e4fc36b8bd97a61203d8a29c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a36ba67e4fc36b8bd97a61203d8a29c20">HPM_TRGM0_INPUT_SRC_PLB_OUT63</a>&#160;&#160;&#160;(0xC7UL)  /* PLB module output 63 */</td></tr>
<tr class="separator:a36ba67e4fc36b8bd97a61203d8a29c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a133719a14d0aa437f34d8509f5b1f4e8" id="r_a133719a14d0aa437f34d8509f5b1f4e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a133719a14d0aa437f34d8509f5b1f4e8">HPM_TRGM0_INPUT_SRC_RDC0_TRGO_0</a>&#160;&#160;&#160;(0xC8UL)  /* RDC triggers output 0 */</td></tr>
<tr class="separator:a133719a14d0aa437f34d8509f5b1f4e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9efa499439d109a448cbfb883d8adde8" id="r_a9efa499439d109a448cbfb883d8adde8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9efa499439d109a448cbfb883d8adde8">HPM_TRGM0_INPUT_SRC_RDC0_TRGO_1</a>&#160;&#160;&#160;(0xC9UL)  /* RDC triggers output 1 */</td></tr>
<tr class="separator:a9efa499439d109a448cbfb883d8adde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e1bd4bdb65535e5bb8b9efc46b1175" id="r_a18e1bd4bdb65535e5bb8b9efc46b1175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18e1bd4bdb65535e5bb8b9efc46b1175">HPM_TRGM0_INPUT_SRC_DEBUG_FLAG</a>&#160;&#160;&#160;(0xCAUL)  /* the flag bit of debug mode enters */</td></tr>
<tr class="separator:a18e1bd4bdb65535e5bb8b9efc46b1175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aa3766179678841a1f672e1ab8d5cff" id="r_a4aa3766179678841a1f672e1ab8d5cff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4aa3766179678841a1f672e1ab8d5cff">HPM_TRGM0_OUTPUT_SRC_TRGM0_P00</a>&#160;&#160;&#160;(0x0UL)   /* TRGM Output 0 (output to IO) */</td></tr>
<tr class="separator:a4aa3766179678841a1f672e1ab8d5cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac47731333b349c319a89e5c5d5d0ca84" id="r_ac47731333b349c319a89e5c5d5d0ca84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac47731333b349c319a89e5c5d5d0ca84">HPM_TRGM0_OUTPUT_SRC_TRGM0_P01</a>&#160;&#160;&#160;(0x1UL)   /* TRGM Output 1 (output to IO) */</td></tr>
<tr class="separator:ac47731333b349c319a89e5c5d5d0ca84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976bbbad5267474f1e9e9dd636ec12b9" id="r_a976bbbad5267474f1e9e9dd636ec12b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a976bbbad5267474f1e9e9dd636ec12b9">HPM_TRGM0_OUTPUT_SRC_TRGM0_P02</a>&#160;&#160;&#160;(0x2UL)   /* TRGM Output 2 (output to IO) */</td></tr>
<tr class="separator:a976bbbad5267474f1e9e9dd636ec12b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cdf844449431615342e114f511ce65d" id="r_a9cdf844449431615342e114f511ce65d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9cdf844449431615342e114f511ce65d">HPM_TRGM0_OUTPUT_SRC_TRGM0_P03</a>&#160;&#160;&#160;(0x3UL)   /* TRGM Output 3 (output to IO) */</td></tr>
<tr class="separator:a9cdf844449431615342e114f511ce65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f50cd095681f6b17bfdaa67d28c558d" id="r_a9f50cd095681f6b17bfdaa67d28c558d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9f50cd095681f6b17bfdaa67d28c558d">HPM_TRGM0_OUTPUT_SRC_TRGM0_P04</a>&#160;&#160;&#160;(0x4UL)   /* TRGM Output 4 (output to IO) */</td></tr>
<tr class="separator:a9f50cd095681f6b17bfdaa67d28c558d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27ec6bd08ae6bbf810fd8bb38308baf5" id="r_a27ec6bd08ae6bbf810fd8bb38308baf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27ec6bd08ae6bbf810fd8bb38308baf5">HPM_TRGM0_OUTPUT_SRC_TRGM0_P05</a>&#160;&#160;&#160;(0x5UL)   /* TRGM Output 5 (output to IO) */</td></tr>
<tr class="separator:a27ec6bd08ae6bbf810fd8bb38308baf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46877d59ea9b925c7558a11950854265" id="r_a46877d59ea9b925c7558a11950854265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a46877d59ea9b925c7558a11950854265">HPM_TRGM0_OUTPUT_SRC_TRGM0_P06</a>&#160;&#160;&#160;(0x6UL)   /* TRGM Output 6 (output to IO) */</td></tr>
<tr class="separator:a46877d59ea9b925c7558a11950854265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1a2b828aa9cd799e74a36950f89facc" id="r_ac1a2b828aa9cd799e74a36950f89facc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac1a2b828aa9cd799e74a36950f89facc">HPM_TRGM0_OUTPUT_SRC_TRGM0_P07</a>&#160;&#160;&#160;(0x7UL)   /* TRGM Output 7 (output to IO) */</td></tr>
<tr class="separator:ac1a2b828aa9cd799e74a36950f89facc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d2564010aa4feb66bad8f714e52521d" id="r_a3d2564010aa4feb66bad8f714e52521d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d2564010aa4feb66bad8f714e52521d">HPM_TRGM0_OUTPUT_SRC_TRGM0_P08</a>&#160;&#160;&#160;(0x8UL)   /* TRGM Output 8 (output to IO) */</td></tr>
<tr class="separator:a3d2564010aa4feb66bad8f714e52521d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac508d0c084622b24f033afab5ff1811a" id="r_ac508d0c084622b24f033afab5ff1811a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac508d0c084622b24f033afab5ff1811a">HPM_TRGM0_OUTPUT_SRC_TRGM0_P09</a>&#160;&#160;&#160;(0x9UL)   /* TRGM Output 9 (output to IO) */</td></tr>
<tr class="separator:ac508d0c084622b24f033afab5ff1811a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d6960f951589ffe3a270fe243520bf6" id="r_a5d6960f951589ffe3a270fe243520bf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d6960f951589ffe3a270fe243520bf6">HPM_TRGM0_OUTPUT_SRC_TRGM0_P10</a>&#160;&#160;&#160;(0xAUL)   /* TRGM Output 10 (output to IO) */</td></tr>
<tr class="separator:a5d6960f951589ffe3a270fe243520bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237af56e936dec37a50c2adf6458f0d2" id="r_a237af56e936dec37a50c2adf6458f0d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a237af56e936dec37a50c2adf6458f0d2">HPM_TRGM0_OUTPUT_SRC_TRGM0_P11</a>&#160;&#160;&#160;(0xBUL)   /* TRGM Output 11 (output to IO) */</td></tr>
<tr class="separator:a237af56e936dec37a50c2adf6458f0d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a090c28cbc9a11f088346d3aafd49555e" id="r_a090c28cbc9a11f088346d3aafd49555e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a090c28cbc9a11f088346d3aafd49555e">HPM_TRGM0_OUTPUT_SRC_TRGM0_P12</a>&#160;&#160;&#160;(0xCUL)   /* TRGM Output 12 (output to IO) */</td></tr>
<tr class="separator:a090c28cbc9a11f088346d3aafd49555e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976f8b9e5f2ab31cdd0cea0273c4960d" id="r_a976f8b9e5f2ab31cdd0cea0273c4960d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a976f8b9e5f2ab31cdd0cea0273c4960d">HPM_TRGM0_OUTPUT_SRC_TRGM0_P13</a>&#160;&#160;&#160;(0xDUL)   /* TRGM Output 13 (output to IO) */</td></tr>
<tr class="separator:a976f8b9e5f2ab31cdd0cea0273c4960d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a151dbf86b56b28ff0c5fcd3fdc470512" id="r_a151dbf86b56b28ff0c5fcd3fdc470512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a151dbf86b56b28ff0c5fcd3fdc470512">HPM_TRGM0_OUTPUT_SRC_TRGM0_P14</a>&#160;&#160;&#160;(0xEUL)   /* TRGM Output 14 (output to IO) */</td></tr>
<tr class="separator:a151dbf86b56b28ff0c5fcd3fdc470512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63a1c26581eabf4a2d4f2e5eb6ae613b" id="r_a63a1c26581eabf4a2d4f2e5eb6ae613b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63a1c26581eabf4a2d4f2e5eb6ae613b">HPM_TRGM0_OUTPUT_SRC_TRGM0_P15</a>&#160;&#160;&#160;(0xFUL)   /* TRGM Output 15 (output to IO) */</td></tr>
<tr class="separator:a63a1c26581eabf4a2d4f2e5eb6ae613b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab96a3b2b54846c99ba52cad3e03e933a" id="r_ab96a3b2b54846c99ba52cad3e03e933a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab96a3b2b54846c99ba52cad3e03e933a">HPM_TRGM0_OUTPUT_SRC_TRGM0_P16</a>&#160;&#160;&#160;(0x10UL)  /* TRGM Output 16 (output to IO) */</td></tr>
<tr class="separator:ab96a3b2b54846c99ba52cad3e03e933a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50004e9d021894f6fb60ca7d1263a61b" id="r_a50004e9d021894f6fb60ca7d1263a61b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a50004e9d021894f6fb60ca7d1263a61b">HPM_TRGM0_OUTPUT_SRC_TRGM0_P17</a>&#160;&#160;&#160;(0x11UL)  /* TRGM Output 17 (output to IO) */</td></tr>
<tr class="separator:a50004e9d021894f6fb60ca7d1263a61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa10bc22360a752d89a636ced2eaa56de" id="r_aa10bc22360a752d89a636ced2eaa56de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa10bc22360a752d89a636ced2eaa56de">HPM_TRGM0_OUTPUT_SRC_TRGM0_P18</a>&#160;&#160;&#160;(0x12UL)  /* TRGM Output 18 (output to IO) */</td></tr>
<tr class="separator:aa10bc22360a752d89a636ced2eaa56de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2338f4bd52ce323ad0dc462fddaba11" id="r_ad2338f4bd52ce323ad0dc462fddaba11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad2338f4bd52ce323ad0dc462fddaba11">HPM_TRGM0_OUTPUT_SRC_TRGM0_P19</a>&#160;&#160;&#160;(0x13UL)  /* TRGM Output 19 (output to IO) */</td></tr>
<tr class="separator:ad2338f4bd52ce323ad0dc462fddaba11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3a47767c7e911547e221ed3642950d" id="r_a0b3a47767c7e911547e221ed3642950d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b3a47767c7e911547e221ed3642950d">HPM_TRGM0_OUTPUT_SRC_TRGM0_P20</a>&#160;&#160;&#160;(0x14UL)  /* TRGM Output 20 (output to IO) */</td></tr>
<tr class="separator:a0b3a47767c7e911547e221ed3642950d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada825cfbf15eb136bf6e137110fcbee7" id="r_ada825cfbf15eb136bf6e137110fcbee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ada825cfbf15eb136bf6e137110fcbee7">HPM_TRGM0_OUTPUT_SRC_TRGM0_P21</a>&#160;&#160;&#160;(0x15UL)  /* TRGM Output 21 (output to IO) */</td></tr>
<tr class="separator:ada825cfbf15eb136bf6e137110fcbee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c0cd27c7372bbf78667f896f8a8c6de" id="r_a4c0cd27c7372bbf78667f896f8a8c6de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4c0cd27c7372bbf78667f896f8a8c6de">HPM_TRGM0_OUTPUT_SRC_TRGM0_P22</a>&#160;&#160;&#160;(0x16UL)  /* TRGM Output 22 (output to IO) */</td></tr>
<tr class="separator:a4c0cd27c7372bbf78667f896f8a8c6de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab20ca09fa53db3dfb00bb7dcfd98fedc" id="r_ab20ca09fa53db3dfb00bb7dcfd98fedc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab20ca09fa53db3dfb00bb7dcfd98fedc">HPM_TRGM0_OUTPUT_SRC_TRGM0_P23</a>&#160;&#160;&#160;(0x17UL)  /* TRGM Output 23 (output to IO) */</td></tr>
<tr class="separator:ab20ca09fa53db3dfb00bb7dcfd98fedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaef0821f3ff516ce706aeaf2fd28da8b" id="r_aaef0821f3ff516ce706aeaf2fd28da8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaef0821f3ff516ce706aeaf2fd28da8b">HPM_TRGM0_OUTPUT_SRC_TRGM0_P24</a>&#160;&#160;&#160;(0x18UL)  /* TRGM Output 24 (output to IO) */</td></tr>
<tr class="separator:aaef0821f3ff516ce706aeaf2fd28da8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3c08888b9573f745153f147bc7cb859" id="r_ac3c08888b9573f745153f147bc7cb859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac3c08888b9573f745153f147bc7cb859">HPM_TRGM0_OUTPUT_SRC_TRGM0_P25</a>&#160;&#160;&#160;(0x19UL)  /* TRGM Output 25 (output to IO) */</td></tr>
<tr class="separator:ac3c08888b9573f745153f147bc7cb859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4b7e25eaffeedefa94c7b62658cb8f0" id="r_af4b7e25eaffeedefa94c7b62658cb8f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af4b7e25eaffeedefa94c7b62658cb8f0">HPM_TRGM0_OUTPUT_SRC_TRGM0_P26</a>&#160;&#160;&#160;(0x1AUL)  /* TRGM Output 26 (output to IO) */</td></tr>
<tr class="separator:af4b7e25eaffeedefa94c7b62658cb8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e868379e05329381ae2257e8f851ff" id="r_af9e868379e05329381ae2257e8f851ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af9e868379e05329381ae2257e8f851ff">HPM_TRGM0_OUTPUT_SRC_TRGM0_P27</a>&#160;&#160;&#160;(0x1BUL)  /* TRGM Output 27 (output to IO) */</td></tr>
<tr class="separator:af9e868379e05329381ae2257e8f851ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e3b0a33f112f7f8235c6cda42aa24e" id="r_aa0e3b0a33f112f7f8235c6cda42aa24e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa0e3b0a33f112f7f8235c6cda42aa24e">HPM_TRGM0_OUTPUT_SRC_TRGM0_P28</a>&#160;&#160;&#160;(0x1CUL)  /* TRGM Output 28 (output to IO) */</td></tr>
<tr class="separator:aa0e3b0a33f112f7f8235c6cda42aa24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea46388c5a9e89cdcbfbcc296b7bc54" id="r_a0ea46388c5a9e89cdcbfbcc296b7bc54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ea46388c5a9e89cdcbfbcc296b7bc54">HPM_TRGM0_OUTPUT_SRC_TRGM0_P29</a>&#160;&#160;&#160;(0x1DUL)  /* TRGM Output 29 (output to IO) */</td></tr>
<tr class="separator:a0ea46388c5a9e89cdcbfbcc296b7bc54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade03498fcb33238445cf98371d263482" id="r_ade03498fcb33238445cf98371d263482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade03498fcb33238445cf98371d263482">HPM_TRGM0_OUTPUT_SRC_TRGM0_P30</a>&#160;&#160;&#160;(0x1EUL)  /* TRGM Output 30 (output to IO) */</td></tr>
<tr class="separator:ade03498fcb33238445cf98371d263482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a933dad6d9b17603d672a023c8f727556" id="r_a933dad6d9b17603d672a023c8f727556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a933dad6d9b17603d672a023c8f727556">HPM_TRGM0_OUTPUT_SRC_TRGM0_P31</a>&#160;&#160;&#160;(0x1FUL)  /* TRGM Output 31 (output to IO) */</td></tr>
<tr class="separator:a933dad6d9b17603d672a023c8f727556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a21d298b55b04fc009e39a104ba657" id="r_a77a21d298b55b04fc009e39a104ba657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77a21d298b55b04fc009e39a104ba657">HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC0</a>&#160;&#160;&#160;(0x20UL)  /* SDM triggers input 0 */</td></tr>
<tr class="separator:a77a21d298b55b04fc009e39a104ba657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c089d7085ee8a9b56e60c6c4bae0602" id="r_a7c089d7085ee8a9b56e60c6c4bae0602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c089d7085ee8a9b56e60c6c4bae0602">HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC1</a>&#160;&#160;&#160;(0x21UL)  /* SDM triggers input 1 */</td></tr>
<tr class="separator:a7c089d7085ee8a9b56e60c6c4bae0602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83e2aea51b7d01923cd514ee2233792f" id="r_a83e2aea51b7d01923cd514ee2233792f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83e2aea51b7d01923cd514ee2233792f">HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC2</a>&#160;&#160;&#160;(0x22UL)  /* SDM triggers input 2 */</td></tr>
<tr class="separator:a83e2aea51b7d01923cd514ee2233792f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f2202886ce41204a961d492b329857" id="r_a75f2202886ce41204a961d492b329857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75f2202886ce41204a961d492b329857">HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC3</a>&#160;&#160;&#160;(0x23UL)  /* SDM triggers input 3 */</td></tr>
<tr class="separator:a75f2202886ce41204a961d492b329857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7282eba1a7979e815843065a6f3e3209" id="r_a7282eba1a7979e815843065a6f3e3209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7282eba1a7979e815843065a6f3e3209">HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC4</a>&#160;&#160;&#160;(0x24UL)  /* SDM triggers input 4 */</td></tr>
<tr class="separator:a7282eba1a7979e815843065a6f3e3209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcc936e403e1a37c8225b2a0519fb8bb" id="r_adcc936e403e1a37c8225b2a0519fb8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adcc936e403e1a37c8225b2a0519fb8bb">HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC5</a>&#160;&#160;&#160;(0x25UL)  /* SDM triggers input 5 */</td></tr>
<tr class="separator:adcc936e403e1a37c8225b2a0519fb8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12bf2886efbb92a93a051d453e1e9c6b" id="r_a12bf2886efbb92a93a051d453e1e9c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a12bf2886efbb92a93a051d453e1e9c6b">HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC6</a>&#160;&#160;&#160;(0x26UL)  /* SDM triggers input 6 */</td></tr>
<tr class="separator:a12bf2886efbb92a93a051d453e1e9c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad29b7cb7af5661e43d59e194c5768bc4" id="r_ad29b7cb7af5661e43d59e194c5768bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad29b7cb7af5661e43d59e194c5768bc4">HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC7</a>&#160;&#160;&#160;(0x27UL)  /* SDM triggers input 7 */</td></tr>
<tr class="separator:ad29b7cb7af5661e43d59e194c5768bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ffb92252431a2f641ab3618aea47ac" id="r_a61ffb92252431a2f641ab3618aea47ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61ffb92252431a2f641ab3618aea47ac">HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC8</a>&#160;&#160;&#160;(0x28UL)  /* SDM triggers input 8 */</td></tr>
<tr class="separator:a61ffb92252431a2f641ab3618aea47ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69f35ee9648a5c5069a7bf06079b5425" id="r_a69f35ee9648a5c5069a7bf06079b5425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a69f35ee9648a5c5069a7bf06079b5425">HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC9</a>&#160;&#160;&#160;(0x29UL)  /* SDM triggers input 9 */</td></tr>
<tr class="separator:a69f35ee9648a5c5069a7bf06079b5425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32a86c6fca949a42134081e350090fe5" id="r_a32a86c6fca949a42134081e350090fe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a32a86c6fca949a42134081e350090fe5">HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC10</a>&#160;&#160;&#160;(0x2AUL)  /* SDM triggers input 10 */</td></tr>
<tr class="separator:a32a86c6fca949a42134081e350090fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcb984eda15cbd4bf2fb10567e4d4f1b" id="r_adcb984eda15cbd4bf2fb10567e4d4f1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adcb984eda15cbd4bf2fb10567e4d4f1b">HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC11</a>&#160;&#160;&#160;(0x2BUL)  /* SDM triggers input 11 */</td></tr>
<tr class="separator:adcb984eda15cbd4bf2fb10567e4d4f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad509190ea278d9d41c8ff03b75ee00eb" id="r_ad509190ea278d9d41c8ff03b75ee00eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad509190ea278d9d41c8ff03b75ee00eb">HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC12</a>&#160;&#160;&#160;(0x2CUL)  /* SDM triggers input 12 */</td></tr>
<tr class="separator:ad509190ea278d9d41c8ff03b75ee00eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af294596dbcf27afde1aa9e764ed124a7" id="r_af294596dbcf27afde1aa9e764ed124a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af294596dbcf27afde1aa9e764ed124a7">HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC13</a>&#160;&#160;&#160;(0x2DUL)  /* SDM triggers input 13 */</td></tr>
<tr class="separator:af294596dbcf27afde1aa9e764ed124a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab248df91b48df8f35246e9b92d76bb4f" id="r_ab248df91b48df8f35246e9b92d76bb4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab248df91b48df8f35246e9b92d76bb4f">HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC14</a>&#160;&#160;&#160;(0x2EUL)  /* SDM triggers input 14 */</td></tr>
<tr class="separator:ab248df91b48df8f35246e9b92d76bb4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70281babf33be7b5e1a1820cbd97d72e" id="r_a70281babf33be7b5e1a1820cbd97d72e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a70281babf33be7b5e1a1820cbd97d72e">HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC15</a>&#160;&#160;&#160;(0x2FUL)  /* SDM triggers input 15 */</td></tr>
<tr class="separator:a70281babf33be7b5e1a1820cbd97d72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6148183a7a70539a2efe08714fee05a" id="r_ae6148183a7a70539a2efe08714fee05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6148183a7a70539a2efe08714fee05a">HPM_TRGM0_OUTPUT_SRC_ADC0_STRGI</a>&#160;&#160;&#160;(0x30UL)  /* The sequence conversion of ADC0 triggers input */</td></tr>
<tr class="separator:ae6148183a7a70539a2efe08714fee05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f2cf324f8cfb37bb898e1051270daf" id="r_a68f2cf324f8cfb37bb898e1051270daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68f2cf324f8cfb37bb898e1051270daf">HPM_TRGM0_OUTPUT_SRC_ADC1_STRGI</a>&#160;&#160;&#160;(0x31UL)  /* The sequence conversion of ADC1 triggers input */</td></tr>
<tr class="separator:a68f2cf324f8cfb37bb898e1051270daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb6747fd7deed688d424599df06745dc" id="r_abb6747fd7deed688d424599df06745dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb6747fd7deed688d424599df06745dc">HPM_TRGM0_OUTPUT_SRC_ADC2_STRGI</a>&#160;&#160;&#160;(0x32UL)  /* The sequence conversion of ADC2 triggers input */</td></tr>
<tr class="separator:abb6747fd7deed688d424599df06745dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c90cd7d8914cc5b80478776298b363" id="r_a82c90cd7d8914cc5b80478776298b363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82c90cd7d8914cc5b80478776298b363">HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0A</a>&#160;&#160;&#160;(0x34UL)  /* The preemption conversion of ADC0, 1 triggers input 0A */</td></tr>
<tr class="separator:a82c90cd7d8914cc5b80478776298b363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace1452e1f353e3c527312222e504c951" id="r_ace1452e1f353e3c527312222e504c951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace1452e1f353e3c527312222e504c951">HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0B</a>&#160;&#160;&#160;(0x35UL)  /* The preemption conversion of ADC0, 1 triggers input 0B */</td></tr>
<tr class="separator:ace1452e1f353e3c527312222e504c951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d21e9cafd48cc98680fcf752ea0485b" id="r_a8d21e9cafd48cc98680fcf752ea0485b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d21e9cafd48cc98680fcf752ea0485b">HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0C</a>&#160;&#160;&#160;(0x36UL)  /* The preemption conversion of ADC0, 1 triggers input 0C */</td></tr>
<tr class="separator:a8d21e9cafd48cc98680fcf752ea0485b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e868aeb3f790d74f9dc70bb2b90b3a1" id="r_a6e868aeb3f790d74f9dc70bb2b90b3a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6e868aeb3f790d74f9dc70bb2b90b3a1">HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI1A</a>&#160;&#160;&#160;(0x37UL)  /* The preemption conversion of ADC0, 1 triggers input 1A */</td></tr>
<tr class="separator:a6e868aeb3f790d74f9dc70bb2b90b3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a7a1150da3b683731e89bb1796b1acb" id="r_a3a7a1150da3b683731e89bb1796b1acb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a7a1150da3b683731e89bb1796b1acb">HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI1B</a>&#160;&#160;&#160;(0x38UL)  /* The preemption conversion of ADC0, 1 triggers input 1B */</td></tr>
<tr class="separator:a3a7a1150da3b683731e89bb1796b1acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f898273fd0d770417011e0769a4f52b" id="r_a5f898273fd0d770417011e0769a4f52b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f898273fd0d770417011e0769a4f52b">HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI1C</a>&#160;&#160;&#160;(0x39UL)  /* The preemption conversion of ADC0, 1 triggers input 1C */</td></tr>
<tr class="separator:a5f898273fd0d770417011e0769a4f52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a758ccbd6e9702aaa7d7d9c8399ca6c33" id="r_a758ccbd6e9702aaa7d7d9c8399ca6c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a758ccbd6e9702aaa7d7d9c8399ca6c33">HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI2A</a>&#160;&#160;&#160;(0x3AUL)  /* The preemption conversion of ADC0, 1 triggers input 2A */</td></tr>
<tr class="separator:a758ccbd6e9702aaa7d7d9c8399ca6c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3fab69a9f58607387fae1464d4980a8" id="r_ac3fab69a9f58607387fae1464d4980a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac3fab69a9f58607387fae1464d4980a8">HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI2B</a>&#160;&#160;&#160;(0x3BUL)  /* The preemption conversion of ADC0, 1 triggers input 2B */</td></tr>
<tr class="separator:ac3fab69a9f58607387fae1464d4980a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe5573f4719f8c1a4938063da0496e6" id="r_a8fe5573f4719f8c1a4938063da0496e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8fe5573f4719f8c1a4938063da0496e6">HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI2C</a>&#160;&#160;&#160;(0x3CUL)  /* The preemption conversion of ADC0, 1 triggers input 2C */</td></tr>
<tr class="separator:a8fe5573f4719f8c1a4938063da0496e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a982919c55393959cebc4a272b8ff8b27" id="r_a982919c55393959cebc4a272b8ff8b27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a982919c55393959cebc4a272b8ff8b27">HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI3A</a>&#160;&#160;&#160;(0x3DUL)  /* The preemption conversion of ADC0, 1 triggers input 3A */</td></tr>
<tr class="separator:a982919c55393959cebc4a272b8ff8b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbec3403d15bfa54ed01e56fd2fbfaed" id="r_abbec3403d15bfa54ed01e56fd2fbfaed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abbec3403d15bfa54ed01e56fd2fbfaed">HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI3B</a>&#160;&#160;&#160;(0x3EUL)  /* The preemption conversion of ADC0, 1 triggers input 3B */</td></tr>
<tr class="separator:abbec3403d15bfa54ed01e56fd2fbfaed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac222c553e786f8a5e12d26be6164ccb8" id="r_ac222c553e786f8a5e12d26be6164ccb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac222c553e786f8a5e12d26be6164ccb8">HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI3C</a>&#160;&#160;&#160;(0x3FUL)  /* The preemption conversion of ADC0, 1 triggers input 3C */</td></tr>
<tr class="separator:ac222c553e786f8a5e12d26be6164ccb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3244d77a1bb6adccda94d83930ac9ff" id="r_ab3244d77a1bb6adccda94d83930ac9ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab3244d77a1bb6adccda94d83930ac9ff">HPM_TRGM0_OUTPUT_SRC_VSC0_TRIG_IN0</a>&#160;&#160;&#160;(0x40UL)  /* VSC0 triggers input 0 */</td></tr>
<tr class="separator:ab3244d77a1bb6adccda94d83930ac9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5415909720e99a911f810c4eb6682228" id="r_a5415909720e99a911f810c4eb6682228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5415909720e99a911f810c4eb6682228">HPM_TRGM0_OUTPUT_SRC_VSC0_TRIG_IN1</a>&#160;&#160;&#160;(0x41UL)  /* VSC0 triggers input 1 */</td></tr>
<tr class="separator:a5415909720e99a911f810c4eb6682228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a102a0dc0d14ece5357245525fb82c8bf" id="r_a102a0dc0d14ece5357245525fb82c8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a102a0dc0d14ece5357245525fb82c8bf">HPM_TRGM0_OUTPUT_SRC_RDC0_TRIG_IN0</a>&#160;&#160;&#160;(0x42UL)  /* RDC0 triggers input 0 */</td></tr>
<tr class="separator:a102a0dc0d14ece5357245525fb82c8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47620eaa907a428fc1bead4bdfc4e7d4" id="r_a47620eaa907a428fc1bead4bdfc4e7d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a47620eaa907a428fc1bead4bdfc4e7d4">HPM_TRGM0_OUTPUT_SRC_RDC0_TRIG_IN1</a>&#160;&#160;&#160;(0x43UL)  /* RDC0 triggers input 1 */</td></tr>
<tr class="separator:a47620eaa907a428fc1bead4bdfc4e7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4fd59b12bb68bd5e706881f9c5e50b" id="r_aea4fd59b12bb68bd5e706881f9c5e50b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aea4fd59b12bb68bd5e706881f9c5e50b">HPM_TRGM0_OUTPUT_SRC_QEI0_TRIG_IN</a>&#160;&#160;&#160;(0x44UL)  /* QEI0 triggers input */</td></tr>
<tr class="separator:aea4fd59b12bb68bd5e706881f9c5e50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e5352a585aa499a5dd2cf081c3e0c4" id="r_a52e5352a585aa499a5dd2cf081c3e0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52e5352a585aa499a5dd2cf081c3e0c4">HPM_TRGM0_OUTPUT_SRC_QEI1_TRIG_IN</a>&#160;&#160;&#160;(0x45UL)  /* QEI1 triggers input */</td></tr>
<tr class="separator:a52e5352a585aa499a5dd2cf081c3e0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d3881547f2567c49baef2d1be21fdc" id="r_ab1d3881547f2567c49baef2d1be21fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1d3881547f2567c49baef2d1be21fdc">HPM_TRGM0_OUTPUT_SRC_QEI0_PAUSE</a>&#160;&#160;&#160;(0x46UL)  /* QEI0 Pause input */</td></tr>
<tr class="separator:ab1d3881547f2567c49baef2d1be21fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d3dc52205ceeeef0923899f9c154af8" id="r_a8d3dc52205ceeeef0923899f9c154af8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d3dc52205ceeeef0923899f9c154af8">HPM_TRGM0_OUTPUT_SRC_QEI1_PAUSE</a>&#160;&#160;&#160;(0x47UL)  /* QEI1 Pause input */</td></tr>
<tr class="separator:a8d3dc52205ceeeef0923899f9c154af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4c03d42703518c67c4e848a12f44f1d" id="r_af4c03d42703518c67c4e848a12f44f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af4c03d42703518c67c4e848a12f44f1d">HPM_TRGM0_OUTPUT_SRC_QEO0_TRIG_IN0</a>&#160;&#160;&#160;(0x48UL)  /* QEO0 triggers input 0 */</td></tr>
<tr class="separator:af4c03d42703518c67c4e848a12f44f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8af87fb862393a672230b75e592d6266" id="r_a8af87fb862393a672230b75e592d6266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8af87fb862393a672230b75e592d6266">HPM_TRGM0_OUTPUT_SRC_QEO0_TRIG_IN1</a>&#160;&#160;&#160;(0x49UL)  /* QEO0 triggers input 1 */</td></tr>
<tr class="separator:a8af87fb862393a672230b75e592d6266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3948eefc9f7c8110c5b5513bcd2e1d1" id="r_ad3948eefc9f7c8110c5b5513bcd2e1d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad3948eefc9f7c8110c5b5513bcd2e1d1">HPM_TRGM0_OUTPUT_SRC_QEO1_TRIG_IN0</a>&#160;&#160;&#160;(0x4AUL)  /* QEO1 triggers input 0 */</td></tr>
<tr class="separator:ad3948eefc9f7c8110c5b5513bcd2e1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2666fafafc30c0ad1a9095c190f5c8b8" id="r_a2666fafafc30c0ad1a9095c190f5c8b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2666fafafc30c0ad1a9095c190f5c8b8">HPM_TRGM0_OUTPUT_SRC_QEO1_TRIG_IN1</a>&#160;&#160;&#160;(0x4BUL)  /* QEO1 triggers input 1 */</td></tr>
<tr class="separator:a2666fafafc30c0ad1a9095c190f5c8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7803558123fea9ab84ad03b32aed69d4" id="r_a7803558123fea9ab84ad03b32aed69d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7803558123fea9ab84ad03b32aed69d4">HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN0</a>&#160;&#160;&#160;(0x4CUL)  /* SEI triggers input 0 */</td></tr>
<tr class="separator:a7803558123fea9ab84ad03b32aed69d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae51f0cf38d695828272f110c23e97394" id="r_ae51f0cf38d695828272f110c23e97394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae51f0cf38d695828272f110c23e97394">HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN1</a>&#160;&#160;&#160;(0x4DUL)  /* SEI triggers input 1 */</td></tr>
<tr class="separator:ae51f0cf38d695828272f110c23e97394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5608ebf1afd9a54572fc2177aab71336" id="r_a5608ebf1afd9a54572fc2177aab71336"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5608ebf1afd9a54572fc2177aab71336">HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN2</a>&#160;&#160;&#160;(0x4EUL)  /* SEI triggers input 2 */</td></tr>
<tr class="separator:a5608ebf1afd9a54572fc2177aab71336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a299b53d1cee0072434d3ddaf714306ed" id="r_a299b53d1cee0072434d3ddaf714306ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a299b53d1cee0072434d3ddaf714306ed">HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN3</a>&#160;&#160;&#160;(0x4FUL)  /* SEI triggers input 3 */</td></tr>
<tr class="separator:a299b53d1cee0072434d3ddaf714306ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace7936690e3532bac0c83f50377424e4" id="r_ace7936690e3532bac0c83f50377424e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace7936690e3532bac0c83f50377424e4">HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN4</a>&#160;&#160;&#160;(0x50UL)  /* SEI triggers input 4 */</td></tr>
<tr class="separator:ace7936690e3532bac0c83f50377424e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7218c881345cd25fed92b603c4daa76c" id="r_a7218c881345cd25fed92b603c4daa76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7218c881345cd25fed92b603c4daa76c">HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN5</a>&#160;&#160;&#160;(0x51UL)  /* SEI triggers input 5 */</td></tr>
<tr class="separator:a7218c881345cd25fed92b603c4daa76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acecdd4c1caca7f7b2878125d72c3034f" id="r_acecdd4c1caca7f7b2878125d72c3034f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acecdd4c1caca7f7b2878125d72c3034f">HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN6</a>&#160;&#160;&#160;(0x52UL)  /* SEI triggers input 6 */</td></tr>
<tr class="separator:acecdd4c1caca7f7b2878125d72c3034f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbba34ea824519cbd1beea0d8deb9a4b" id="r_afbba34ea824519cbd1beea0d8deb9a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afbba34ea824519cbd1beea0d8deb9a4b">HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN7</a>&#160;&#160;&#160;(0x53UL)  /* SEI triggers input 7 */</td></tr>
<tr class="separator:afbba34ea824519cbd1beea0d8deb9a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a320760d8936fd93c331696fca5982b27" id="r_a320760d8936fd93c331696fca5982b27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a320760d8936fd93c331696fca5982b27">HPM_TRGM0_OUTPUT_SRC_ACMP0_CH0_WIN</a>&#160;&#160;&#160;(0x54UL)  /* Comparator 0 window mode input */</td></tr>
<tr class="separator:a320760d8936fd93c331696fca5982b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c0a5f4230117a511dbf83d2b36e1f37" id="r_a9c0a5f4230117a511dbf83d2b36e1f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9c0a5f4230117a511dbf83d2b36e1f37">HPM_TRGM0_OUTPUT_SRC_ACMP0_CH1_WIN</a>&#160;&#160;&#160;(0x55UL)  /* Comparator 1 window mode input */</td></tr>
<tr class="separator:a9c0a5f4230117a511dbf83d2b36e1f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3057e2ca18f499c0892cc86d231b31b7" id="r_a3057e2ca18f499c0892cc86d231b31b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3057e2ca18f499c0892cc86d231b31b7">HPM_TRGM0_OUTPUT_SRC_ACMP1_CH0_WIN</a>&#160;&#160;&#160;(0x56UL)  /* Comparator 2 window mode input */</td></tr>
<tr class="separator:a3057e2ca18f499c0892cc86d231b31b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2045620772b17c1357d03fb9a725e502" id="r_a2045620772b17c1357d03fb9a725e502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2045620772b17c1357d03fb9a725e502">HPM_TRGM0_OUTPUT_SRC_ACMP1_CH1_WIN</a>&#160;&#160;&#160;(0x57UL)  /* Comparator 3 window mode input */</td></tr>
<tr class="separator:a2045620772b17c1357d03fb9a725e502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eca39a0b908e5f73c9b01649d77cebf" id="r_a0eca39a0b908e5f73c9b01649d77cebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0eca39a0b908e5f73c9b01649d77cebf">HPM_TRGM0_OUTPUT_SRC_ACMP2_CH0_WIN</a>&#160;&#160;&#160;(0x58UL)  /* Comparator 4 window mode input */</td></tr>
<tr class="separator:a0eca39a0b908e5f73c9b01649d77cebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0184918043c2c0153719e9ffdc6d1ea1" id="r_a0184918043c2c0153719e9ffdc6d1ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0184918043c2c0153719e9ffdc6d1ea1">HPM_TRGM0_OUTPUT_SRC_ACMP2_CH1_WIN</a>&#160;&#160;&#160;(0x59UL)  /* Comparator 5 window mode input */</td></tr>
<tr class="separator:a0184918043c2c0153719e9ffdc6d1ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7499fa5c87e1086d2a33be34b7b8a22" id="r_aa7499fa5c87e1086d2a33be34b7b8a22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa7499fa5c87e1086d2a33be34b7b8a22">HPM_TRGM0_OUTPUT_SRC_ACMP3_CH0_WIN</a>&#160;&#160;&#160;(0x5AUL)  /* Comparator 6 window mode input */</td></tr>
<tr class="separator:aa7499fa5c87e1086d2a33be34b7b8a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a988f5993e38ef3e031dd154e61aa0bd6" id="r_a988f5993e38ef3e031dd154e61aa0bd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a988f5993e38ef3e031dd154e61aa0bd6">HPM_TRGM0_OUTPUT_SRC_ACMP3_CH1_WIN</a>&#160;&#160;&#160;(0x5BUL)  /* Comparator 7 window mode input */</td></tr>
<tr class="separator:a988f5993e38ef3e031dd154e61aa0bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad011c2b7e59ce3db740722d3a9feba1" id="r_aad011c2b7e59ce3db740722d3a9feba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad011c2b7e59ce3db740722d3a9feba1">HPM_TRGM0_OUTPUT_SRC_DAC0_BUFTRG</a>&#160;&#160;&#160;(0x5CUL)  /* DAC0 buffer mode starts to trigger; This bit is also activated as DAC0 ladder mode 0 */</td></tr>
<tr class="separator:aad011c2b7e59ce3db740722d3a9feba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c4ab9afee446677bc218e87ace345a4" id="r_a8c4ab9afee446677bc218e87ace345a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c4ab9afee446677bc218e87ace345a4">HPM_TRGM0_OUTPUT_SRC_DAC1_BUFTRG</a>&#160;&#160;&#160;(0x5DUL)  /* DAC1 buffer mode starts to trigger; This bit is also activated as DAC1 ladder mode 0 */</td></tr>
<tr class="separator:a8c4ab9afee446677bc218e87ace345a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bcc525dcbc2a840dd754363683cecf7" id="r_a2bcc525dcbc2a840dd754363683cecf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2bcc525dcbc2a840dd754363683cecf7">HPM_TRGM0_OUTPUT_SRC_GPTMR0_IN2</a>&#160;&#160;&#160;(0x5EUL)  /* GPTMR0 channel 2 input */</td></tr>
<tr class="separator:a2bcc525dcbc2a840dd754363683cecf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd7be5ab0ec2b28aa247f5f69945c76" id="r_a1bd7be5ab0ec2b28aa247f5f69945c76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1bd7be5ab0ec2b28aa247f5f69945c76">HPM_TRGM0_OUTPUT_SRC_GPTMR0_IN3</a>&#160;&#160;&#160;(0x5FUL)  /* GPTMR0 channel 3 input */</td></tr>
<tr class="separator:a1bd7be5ab0ec2b28aa247f5f69945c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a148059cf370cdeab93d3711052bbef65" id="r_a148059cf370cdeab93d3711052bbef65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a148059cf370cdeab93d3711052bbef65">HPM_TRGM0_OUTPUT_SRC_GPTMR0_SYNCI</a>&#160;&#160;&#160;(0x60UL)  /* GPTMR0 counter synchronous input */</td></tr>
<tr class="separator:a148059cf370cdeab93d3711052bbef65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e5ac5d3b9635a89653566e226bd1817" id="r_a8e5ac5d3b9635a89653566e226bd1817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e5ac5d3b9635a89653566e226bd1817">HPM_TRGM0_OUTPUT_SRC_GPTMR1_IN2</a>&#160;&#160;&#160;(0x61UL)  /* GPTMR1 channel 2 input */</td></tr>
<tr class="separator:a8e5ac5d3b9635a89653566e226bd1817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ef5d359a6704d7255c598860b17360a" id="r_a0ef5d359a6704d7255c598860b17360a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ef5d359a6704d7255c598860b17360a">HPM_TRGM0_OUTPUT_SRC_GPTMR1_IN3</a>&#160;&#160;&#160;(0x62UL)  /* GPTMR1 channel 3 input */</td></tr>
<tr class="separator:a0ef5d359a6704d7255c598860b17360a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58afe6dd2dd55d34c7db564b2abe8346" id="r_a58afe6dd2dd55d34c7db564b2abe8346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a58afe6dd2dd55d34c7db564b2abe8346">HPM_TRGM0_OUTPUT_SRC_GPTMR1_SYNCI</a>&#160;&#160;&#160;(0x63UL)  /* GPTMR1 counter synchronous input */</td></tr>
<tr class="separator:a58afe6dd2dd55d34c7db564b2abe8346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8ce83c5cbeaf4203669fc5d0deaded" id="r_add8ce83c5cbeaf4203669fc5d0deaded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#add8ce83c5cbeaf4203669fc5d0deaded">HPM_TRGM0_OUTPUT_SRC_GPTMR2_IN2</a>&#160;&#160;&#160;(0x64UL)  /* GPTMR2 channel 2 input; This bit is also activated as DAC0 ladder mode 1 */</td></tr>
<tr class="separator:add8ce83c5cbeaf4203669fc5d0deaded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad1c0d2f2b3344222689984111c309a6" id="r_aad1c0d2f2b3344222689984111c309a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad1c0d2f2b3344222689984111c309a6">HPM_TRGM0_OUTPUT_SRC_GPTMR2_IN3</a>&#160;&#160;&#160;(0x65UL)  /* GPTMR2 channel 3 input; This bit is also activated as DAC0 ladder mode 2 */</td></tr>
<tr class="separator:aad1c0d2f2b3344222689984111c309a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0bc1e8729c5529d4b56f92323a8cdc1" id="r_ad0bc1e8729c5529d4b56f92323a8cdc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad0bc1e8729c5529d4b56f92323a8cdc1">HPM_TRGM0_OUTPUT_SRC_GPTMR2_SYNCI</a>&#160;&#160;&#160;(0x66UL)  /* GPTMR2 counter synchronous input; This bit is also activated as DAC0 ladder mode 3 */</td></tr>
<tr class="separator:ad0bc1e8729c5529d4b56f92323a8cdc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90cfc308645df8330af874b8d2c46d63" id="r_a90cfc308645df8330af874b8d2c46d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90cfc308645df8330af874b8d2c46d63">HPM_TRGM0_OUTPUT_SRC_GPTMR3_IN2</a>&#160;&#160;&#160;(0x67UL)  /* GPTMR3 channel 2 input; This bit is also activated as DAC1 ladder mode 1 */</td></tr>
<tr class="separator:a90cfc308645df8330af874b8d2c46d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99d250ec424b528b80da4d707fa0e786" id="r_a99d250ec424b528b80da4d707fa0e786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a99d250ec424b528b80da4d707fa0e786">HPM_TRGM0_OUTPUT_SRC_GPTMR3_IN3</a>&#160;&#160;&#160;(0x68UL)  /* GPTMR3 channel 3 input; This bit is also activated as DAC1 ladder mode 2 */</td></tr>
<tr class="separator:a99d250ec424b528b80da4d707fa0e786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a133546f9b17c267bdafd59b390de147e" id="r_a133546f9b17c267bdafd59b390de147e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a133546f9b17c267bdafd59b390de147e">HPM_TRGM0_OUTPUT_SRC_GPTMR3_SYNCI</a>&#160;&#160;&#160;(0x69UL)  /* GPTMR3 counter synchronous input; This bit is also activated as DAC1 ladder mode 3 */</td></tr>
<tr class="separator:a133546f9b17c267bdafd59b390de147e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfcc3190683d7b34a729205685c36e69" id="r_acfcc3190683d7b34a729205685c36e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acfcc3190683d7b34a729205685c36e69">HPM_TRGM0_OUTPUT_SRC_PLB_IN_00</a>&#160;&#160;&#160;(0x6AUL)  /* PLB module input 00 */</td></tr>
<tr class="separator:acfcc3190683d7b34a729205685c36e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af950e1b52a217df22d6690903a5d16e6" id="r_af950e1b52a217df22d6690903a5d16e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af950e1b52a217df22d6690903a5d16e6">HPM_TRGM0_OUTPUT_SRC_PLB_IN_01</a>&#160;&#160;&#160;(0x6BUL)  /* PLB module input 01 */</td></tr>
<tr class="separator:af950e1b52a217df22d6690903a5d16e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25bf465e23af0cc6903de38336a05088" id="r_a25bf465e23af0cc6903de38336a05088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a25bf465e23af0cc6903de38336a05088">HPM_TRGM0_OUTPUT_SRC_PLB_IN_02</a>&#160;&#160;&#160;(0x6CUL)  /* PLB module input 02 */</td></tr>
<tr class="separator:a25bf465e23af0cc6903de38336a05088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc666e2f348dc61edbcbcf6f798c3b3" id="r_a3cc666e2f348dc61edbcbcf6f798c3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3cc666e2f348dc61edbcbcf6f798c3b3">HPM_TRGM0_OUTPUT_SRC_PLB_IN_03</a>&#160;&#160;&#160;(0x6DUL)  /* PLB module input 03 */</td></tr>
<tr class="separator:a3cc666e2f348dc61edbcbcf6f798c3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29658ffc58916dd8020317c43ca56103" id="r_a29658ffc58916dd8020317c43ca56103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a29658ffc58916dd8020317c43ca56103">HPM_TRGM0_OUTPUT_SRC_PLB_IN_04</a>&#160;&#160;&#160;(0x6EUL)  /* PLB module input 04 */</td></tr>
<tr class="separator:a29658ffc58916dd8020317c43ca56103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a687ede3395e2b45cf714efc094c3b65c" id="r_a687ede3395e2b45cf714efc094c3b65c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a687ede3395e2b45cf714efc094c3b65c">HPM_TRGM0_OUTPUT_SRC_PLB_IN_05</a>&#160;&#160;&#160;(0x6FUL)  /* PLB module input 05 */</td></tr>
<tr class="separator:a687ede3395e2b45cf714efc094c3b65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fdcbcb609bc8587719a6e60637774f" id="r_a56fdcbcb609bc8587719a6e60637774f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a56fdcbcb609bc8587719a6e60637774f">HPM_TRGM0_OUTPUT_SRC_PLB_IN_06</a>&#160;&#160;&#160;(0x70UL)  /* PLB module input 06 */</td></tr>
<tr class="separator:a56fdcbcb609bc8587719a6e60637774f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad365f2b8932cf28665f357af122c39e" id="r_aad365f2b8932cf28665f357af122c39e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad365f2b8932cf28665f357af122c39e">HPM_TRGM0_OUTPUT_SRC_PLB_IN_07</a>&#160;&#160;&#160;(0x71UL)  /* PLB module input 07 */</td></tr>
<tr class="separator:aad365f2b8932cf28665f357af122c39e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c93ff4b801b7e165df26747fb77668" id="r_a13c93ff4b801b7e165df26747fb77668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a13c93ff4b801b7e165df26747fb77668">HPM_TRGM0_OUTPUT_SRC_PLB_IN_08</a>&#160;&#160;&#160;(0x72UL)  /* PLB module input 08 */</td></tr>
<tr class="separator:a13c93ff4b801b7e165df26747fb77668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a441663efdeb0a98e8e77a4492ac9ab4d" id="r_a441663efdeb0a98e8e77a4492ac9ab4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a441663efdeb0a98e8e77a4492ac9ab4d">HPM_TRGM0_OUTPUT_SRC_PLB_IN_09</a>&#160;&#160;&#160;(0x73UL)  /* PLB module input 09 */</td></tr>
<tr class="separator:a441663efdeb0a98e8e77a4492ac9ab4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a794c03239a34dd78c12b0206b02fd342" id="r_a794c03239a34dd78c12b0206b02fd342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a794c03239a34dd78c12b0206b02fd342">HPM_TRGM0_OUTPUT_SRC_PLB_IN_10</a>&#160;&#160;&#160;(0x74UL)  /* PLB module input 10 */</td></tr>
<tr class="separator:a794c03239a34dd78c12b0206b02fd342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad084ac0a9678f30d841f5ef0b09a14e2" id="r_ad084ac0a9678f30d841f5ef0b09a14e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad084ac0a9678f30d841f5ef0b09a14e2">HPM_TRGM0_OUTPUT_SRC_PLB_IN_11</a>&#160;&#160;&#160;(0x75UL)  /* PLB module input 11 */</td></tr>
<tr class="separator:ad084ac0a9678f30d841f5ef0b09a14e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab92f0bb43c1babd24697999c45816fb9" id="r_ab92f0bb43c1babd24697999c45816fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab92f0bb43c1babd24697999c45816fb9">HPM_TRGM0_OUTPUT_SRC_PLB_IN_12</a>&#160;&#160;&#160;(0x76UL)  /* PLB module input 12 */</td></tr>
<tr class="separator:ab92f0bb43c1babd24697999c45816fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc0b4c68ead7d6d7e5d8033e5da2cf7" id="r_a0bc0b4c68ead7d6d7e5d8033e5da2cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0bc0b4c68ead7d6d7e5d8033e5da2cf7">HPM_TRGM0_OUTPUT_SRC_PLB_IN_13</a>&#160;&#160;&#160;(0x77UL)  /* PLB module input 13 */</td></tr>
<tr class="separator:a0bc0b4c68ead7d6d7e5d8033e5da2cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33e75866e3397c086db5a9c2335e8362" id="r_a33e75866e3397c086db5a9c2335e8362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a33e75866e3397c086db5a9c2335e8362">HPM_TRGM0_OUTPUT_SRC_PLB_IN_14</a>&#160;&#160;&#160;(0x78UL)  /* PLB module input 14 */</td></tr>
<tr class="separator:a33e75866e3397c086db5a9c2335e8362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab03ad377e16dcbb49542aecb77686a46" id="r_ab03ad377e16dcbb49542aecb77686a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab03ad377e16dcbb49542aecb77686a46">HPM_TRGM0_OUTPUT_SRC_PLB_IN_15</a>&#160;&#160;&#160;(0x79UL)  /* PLB module input 15 */</td></tr>
<tr class="separator:ab03ad377e16dcbb49542aecb77686a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadec6fb9b013ddbabebc809a7b256f75" id="r_aadec6fb9b013ddbabebc809a7b256f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aadec6fb9b013ddbabebc809a7b256f75">HPM_TRGM0_OUTPUT_SRC_PLB_IN_16</a>&#160;&#160;&#160;(0x7AUL)  /* PLB module input 16 */</td></tr>
<tr class="separator:aadec6fb9b013ddbabebc809a7b256f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57775d1265d4b7cc3aec98b6135118af" id="r_a57775d1265d4b7cc3aec98b6135118af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a57775d1265d4b7cc3aec98b6135118af">HPM_TRGM0_OUTPUT_SRC_PLB_IN_17</a>&#160;&#160;&#160;(0x7BUL)  /* PLB module input 17 */</td></tr>
<tr class="separator:a57775d1265d4b7cc3aec98b6135118af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc594e69ce8bdbd5e5c49e148fcd2fdd" id="r_afc594e69ce8bdbd5e5c49e148fcd2fdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc594e69ce8bdbd5e5c49e148fcd2fdd">HPM_TRGM0_OUTPUT_SRC_PLB_IN_18</a>&#160;&#160;&#160;(0x7CUL)  /* PLB module input 18 */</td></tr>
<tr class="separator:afc594e69ce8bdbd5e5c49e148fcd2fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54fe37c3ae49fb45784ae8783325c0de" id="r_a54fe37c3ae49fb45784ae8783325c0de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a54fe37c3ae49fb45784ae8783325c0de">HPM_TRGM0_OUTPUT_SRC_PLB_IN_19</a>&#160;&#160;&#160;(0x7DUL)  /* PLB module input 19 */</td></tr>
<tr class="separator:a54fe37c3ae49fb45784ae8783325c0de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928c9a09e11a606b3cc7ca4a2712f8b4" id="r_a928c9a09e11a606b3cc7ca4a2712f8b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a928c9a09e11a606b3cc7ca4a2712f8b4">HPM_TRGM0_OUTPUT_SRC_PLB_IN_20</a>&#160;&#160;&#160;(0x7EUL)  /* PLB module input 20 */</td></tr>
<tr class="separator:a928c9a09e11a606b3cc7ca4a2712f8b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a12a9dd529fa12702cc293190323f41" id="r_a0a12a9dd529fa12702cc293190323f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a12a9dd529fa12702cc293190323f41">HPM_TRGM0_OUTPUT_SRC_PLB_IN_21</a>&#160;&#160;&#160;(0x7FUL)  /* PLB module input 21 */</td></tr>
<tr class="separator:a0a12a9dd529fa12702cc293190323f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad834f64d5e0793c56e2da7c50a424cf1" id="r_ad834f64d5e0793c56e2da7c50a424cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad834f64d5e0793c56e2da7c50a424cf1">HPM_TRGM0_OUTPUT_SRC_PLB_IN_22</a>&#160;&#160;&#160;(0x80UL)  /* PLB module input 22 */</td></tr>
<tr class="separator:ad834f64d5e0793c56e2da7c50a424cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38b41864547f4d39cbfcdbe0da7df5e4" id="r_a38b41864547f4d39cbfcdbe0da7df5e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a38b41864547f4d39cbfcdbe0da7df5e4">HPM_TRGM0_OUTPUT_SRC_PLB_IN_23</a>&#160;&#160;&#160;(0x81UL)  /* PLB module input 23 */</td></tr>
<tr class="separator:a38b41864547f4d39cbfcdbe0da7df5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21f17562ed4b0569ca2e0e49bbe8b739" id="r_a21f17562ed4b0569ca2e0e49bbe8b739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a21f17562ed4b0569ca2e0e49bbe8b739">HPM_TRGM0_OUTPUT_SRC_PLB_IN_24</a>&#160;&#160;&#160;(0x82UL)  /* PLB module input 24 */</td></tr>
<tr class="separator:a21f17562ed4b0569ca2e0e49bbe8b739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aded0b2366a9ba422f06feef0738c5af9" id="r_aded0b2366a9ba422f06feef0738c5af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aded0b2366a9ba422f06feef0738c5af9">HPM_TRGM0_OUTPUT_SRC_PLB_IN_25</a>&#160;&#160;&#160;(0x83UL)  /* PLB module input 25 */</td></tr>
<tr class="separator:aded0b2366a9ba422f06feef0738c5af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b32db804807ffd3fdc552eb57d1ec9" id="r_ac5b32db804807ffd3fdc552eb57d1ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac5b32db804807ffd3fdc552eb57d1ec9">HPM_TRGM0_OUTPUT_SRC_PLB_IN_26</a>&#160;&#160;&#160;(0x84UL)  /* PLB module input 26 */</td></tr>
<tr class="separator:ac5b32db804807ffd3fdc552eb57d1ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d87e4a67baf32899ff20686a484cc9b" id="r_a0d87e4a67baf32899ff20686a484cc9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0d87e4a67baf32899ff20686a484cc9b">HPM_TRGM0_OUTPUT_SRC_PLB_IN_27</a>&#160;&#160;&#160;(0x85UL)  /* PLB module input 27 */</td></tr>
<tr class="separator:a0d87e4a67baf32899ff20686a484cc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20652467f4cc8578e82fbe990c0bcaa1" id="r_a20652467f4cc8578e82fbe990c0bcaa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a20652467f4cc8578e82fbe990c0bcaa1">HPM_TRGM0_OUTPUT_SRC_PLB_IN_28</a>&#160;&#160;&#160;(0x86UL)  /* PLB module input 28 */</td></tr>
<tr class="separator:a20652467f4cc8578e82fbe990c0bcaa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a943021189161953653f7ef665548ab62" id="r_a943021189161953653f7ef665548ab62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a943021189161953653f7ef665548ab62">HPM_TRGM0_OUTPUT_SRC_PLB_IN_29</a>&#160;&#160;&#160;(0x87UL)  /* PLB module input 29 */</td></tr>
<tr class="separator:a943021189161953653f7ef665548ab62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad99efd6647b1f607089a57abb1dd0f50" id="r_ad99efd6647b1f607089a57abb1dd0f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad99efd6647b1f607089a57abb1dd0f50">HPM_TRGM0_OUTPUT_SRC_PLB_IN_30</a>&#160;&#160;&#160;(0x88UL)  /* PLB module input 30 */</td></tr>
<tr class="separator:ad99efd6647b1f607089a57abb1dd0f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3108443f35e7dee65d2d01bf09c4bfc" id="r_ad3108443f35e7dee65d2d01bf09c4bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad3108443f35e7dee65d2d01bf09c4bfc">HPM_TRGM0_OUTPUT_SRC_PLB_IN_31</a>&#160;&#160;&#160;(0x89UL)  /* PLB module input 31 */</td></tr>
<tr class="separator:ad3108443f35e7dee65d2d01bf09c4bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78951f76359750c0ff7f158bba847770" id="r_a78951f76359750c0ff7f158bba847770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a78951f76359750c0ff7f158bba847770">HPM_TRGM0_OUTPUT_SRC_PLB_IN_32</a>&#160;&#160;&#160;(0x8AUL)  /* PLB module input 32 */</td></tr>
<tr class="separator:a78951f76359750c0ff7f158bba847770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a794586a72c2e40c8369c2bd78dfa4544" id="r_a794586a72c2e40c8369c2bd78dfa4544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a794586a72c2e40c8369c2bd78dfa4544">HPM_TRGM0_OUTPUT_SRC_PLB_IN_33</a>&#160;&#160;&#160;(0x8BUL)  /* PLB module input 33 */</td></tr>
<tr class="separator:a794586a72c2e40c8369c2bd78dfa4544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57624bc2b0185467bb12ea4774d36cae" id="r_a57624bc2b0185467bb12ea4774d36cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a57624bc2b0185467bb12ea4774d36cae">HPM_TRGM0_OUTPUT_SRC_PLB_IN_34</a>&#160;&#160;&#160;(0x8CUL)  /* PLB module input 34 */</td></tr>
<tr class="separator:a57624bc2b0185467bb12ea4774d36cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea81c76d61fe688552dd608b6056ceef" id="r_aea81c76d61fe688552dd608b6056ceef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aea81c76d61fe688552dd608b6056ceef">HPM_TRGM0_OUTPUT_SRC_PLB_IN_35</a>&#160;&#160;&#160;(0x8DUL)  /* PLB module input 35 */</td></tr>
<tr class="separator:aea81c76d61fe688552dd608b6056ceef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a015fbaf1ee9f9011e4278a58d29cc8fb" id="r_a015fbaf1ee9f9011e4278a58d29cc8fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a015fbaf1ee9f9011e4278a58d29cc8fb">HPM_TRGM0_OUTPUT_SRC_PLB_IN_36</a>&#160;&#160;&#160;(0x8EUL)  /* PLB module input 36 */</td></tr>
<tr class="separator:a015fbaf1ee9f9011e4278a58d29cc8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ceb96bb7656547d5cb229906d48689" id="r_a14ceb96bb7656547d5cb229906d48689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a14ceb96bb7656547d5cb229906d48689">HPM_TRGM0_OUTPUT_SRC_PLB_IN_37</a>&#160;&#160;&#160;(0x8FUL)  /* PLB module input 37 */</td></tr>
<tr class="separator:a14ceb96bb7656547d5cb229906d48689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a794775043275d4d771caa1c66ff8492b" id="r_a794775043275d4d771caa1c66ff8492b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a794775043275d4d771caa1c66ff8492b">HPM_TRGM0_OUTPUT_SRC_PLB_IN_38</a>&#160;&#160;&#160;(0x90UL)  /* PLB module input 38 */</td></tr>
<tr class="separator:a794775043275d4d771caa1c66ff8492b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6407b01b97533e28cfd466b494c03fb1" id="r_a6407b01b97533e28cfd466b494c03fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6407b01b97533e28cfd466b494c03fb1">HPM_TRGM0_OUTPUT_SRC_PLB_IN_39</a>&#160;&#160;&#160;(0x91UL)  /* PLB module input 39 */</td></tr>
<tr class="separator:a6407b01b97533e28cfd466b494c03fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf52cd3ce9e3cd3d0d4497d6e75e5baa" id="r_aaf52cd3ce9e3cd3d0d4497d6e75e5baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaf52cd3ce9e3cd3d0d4497d6e75e5baa">HPM_TRGM0_OUTPUT_SRC_PLB_IN_40</a>&#160;&#160;&#160;(0x92UL)  /* PLB module input 40 */</td></tr>
<tr class="separator:aaf52cd3ce9e3cd3d0d4497d6e75e5baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5abb612da152c62854d2eac30d688ac3" id="r_a5abb612da152c62854d2eac30d688ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5abb612da152c62854d2eac30d688ac3">HPM_TRGM0_OUTPUT_SRC_PLB_IN_41</a>&#160;&#160;&#160;(0x93UL)  /* PLB module input 41 */</td></tr>
<tr class="separator:a5abb612da152c62854d2eac30d688ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a478786018fffe7d72d220371d5520ddf" id="r_a478786018fffe7d72d220371d5520ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a478786018fffe7d72d220371d5520ddf">HPM_TRGM0_OUTPUT_SRC_PLB_IN_42</a>&#160;&#160;&#160;(0x94UL)  /* PLB module input 42 */</td></tr>
<tr class="separator:a478786018fffe7d72d220371d5520ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca565fa3c4cd734b3643abf1d9e8a40b" id="r_aca565fa3c4cd734b3643abf1d9e8a40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aca565fa3c4cd734b3643abf1d9e8a40b">HPM_TRGM0_OUTPUT_SRC_PLB_IN_43</a>&#160;&#160;&#160;(0x95UL)  /* PLB module input 43 */</td></tr>
<tr class="separator:aca565fa3c4cd734b3643abf1d9e8a40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d0bfbce9642954b78f9c8f917aaf201" id="r_a7d0bfbce9642954b78f9c8f917aaf201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7d0bfbce9642954b78f9c8f917aaf201">HPM_TRGM0_OUTPUT_SRC_PLB_IN_44</a>&#160;&#160;&#160;(0x96UL)  /* PLB module input 44 */</td></tr>
<tr class="separator:a7d0bfbce9642954b78f9c8f917aaf201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86759472e181a2cbe67ab1df626c2af7" id="r_a86759472e181a2cbe67ab1df626c2af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a86759472e181a2cbe67ab1df626c2af7">HPM_TRGM0_OUTPUT_SRC_PLB_IN_45</a>&#160;&#160;&#160;(0x97UL)  /* PLB module input 45 */</td></tr>
<tr class="separator:a86759472e181a2cbe67ab1df626c2af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a709d281143af014a76e1387e4a72864c" id="r_a709d281143af014a76e1387e4a72864c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a709d281143af014a76e1387e4a72864c">HPM_TRGM0_OUTPUT_SRC_PLB_IN_46</a>&#160;&#160;&#160;(0x98UL)  /* PLB module input 46 */</td></tr>
<tr class="separator:a709d281143af014a76e1387e4a72864c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a681458136f64463d0f9c19c8af418d14" id="r_a681458136f64463d0f9c19c8af418d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a681458136f64463d0f9c19c8af418d14">HPM_TRGM0_OUTPUT_SRC_PLB_IN_47</a>&#160;&#160;&#160;(0x99UL)  /* PLB module input 47 */</td></tr>
<tr class="separator:a681458136f64463d0f9c19c8af418d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9de31a0a00b035c0da0280de4f00d043" id="r_a9de31a0a00b035c0da0280de4f00d043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9de31a0a00b035c0da0280de4f00d043">HPM_TRGM0_OUTPUT_SRC_PLB_IN_48</a>&#160;&#160;&#160;(0x9AUL)  /* PLB module input 48 */</td></tr>
<tr class="separator:a9de31a0a00b035c0da0280de4f00d043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3d2424237b2f50a4b021cf21e9760df" id="r_aa3d2424237b2f50a4b021cf21e9760df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3d2424237b2f50a4b021cf21e9760df">HPM_TRGM0_OUTPUT_SRC_PLB_IN_49</a>&#160;&#160;&#160;(0x9BUL)  /* PLB module input 49 */</td></tr>
<tr class="separator:aa3d2424237b2f50a4b021cf21e9760df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dca6c89d95787992aeee201644decce" id="r_a9dca6c89d95787992aeee201644decce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9dca6c89d95787992aeee201644decce">HPM_TRGM0_OUTPUT_SRC_PLB_IN_50</a>&#160;&#160;&#160;(0x9CUL)  /* PLB module input 50 */</td></tr>
<tr class="separator:a9dca6c89d95787992aeee201644decce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1df273e8f9fe52812bac4da0d1447b02" id="r_a1df273e8f9fe52812bac4da0d1447b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1df273e8f9fe52812bac4da0d1447b02">HPM_TRGM0_OUTPUT_SRC_PLB_IN_51</a>&#160;&#160;&#160;(0x9DUL)  /* PLB module input 51 */</td></tr>
<tr class="separator:a1df273e8f9fe52812bac4da0d1447b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d121d7bd95b3084613094094b58bb99" id="r_a8d121d7bd95b3084613094094b58bb99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d121d7bd95b3084613094094b58bb99">HPM_TRGM0_OUTPUT_SRC_PLB_IN_52</a>&#160;&#160;&#160;(0x9EUL)  /* PLB module input 52 */</td></tr>
<tr class="separator:a8d121d7bd95b3084613094094b58bb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a106faef18fb9f29645a5cabdd2cb82da" id="r_a106faef18fb9f29645a5cabdd2cb82da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a106faef18fb9f29645a5cabdd2cb82da">HPM_TRGM0_OUTPUT_SRC_PLB_IN_53</a>&#160;&#160;&#160;(0x9FUL)  /* PLB module input 53 */</td></tr>
<tr class="separator:a106faef18fb9f29645a5cabdd2cb82da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c08c6840242acdcaa4a13c6e43d56c8" id="r_a7c08c6840242acdcaa4a13c6e43d56c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c08c6840242acdcaa4a13c6e43d56c8">HPM_TRGM0_OUTPUT_SRC_PLB_IN_54</a>&#160;&#160;&#160;(0xA0UL)  /* PLB module input 54 */</td></tr>
<tr class="separator:a7c08c6840242acdcaa4a13c6e43d56c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fb0f49f61827ff93b57c25a72a1223e" id="r_a0fb0f49f61827ff93b57c25a72a1223e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0fb0f49f61827ff93b57c25a72a1223e">HPM_TRGM0_OUTPUT_SRC_PLB_IN_55</a>&#160;&#160;&#160;(0xA1UL)  /* PLB module input 55 */</td></tr>
<tr class="separator:a0fb0f49f61827ff93b57c25a72a1223e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96a485462cbee4b945b536ea2fd831ee" id="r_a96a485462cbee4b945b536ea2fd831ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96a485462cbee4b945b536ea2fd831ee">HPM_TRGM0_OUTPUT_SRC_PLB_IN_56</a>&#160;&#160;&#160;(0xA2UL)  /* PLB module input 56 */</td></tr>
<tr class="separator:a96a485462cbee4b945b536ea2fd831ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2137e9da30c9fdb0463766c4375ccdd" id="r_aa2137e9da30c9fdb0463766c4375ccdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa2137e9da30c9fdb0463766c4375ccdd">HPM_TRGM0_OUTPUT_SRC_PLB_IN_57</a>&#160;&#160;&#160;(0xA3UL)  /* PLB module input 57 */</td></tr>
<tr class="separator:aa2137e9da30c9fdb0463766c4375ccdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afec4137e27fe53e51c415f8e7e3c34fe" id="r_afec4137e27fe53e51c415f8e7e3c34fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afec4137e27fe53e51c415f8e7e3c34fe">HPM_TRGM0_OUTPUT_SRC_PLB_IN_58</a>&#160;&#160;&#160;(0xA4UL)  /* PLB module input 58 */</td></tr>
<tr class="separator:afec4137e27fe53e51c415f8e7e3c34fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac54e2a76c240f2a6da2cc91954e5ff45" id="r_ac54e2a76c240f2a6da2cc91954e5ff45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac54e2a76c240f2a6da2cc91954e5ff45">HPM_TRGM0_OUTPUT_SRC_PLB_IN_59</a>&#160;&#160;&#160;(0xA5UL)  /* PLB module input 59 */</td></tr>
<tr class="separator:ac54e2a76c240f2a6da2cc91954e5ff45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb8b56a9e3276d056f7247335a1afc8" id="r_acfb8b56a9e3276d056f7247335a1afc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acfb8b56a9e3276d056f7247335a1afc8">HPM_TRGM0_OUTPUT_SRC_PLB_IN_60</a>&#160;&#160;&#160;(0xA6UL)  /* PLB module input 60 */</td></tr>
<tr class="separator:acfb8b56a9e3276d056f7247335a1afc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb8a2288d583ff9c9a7570d16e71f29" id="r_aaeb8a2288d583ff9c9a7570d16e71f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaeb8a2288d583ff9c9a7570d16e71f29">HPM_TRGM0_OUTPUT_SRC_PLB_IN_61</a>&#160;&#160;&#160;(0xA7UL)  /* PLB module input 61 */</td></tr>
<tr class="separator:aaeb8a2288d583ff9c9a7570d16e71f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32a072508b7d5b3d8ae016b7eaf0cc0e" id="r_a32a072508b7d5b3d8ae016b7eaf0cc0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a32a072508b7d5b3d8ae016b7eaf0cc0e">HPM_TRGM0_OUTPUT_SRC_PLB_IN_62</a>&#160;&#160;&#160;(0xA8UL)  /* PLB module input 62 */</td></tr>
<tr class="separator:a32a072508b7d5b3d8ae016b7eaf0cc0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61c87183f33e48f756c7e1c31019e6a9" id="r_a61c87183f33e48f756c7e1c31019e6a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61c87183f33e48f756c7e1c31019e6a9">HPM_TRGM0_OUTPUT_SRC_PLB_IN_63</a>&#160;&#160;&#160;(0xA9UL)  /* PLB module input 63 */</td></tr>
<tr class="separator:a61c87183f33e48f756c7e1c31019e6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b276042eea007edc93a11e5cbb03339" id="r_a7b276042eea007edc93a11e5cbb03339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b276042eea007edc93a11e5cbb03339">HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN0</a>&#160;&#160;&#160;(0xAAUL)  /* PWM0 triggers input 0 */</td></tr>
<tr class="separator:a7b276042eea007edc93a11e5cbb03339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cef5b06976e689a19a7552609fe682d" id="r_a3cef5b06976e689a19a7552609fe682d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3cef5b06976e689a19a7552609fe682d">HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN1</a>&#160;&#160;&#160;(0xABUL)  /* PWM0 triggers input 1 */</td></tr>
<tr class="separator:a3cef5b06976e689a19a7552609fe682d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a025aa5b0dee5f06038d685d5ee7185e7" id="r_a025aa5b0dee5f06038d685d5ee7185e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a025aa5b0dee5f06038d685d5ee7185e7">HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN2</a>&#160;&#160;&#160;(0xACUL)  /* PWM0 triggers input 2 */</td></tr>
<tr class="separator:a025aa5b0dee5f06038d685d5ee7185e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbfe9a7cd233499342939b4e17d78971" id="r_adbfe9a7cd233499342939b4e17d78971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adbfe9a7cd233499342939b4e17d78971">HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN3</a>&#160;&#160;&#160;(0xADUL)  /* PWM0 triggers input 3 */</td></tr>
<tr class="separator:adbfe9a7cd233499342939b4e17d78971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf5f63979a6fd624f203c0e0cf8b135d" id="r_adf5f63979a6fd624f203c0e0cf8b135d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf5f63979a6fd624f203c0e0cf8b135d">HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN4</a>&#160;&#160;&#160;(0xAEUL)  /* PWM0 triggers input 4 */</td></tr>
<tr class="separator:adf5f63979a6fd624f203c0e0cf8b135d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7ed9cc25d99a3889ecc35f4bcb3751a" id="r_aa7ed9cc25d99a3889ecc35f4bcb3751a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa7ed9cc25d99a3889ecc35f4bcb3751a">HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN5</a>&#160;&#160;&#160;(0xAFUL)  /* PWM0 triggers input 5 */</td></tr>
<tr class="separator:aa7ed9cc25d99a3889ecc35f4bcb3751a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af784743391fa739273a077c39839abd2" id="r_af784743391fa739273a077c39839abd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af784743391fa739273a077c39839abd2">HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN6</a>&#160;&#160;&#160;(0xB0UL)  /* PWM0 triggers input 6 */</td></tr>
<tr class="separator:af784743391fa739273a077c39839abd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13938508e93d6ecab0a39c6e21eac558" id="r_a13938508e93d6ecab0a39c6e21eac558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a13938508e93d6ecab0a39c6e21eac558">HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN7</a>&#160;&#160;&#160;(0xB1UL)  /* PWM0 triggers input 7 */</td></tr>
<tr class="separator:a13938508e93d6ecab0a39c6e21eac558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a241f7c9fa1e28af9b80a528f139827c5" id="r_a241f7c9fa1e28af9b80a528f139827c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a241f7c9fa1e28af9b80a528f139827c5">HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN0</a>&#160;&#160;&#160;(0xB2UL)  /* PWM1 triggers input 0 */</td></tr>
<tr class="separator:a241f7c9fa1e28af9b80a528f139827c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47f0fd6a7a39673d04024d59ecd81b34" id="r_a47f0fd6a7a39673d04024d59ecd81b34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a47f0fd6a7a39673d04024d59ecd81b34">HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN1</a>&#160;&#160;&#160;(0xB3UL)  /* PWM1 triggers input 1 */</td></tr>
<tr class="separator:a47f0fd6a7a39673d04024d59ecd81b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4c9f727edf2754392462b3be4b202dd" id="r_af4c9f727edf2754392462b3be4b202dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af4c9f727edf2754392462b3be4b202dd">HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN2</a>&#160;&#160;&#160;(0xB4UL)  /* PWM1 triggers input 2 */</td></tr>
<tr class="separator:af4c9f727edf2754392462b3be4b202dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ba7e9d643956eda251215de51a4576" id="r_ac4ba7e9d643956eda251215de51a4576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac4ba7e9d643956eda251215de51a4576">HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN3</a>&#160;&#160;&#160;(0xB5UL)  /* PWM1 triggers input 3 */</td></tr>
<tr class="separator:ac4ba7e9d643956eda251215de51a4576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c9b605b46a8399960029e52f84b31b" id="r_ab6c9b605b46a8399960029e52f84b31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab6c9b605b46a8399960029e52f84b31b">HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN4</a>&#160;&#160;&#160;(0xB6UL)  /* PWM1 triggers input 4 */</td></tr>
<tr class="separator:ab6c9b605b46a8399960029e52f84b31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ce3a0a7e5582643e30c6bf127ac955f" id="r_a2ce3a0a7e5582643e30c6bf127ac955f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ce3a0a7e5582643e30c6bf127ac955f">HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN5</a>&#160;&#160;&#160;(0xB7UL)  /* PWM1 triggers input 5 */</td></tr>
<tr class="separator:a2ce3a0a7e5582643e30c6bf127ac955f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cb55d6c5dfc646ad1368f01181f7c78" id="r_a5cb55d6c5dfc646ad1368f01181f7c78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5cb55d6c5dfc646ad1368f01181f7c78">HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN6</a>&#160;&#160;&#160;(0xB8UL)  /* PWM1 triggers input 6 */</td></tr>
<tr class="separator:a5cb55d6c5dfc646ad1368f01181f7c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6573b4bc2e628c1b3f71f1ce79961f6e" id="r_a6573b4bc2e628c1b3f71f1ce79961f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6573b4bc2e628c1b3f71f1ce79961f6e">HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN7</a>&#160;&#160;&#160;(0xB9UL)  /* PWM1 triggers input 7 */</td></tr>
<tr class="separator:a6573b4bc2e628c1b3f71f1ce79961f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f1e1ef3c3052a7993c59bf9672c0e4" id="r_a10f1e1ef3c3052a7993c59bf9672c0e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10f1e1ef3c3052a7993c59bf9672c0e4">HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN0</a>&#160;&#160;&#160;(0xBAUL)  /* PWM2 triggers input 0 */</td></tr>
<tr class="separator:a10f1e1ef3c3052a7993c59bf9672c0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c18de2ac3cf5d1a403033f8f2cf72e" id="r_a29c18de2ac3cf5d1a403033f8f2cf72e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a29c18de2ac3cf5d1a403033f8f2cf72e">HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN1</a>&#160;&#160;&#160;(0xBBUL)  /* PWM2 triggers input 1 */</td></tr>
<tr class="separator:a29c18de2ac3cf5d1a403033f8f2cf72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f03fc58bd631f00c28edb86028f1c37" id="r_a1f03fc58bd631f00c28edb86028f1c37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f03fc58bd631f00c28edb86028f1c37">HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN2</a>&#160;&#160;&#160;(0xBCUL)  /* PWM2 triggers input 2 */</td></tr>
<tr class="separator:a1f03fc58bd631f00c28edb86028f1c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79f69efaf4d6b6d5a1bb4cbea0274df1" id="r_a79f69efaf4d6b6d5a1bb4cbea0274df1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79f69efaf4d6b6d5a1bb4cbea0274df1">HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN3</a>&#160;&#160;&#160;(0xBDUL)  /* PWM2 triggers input 3 */</td></tr>
<tr class="separator:a79f69efaf4d6b6d5a1bb4cbea0274df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4fe313d5ed1ca78517d8494fff8bbf0" id="r_af4fe313d5ed1ca78517d8494fff8bbf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af4fe313d5ed1ca78517d8494fff8bbf0">HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN4</a>&#160;&#160;&#160;(0xBEUL)  /* PWM2 triggers input 4 */</td></tr>
<tr class="separator:af4fe313d5ed1ca78517d8494fff8bbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab51fac91a8f9de6f85a9a4e15261f40e" id="r_ab51fac91a8f9de6f85a9a4e15261f40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab51fac91a8f9de6f85a9a4e15261f40e">HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN5</a>&#160;&#160;&#160;(0xBFUL)  /* PWM2 triggers input 5 */</td></tr>
<tr class="separator:ab51fac91a8f9de6f85a9a4e15261f40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6cda86cc5d11e42d9521c1d70fceb09" id="r_af6cda86cc5d11e42d9521c1d70fceb09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6cda86cc5d11e42d9521c1d70fceb09">HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN6</a>&#160;&#160;&#160;(0xC0UL)  /* PWM2 triggers input 6 */</td></tr>
<tr class="separator:af6cda86cc5d11e42d9521c1d70fceb09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdcad8e62e327e0372f2a21f6fdaaa85" id="r_acdcad8e62e327e0372f2a21f6fdaaa85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acdcad8e62e327e0372f2a21f6fdaaa85">HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN7</a>&#160;&#160;&#160;(0xC1UL)  /* PWM2 triggers input 7 */</td></tr>
<tr class="separator:acdcad8e62e327e0372f2a21f6fdaaa85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a17bdd54a7ef01673355c270da266e8" id="r_a9a17bdd54a7ef01673355c270da266e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a17bdd54a7ef01673355c270da266e8">HPM_TRGM0_OUTPUT_SRC_MCAN_PTPC0_CAP</a>&#160;&#160;&#160;(0xCAUL)  /* PTPC input capture 0 */</td></tr>
<tr class="separator:a9a17bdd54a7ef01673355c270da266e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a190ab263ee178550e3b01754f9118bf6" id="r_a190ab263ee178550e3b01754f9118bf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a190ab263ee178550e3b01754f9118bf6">HPM_TRGM0_OUTPUT_SRC_MCAN_PTPC1_CAP</a>&#160;&#160;&#160;(0xCBUL)  /* PTPC input capture 1 */</td></tr>
<tr class="separator:a190ab263ee178550e3b01754f9118bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd7f4051bf2f45155feb7ea020e9a0c3" id="r_afd7f4051bf2f45155feb7ea020e9a0c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd7f4051bf2f45155feb7ea020e9a0c3">HPM_TRGM0_OUTPUT_SRC_UART_TRIG0</a>&#160;&#160;&#160;(0xCCUL)  /* UART0/1/2/3 Trigger signal */</td></tr>
<tr class="separator:afd7f4051bf2f45155feb7ea020e9a0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a8e5039f9be25ee8ca7e3efefd0a28" id="r_ab8a8e5039f9be25ee8ca7e3efefd0a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8a8e5039f9be25ee8ca7e3efefd0a28">HPM_TRGM0_OUTPUT_SRC_UART_TRIG1</a>&#160;&#160;&#160;(0xCDUL)  /* UART4/5/6/7 Trigger signal */</td></tr>
<tr class="separator:ab8a8e5039f9be25ee8ca7e3efefd0a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38bc4ffd047e81ac6a13ea5cad3737ff" id="r_a38bc4ffd047e81ac6a13ea5cad3737ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a38bc4ffd047e81ac6a13ea5cad3737ff">HPM_TRGM0_OUTPUT_SRC_SYNCTIMER_TRIG</a>&#160;&#160;&#160;(0xCEUL)  /* SYNT triggers input */</td></tr>
<tr class="separator:a38bc4ffd047e81ac6a13ea5cad3737ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbd4612b84128a4d1e08991f8b483c3d" id="r_acbd4612b84128a4d1e08991f8b483c3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acbd4612b84128a4d1e08991f8b483c3d">HPM_TRGM0_OUTPUT_SRC_TRGM_IRQ0</a>&#160;&#160;&#160;(0xCFUL)  /* TRGM interrupt signal 0 */</td></tr>
<tr class="separator:acbd4612b84128a4d1e08991f8b483c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f32a00614890f8275bfe529714a87a9" id="r_a7f32a00614890f8275bfe529714a87a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7f32a00614890f8275bfe529714a87a9">HPM_TRGM0_OUTPUT_SRC_TRGM_IRQ1</a>&#160;&#160;&#160;(0xD0UL)  /* TRGM interrupt signal 1 */</td></tr>
<tr class="separator:a7f32a00614890f8275bfe529714a87a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fec8fb5475c2113b8a5b342faa41ad4" id="r_a3fec8fb5475c2113b8a5b342faa41ad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3fec8fb5475c2113b8a5b342faa41ad4">HPM_TRGM0_OUTPUT_SRC_TRGM_DMA0</a>&#160;&#160;&#160;(0xD1UL)  /* TRGM DMA request 0 */</td></tr>
<tr class="separator:a3fec8fb5475c2113b8a5b342faa41ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ec61c877b45738f20161053b65dc0db" id="r_a4ec61c877b45738f20161053b65dc0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4ec61c877b45738f20161053b65dc0db">HPM_TRGM0_OUTPUT_SRC_TRGM_DMA1</a>&#160;&#160;&#160;(0xD2UL)  /* TRGM DMA request 1 */</td></tr>
<tr class="separator:a4ec61c877b45738f20161053b65dc0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8941e07a6a4058a9372410b49230652" id="r_ac8941e07a6a4058a9372410b49230652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac8941e07a6a4058a9372410b49230652">HPM_TRGM0_OUTPUT_SRC_MTG0_TRIG_IN0</a>&#160;&#160;&#160;(0xD3UL)  /* MTG0 triggers input 0 */</td></tr>
<tr class="separator:ac8941e07a6a4058a9372410b49230652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab96dc54979af3f711ab1ebea79338deb" id="r_ab96dc54979af3f711ab1ebea79338deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab96dc54979af3f711ab1ebea79338deb">HPM_TRGM0_OUTPUT_SRC_MTG0_TRIG_IN1</a>&#160;&#160;&#160;(0xD4UL)  /* MTG0 triggers input 1 */</td></tr>
<tr class="separator:ab96dc54979af3f711ab1ebea79338deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4932dac6e00539dca561cc124b5959e9" id="r_a4932dac6e00539dca561cc124b5959e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4932dac6e00539dca561cc124b5959e9">HPM_TRGM0_OUTPUT_SRC_MTG0_TRIG_IN2</a>&#160;&#160;&#160;(0xD5UL)  /* MTG0 triggers input 2 */</td></tr>
<tr class="separator:a4932dac6e00539dca561cc124b5959e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64372e515cbaae0bb9c8d13d78c8e8e5" id="r_a64372e515cbaae0bb9c8d13d78c8e8e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a64372e515cbaae0bb9c8d13d78c8e8e5">HPM_TRGM0_OUTPUT_SRC_MTG0_TRIG_IN3</a>&#160;&#160;&#160;(0xD6UL)  /* MTG0 triggers input 3 */</td></tr>
<tr class="separator:a64372e515cbaae0bb9c8d13d78c8e8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cdec06a91c71cd5c7adbebebd8d519e" id="r_a6cdec06a91c71cd5c7adbebebd8d519e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6cdec06a91c71cd5c7adbebebd8d519e">HPM_TRGM0_OUTPUT_SRC_SYNT_TRIG_IN</a>&#160;&#160;&#160;(0xD7UL)  /* SYNT triggers input */</td></tr>
<tr class="separator:a6cdec06a91c71cd5c7adbebebd8d519e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7370e364bb640985fa16d684b808381f" id="r_a7370e364bb640985fa16d684b808381f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7370e364bb640985fa16d684b808381f">HPM_TRGM0_FILTER_SRC_PWM0_IN0</a>&#160;&#160;&#160;(0x0UL)   /* PWM timer 0 capture Input 0 */</td></tr>
<tr class="separator:a7370e364bb640985fa16d684b808381f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a247e41b67fbc4514bbb077fa2f82f014" id="r_a247e41b67fbc4514bbb077fa2f82f014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a247e41b67fbc4514bbb077fa2f82f014">HPM_TRGM0_FILTER_SRC_PWM0_IN1</a>&#160;&#160;&#160;(0x1UL)   /* PWM timer 0 capture Input 1 */</td></tr>
<tr class="separator:a247e41b67fbc4514bbb077fa2f82f014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7280d12924fe34ede8c9f2cc24364a41" id="r_a7280d12924fe34ede8c9f2cc24364a41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7280d12924fe34ede8c9f2cc24364a41">HPM_TRGM0_FILTER_SRC_PWM0_IN2</a>&#160;&#160;&#160;(0x2UL)   /* PWM timer 0 capture Input 2 */</td></tr>
<tr class="separator:a7280d12924fe34ede8c9f2cc24364a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af606d494e9e320e0c71f57ceaf53ae68" id="r_af606d494e9e320e0c71f57ceaf53ae68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af606d494e9e320e0c71f57ceaf53ae68">HPM_TRGM0_FILTER_SRC_PWM0_IN3</a>&#160;&#160;&#160;(0x3UL)   /* PWM timer 0 capture Input 3 */</td></tr>
<tr class="separator:af606d494e9e320e0c71f57ceaf53ae68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e6d39867de06007d937900958f2a3a" id="r_af5e6d39867de06007d937900958f2a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af5e6d39867de06007d937900958f2a3a">HPM_TRGM0_FILTER_SRC_PWM0_IN4</a>&#160;&#160;&#160;(0x4UL)   /* PWM timer 0 capture Input 4 */</td></tr>
<tr class="separator:af5e6d39867de06007d937900958f2a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfaa0fb0a3bd6cc4b482703b291f567d" id="r_acfaa0fb0a3bd6cc4b482703b291f567d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acfaa0fb0a3bd6cc4b482703b291f567d">HPM_TRGM0_FILTER_SRC_PWM0_IN5</a>&#160;&#160;&#160;(0x5UL)   /* PWM timer 0 capture Input 5 */</td></tr>
<tr class="separator:acfaa0fb0a3bd6cc4b482703b291f567d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48c808164568f8bbac2294a8934b4a51" id="r_a48c808164568f8bbac2294a8934b4a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a48c808164568f8bbac2294a8934b4a51">HPM_TRGM0_FILTER_SRC_PWM0_IN6</a>&#160;&#160;&#160;(0x6UL)   /* PWM timer 0 capture Input 6 */</td></tr>
<tr class="separator:a48c808164568f8bbac2294a8934b4a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f4f4fe24bf89cfac644ac45ce4f1dee" id="r_a1f4f4fe24bf89cfac644ac45ce4f1dee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f4f4fe24bf89cfac644ac45ce4f1dee">HPM_TRGM0_FILTER_SRC_PWM0_IN7</a>&#160;&#160;&#160;(0x7UL)   /* PWM timer 0 capture Input 7 */</td></tr>
<tr class="separator:a1f4f4fe24bf89cfac644ac45ce4f1dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a137faed4b2a692e2e8b1f1f49db4a1c9" id="r_a137faed4b2a692e2e8b1f1f49db4a1c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a137faed4b2a692e2e8b1f1f49db4a1c9">HPM_TRGM0_FILTER_SRC_PWM1_IN0</a>&#160;&#160;&#160;(0x8UL)   /* PWM timer 1 capture Input 0 */</td></tr>
<tr class="separator:a137faed4b2a692e2e8b1f1f49db4a1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b88c9f0b6939ca2ecfbfb1bffbc553" id="r_ad9b88c9f0b6939ca2ecfbfb1bffbc553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9b88c9f0b6939ca2ecfbfb1bffbc553">HPM_TRGM0_FILTER_SRC_PWM1_IN1</a>&#160;&#160;&#160;(0x9UL)   /* PWM timer 1 capture Input 1 */</td></tr>
<tr class="separator:ad9b88c9f0b6939ca2ecfbfb1bffbc553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbecd10c99ee685ef6478664e5afd8c8" id="r_afbecd10c99ee685ef6478664e5afd8c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afbecd10c99ee685ef6478664e5afd8c8">HPM_TRGM0_FILTER_SRC_PWM1_IN2</a>&#160;&#160;&#160;(0xAUL)   /* PWM timer 1 capture Input 2 */</td></tr>
<tr class="separator:afbecd10c99ee685ef6478664e5afd8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7914c4abaa40387e48f48812f1f3853c" id="r_a7914c4abaa40387e48f48812f1f3853c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7914c4abaa40387e48f48812f1f3853c">HPM_TRGM0_FILTER_SRC_PWM1_IN3</a>&#160;&#160;&#160;(0xBUL)   /* PWM timer 1 capture Input 3 */</td></tr>
<tr class="separator:a7914c4abaa40387e48f48812f1f3853c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957da9b901ebf86418e41def118c21a2" id="r_a957da9b901ebf86418e41def118c21a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a957da9b901ebf86418e41def118c21a2">HPM_TRGM0_FILTER_SRC_PWM1_IN4</a>&#160;&#160;&#160;(0xCUL)   /* PWM timer 1 capture Input 4 */</td></tr>
<tr class="separator:a957da9b901ebf86418e41def118c21a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63584eb9fd7424a016621fd919fc86d7" id="r_a63584eb9fd7424a016621fd919fc86d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63584eb9fd7424a016621fd919fc86d7">HPM_TRGM0_FILTER_SRC_PWM1_IN5</a>&#160;&#160;&#160;(0xDUL)   /* PWM timer 1 capture Input 5 */</td></tr>
<tr class="separator:a63584eb9fd7424a016621fd919fc86d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2225afa5f23bc380aacd666be017ee65" id="r_a2225afa5f23bc380aacd666be017ee65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2225afa5f23bc380aacd666be017ee65">HPM_TRGM0_FILTER_SRC_PWM1_IN6</a>&#160;&#160;&#160;(0xEUL)   /* PWM timer 1 capture Input 6 */</td></tr>
<tr class="separator:a2225afa5f23bc380aacd666be017ee65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad42b42e82940af1e62cbf9e065a397a5" id="r_ad42b42e82940af1e62cbf9e065a397a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad42b42e82940af1e62cbf9e065a397a5">HPM_TRGM0_FILTER_SRC_PWM1_IN7</a>&#160;&#160;&#160;(0xFUL)   /* PWM timer 1 capture Input 7 */</td></tr>
<tr class="separator:ad42b42e82940af1e62cbf9e065a397a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfab0868335b368a8ef281c59af3db3f" id="r_acfab0868335b368a8ef281c59af3db3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acfab0868335b368a8ef281c59af3db3f">HPM_TRGM0_FILTER_SRC_PWM2_IN0</a>&#160;&#160;&#160;(0x10UL)  /* PWM timer 2 capture Input 0 */</td></tr>
<tr class="separator:acfab0868335b368a8ef281c59af3db3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36222d6517913029eb098197e4c7c5be" id="r_a36222d6517913029eb098197e4c7c5be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a36222d6517913029eb098197e4c7c5be">HPM_TRGM0_FILTER_SRC_PWM2_IN1</a>&#160;&#160;&#160;(0x11UL)  /* PWM timer 2 capture Input 1 */</td></tr>
<tr class="separator:a36222d6517913029eb098197e4c7c5be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56b601eb50d9172a5e27e3521fd7eb06" id="r_a56b601eb50d9172a5e27e3521fd7eb06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a56b601eb50d9172a5e27e3521fd7eb06">HPM_TRGM0_FILTER_SRC_PWM2_IN2</a>&#160;&#160;&#160;(0x12UL)  /* PWM timer 2 capture Input 2 */</td></tr>
<tr class="separator:a56b601eb50d9172a5e27e3521fd7eb06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9184e08835b2214ebcec2d9ea275c3c" id="r_aa9184e08835b2214ebcec2d9ea275c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa9184e08835b2214ebcec2d9ea275c3c">HPM_TRGM0_FILTER_SRC_PWM2_IN3</a>&#160;&#160;&#160;(0x13UL)  /* PWM timer 2 capture Input 3 */</td></tr>
<tr class="separator:aa9184e08835b2214ebcec2d9ea275c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca144d875ea529ff7bfd6e6eb1b5b81" id="r_abca144d875ea529ff7bfd6e6eb1b5b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abca144d875ea529ff7bfd6e6eb1b5b81">HPM_TRGM0_FILTER_SRC_PWM2_IN4</a>&#160;&#160;&#160;(0x14UL)  /* PWM timer 2 capture Input 4 */</td></tr>
<tr class="separator:abca144d875ea529ff7bfd6e6eb1b5b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5191194e80fdd13fa22ce019a43944ba" id="r_a5191194e80fdd13fa22ce019a43944ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5191194e80fdd13fa22ce019a43944ba">HPM_TRGM0_FILTER_SRC_PWM2_IN5</a>&#160;&#160;&#160;(0x15UL)  /* PWM timer 2 capture Input 5 */</td></tr>
<tr class="separator:a5191194e80fdd13fa22ce019a43944ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b66e7f3a57df37fd1dbd8d00eed805e" id="r_a8b66e7f3a57df37fd1dbd8d00eed805e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8b66e7f3a57df37fd1dbd8d00eed805e">HPM_TRGM0_FILTER_SRC_PWM2_IN6</a>&#160;&#160;&#160;(0x16UL)  /* PWM timer 2 capture Input 6 */</td></tr>
<tr class="separator:a8b66e7f3a57df37fd1dbd8d00eed805e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a068303798529f07ad7ee02265e66a097" id="r_a068303798529f07ad7ee02265e66a097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a068303798529f07ad7ee02265e66a097">HPM_TRGM0_FILTER_SRC_PWM2_IN7</a>&#160;&#160;&#160;(0x17UL)  /* PWM timer 2 capture Input 7 */</td></tr>
<tr class="separator:a068303798529f07ad7ee02265e66a097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ffe9c33b0299e59e17e2d1b384b1f32" id="r_a7ffe9c33b0299e59e17e2d1b384b1f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7ffe9c33b0299e59e17e2d1b384b1f32">HPM_TRGM0_FILTER_SRC_TRGM0_P00</a>&#160;&#160;&#160;(0x20UL)  /* TRGM iutput 0 */</td></tr>
<tr class="separator:a7ffe9c33b0299e59e17e2d1b384b1f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7083402eab571fa529554909bd2ae573" id="r_a7083402eab571fa529554909bd2ae573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7083402eab571fa529554909bd2ae573">HPM_TRGM0_FILTER_SRC_TRGM0_P01</a>&#160;&#160;&#160;(0x21UL)  /* TRGM iutput 1 */</td></tr>
<tr class="separator:a7083402eab571fa529554909bd2ae573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16059e646e66ff00899dc5e67e6e597c" id="r_a16059e646e66ff00899dc5e67e6e597c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a16059e646e66ff00899dc5e67e6e597c">HPM_TRGM0_FILTER_SRC_TRGM0_P02</a>&#160;&#160;&#160;(0x22UL)  /* TRGM iutput 2 */</td></tr>
<tr class="separator:a16059e646e66ff00899dc5e67e6e597c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e7d2085e5e268d5222dbb8ac36c0c2" id="r_ae2e7d2085e5e268d5222dbb8ac36c0c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae2e7d2085e5e268d5222dbb8ac36c0c2">HPM_TRGM0_FILTER_SRC_TRGM0_P03</a>&#160;&#160;&#160;(0x23UL)  /* TRGM iutput 3 */</td></tr>
<tr class="separator:ae2e7d2085e5e268d5222dbb8ac36c0c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12fcbff0a08147f8cc855d42e19e38ea" id="r_a12fcbff0a08147f8cc855d42e19e38ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a12fcbff0a08147f8cc855d42e19e38ea">HPM_TRGM0_FILTER_SRC_TRGM0_P04</a>&#160;&#160;&#160;(0x24UL)  /* TRGM iutput 4 */</td></tr>
<tr class="separator:a12fcbff0a08147f8cc855d42e19e38ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd9d254ea54e9b3719eac9f9f200c7f" id="r_a1cd9d254ea54e9b3719eac9f9f200c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1cd9d254ea54e9b3719eac9f9f200c7f">HPM_TRGM0_FILTER_SRC_TRGM0_P05</a>&#160;&#160;&#160;(0x25UL)  /* TRGM iutput 5 */</td></tr>
<tr class="separator:a1cd9d254ea54e9b3719eac9f9f200c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad34edc775e7358fd6bb538042f17feb8" id="r_ad34edc775e7358fd6bb538042f17feb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad34edc775e7358fd6bb538042f17feb8">HPM_TRGM0_FILTER_SRC_TRGM0_P06</a>&#160;&#160;&#160;(0x26UL)  /* TRGM iutput 6 */</td></tr>
<tr class="separator:ad34edc775e7358fd6bb538042f17feb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83e44b92230dde40301b1f75d08f6d97" id="r_a83e44b92230dde40301b1f75d08f6d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83e44b92230dde40301b1f75d08f6d97">HPM_TRGM0_FILTER_SRC_TRGM0_P07</a>&#160;&#160;&#160;(0x27UL)  /* TRGM iutput 7 */</td></tr>
<tr class="separator:a83e44b92230dde40301b1f75d08f6d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10fbc03714b07fb4a4102ca33aaaf1df" id="r_a10fbc03714b07fb4a4102ca33aaaf1df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10fbc03714b07fb4a4102ca33aaaf1df">HPM_TRGM0_FILTER_SRC_TRGM0_P08</a>&#160;&#160;&#160;(0x28UL)  /* TRGM iutput 8 */</td></tr>
<tr class="separator:a10fbc03714b07fb4a4102ca33aaaf1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcbe2ccb53caaaae4ed7ed9009110874" id="r_abcbe2ccb53caaaae4ed7ed9009110874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abcbe2ccb53caaaae4ed7ed9009110874">HPM_TRGM0_FILTER_SRC_TRGM0_P09</a>&#160;&#160;&#160;(0x29UL)  /* TRGM iutput 9 */</td></tr>
<tr class="separator:abcbe2ccb53caaaae4ed7ed9009110874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa48382406e87181a8b7cb336e6cd6e1f" id="r_aa48382406e87181a8b7cb336e6cd6e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa48382406e87181a8b7cb336e6cd6e1f">HPM_TRGM0_FILTER_SRC_TRGM0_P10</a>&#160;&#160;&#160;(0x2AUL)  /* TRGM iutput 10 */</td></tr>
<tr class="separator:aa48382406e87181a8b7cb336e6cd6e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf315e99987e910a35c3c3ffa3d2881d" id="r_adf315e99987e910a35c3c3ffa3d2881d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf315e99987e910a35c3c3ffa3d2881d">HPM_TRGM0_FILTER_SRC_TRGM0_P11</a>&#160;&#160;&#160;(0x2BUL)  /* TRGM iutput 11 */</td></tr>
<tr class="separator:adf315e99987e910a35c3c3ffa3d2881d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d92e72e807b2908c93980bded0bf0be" id="r_a6d92e72e807b2908c93980bded0bf0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d92e72e807b2908c93980bded0bf0be">HPM_TRGM0_FILTER_SRC_TRGM0_P12</a>&#160;&#160;&#160;(0x2CUL)  /* TRGM iutput 12 */</td></tr>
<tr class="separator:a6d92e72e807b2908c93980bded0bf0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3196ff766e5bf4800561175a3eb1ddad" id="r_a3196ff766e5bf4800561175a3eb1ddad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3196ff766e5bf4800561175a3eb1ddad">HPM_TRGM0_FILTER_SRC_TRGM0_P13</a>&#160;&#160;&#160;(0x2DUL)  /* TRGM iutput 13 */</td></tr>
<tr class="separator:a3196ff766e5bf4800561175a3eb1ddad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a872618452f41860c1a7a9bec98594faf" id="r_a872618452f41860c1a7a9bec98594faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a872618452f41860c1a7a9bec98594faf">HPM_TRGM0_FILTER_SRC_TRGM0_P14</a>&#160;&#160;&#160;(0x2EUL)  /* TRGM iutput 14 */</td></tr>
<tr class="separator:a872618452f41860c1a7a9bec98594faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8336ccd5cd5dfe2af0122f18424af091" id="r_a8336ccd5cd5dfe2af0122f18424af091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8336ccd5cd5dfe2af0122f18424af091">HPM_TRGM0_FILTER_SRC_TRGM0_P15</a>&#160;&#160;&#160;(0x2FUL)  /* TRGM iutput 15 */</td></tr>
<tr class="separator:a8336ccd5cd5dfe2af0122f18424af091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f9a024c04727b5054f6c4ef61a8814b" id="r_a2f9a024c04727b5054f6c4ef61a8814b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f9a024c04727b5054f6c4ef61a8814b">HPM_TRGM0_FILTER_SRC_TRGM0_P16</a>&#160;&#160;&#160;(0x30UL)  /* TRGM iutput 16 */</td></tr>
<tr class="separator:a2f9a024c04727b5054f6c4ef61a8814b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad80994137944e0b92ef2af13e5b3348e" id="r_ad80994137944e0b92ef2af13e5b3348e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad80994137944e0b92ef2af13e5b3348e">HPM_TRGM0_FILTER_SRC_TRGM0_P17</a>&#160;&#160;&#160;(0x31UL)  /* TRGM iutput 17 */</td></tr>
<tr class="separator:ad80994137944e0b92ef2af13e5b3348e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3f8e6611569f1ab9676829279826b0f" id="r_af3f8e6611569f1ab9676829279826b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af3f8e6611569f1ab9676829279826b0f">HPM_TRGM0_FILTER_SRC_TRGM0_P18</a>&#160;&#160;&#160;(0x32UL)  /* TRGM iutput 18 */</td></tr>
<tr class="separator:af3f8e6611569f1ab9676829279826b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91dfb07fc2a26bf7686879c56946c7d9" id="r_a91dfb07fc2a26bf7686879c56946c7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a91dfb07fc2a26bf7686879c56946c7d9">HPM_TRGM0_FILTER_SRC_TRGM0_P19</a>&#160;&#160;&#160;(0x33UL)  /* TRGM iutput 19 */</td></tr>
<tr class="separator:a91dfb07fc2a26bf7686879c56946c7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f7dcd47c115f945824d95d5b3a1fd91" id="r_a3f7dcd47c115f945824d95d5b3a1fd91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f7dcd47c115f945824d95d5b3a1fd91">HPM_TRGM0_FILTER_SRC_TRGM0_P20</a>&#160;&#160;&#160;(0x34UL)  /* TRGM iutput 20 */</td></tr>
<tr class="separator:a3f7dcd47c115f945824d95d5b3a1fd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7420f43025470827f32fd8f4ba0c1f39" id="r_a7420f43025470827f32fd8f4ba0c1f39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7420f43025470827f32fd8f4ba0c1f39">HPM_TRGM0_FILTER_SRC_TRGM0_P21</a>&#160;&#160;&#160;(0x35UL)  /* TRGM iutput 21 */</td></tr>
<tr class="separator:a7420f43025470827f32fd8f4ba0c1f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61237d17c2b49f9d845c7f08c0527c3" id="r_ad61237d17c2b49f9d845c7f08c0527c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad61237d17c2b49f9d845c7f08c0527c3">HPM_TRGM0_FILTER_SRC_TRGM0_P22</a>&#160;&#160;&#160;(0x36UL)  /* TRGM iutput 22 */</td></tr>
<tr class="separator:ad61237d17c2b49f9d845c7f08c0527c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad20d3c4f48b285f1b24aa318832c078f" id="r_ad20d3c4f48b285f1b24aa318832c078f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad20d3c4f48b285f1b24aa318832c078f">HPM_TRGM0_FILTER_SRC_TRGM0_P23</a>&#160;&#160;&#160;(0x37UL)  /* TRGM iutput 23 */</td></tr>
<tr class="separator:ad20d3c4f48b285f1b24aa318832c078f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8d28250842e38d0421d466d4fa486ce" id="r_af8d28250842e38d0421d466d4fa486ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af8d28250842e38d0421d466d4fa486ce">HPM_TRGM0_FILTER_SRC_TRGM0_P24</a>&#160;&#160;&#160;(0x38UL)  /* TRGM iutput 24 */</td></tr>
<tr class="separator:af8d28250842e38d0421d466d4fa486ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07a0ad312e142c982bde389cc94a3abf" id="r_a07a0ad312e142c982bde389cc94a3abf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a07a0ad312e142c982bde389cc94a3abf">HPM_TRGM0_FILTER_SRC_TRGM0_P25</a>&#160;&#160;&#160;(0x39UL)  /* TRGM iutput 25 */</td></tr>
<tr class="separator:a07a0ad312e142c982bde389cc94a3abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39e0c0e38f6d1bfba3037a0f90518596" id="r_a39e0c0e38f6d1bfba3037a0f90518596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a39e0c0e38f6d1bfba3037a0f90518596">HPM_TRGM0_FILTER_SRC_TRGM0_P26</a>&#160;&#160;&#160;(0x3AUL)  /* TRGM iutput 26 */</td></tr>
<tr class="separator:a39e0c0e38f6d1bfba3037a0f90518596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e51c6e2ccef68e0f5812b28021759d5" id="r_a9e51c6e2ccef68e0f5812b28021759d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e51c6e2ccef68e0f5812b28021759d5">HPM_TRGM0_FILTER_SRC_TRGM0_P27</a>&#160;&#160;&#160;(0x3BUL)  /* TRGM iutput 27 */</td></tr>
<tr class="separator:a9e51c6e2ccef68e0f5812b28021759d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5d702fc43805eceebf914fc93d80ec2" id="r_ae5d702fc43805eceebf914fc93d80ec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae5d702fc43805eceebf914fc93d80ec2">HPM_TRGM0_FILTER_SRC_TRGM0_P28</a>&#160;&#160;&#160;(0x3CUL)  /* TRGM iutput 28 */</td></tr>
<tr class="separator:ae5d702fc43805eceebf914fc93d80ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39fe5c8aade1776e58d8d5bb89c5818d" id="r_a39fe5c8aade1776e58d8d5bb89c5818d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a39fe5c8aade1776e58d8d5bb89c5818d">HPM_TRGM0_FILTER_SRC_TRGM0_P29</a>&#160;&#160;&#160;(0x3DUL)  /* TRGM iutput 29 */</td></tr>
<tr class="separator:a39fe5c8aade1776e58d8d5bb89c5818d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a137db51ac0ec19ad7e7f390942057158" id="r_a137db51ac0ec19ad7e7f390942057158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a137db51ac0ec19ad7e7f390942057158">HPM_TRGM0_FILTER_SRC_TRGM0_P30</a>&#160;&#160;&#160;(0x3EUL)  /* TRGM iutput 30 */</td></tr>
<tr class="separator:a137db51ac0ec19ad7e7f390942057158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3004c89ed03de157bed157195e9a68d8" id="r_a3004c89ed03de157bed157195e9a68d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3004c89ed03de157bed157195e9a68d8">HPM_TRGM0_FILTER_SRC_TRGM0_P31</a>&#160;&#160;&#160;(0x3FUL)  /* TRGM iutput 31 */</td></tr>
<tr class="separator:a3004c89ed03de157bed157195e9a68d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af33e12ab19bf3cf86e234d8c87281a60" id="r_af33e12ab19bf3cf86e234d8c87281a60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af33e12ab19bf3cf86e234d8c87281a60">HPM_TRGM0_DMA_SRC_PWM0_REQ0</a>&#160;&#160;&#160;(0x0UL)   /* DMA request 0 for PWM0 */</td></tr>
<tr class="separator:af33e12ab19bf3cf86e234d8c87281a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b9d8cdbfbf25f518b2697654db732a4" id="r_a6b9d8cdbfbf25f518b2697654db732a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6b9d8cdbfbf25f518b2697654db732a4">HPM_TRGM0_DMA_SRC_PWM0_REQ1</a>&#160;&#160;&#160;(0x1UL)   /* DMA request 1 for PWM0 */</td></tr>
<tr class="separator:a6b9d8cdbfbf25f518b2697654db732a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab84f1c31ca20e68028cb38d6bf97efee" id="r_ab84f1c31ca20e68028cb38d6bf97efee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab84f1c31ca20e68028cb38d6bf97efee">HPM_TRGM0_DMA_SRC_PWM0_REQ2</a>&#160;&#160;&#160;(0x2UL)   /* DMA request 2 for PWM0 */</td></tr>
<tr class="separator:ab84f1c31ca20e68028cb38d6bf97efee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a071e000472d7af641e0d7ddd0ba3b1bc" id="r_a071e000472d7af641e0d7ddd0ba3b1bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a071e000472d7af641e0d7ddd0ba3b1bc">HPM_TRGM0_DMA_SRC_PWM0_REQ3</a>&#160;&#160;&#160;(0x3UL)   /* DMA request 3 for PWM0 */</td></tr>
<tr class="separator:a071e000472d7af641e0d7ddd0ba3b1bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad66e4cfe310394c347026e44753a9434" id="r_ad66e4cfe310394c347026e44753a9434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad66e4cfe310394c347026e44753a9434">HPM_TRGM0_DMA_SRC_PWM1_REQ0</a>&#160;&#160;&#160;(0x4UL)   /* DMA request 0 for PWM1 */</td></tr>
<tr class="separator:ad66e4cfe310394c347026e44753a9434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a953a7f44ab11a3eddde5f71273eacf21" id="r_a953a7f44ab11a3eddde5f71273eacf21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a953a7f44ab11a3eddde5f71273eacf21">HPM_TRGM0_DMA_SRC_PWM1_REQ1</a>&#160;&#160;&#160;(0x5UL)   /* DMA request 1 for PWM1 */</td></tr>
<tr class="separator:a953a7f44ab11a3eddde5f71273eacf21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae47b98f9f8eebd0b1578370bd379385" id="r_aae47b98f9f8eebd0b1578370bd379385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae47b98f9f8eebd0b1578370bd379385">HPM_TRGM0_DMA_SRC_PWM1_REQ2</a>&#160;&#160;&#160;(0x6UL)   /* DMA request 2 for PWM1 */</td></tr>
<tr class="separator:aae47b98f9f8eebd0b1578370bd379385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addcfeddf361f43ab269758460d335320" id="r_addcfeddf361f43ab269758460d335320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#addcfeddf361f43ab269758460d335320">HPM_TRGM0_DMA_SRC_PWM1_REQ3</a>&#160;&#160;&#160;(0x7UL)   /* DMA request 3 for PWM1 */</td></tr>
<tr class="separator:addcfeddf361f43ab269758460d335320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21539ec23eaf92db4915cd99bca4740d" id="r_a21539ec23eaf92db4915cd99bca4740d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a21539ec23eaf92db4915cd99bca4740d">HPM_TRGM0_DMA_SRC_PWM2_REQ0</a>&#160;&#160;&#160;(0x8UL)   /* DMA request 0 for PWM2 */</td></tr>
<tr class="separator:a21539ec23eaf92db4915cd99bca4740d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad10f05d676dbc8fc5ca0f70dfd573fbc" id="r_ad10f05d676dbc8fc5ca0f70dfd573fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad10f05d676dbc8fc5ca0f70dfd573fbc">HPM_TRGM0_DMA_SRC_PWM2_REQ1</a>&#160;&#160;&#160;(0x9UL)   /* DMA request 1 for PWM2 */</td></tr>
<tr class="separator:ad10f05d676dbc8fc5ca0f70dfd573fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e0005d01562bf9546db38beb9286c1b" id="r_a4e0005d01562bf9546db38beb9286c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4e0005d01562bf9546db38beb9286c1b">HPM_TRGM0_DMA_SRC_PWM2_REQ2</a>&#160;&#160;&#160;(0xAUL)   /* DMA request 2 for PWM2 */</td></tr>
<tr class="separator:a4e0005d01562bf9546db38beb9286c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbef74c658e9b4b60fd45ca79ae8519b" id="r_abbef74c658e9b4b60fd45ca79ae8519b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abbef74c658e9b4b60fd45ca79ae8519b">HPM_TRGM0_DMA_SRC_PWM2_REQ3</a>&#160;&#160;&#160;(0xBUL)   /* DMA request 3 for PWM2 */</td></tr>
<tr class="separator:abbef74c658e9b4b60fd45ca79ae8519b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a51ec9aebb5ba70e753a6a3079ffc84" id="r_a9a51ec9aebb5ba70e753a6a3079ffc84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a51ec9aebb5ba70e753a6a3079ffc84">HPM_TRGM0_DMA_SRC_QEI0_REQ</a>&#160;&#160;&#160;(0x10UL)  /* DMA request for QEI0 */</td></tr>
<tr class="separator:a9a51ec9aebb5ba70e753a6a3079ffc84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae244bb80a9e6c63ed1bca09edeeab1b2" id="r_ae244bb80a9e6c63ed1bca09edeeab1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae244bb80a9e6c63ed1bca09edeeab1b2">HPM_TRGM0_DMA_SRC_QEI1_REQ</a>&#160;&#160;&#160;(0x11UL)  /* DMA request for QEI1 */</td></tr>
<tr class="separator:ae244bb80a9e6c63ed1bca09edeeab1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a520a7b4002f4488d234edff3e814c0d5" id="r_a520a7b4002f4488d234edff3e814c0d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a520a7b4002f4488d234edff3e814c0d5">HPM_TRGM0_DMA_SRC_SEI_REQ0</a>&#160;&#160;&#160;(0x12UL)  /* DMA request 0 for SEI0 */</td></tr>
<tr class="separator:a520a7b4002f4488d234edff3e814c0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ddd7bf97735a3fcb035ed0d9e990608" id="r_a6ddd7bf97735a3fcb035ed0d9e990608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ddd7bf97735a3fcb035ed0d9e990608">HPM_TRGM0_DMA_SRC_SEI_REQ1</a>&#160;&#160;&#160;(0x13UL)  /* DMA request 0 for SEI1 */</td></tr>
<tr class="separator:a6ddd7bf97735a3fcb035ed0d9e990608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21f8f799dee12fbc3604c4c28b404d38" id="r_a21f8f799dee12fbc3604c4c28b404d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a21f8f799dee12fbc3604c4c28b404d38">HPM_TRGM0_DMA_SRC_TRGM0</a>&#160;&#160;&#160;(0x14UL)  /* DMA request 0 for TRGM (from TRGM output 209) */</td></tr>
<tr class="separator:a21f8f799dee12fbc3604c4c28b404d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53c773a2a11049122f56e657a3beaaf" id="r_af53c773a2a11049122f56e657a3beaaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af53c773a2a11049122f56e657a3beaaf">HPM_TRGM0_DMA_SRC_TRGM1</a>&#160;&#160;&#160;(0x15UL)  /* DMA request 1 for TRGM (from TRGM output 210) */</td></tr>
<tr class="separator:af53c773a2a11049122f56e657a3beaaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="af33e12ab19bf3cf86e234d8c87281a60" name="af33e12ab19bf3cf86e234d8c87281a60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af33e12ab19bf3cf86e234d8c87281a60">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_REQ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_REQ0&#160;&#160;&#160;(0x0UL)   /* DMA request 0 for PWM0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b9d8cdbfbf25f518b2697654db732a4" name="a6b9d8cdbfbf25f518b2697654db732a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b9d8cdbfbf25f518b2697654db732a4">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_REQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_REQ1&#160;&#160;&#160;(0x1UL)   /* DMA request 1 for PWM0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab84f1c31ca20e68028cb38d6bf97efee" name="ab84f1c31ca20e68028cb38d6bf97efee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab84f1c31ca20e68028cb38d6bf97efee">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_REQ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_REQ2&#160;&#160;&#160;(0x2UL)   /* DMA request 2 for PWM0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a071e000472d7af641e0d7ddd0ba3b1bc" name="a071e000472d7af641e0d7ddd0ba3b1bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a071e000472d7af641e0d7ddd0ba3b1bc">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM0_REQ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM0_REQ3&#160;&#160;&#160;(0x3UL)   /* DMA request 3 for PWM0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad66e4cfe310394c347026e44753a9434" name="ad66e4cfe310394c347026e44753a9434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad66e4cfe310394c347026e44753a9434">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM1_REQ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM1_REQ0&#160;&#160;&#160;(0x4UL)   /* DMA request 0 for PWM1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a953a7f44ab11a3eddde5f71273eacf21" name="a953a7f44ab11a3eddde5f71273eacf21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a953a7f44ab11a3eddde5f71273eacf21">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM1_REQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM1_REQ1&#160;&#160;&#160;(0x5UL)   /* DMA request 1 for PWM1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae47b98f9f8eebd0b1578370bd379385" name="aae47b98f9f8eebd0b1578370bd379385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae47b98f9f8eebd0b1578370bd379385">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM1_REQ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM1_REQ2&#160;&#160;&#160;(0x6UL)   /* DMA request 2 for PWM1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addcfeddf361f43ab269758460d335320" name="addcfeddf361f43ab269758460d335320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addcfeddf361f43ab269758460d335320">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM1_REQ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM1_REQ3&#160;&#160;&#160;(0x7UL)   /* DMA request 3 for PWM1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21539ec23eaf92db4915cd99bca4740d" name="a21539ec23eaf92db4915cd99bca4740d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21539ec23eaf92db4915cd99bca4740d">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM2_REQ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM2_REQ0&#160;&#160;&#160;(0x8UL)   /* DMA request 0 for PWM2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad10f05d676dbc8fc5ca0f70dfd573fbc" name="ad10f05d676dbc8fc5ca0f70dfd573fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad10f05d676dbc8fc5ca0f70dfd573fbc">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM2_REQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM2_REQ1&#160;&#160;&#160;(0x9UL)   /* DMA request 1 for PWM2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e0005d01562bf9546db38beb9286c1b" name="a4e0005d01562bf9546db38beb9286c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e0005d01562bf9546db38beb9286c1b">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM2_REQ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM2_REQ2&#160;&#160;&#160;(0xAUL)   /* DMA request 2 for PWM2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbef74c658e9b4b60fd45ca79ae8519b" name="abbef74c658e9b4b60fd45ca79ae8519b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbef74c658e9b4b60fd45ca79ae8519b">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_PWM2_REQ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_PWM2_REQ3&#160;&#160;&#160;(0xBUL)   /* DMA request 3 for PWM2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a51ec9aebb5ba70e753a6a3079ffc84" name="a9a51ec9aebb5ba70e753a6a3079ffc84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a51ec9aebb5ba70e753a6a3079ffc84">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_QEI0_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_QEI0_REQ&#160;&#160;&#160;(0x10UL)  /* DMA request for QEI0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae244bb80a9e6c63ed1bca09edeeab1b2" name="ae244bb80a9e6c63ed1bca09edeeab1b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae244bb80a9e6c63ed1bca09edeeab1b2">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_QEI1_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_QEI1_REQ&#160;&#160;&#160;(0x11UL)  /* DMA request for QEI1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a520a7b4002f4488d234edff3e814c0d5" name="a520a7b4002f4488d234edff3e814c0d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a520a7b4002f4488d234edff3e814c0d5">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_SEI_REQ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_SEI_REQ0&#160;&#160;&#160;(0x12UL)  /* DMA request 0 for SEI0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ddd7bf97735a3fcb035ed0d9e990608" name="a6ddd7bf97735a3fcb035ed0d9e990608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ddd7bf97735a3fcb035ed0d9e990608">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_SEI_REQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_SEI_REQ1&#160;&#160;&#160;(0x13UL)  /* DMA request 0 for SEI1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21f8f799dee12fbc3604c4c28b404d38" name="a21f8f799dee12fbc3604c4c28b404d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21f8f799dee12fbc3604c4c28b404d38">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_TRGM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_TRGM0&#160;&#160;&#160;(0x14UL)  /* DMA request 0 for TRGM (from TRGM output 209) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af53c773a2a11049122f56e657a3beaaf" name="af53c773a2a11049122f56e657a3beaaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af53c773a2a11049122f56e657a3beaaf">&#9670;&#160;</a></span>HPM_TRGM0_DMA_SRC_TRGM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_DMA_SRC_TRGM1&#160;&#160;&#160;(0x15UL)  /* DMA request 1 for TRGM (from TRGM output 210) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7370e364bb640985fa16d684b808381f" name="a7370e364bb640985fa16d684b808381f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7370e364bb640985fa16d684b808381f">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN0&#160;&#160;&#160;(0x0UL)   /* PWM timer 0 capture Input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a247e41b67fbc4514bbb077fa2f82f014" name="a247e41b67fbc4514bbb077fa2f82f014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a247e41b67fbc4514bbb077fa2f82f014">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN1&#160;&#160;&#160;(0x1UL)   /* PWM timer 0 capture Input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7280d12924fe34ede8c9f2cc24364a41" name="a7280d12924fe34ede8c9f2cc24364a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7280d12924fe34ede8c9f2cc24364a41">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN2&#160;&#160;&#160;(0x2UL)   /* PWM timer 0 capture Input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af606d494e9e320e0c71f57ceaf53ae68" name="af606d494e9e320e0c71f57ceaf53ae68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af606d494e9e320e0c71f57ceaf53ae68">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN3&#160;&#160;&#160;(0x3UL)   /* PWM timer 0 capture Input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5e6d39867de06007d937900958f2a3a" name="af5e6d39867de06007d937900958f2a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5e6d39867de06007d937900958f2a3a">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN4&#160;&#160;&#160;(0x4UL)   /* PWM timer 0 capture Input 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfaa0fb0a3bd6cc4b482703b291f567d" name="acfaa0fb0a3bd6cc4b482703b291f567d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfaa0fb0a3bd6cc4b482703b291f567d">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN5&#160;&#160;&#160;(0x5UL)   /* PWM timer 0 capture Input 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48c808164568f8bbac2294a8934b4a51" name="a48c808164568f8bbac2294a8934b4a51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48c808164568f8bbac2294a8934b4a51">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN6&#160;&#160;&#160;(0x6UL)   /* PWM timer 0 capture Input 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f4f4fe24bf89cfac644ac45ce4f1dee" name="a1f4f4fe24bf89cfac644ac45ce4f1dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f4f4fe24bf89cfac644ac45ce4f1dee">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM0_IN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM0_IN7&#160;&#160;&#160;(0x7UL)   /* PWM timer 0 capture Input 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a137faed4b2a692e2e8b1f1f49db4a1c9" name="a137faed4b2a692e2e8b1f1f49db4a1c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a137faed4b2a692e2e8b1f1f49db4a1c9">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM1_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM1_IN0&#160;&#160;&#160;(0x8UL)   /* PWM timer 1 capture Input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9b88c9f0b6939ca2ecfbfb1bffbc553" name="ad9b88c9f0b6939ca2ecfbfb1bffbc553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9b88c9f0b6939ca2ecfbfb1bffbc553">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM1_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM1_IN1&#160;&#160;&#160;(0x9UL)   /* PWM timer 1 capture Input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbecd10c99ee685ef6478664e5afd8c8" name="afbecd10c99ee685ef6478664e5afd8c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbecd10c99ee685ef6478664e5afd8c8">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM1_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM1_IN2&#160;&#160;&#160;(0xAUL)   /* PWM timer 1 capture Input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7914c4abaa40387e48f48812f1f3853c" name="a7914c4abaa40387e48f48812f1f3853c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7914c4abaa40387e48f48812f1f3853c">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM1_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM1_IN3&#160;&#160;&#160;(0xBUL)   /* PWM timer 1 capture Input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a957da9b901ebf86418e41def118c21a2" name="a957da9b901ebf86418e41def118c21a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a957da9b901ebf86418e41def118c21a2">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM1_IN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM1_IN4&#160;&#160;&#160;(0xCUL)   /* PWM timer 1 capture Input 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63584eb9fd7424a016621fd919fc86d7" name="a63584eb9fd7424a016621fd919fc86d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63584eb9fd7424a016621fd919fc86d7">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM1_IN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM1_IN5&#160;&#160;&#160;(0xDUL)   /* PWM timer 1 capture Input 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2225afa5f23bc380aacd666be017ee65" name="a2225afa5f23bc380aacd666be017ee65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2225afa5f23bc380aacd666be017ee65">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM1_IN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM1_IN6&#160;&#160;&#160;(0xEUL)   /* PWM timer 1 capture Input 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad42b42e82940af1e62cbf9e065a397a5" name="ad42b42e82940af1e62cbf9e065a397a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad42b42e82940af1e62cbf9e065a397a5">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM1_IN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM1_IN7&#160;&#160;&#160;(0xFUL)   /* PWM timer 1 capture Input 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfab0868335b368a8ef281c59af3db3f" name="acfab0868335b368a8ef281c59af3db3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfab0868335b368a8ef281c59af3db3f">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM2_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM2_IN0&#160;&#160;&#160;(0x10UL)  /* PWM timer 2 capture Input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36222d6517913029eb098197e4c7c5be" name="a36222d6517913029eb098197e4c7c5be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36222d6517913029eb098197e4c7c5be">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM2_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM2_IN1&#160;&#160;&#160;(0x11UL)  /* PWM timer 2 capture Input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56b601eb50d9172a5e27e3521fd7eb06" name="a56b601eb50d9172a5e27e3521fd7eb06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56b601eb50d9172a5e27e3521fd7eb06">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM2_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM2_IN2&#160;&#160;&#160;(0x12UL)  /* PWM timer 2 capture Input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9184e08835b2214ebcec2d9ea275c3c" name="aa9184e08835b2214ebcec2d9ea275c3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9184e08835b2214ebcec2d9ea275c3c">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM2_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM2_IN3&#160;&#160;&#160;(0x13UL)  /* PWM timer 2 capture Input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abca144d875ea529ff7bfd6e6eb1b5b81" name="abca144d875ea529ff7bfd6e6eb1b5b81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abca144d875ea529ff7bfd6e6eb1b5b81">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM2_IN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM2_IN4&#160;&#160;&#160;(0x14UL)  /* PWM timer 2 capture Input 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5191194e80fdd13fa22ce019a43944ba" name="a5191194e80fdd13fa22ce019a43944ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5191194e80fdd13fa22ce019a43944ba">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM2_IN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM2_IN5&#160;&#160;&#160;(0x15UL)  /* PWM timer 2 capture Input 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b66e7f3a57df37fd1dbd8d00eed805e" name="a8b66e7f3a57df37fd1dbd8d00eed805e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b66e7f3a57df37fd1dbd8d00eed805e">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM2_IN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM2_IN6&#160;&#160;&#160;(0x16UL)  /* PWM timer 2 capture Input 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a068303798529f07ad7ee02265e66a097" name="a068303798529f07ad7ee02265e66a097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a068303798529f07ad7ee02265e66a097">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_PWM2_IN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_PWM2_IN7&#160;&#160;&#160;(0x17UL)  /* PWM timer 2 capture Input 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ffe9c33b0299e59e17e2d1b384b1f32" name="a7ffe9c33b0299e59e17e2d1b384b1f32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ffe9c33b0299e59e17e2d1b384b1f32">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P00&#160;&#160;&#160;(0x20UL)  /* TRGM iutput 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7083402eab571fa529554909bd2ae573" name="a7083402eab571fa529554909bd2ae573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7083402eab571fa529554909bd2ae573">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P01&#160;&#160;&#160;(0x21UL)  /* TRGM iutput 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16059e646e66ff00899dc5e67e6e597c" name="a16059e646e66ff00899dc5e67e6e597c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16059e646e66ff00899dc5e67e6e597c">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P02&#160;&#160;&#160;(0x22UL)  /* TRGM iutput 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2e7d2085e5e268d5222dbb8ac36c0c2" name="ae2e7d2085e5e268d5222dbb8ac36c0c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2e7d2085e5e268d5222dbb8ac36c0c2">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P03&#160;&#160;&#160;(0x23UL)  /* TRGM iutput 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12fcbff0a08147f8cc855d42e19e38ea" name="a12fcbff0a08147f8cc855d42e19e38ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12fcbff0a08147f8cc855d42e19e38ea">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P04&#160;&#160;&#160;(0x24UL)  /* TRGM iutput 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cd9d254ea54e9b3719eac9f9f200c7f" name="a1cd9d254ea54e9b3719eac9f9f200c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cd9d254ea54e9b3719eac9f9f200c7f">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P05</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P05&#160;&#160;&#160;(0x25UL)  /* TRGM iutput 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad34edc775e7358fd6bb538042f17feb8" name="ad34edc775e7358fd6bb538042f17feb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad34edc775e7358fd6bb538042f17feb8">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P06</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P06&#160;&#160;&#160;(0x26UL)  /* TRGM iutput 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83e44b92230dde40301b1f75d08f6d97" name="a83e44b92230dde40301b1f75d08f6d97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83e44b92230dde40301b1f75d08f6d97">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P07</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P07&#160;&#160;&#160;(0x27UL)  /* TRGM iutput 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10fbc03714b07fb4a4102ca33aaaf1df" name="a10fbc03714b07fb4a4102ca33aaaf1df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10fbc03714b07fb4a4102ca33aaaf1df">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P08&#160;&#160;&#160;(0x28UL)  /* TRGM iutput 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcbe2ccb53caaaae4ed7ed9009110874" name="abcbe2ccb53caaaae4ed7ed9009110874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcbe2ccb53caaaae4ed7ed9009110874">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P09</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P09&#160;&#160;&#160;(0x29UL)  /* TRGM iutput 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa48382406e87181a8b7cb336e6cd6e1f" name="aa48382406e87181a8b7cb336e6cd6e1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa48382406e87181a8b7cb336e6cd6e1f">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P10&#160;&#160;&#160;(0x2AUL)  /* TRGM iutput 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf315e99987e910a35c3c3ffa3d2881d" name="adf315e99987e910a35c3c3ffa3d2881d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf315e99987e910a35c3c3ffa3d2881d">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P11&#160;&#160;&#160;(0x2BUL)  /* TRGM iutput 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d92e72e807b2908c93980bded0bf0be" name="a6d92e72e807b2908c93980bded0bf0be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d92e72e807b2908c93980bded0bf0be">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P12&#160;&#160;&#160;(0x2CUL)  /* TRGM iutput 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3196ff766e5bf4800561175a3eb1ddad" name="a3196ff766e5bf4800561175a3eb1ddad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3196ff766e5bf4800561175a3eb1ddad">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P13&#160;&#160;&#160;(0x2DUL)  /* TRGM iutput 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a872618452f41860c1a7a9bec98594faf" name="a872618452f41860c1a7a9bec98594faf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a872618452f41860c1a7a9bec98594faf">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P14&#160;&#160;&#160;(0x2EUL)  /* TRGM iutput 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8336ccd5cd5dfe2af0122f18424af091" name="a8336ccd5cd5dfe2af0122f18424af091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8336ccd5cd5dfe2af0122f18424af091">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P15&#160;&#160;&#160;(0x2FUL)  /* TRGM iutput 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f9a024c04727b5054f6c4ef61a8814b" name="a2f9a024c04727b5054f6c4ef61a8814b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f9a024c04727b5054f6c4ef61a8814b">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P16&#160;&#160;&#160;(0x30UL)  /* TRGM iutput 16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad80994137944e0b92ef2af13e5b3348e" name="ad80994137944e0b92ef2af13e5b3348e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad80994137944e0b92ef2af13e5b3348e">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P17&#160;&#160;&#160;(0x31UL)  /* TRGM iutput 17 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3f8e6611569f1ab9676829279826b0f" name="af3f8e6611569f1ab9676829279826b0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3f8e6611569f1ab9676829279826b0f">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P18&#160;&#160;&#160;(0x32UL)  /* TRGM iutput 18 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91dfb07fc2a26bf7686879c56946c7d9" name="a91dfb07fc2a26bf7686879c56946c7d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91dfb07fc2a26bf7686879c56946c7d9">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P19&#160;&#160;&#160;(0x33UL)  /* TRGM iutput 19 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f7dcd47c115f945824d95d5b3a1fd91" name="a3f7dcd47c115f945824d95d5b3a1fd91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f7dcd47c115f945824d95d5b3a1fd91">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P20&#160;&#160;&#160;(0x34UL)  /* TRGM iutput 20 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7420f43025470827f32fd8f4ba0c1f39" name="a7420f43025470827f32fd8f4ba0c1f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7420f43025470827f32fd8f4ba0c1f39">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P21&#160;&#160;&#160;(0x35UL)  /* TRGM iutput 21 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad61237d17c2b49f9d845c7f08c0527c3" name="ad61237d17c2b49f9d845c7f08c0527c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad61237d17c2b49f9d845c7f08c0527c3">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P22&#160;&#160;&#160;(0x36UL)  /* TRGM iutput 22 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad20d3c4f48b285f1b24aa318832c078f" name="ad20d3c4f48b285f1b24aa318832c078f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad20d3c4f48b285f1b24aa318832c078f">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P23&#160;&#160;&#160;(0x37UL)  /* TRGM iutput 23 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8d28250842e38d0421d466d4fa486ce" name="af8d28250842e38d0421d466d4fa486ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8d28250842e38d0421d466d4fa486ce">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P24&#160;&#160;&#160;(0x38UL)  /* TRGM iutput 24 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07a0ad312e142c982bde389cc94a3abf" name="a07a0ad312e142c982bde389cc94a3abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07a0ad312e142c982bde389cc94a3abf">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P25&#160;&#160;&#160;(0x39UL)  /* TRGM iutput 25 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39e0c0e38f6d1bfba3037a0f90518596" name="a39e0c0e38f6d1bfba3037a0f90518596"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39e0c0e38f6d1bfba3037a0f90518596">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P26&#160;&#160;&#160;(0x3AUL)  /* TRGM iutput 26 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e51c6e2ccef68e0f5812b28021759d5" name="a9e51c6e2ccef68e0f5812b28021759d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e51c6e2ccef68e0f5812b28021759d5">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P27&#160;&#160;&#160;(0x3BUL)  /* TRGM iutput 27 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5d702fc43805eceebf914fc93d80ec2" name="ae5d702fc43805eceebf914fc93d80ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5d702fc43805eceebf914fc93d80ec2">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P28&#160;&#160;&#160;(0x3CUL)  /* TRGM iutput 28 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39fe5c8aade1776e58d8d5bb89c5818d" name="a39fe5c8aade1776e58d8d5bb89c5818d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39fe5c8aade1776e58d8d5bb89c5818d">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P29&#160;&#160;&#160;(0x3DUL)  /* TRGM iutput 29 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a137db51ac0ec19ad7e7f390942057158" name="a137db51ac0ec19ad7e7f390942057158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a137db51ac0ec19ad7e7f390942057158">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P30&#160;&#160;&#160;(0x3EUL)  /* TRGM iutput 30 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3004c89ed03de157bed157195e9a68d8" name="a3004c89ed03de157bed157195e9a68d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3004c89ed03de157bed157195e9a68d8">&#9670;&#160;</a></span>HPM_TRGM0_FILTER_SRC_TRGM0_P31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_FILTER_SRC_TRGM0_P31&#160;&#160;&#160;(0x3FUL)  /* TRGM iutput 31 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8050d060f8cee9549520f9001e5e236c" name="a8050d060f8cee9549520f9001e5e236c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8050d060f8cee9549520f9001e5e236c">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_ACMP0_CH0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_ACMP0_CH0_OUT&#160;&#160;&#160;(0x28UL)  /* Comparator 0 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1968db30d8a12521fabf199d2f0b198" name="af1968db30d8a12521fabf199d2f0b198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1968db30d8a12521fabf199d2f0b198">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_ACMP0_CH1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_ACMP0_CH1_OUT&#160;&#160;&#160;(0x29UL)  /* Comparator 1 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a99b5aec520d18fea5321cc49251890" name="a1a99b5aec520d18fea5321cc49251890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a99b5aec520d18fea5321cc49251890">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_ACMP1_CH0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_ACMP1_CH0_OUT&#160;&#160;&#160;(0x2AUL)  /* Comparator 2 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ed17177fe44d65495869f6201a62983" name="a5ed17177fe44d65495869f6201a62983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ed17177fe44d65495869f6201a62983">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_ACMP1_CH1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_ACMP1_CH1_OUT&#160;&#160;&#160;(0x2BUL)  /* Comparator 3 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d5ee7bf10d929ce585b0c17e866a602" name="a6d5ee7bf10d929ce585b0c17e866a602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d5ee7bf10d929ce585b0c17e866a602">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_ACMP2_CH0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_ACMP2_CH0_OUT&#160;&#160;&#160;(0x2CUL)  /* Comparator 4 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51f8f39b611d1bf67220aa59d5ae6c43" name="a51f8f39b611d1bf67220aa59d5ae6c43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51f8f39b611d1bf67220aa59d5ae6c43">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_ACMP2_CH1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_ACMP2_CH1_OUT&#160;&#160;&#160;(0x2DUL)  /* Comparator 5 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e46457188f8854878d603418e8cd3d9" name="a1e46457188f8854878d603418e8cd3d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e46457188f8854878d603418e8cd3d9">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_ACMP3_CH0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_ACMP3_CH0_OUT&#160;&#160;&#160;(0x2EUL)  /* Comparator 6 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f953223a39a0d3f4739408b8a3949b7" name="a8f953223a39a0d3f4739408b8a3949b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f953223a39a0d3f4739408b8a3949b7">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_ACMP3_CH1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_ACMP3_CH1_OUT&#160;&#160;&#160;(0x2FUL)  /* Comparator 7 output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb04340a0c02ecee02950ae4041769d6" name="afb04340a0c02ecee02950ae4041769d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb04340a0c02ecee02950ae4041769d6">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_ADC0_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_ADC0_TRGO&#160;&#160;&#160;(0x44UL)  /* ADC0 triggers output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab24a0c3371fd13b59a7135f432273d0e" name="ab24a0c3371fd13b59a7135f432273d0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab24a0c3371fd13b59a7135f432273d0e">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_ADC1_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_ADC1_TRGO&#160;&#160;&#160;(0x45UL)  /* ADC1 triggers output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf3491d1d309967e63e32529a259db61" name="aaf3491d1d309967e63e32529a259db61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf3491d1d309967e63e32529a259db61">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_ADC2_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_ADC2_TRGO&#160;&#160;&#160;(0x46UL)  /* ADC2 triggers output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18e1bd4bdb65535e5bb8b9efc46b1175" name="a18e1bd4bdb65535e5bb8b9efc46b1175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e1bd4bdb65535e5bb8b9efc46b1175">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_DEBUG_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_DEBUG_FLAG&#160;&#160;&#160;(0xCAUL)  /* the flag bit of debug mode enters */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4dcae4c463298feea4905610c796684" name="ae4dcae4c463298feea4905610c796684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4dcae4c463298feea4905610c796684">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_GPTMR0_OUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_GPTMR0_OUT2&#160;&#160;&#160;(0x8UL)   /* GPTMR0 channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ccfa45fe17a430fe287b346e337a21e" name="a1ccfa45fe17a430fe287b346e337a21e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ccfa45fe17a430fe287b346e337a21e">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_GPTMR0_OUT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_GPTMR0_OUT3&#160;&#160;&#160;(0x9UL)   /* GPTMR0 channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada1bf2061fdb40c4ad2eb05ecfe5fb1f" name="ada1bf2061fdb40c4ad2eb05ecfe5fb1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada1bf2061fdb40c4ad2eb05ecfe5fb1f">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_GPTMR1_OUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_GPTMR1_OUT2&#160;&#160;&#160;(0xAUL)   /* GPTMR1 channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8214fe4a315e2fc405a3cc2eee51609f" name="a8214fe4a315e2fc405a3cc2eee51609f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8214fe4a315e2fc405a3cc2eee51609f">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_GPTMR1_OUT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_GPTMR1_OUT3&#160;&#160;&#160;(0xBUL)   /* GPTMR1 channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a4de76f44894f7643bce8161e3e5058" name="a9a4de76f44894f7643bce8161e3e5058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a4de76f44894f7643bce8161e3e5058">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_GPTMR2_OUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_GPTMR2_OUT2&#160;&#160;&#160;(0xCUL)   /* GPTMR2 channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b63780cd563ee0884464e63d22c2742" name="a6b63780cd563ee0884464e63d22c2742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b63780cd563ee0884464e63d22c2742">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_GPTMR2_OUT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_GPTMR2_OUT3&#160;&#160;&#160;(0xDUL)   /* GPTMR2 channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1ce24e10d3d93db61fac50cf751ed6d" name="ad1ce24e10d3d93db61fac50cf751ed6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1ce24e10d3d93db61fac50cf751ed6d">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_GPTMR3_OUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_GPTMR3_OUT2&#160;&#160;&#160;(0xEUL)   /* GPTMR2 channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad941e90a4f3a3d5be4ae3c643c7b1ebf" name="ad941e90a4f3a3d5be4ae3c643c7b1ebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad941e90a4f3a3d5be4ae3c643c7b1ebf">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_GPTMR3_OUT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_GPTMR3_OUT3&#160;&#160;&#160;(0xFUL)   /* GPTMR3 channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a2388a2b7b2045f2bf0adb85f074fca" name="a2a2388a2b7b2045f2bf0adb85f074fca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a2388a2b7b2045f2bf0adb85f074fca">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT00&#160;&#160;&#160;(0x88UL)  /* PLB module output 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8c2c63bbd370a14885c100baec8febb" name="ab8c2c63bbd370a14885c100baec8febb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8c2c63bbd370a14885c100baec8febb">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT01&#160;&#160;&#160;(0x89UL)  /* PLB module output 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a761a5bd530e7eda03df83b2d46809613" name="a761a5bd530e7eda03df83b2d46809613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a761a5bd530e7eda03df83b2d46809613">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT02&#160;&#160;&#160;(0x8AUL)  /* PLB module output 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6fdd5b407c22191a0b0bb887ec9f21a" name="ad6fdd5b407c22191a0b0bb887ec9f21a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6fdd5b407c22191a0b0bb887ec9f21a">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT03&#160;&#160;&#160;(0x8BUL)  /* PLB module output 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80999584b62413c71c437de454a67627" name="a80999584b62413c71c437de454a67627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80999584b62413c71c437de454a67627">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT04&#160;&#160;&#160;(0x8CUL)  /* PLB module output 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc8169640bb0eaae91e610418c675452" name="abc8169640bb0eaae91e610418c675452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc8169640bb0eaae91e610418c675452">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT05</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT05&#160;&#160;&#160;(0x8DUL)  /* PLB module output 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53544320022cf957c7d1d55196e2b283" name="a53544320022cf957c7d1d55196e2b283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53544320022cf957c7d1d55196e2b283">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT06</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT06&#160;&#160;&#160;(0x8EUL)  /* PLB module output 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0b0fcf05dd4c0684c87b1cd33ca5f9e" name="ab0b0fcf05dd4c0684c87b1cd33ca5f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0b0fcf05dd4c0684c87b1cd33ca5f9e">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT07</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT07&#160;&#160;&#160;(0x8FUL)  /* PLB module output 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a322544e8401d095cecd00b8a8728aad4" name="a322544e8401d095cecd00b8a8728aad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a322544e8401d095cecd00b8a8728aad4">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT08&#160;&#160;&#160;(0x90UL)  /* PLB module output 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad7dbe0954210c9662428343f36c381a" name="aad7dbe0954210c9662428343f36c381a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad7dbe0954210c9662428343f36c381a">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT09</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT09&#160;&#160;&#160;(0x91UL)  /* PLB module output 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac39a089e0234c0a0d580bd7b24ef2f17" name="ac39a089e0234c0a0d580bd7b24ef2f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac39a089e0234c0a0d580bd7b24ef2f17">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT10&#160;&#160;&#160;(0x92UL)  /* PLB module output 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af20cc1473e657034a5cff40774218d7a" name="af20cc1473e657034a5cff40774218d7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af20cc1473e657034a5cff40774218d7a">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT11&#160;&#160;&#160;(0x93UL)  /* PLB module output 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e94f505b3a773cf39eb752b2830c90b" name="a5e94f505b3a773cf39eb752b2830c90b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e94f505b3a773cf39eb752b2830c90b">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT12&#160;&#160;&#160;(0x94UL)  /* PLB module output 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75e1a123812ad7f6630654f30c0852d3" name="a75e1a123812ad7f6630654f30c0852d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e1a123812ad7f6630654f30c0852d3">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT13&#160;&#160;&#160;(0x95UL)  /* PLB module output 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f7537e441b265f4d39db2cffc13c5c2" name="a9f7537e441b265f4d39db2cffc13c5c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f7537e441b265f4d39db2cffc13c5c2">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT14&#160;&#160;&#160;(0x96UL)  /* PLB module output 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6758ca5043a0e51c41dcd031f87477b4" name="a6758ca5043a0e51c41dcd031f87477b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6758ca5043a0e51c41dcd031f87477b4">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT15&#160;&#160;&#160;(0x97UL)  /* PLB module output 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96de211568d5172aad4e1375b3c216a7" name="a96de211568d5172aad4e1375b3c216a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96de211568d5172aad4e1375b3c216a7">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT16&#160;&#160;&#160;(0x98UL)  /* PLB module output 16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bb63aae6290094bd706fcfd5d38fbe8" name="a5bb63aae6290094bd706fcfd5d38fbe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bb63aae6290094bd706fcfd5d38fbe8">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT17&#160;&#160;&#160;(0x99UL)  /* PLB module output 17 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada4929e3df0dc5d50cb4bf641761a324" name="ada4929e3df0dc5d50cb4bf641761a324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada4929e3df0dc5d50cb4bf641761a324">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT18&#160;&#160;&#160;(0x9AUL)  /* PLB module output 18 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a347b2b20c70d2d7508b80a0e007d465d" name="a347b2b20c70d2d7508b80a0e007d465d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a347b2b20c70d2d7508b80a0e007d465d">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT19&#160;&#160;&#160;(0x9BUL)  /* PLB module output 19 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4152639eefd52a872d8a9529a7dbac7" name="ad4152639eefd52a872d8a9529a7dbac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4152639eefd52a872d8a9529a7dbac7">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT20&#160;&#160;&#160;(0x9CUL)  /* PLB module output 20 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7bd3e4164af901fd00c3b18027ce73c" name="ad7bd3e4164af901fd00c3b18027ce73c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7bd3e4164af901fd00c3b18027ce73c">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT21&#160;&#160;&#160;(0x9DUL)  /* PLB module output 21 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31473dfdea2450e70493a19783c7e344" name="a31473dfdea2450e70493a19783c7e344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31473dfdea2450e70493a19783c7e344">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT22&#160;&#160;&#160;(0x9EUL)  /* PLB module output 22 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51f80e3c19ad363e54b07989916ee404" name="a51f80e3c19ad363e54b07989916ee404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51f80e3c19ad363e54b07989916ee404">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT23&#160;&#160;&#160;(0x9FUL)  /* PLB module output 23 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaaf1d18b0442d4c2029f0cb19f20cb8c" name="aaaf1d18b0442d4c2029f0cb19f20cb8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaf1d18b0442d4c2029f0cb19f20cb8c">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT24&#160;&#160;&#160;(0xA0UL)  /* PLB module output 24 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add967184080ed6ded88126154f95b5b3" name="add967184080ed6ded88126154f95b5b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add967184080ed6ded88126154f95b5b3">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT25&#160;&#160;&#160;(0xA1UL)  /* PLB module output 25 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8822e9e7b93ef81cefed989a720b9108" name="a8822e9e7b93ef81cefed989a720b9108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8822e9e7b93ef81cefed989a720b9108">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT26&#160;&#160;&#160;(0xA2UL)  /* PLB module output 26 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e66a489baafb02d4406c55c1acc6c1d" name="a8e66a489baafb02d4406c55c1acc6c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e66a489baafb02d4406c55c1acc6c1d">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT27&#160;&#160;&#160;(0xA3UL)  /* PLB module output 27 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a488eba61dfdcf30419b2e1a030813f1b" name="a488eba61dfdcf30419b2e1a030813f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a488eba61dfdcf30419b2e1a030813f1b">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT28&#160;&#160;&#160;(0xA4UL)  /* PLB module output 28 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9683df5d9df23e5c55617b39c7b6281" name="ad9683df5d9df23e5c55617b39c7b6281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9683df5d9df23e5c55617b39c7b6281">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT29&#160;&#160;&#160;(0xA5UL)  /* PLB module output 29 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c9dd15f57700c5cc7b6a7dbfa351df5" name="a7c9dd15f57700c5cc7b6a7dbfa351df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c9dd15f57700c5cc7b6a7dbfa351df5">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT30&#160;&#160;&#160;(0xA6UL)  /* PLB module output 30 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e5b7b1f3ec5531570780b6585960e64" name="a6e5b7b1f3ec5531570780b6585960e64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e5b7b1f3ec5531570780b6585960e64">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT31&#160;&#160;&#160;(0xA7UL)  /* PLB module output 31 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15f94f15d630979d859e16bf39f154b6" name="a15f94f15d630979d859e16bf39f154b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15f94f15d630979d859e16bf39f154b6">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT32&#160;&#160;&#160;(0xA8UL)  /* PLB module output 32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5194f867ac7f83d19f7e00ceb577cca6" name="a5194f867ac7f83d19f7e00ceb577cca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5194f867ac7f83d19f7e00ceb577cca6">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT33&#160;&#160;&#160;(0xA9UL)  /* PLB module output 33 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a045299f70b1d86320d7b9ec58feb3f7e" name="a045299f70b1d86320d7b9ec58feb3f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a045299f70b1d86320d7b9ec58feb3f7e">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT34&#160;&#160;&#160;(0xAAUL)  /* PLB module output 34 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c8fba749006a61af17225ca79d283aa" name="a1c8fba749006a61af17225ca79d283aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c8fba749006a61af17225ca79d283aa">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT35&#160;&#160;&#160;(0xABUL)  /* PLB module output 35 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61561e5974897cf32e897e609a07be37" name="a61561e5974897cf32e897e609a07be37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61561e5974897cf32e897e609a07be37">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT36&#160;&#160;&#160;(0xACUL)  /* PLB module output 36 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4bd97b4ee31dbef5673eae0f90dfc44" name="ae4bd97b4ee31dbef5673eae0f90dfc44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4bd97b4ee31dbef5673eae0f90dfc44">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT37&#160;&#160;&#160;(0xADUL)  /* PLB module output 37 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b8d5cb957041c9689037801ae4a5b6e" name="a4b8d5cb957041c9689037801ae4a5b6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b8d5cb957041c9689037801ae4a5b6e">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT38&#160;&#160;&#160;(0xAEUL)  /* PLB module output 38 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb63b18c99792d9e2a1009e3ed9b3483" name="adb63b18c99792d9e2a1009e3ed9b3483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb63b18c99792d9e2a1009e3ed9b3483">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT39&#160;&#160;&#160;(0xAFUL)  /* PLB module output 39 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a334775f2694f5a6090c96fb87cc60daf" name="a334775f2694f5a6090c96fb87cc60daf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a334775f2694f5a6090c96fb87cc60daf">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT40&#160;&#160;&#160;(0xB0UL)  /* PLB module output 40 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fceed4c95d4fda2ca1fc1fa66a47bfc" name="a1fceed4c95d4fda2ca1fc1fa66a47bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fceed4c95d4fda2ca1fc1fa66a47bfc">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT41&#160;&#160;&#160;(0xB1UL)  /* PLB module output 41 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69cdd7033fc098917b29a2a1613cd06d" name="a69cdd7033fc098917b29a2a1613cd06d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69cdd7033fc098917b29a2a1613cd06d">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT42&#160;&#160;&#160;(0xB2UL)  /* PLB module output 42 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ff6c824f052cf896f19ed591fa90068" name="a5ff6c824f052cf896f19ed591fa90068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ff6c824f052cf896f19ed591fa90068">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT43&#160;&#160;&#160;(0xAAUL)  /* PLB module output 43 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add1a983d0bfb6e7e0febea9f7af7bfa5" name="add1a983d0bfb6e7e0febea9f7af7bfa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add1a983d0bfb6e7e0febea9f7af7bfa5">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT44&#160;&#160;&#160;(0xB4UL)  /* PLB module output 44 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6ca871cac2e0dcf5ae43e4fe7b2de4e" name="af6ca871cac2e0dcf5ae43e4fe7b2de4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6ca871cac2e0dcf5ae43e4fe7b2de4e">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT45&#160;&#160;&#160;(0xB5UL)  /* PLB module output 45 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af534e664987896c99bf175fa7d8ddf58" name="af534e664987896c99bf175fa7d8ddf58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af534e664987896c99bf175fa7d8ddf58">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT46&#160;&#160;&#160;(0xB6UL)  /* PLB module output 46 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f5363330333a3fa9c5c295da6fec74d" name="a8f5363330333a3fa9c5c295da6fec74d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f5363330333a3fa9c5c295da6fec74d">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT47&#160;&#160;&#160;(0xB7UL)  /* PLB module output 47 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad76dc016bc9bf1f8c2289151e9090411" name="ad76dc016bc9bf1f8c2289151e9090411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad76dc016bc9bf1f8c2289151e9090411">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT48&#160;&#160;&#160;(0xB8UL)  /* PLB module output 48 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6fba595a57e9fe9ddc2459d18ecad77" name="ab6fba595a57e9fe9ddc2459d18ecad77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6fba595a57e9fe9ddc2459d18ecad77">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT49&#160;&#160;&#160;(0xB9UL)  /* PLB module output 49 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa53de2bcf38abe63592bb5ea6bbda175" name="aa53de2bcf38abe63592bb5ea6bbda175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa53de2bcf38abe63592bb5ea6bbda175">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT50&#160;&#160;&#160;(0xBAUL)  /* PLB module output 50 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4134166d11e0a834f86b5fc129c11735" name="a4134166d11e0a834f86b5fc129c11735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4134166d11e0a834f86b5fc129c11735">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT51&#160;&#160;&#160;(0xBBUL)  /* PLB module output 51 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36dfd04812f74f85ba31798103484d37" name="a36dfd04812f74f85ba31798103484d37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36dfd04812f74f85ba31798103484d37">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT52&#160;&#160;&#160;(0xBCUL)  /* PLB module output 52 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1dfdc2fbcf72b3688c52e552272f5c0" name="aa1dfdc2fbcf72b3688c52e552272f5c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1dfdc2fbcf72b3688c52e552272f5c0">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT53&#160;&#160;&#160;(0xBDUL)  /* PLB module output 53 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a140730dbb2cdcd54529580b012074570" name="a140730dbb2cdcd54529580b012074570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a140730dbb2cdcd54529580b012074570">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT54&#160;&#160;&#160;(0xBEUL)  /* PLB module output 54 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fc943682d2f418acc588fa0ccebf479" name="a6fc943682d2f418acc588fa0ccebf479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fc943682d2f418acc588fa0ccebf479">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT55&#160;&#160;&#160;(0xBFUL)  /* PLB module output 55 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b7df908fa0f2bb78a901e3b2094b6db" name="a0b7df908fa0f2bb78a901e3b2094b6db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b7df908fa0f2bb78a901e3b2094b6db">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT56&#160;&#160;&#160;(0xC0UL)  /* PLB module output 56 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9319d5dce44ed76a3b0770a1e6d6248a" name="a9319d5dce44ed76a3b0770a1e6d6248a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9319d5dce44ed76a3b0770a1e6d6248a">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT57&#160;&#160;&#160;(0xC1UL)  /* PLB module output 57 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a711e36eb04ed44b805cce81bd425fc99" name="a711e36eb04ed44b805cce81bd425fc99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a711e36eb04ed44b805cce81bd425fc99">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT58&#160;&#160;&#160;(0xC2UL)  /* PLB module output 58 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa693571a00c307066b07eb9ed1962a58" name="aa693571a00c307066b07eb9ed1962a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa693571a00c307066b07eb9ed1962a58">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT59&#160;&#160;&#160;(0xC3UL)  /* PLB module output 59 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafab5aea02cbbc5268116de246783f45" name="aafab5aea02cbbc5268116de246783f45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafab5aea02cbbc5268116de246783f45">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT60&#160;&#160;&#160;(0xC4UL)  /* PLB module output 60 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad249929aad7632a3b0310bbf711b631b" name="ad249929aad7632a3b0310bbf711b631b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad249929aad7632a3b0310bbf711b631b">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT61&#160;&#160;&#160;(0xC5UL)  /* PLB module output 61 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a163c6849a604c0a65af9bb868010516b" name="a163c6849a604c0a65af9bb868010516b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a163c6849a604c0a65af9bb868010516b">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT62&#160;&#160;&#160;(0xC6UL)  /* PLB module output 62 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36ba67e4fc36b8bd97a61203d8a29c20" name="a36ba67e4fc36b8bd97a61203d8a29c20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36ba67e4fc36b8bd97a61203d8a29c20">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PLB_OUT63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PLB_OUT63&#160;&#160;&#160;(0xC7UL)  /* PLB module output 63 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3378ecfff4fb16587328c8f7718a332" name="aa3378ecfff4fb16587328c8f7718a332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3378ecfff4fb16587328c8f7718a332">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PTPC_CMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PTPC_CMP0&#160;&#160;&#160;(0x4UL)   /* PTPC output comparison 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b45327f34ed8cbc7f0f6a87d3cff1de" name="a5b45327f34ed8cbc7f0f6a87d3cff1de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b45327f34ed8cbc7f0f6a87d3cff1de">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PTPC_CMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PTPC_CMP1&#160;&#160;&#160;(0x5UL)   /* PTPC output comparison 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a354130d1395e9162e438b5daee55ca" name="a0a354130d1395e9162e438b5daee55ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a354130d1395e9162e438b5daee55ca">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CAPIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CAPIN0&#160;&#160;&#160;(0x10UL)  /* PWM0 Input 0 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb73607c5305f5769369f5fda92db3df" name="acb73607c5305f5769369f5fda92db3df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb73607c5305f5769369f5fda92db3df">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_CAPIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_CAPIN1&#160;&#160;&#160;(0x11UL)  /* PWM0 Input 1 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa8ad1967945b98b161d75fd7718c05f" name="afa8ad1967945b98b161d75fd7718c05f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa8ad1967945b98b161d75fd7718c05f">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_TRGO_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_TRGO_0&#160;&#160;&#160;(0x48UL)  /* PWM0 triggers output0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2285b05b4a24e1ef127a824abb9db3b3" name="a2285b05b4a24e1ef127a824abb9db3b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2285b05b4a24e1ef127a824abb9db3b3">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_TRGO_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_TRGO_1&#160;&#160;&#160;(0x49UL)  /* PWM0 triggers output1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc251202e8793c7332623955083af780" name="afc251202e8793c7332623955083af780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc251202e8793c7332623955083af780">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_TRGO_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_TRGO_2&#160;&#160;&#160;(0x4AUL)  /* PWM0 triggers output2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07884b842e4d4c163797639e5e78dd02" name="a07884b842e4d4c163797639e5e78dd02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07884b842e4d4c163797639e5e78dd02">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_TRGO_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_TRGO_3&#160;&#160;&#160;(0x4BUL)  /* PWM0 triggers output3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea210a8f849273174f28b50c798cc511" name="aea210a8f849273174f28b50c798cc511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea210a8f849273174f28b50c798cc511">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_TRGO_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_TRGO_4&#160;&#160;&#160;(0x4CUL)  /* PWM0 triggers output4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fe0630115f8a4cc17a3a1363aa2ee25" name="a0fe0630115f8a4cc17a3a1363aa2ee25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fe0630115f8a4cc17a3a1363aa2ee25">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_TRGO_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_TRGO_5&#160;&#160;&#160;(0x4DUL)  /* PWM0 triggers output5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac28fb12c821150dd255e7c5eb9e1899" name="aac28fb12c821150dd255e7c5eb9e1899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac28fb12c821150dd255e7c5eb9e1899">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_TRGO_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_TRGO_6&#160;&#160;&#160;(0x4EUL)  /* PWM0 triggers output6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cf6d61c0aa500fadd704ce8504bb876" name="a9cf6d61c0aa500fadd704ce8504bb876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cf6d61c0aa500fadd704ce8504bb876">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM0_TRGO_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM0_TRGO_7&#160;&#160;&#160;(0x46UL)  /* PWM0 triggers output7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7eaa5038612a7860f4f114d7ce66904" name="ae7eaa5038612a7860f4f114d7ce66904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7eaa5038612a7860f4f114d7ce66904">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM1_CAPIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM1_CAPIN0&#160;&#160;&#160;(0x12UL)  /* PWM1 Input 0 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbeb6b47994facfc80950ba3767c2273" name="acbeb6b47994facfc80950ba3767c2273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbeb6b47994facfc80950ba3767c2273">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM1_CAPIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM1_CAPIN1&#160;&#160;&#160;(0x13UL)  /* PWM1 Input 1 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ca2037a3043d96ee6edf24377d9991b" name="a6ca2037a3043d96ee6edf24377d9991b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca2037a3043d96ee6edf24377d9991b">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM1_TRGO_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM1_TRGO_0&#160;&#160;&#160;(0x50UL)  /* PWM1 triggers output0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb4dbd547d6be526fd0eba21da3e3470" name="aeb4dbd547d6be526fd0eba21da3e3470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb4dbd547d6be526fd0eba21da3e3470">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM1_TRGO_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM1_TRGO_1&#160;&#160;&#160;(0x51UL)  /* PWM1 triggers output1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f4897148fc9e0fd430f1cf3edd31b33" name="a1f4897148fc9e0fd430f1cf3edd31b33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f4897148fc9e0fd430f1cf3edd31b33">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM1_TRGO_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM1_TRGO_2&#160;&#160;&#160;(0x52UL)  /* PWM1 triggers output2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8a68b1b0864e9c9c0a2f28bc5d550b9" name="ad8a68b1b0864e9c9c0a2f28bc5d550b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8a68b1b0864e9c9c0a2f28bc5d550b9">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM1_TRGO_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM1_TRGO_3&#160;&#160;&#160;(0x53UL)  /* PWM1 triggers output3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33ca94ea868b9a2fa0d9ff76e090223e" name="a33ca94ea868b9a2fa0d9ff76e090223e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33ca94ea868b9a2fa0d9ff76e090223e">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM1_TRGO_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM1_TRGO_4&#160;&#160;&#160;(0x54UL)  /* PWM1 triggers output4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10278661c01d21f18a970cb8ce46c4d6" name="a10278661c01d21f18a970cb8ce46c4d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10278661c01d21f18a970cb8ce46c4d6">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM1_TRGO_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM1_TRGO_5&#160;&#160;&#160;(0x55UL)  /* PWM1 triggers output5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06df54e3b69c26453ec3cc6b96d40720" name="a06df54e3b69c26453ec3cc6b96d40720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06df54e3b69c26453ec3cc6b96d40720">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM1_TRGO_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM1_TRGO_6&#160;&#160;&#160;(0x56UL)  /* PWM1 triggers output6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02499882b6d1ffb52b1eb0bc8c6f9d0f" name="a02499882b6d1ffb52b1eb0bc8c6f9d0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02499882b6d1ffb52b1eb0bc8c6f9d0f">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM1_TRGO_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM1_TRGO_7&#160;&#160;&#160;(0x57UL)  /* PWM1 triggers output7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2392dc31404b56919f28f934907c11aa" name="a2392dc31404b56919f28f934907c11aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2392dc31404b56919f28f934907c11aa">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM2_CAPIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM2_CAPIN0&#160;&#160;&#160;(0x14UL)  /* PWM2 Input 0 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae2fc60c4893abe9b92017c533240a0d" name="aae2fc60c4893abe9b92017c533240a0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae2fc60c4893abe9b92017c533240a0d">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM2_CAPIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM2_CAPIN1&#160;&#160;&#160;(0x15UL)  /* PWM2 Input 1 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9eaec1815c71125b62a535ab8e1927f" name="ae9eaec1815c71125b62a535ab8e1927f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9eaec1815c71125b62a535ab8e1927f">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM2_TRGO_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM2_TRGO_0&#160;&#160;&#160;(0x58UL)  /* PWM2 triggers output0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27fceb2d93633270b5d22d8d423896c1" name="a27fceb2d93633270b5d22d8d423896c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27fceb2d93633270b5d22d8d423896c1">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM2_TRGO_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM2_TRGO_1&#160;&#160;&#160;(0x59UL)  /* PWM2 triggers output1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acae919d773b9416ad55bccedae3df5ef" name="acae919d773b9416ad55bccedae3df5ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acae919d773b9416ad55bccedae3df5ef">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM2_TRGO_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM2_TRGO_2&#160;&#160;&#160;(0x5AUL)  /* PWM2 triggers output2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0dfea63ab3b462f484e41031a1995fd" name="af0dfea63ab3b462f484e41031a1995fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0dfea63ab3b462f484e41031a1995fd">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM2_TRGO_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM2_TRGO_3&#160;&#160;&#160;(0x5BUL)  /* PWM2 triggers output3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30a241dbe4d485725ca5bc61370d59c4" name="a30a241dbe4d485725ca5bc61370d59c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30a241dbe4d485725ca5bc61370d59c4">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM2_TRGO_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM2_TRGO_4&#160;&#160;&#160;(0x5CUL)  /* PWM2 triggers output4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1723bf25175b9c05dbd6aa35e349e50b" name="a1723bf25175b9c05dbd6aa35e349e50b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1723bf25175b9c05dbd6aa35e349e50b">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM2_TRGO_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM2_TRGO_5&#160;&#160;&#160;(0x5DUL)  /* PWM2 triggers output5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc9eb595d787f76ce1443de5dbcb4808" name="afc9eb595d787f76ce1443de5dbcb4808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc9eb595d787f76ce1443de5dbcb4808">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM2_TRGO_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM2_TRGO_6&#160;&#160;&#160;(0x5EUL)  /* PWM2 triggers output6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39e6bca3f9375b8aec419751d6946190" name="a39e6bca3f9375b8aec419751d6946190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39e6bca3f9375b8aec419751d6946190">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_PWM2_TRGO_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_PWM2_TRGO_7&#160;&#160;&#160;(0x5FUL)  /* PWM2 triggers output7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a726b71b53988510174801c0c8be8a48e" name="a726b71b53988510174801c0c8be8a48e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a726b71b53988510174801c0c8be8a48e">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_QEI0_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_QEI0_TRGO&#160;&#160;&#160;(0x6UL)   /* QEI1 triggers output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dbf3494d49d35fa347fca84d5bde4c0" name="a0dbf3494d49d35fa347fca84d5bde4c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dbf3494d49d35fa347fca84d5bde4c0">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_QEI1_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_QEI1_TRGO&#160;&#160;&#160;(0x7UL)   /* QEI0 triggers output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a133719a14d0aa437f34d8509f5b1f4e8" name="a133719a14d0aa437f34d8509f5b1f4e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a133719a14d0aa437f34d8509f5b1f4e8">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_RDC0_TRGO_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_RDC0_TRGO_0&#160;&#160;&#160;(0xC8UL)  /* RDC triggers output 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9efa499439d109a448cbfb883d8adde8" name="a9efa499439d109a448cbfb883d8adde8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9efa499439d109a448cbfb883d8adde8">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_RDC0_TRGO_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_RDC0_TRGO_1&#160;&#160;&#160;(0xC9UL)  /* RDC triggers output 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0e3ed1517b3fe699021e1e591487dc9" name="ac0e3ed1517b3fe699021e1e591487dc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0e3ed1517b3fe699021e1e591487dc9">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM0_COMPHA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM0_COMPHA0&#160;&#160;&#160;(0x40UL)  /* sdm0 amplitude upper threshold0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae35ffed6f8bc68bf69cc10def3149511" name="ae35ffed6f8bc68bf69cc10def3149511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae35ffed6f8bc68bf69cc10def3149511">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM0_COMPHA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM0_COMPHA1&#160;&#160;&#160;(0x41UL)  /* sdm0 amplitude upper threshold1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35cbd6cdcb0a2a5a2449814cd450c311" name="a35cbd6cdcb0a2a5a2449814cd450c311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35cbd6cdcb0a2a5a2449814cd450c311">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM0_COMPHA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM0_COMPHA2&#160;&#160;&#160;(0x42UL)  /* sdm0 amplitude upper threshold2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c7af4df513508b674889580fa33420f" name="a5c7af4df513508b674889580fa33420f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c7af4df513508b674889580fa33420f">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM0_COMPHA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM0_COMPHA3&#160;&#160;&#160;(0x43UL)  /* sdm0 amplitude upper threshold3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc099c0188158da0f37c501854c6d5f8" name="adc099c0188158da0f37c501854c6d5f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc099c0188158da0f37c501854c6d5f8">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM0_COMPHZ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM0_COMPHZ0&#160;&#160;&#160;(0x38UL)  /* SDM0 amplitude zero-crossing threshold0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae1283514a90dd62101074d783a21c10" name="aae1283514a90dd62101074d783a21c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae1283514a90dd62101074d783a21c10">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM0_COMPHZ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM0_COMPHZ1&#160;&#160;&#160;(0x39UL)  /* SDM0 amplitude zero-crossing threshold1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab83dde9df6c41c32fb9fa27a261874d5" name="ab83dde9df6c41c32fb9fa27a261874d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab83dde9df6c41c32fb9fa27a261874d5">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM0_COMPHZ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM0_COMPHZ2&#160;&#160;&#160;(0x3AUL)  /* SDM0 amplitude zero-crossing threshold2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f0c4828331a2e5157b8ff1231848996" name="a1f0c4828331a2e5157b8ff1231848996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f0c4828331a2e5157b8ff1231848996">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM0_COMPHZ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM0_COMPHZ3&#160;&#160;&#160;(0x3BUL)  /* SDM0 amplitude zero-crossing threshold3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a563023dd8e082953190efee8097ae162" name="a563023dd8e082953190efee8097ae162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a563023dd8e082953190efee8097ae162">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM0_COMPL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM0_COMPL0&#160;&#160;&#160;(0x3CUL)  /* sdm0 amplitude lower threshold0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7cc1b978039e02f8224f2b76a71acfd" name="ac7cc1b978039e02f8224f2b76a71acfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7cc1b978039e02f8224f2b76a71acfd">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM0_COMPL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM0_COMPL1&#160;&#160;&#160;(0x3DUL)  /* sdm0 amplitude lower threshold1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53ee8dda299530b1b62b657de22702ea" name="a53ee8dda299530b1b62b657de22702ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53ee8dda299530b1b62b657de22702ea">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM0_COMPL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM0_COMPL2&#160;&#160;&#160;(0x3EUL)  /* sdm0 amplitude lower threshold2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a926c45429ddbf084b8c52d1509c27e91" name="a926c45429ddbf084b8c52d1509c27e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a926c45429ddbf084b8c52d1509c27e91">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SDM0_COMPL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SDM0_COMPL3&#160;&#160;&#160;(0x3FUL)  /* sdm0 amplitude lower threshold3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53b9ceb9e9eccc63549d9d7c4cbdd3d6" name="a53b9ceb9e9eccc63549d9d7c4cbdd3d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53b9ceb9e9eccc63549d9d7c4cbdd3d6">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SEI_TRGO_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SEI_TRGO_0&#160;&#160;&#160;(0x30UL)  /* SEI triggers output 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3f28b5fe7e11278be9f449ae23f9972" name="aa3f28b5fe7e11278be9f449ae23f9972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3f28b5fe7e11278be9f449ae23f9972">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SEI_TRGO_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SEI_TRGO_1&#160;&#160;&#160;(0x31UL)  /* SEI triggers output 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a915c2a655496ff11c30b3cf2e13f3550" name="a915c2a655496ff11c30b3cf2e13f3550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a915c2a655496ff11c30b3cf2e13f3550">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SEI_TRGO_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SEI_TRGO_2&#160;&#160;&#160;(0x32UL)  /* SEI triggers output 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa905ecd9cb6c73169453dc52059c2fd6" name="aa905ecd9cb6c73169453dc52059c2fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa905ecd9cb6c73169453dc52059c2fd6">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SEI_TRGO_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SEI_TRGO_3&#160;&#160;&#160;(0x33UL)  /* SEI triggers output 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52d0b43141c55537f862f3be840e9f8f" name="a52d0b43141c55537f862f3be840e9f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52d0b43141c55537f862f3be840e9f8f">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SEI_TRGO_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SEI_TRGO_4&#160;&#160;&#160;(0x34UL)  /* SEI triggers output 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25272d80b599242f0087f09bdb90d603" name="a25272d80b599242f0087f09bdb90d603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25272d80b599242f0087f09bdb90d603">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SEI_TRGO_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SEI_TRGO_5&#160;&#160;&#160;(0x35UL)  /* SEI triggers output 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d73739412e398896fa84b4064b76d8f" name="a3d73739412e398896fa84b4064b76d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d73739412e398896fa84b4064b76d8f">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SEI_TRGO_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SEI_TRGO_6&#160;&#160;&#160;(0x36UL)  /* SEI triggers output 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54a87b4e2ed65de9fe23e54087aed3eb" name="a54a87b4e2ed65de9fe23e54087aed3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54a87b4e2ed65de9fe23e54087aed3eb">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SEI_TRGO_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SEI_TRGO_7&#160;&#160;&#160;(0x37UL)  /* SEI triggers output 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba0e1cd074b661f48924f72c0257d71e" name="aba0e1cd074b661f48924f72c0257d71e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba0e1cd074b661f48924f72c0257d71e">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT_CH00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT_CH00&#160;&#160;&#160;(0x18UL)  /* SYNT0 Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8b1608df8788fd0cbad927d0eeccf70" name="ab8b1608df8788fd0cbad927d0eeccf70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8b1608df8788fd0cbad927d0eeccf70">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT_CH01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT_CH01&#160;&#160;&#160;(0x19UL)  /* SYNT0 Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3463c27bab7655abc81a163e790f794" name="ad3463c27bab7655abc81a163e790f794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3463c27bab7655abc81a163e790f794">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT_CH02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT_CH02&#160;&#160;&#160;(0x1AUL)  /* SYNT0 Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c8b4e18ec54c1e84833a527befef2a4" name="a3c8b4e18ec54c1e84833a527befef2a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c8b4e18ec54c1e84833a527befef2a4">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT_CH03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT_CH03&#160;&#160;&#160;(0x1BUL)  /* SYNT0 Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac13e1a92ff54c3a708535c83bdf51026" name="ac13e1a92ff54c3a708535c83bdf51026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac13e1a92ff54c3a708535c83bdf51026">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT_CH04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT_CH04&#160;&#160;&#160;(0x1CUL)  /* SYNT0 Channel 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21ffe23b4162c1bfc6a4889f322a0650" name="a21ffe23b4162c1bfc6a4889f322a0650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21ffe23b4162c1bfc6a4889f322a0650">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT_CH05</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT_CH05&#160;&#160;&#160;(0x1DUL)  /* SYNT0 Channel 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97d4c5a6f9bd0be64a82af2139f8a80b" name="a97d4c5a6f9bd0be64a82af2139f8a80b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97d4c5a6f9bd0be64a82af2139f8a80b">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT_CH06</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT_CH06&#160;&#160;&#160;(0x1EUL)  /* SYNT0 Channel 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96c3f1f14f117f0f8a3a1799230f785a" name="a96c3f1f14f117f0f8a3a1799230f785a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96c3f1f14f117f0f8a3a1799230f785a">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT_CH07</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT_CH07&#160;&#160;&#160;(0x1FUL)  /* SYNT0 Channel 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac92e502772be70f1ceb10b9348d53f4d" name="ac92e502772be70f1ceb10b9348d53f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac92e502772be70f1ceb10b9348d53f4d">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT_CH08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT_CH08&#160;&#160;&#160;(0x20UL)  /* SYNT0 Channel 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa48d2e8ec9acd48fa335e4a09b227fd6" name="aa48d2e8ec9acd48fa335e4a09b227fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa48d2e8ec9acd48fa335e4a09b227fd6">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT_CH09</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT_CH09&#160;&#160;&#160;(0x21UL)  /* SYNT0 Channel 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4fc0e4773f88921800eaf868d1753a7" name="ae4fc0e4773f88921800eaf868d1753a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4fc0e4773f88921800eaf868d1753a7">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT_CH10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT_CH10&#160;&#160;&#160;(0x22UL)  /* SYNT0 Channel 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa19f128529296de3ff1914dda217577" name="afa19f128529296de3ff1914dda217577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa19f128529296de3ff1914dda217577">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT_CH11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT_CH11&#160;&#160;&#160;(0x23UL)  /* SYNT0 Channel 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab142a1344752894a7c4195cf0196d438" name="ab142a1344752894a7c4195cf0196d438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab142a1344752894a7c4195cf0196d438">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT_CH12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT_CH12&#160;&#160;&#160;(0x24UL)  /* SYNT0 Channel 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13e302c1522c30a2047650124345f056" name="a13e302c1522c30a2047650124345f056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e302c1522c30a2047650124345f056">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT_CH13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT_CH13&#160;&#160;&#160;(0x25UL)  /* SYNT0 Channel 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04bbf050b7baf47d267b6e0f09d9ba3f" name="a04bbf050b7baf47d267b6e0f09d9ba3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04bbf050b7baf47d267b6e0f09d9ba3f">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT_CH14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT_CH14&#160;&#160;&#160;(0x26UL)  /* SYNT0 Channel 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72090e9373b525077f79d834dc1c9839" name="a72090e9373b525077f79d834dc1c9839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72090e9373b525077f79d834dc1c9839">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_SYNT_CH15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_SYNT_CH15&#160;&#160;&#160;(0x27UL)  /* SYNT0 Channel 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88042475988fd923b3abf407915b8c8c" name="a88042475988fd923b3abf407915b8c8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88042475988fd923b3abf407915b8c8c">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P00&#160;&#160;&#160;(0x68UL)  /* TRGM0 Input 0 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ce5671a27fecf72df89762ee9ec4595" name="a2ce5671a27fecf72df89762ee9ec4595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ce5671a27fecf72df89762ee9ec4595">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P01&#160;&#160;&#160;(0x69UL)  /* TRGM0 Input 1 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02bbb8c00c93dbcf5dfe0585fc9b1763" name="a02bbb8c00c93dbcf5dfe0585fc9b1763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02bbb8c00c93dbcf5dfe0585fc9b1763">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P02&#160;&#160;&#160;(0x6AUL)  /* TRGM0 Input 2 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a163595270213e4708e3977485e242b1f" name="a163595270213e4708e3977485e242b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a163595270213e4708e3977485e242b1f">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P03&#160;&#160;&#160;(0x6BUL)  /* TRGM0 Input 3 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88113213cb98b7e914cfe2707ceb3564" name="a88113213cb98b7e914cfe2707ceb3564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88113213cb98b7e914cfe2707ceb3564">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P04&#160;&#160;&#160;(0x6CUL)  /* TRGM0 Input 4 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e5a67e1eab4a1d5db76890892f960b0" name="a5e5a67e1eab4a1d5db76890892f960b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e5a67e1eab4a1d5db76890892f960b0">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P05</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P05&#160;&#160;&#160;(0x6DUL)  /* TRGM0 Input 5 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69241890384718d22a72a230a5cca50b" name="a69241890384718d22a72a230a5cca50b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69241890384718d22a72a230a5cca50b">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P06</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P06&#160;&#160;&#160;(0x6EUL)  /* TRGM0 Input 6 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a89a1b5376309d1f941ebf1a3cf7563" name="a7a89a1b5376309d1f941ebf1a3cf7563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a89a1b5376309d1f941ebf1a3cf7563">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P07</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P07&#160;&#160;&#160;(0x6FUL)  /* TRGM0 Input 7 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c7d0bbe8a17710199fb82c3cc80d657" name="a7c7d0bbe8a17710199fb82c3cc80d657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c7d0bbe8a17710199fb82c3cc80d657">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P08&#160;&#160;&#160;(0x70UL)  /* TRGM0 Input 8 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d4974c4124f9d77f34d1c0796327a39" name="a7d4974c4124f9d77f34d1c0796327a39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d4974c4124f9d77f34d1c0796327a39">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P09</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P09&#160;&#160;&#160;(0x71UL)  /* TRGM0 Input 9 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a492c201de7c6605015f236007439648c" name="a492c201de7c6605015f236007439648c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a492c201de7c6605015f236007439648c">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P10&#160;&#160;&#160;(0x72UL)  /* TRGM0 Input 10 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfd83711f4fed1877b28a6e79b310ede" name="abfd83711f4fed1877b28a6e79b310ede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfd83711f4fed1877b28a6e79b310ede">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P11&#160;&#160;&#160;(0x73UL)  /* TRGM0 Input 11 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7ae2fc13391e262abb7c5c7864550b6" name="af7ae2fc13391e262abb7c5c7864550b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7ae2fc13391e262abb7c5c7864550b6">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P12&#160;&#160;&#160;(0x74UL)  /* TRGM0 Input 12 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a786e7bd2e4df5fb62e5fe1476f65bbb9" name="a786e7bd2e4df5fb62e5fe1476f65bbb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a786e7bd2e4df5fb62e5fe1476f65bbb9">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P13&#160;&#160;&#160;(0x75UL)  /* TRGM0 Input 13 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a514c6f750499b148ae86777bf6c0125c" name="a514c6f750499b148ae86777bf6c0125c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a514c6f750499b148ae86777bf6c0125c">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P14&#160;&#160;&#160;(0x76UL)  /* TRGM0 Input 14 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ecb38e82ae228610bae193f7412f9f2" name="a7ecb38e82ae228610bae193f7412f9f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ecb38e82ae228610bae193f7412f9f2">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P15&#160;&#160;&#160;(0x77UL)  /* TRGM0 Input 15 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8778cc4e1f541028ea082f23e8f31e42" name="a8778cc4e1f541028ea082f23e8f31e42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8778cc4e1f541028ea082f23e8f31e42">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P16&#160;&#160;&#160;(0x78UL)  /* TRGM0 Input 16 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab29015856221f4f7d75cb5a0bc5e023" name="aab29015856221f4f7d75cb5a0bc5e023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab29015856221f4f7d75cb5a0bc5e023">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P17&#160;&#160;&#160;(0x79UL)  /* TRGM0 Input 17 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2e8a98d2551c0745fbe30404198943c" name="ac2e8a98d2551c0745fbe30404198943c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2e8a98d2551c0745fbe30404198943c">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P18&#160;&#160;&#160;(0x7AUL)  /* TRGM0 Input 18 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77e6ee91e3cefb726520025243376103" name="a77e6ee91e3cefb726520025243376103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e6ee91e3cefb726520025243376103">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P19&#160;&#160;&#160;(0x7BUL)  /* TRGM0 Input 19 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fc0f9551b573d5710e0d3f7f799f1cb" name="a8fc0f9551b573d5710e0d3f7f799f1cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fc0f9551b573d5710e0d3f7f799f1cb">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P20&#160;&#160;&#160;(0x7CUL)  /* TRGM0 Input 20 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a04661be2361e0dda3a3ec672f4c63d" name="a4a04661be2361e0dda3a3ec672f4c63d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a04661be2361e0dda3a3ec672f4c63d">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P21&#160;&#160;&#160;(0x7DUL)  /* TRGM0 Input 21 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1863a1dafe335144c79958eadce2979c" name="a1863a1dafe335144c79958eadce2979c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1863a1dafe335144c79958eadce2979c">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P22&#160;&#160;&#160;(0x7EUL)  /* TRGM0 Input 22 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75a450fdf3a699b38fa1b7f489edb417" name="a75a450fdf3a699b38fa1b7f489edb417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75a450fdf3a699b38fa1b7f489edb417">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P23&#160;&#160;&#160;(0x7FUL)  /* TRGM0 Input 23 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82f758c35e4a4830d4139136fbe561d9" name="a82f758c35e4a4830d4139136fbe561d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82f758c35e4a4830d4139136fbe561d9">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P24&#160;&#160;&#160;(0x80UL)  /* TRGM0 Input 24 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a416d01363a0f0ee85c56c8b590818659" name="a416d01363a0f0ee85c56c8b590818659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a416d01363a0f0ee85c56c8b590818659">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P25&#160;&#160;&#160;(0x81UL)  /* TRGM0 Input 25 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b2fa88dbe9da52d9d07f951d4bf559e" name="a0b2fa88dbe9da52d9d07f951d4bf559e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b2fa88dbe9da52d9d07f951d4bf559e">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P26&#160;&#160;&#160;(0x82UL)  /* TRGM0 Input 26 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a791d33b8bffa0db86ba2678d60992c" name="a3a791d33b8bffa0db86ba2678d60992c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a791d33b8bffa0db86ba2678d60992c">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P27&#160;&#160;&#160;(0x83UL)  /* TRGM0 Input 27 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0aa38e0ccdc05db168e16ebc90f0d5e" name="ad0aa38e0ccdc05db168e16ebc90f0d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0aa38e0ccdc05db168e16ebc90f0d5e">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P28&#160;&#160;&#160;(0x84UL)  /* TRGM0 Input 28 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acacf7b0b56e28bbda9dac9c180b906c6" name="acacf7b0b56e28bbda9dac9c180b906c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acacf7b0b56e28bbda9dac9c180b906c6">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P29&#160;&#160;&#160;(0x85UL)  /* TRGM0 Input 29 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5dbe43300e636100a890da9caacc6355" name="a5dbe43300e636100a890da9caacc6355"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dbe43300e636100a890da9caacc6355">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P30&#160;&#160;&#160;(0x86UL)  /* TRGM0 Input 30 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae487e827c09d1a542600077a7e542220" name="ae487e827c09d1a542600077a7e542220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae487e827c09d1a542600077a7e542220">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_TRGM0_P31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_TRGM0_P31&#160;&#160;&#160;(0x87UL)  /* TRGM0 Input 31 (from IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b535a1dad5f26ab4b8b95fb77dd9bcf" name="a1b535a1dad5f26ab4b8b95fb77dd9bcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b535a1dad5f26ab4b8b95fb77dd9bcf">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_USB0_SOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_USB0_SOF&#160;&#160;&#160;(0x2UL)   /* USB0 frame start */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e4978995a07f478331bf72e6946a190" name="a8e4978995a07f478331bf72e6946a190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e4978995a07f478331bf72e6946a190">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_VDD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_VDD&#160;&#160;&#160;(0x1UL)   /* High level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6287177b325145ae646dc1974d6ca1c8" name="a6287177b325145ae646dc1974d6ca1c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6287177b325145ae646dc1974d6ca1c8">&#9670;&#160;</a></span>HPM_TRGM0_INPUT_SRC_VSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_INPUT_SRC_VSS&#160;&#160;&#160;(0x0UL)   /* Low level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a320760d8936fd93c331696fca5982b27" name="a320760d8936fd93c331696fca5982b27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a320760d8936fd93c331696fca5982b27">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ACMP0_CH0_WIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ACMP0_CH0_WIN&#160;&#160;&#160;(0x54UL)  /* Comparator 0 window mode input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c0a5f4230117a511dbf83d2b36e1f37" name="a9c0a5f4230117a511dbf83d2b36e1f37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c0a5f4230117a511dbf83d2b36e1f37">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ACMP0_CH1_WIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ACMP0_CH1_WIN&#160;&#160;&#160;(0x55UL)  /* Comparator 1 window mode input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3057e2ca18f499c0892cc86d231b31b7" name="a3057e2ca18f499c0892cc86d231b31b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3057e2ca18f499c0892cc86d231b31b7">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ACMP1_CH0_WIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ACMP1_CH0_WIN&#160;&#160;&#160;(0x56UL)  /* Comparator 2 window mode input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2045620772b17c1357d03fb9a725e502" name="a2045620772b17c1357d03fb9a725e502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2045620772b17c1357d03fb9a725e502">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ACMP1_CH1_WIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ACMP1_CH1_WIN&#160;&#160;&#160;(0x57UL)  /* Comparator 3 window mode input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0eca39a0b908e5f73c9b01649d77cebf" name="a0eca39a0b908e5f73c9b01649d77cebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eca39a0b908e5f73c9b01649d77cebf">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ACMP2_CH0_WIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ACMP2_CH0_WIN&#160;&#160;&#160;(0x58UL)  /* Comparator 4 window mode input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0184918043c2c0153719e9ffdc6d1ea1" name="a0184918043c2c0153719e9ffdc6d1ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0184918043c2c0153719e9ffdc6d1ea1">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ACMP2_CH1_WIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ACMP2_CH1_WIN&#160;&#160;&#160;(0x59UL)  /* Comparator 5 window mode input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7499fa5c87e1086d2a33be34b7b8a22" name="aa7499fa5c87e1086d2a33be34b7b8a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7499fa5c87e1086d2a33be34b7b8a22">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ACMP3_CH0_WIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ACMP3_CH0_WIN&#160;&#160;&#160;(0x5AUL)  /* Comparator 6 window mode input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a988f5993e38ef3e031dd154e61aa0bd6" name="a988f5993e38ef3e031dd154e61aa0bd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a988f5993e38ef3e031dd154e61aa0bd6">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ACMP3_CH1_WIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ACMP3_CH1_WIN&#160;&#160;&#160;(0x5BUL)  /* Comparator 7 window mode input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6148183a7a70539a2efe08714fee05a" name="ae6148183a7a70539a2efe08714fee05a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6148183a7a70539a2efe08714fee05a">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADC0_STRGI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADC0_STRGI&#160;&#160;&#160;(0x30UL)  /* The sequence conversion of ADC0 triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68f2cf324f8cfb37bb898e1051270daf" name="a68f2cf324f8cfb37bb898e1051270daf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68f2cf324f8cfb37bb898e1051270daf">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADC1_STRGI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADC1_STRGI&#160;&#160;&#160;(0x31UL)  /* The sequence conversion of ADC1 triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb6747fd7deed688d424599df06745dc" name="abb6747fd7deed688d424599df06745dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb6747fd7deed688d424599df06745dc">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADC2_STRGI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADC2_STRGI&#160;&#160;&#160;(0x32UL)  /* The sequence conversion of ADC2 triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82c90cd7d8914cc5b80478776298b363" name="a82c90cd7d8914cc5b80478776298b363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82c90cd7d8914cc5b80478776298b363">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0A&#160;&#160;&#160;(0x34UL)  /* The preemption conversion of ADC0, 1 triggers input 0A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace1452e1f353e3c527312222e504c951" name="ace1452e1f353e3c527312222e504c951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace1452e1f353e3c527312222e504c951">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0B&#160;&#160;&#160;(0x35UL)  /* The preemption conversion of ADC0, 1 triggers input 0B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d21e9cafd48cc98680fcf752ea0485b" name="a8d21e9cafd48cc98680fcf752ea0485b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d21e9cafd48cc98680fcf752ea0485b">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI0C&#160;&#160;&#160;(0x36UL)  /* The preemption conversion of ADC0, 1 triggers input 0C */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e868aeb3f790d74f9dc70bb2b90b3a1" name="a6e868aeb3f790d74f9dc70bb2b90b3a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e868aeb3f790d74f9dc70bb2b90b3a1">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI1A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI1A&#160;&#160;&#160;(0x37UL)  /* The preemption conversion of ADC0, 1 triggers input 1A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a7a1150da3b683731e89bb1796b1acb" name="a3a7a1150da3b683731e89bb1796b1acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a7a1150da3b683731e89bb1796b1acb">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI1B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI1B&#160;&#160;&#160;(0x38UL)  /* The preemption conversion of ADC0, 1 triggers input 1B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f898273fd0d770417011e0769a4f52b" name="a5f898273fd0d770417011e0769a4f52b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f898273fd0d770417011e0769a4f52b">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI1C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI1C&#160;&#160;&#160;(0x39UL)  /* The preemption conversion of ADC0, 1 triggers input 1C */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a758ccbd6e9702aaa7d7d9c8399ca6c33" name="a758ccbd6e9702aaa7d7d9c8399ca6c33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a758ccbd6e9702aaa7d7d9c8399ca6c33">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI2A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI2A&#160;&#160;&#160;(0x3AUL)  /* The preemption conversion of ADC0, 1 triggers input 2A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3fab69a9f58607387fae1464d4980a8" name="ac3fab69a9f58607387fae1464d4980a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3fab69a9f58607387fae1464d4980a8">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI2B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI2B&#160;&#160;&#160;(0x3BUL)  /* The preemption conversion of ADC0, 1 triggers input 2B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fe5573f4719f8c1a4938063da0496e6" name="a8fe5573f4719f8c1a4938063da0496e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fe5573f4719f8c1a4938063da0496e6">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI2C&#160;&#160;&#160;(0x3CUL)  /* The preemption conversion of ADC0, 1 triggers input 2C */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a982919c55393959cebc4a272b8ff8b27" name="a982919c55393959cebc4a272b8ff8b27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a982919c55393959cebc4a272b8ff8b27">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI3A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI3A&#160;&#160;&#160;(0x3DUL)  /* The preemption conversion of ADC0, 1 triggers input 3A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbec3403d15bfa54ed01e56fd2fbfaed" name="abbec3403d15bfa54ed01e56fd2fbfaed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbec3403d15bfa54ed01e56fd2fbfaed">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI3B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI3B&#160;&#160;&#160;(0x3EUL)  /* The preemption conversion of ADC0, 1 triggers input 3B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac222c553e786f8a5e12d26be6164ccb8" name="ac222c553e786f8a5e12d26be6164ccb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac222c553e786f8a5e12d26be6164ccb8">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI3C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_ADCX_PTRGI3C&#160;&#160;&#160;(0x3FUL)  /* The preemption conversion of ADC0, 1 triggers input 3C */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad011c2b7e59ce3db740722d3a9feba1" name="aad011c2b7e59ce3db740722d3a9feba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad011c2b7e59ce3db740722d3a9feba1">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_DAC0_BUFTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_DAC0_BUFTRG&#160;&#160;&#160;(0x5CUL)  /* DAC0 buffer mode starts to trigger; This bit is also activated as DAC0 ladder mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c4ab9afee446677bc218e87ace345a4" name="a8c4ab9afee446677bc218e87ace345a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c4ab9afee446677bc218e87ace345a4">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_DAC1_BUFTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_DAC1_BUFTRG&#160;&#160;&#160;(0x5DUL)  /* DAC1 buffer mode starts to trigger; This bit is also activated as DAC1 ladder mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bcc525dcbc2a840dd754363683cecf7" name="a2bcc525dcbc2a840dd754363683cecf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bcc525dcbc2a840dd754363683cecf7">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_GPTMR0_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_GPTMR0_IN2&#160;&#160;&#160;(0x5EUL)  /* GPTMR0 channel 2 input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bd7be5ab0ec2b28aa247f5f69945c76" name="a1bd7be5ab0ec2b28aa247f5f69945c76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bd7be5ab0ec2b28aa247f5f69945c76">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_GPTMR0_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_GPTMR0_IN3&#160;&#160;&#160;(0x5FUL)  /* GPTMR0 channel 3 input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a148059cf370cdeab93d3711052bbef65" name="a148059cf370cdeab93d3711052bbef65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a148059cf370cdeab93d3711052bbef65">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_GPTMR0_SYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_GPTMR0_SYNCI&#160;&#160;&#160;(0x60UL)  /* GPTMR0 counter synchronous input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e5ac5d3b9635a89653566e226bd1817" name="a8e5ac5d3b9635a89653566e226bd1817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e5ac5d3b9635a89653566e226bd1817">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_GPTMR1_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_GPTMR1_IN2&#160;&#160;&#160;(0x61UL)  /* GPTMR1 channel 2 input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ef5d359a6704d7255c598860b17360a" name="a0ef5d359a6704d7255c598860b17360a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ef5d359a6704d7255c598860b17360a">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_GPTMR1_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_GPTMR1_IN3&#160;&#160;&#160;(0x62UL)  /* GPTMR1 channel 3 input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58afe6dd2dd55d34c7db564b2abe8346" name="a58afe6dd2dd55d34c7db564b2abe8346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58afe6dd2dd55d34c7db564b2abe8346">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_GPTMR1_SYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_GPTMR1_SYNCI&#160;&#160;&#160;(0x63UL)  /* GPTMR1 counter synchronous input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add8ce83c5cbeaf4203669fc5d0deaded" name="add8ce83c5cbeaf4203669fc5d0deaded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add8ce83c5cbeaf4203669fc5d0deaded">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_GPTMR2_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_GPTMR2_IN2&#160;&#160;&#160;(0x64UL)  /* GPTMR2 channel 2 input; This bit is also activated as DAC0 ladder mode 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad1c0d2f2b3344222689984111c309a6" name="aad1c0d2f2b3344222689984111c309a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad1c0d2f2b3344222689984111c309a6">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_GPTMR2_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_GPTMR2_IN3&#160;&#160;&#160;(0x65UL)  /* GPTMR2 channel 3 input; This bit is also activated as DAC0 ladder mode 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0bc1e8729c5529d4b56f92323a8cdc1" name="ad0bc1e8729c5529d4b56f92323a8cdc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0bc1e8729c5529d4b56f92323a8cdc1">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_GPTMR2_SYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_GPTMR2_SYNCI&#160;&#160;&#160;(0x66UL)  /* GPTMR2 counter synchronous input; This bit is also activated as DAC0 ladder mode 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90cfc308645df8330af874b8d2c46d63" name="a90cfc308645df8330af874b8d2c46d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90cfc308645df8330af874b8d2c46d63">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_GPTMR3_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_GPTMR3_IN2&#160;&#160;&#160;(0x67UL)  /* GPTMR3 channel 2 input; This bit is also activated as DAC1 ladder mode 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99d250ec424b528b80da4d707fa0e786" name="a99d250ec424b528b80da4d707fa0e786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99d250ec424b528b80da4d707fa0e786">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_GPTMR3_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_GPTMR3_IN3&#160;&#160;&#160;(0x68UL)  /* GPTMR3 channel 3 input; This bit is also activated as DAC1 ladder mode 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a133546f9b17c267bdafd59b390de147e" name="a133546f9b17c267bdafd59b390de147e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a133546f9b17c267bdafd59b390de147e">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_GPTMR3_SYNCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_GPTMR3_SYNCI&#160;&#160;&#160;(0x69UL)  /* GPTMR3 counter synchronous input; This bit is also activated as DAC1 ladder mode 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a17bdd54a7ef01673355c270da266e8" name="a9a17bdd54a7ef01673355c270da266e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a17bdd54a7ef01673355c270da266e8">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_MCAN_PTPC0_CAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_MCAN_PTPC0_CAP&#160;&#160;&#160;(0xCAUL)  /* PTPC input capture 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a190ab263ee178550e3b01754f9118bf6" name="a190ab263ee178550e3b01754f9118bf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a190ab263ee178550e3b01754f9118bf6">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_MCAN_PTPC1_CAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_MCAN_PTPC1_CAP&#160;&#160;&#160;(0xCBUL)  /* PTPC input capture 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8941e07a6a4058a9372410b49230652" name="ac8941e07a6a4058a9372410b49230652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8941e07a6a4058a9372410b49230652">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_MTG0_TRIG_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_MTG0_TRIG_IN0&#160;&#160;&#160;(0xD3UL)  /* MTG0 triggers input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab96dc54979af3f711ab1ebea79338deb" name="ab96dc54979af3f711ab1ebea79338deb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab96dc54979af3f711ab1ebea79338deb">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_MTG0_TRIG_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_MTG0_TRIG_IN1&#160;&#160;&#160;(0xD4UL)  /* MTG0 triggers input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4932dac6e00539dca561cc124b5959e9" name="a4932dac6e00539dca561cc124b5959e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4932dac6e00539dca561cc124b5959e9">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_MTG0_TRIG_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_MTG0_TRIG_IN2&#160;&#160;&#160;(0xD5UL)  /* MTG0 triggers input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64372e515cbaae0bb9c8d13d78c8e8e5" name="a64372e515cbaae0bb9c8d13d78c8e8e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64372e515cbaae0bb9c8d13d78c8e8e5">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_MTG0_TRIG_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_MTG0_TRIG_IN3&#160;&#160;&#160;(0xD6UL)  /* MTG0 triggers input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfcc3190683d7b34a729205685c36e69" name="acfcc3190683d7b34a729205685c36e69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfcc3190683d7b34a729205685c36e69">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_00&#160;&#160;&#160;(0x6AUL)  /* PLB module input 00 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af950e1b52a217df22d6690903a5d16e6" name="af950e1b52a217df22d6690903a5d16e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af950e1b52a217df22d6690903a5d16e6">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_01&#160;&#160;&#160;(0x6BUL)  /* PLB module input 01 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25bf465e23af0cc6903de38336a05088" name="a25bf465e23af0cc6903de38336a05088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25bf465e23af0cc6903de38336a05088">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_02&#160;&#160;&#160;(0x6CUL)  /* PLB module input 02 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cc666e2f348dc61edbcbcf6f798c3b3" name="a3cc666e2f348dc61edbcbcf6f798c3b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cc666e2f348dc61edbcbcf6f798c3b3">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_03&#160;&#160;&#160;(0x6DUL)  /* PLB module input 03 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29658ffc58916dd8020317c43ca56103" name="a29658ffc58916dd8020317c43ca56103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29658ffc58916dd8020317c43ca56103">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_04&#160;&#160;&#160;(0x6EUL)  /* PLB module input 04 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a687ede3395e2b45cf714efc094c3b65c" name="a687ede3395e2b45cf714efc094c3b65c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a687ede3395e2b45cf714efc094c3b65c">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_05</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_05&#160;&#160;&#160;(0x6FUL)  /* PLB module input 05 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56fdcbcb609bc8587719a6e60637774f" name="a56fdcbcb609bc8587719a6e60637774f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56fdcbcb609bc8587719a6e60637774f">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_06</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_06&#160;&#160;&#160;(0x70UL)  /* PLB module input 06 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad365f2b8932cf28665f357af122c39e" name="aad365f2b8932cf28665f357af122c39e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad365f2b8932cf28665f357af122c39e">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_07</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_07&#160;&#160;&#160;(0x71UL)  /* PLB module input 07 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13c93ff4b801b7e165df26747fb77668" name="a13c93ff4b801b7e165df26747fb77668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13c93ff4b801b7e165df26747fb77668">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_08&#160;&#160;&#160;(0x72UL)  /* PLB module input 08 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a441663efdeb0a98e8e77a4492ac9ab4d" name="a441663efdeb0a98e8e77a4492ac9ab4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a441663efdeb0a98e8e77a4492ac9ab4d">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_09</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_09&#160;&#160;&#160;(0x73UL)  /* PLB module input 09 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a794c03239a34dd78c12b0206b02fd342" name="a794c03239a34dd78c12b0206b02fd342"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a794c03239a34dd78c12b0206b02fd342">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_10&#160;&#160;&#160;(0x74UL)  /* PLB module input 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad084ac0a9678f30d841f5ef0b09a14e2" name="ad084ac0a9678f30d841f5ef0b09a14e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad084ac0a9678f30d841f5ef0b09a14e2">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_11&#160;&#160;&#160;(0x75UL)  /* PLB module input 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab92f0bb43c1babd24697999c45816fb9" name="ab92f0bb43c1babd24697999c45816fb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab92f0bb43c1babd24697999c45816fb9">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_12&#160;&#160;&#160;(0x76UL)  /* PLB module input 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bc0b4c68ead7d6d7e5d8033e5da2cf7" name="a0bc0b4c68ead7d6d7e5d8033e5da2cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bc0b4c68ead7d6d7e5d8033e5da2cf7">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_13&#160;&#160;&#160;(0x77UL)  /* PLB module input 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33e75866e3397c086db5a9c2335e8362" name="a33e75866e3397c086db5a9c2335e8362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33e75866e3397c086db5a9c2335e8362">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_14&#160;&#160;&#160;(0x78UL)  /* PLB module input 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab03ad377e16dcbb49542aecb77686a46" name="ab03ad377e16dcbb49542aecb77686a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab03ad377e16dcbb49542aecb77686a46">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_15&#160;&#160;&#160;(0x79UL)  /* PLB module input 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadec6fb9b013ddbabebc809a7b256f75" name="aadec6fb9b013ddbabebc809a7b256f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadec6fb9b013ddbabebc809a7b256f75">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_16&#160;&#160;&#160;(0x7AUL)  /* PLB module input 16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57775d1265d4b7cc3aec98b6135118af" name="a57775d1265d4b7cc3aec98b6135118af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57775d1265d4b7cc3aec98b6135118af">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_17&#160;&#160;&#160;(0x7BUL)  /* PLB module input 17 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc594e69ce8bdbd5e5c49e148fcd2fdd" name="afc594e69ce8bdbd5e5c49e148fcd2fdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc594e69ce8bdbd5e5c49e148fcd2fdd">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_18&#160;&#160;&#160;(0x7CUL)  /* PLB module input 18 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54fe37c3ae49fb45784ae8783325c0de" name="a54fe37c3ae49fb45784ae8783325c0de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54fe37c3ae49fb45784ae8783325c0de">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_19&#160;&#160;&#160;(0x7DUL)  /* PLB module input 19 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a928c9a09e11a606b3cc7ca4a2712f8b4" name="a928c9a09e11a606b3cc7ca4a2712f8b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a928c9a09e11a606b3cc7ca4a2712f8b4">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_20&#160;&#160;&#160;(0x7EUL)  /* PLB module input 20 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a12a9dd529fa12702cc293190323f41" name="a0a12a9dd529fa12702cc293190323f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a12a9dd529fa12702cc293190323f41">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_21&#160;&#160;&#160;(0x7FUL)  /* PLB module input 21 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad834f64d5e0793c56e2da7c50a424cf1" name="ad834f64d5e0793c56e2da7c50a424cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad834f64d5e0793c56e2da7c50a424cf1">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_22&#160;&#160;&#160;(0x80UL)  /* PLB module input 22 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38b41864547f4d39cbfcdbe0da7df5e4" name="a38b41864547f4d39cbfcdbe0da7df5e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38b41864547f4d39cbfcdbe0da7df5e4">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_23&#160;&#160;&#160;(0x81UL)  /* PLB module input 23 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21f17562ed4b0569ca2e0e49bbe8b739" name="a21f17562ed4b0569ca2e0e49bbe8b739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21f17562ed4b0569ca2e0e49bbe8b739">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_24&#160;&#160;&#160;(0x82UL)  /* PLB module input 24 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aded0b2366a9ba422f06feef0738c5af9" name="aded0b2366a9ba422f06feef0738c5af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aded0b2366a9ba422f06feef0738c5af9">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_25&#160;&#160;&#160;(0x83UL)  /* PLB module input 25 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5b32db804807ffd3fdc552eb57d1ec9" name="ac5b32db804807ffd3fdc552eb57d1ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5b32db804807ffd3fdc552eb57d1ec9">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_26&#160;&#160;&#160;(0x84UL)  /* PLB module input 26 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d87e4a67baf32899ff20686a484cc9b" name="a0d87e4a67baf32899ff20686a484cc9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d87e4a67baf32899ff20686a484cc9b">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_27&#160;&#160;&#160;(0x85UL)  /* PLB module input 27 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20652467f4cc8578e82fbe990c0bcaa1" name="a20652467f4cc8578e82fbe990c0bcaa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20652467f4cc8578e82fbe990c0bcaa1">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_28&#160;&#160;&#160;(0x86UL)  /* PLB module input 28 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a943021189161953653f7ef665548ab62" name="a943021189161953653f7ef665548ab62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a943021189161953653f7ef665548ab62">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_29&#160;&#160;&#160;(0x87UL)  /* PLB module input 29 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad99efd6647b1f607089a57abb1dd0f50" name="ad99efd6647b1f607089a57abb1dd0f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad99efd6647b1f607089a57abb1dd0f50">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_30&#160;&#160;&#160;(0x88UL)  /* PLB module input 30 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3108443f35e7dee65d2d01bf09c4bfc" name="ad3108443f35e7dee65d2d01bf09c4bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3108443f35e7dee65d2d01bf09c4bfc">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_31&#160;&#160;&#160;(0x89UL)  /* PLB module input 31 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78951f76359750c0ff7f158bba847770" name="a78951f76359750c0ff7f158bba847770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78951f76359750c0ff7f158bba847770">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_32&#160;&#160;&#160;(0x8AUL)  /* PLB module input 32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a794586a72c2e40c8369c2bd78dfa4544" name="a794586a72c2e40c8369c2bd78dfa4544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a794586a72c2e40c8369c2bd78dfa4544">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_33&#160;&#160;&#160;(0x8BUL)  /* PLB module input 33 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57624bc2b0185467bb12ea4774d36cae" name="a57624bc2b0185467bb12ea4774d36cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57624bc2b0185467bb12ea4774d36cae">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_34&#160;&#160;&#160;(0x8CUL)  /* PLB module input 34 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea81c76d61fe688552dd608b6056ceef" name="aea81c76d61fe688552dd608b6056ceef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea81c76d61fe688552dd608b6056ceef">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_35&#160;&#160;&#160;(0x8DUL)  /* PLB module input 35 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a015fbaf1ee9f9011e4278a58d29cc8fb" name="a015fbaf1ee9f9011e4278a58d29cc8fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a015fbaf1ee9f9011e4278a58d29cc8fb">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_36&#160;&#160;&#160;(0x8EUL)  /* PLB module input 36 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14ceb96bb7656547d5cb229906d48689" name="a14ceb96bb7656547d5cb229906d48689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14ceb96bb7656547d5cb229906d48689">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_37&#160;&#160;&#160;(0x8FUL)  /* PLB module input 37 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a794775043275d4d771caa1c66ff8492b" name="a794775043275d4d771caa1c66ff8492b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a794775043275d4d771caa1c66ff8492b">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_38&#160;&#160;&#160;(0x90UL)  /* PLB module input 38 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6407b01b97533e28cfd466b494c03fb1" name="a6407b01b97533e28cfd466b494c03fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6407b01b97533e28cfd466b494c03fb1">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_39&#160;&#160;&#160;(0x91UL)  /* PLB module input 39 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf52cd3ce9e3cd3d0d4497d6e75e5baa" name="aaf52cd3ce9e3cd3d0d4497d6e75e5baa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf52cd3ce9e3cd3d0d4497d6e75e5baa">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_40&#160;&#160;&#160;(0x92UL)  /* PLB module input 40 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5abb612da152c62854d2eac30d688ac3" name="a5abb612da152c62854d2eac30d688ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5abb612da152c62854d2eac30d688ac3">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_41&#160;&#160;&#160;(0x93UL)  /* PLB module input 41 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a478786018fffe7d72d220371d5520ddf" name="a478786018fffe7d72d220371d5520ddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a478786018fffe7d72d220371d5520ddf">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_42&#160;&#160;&#160;(0x94UL)  /* PLB module input 42 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca565fa3c4cd734b3643abf1d9e8a40b" name="aca565fa3c4cd734b3643abf1d9e8a40b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca565fa3c4cd734b3643abf1d9e8a40b">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_43&#160;&#160;&#160;(0x95UL)  /* PLB module input 43 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d0bfbce9642954b78f9c8f917aaf201" name="a7d0bfbce9642954b78f9c8f917aaf201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d0bfbce9642954b78f9c8f917aaf201">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_44&#160;&#160;&#160;(0x96UL)  /* PLB module input 44 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86759472e181a2cbe67ab1df626c2af7" name="a86759472e181a2cbe67ab1df626c2af7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86759472e181a2cbe67ab1df626c2af7">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_45&#160;&#160;&#160;(0x97UL)  /* PLB module input 45 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a709d281143af014a76e1387e4a72864c" name="a709d281143af014a76e1387e4a72864c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a709d281143af014a76e1387e4a72864c">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_46&#160;&#160;&#160;(0x98UL)  /* PLB module input 46 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a681458136f64463d0f9c19c8af418d14" name="a681458136f64463d0f9c19c8af418d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a681458136f64463d0f9c19c8af418d14">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_47&#160;&#160;&#160;(0x99UL)  /* PLB module input 47 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9de31a0a00b035c0da0280de4f00d043" name="a9de31a0a00b035c0da0280de4f00d043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9de31a0a00b035c0da0280de4f00d043">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_48&#160;&#160;&#160;(0x9AUL)  /* PLB module input 48 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3d2424237b2f50a4b021cf21e9760df" name="aa3d2424237b2f50a4b021cf21e9760df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3d2424237b2f50a4b021cf21e9760df">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_49&#160;&#160;&#160;(0x9BUL)  /* PLB module input 49 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dca6c89d95787992aeee201644decce" name="a9dca6c89d95787992aeee201644decce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dca6c89d95787992aeee201644decce">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_50&#160;&#160;&#160;(0x9CUL)  /* PLB module input 50 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1df273e8f9fe52812bac4da0d1447b02" name="a1df273e8f9fe52812bac4da0d1447b02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1df273e8f9fe52812bac4da0d1447b02">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_51&#160;&#160;&#160;(0x9DUL)  /* PLB module input 51 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d121d7bd95b3084613094094b58bb99" name="a8d121d7bd95b3084613094094b58bb99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d121d7bd95b3084613094094b58bb99">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_52&#160;&#160;&#160;(0x9EUL)  /* PLB module input 52 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a106faef18fb9f29645a5cabdd2cb82da" name="a106faef18fb9f29645a5cabdd2cb82da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a106faef18fb9f29645a5cabdd2cb82da">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_53&#160;&#160;&#160;(0x9FUL)  /* PLB module input 53 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c08c6840242acdcaa4a13c6e43d56c8" name="a7c08c6840242acdcaa4a13c6e43d56c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c08c6840242acdcaa4a13c6e43d56c8">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_54&#160;&#160;&#160;(0xA0UL)  /* PLB module input 54 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fb0f49f61827ff93b57c25a72a1223e" name="a0fb0f49f61827ff93b57c25a72a1223e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fb0f49f61827ff93b57c25a72a1223e">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_55&#160;&#160;&#160;(0xA1UL)  /* PLB module input 55 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96a485462cbee4b945b536ea2fd831ee" name="a96a485462cbee4b945b536ea2fd831ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96a485462cbee4b945b536ea2fd831ee">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_56&#160;&#160;&#160;(0xA2UL)  /* PLB module input 56 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2137e9da30c9fdb0463766c4375ccdd" name="aa2137e9da30c9fdb0463766c4375ccdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2137e9da30c9fdb0463766c4375ccdd">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_57&#160;&#160;&#160;(0xA3UL)  /* PLB module input 57 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afec4137e27fe53e51c415f8e7e3c34fe" name="afec4137e27fe53e51c415f8e7e3c34fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afec4137e27fe53e51c415f8e7e3c34fe">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_58&#160;&#160;&#160;(0xA4UL)  /* PLB module input 58 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac54e2a76c240f2a6da2cc91954e5ff45" name="ac54e2a76c240f2a6da2cc91954e5ff45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac54e2a76c240f2a6da2cc91954e5ff45">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_59&#160;&#160;&#160;(0xA5UL)  /* PLB module input 59 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfb8b56a9e3276d056f7247335a1afc8" name="acfb8b56a9e3276d056f7247335a1afc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb8b56a9e3276d056f7247335a1afc8">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_60&#160;&#160;&#160;(0xA6UL)  /* PLB module input 60 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaeb8a2288d583ff9c9a7570d16e71f29" name="aaeb8a2288d583ff9c9a7570d16e71f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeb8a2288d583ff9c9a7570d16e71f29">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_61&#160;&#160;&#160;(0xA7UL)  /* PLB module input 61 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32a072508b7d5b3d8ae016b7eaf0cc0e" name="a32a072508b7d5b3d8ae016b7eaf0cc0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32a072508b7d5b3d8ae016b7eaf0cc0e">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_62&#160;&#160;&#160;(0xA8UL)  /* PLB module input 62 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61c87183f33e48f756c7e1c31019e6a9" name="a61c87183f33e48f756c7e1c31019e6a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61c87183f33e48f756c7e1c31019e6a9">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PLB_IN_63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PLB_IN_63&#160;&#160;&#160;(0xA9UL)  /* PLB module input 63 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b276042eea007edc93a11e5cbb03339" name="a7b276042eea007edc93a11e5cbb03339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b276042eea007edc93a11e5cbb03339">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN0&#160;&#160;&#160;(0xAAUL)  /* PWM0 triggers input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cef5b06976e689a19a7552609fe682d" name="a3cef5b06976e689a19a7552609fe682d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cef5b06976e689a19a7552609fe682d">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN1&#160;&#160;&#160;(0xABUL)  /* PWM0 triggers input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a025aa5b0dee5f06038d685d5ee7185e7" name="a025aa5b0dee5f06038d685d5ee7185e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a025aa5b0dee5f06038d685d5ee7185e7">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN2&#160;&#160;&#160;(0xACUL)  /* PWM0 triggers input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbfe9a7cd233499342939b4e17d78971" name="adbfe9a7cd233499342939b4e17d78971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbfe9a7cd233499342939b4e17d78971">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN3&#160;&#160;&#160;(0xADUL)  /* PWM0 triggers input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf5f63979a6fd624f203c0e0cf8b135d" name="adf5f63979a6fd624f203c0e0cf8b135d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf5f63979a6fd624f203c0e0cf8b135d">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN4&#160;&#160;&#160;(0xAEUL)  /* PWM0 triggers input 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7ed9cc25d99a3889ecc35f4bcb3751a" name="aa7ed9cc25d99a3889ecc35f4bcb3751a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7ed9cc25d99a3889ecc35f4bcb3751a">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN5&#160;&#160;&#160;(0xAFUL)  /* PWM0 triggers input 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af784743391fa739273a077c39839abd2" name="af784743391fa739273a077c39839abd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af784743391fa739273a077c39839abd2">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN6&#160;&#160;&#160;(0xB0UL)  /* PWM0 triggers input 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13938508e93d6ecab0a39c6e21eac558" name="a13938508e93d6ecab0a39c6e21eac558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13938508e93d6ecab0a39c6e21eac558">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM0_TRIG_IN7&#160;&#160;&#160;(0xB1UL)  /* PWM0 triggers input 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a241f7c9fa1e28af9b80a528f139827c5" name="a241f7c9fa1e28af9b80a528f139827c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a241f7c9fa1e28af9b80a528f139827c5">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN0&#160;&#160;&#160;(0xB2UL)  /* PWM1 triggers input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47f0fd6a7a39673d04024d59ecd81b34" name="a47f0fd6a7a39673d04024d59ecd81b34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47f0fd6a7a39673d04024d59ecd81b34">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN1&#160;&#160;&#160;(0xB3UL)  /* PWM1 triggers input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4c9f727edf2754392462b3be4b202dd" name="af4c9f727edf2754392462b3be4b202dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4c9f727edf2754392462b3be4b202dd">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN2&#160;&#160;&#160;(0xB4UL)  /* PWM1 triggers input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4ba7e9d643956eda251215de51a4576" name="ac4ba7e9d643956eda251215de51a4576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ba7e9d643956eda251215de51a4576">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN3&#160;&#160;&#160;(0xB5UL)  /* PWM1 triggers input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6c9b605b46a8399960029e52f84b31b" name="ab6c9b605b46a8399960029e52f84b31b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6c9b605b46a8399960029e52f84b31b">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN4&#160;&#160;&#160;(0xB6UL)  /* PWM1 triggers input 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ce3a0a7e5582643e30c6bf127ac955f" name="a2ce3a0a7e5582643e30c6bf127ac955f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ce3a0a7e5582643e30c6bf127ac955f">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN5&#160;&#160;&#160;(0xB7UL)  /* PWM1 triggers input 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cb55d6c5dfc646ad1368f01181f7c78" name="a5cb55d6c5dfc646ad1368f01181f7c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cb55d6c5dfc646ad1368f01181f7c78">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN6&#160;&#160;&#160;(0xB8UL)  /* PWM1 triggers input 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6573b4bc2e628c1b3f71f1ce79961f6e" name="a6573b4bc2e628c1b3f71f1ce79961f6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6573b4bc2e628c1b3f71f1ce79961f6e">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM1_TRIG_IN7&#160;&#160;&#160;(0xB9UL)  /* PWM1 triggers input 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10f1e1ef3c3052a7993c59bf9672c0e4" name="a10f1e1ef3c3052a7993c59bf9672c0e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f1e1ef3c3052a7993c59bf9672c0e4">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN0&#160;&#160;&#160;(0xBAUL)  /* PWM2 triggers input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29c18de2ac3cf5d1a403033f8f2cf72e" name="a29c18de2ac3cf5d1a403033f8f2cf72e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29c18de2ac3cf5d1a403033f8f2cf72e">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN1&#160;&#160;&#160;(0xBBUL)  /* PWM2 triggers input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f03fc58bd631f00c28edb86028f1c37" name="a1f03fc58bd631f00c28edb86028f1c37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f03fc58bd631f00c28edb86028f1c37">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN2&#160;&#160;&#160;(0xBCUL)  /* PWM2 triggers input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79f69efaf4d6b6d5a1bb4cbea0274df1" name="a79f69efaf4d6b6d5a1bb4cbea0274df1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79f69efaf4d6b6d5a1bb4cbea0274df1">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN3&#160;&#160;&#160;(0xBDUL)  /* PWM2 triggers input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4fe313d5ed1ca78517d8494fff8bbf0" name="af4fe313d5ed1ca78517d8494fff8bbf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4fe313d5ed1ca78517d8494fff8bbf0">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN4&#160;&#160;&#160;(0xBEUL)  /* PWM2 triggers input 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab51fac91a8f9de6f85a9a4e15261f40e" name="ab51fac91a8f9de6f85a9a4e15261f40e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab51fac91a8f9de6f85a9a4e15261f40e">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN5&#160;&#160;&#160;(0xBFUL)  /* PWM2 triggers input 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6cda86cc5d11e42d9521c1d70fceb09" name="af6cda86cc5d11e42d9521c1d70fceb09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6cda86cc5d11e42d9521c1d70fceb09">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN6&#160;&#160;&#160;(0xC0UL)  /* PWM2 triggers input 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdcad8e62e327e0372f2a21f6fdaaa85" name="acdcad8e62e327e0372f2a21f6fdaaa85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdcad8e62e327e0372f2a21f6fdaaa85">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_PWM2_TRIG_IN7&#160;&#160;&#160;(0xC1UL)  /* PWM2 triggers input 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1d3881547f2567c49baef2d1be21fdc" name="ab1d3881547f2567c49baef2d1be21fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1d3881547f2567c49baef2d1be21fdc">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_QEI0_PAUSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_QEI0_PAUSE&#160;&#160;&#160;(0x46UL)  /* QEI0 Pause input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea4fd59b12bb68bd5e706881f9c5e50b" name="aea4fd59b12bb68bd5e706881f9c5e50b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea4fd59b12bb68bd5e706881f9c5e50b">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_QEI0_TRIG_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_QEI0_TRIG_IN&#160;&#160;&#160;(0x44UL)  /* QEI0 triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d3dc52205ceeeef0923899f9c154af8" name="a8d3dc52205ceeeef0923899f9c154af8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d3dc52205ceeeef0923899f9c154af8">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_QEI1_PAUSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_QEI1_PAUSE&#160;&#160;&#160;(0x47UL)  /* QEI1 Pause input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52e5352a585aa499a5dd2cf081c3e0c4" name="a52e5352a585aa499a5dd2cf081c3e0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52e5352a585aa499a5dd2cf081c3e0c4">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_QEI1_TRIG_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_QEI1_TRIG_IN&#160;&#160;&#160;(0x45UL)  /* QEI1 triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4c03d42703518c67c4e848a12f44f1d" name="af4c03d42703518c67c4e848a12f44f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4c03d42703518c67c4e848a12f44f1d">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_QEO0_TRIG_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_QEO0_TRIG_IN0&#160;&#160;&#160;(0x48UL)  /* QEO0 triggers input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8af87fb862393a672230b75e592d6266" name="a8af87fb862393a672230b75e592d6266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8af87fb862393a672230b75e592d6266">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_QEO0_TRIG_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_QEO0_TRIG_IN1&#160;&#160;&#160;(0x49UL)  /* QEO0 triggers input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3948eefc9f7c8110c5b5513bcd2e1d1" name="ad3948eefc9f7c8110c5b5513bcd2e1d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3948eefc9f7c8110c5b5513bcd2e1d1">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_QEO1_TRIG_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_QEO1_TRIG_IN0&#160;&#160;&#160;(0x4AUL)  /* QEO1 triggers input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2666fafafc30c0ad1a9095c190f5c8b8" name="a2666fafafc30c0ad1a9095c190f5c8b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2666fafafc30c0ad1a9095c190f5c8b8">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_QEO1_TRIG_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_QEO1_TRIG_IN1&#160;&#160;&#160;(0x4BUL)  /* QEO1 triggers input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a102a0dc0d14ece5357245525fb82c8bf" name="a102a0dc0d14ece5357245525fb82c8bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a102a0dc0d14ece5357245525fb82c8bf">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_RDC0_TRIG_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_RDC0_TRIG_IN0&#160;&#160;&#160;(0x42UL)  /* RDC0 triggers input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47620eaa907a428fc1bead4bdfc4e7d4" name="a47620eaa907a428fc1bead4bdfc4e7d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47620eaa907a428fc1bead4bdfc4e7d4">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_RDC0_TRIG_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_RDC0_TRIG_IN1&#160;&#160;&#160;(0x43UL)  /* RDC0 triggers input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77a21d298b55b04fc009e39a104ba657" name="a77a21d298b55b04fc009e39a104ba657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77a21d298b55b04fc009e39a104ba657">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC0&#160;&#160;&#160;(0x20UL)  /* SDM triggers input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c089d7085ee8a9b56e60c6c4bae0602" name="a7c089d7085ee8a9b56e60c6c4bae0602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c089d7085ee8a9b56e60c6c4bae0602">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC1&#160;&#160;&#160;(0x21UL)  /* SDM triggers input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32a86c6fca949a42134081e350090fe5" name="a32a86c6fca949a42134081e350090fe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32a86c6fca949a42134081e350090fe5">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC10&#160;&#160;&#160;(0x2AUL)  /* SDM triggers input 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcb984eda15cbd4bf2fb10567e4d4f1b" name="adcb984eda15cbd4bf2fb10567e4d4f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcb984eda15cbd4bf2fb10567e4d4f1b">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC11&#160;&#160;&#160;(0x2BUL)  /* SDM triggers input 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad509190ea278d9d41c8ff03b75ee00eb" name="ad509190ea278d9d41c8ff03b75ee00eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad509190ea278d9d41c8ff03b75ee00eb">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC12&#160;&#160;&#160;(0x2CUL)  /* SDM triggers input 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af294596dbcf27afde1aa9e764ed124a7" name="af294596dbcf27afde1aa9e764ed124a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af294596dbcf27afde1aa9e764ed124a7">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC13&#160;&#160;&#160;(0x2DUL)  /* SDM triggers input 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab248df91b48df8f35246e9b92d76bb4f" name="ab248df91b48df8f35246e9b92d76bb4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab248df91b48df8f35246e9b92d76bb4f">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC14&#160;&#160;&#160;(0x2EUL)  /* SDM triggers input 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70281babf33be7b5e1a1820cbd97d72e" name="a70281babf33be7b5e1a1820cbd97d72e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70281babf33be7b5e1a1820cbd97d72e">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC15&#160;&#160;&#160;(0x2FUL)  /* SDM triggers input 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83e2aea51b7d01923cd514ee2233792f" name="a83e2aea51b7d01923cd514ee2233792f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83e2aea51b7d01923cd514ee2233792f">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC2&#160;&#160;&#160;(0x22UL)  /* SDM triggers input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75f2202886ce41204a961d492b329857" name="a75f2202886ce41204a961d492b329857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f2202886ce41204a961d492b329857">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC3&#160;&#160;&#160;(0x23UL)  /* SDM triggers input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7282eba1a7979e815843065a6f3e3209" name="a7282eba1a7979e815843065a6f3e3209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7282eba1a7979e815843065a6f3e3209">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC4&#160;&#160;&#160;(0x24UL)  /* SDM triggers input 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcc936e403e1a37c8225b2a0519fb8bb" name="adcc936e403e1a37c8225b2a0519fb8bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcc936e403e1a37c8225b2a0519fb8bb">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC5&#160;&#160;&#160;(0x25UL)  /* SDM triggers input 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12bf2886efbb92a93a051d453e1e9c6b" name="a12bf2886efbb92a93a051d453e1e9c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12bf2886efbb92a93a051d453e1e9c6b">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC6&#160;&#160;&#160;(0x26UL)  /* SDM triggers input 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad29b7cb7af5661e43d59e194c5768bc4" name="ad29b7cb7af5661e43d59e194c5768bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad29b7cb7af5661e43d59e194c5768bc4">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC7&#160;&#160;&#160;(0x27UL)  /* SDM triggers input 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61ffb92252431a2f641ab3618aea47ac" name="a61ffb92252431a2f641ab3618aea47ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61ffb92252431a2f641ab3618aea47ac">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC8&#160;&#160;&#160;(0x28UL)  /* SDM triggers input 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69f35ee9648a5c5069a7bf06079b5425" name="a69f35ee9648a5c5069a7bf06079b5425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69f35ee9648a5c5069a7bf06079b5425">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SDM_PWM_SOC9&#160;&#160;&#160;(0x29UL)  /* SDM triggers input 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7803558123fea9ab84ad03b32aed69d4" name="a7803558123fea9ab84ad03b32aed69d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7803558123fea9ab84ad03b32aed69d4">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN0&#160;&#160;&#160;(0x4CUL)  /* SEI triggers input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae51f0cf38d695828272f110c23e97394" name="ae51f0cf38d695828272f110c23e97394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae51f0cf38d695828272f110c23e97394">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN1&#160;&#160;&#160;(0x4DUL)  /* SEI triggers input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5608ebf1afd9a54572fc2177aab71336" name="a5608ebf1afd9a54572fc2177aab71336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5608ebf1afd9a54572fc2177aab71336">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN2&#160;&#160;&#160;(0x4EUL)  /* SEI triggers input 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a299b53d1cee0072434d3ddaf714306ed" name="a299b53d1cee0072434d3ddaf714306ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a299b53d1cee0072434d3ddaf714306ed">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN3&#160;&#160;&#160;(0x4FUL)  /* SEI triggers input 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace7936690e3532bac0c83f50377424e4" name="ace7936690e3532bac0c83f50377424e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace7936690e3532bac0c83f50377424e4">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN4&#160;&#160;&#160;(0x50UL)  /* SEI triggers input 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7218c881345cd25fed92b603c4daa76c" name="a7218c881345cd25fed92b603c4daa76c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7218c881345cd25fed92b603c4daa76c">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN5&#160;&#160;&#160;(0x51UL)  /* SEI triggers input 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acecdd4c1caca7f7b2878125d72c3034f" name="acecdd4c1caca7f7b2878125d72c3034f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acecdd4c1caca7f7b2878125d72c3034f">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN6&#160;&#160;&#160;(0x52UL)  /* SEI triggers input 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbba34ea824519cbd1beea0d8deb9a4b" name="afbba34ea824519cbd1beea0d8deb9a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbba34ea824519cbd1beea0d8deb9a4b">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SEI_TRIG_IN7&#160;&#160;&#160;(0x53UL)  /* SEI triggers input 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38bc4ffd047e81ac6a13ea5cad3737ff" name="a38bc4ffd047e81ac6a13ea5cad3737ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38bc4ffd047e81ac6a13ea5cad3737ff">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SYNCTIMER_TRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SYNCTIMER_TRIG&#160;&#160;&#160;(0xCEUL)  /* SYNT triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cdec06a91c71cd5c7adbebebd8d519e" name="a6cdec06a91c71cd5c7adbebebd8d519e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cdec06a91c71cd5c7adbebebd8d519e">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_SYNT_TRIG_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_SYNT_TRIG_IN&#160;&#160;&#160;(0xD7UL)  /* SYNT triggers input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4aa3766179678841a1f672e1ab8d5cff" name="a4aa3766179678841a1f672e1ab8d5cff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aa3766179678841a1f672e1ab8d5cff">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P00&#160;&#160;&#160;(0x0UL)   /* TRGM Output 0 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac47731333b349c319a89e5c5d5d0ca84" name="ac47731333b349c319a89e5c5d5d0ca84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac47731333b349c319a89e5c5d5d0ca84">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P01&#160;&#160;&#160;(0x1UL)   /* TRGM Output 1 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a976bbbad5267474f1e9e9dd636ec12b9" name="a976bbbad5267474f1e9e9dd636ec12b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a976bbbad5267474f1e9e9dd636ec12b9">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P02&#160;&#160;&#160;(0x2UL)   /* TRGM Output 2 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cdf844449431615342e114f511ce65d" name="a9cdf844449431615342e114f511ce65d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cdf844449431615342e114f511ce65d">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P03&#160;&#160;&#160;(0x3UL)   /* TRGM Output 3 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f50cd095681f6b17bfdaa67d28c558d" name="a9f50cd095681f6b17bfdaa67d28c558d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f50cd095681f6b17bfdaa67d28c558d">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P04&#160;&#160;&#160;(0x4UL)   /* TRGM Output 4 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27ec6bd08ae6bbf810fd8bb38308baf5" name="a27ec6bd08ae6bbf810fd8bb38308baf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27ec6bd08ae6bbf810fd8bb38308baf5">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P05</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P05&#160;&#160;&#160;(0x5UL)   /* TRGM Output 5 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46877d59ea9b925c7558a11950854265" name="a46877d59ea9b925c7558a11950854265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46877d59ea9b925c7558a11950854265">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P06</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P06&#160;&#160;&#160;(0x6UL)   /* TRGM Output 6 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1a2b828aa9cd799e74a36950f89facc" name="ac1a2b828aa9cd799e74a36950f89facc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1a2b828aa9cd799e74a36950f89facc">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P07</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P07&#160;&#160;&#160;(0x7UL)   /* TRGM Output 7 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d2564010aa4feb66bad8f714e52521d" name="a3d2564010aa4feb66bad8f714e52521d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d2564010aa4feb66bad8f714e52521d">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P08&#160;&#160;&#160;(0x8UL)   /* TRGM Output 8 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac508d0c084622b24f033afab5ff1811a" name="ac508d0c084622b24f033afab5ff1811a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac508d0c084622b24f033afab5ff1811a">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P09</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P09&#160;&#160;&#160;(0x9UL)   /* TRGM Output 9 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d6960f951589ffe3a270fe243520bf6" name="a5d6960f951589ffe3a270fe243520bf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d6960f951589ffe3a270fe243520bf6">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P10&#160;&#160;&#160;(0xAUL)   /* TRGM Output 10 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a237af56e936dec37a50c2adf6458f0d2" name="a237af56e936dec37a50c2adf6458f0d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a237af56e936dec37a50c2adf6458f0d2">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P11&#160;&#160;&#160;(0xBUL)   /* TRGM Output 11 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a090c28cbc9a11f088346d3aafd49555e" name="a090c28cbc9a11f088346d3aafd49555e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a090c28cbc9a11f088346d3aafd49555e">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P12&#160;&#160;&#160;(0xCUL)   /* TRGM Output 12 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a976f8b9e5f2ab31cdd0cea0273c4960d" name="a976f8b9e5f2ab31cdd0cea0273c4960d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a976f8b9e5f2ab31cdd0cea0273c4960d">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P13&#160;&#160;&#160;(0xDUL)   /* TRGM Output 13 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a151dbf86b56b28ff0c5fcd3fdc470512" name="a151dbf86b56b28ff0c5fcd3fdc470512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a151dbf86b56b28ff0c5fcd3fdc470512">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P14&#160;&#160;&#160;(0xEUL)   /* TRGM Output 14 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63a1c26581eabf4a2d4f2e5eb6ae613b" name="a63a1c26581eabf4a2d4f2e5eb6ae613b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63a1c26581eabf4a2d4f2e5eb6ae613b">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P15&#160;&#160;&#160;(0xFUL)   /* TRGM Output 15 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab96a3b2b54846c99ba52cad3e03e933a" name="ab96a3b2b54846c99ba52cad3e03e933a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab96a3b2b54846c99ba52cad3e03e933a">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P16&#160;&#160;&#160;(0x10UL)  /* TRGM Output 16 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50004e9d021894f6fb60ca7d1263a61b" name="a50004e9d021894f6fb60ca7d1263a61b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50004e9d021894f6fb60ca7d1263a61b">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P17&#160;&#160;&#160;(0x11UL)  /* TRGM Output 17 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa10bc22360a752d89a636ced2eaa56de" name="aa10bc22360a752d89a636ced2eaa56de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa10bc22360a752d89a636ced2eaa56de">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P18&#160;&#160;&#160;(0x12UL)  /* TRGM Output 18 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2338f4bd52ce323ad0dc462fddaba11" name="ad2338f4bd52ce323ad0dc462fddaba11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2338f4bd52ce323ad0dc462fddaba11">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P19&#160;&#160;&#160;(0x13UL)  /* TRGM Output 19 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b3a47767c7e911547e221ed3642950d" name="a0b3a47767c7e911547e221ed3642950d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b3a47767c7e911547e221ed3642950d">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P20&#160;&#160;&#160;(0x14UL)  /* TRGM Output 20 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada825cfbf15eb136bf6e137110fcbee7" name="ada825cfbf15eb136bf6e137110fcbee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada825cfbf15eb136bf6e137110fcbee7">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P21&#160;&#160;&#160;(0x15UL)  /* TRGM Output 21 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c0cd27c7372bbf78667f896f8a8c6de" name="a4c0cd27c7372bbf78667f896f8a8c6de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c0cd27c7372bbf78667f896f8a8c6de">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P22&#160;&#160;&#160;(0x16UL)  /* TRGM Output 22 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab20ca09fa53db3dfb00bb7dcfd98fedc" name="ab20ca09fa53db3dfb00bb7dcfd98fedc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab20ca09fa53db3dfb00bb7dcfd98fedc">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P23&#160;&#160;&#160;(0x17UL)  /* TRGM Output 23 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaef0821f3ff516ce706aeaf2fd28da8b" name="aaef0821f3ff516ce706aeaf2fd28da8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaef0821f3ff516ce706aeaf2fd28da8b">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P24&#160;&#160;&#160;(0x18UL)  /* TRGM Output 24 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3c08888b9573f745153f147bc7cb859" name="ac3c08888b9573f745153f147bc7cb859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3c08888b9573f745153f147bc7cb859">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P25&#160;&#160;&#160;(0x19UL)  /* TRGM Output 25 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4b7e25eaffeedefa94c7b62658cb8f0" name="af4b7e25eaffeedefa94c7b62658cb8f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4b7e25eaffeedefa94c7b62658cb8f0">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P26&#160;&#160;&#160;(0x1AUL)  /* TRGM Output 26 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9e868379e05329381ae2257e8f851ff" name="af9e868379e05329381ae2257e8f851ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9e868379e05329381ae2257e8f851ff">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P27&#160;&#160;&#160;(0x1BUL)  /* TRGM Output 27 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0e3b0a33f112f7f8235c6cda42aa24e" name="aa0e3b0a33f112f7f8235c6cda42aa24e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0e3b0a33f112f7f8235c6cda42aa24e">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P28&#160;&#160;&#160;(0x1CUL)  /* TRGM Output 28 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ea46388c5a9e89cdcbfbcc296b7bc54" name="a0ea46388c5a9e89cdcbfbcc296b7bc54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ea46388c5a9e89cdcbfbcc296b7bc54">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P29&#160;&#160;&#160;(0x1DUL)  /* TRGM Output 29 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade03498fcb33238445cf98371d263482" name="ade03498fcb33238445cf98371d263482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade03498fcb33238445cf98371d263482">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P30&#160;&#160;&#160;(0x1EUL)  /* TRGM Output 30 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a933dad6d9b17603d672a023c8f727556" name="a933dad6d9b17603d672a023c8f727556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a933dad6d9b17603d672a023c8f727556">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM0_P31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM0_P31&#160;&#160;&#160;(0x1FUL)  /* TRGM Output 31 (output to IO) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fec8fb5475c2113b8a5b342faa41ad4" name="a3fec8fb5475c2113b8a5b342faa41ad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fec8fb5475c2113b8a5b342faa41ad4">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM_DMA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM_DMA0&#160;&#160;&#160;(0xD1UL)  /* TRGM DMA request 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ec61c877b45738f20161053b65dc0db" name="a4ec61c877b45738f20161053b65dc0db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ec61c877b45738f20161053b65dc0db">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM_DMA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM_DMA1&#160;&#160;&#160;(0xD2UL)  /* TRGM DMA request 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbd4612b84128a4d1e08991f8b483c3d" name="acbd4612b84128a4d1e08991f8b483c3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbd4612b84128a4d1e08991f8b483c3d">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM_IRQ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM_IRQ0&#160;&#160;&#160;(0xCFUL)  /* TRGM interrupt signal 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f32a00614890f8275bfe529714a87a9" name="a7f32a00614890f8275bfe529714a87a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f32a00614890f8275bfe529714a87a9">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_TRGM_IRQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_TRGM_IRQ1&#160;&#160;&#160;(0xD0UL)  /* TRGM interrupt signal 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd7f4051bf2f45155feb7ea020e9a0c3" name="afd7f4051bf2f45155feb7ea020e9a0c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd7f4051bf2f45155feb7ea020e9a0c3">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_UART_TRIG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_UART_TRIG0&#160;&#160;&#160;(0xCCUL)  /* UART0/1/2/3 Trigger signal */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8a8e5039f9be25ee8ca7e3efefd0a28" name="ab8a8e5039f9be25ee8ca7e3efefd0a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8a8e5039f9be25ee8ca7e3efefd0a28">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_UART_TRIG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_UART_TRIG1&#160;&#160;&#160;(0xCDUL)  /* UART4/5/6/7 Trigger signal */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3244d77a1bb6adccda94d83930ac9ff" name="ab3244d77a1bb6adccda94d83930ac9ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3244d77a1bb6adccda94d83930ac9ff">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_VSC0_TRIG_IN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_VSC0_TRIG_IN0&#160;&#160;&#160;(0x40UL)  /* VSC0 triggers input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5415909720e99a911f810c4eb6682228" name="a5415909720e99a911f810c4eb6682228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5415909720e99a911f810c4eb6682228">&#9670;&#160;</a></span>HPM_TRGM0_OUTPUT_SRC_VSC0_TRIG_IN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HPM_TRGM0_OUTPUT_SRC_VSC0_TRIG_IN1&#160;&#160;&#160;(0x41UL)  /* VSC0 triggers input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_0bab427931d655ddd2af7139442554af.html">HPM6P00</a></li><li class="navelem"><a class="el" href="dir_a4d50072d92568bb6d090defaf530d2e.html">HPM6P41</a></li><li class="navelem"><a class="el" href="HPM6P00_2HPM6P41_2hpm__trgmmux__src_8h.html">hpm_trgmmux_src.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:17:24 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
