{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 14:57:39 2015 " "Info: Processing started: Thu May 07 14:57:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0 -c DE0 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0 -c DE0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DE0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0-structure " "Info: Found design unit 1: DE0-structure" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 78 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DE0 " "Info: Found entity 1: DE0" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0 " "Info: Elaborating entity \"DE0\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG DE0.vhd(12) " "Warning (10541): VHDL Signal Declaration warning at DE0.vhd(12): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW DE0.vhd(124) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(124): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_s DE0.vhd(126) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(126): signal \"CLK_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW DE0.vhd(139) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(139): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUTTON DE0.vhd(141) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(141): signal \"BUTTON\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUTTON DE0.vhd(152) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(152): signal \"BUTTON\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW DE0.vhd(159) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(159): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUTTON DE0.vhd(161) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(161): signal \"BUTTON\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUTTON DE0.vhd(165) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(165): signal \"BUTTON\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW DE0.vhd(172) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(172): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUTTON DE0.vhd(175) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(175): signal \"BUTTON\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countNow DE0.vhd(179) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(179): signal \"countNow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUTTON DE0.vhd(190) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(190): signal \"BUTTON\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "display DE0.vhd(121) " "Warning (10631): VHDL Process Statement warning at DE0.vhd(121): inferring latch(es) for signal or variable \"display\", which holds its previous value in one or more paths through the process" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter DE0.vhd(205) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(205): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter DE0.vhd(210) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(210): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter DE0.vhd(215) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(215): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter DE0.vhd(220) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(220): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter DE0.vhd(225) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(225): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter DE0.vhd(230) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(230): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter DE0.vhd(235) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(235): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter DE0.vhd(240) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(240): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter DE0.vhd(245) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(245): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_ms DE0.vhd(260) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(260): signal \"counter_ms\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_ms DE0.vhd(273) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(273): signal \"counter_ms\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_ms DE0.vhd(286) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(286): signal \"counter_ms\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_ms DE0.vhd(299) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(299): signal \"counter_ms\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_p DE0.vhd(315) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(315): signal \"counter_p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_p DE0.vhd(328) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(328): signal \"counter_p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_p DE0.vhd(341) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(341): signal \"counter_p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_p DE0.vhd(354) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(354): signal \"counter_p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_ms2 DE0.vhd(371) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(371): signal \"counter_ms2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_ms2 DE0.vhd(384) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(384): signal \"counter_ms2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_ms2 DE0.vhd(397) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(397): signal \"counter_ms2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_ms2 DE0.vhd(410) " "Warning (10492): VHDL Process Statement warning at DE0.vhd(410): signal \"counter_ms2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2_DP DE0.vhd(198) " "Warning (10631): VHDL Process Statement warning at DE0.vhd(198): inferring latch(es) for signal or variable \"HEX2_DP\", which holds its previous value in one or more paths through the process" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3_D DE0.vhd(198) " "Warning (10631): VHDL Process Statement warning at DE0.vhd(198): inferring latch(es) for signal or variable \"HEX3_D\", which holds its previous value in one or more paths through the process" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2_D DE0.vhd(198) " "Warning (10631): VHDL Process Statement warning at DE0.vhd(198): inferring latch(es) for signal or variable \"HEX2_D\", which holds its previous value in one or more paths through the process" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1_D DE0.vhd(198) " "Warning (10631): VHDL Process Statement warning at DE0.vhd(198): inferring latch(es) for signal or variable \"HEX1_D\", which holds its previous value in one or more paths through the process" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0_D DE0.vhd(198) " "Warning (10631): VHDL Process Statement warning at DE0.vhd(198): inferring latch(es) for signal or variable \"HEX0_D\", which holds its previous value in one or more paths through the process" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[6\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX0_D\[6\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[5\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX0_D\[5\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[4\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX0_D\[4\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[3\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX0_D\[3\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[2\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX0_D\[2\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[1\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX0_D\[1\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[0\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX0_D\[0\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[6\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX1_D\[6\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[5\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX1_D\[5\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[4\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX1_D\[4\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[3\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX1_D\[3\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[2\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX1_D\[2\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[1\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX1_D\[1\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[0\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX1_D\[0\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[6\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX2_D\[6\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[5\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX2_D\[5\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[4\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX2_D\[4\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[3\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX2_D\[3\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[2\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX2_D\[2\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[1\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX2_D\[1\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[0\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX2_D\[0\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[6\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX3_D\[6\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[5\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX3_D\[5\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[4\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX3_D\[4\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[3\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX3_D\[3\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[2\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX3_D\[2\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[1\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX3_D\[1\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[0\] DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX3_D\[0\]\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_DP DE0.vhd(198) " "Info (10041): Inferred latch for \"HEX2_DP\" at DE0.vhd(198)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] DE0.vhd(121) " "Info (10041): Inferred latch for \"display\[0\]\" at DE0.vhd(121)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] DE0.vhd(121) " "Info (10041): Inferred latch for \"display\[1\]\" at DE0.vhd(121)" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3_D\[2\]\$latch " "Warning: LATCH primitive \"HEX3_D\[2\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3_D\[3\]\$latch " "Warning: LATCH primitive \"HEX3_D\[3\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3_D\[4\]\$latch " "Warning: LATCH primitive \"HEX3_D\[4\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3_D\[5\]\$latch " "Warning: LATCH primitive \"HEX3_D\[5\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3_D\[6\]\$latch " "Warning: LATCH primitive \"HEX3_D\[6\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2_D\[0\]\$latch " "Warning: LATCH primitive \"HEX2_D\[0\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2_D\[1\]\$latch " "Warning: LATCH primitive \"HEX2_D\[1\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2_D\[2\]\$latch " "Warning: LATCH primitive \"HEX2_D\[2\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2_D\[3\]\$latch " "Warning: LATCH primitive \"HEX2_D\[3\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2_D\[4\]\$latch " "Warning: LATCH primitive \"HEX2_D\[4\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2_D\[5\]\$latch " "Warning: LATCH primitive \"HEX2_D\[5\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2_D\[6\]\$latch " "Warning: LATCH primitive \"HEX2_D\[6\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1_D\[0\]\$latch " "Warning: LATCH primitive \"HEX1_D\[0\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1_D\[1\]\$latch " "Warning: LATCH primitive \"HEX1_D\[1\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1_D\[2\]\$latch " "Warning: LATCH primitive \"HEX1_D\[2\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1_D\[3\]\$latch " "Warning: LATCH primitive \"HEX1_D\[3\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1_D\[4\]\$latch " "Warning: LATCH primitive \"HEX1_D\[4\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1_D\[5\]\$latch " "Warning: LATCH primitive \"HEX1_D\[5\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1_D\[6\]\$latch " "Warning: LATCH primitive \"HEX1_D\[6\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0_D\[0\]\$latch " "Warning: LATCH primitive \"HEX0_D\[0\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0_D\[1\]\$latch " "Warning: LATCH primitive \"HEX0_D\[1\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0_D\[2\]\$latch " "Warning: LATCH primitive \"HEX0_D\[2\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0_D\[3\]\$latch " "Warning: LATCH primitive \"HEX0_D\[3\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0_D\[4\]\$latch " "Warning: LATCH primitive \"HEX0_D\[4\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0_D\[5\]\$latch " "Warning: LATCH primitive \"HEX0_D\[5\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0_D\[6\]\$latch " "Warning: LATCH primitive \"HEX0_D\[6\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3_D\[0\]\$latch " "Warning: LATCH primitive \"HEX3_D\[0\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3_D\[1\]\$latch " "Warning: LATCH primitive \"HEX3_D\[1\]\$latch\" is permanently enabled" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Info: Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "DE0.vhd" "Mod2" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 299 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "DE0.vhd" "Mod5" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 354 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod8 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod8\"" {  } { { "DE0.vhd" "Mod8" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 410 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "DE0.vhd" "Div2" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 286 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "DE0.vhd" "Mod1" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 286 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "DE0.vhd" "Div5" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 341 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "DE0.vhd" "Mod4" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 341 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div8 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div8\"" {  } { { "DE0.vhd" "Div8" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 397 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "DE0.vhd" "Mod7" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 397 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "DE0.vhd" "Div4" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 328 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "DE0.vhd" "Mod3" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 328 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "DE0.vhd" "Div1" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 273 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "DE0.vhd" "Mod0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 273 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "DE0.vhd" "Div7" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 384 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "DE0.vhd" "Mod6" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 384 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "DE0.vhd" "Div0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 260 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "DE0.vhd" "Div3" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 315 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "DE0.vhd" "Div6" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 371 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 299 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Info: Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Info: Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 299 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bbm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bbm " "Info: Found entity 1: lpm_divide_bbm" {  } { { "db/lpm_divide_bbm.tdf" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/lpm_divide_bbm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Info: Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Info: Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 286 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Info: Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 286 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Info: Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Info: Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r5f " "Info: Found entity 1: alt_u_div_r5f" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_r5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 328 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Info: Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 328 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qhm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_qhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qhm " "Info: Found entity 1: lpm_divide_qhm" {  } { { "db/lpm_divide_qhm.tdf" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/lpm_divide_qhm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Info: Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_16f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_16f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_16f " "Info: Found entity 1: alt_u_div_16f" {  } { { "db/alt_u_div_16f.tdf" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_16f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 260 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 260 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Info: Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Info: Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l8f " "Info: Found entity 1: alt_u_div_l8f" {  } { { "db/alt_u_div_l8f.tdf" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_l8f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX0_D\[6\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX0_D\[6\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX0_D\[5\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX0_D\[5\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX0_D\[4\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX0_D\[4\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX0_D\[3\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX0_D\[3\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX0_D\[2\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX0_D\[2\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX0_D\[1\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX0_D\[1\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX0_D\[0\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX0_D\[0\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX1_D\[6\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX1_D\[6\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX1_D\[5\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX1_D\[5\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX1_D\[4\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX1_D\[4\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX1_D\[3\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX1_D\[3\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX1_D\[2\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX1_D\[2\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX1_D\[1\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX1_D\[1\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX1_D\[0\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX1_D\[0\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX2_D\[6\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX2_D\[6\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX2_D\[5\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX2_D\[5\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX2_D\[4\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX2_D\[4\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX2_D\[3\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX2_D\[3\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX2_D\[2\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX2_D\[2\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX2_D\[1\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX2_D\[1\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX2_D\[0\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX2_D\[0\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX3_D\[6\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX3_D\[6\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX3_D\[5\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX3_D\[5\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX3_D\[4\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX3_D\[4\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX3_D\[3\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX3_D\[3\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX3_D\[2\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX3_D\[2\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX3_D\[1\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX3_D\[1\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX3_D\[0\] " "Warning: Inserted always-enabled tri-state buffer between \"HEX3_D\[0\]\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HEX2_DP " "Warning: Inserted always-enabled tri-state buffer between \"HEX2_DP\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 48 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[31\] " "Warning: Bidir \"GPIO0_D\[31\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[30\] " "Warning: Bidir \"GPIO0_D\[30\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[29\] " "Warning: Bidir \"GPIO0_D\[29\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[28\] " "Warning: Bidir \"GPIO0_D\[28\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[27\] " "Warning: Bidir \"GPIO0_D\[27\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[26\] " "Warning: Bidir \"GPIO0_D\[26\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[25\] " "Warning: Bidir \"GPIO0_D\[25\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[24\] " "Warning: Bidir \"GPIO0_D\[24\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[23\] " "Warning: Bidir \"GPIO0_D\[23\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[22\] " "Warning: Bidir \"GPIO0_D\[22\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[21\] " "Warning: Bidir \"GPIO0_D\[21\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[20\] " "Warning: Bidir \"GPIO0_D\[20\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[19\] " "Warning: Bidir \"GPIO0_D\[19\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[18\] " "Warning: Bidir \"GPIO0_D\[18\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[17\] " "Warning: Bidir \"GPIO0_D\[17\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[16\] " "Warning: Bidir \"GPIO0_D\[16\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[15\] " "Warning: Bidir \"GPIO0_D\[15\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[14\] " "Warning: Bidir \"GPIO0_D\[14\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[13\] " "Warning: Bidir \"GPIO0_D\[13\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[12\] " "Warning: Bidir \"GPIO0_D\[12\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[11\] " "Warning: Bidir \"GPIO0_D\[11\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[10\] " "Warning: Bidir \"GPIO0_D\[10\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[9\] " "Warning: Bidir \"GPIO0_D\[9\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[8\] " "Warning: Bidir \"GPIO0_D\[8\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[7\] " "Warning: Bidir \"GPIO0_D\[7\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[6\] " "Warning: Bidir \"GPIO0_D\[6\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[5\] " "Warning: Bidir \"GPIO0_D\[5\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[4\] " "Warning: Bidir \"GPIO0_D\[4\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[3\] " "Warning: Bidir \"GPIO0_D\[3\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[2\] " "Warning: Bidir \"GPIO0_D\[2\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[1\] " "Warning: Bidir \"GPIO0_D\[1\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[0\] " "Warning: Bidir \"GPIO0_D\[0\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "HEX0_D\[6\]~synth " "Warning: Node \"HEX0_D\[6\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX0_D\[5\]~synth " "Warning: Node \"HEX0_D\[5\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX0_D\[4\]~synth " "Warning: Node \"HEX0_D\[4\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX0_D\[3\]~synth " "Warning: Node \"HEX0_D\[3\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX0_D\[2\]~synth " "Warning: Node \"HEX0_D\[2\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX0_D\[1\]~synth " "Warning: Node \"HEX0_D\[1\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX0_D\[0\]~synth " "Warning: Node \"HEX0_D\[0\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX1_D\[6\]~synth " "Warning: Node \"HEX1_D\[6\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX1_D\[5\]~synth " "Warning: Node \"HEX1_D\[5\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX1_D\[4\]~synth " "Warning: Node \"HEX1_D\[4\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX1_D\[3\]~synth " "Warning: Node \"HEX1_D\[3\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX1_D\[2\]~synth " "Warning: Node \"HEX1_D\[2\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX1_D\[1\]~synth " "Warning: Node \"HEX1_D\[1\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX1_D\[0\]~synth " "Warning: Node \"HEX1_D\[0\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX2_D\[6\]~synth " "Warning: Node \"HEX2_D\[6\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX2_D\[5\]~synth " "Warning: Node \"HEX2_D\[5\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX2_D\[4\]~synth " "Warning: Node \"HEX2_D\[4\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX2_D\[3\]~synth " "Warning: Node \"HEX2_D\[3\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX2_D\[2\]~synth " "Warning: Node \"HEX2_D\[2\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX2_D\[1\]~synth " "Warning: Node \"HEX2_D\[1\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX2_D\[0\]~synth " "Warning: Node \"HEX2_D\[0\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX3_D\[6\]~synth " "Warning: Node \"HEX3_D\[6\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX3_D\[5\]~synth " "Warning: Node \"HEX3_D\[5\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX3_D\[4\]~synth " "Warning: Node \"HEX3_D\[4\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX3_D\[3\]~synth " "Warning: Node \"HEX3_D\[3\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX3_D\[2\]~synth " "Warning: Node \"HEX3_D\[2\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX3_D\[1\]~synth " "Warning: Node \"HEX3_D\[1\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX3_D\[0\]~synth " "Warning: Node \"HEX3_D\[0\]~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 198 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "HEX2_DP~synth " "Warning: Node \"HEX2_DP~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[9\] GND " "Warning (13410): Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~0 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~0\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_13_result_int\[0\]~0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_6_result_int\[0\]~14 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_6_result_int\[0\]~14" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_7_result_int\[0\]~16 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_7_result_int\[0\]~16" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_8_result_int\[0\]~18 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_8_result_int\[0\]~18" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_9_result_int\[0\]~20 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_9_result_int\[0\]~20" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_11_result_int\[0\]~24" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_12_result_int\[0\]~26" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_6_result_int\[0\]~14 " "Info (17048): Logic cell \"lpm_divide:Mod7\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_6_result_int\[0\]~14" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_7_result_int\[0\]~16 " "Info (17048): Logic cell \"lpm_divide:Mod7\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_7_result_int\[0\]~16" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_8_result_int\[0\]~18 " "Info (17048): Logic cell \"lpm_divide:Mod7\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_8_result_int\[0\]~18" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_9_result_int\[0\]~20 " "Info (17048): Logic cell \"lpm_divide:Mod7\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_9_result_int\[0\]~20" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22 " "Info (17048): Logic cell \"lpm_divide:Mod7\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24 " "Info (17048): Logic cell \"lpm_divide:Mod7\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_11_result_int\[0\]~24" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26 " "Info (17048): Logic cell \"lpm_divide:Mod7\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_12_result_int\[0\]~26" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~28 " "Info (17048): Logic cell \"lpm_divide:Mod7\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_13_result_int\[0\]~28" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~28 " "Info (17048): Logic cell \"lpm_divide:Mod4\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_13_result_int\[0\]~28" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~0 " "Info (17048): Logic cell \"lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~0\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_13_result_int\[0\]~0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_9_result_int\[0\]~20 " "Info (17048): Logic cell \"lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_9_result_int\[0\]~20" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22 " "Info (17048): Logic cell \"lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24 " "Info (17048): Logic cell \"lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_11_result_int\[0\]~24" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26 " "Info (17048): Logic cell \"lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_12_result_int\[0\]~26" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~0 " "Info (17048): Logic cell \"lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~0\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_13_result_int\[0\]~0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_9_result_int\[0\]~20 " "Info (17048): Logic cell \"lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_9_result_int\[0\]~20" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22 " "Info (17048): Logic cell \"lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24 " "Info (17048): Logic cell \"lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_11_result_int\[0\]~24" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26 " "Info (17048): Logic cell \"lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_12_result_int\[0\]~26" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~0 " "Info (17048): Logic cell \"lpm_divide:Mod6\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~0\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_13_result_int\[0\]~0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_9_result_int\[0\]~20 " "Info (17048): Logic cell \"lpm_divide:Mod6\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_9_result_int\[0\]~20" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22 " "Info (17048): Logic cell \"lpm_divide:Mod6\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24 " "Info (17048): Logic cell \"lpm_divide:Mod6\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_11_result_int\[0\]~24" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26 " "Info (17048): Logic cell \"lpm_divide:Mod6\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_12_result_int\[0\]~26" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_Default " "Warning: Ignored assignments for entity \"DE0_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "176 " "Warning: Design contains 176 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[0\] " "Warning (15610): No output dependent on input pin \"BUTTON\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_BYTE_N " "Warning (15610): No output dependent on input pin \"FL_BYTE_N\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_CE_N " "Warning (15610): No output dependent on input pin \"FL_CE_N\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_OE_N " "Warning (15610): No output dependent on input pin \"FL_OE_N\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RST_N " "Warning (15610): No output dependent on input pin \"FL_RST_N\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "Warning (15610): No output dependent on input pin \"FL_RY\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_WE_N " "Warning (15610): No output dependent on input pin \"FL_WE_N\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_WP_N " "Warning (15610): No output dependent on input pin \"FL_WP_N\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ15_AM1 " "Warning (15610): No output dependent on input pin \"FL_DQ15_AM1\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_KBCLK " "Warning (15610): No output dependent on input pin \"PS2_KBCLK\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 27 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_KBDAT " "Warning (15610): No output dependent on input pin \"PS2_KBDAT\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 28 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_MSCLK " "Warning (15610): No output dependent on input pin \"PS2_MSCLK\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_MSDAT " "Warning (15610): No output dependent on input pin \"PS2_MSDAT\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 30 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning (15610): No output dependent on input pin \"UART_RXD\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 31 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_TXD " "Warning (15610): No output dependent on input pin \"UART_TXD\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "Warning (15610): No output dependent on input pin \"UART_RTS\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 33 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "Warning (15610): No output dependent on input pin \"UART_CTS\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 34 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_CLK " "Warning (15610): No output dependent on input pin \"SD_CLK\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_CMD " "Warning (15610): No output dependent on input pin \"SD_CMD\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DAT0 " "Warning (15610): No output dependent on input pin \"SD_DAT0\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 37 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DAT3 " "Warning (15610): No output dependent on input pin \"SD_DAT3\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 38 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "Warning (15610): No output dependent on input pin \"SD_WP_N\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 39 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_RW " "Warning (15610): No output dependent on input pin \"LCD_RW\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 40 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_RS " "Warning (15610): No output dependent on input pin \"LCD_RS\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 41 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_EN " "Warning (15610): No output dependent on input pin \"LCD_EN\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_BLON " "Warning (15610): No output dependent on input pin \"LCD_BLON\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_HS " "Warning (15610): No output dependent on input pin \"VGA_HS\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 44 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_VS " "Warning (15610): No output dependent on input pin \"VGA_VS\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 45 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0_DP " "Warning (15610): No output dependent on input pin \"HEX0_DP\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 46 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1_DP " "Warning (15610): No output dependent on input pin \"HEX1_DP\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3_DP " "Warning (15610): No output dependent on input pin \"HEX3_DP\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CAS_N " "Warning (15610): No output dependent on input pin \"DRAM_CAS_N\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CS_N " "Warning (15610): No output dependent on input pin \"DRAM_CS_N\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 51 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CLK " "Warning (15610): No output dependent on input pin \"DRAM_CLK\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 52 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CKE " "Warning (15610): No output dependent on input pin \"DRAM_CKE\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_BA_0 " "Warning (15610): No output dependent on input pin \"DRAM_BA_0\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 54 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_BA_1 " "Warning (15610): No output dependent on input pin \"DRAM_BA_1\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 55 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_LDQM " "Warning (15610): No output dependent on input pin \"DRAM_LDQM\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_UDQM " "Warning (15610): No output dependent on input pin \"DRAM_UDQM\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 57 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_RAS_N " "Warning (15610): No output dependent on input pin \"DRAM_RAS_N\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 58 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_WE_N " "Warning (15610): No output dependent on input pin \"DRAM_WE_N\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "Warning (15610): No output dependent on input pin \"CLOCK_50_2\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[21\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[21\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[20\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[20\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[19\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[19\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[18\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[18\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[17\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[17\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[16\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[16\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[15\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[15\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[14\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[14\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[13\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[13\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[12\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[12\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[11\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[11\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[10\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[10\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[9\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[9\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[8\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[8\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[7\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[7\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[6\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[6\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[5\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[5\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[4\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[4\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[3\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[2\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[1\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_ADDR\[0\] " "Warning (15610): No output dependent on input pin \"FL_ADDR\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[14\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[14\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[13\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[13\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[12\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[12\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[11\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[11\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[10\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[10\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[9\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[9\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[8\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[8\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[7\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[7\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[6\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[6\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[5\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[5\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[4\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[4\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[3\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[2\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[1\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_DQ\[0\] " "Warning (15610): No output dependent on input pin \"FL_DQ\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[1\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKIN\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 64 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[0\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKIN\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 64 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKOUT\[1\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKOUT\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 65 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKOUT\[0\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKOUT\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 65 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[1\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKIN\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 66 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[0\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKIN\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 66 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKOUT\[1\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKOUT\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 67 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKOUT\[0\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKOUT\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 67 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[31\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[31\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[30\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[30\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[29\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[29\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[28\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[28\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[27\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[27\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[26\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[26\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[25\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[25\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[24\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[24\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[23\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[23\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[22\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[22\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[21\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[21\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[20\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[20\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[19\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[19\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[18\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[18\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[17\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[17\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[16\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[16\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[15\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[15\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[14\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[14\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[13\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[13\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[12\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[12\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[11\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[11\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[10\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[10\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[9\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[9\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[8\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[8\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[7\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[7\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[6\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[6\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[5\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[5\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[4\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[4\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[3\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[2\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[1\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[0\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[7\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[7\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[6\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[6\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[5\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[5\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[4\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[4\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[3\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[2\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[1\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[0\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[3\] " "Warning (15610): No output dependent on input pin \"VGA_G\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 70 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[2\] " "Warning (15610): No output dependent on input pin \"VGA_G\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 70 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[1\] " "Warning (15610): No output dependent on input pin \"VGA_G\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 70 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[0\] " "Warning (15610): No output dependent on input pin \"VGA_G\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 70 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[3\] " "Warning (15610): No output dependent on input pin \"VGA_R\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 71 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[2\] " "Warning (15610): No output dependent on input pin \"VGA_R\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 71 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[1\] " "Warning (15610): No output dependent on input pin \"VGA_R\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 71 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[0\] " "Warning (15610): No output dependent on input pin \"VGA_R\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 71 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[3\] " "Warning (15610): No output dependent on input pin \"VGA_B\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 72 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[2\] " "Warning (15610): No output dependent on input pin \"VGA_B\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 72 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[1\] " "Warning (15610): No output dependent on input pin \"VGA_B\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 72 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[0\] " "Warning (15610): No output dependent on input pin \"VGA_B\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 72 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[15\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[15\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[14\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[14\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[13\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[13\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[12\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[12\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[11\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[11\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[10\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[10\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[9\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[9\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[8\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[8\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[7\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[7\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[6\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[6\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[5\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[5\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[4\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[4\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[3\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[2\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[1\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[0\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[12\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[12\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 74 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[11\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[11\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 74 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[10\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[10\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 74 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[9\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[9\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 74 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[8\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[8\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 74 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[7\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[7\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 74 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[6\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[6\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 74 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[5\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[5\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 74 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[4\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[4\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 74 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[3\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 74 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[2\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 74 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[1\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 74 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[0\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd" 74 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3976 " "Info: Implemented 3976 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "181 " "Info: Implemented 181 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "61 " "Info: Implemented 61 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3724 " "Info: Implemented 3724 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 357 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 357 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 14:57:54 2015 " "Info: Processing ended: Thu May 07 14:57:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
