sv xil_defaultlib  \
"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog xil_defaultlib  \
"../../../../pcie_x4_ex.srcs/sources_1/ip/pcie_x4/source/pcie_x4_pipe_drp.v" \
"../../../../pcie_x4_ex.srcs/sources_1/ip/pcie_x4/source/pcie_x4_pipe_eq.v" \
"../../../../pcie_x4_ex.srcs/sources_1/ip/pcie_x4/source/pcie_x4_pipe_rate.v" \
"../../../../pcie_x4_ex.srcs/sources_1/ip/pcie_x4/source/pcie_x4_pipe_reset.v" \
"../../../../pcie_x4_ex.srcs/sources_1/ip/pcie_x4/source/pcie_x4_pipe_sync.v" \
"../../../../pcie_x4_ex.srcs/sources_1/ip/pcie_x4/source/pcie_x4_gtp_pipe_rate.v" \
"../../../../pcie_x4_ex.srcs/sources_1/ip/pcie_x4/source/pcie_x4_gtp_pipe_drp.v" \
"../../../../pcie_x4_ex.srcs/sources_1/ip/pcie_x4/source/pcie_x4_gtp_pipe_reset.v" \
"../../../../pcie_x4_ex.srcs/sources_1/ip/pcie_x4/source/pcie_x4_pipe_user.v" \
"../../../../pcie_x4_ex.srcs/sources_1/ip/pcie_x4/source/pcie_x4_pipe_wrapper.v" \
"../../../../pcie_x4_ex.srcs/sources_1/ip/pcie_x4/source/pcie_x4_qpll_drp.v" \
"../../../../pcie_x4_ex.srcs/sources_1/ip/pcie_x4/source/pcie_x4_qpll_reset.v" \
"../../../../pcie_x4_ex.srcs/sources_1/ip/pcie_x4/source/pcie_x4_qpll_wrapper.v" \
"../../../../pcie_x4_ex.srcs/sources_1/ip/pcie_x4/source/pcie_x4_rxeq_scan.v" \
"../../../../pcie_x4_ex.srcs/sources_1/ip/pcie_x4/source/pcie_x4_gt_wrapper.v" \
"../../../../pcie_x4_ex.srcs/sources_1/ip/pcie_x4/source/pcie_x4_gt_common.v" \
"../../../../pcie_x4_ex.srcs/sources_1/ip/pcie_x4/source/pcie_x4_gtp_cpllpd_ovrd.v" \
"../../../../pcie_x4_ex.srcs/sources_1/ip/pcie_x4/source/pcie_x4_gtx_cpllpd_ovrd.v" \

verilog xil_defaultlib "glbl.v"

nosort
