<?xml version="1.0" encoding="utf-8"?>

<!-- File naming: <part/series name>.svd -->

<!--
  Copyright (C) 2012-2014 ARM Limited. All rights reserved.
  Purpose: System Viewer Description (SVD) Example (Schema Version 1.1)
           This is a description of a none-existent and incomplete device
		   for demonstration purposes only.
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are met:
   - Redistributions of source code must retain the above copyright
     notice, this list of conditions and the following disclaimer.
   - Redistributions in binary form must reproduce the above copyright
     notice, this list of conditions and the following disclaimer in the
     documentation and/or other materials provided with the distribution.
   - Neither the name of ARM nor the names of its contributors may be used
     to endorse or promote products derived from this software without
     specific prior written permission.
  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  POSSIBILITY OF SUCH DAMAGE.
 -->

<device schemaVersion="1.3" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance"
        xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd">
  <vendor>Winner Micro</vendor>                          <!-- device vendor name -->
  <vendorID>WM</vendorID>                                <!-- device vendor short name -->
  <name>W600</name>                                      <!-- name of part-->
  <series>W60X</series>                                  <!-- device series the device belongs to -->
  <version>1.0</version>                                 <!-- version of this description, adding CMSIS-SVD 1.1 tags -->
  <description>ARM 32-bit Cortex-M3 based device</description>
  <licenseText>                                          <!-- this license text will appear in header file. \n force line breaks -->
    ARM Limited (ARM) is supplying this software for use with Cortex-M\n
    processor based microcontroller, but can be equally used for other\n
    suitable processor architectures. This file can be freely distributed.\n
    Modifications to this file shall be clearly marked.\n
    \n
    THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED\n
    OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF\n
    MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.\n
    ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR\n
    CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  </licenseText>
  <cpu>                                                  <!-- details about the cpu embedded in the device -->
    <name>CM3</name>
    <revision>r2p1</revision>
    <endian>little</endian>
    <mpuPresent>false</mpuPresent>
    <fpuPresent>false</fpuPresent>
    <nvicPrioBits>3</nvicPrioBits>
    <vendorSystickConfig>false</vendorSystickConfig>
  </cpu>

  <addressUnitBits>8</addressUnitBits>                            <!-- byte addressable memory -->
  <width>32</width>                                               <!-- bus width is 32 bits -->
  <!-- default settings implicitly inherited by subsequent sections -->
  <size>32</size>                                                 <!-- this is the default size (number of bits) of all peripherals
                                                                       and register that do not define "size" themselves -->
  <access>read-write</access>           <!-- default access permission for all subsequent registers -->
  <resetValue>0x00000000</resetValue>   <!-- by default all bits of the registers are initialized to 0 on reset -->
  <resetMask>0xFFFFFFFF</resetMask>     <!-- by default all 32Bits of the registers are used -->

  <peripherals>
    <!-- RCC -->
    <peripheral>
      <name>RCC</name>
      <description>Reset and clock control</description>
      <baseAddress>0x40000700</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x20</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>SW_CLKG_EN</name>
          <description>Software clock gating enable register</description>
          <addressOffset>0x0000</addressOffset>
          <resetValue>0x00007FFF</resetValue>
          <fields>
            <field>
              <name>soft_7816_gate_en</name>
              <description>7816/uart2 clock</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>soft_gpsec_gate_en</name>
              <description>7816/uart2</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>soft_rsa_gate_en</name>
              <description>7816/uart2</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>soft_i2s_gate_en</name>
              <description>7816/uart2</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>soft_lcd_gate_en</name>
              <description>lcd clock</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>soft_pwm_gate_en</name>
              <description>pwm clock</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>soft_sd_adc_gate_en</name>
              <description>sd_adc clock</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>soft_gpio_gate_en</name>
              <description>gpio clock</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>soft_timer_gate_en</name>
              <description>timer clock</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>soft_rf_cfg_gate_en</name>
              <description>rf_cfg clock: internal use, do not modify</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>soft_dma_gate_en</name>
              <description>dma clock</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>soft_ls_spi_gate_en</name>
              <description>low speed spi clock</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>soft_uart1_gate_en</name>
              <description>uart1 clock</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>soft_uart0_gate_en</name>
              <description>uart0 clock</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>soft_i2c_gate_en</name>
              <description>i2c clock</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SW_CLK_MASK</name>
          <description>Software clock mask register</description>
          <addressOffset>0x0004</addressOffset>
          <resetValue>0x0000007E</resetValue>
          <fields>
            <field>
              <name>soft_pmu_clk_gt_mask</name>
              <description>The clock output from the pll is followed by a gating unit, using this register configuration to indicate whether it is allowed to be shut down by the PMU.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>soft_sdioahb_clk_gt_mask</name>
              <description>Indicates whether the clock supplied to the sdio ahb clock domain can be turned off adaptively.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>soft_cpu_clk_gt_mask</name>
              <description>Indicates whether the clock supplied to the CPU clock domain (including CPU, bus1, ROM and SRAM) can be turned off adaptively.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SW_RST_CTRL</name>
          <description>Software reset control register</description>
          <addressOffset>0x000C</addressOffset>
          <resetValue>0x01FFFFFF</resetValue>
        </register>
        <register>
          <name>SYS_CLK_DIV</name>
          <description>Clock divider configuration register</description>
          <addressOffset>0x0010</addressOffset>
          <resetValue>0x00002212</resetValue>
        </register>
        <register>
          <name>DEBUG_CTRL</name>
          <description>Debug control register</description>
          <addressOffset>0x0014</addressOffset>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>I2S_CLK_CTRL</name>
          <description>I2S clock control register</description>
          <addressOffset>0x0018</addressOffset>
          <resetValue>0x00000000</resetValue>
        </register>
      </registers>
    </peripheral>


    <!-- GPIOA-->
    <peripheral>
      <name>GPIOA</name>
      <version>1.0</version>
      <description>general-purpose I/O</description>
      <groupName>GPIO</groupName>
      <baseAddress>0x40010C00</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x3C</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>GPIOA</name>
        <description>GPIO A combined interrupt</description>
        <value>6</value>
      </interrupt>

      <registers>
        <register>
          <name>DATA</name>
          <description>Data Register</description>
          <addressOffset>0x0000</addressOffset>
          <resetValue>0x180B</resetValue>
        </register>
        <register>
          <name>DATA_EN</name>
          <description>Data enable register</description>
          <addressOffset>0x0004</addressOffset>
          <resetValue>0xFFFF</resetValue>
        </register>
        <register>
          <name>DIR</name>
          <description>Direction control register</description>
          <addressOffset>0x0008</addressOffset>
          <resetValue>0x0000</resetValue>
        </register>
        <register>
          <name>PULL_EN</name>
          <description>Up and down control register</description>
          <addressOffset>0x000C</addressOffset>
          <resetValue>0xFFFF</resetValue>
        </register>
        <register>
          <name>AF_SEL</name>
          <description>Multiplex select register</description>
          <addressOffset>0x0010</addressOffset>
          <resetValue>0xFFFF</resetValue>
        </register>
        <register>
          <name>SF_S1</name>
          <description>Multiplex select register 1</description>
          <addressOffset>0x0014</addressOffset>
          <resetValue>0x0000</resetValue>
        </register>
        <register>
          <name>AF_S0</name>
          <description>Multiplex select register 0</description>
          <addressOffset>0x0018</addressOffset>
          <resetValue>0x0000</resetValue>
        </register>
        <register>
          <name>IS</name>
          <description>Interrupt trigger mode configuration register</description>
          <addressOffset>0x0020</addressOffset>
          <resetValue>0x0000</resetValue>
        </register>
        <register>
          <name>IBE</name>
          <description>Interrupt edge trigger mode configuration register</description>
          <addressOffset>0x0024</addressOffset>
          <resetValue>0x0000</resetValue>
        </register>
        <register>
          <name>IEV</name>
          <description>Interrupt upper and lower edge trigger configuration register</description>
          <addressOffset>0x0028</addressOffset>
          <resetValue>0x0000</resetValue>
        </register>
        <register>
          <name>IE</name>
          <description>Interrupt enable configuration register</description>
          <addressOffset>0x002C</addressOffset>
          <resetValue>0x0000</resetValue>
        </register>
        <register>
          <name>RIS</name>
          <description>Bare interrupt status register</description>
          <addressOffset>0x0030</addressOffset>
          <resetValue>0x0000</resetValue>
          <access>read-only</access>
        </register>
        <register>
          <name>MIS</name>
          <description>Interrupt status register after masking</description>
          <addressOffset>0x0034C</addressOffset>
          <resetValue>0x0000</resetValue>
          <access>read-only</access>
        </register>
        <register>
          <name>IC</name>
          <description>Interrupt clear control register</description>
          <addressOffset>0x0038</addressOffset>
          <resetValue>0x0000</resetValue>
          <access>write-only</access>
          <modifiedWriteValues>oneToClear</modifiedWriteValues>
        </register>
      </registers>
    </peripheral>

    <peripheral derivedFrom="GPIOA">
      <name>GPIOB</name>
      <baseAddress>0x40011200</baseAddress>
      <registers>
        <register>
          <name>DATA</name>
          <description>Data Register</description>
          <addressOffset>0x0000</addressOffset>
          <resetValue>0x00007304</resetValue>
        </register>
        <register>
          <name>DATA_EN</name>
          <description>Data enable register</description>
          <addressOffset>0x0004</addressOffset>
          <resetValue>0x7FFFFFFF</resetValue>
        </register>
        <register>
          <name>DIR</name>
          <description>Direction control register</description>
          <addressOffset>0x0008</addressOffset>
          <resetValue>0x0000</resetValue>
        </register>
        <register>
          <name>PULL_EN</name>
          <description>Up and down control register</description>
          <addressOffset>0x000C</addressOffset>
          <resetValue>0xFFFF</resetValue>
        </register>
        <register>
          <name>AF_SEL</name>
          <description>Multiplex select register</description>
          <addressOffset>0x0010</addressOffset>
          <resetValue>0xFFFF</resetValue>
        </register>
        <register>
          <name>SF_S1</name>
          <description>Multiplex select register 1</description>
          <addressOffset>0x0014</addressOffset>
          <resetValue>0x0000</resetValue>
        </register>
        <register>
          <name>AF_S0</name>
          <description>Multiplex select register 0</description>
          <addressOffset>0x0018</addressOffset>
          <resetValue>0x0000</resetValue>
        </register>
        <register>
          <name>IS</name>
          <description>Interrupt trigger mode configuration register</description>
          <addressOffset>0x0020</addressOffset>
          <resetValue>0x0000</resetValue>
        </register>
        <register>
          <name>IBE</name>
          <description>Interrupt edge trigger mode configuration register</description>
          <addressOffset>0x0024</addressOffset>
          <resetValue>0x0000</resetValue>
        </register>
        <register>
          <name>IEV</name>
          <description>Interrupt upper and lower edge trigger configuration register</description>
          <addressOffset>0x0028</addressOffset>
          <resetValue>0x0000</resetValue>
        </register>
        <register>
          <name>IE</name>
          <description>Interrupt enable configuration register</description>
          <addressOffset>0x002C</addressOffset>
          <resetValue>0x0000</resetValue>
        </register>
        <register>
          <name>RIS</name>
          <description>Bare interrupt status register</description>
          <addressOffset>0x0030</addressOffset>
          <resetValue>0x0000</resetValue>
          <access>read-only</access>
        </register>
        <register>
          <name>MIS</name>
          <description>Interrupt status register after masking</description>
          <addressOffset>0x0034C</addressOffset>
          <resetValue>0x0000</resetValue>
          <access>read-only</access>
        </register>
        <register>
          <name>IC</name>
          <description>Interrupt clear control register</description>
          <addressOffset>0x0038</addressOffset>
          <resetValue>0x0000</resetValue>
          <access>write-only</access>
          <modifiedWriteValues>oneToClear</modifiedWriteValues>
        </register>
      </registers>
    </peripheral>
  </peripherals>
</device>
