# Part 5-2 AXI-IP

## Introduce to AXI Interface
### ğŸ”· AXI æ˜¯ä»€éº¼ï¼Ÿ
AXIï¼ˆAdvanced eXtensible Interfaceï¼‰æ˜¯ä¸€ç¨®å¸¸è¦‹çš„è³‡æ–™å‚³è¼¸å”å®šï¼Œä¸»è¦ç”¨åœ¨ SoCï¼ˆåƒ Zynq æˆ– PYNQ-Z2 é€™ç¨®æŠŠ ARM è™•ç†å™¨å’Œ FPGA åˆåœ¨ä¸€èµ·çš„æ™¶ç‰‡ï¼‰è£¡é¢ï¼Œè®“ä¸åŒçš„å…ƒä»¶ä¹‹é–“å¯ä»¥äº’ç›¸å‚³é€è³‡æ–™æˆ–æ§åˆ¶æŒ‡ä»¤ã€‚

åœ¨ PYNQ-Z2 ä¸Šï¼Œæˆ‘å€‘å¸¸ç”¨ AXI ä¾†è®“ ARM è™•ç†å™¨æ§åˆ¶æˆ‘å€‘è‡ªå·±è¨­è¨ˆçš„ FPGA æ¨¡çµ„ï¼Œä¾‹å¦‚ï¼š

âœ… å•Ÿå‹•æŸå€‹åŠŸèƒ½

âœ… è¨­å®šåƒæ•¸

âœ… å‚³é€è³‡æ–™éå»é‹ç®—

### ğŸ”· AXI åœ¨ Zynq / PYNQ-Z2 ä¸Šæ˜¯åšä»€éº¼ç”¨çš„ï¼Ÿ
åœ¨ Zynq è£¡é¢æœ‰å…©å¤§éƒ¨åˆ†ï¼š

- PSï¼ˆProcessing Systemï¼‰ï¼šARM è™•ç†å™¨
- PLï¼ˆProgrammable Logicï¼‰ï¼šFPGAï¼ˆä½ å¯«çš„ Verilog / IPï¼‰

AXI å°±æ˜¯ PS å’Œ PL æºé€šçš„æ©‹æ¨‘ï¼Œå¹«åŠ©ä»–å€‘ã€Œè¬›è©±ã€å’Œã€Œæ¬è³‡æ–™ã€ï¼š
| ä½ æƒ³åšçš„äº‹             | AXI çš„å¹«åŠ©                        |
| ----------------- | ------------------------------ |
| ARM æ§åˆ¶ FPGA çš„æ¨¡çµ„é‹ä½œ | ç”¨ AXI-Lite æŠŠè¨­å®šå€¼å¯«é€²å»             |
| ARM æŠŠè³‡æ–™äº¤çµ¦ FPGA é‹ç®— | ç”¨ AXI-Full æˆ– AXI-Stream æ¬è³‡æ–™    |
| ARM å‘Šè¨´ DMA å»æ¬è³‡æ–™   | DMA è¨­å®šç”¨ AXI-Liteï¼Œæ¬è³‡æ–™ç”¨ AXI-Full |

### ğŸ”· AXI æœ‰å“ªäº›ç¨®é¡ï¼Ÿ
AXI æœ‰å¹¾ç¨®ä¸åŒç‰ˆæœ¬ï¼Œæ ¹æ“šç”¨é€”åˆ†æˆä¸‹é¢å¹¾é¡ï¼š
| ç¨®é¡                 | ç‰¹é»                       | é©åˆåšä»€éº¼                        |
| ------------------ | ------------------------ | ---------------------------- |
| **AXI-Lite**       | å‚³é€æ–¹å¼ç°¡å–®ï¼Œä¸€æ¬¡åªå‚³ä¸€ç­†è³‡æ–™ã€‚         | æ‹¿ä¾†**æ§åˆ¶** FPGA æ¨¡çµ„ï¼Œæ¯”å¦‚è¨­å®šå€¼ã€å•Ÿå‹•é‹ç®—ã€‚ |
| **AXI-Fullï¼ˆAXI4ï¼‰** | å¯ä»¥ä¸€æ¬¡å‚³å¾ˆå¤šç­†è³‡æ–™ï¼ˆæ”¯æ´ burst å‚³è¼¸ï¼‰ã€‚ | æ‹¿ä¾†**å¤§é‡æ¬è³‡æ–™**ï¼Œåƒæ˜¯å½±åƒã€éŸ³è¨Šã€è¨˜æ†¶é«”è³‡æ–™ç­‰ã€‚  |
| **AXI-Stream**     | è³‡æ–™åƒæ°´æµä¸€æ¨£é€£çºŒå‚³é€ï¼Œæ²’æœ‰åœ°å€çš„æ¦‚å¿µã€‚     | æ‹¿ä¾†åšé€£çºŒè™•ç†ï¼Œä¾‹å¦‚å½±åƒæ¿¾æ³¢ã€éŸ³è¨Šè™•ç†ã€AI æ¨è«–ç­‰ã€‚  |

## Simple Implementation with AXI-IP (AXI GPIO IP)
### Step 1. Create a new project
åŠ å…¥ [Constraints](./xdc/pynq-z2_v1.0.xdc)
### Step 2. Create block design
åŠ å…¥ä¸‰å€‹ IP ```ZYNQ7 Processing System```ã€```AXI GPIO*2```

![Create_Block_design](./images/create_block_design_24.jpg)

Run Block Automation > OK (å…¨éƒ¨å‹¾é¸)

Run Connection Automation > OK (å…¨éƒ¨å‹¾é¸)

Vivado æœƒè‡ªå‹•å¹«æˆ‘å€‘æ¥ä¸Š AXI Interconnection å½¢æˆä¸‹åœ–ã€‚

![Block_design_done](./images/block_design_done_24.jpg)

é»é–‹ AXI GPIO IP å°‡ GPIO æ”¹æˆ Custom (å…©å€‹ AXI GPIO IP éƒ½è¦æ”¹)ã€‚
![gpio_custom](./images/gpio_custom_24.jpg)

åˆ‡æ›åˆ° IP Configurationï¼Œåˆ†åˆ¥æ”¹æˆä»¥ä¸‹å…©å€‹è¨­å®šï¼Œå…©å€‹ GPIO ä¸€å€‹æ˜¯æ¥åˆ° LEDs ä¸€å€‹æ˜¯æ¥åˆ° Switchesã€‚
![ip1_conf](./images/ip1_conf_24.jpg)

![ip2_conf](./images/ip2_conf_24.jpg)

è¨­å®šå®Œæˆå¾Œï¼Œåœ¨ External Interface Properties æ›´æ”¹é€£æ¥å‡ºå»çš„ port nameï¼Œæ–¹ä¾¿è¾¨èªã€‚
![gpio_name](./images/gpio_name_24.jpg)

å°‡å®Œæˆçš„ block design åŒ…æˆ HDL wrapper

### Step 3. Generate bitstream & Export Hardware
File > Export > Export Hardwareã€‚
ğŸ“Œ å› ç‚º AXI GPIO æ˜¯ç”± programmable logic åŸ·è¡Œçš„æ‰€ä»¥éœ€ç”¢ç”Ÿ bitstream å°‡ AXI GPIO ç‡’éŒ„åˆ° FPGA ä¸Šã€‚

ğŸ“Œ ç”±æ–¼æœ‰ç”¢ç”Ÿ bitstream æ‰€ä»¥ include bitstream çš„é¸é …éœ€æ‰“å‹¾ã€‚
![include_bitstream](./images/include_bitstream_24.jpg)

### Step 4. Launch Vitis IDE & Write a LEDs control program
#### Vivado
Tools > Launch Vitis IDE

#### Vitis
Open workspace ï¼Œä¸¦ä¸” Create Platform Componentï¼Œé¸æ“‡å‰é¢ç”¢ç”Ÿçš„ XSA æª”æ¡ˆã€‚

åˆ©ç”¨ Example å»ºç«‹å®Œæ•´çš„ç’°å¢ƒï¼Œä¸¦é¸æ“‡å‰é¢å®Œæˆçš„ platformã€‚
![create_application](./images/create_application_24.jpg)

ç½®æ› application project ä¸‹çš„ Sources/src/helloworld.c ç‚º ./src/led.cã€‚

ç¡¬é«”ä¸­æ‰€æœ‰è³‡æºéƒ½æœ‰ä»–æ‰€å±¬çš„åœ°å€ï¼Œåœ°å€è¦åˆ° platform\export\platform\sw\standalone_ps7_cortexa9_0\include\xparameters.h æŸ¥è©¢ã€‚

æœ€å¾Œä¸€æ­¥ï¼Œå…ˆ build platform å¾Œï¼Œå† build applicationã€‚

é€£ä¸Š PuTTY å¾Œï¼ŒåŸ·è¡Œ application çš„ Run ï¼Œè©¦è‘—èª¿æ•´é–‹é—œï¼Œè§€å¯Ÿå…¶çµæœã€‚

