INFO: [VRFC 10-2263] Analyzing SystemVerilog file "J:/ECEN 220 Labs/project_1/project_1.srcs/sources_1/new/tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/ECEN 220 Labs/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
