INFO: [VRFC 10-163] Analyzing VHDL file "/home/jon/Desktop/capstone/copy1_poc/copy1_poc.sim/sim_1/synth/func/xsim/copy1_wrapper_func_synth.vhd" into library xil_defaultlib
