<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>run</TopModelName>
        <TargetClockPeriod>20.00</TargetClockPeriod>
        <ClockUncertainty>5.40</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>17.021</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>89</Best-caseLatency>
            <Average-caseLatency>608</Average-caseLatency>
            <Worst-caseLatency>3207</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.780 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.160 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>64.140 us</Worst-caseRealTimeLatency>
            <Interval-min>90</Interval-min>
            <Interval-max>3208</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_451_2>
                <TripCount>64</TripCount>
                <Latency>128</Latency>
                <AbsoluteTimeLatency>2560</AbsoluteTimeLatency>
                <IterationLatency>2</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_451_2>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>96</BRAM_18K>
            <DSP>33</DSP>
            <FF>82276</FF>
            <LUT>94312</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>run</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>run</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>run</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>toScheduler_TDATA</name>
            <Object>toScheduler</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>toScheduler_TVALID</name>
            <Object>toScheduler</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>toScheduler_TREADY</name>
            <Object>toScheduler</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>run</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_runTrainAfterInit_fu_297</InstName>
                    <ModuleName>runTrainAfterInit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>297</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>entry_proc_U0</InstName>
                            <ModuleName>entry_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>200</ID>
                        </Instance>
                        <Instance>
                            <InstName>read_train_U0</InstName>
                            <ModuleName>read_train</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>207</ID>
                            <BindInstances>empty_37_fu_331_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>insert_point_U0</InstName>
                            <ModuleName>insert_point</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>247</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_find_region_fu_13972</InstName>
                                    <ModuleName>find_region</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>13972</ID>
                                    <BindInstances>fsub_32ns_32ns_32_4_full_dsp_1_U22 fsub_32ns_32ns_32_4_full_dsp_1_U23 fsub_32ns_32ns_32_4_full_dsp_1_U24 fsub_32ns_32ns_32_4_full_dsp_1_U22 fsub_32ns_32ns_32_4_full_dsp_1_U22 fdiv_32ns_32ns_32_9_no_dsp_1_U26 fdiv_32ns_32ns_32_9_no_dsp_1_U26 fdiv_32ns_32ns_32_9_no_dsp_1_U26 fdiv_32ns_32ns_32_9_no_dsp_1_U26 fdiv_32ns_32ns_32_9_no_dsp_1_U26 fdiv_32ns_32ns_32_9_no_dsp_1_U26 fdiv_32ns_32ns_32_9_no_dsp_1_U26 fdiv_32ns_32ns_32_9_no_dsp_1_U26 fdiv_32ns_32ns_32_9_no_dsp_1_U26 fdiv_32ns_32ns_32_9_no_dsp_1_U26 fdiv_32ns_32ns_32_9_no_dsp_1_U26 fdiv_32ns_32ns_32_9_no_dsp_1_U26 fdiv_32ns_32ns_32_9_no_dsp_1_U26 fdiv_32ns_32ns_32_9_no_dsp_1_U26 fdiv_32ns_32ns_32_9_no_dsp_1_U26 fsub_32ns_32ns_32_4_full_dsp_1_U22 fsub_32ns_32ns_32_4_full_dsp_1_U22 fsub_32ns_32ns_32_4_full_dsp_1_U22 fsub_32ns_32ns_32_4_full_dsp_1_U22 fdiv_32ns_32ns_32_9_no_dsp_1_U26</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_insert_point_Pipeline_VITIS_LOOP_254_3_fu_14091</InstName>
                                    <ModuleName>insert_point_Pipeline_VITIS_LOOP_254_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>14091</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_find_closest_region_fu_186</InstName>
                                            <ModuleName>find_closest_region</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>186</ID>
                                            <BindInstances>faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U101 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 fmul_32ns_32ns_32_2_max_dsp_1_x_U102 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98 faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93 fmul_32ns_32ns_32_2_max_dsp_1_x_U101</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>i_fu_321_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln886_fu_20078_p2 faddfsub_32ns_32ns_32_4_full_dsp_1_U230 fmul_32ns_32ns_32_2_max_dsp_1_U231 faddfsub_32ns_32ns_32_4_full_dsp_1_U230 fmul_32ns_32ns_32_2_max_dsp_1_U231 faddfsub_32ns_32ns_32_4_full_dsp_1_U230 fmul_32ns_32ns_32_2_max_dsp_1_U231 fmul_32ns_32ns_32_2_max_dsp_1_U231 fmul_32ns_32ns_32_2_max_dsp_1_U231 faddfsub_32ns_32ns_32_4_full_dsp_1_U230 fcmp_32ns_32ns_1_2_no_dsp_1_U260 faddfsub_32ns_32ns_32_4_full_dsp_1_U230 fmul_32ns_32ns_32_2_max_dsp_1_U231 faddfsub_32ns_32ns_32_4_full_dsp_1_U230 fmul_32ns_32ns_32_2_max_dsp_1_U231 faddfsub_32ns_32ns_32_4_full_dsp_1_U230 fmul_32ns_32ns_32_2_max_dsp_1_U231 run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_32_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_31_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_20_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_9_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_5_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_4_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_3_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_2_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_1_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_30_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_29_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_28_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_27_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_26_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_25_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_24_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_23_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_22_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_21_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_19_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_18_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_17_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_16_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_15_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_14_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_13_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_12_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_11_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_10_U p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_14_U p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_13_U p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_12_U p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_11_U p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_10_U p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_9_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_8_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_7_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_6_U p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_8_U p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_7_U p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_6_U p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_5_U p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_4_U p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_3_U p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_2_U p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_1_U p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>p_c_U run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_out_cop_U run_mulmulmulmulcontrolStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_33_out_U run_mulmulmulmulcontrolStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_34_out_U run_mulmulmulmulcontrolStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_35_out_U run_mulmulmulmulcontrolStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_36_out_U run_mulmulmulmulcontrolStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_37_out_U run_mulmulmulmulcontrolStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_38_out_U run_mulmulmulmulcontrolStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_39_out_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>i_2_fu_460_p2 n_regions_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>read_train</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>81</Best-caseLatency>
                    <Average-caseLatency>81</Average-caseLatency>
                    <Worst-caseLatency>81</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.620 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.620 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>81</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1103</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>574</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_37_fu_331_p2" SOURCE="" URAM="0" VARIABLE="empty_37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>find_region</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>17.021</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>418</Average-caseLatency>
                    <Worst-caseLatency>789</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.780 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 789</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>5786</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>18562</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>34</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U22" SOURCE="detector_solid/abs_solid_detector.cpp:51" URAM="0" VARIABLE="hdist_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U23" SOURCE="detector_solid/abs_solid_detector.cpp:51" URAM="0" VARIABLE="hdist_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="detector_solid/abs_solid_detector.cpp:51" URAM="0" VARIABLE="hdist_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U22" SOURCE="detector_solid/abs_solid_detector.cpp:51" URAM="0" VARIABLE="hdist_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U22" SOURCE="detector_solid/abs_solid_detector.cpp:51" URAM="0" VARIABLE="hdist_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U26" SOURCE="detector_solid/abs_solid_detector.cpp:61" URAM="0" VARIABLE="tmp_score_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U26" SOURCE="detector_solid/abs_solid_detector.cpp:61" URAM="0" VARIABLE="tmp_score"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U26" SOURCE="detector_solid/abs_solid_detector.cpp:61" URAM="0" VARIABLE="tmp_score_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U26" SOURCE="detector_solid/abs_solid_detector.cpp:61" URAM="0" VARIABLE="tmp_score_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U26" SOURCE="detector_solid/abs_solid_detector.cpp:61" URAM="0" VARIABLE="tmp_score_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U26" SOURCE="detector_solid/abs_solid_detector.cpp:61" URAM="0" VARIABLE="tmp_score_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U26" SOURCE="detector_solid/abs_solid_detector.cpp:61" URAM="0" VARIABLE="tmp_score_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U26" SOURCE="detector_solid/abs_solid_detector.cpp:61" URAM="0" VARIABLE="tmp_score_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U26" SOURCE="detector_solid/abs_solid_detector.cpp:61" URAM="0" VARIABLE="tmp_score_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U26" SOURCE="detector_solid/abs_solid_detector.cpp:61" URAM="0" VARIABLE="tmp_score_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U26" SOURCE="detector_solid/abs_solid_detector.cpp:61" URAM="0" VARIABLE="tmp_score_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U26" SOURCE="detector_solid/abs_solid_detector.cpp:61" URAM="0" VARIABLE="tmp_score_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U26" SOURCE="detector_solid/abs_solid_detector.cpp:61" URAM="0" VARIABLE="tmp_score_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U26" SOURCE="detector_solid/abs_solid_detector.cpp:61" URAM="0" VARIABLE="tmp_score_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U26" SOURCE="detector_solid/abs_solid_detector.cpp:61" URAM="0" VARIABLE="tmp_score_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U22" SOURCE="detector_solid/abs_solid_detector.cpp:51" URAM="0" VARIABLE="hdist_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U22" SOURCE="detector_solid/abs_solid_detector.cpp:51" URAM="0" VARIABLE="hdist_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U22" SOURCE="detector_solid/abs_solid_detector.cpp:51" URAM="0" VARIABLE="hdist_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U22" SOURCE="detector_solid/abs_solid_detector.cpp:51" URAM="0" VARIABLE="hdist_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U26" SOURCE="detector_solid/abs_solid_detector.cpp:61" URAM="0" VARIABLE="tmp_score_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>find_closest_region</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <TargetInitiationInterval>128</TargetInitiationInterval>
                    <EstimatedClockPeriod>16.480</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>251</Best-caseLatency>
                    <Average-caseLatency>251</Average-caseLatency>
                    <Worst-caseLatency>251</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>128</PipelineInitiationInterval>
                    <PipelineDepth>252</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>22</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>35183</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>33</UTIL_FF>
                    <LUT>44115</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>82</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_8_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_8_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_8_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_8_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_8_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_8_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_8_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_8_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_8_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_8_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_8_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_8_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_9_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_9_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_9_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_9_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_9_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_9_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_9_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_9_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_9_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_9_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_9_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_9_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_12_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_12_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_12_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_12_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_12_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_12_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_12_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_12_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_12_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_12_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_12_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_12_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_13_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_13_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_13_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_13_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_13_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_13_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_13_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_13_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_13_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_13_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_13_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_13_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_13_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_13_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_444"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_13_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_14_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_14_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_14_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_14_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_14_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_14_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_14_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_14_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_14_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_14_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_14_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_14_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_15_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_15_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_15_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:146" URAM="0" VARIABLE="d_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="mul_i_15_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:147" URAM="0" VARIABLE="distance_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U95" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_480"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U94" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_484"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U96" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_485"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_488"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_489"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_492"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_15_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_496"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_15_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_15_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U97" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_15_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_15_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_504"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_15_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U102" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:154" URAM="0" VARIABLE="d1_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U100" SOURCE="detector_solid/abs_solid_detector.cpp:155" URAM="0" VARIABLE="d2_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U99" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="sub33_i_15_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:158" URAM="0" VARIABLE="ov_508"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U98" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="sub41_i_15_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_x_U93" SOURCE="detector_solid/abs_solid_detector.cpp:160" URAM="0" VARIABLE="ov_509"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_x_U101" SOURCE="detector_solid/abs_solid_detector.cpp:162" URAM="0" VARIABLE="overlap_127"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>insert_point_Pipeline_VITIS_LOOP_254_3</Name>
            <Loops>
                <VITIS_LOOP_254_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>16.480</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2175</Best-caseLatency>
                    <Average-caseLatency>2175</Average-caseLatency>
                    <Worst-caseLatency>2175</Worst-caseLatency>
                    <Best-caseRealTimeLatency>43.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>43.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>43.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2175</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_254_3>
                        <Name>VITIS_LOOP_254_3</Name>
                        <TripCount>16</TripCount>
                        <Latency>2173</Latency>
                        <AbsoluteTimeLatency>43.460 us</AbsoluteTimeLatency>
                        <PipelineII>128</PipelineII>
                        <PipelineDepth>254</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_find_closest_region_fu_186</Instance>
                        </InstanceList>
                    </VITIS_LOOP_254_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>22</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>35523</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>33</UTIL_FF>
                    <LUT>45056</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>84</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_3" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_321_p2" SOURCE="detector_solid/abs_solid_detector.cpp:254" URAM="0" VARIABLE="i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>insert_point</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>17.021</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>1001</Average-caseLatency>
                    <Worst-caseLatency>3122</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>62.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 3122</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>96</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>34</UTIL_BRAM>
                    <DSP>33</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>78103</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>73</UTIL_FF>
                    <LUT>90487</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>170</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_20078_p2" SOURCE="/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U230" SOURCE="detector_solid/abs_solid_detector.cpp:208" URAM="0" VARIABLE="add_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U231" SOURCE="detector_solid/abs_solid_detector.cpp:208" URAM="0" VARIABLE="conv51_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U230" SOURCE="detector_solid/abs_solid_detector.cpp:208" URAM="0" VARIABLE="add_i_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U231" SOURCE="detector_solid/abs_solid_detector.cpp:208" URAM="0" VARIABLE="conv51_i_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U230" SOURCE="detector_solid/abs_solid_detector.cpp:208" URAM="0" VARIABLE="add_i_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U231" SOURCE="detector_solid/abs_solid_detector.cpp:208" URAM="0" VARIABLE="conv51_i_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U231" SOURCE="detector_solid/abs_solid_detector.cpp:208" URAM="0" VARIABLE="add_i_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U231" SOURCE="detector_solid/abs_solid_detector.cpp:208" URAM="0" VARIABLE="conv51_i_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U230" SOURCE="detector_solid/abs_solid_detector.cpp:208" URAM="0" VARIABLE="add_i_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U260" SOURCE="detector_solid/abs_solid_detector.cpp:208" URAM="0" VARIABLE="conv51_i_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U230" SOURCE="detector_solid/abs_solid_detector.cpp:208" URAM="0" VARIABLE="add_i_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U231" SOURCE="detector_solid/abs_solid_detector.cpp:208" URAM="0" VARIABLE="conv51_i_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U230" SOURCE="detector_solid/abs_solid_detector.cpp:208" URAM="0" VARIABLE="add_i_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U231" SOURCE="detector_solid/abs_solid_detector.cpp:208" URAM="0" VARIABLE="conv51_i_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U230" SOURCE="detector_solid/abs_solid_detector.cpp:208" URAM="0" VARIABLE="add_i_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U231" SOURCE="detector_solid/abs_solid_detector.cpp:208" URAM="0" VARIABLE="conv51_i_7_i"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_32_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_32"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_31_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_20_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_9_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_5_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_4_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_3_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_2_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_1_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_30_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_29_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_28_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_27_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_26_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_25_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_24_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_23_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_22_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_21_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_19_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_18_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_17_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_16_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_15_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_14_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_13_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_12_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_11_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_10_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_9_U" SOURCE="" URAM="0" VARIABLE="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_8_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_7_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_6_U" SOURCE="" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_8_U" SOURCE="" URAM="0" VARIABLE="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_7_U" SOURCE="" URAM="0" VARIABLE="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_6_U" SOURCE="" URAM="0" VARIABLE="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_5_U" SOURCE="" URAM="0" VARIABLE="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_4_U" SOURCE="" URAM="0" VARIABLE="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_U" SOURCE="" URAM="0" VARIABLE="p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>runTrainAfterInit</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>17.021</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>86</Best-caseLatency>
                    <Average-caseLatency>1083</Average-caseLatency>
                    <Worst-caseLatency>3204</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>64.080 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>82</min>
                            <max>3123</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>82 ~ 3123</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>96</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>34</UTIL_BRAM>
                    <DSP>33</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>80110</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>75</UTIL_FF>
                    <LUT>91846</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>172</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_c_U" SOURCE="detector_solid/abs_solid_detector.cpp:410" URAM="0" VARIABLE="p_c"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_out_cop_U" SOURCE="detector_solid/abs_solid_detector.cpp:412" URAM="0" VARIABLE="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_out_cop"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="run_mulmulmulmulcontrolStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_33_out_U" SOURCE="detector_solid/abs_solid_detector.cpp:412" URAM="0" VARIABLE="run_mulmulmulmulcontrolStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_33_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="run_mulmulmulmulcontrolStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_34_out_U" SOURCE="detector_solid/abs_solid_detector.cpp:412" URAM="0" VARIABLE="run_mulmulmulmulcontrolStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_34_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="run_mulmulmulmulcontrolStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_35_out_U" SOURCE="detector_solid/abs_solid_detector.cpp:412" URAM="0" VARIABLE="run_mulmulmulmulcontrolStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_35_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="run_mulmulmulmulcontrolStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_36_out_U" SOURCE="detector_solid/abs_solid_detector.cpp:412" URAM="0" VARIABLE="run_mulmulmulmulcontrolStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_36_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="run_mulmulmulmulcontrolStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_37_out_U" SOURCE="detector_solid/abs_solid_detector.cpp:412" URAM="0" VARIABLE="run_mulmulmulmulcontrolStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_37_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="run_mulmulmulmulcontrolStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_38_out_U" SOURCE="detector_solid/abs_solid_detector.cpp:412" URAM="0" VARIABLE="run_mulmulmulmulcontrolStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_38_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="run_mulmulmulmulcontrolStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_39_out_U" SOURCE="detector_solid/abs_solid_detector.cpp:412" URAM="0" VARIABLE="run_mulmulmulmulcontrolStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_39_out"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>run</Name>
            <Loops>
                <VITIS_LOOP_451_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>17.021</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>89</Best-caseLatency>
                    <Average-caseLatency>608</Average-caseLatency>
                    <Worst-caseLatency>3207</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.780 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>64.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90 ~ 3208</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_451_2>
                        <Name>VITIS_LOOP_451_2</Name>
                        <TripCount>64</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_451_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>96</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>34</UTIL_BRAM>
                    <DSP>33</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>82276</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>77</UTIL_FF>
                    <LUT>94312</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>177</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_451_2" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_460_p2" SOURCE="detector_solid/abs_solid_detector.cpp:451" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="n_regions_V_U" SOURCE="" URAM="0" VARIABLE="n_regions_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_export vivado_clock="20"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="contr" index="0" direction="in" srcType="controlStr" srcSize="48">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="contr_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="contr_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="trainedRegions" index="1" direction="unused" srcType="REGION_T*" srcSize="768">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="trainedRegions" usage="data" direction="unused"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="realcheckId" index="2" direction="unused" srcType="ap_int&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="realcheckId" usage="data" direction="unused"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="n_regions_in" index="3" direction="in" srcType="ap_int&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="n_regions_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sharedMem" index="4" direction="in" srcType="ap_int&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="sharedMem_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="sharedMem_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="toScheduler" index="5" direction="unused" srcType="stream&lt;ap_int&lt;8&gt;, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="toScheduler" name="" usage="data" direction="unused"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="18" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="realcheckId" offset="64" range="64"/>
                <memorie memorieName="n_regions_in" offset="128" range="64"/>
                <memorie memorieName="trainedRegions" offset="131072" range="131072"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="contr_1" access="W" description="Data signal of contr" range="32">
                    <fields>
                        <field offset="0" width="32" name="contr" access="W" description="Bit 31 to 0 of contr"/>
                    </fields>
                </register>
                <register offset="0x14" name="contr_2" access="W" description="Data signal of contr" range="32">
                    <fields>
                        <field offset="0" width="16" name="contr" access="W" description="Bit 47 to 32 of contr"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x1c" name="sharedMem_1" access="W" description="Data signal of sharedMem" range="32">
                    <fields>
                        <field offset="0" width="32" name="sharedMem" access="W" description="Bit 31 to 0 of sharedMem"/>
                    </fields>
                </register>
                <register offset="0x20" name="sharedMem_2" access="W" description="Data signal of sharedMem" range="32">
                    <fields>
                        <field offset="0" width="32" name="sharedMem" access="W" description="Bit 63 to 32 of sharedMem"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="contr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="4096" argName="trainedRegions"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="realcheckId"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="n_regions_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="sharedMem"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem:toScheduler</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="sharedMem"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="256" argName="sharedMem"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="toScheduler" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="toScheduler_">
            <ports>
                <port>toScheduler_TDATA</port>
                <port>toScheduler_TREADY</port>
                <port>toScheduler_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="toScheduler"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">32 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 18, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">contr_1, 0x10, 32, W, Data signal of contr, </column>
                    <column name="s_axi_control">contr_2, 0x14, 32, W, Data signal of contr, </column>
                    <column name="s_axi_control">sharedMem_1, 0x1c, 32, W, Data signal of sharedMem, </column>
                    <column name="s_axi_control">sharedMem_2, 0x20, 32, W, Data signal of sharedMem, </column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="toScheduler">both, 8, 1, 1, , , , , , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_chain, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="contr">in, controlStr</column>
                    <column name="trainedRegions">unused, REGION_T*</column>
                    <column name="realcheckId">unused, ap_int&lt;8&gt;*</column>
                    <column name="n_regions_in">in, ap_int&lt;8&gt;*</column>
                    <column name="sharedMem">in, ap_int&lt;32&gt;*</column>
                    <column name="toScheduler">unused, stream&lt;ap_int&lt;8&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="contr">s_axi_control, register, , name=contr_1 offset=0x10 range=32</column>
                    <column name="contr">s_axi_control, register, , name=contr_2 offset=0x14 range=32</column>
                    <column name="trainedRegions">s_axi_control, memory, , name=trainedRegions offset=131072 range=131072</column>
                    <column name="realcheckId">s_axi_control, memory, , name=realcheckId offset=64 range=64</column>
                    <column name="n_regions_in">s_axi_control, memory, , name=n_regions_in offset=128 range=64</column>
                    <column name="sharedMem">m_axi_gmem, interface, , </column>
                    <column name="sharedMem">s_axi_control, register, offset, name=sharedMem_1 offset=0x1c range=32</column>
                    <column name="sharedMem">s_axi_control, register, offset, name=sharedMem_2 offset=0x20 range=32</column>
                    <column name="toScheduler">toScheduler, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="unroll" location="detector_solid/abs_solid_detector.cpp:38" status="valid" parentFunction="find_region" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="detector_solid/abs_solid_detector.cpp:49" status="valid" parentFunction="find_region" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="detector_solid/abs_solid_detector.cpp:93" status="valid" parentFunction="is_valid" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="detector_solid/abs_solid_detector.cpp:102" status="valid" parentFunction="update_train_regions" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="detector_solid/abs_solid_detector.cpp:119" status="valid" parentFunction="update_train_regions" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="detector_solid/abs_solid_detector.cpp:141" status="valid" parentFunction="score_region" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="detector_solid/abs_solid_detector.cpp:145" status="valid" parentFunction="score_region" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="detector_solid/abs_solid_detector.cpp:152" status="valid" parentFunction="score_region" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="detector_solid/abs_solid_detector.cpp:176" status="valid" parentFunction="find_closest_region" variable="" isDirective="0" options="II=128"/>
        <Pragma type="inline" location="detector_solid/abs_solid_detector.cpp:198" status="valid" parentFunction="merge_regions" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="detector_solid/abs_solid_detector.cpp:200" status="valid" parentFunction="merge_regions" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="detector_solid/abs_solid_detector.cpp:213" status="valid" parentFunction="merge_regions" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="detector_solid/abs_solid_detector.cpp:229" status="valid" parentFunction="insert_point" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="detector_solid/abs_solid_detector.cpp:239" status="valid" parentFunction="insert_point" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="detector_solid/abs_solid_detector.cpp:356" status="valid" parentFunction="writeoutcome" variable="" isDirective="0" options="II=8"/>
        <Pragma type="pipeline" location="detector_solid/abs_solid_detector.cpp:369" status="valid" parentFunction="read_test" variable="" isDirective="0" options="II=8"/>
        <Pragma type="pipeline" location="detector_solid/abs_solid_detector.cpp:379" status="valid" parentFunction="run_test" variable="" isDirective="0" options="II=8"/>
        <Pragma type="dataflow" location="detector_solid/abs_solid_detector.cpp:391" status="valid" parentFunction="runtestafterinit" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="detector_solid/abs_solid_detector.cpp:411" status="valid" parentFunction="runtrainafterinit" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:421" status="valid" parentFunction="run" variable="" isDirective="0" options="s_axilite port = trainedRegions"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:422" status="valid" parentFunction="run" variable="" isDirective="0" options="s_axilite port = realcheckId"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:423" status="valid" parentFunction="run" variable="" isDirective="0" options="s_axilite port = n_regions_in"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:424" status="valid" parentFunction="run" variable="sharedMem" isDirective="0" options="m_axi port=sharedMem"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:425" status="valid" parentFunction="run" variable="toScheduler" isDirective="0" options="axis port=toScheduler"/>
        <Pragma type="reset" location="detector_solid/abs_solid_detector.cpp:432" status="valid" parentFunction="run" variable="data" isDirective="0" options="variable=data"/>
        <Pragma type="reset" location="detector_solid/abs_solid_detector.cpp:433" status="valid" parentFunction="run" variable="regions" isDirective="0" options="variable=regions"/>
        <Pragma type="reset" location="detector_solid/abs_solid_detector.cpp:434" status="valid" parentFunction="run" variable="n_regions" isDirective="0" options="variable=n_regions"/>
        <Pragma type="array_partition" location="detector_solid/abs_solid_detector.cpp:436" status="valid" parentFunction="run" variable="data" isDirective="0" options="variable=data complete dim=2"/>
        <Pragma type="array_partition" location="detector_solid/abs_solid_detector.cpp:437" status="valid" parentFunction="run" variable="regions" isDirective="0" options="variable=regions complete dim=2"/>
        <Pragma type="array_partition" location="detector_solid/abs_solid_detector.cpp:438" status="valid" parentFunction="run" variable="data_key" isDirective="0" options="variable=data_key complete"/>
        <Pragma type="pipeline" location="detector_solid/abs_solid_detector.cpp:447" status="valid" parentFunction="run" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="detector_solid/abs_solid_detector.cpp:452" status="valid" parentFunction="run" variable="" isDirective="0" options="off"/>
    </PragmaReport>
</profile>

