// Seed: 130661729
module module_0 (
    input  tri0  id_0,
    input  wire  id_1,
    input  tri   id_2,
    output wand  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    input  tri0  id_6
);
  assign id_3 = 1;
  always @(1 or posedge 1) begin : LABEL_0
    assume (id_1);
  end
  assign id_3 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output tri1 id_2
    , id_12,
    output uwire id_3,
    output uwire id_4,
    input wire id_5,
    input wand id_6,
    output supply1 id_7,
    output uwire id_8,
    input uwire id_9,
    input tri id_10
);
  wire id_13;
  wire id_14;
  initial begin : LABEL_0
    id_2 = 1;
  end
  module_0 modCall_1 (
      id_6,
      id_10,
      id_6,
      id_7,
      id_5,
      id_9,
      id_6
  );
endmodule
