{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 06 10:16:46 2019 " "Info: Processing started: Tue Aug 06 10:16:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off divisor_de_frequencia -c divisor_de_frequencia " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off divisor_de_frequencia -c divisor_de_frequencia" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_FPGA " "Info: Assuming node \"clock_FPGA\" is an undefined clock" {  } { { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 392 760 928 408 "clock_FPGA" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_FPGA" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst " "Info: Detected ripple clock \"inst\" as buffer" {  } { { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 944 1008 440 "inst" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst2 " "Info: Detected ripple clock \"inst2\" as buffer" {  } { { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 1048 1112 440 "inst2" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst3 " "Info: Detected ripple clock \"inst3\" as buffer" {  } { { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 1152 1216 440 "inst3" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst4 " "Info: Detected ripple clock \"inst4\" as buffer" {  } { { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 1256 1320 440 "inst4" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst5 " "Info: Detected ripple clock \"inst5\" as buffer" {  } { { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 1360 1424 440 "inst5" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst6 " "Info: Detected ripple clock \"inst6\" as buffer" {  } { { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 1464 1528 440 "inst6" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst9 " "Info: Detected ripple clock \"inst9\" as buffer" {  } { { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 944 1008 568 "inst9" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst8 " "Info: Detected ripple clock \"inst8\" as buffer" {  } { { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 1048 1112 568 "inst8" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst10 " "Info: Detected ripple clock \"inst10\" as buffer" {  } { { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 1152 1216 568 "inst10" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst11 " "Info: Detected ripple clock \"inst11\" as buffer" {  } { { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 1256 1320 568 "inst11" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst12 " "Info: Detected ripple clock \"inst12\" as buffer" {  } { { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 1360 1424 568 "inst12" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst13 " "Info: Detected ripple clock \"inst13\" as buffer" {  } { { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 1464 1528 568 "inst13" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst14 " "Info: Detected ripple clock \"inst14\" as buffer" {  } { { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 944 1008 696 "inst14" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst15 " "Info: Detected ripple clock \"inst15\" as buffer" {  } { { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1048 1112 696 "inst15" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst16 " "Info: Detected ripple clock \"inst16\" as buffer" {  } { { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1152 1216 696 "inst16" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst17 " "Info: Detected ripple clock \"inst17\" as buffer" {  } { { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1256 1320 696 "inst17" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst18 " "Info: Detected ripple clock \"inst18\" as buffer" {  } { { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1360 1424 696 "inst18" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock_FPGA register register inst19 inst19 200.0 MHz Internal " "Info: Clock \"clock_FPGA\" Internal fmax is restricted to 200.0 MHz between source register \"inst19\" and destination register \"inst19\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.200 ns + Longest register register " "Info: + Longest register to register delay is 1.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst19 1 REG LC4_B26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_B26; Fanout = 2; REG Node = 'inst19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst19 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1464 1528 696 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.000 ns) 1.200 ns inst19 2 REG LC4_B26 2 " "Info: 2: + IC(0.200 ns) + CELL(1.000 ns) = 1.200 ns; Loc. = LC4_B26; Fanout = 2; REG Node = 'inst19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { inst19 inst19 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1464 1528 696 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.000 ns ( 83.33 % ) " "Info: Total cell delay = 1.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.200 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { inst19 inst19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.200 ns" { inst19 {} inst19 {} } { 0.000ns 0.200ns } { 0.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_FPGA destination 56.500 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_FPGA\" to destination register is 56.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clock_FPGA 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'clock_FPGA'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_FPGA } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 392 760 928 408 "clock_FPGA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns inst 2 REG LC1_E12 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_E12; Fanout = 2; REG Node = 'inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock_FPGA inst } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 944 1008 440 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 5.900 ns inst2 3 REG LC1_E5 2 " "Info: 3: + IC(1.800 ns) + CELL(1.100 ns) = 5.900 ns; Loc. = LC1_E5; Fanout = 2; REG Node = 'inst2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { inst inst2 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 1048 1112 440 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 9.200 ns inst3 4 REG LC1_E16 2 " "Info: 4: + IC(2.200 ns) + CELL(1.100 ns) = 9.200 ns; Loc. = LC1_E16; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { inst2 inst3 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 1152 1216 440 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(1.100 ns) 14.700 ns inst4 5 REG LC1_K52 2 " "Info: 5: + IC(4.400 ns) + CELL(1.100 ns) = 14.700 ns; Loc. = LC1_K52; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { inst3 inst4 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 1256 1320 440 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 17.600 ns inst5 6 REG LC1_K49 2 " "Info: 6: + IC(1.800 ns) + CELL(1.100 ns) = 17.600 ns; Loc. = LC1_K49; Fanout = 2; REG Node = 'inst5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { inst4 inst5 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 1360 1424 440 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 20.400 ns inst6 7 REG LC2_K52 2 " "Info: 7: + IC(1.700 ns) + CELL(1.100 ns) = 20.400 ns; Loc. = LC2_K52; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { inst5 inst6 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 1464 1528 440 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 23.500 ns inst9 8 REG LC1_K39 2 " "Info: 8: + IC(2.000 ns) + CELL(1.100 ns) = 23.500 ns; Loc. = LC1_K39; Fanout = 2; REG Node = 'inst9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { inst6 inst9 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 944 1008 568 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(1.100 ns) 29.400 ns inst8 9 REG LC1_B9 2 " "Info: 9: + IC(4.800 ns) + CELL(1.100 ns) = 29.400 ns; Loc. = LC1_B9; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { inst9 inst8 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 1048 1112 568 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 32.700 ns inst10 10 REG LC2_B24 2 " "Info: 10: + IC(2.200 ns) + CELL(1.100 ns) = 32.700 ns; Loc. = LC2_B24; Fanout = 2; REG Node = 'inst10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { inst8 inst10 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 1152 1216 568 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 34.000 ns inst11 11 REG LC1_B24 2 " "Info: 11: + IC(0.200 ns) + CELL(1.100 ns) = 34.000 ns; Loc. = LC1_B24; Fanout = 2; REG Node = 'inst11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst10 inst11 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 1256 1320 568 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.100 ns) 36.400 ns inst12 12 REG LC1_B10 2 " "Info: 12: + IC(1.300 ns) + CELL(1.100 ns) = 36.400 ns; Loc. = LC1_B10; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { inst11 inst12 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 1360 1424 568 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 39.300 ns inst13 13 REG LC2_B4 2 " "Info: 13: + IC(1.800 ns) + CELL(1.100 ns) = 39.300 ns; Loc. = LC2_B4; Fanout = 2; REG Node = 'inst13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { inst12 inst13 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 1464 1528 568 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 40.600 ns inst14 14 REG LC1_B4 2 " "Info: 14: + IC(0.200 ns) + CELL(1.100 ns) = 40.600 ns; Loc. = LC1_B4; Fanout = 2; REG Node = 'inst14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst13 inst14 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 944 1008 696 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 44.200 ns inst15 15 REG LC1_B26 2 " "Info: 15: + IC(2.500 ns) + CELL(1.100 ns) = 44.200 ns; Loc. = LC1_B26; Fanout = 2; REG Node = 'inst15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { inst14 inst15 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1048 1112 696 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 47.200 ns inst16 16 REG LC2_B20 2 " "Info: 16: + IC(1.900 ns) + CELL(1.100 ns) = 47.200 ns; Loc. = LC2_B20; Fanout = 2; REG Node = 'inst16'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { inst15 inst16 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1152 1216 696 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 48.500 ns inst17 17 REG LC1_B20 2 " "Info: 17: + IC(0.200 ns) + CELL(1.100 ns) = 48.500 ns; Loc. = LC1_B20; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst16 inst17 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1256 1320 696 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 51.500 ns inst18 18 REG LC1_B22 2 " "Info: 18: + IC(1.900 ns) + CELL(1.100 ns) = 51.500 ns; Loc. = LC1_B22; Fanout = 2; REG Node = 'inst18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { inst17 inst18 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1360 1424 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(0.000 ns) 56.500 ns inst19 19 REG LC4_B26 2 " "Info: 19: + IC(5.000 ns) + CELL(0.000 ns) = 56.500 ns; Loc. = LC4_B26; Fanout = 2; REG Node = 'inst19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { inst18 inst19 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1464 1528 696 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.200 ns ( 33.98 % ) " "Info: Total cell delay = 19.200 ns ( 33.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "37.300 ns ( 66.02 % ) " "Info: Total interconnect delay = 37.300 ns ( 66.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "56.500 ns" { clock_FPGA inst inst2 inst3 inst4 inst5 inst6 inst9 inst8 inst10 inst11 inst12 inst13 inst14 inst15 inst16 inst17 inst18 inst19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "56.500 ns" { clock_FPGA {} clock_FPGA~out {} inst {} inst2 {} inst3 {} inst4 {} inst5 {} inst6 {} inst9 {} inst8 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} inst15 {} inst16 {} inst17 {} inst18 {} inst19 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 2.200ns 4.400ns 1.800ns 1.700ns 2.000ns 4.800ns 2.200ns 0.200ns 1.300ns 1.800ns 0.200ns 2.500ns 1.900ns 0.200ns 1.900ns 5.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_FPGA source 56.500 ns - Longest register " "Info: - Longest clock path from clock \"clock_FPGA\" to source register is 56.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clock_FPGA 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'clock_FPGA'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_FPGA } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 392 760 928 408 "clock_FPGA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns inst 2 REG LC1_E12 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_E12; Fanout = 2; REG Node = 'inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock_FPGA inst } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 944 1008 440 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 5.900 ns inst2 3 REG LC1_E5 2 " "Info: 3: + IC(1.800 ns) + CELL(1.100 ns) = 5.900 ns; Loc. = LC1_E5; Fanout = 2; REG Node = 'inst2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { inst inst2 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 1048 1112 440 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 9.200 ns inst3 4 REG LC1_E16 2 " "Info: 4: + IC(2.200 ns) + CELL(1.100 ns) = 9.200 ns; Loc. = LC1_E16; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { inst2 inst3 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 1152 1216 440 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(1.100 ns) 14.700 ns inst4 5 REG LC1_K52 2 " "Info: 5: + IC(4.400 ns) + CELL(1.100 ns) = 14.700 ns; Loc. = LC1_K52; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { inst3 inst4 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 1256 1320 440 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 17.600 ns inst5 6 REG LC1_K49 2 " "Info: 6: + IC(1.800 ns) + CELL(1.100 ns) = 17.600 ns; Loc. = LC1_K49; Fanout = 2; REG Node = 'inst5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { inst4 inst5 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 1360 1424 440 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 20.400 ns inst6 7 REG LC2_K52 2 " "Info: 7: + IC(1.700 ns) + CELL(1.100 ns) = 20.400 ns; Loc. = LC2_K52; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { inst5 inst6 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 1464 1528 440 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 23.500 ns inst9 8 REG LC1_K39 2 " "Info: 8: + IC(2.000 ns) + CELL(1.100 ns) = 23.500 ns; Loc. = LC1_K39; Fanout = 2; REG Node = 'inst9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { inst6 inst9 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 944 1008 568 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(1.100 ns) 29.400 ns inst8 9 REG LC1_B9 2 " "Info: 9: + IC(4.800 ns) + CELL(1.100 ns) = 29.400 ns; Loc. = LC1_B9; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { inst9 inst8 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 1048 1112 568 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 32.700 ns inst10 10 REG LC2_B24 2 " "Info: 10: + IC(2.200 ns) + CELL(1.100 ns) = 32.700 ns; Loc. = LC2_B24; Fanout = 2; REG Node = 'inst10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { inst8 inst10 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 1152 1216 568 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 34.000 ns inst11 11 REG LC1_B24 2 " "Info: 11: + IC(0.200 ns) + CELL(1.100 ns) = 34.000 ns; Loc. = LC1_B24; Fanout = 2; REG Node = 'inst11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst10 inst11 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 1256 1320 568 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.100 ns) 36.400 ns inst12 12 REG LC1_B10 2 " "Info: 12: + IC(1.300 ns) + CELL(1.100 ns) = 36.400 ns; Loc. = LC1_B10; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { inst11 inst12 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 1360 1424 568 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 39.300 ns inst13 13 REG LC2_B4 2 " "Info: 13: + IC(1.800 ns) + CELL(1.100 ns) = 39.300 ns; Loc. = LC2_B4; Fanout = 2; REG Node = 'inst13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { inst12 inst13 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 1464 1528 568 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 40.600 ns inst14 14 REG LC1_B4 2 " "Info: 14: + IC(0.200 ns) + CELL(1.100 ns) = 40.600 ns; Loc. = LC1_B4; Fanout = 2; REG Node = 'inst14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst13 inst14 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 944 1008 696 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 44.200 ns inst15 15 REG LC1_B26 2 " "Info: 15: + IC(2.500 ns) + CELL(1.100 ns) = 44.200 ns; Loc. = LC1_B26; Fanout = 2; REG Node = 'inst15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { inst14 inst15 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1048 1112 696 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 47.200 ns inst16 16 REG LC2_B20 2 " "Info: 16: + IC(1.900 ns) + CELL(1.100 ns) = 47.200 ns; Loc. = LC2_B20; Fanout = 2; REG Node = 'inst16'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { inst15 inst16 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1152 1216 696 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 48.500 ns inst17 17 REG LC1_B20 2 " "Info: 17: + IC(0.200 ns) + CELL(1.100 ns) = 48.500 ns; Loc. = LC1_B20; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst16 inst17 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1256 1320 696 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 51.500 ns inst18 18 REG LC1_B22 2 " "Info: 18: + IC(1.900 ns) + CELL(1.100 ns) = 51.500 ns; Loc. = LC1_B22; Fanout = 2; REG Node = 'inst18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { inst17 inst18 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1360 1424 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(0.000 ns) 56.500 ns inst19 19 REG LC4_B26 2 " "Info: 19: + IC(5.000 ns) + CELL(0.000 ns) = 56.500 ns; Loc. = LC4_B26; Fanout = 2; REG Node = 'inst19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { inst18 inst19 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1464 1528 696 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.200 ns ( 33.98 % ) " "Info: Total cell delay = 19.200 ns ( 33.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "37.300 ns ( 66.02 % ) " "Info: Total interconnect delay = 37.300 ns ( 66.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "56.500 ns" { clock_FPGA inst inst2 inst3 inst4 inst5 inst6 inst9 inst8 inst10 inst11 inst12 inst13 inst14 inst15 inst16 inst17 inst18 inst19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "56.500 ns" { clock_FPGA {} clock_FPGA~out {} inst {} inst2 {} inst3 {} inst4 {} inst5 {} inst6 {} inst9 {} inst8 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} inst15 {} inst16 {} inst17 {} inst18 {} inst19 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 2.200ns 4.400ns 1.800ns 1.700ns 2.000ns 4.800ns 2.200ns 0.200ns 1.300ns 1.800ns 0.200ns 2.500ns 1.900ns 0.200ns 1.900ns 5.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "56.500 ns" { clock_FPGA inst inst2 inst3 inst4 inst5 inst6 inst9 inst8 inst10 inst11 inst12 inst13 inst14 inst15 inst16 inst17 inst18 inst19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "56.500 ns" { clock_FPGA {} clock_FPGA~out {} inst {} inst2 {} inst3 {} inst4 {} inst5 {} inst6 {} inst9 {} inst8 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} inst15 {} inst16 {} inst17 {} inst18 {} inst19 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 2.200ns 4.400ns 1.800ns 1.700ns 2.000ns 4.800ns 2.200ns 0.200ns 1.300ns 1.800ns 0.200ns 2.500ns 1.900ns 0.200ns 1.900ns 5.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "56.500 ns" { clock_FPGA {} clock_FPGA~out {} inst {} inst2 {} inst3 {} inst4 {} inst5 {} inst6 {} inst9 {} inst8 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} inst15 {} inst16 {} inst17 {} inst18 {} inst19 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 2.200ns 4.400ns 1.800ns 1.700ns 2.000ns 4.800ns 2.200ns 0.200ns 1.300ns 1.800ns 0.200ns 2.500ns 1.900ns 0.200ns 1.900ns 5.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1464 1528 696 "inst19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1464 1528 696 "inst19" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { inst19 inst19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.200 ns" { inst19 {} inst19 {} } { 0.000ns 0.200ns } { 0.000ns 1.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "56.500 ns" { clock_FPGA inst inst2 inst3 inst4 inst5 inst6 inst9 inst8 inst10 inst11 inst12 inst13 inst14 inst15 inst16 inst17 inst18 inst19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "56.500 ns" { clock_FPGA {} clock_FPGA~out {} inst {} inst2 {} inst3 {} inst4 {} inst5 {} inst6 {} inst9 {} inst8 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} inst15 {} inst16 {} inst17 {} inst18 {} inst19 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 2.200ns 4.400ns 1.800ns 1.700ns 2.000ns 4.800ns 2.200ns 0.200ns 1.300ns 1.800ns 0.200ns 2.500ns 1.900ns 0.200ns 1.900ns 5.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "56.500 ns" { clock_FPGA {} clock_FPGA~out {} inst {} inst2 {} inst3 {} inst4 {} inst5 {} inst6 {} inst9 {} inst8 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} inst15 {} inst16 {} inst17 {} inst18 {} inst19 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 2.200ns 4.400ns 1.800ns 1.700ns 2.000ns 4.800ns 2.200ns 0.200ns 1.300ns 1.800ns 0.200ns 2.500ns 1.900ns 0.200ns 1.900ns 5.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { inst19 {} } {  } {  } "" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1464 1528 696 "inst19" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_FPGA 32Hz inst19 67.100 ns register " "Info: tco from clock \"clock_FPGA\" to destination pin \"32Hz\" through register \"inst19\" is 67.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_FPGA source 56.500 ns + Longest register " "Info: + Longest clock path from clock \"clock_FPGA\" to source register is 56.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clock_FPGA 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'clock_FPGA'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_FPGA } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 392 760 928 408 "clock_FPGA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns inst 2 REG LC1_E12 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_E12; Fanout = 2; REG Node = 'inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock_FPGA inst } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 944 1008 440 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 5.900 ns inst2 3 REG LC1_E5 2 " "Info: 3: + IC(1.800 ns) + CELL(1.100 ns) = 5.900 ns; Loc. = LC1_E5; Fanout = 2; REG Node = 'inst2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { inst inst2 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 1048 1112 440 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 9.200 ns inst3 4 REG LC1_E16 2 " "Info: 4: + IC(2.200 ns) + CELL(1.100 ns) = 9.200 ns; Loc. = LC1_E16; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { inst2 inst3 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 1152 1216 440 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(1.100 ns) 14.700 ns inst4 5 REG LC1_K52 2 " "Info: 5: + IC(4.400 ns) + CELL(1.100 ns) = 14.700 ns; Loc. = LC1_K52; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { inst3 inst4 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 1256 1320 440 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 17.600 ns inst5 6 REG LC1_K49 2 " "Info: 6: + IC(1.800 ns) + CELL(1.100 ns) = 17.600 ns; Loc. = LC1_K49; Fanout = 2; REG Node = 'inst5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { inst4 inst5 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 1360 1424 440 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 20.400 ns inst6 7 REG LC2_K52 2 " "Info: 7: + IC(1.700 ns) + CELL(1.100 ns) = 20.400 ns; Loc. = LC2_K52; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { inst5 inst6 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 360 1464 1528 440 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 23.500 ns inst9 8 REG LC1_K39 2 " "Info: 8: + IC(2.000 ns) + CELL(1.100 ns) = 23.500 ns; Loc. = LC1_K39; Fanout = 2; REG Node = 'inst9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { inst6 inst9 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 944 1008 568 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(1.100 ns) 29.400 ns inst8 9 REG LC1_B9 2 " "Info: 9: + IC(4.800 ns) + CELL(1.100 ns) = 29.400 ns; Loc. = LC1_B9; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { inst9 inst8 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 1048 1112 568 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 32.700 ns inst10 10 REG LC2_B24 2 " "Info: 10: + IC(2.200 ns) + CELL(1.100 ns) = 32.700 ns; Loc. = LC2_B24; Fanout = 2; REG Node = 'inst10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { inst8 inst10 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 1152 1216 568 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 34.000 ns inst11 11 REG LC1_B24 2 " "Info: 11: + IC(0.200 ns) + CELL(1.100 ns) = 34.000 ns; Loc. = LC1_B24; Fanout = 2; REG Node = 'inst11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst10 inst11 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 1256 1320 568 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.100 ns) 36.400 ns inst12 12 REG LC1_B10 2 " "Info: 12: + IC(1.300 ns) + CELL(1.100 ns) = 36.400 ns; Loc. = LC1_B10; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { inst11 inst12 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 1360 1424 568 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 39.300 ns inst13 13 REG LC2_B4 2 " "Info: 13: + IC(1.800 ns) + CELL(1.100 ns) = 39.300 ns; Loc. = LC2_B4; Fanout = 2; REG Node = 'inst13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { inst12 inst13 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 488 1464 1528 568 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 40.600 ns inst14 14 REG LC1_B4 2 " "Info: 14: + IC(0.200 ns) + CELL(1.100 ns) = 40.600 ns; Loc. = LC1_B4; Fanout = 2; REG Node = 'inst14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst13 inst14 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 944 1008 696 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 44.200 ns inst15 15 REG LC1_B26 2 " "Info: 15: + IC(2.500 ns) + CELL(1.100 ns) = 44.200 ns; Loc. = LC1_B26; Fanout = 2; REG Node = 'inst15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { inst14 inst15 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1048 1112 696 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 47.200 ns inst16 16 REG LC2_B20 2 " "Info: 16: + IC(1.900 ns) + CELL(1.100 ns) = 47.200 ns; Loc. = LC2_B20; Fanout = 2; REG Node = 'inst16'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { inst15 inst16 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1152 1216 696 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 48.500 ns inst17 17 REG LC1_B20 2 " "Info: 17: + IC(0.200 ns) + CELL(1.100 ns) = 48.500 ns; Loc. = LC1_B20; Fanout = 2; REG Node = 'inst17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst16 inst17 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1256 1320 696 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 51.500 ns inst18 18 REG LC1_B22 2 " "Info: 18: + IC(1.900 ns) + CELL(1.100 ns) = 51.500 ns; Loc. = LC1_B22; Fanout = 2; REG Node = 'inst18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { inst17 inst18 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1360 1424 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(0.000 ns) 56.500 ns inst19 19 REG LC4_B26 2 " "Info: 19: + IC(5.000 ns) + CELL(0.000 ns) = 56.500 ns; Loc. = LC4_B26; Fanout = 2; REG Node = 'inst19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { inst18 inst19 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1464 1528 696 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.200 ns ( 33.98 % ) " "Info: Total cell delay = 19.200 ns ( 33.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "37.300 ns ( 66.02 % ) " "Info: Total interconnect delay = 37.300 ns ( 66.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "56.500 ns" { clock_FPGA inst inst2 inst3 inst4 inst5 inst6 inst9 inst8 inst10 inst11 inst12 inst13 inst14 inst15 inst16 inst17 inst18 inst19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "56.500 ns" { clock_FPGA {} clock_FPGA~out {} inst {} inst2 {} inst3 {} inst4 {} inst5 {} inst6 {} inst9 {} inst8 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} inst15 {} inst16 {} inst17 {} inst18 {} inst19 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 2.200ns 4.400ns 1.800ns 1.700ns 2.000ns 4.800ns 2.200ns 0.200ns 1.300ns 1.800ns 0.200ns 2.500ns 1.900ns 0.200ns 1.900ns 5.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1464 1528 696 "inst19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.500 ns + Longest register pin " "Info: + Longest register to pin delay is 9.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst19 1 REG LC4_B26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_B26; Fanout = 2; REG Node = 'inst19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst19 } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 616 1464 1528 696 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(8.600 ns) 9.500 ns 32Hz 2 PIN PIN_144 0 " "Info: 2: + IC(0.900 ns) + CELL(8.600 ns) = 9.500 ns; Loc. = PIN_144; Fanout = 0; PIN Node = '32Hz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { inst19 32Hz } "NODE_NAME" } } { "divisor_de_frequencia.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/divisor/divisor_de_frequencia.bdf" { { 632 1544 1720 648 "32Hz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.600 ns ( 90.53 % ) " "Info: Total cell delay = 8.600 ns ( 90.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 9.47 % ) " "Info: Total interconnect delay = 0.900 ns ( 9.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { inst19 32Hz } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { inst19 {} 32Hz {} } { 0.000ns 0.900ns } { 0.000ns 8.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "56.500 ns" { clock_FPGA inst inst2 inst3 inst4 inst5 inst6 inst9 inst8 inst10 inst11 inst12 inst13 inst14 inst15 inst16 inst17 inst18 inst19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "56.500 ns" { clock_FPGA {} clock_FPGA~out {} inst {} inst2 {} inst3 {} inst4 {} inst5 {} inst6 {} inst9 {} inst8 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} inst15 {} inst16 {} inst17 {} inst18 {} inst19 {} } { 0.000ns 0.000ns 1.400ns 1.800ns 2.200ns 4.400ns 1.800ns 1.700ns 2.000ns 4.800ns 2.200ns 0.200ns 1.300ns 1.800ns 0.200ns 2.500ns 1.900ns 0.200ns 1.900ns 5.000ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { inst19 32Hz } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { inst19 {} 32Hz {} } { 0.000ns 0.900ns } { 0.000ns 8.600ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 06 10:16:47 2019 " "Info: Processing ended: Tue Aug 06 10:16:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
