<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>APM:Libraries: libraries/AP_HAL_ChibiOS/hwdef/common/stm32l4+_mcuconf.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">APM:Libraries
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bc0718b08fb2015b8e59c47b2805f60c.html">libraries</a></li><li class="navelem"><a class="el" href="dir_498c8457c5f0ddd4ec603971505dced8.html">AP_HAL_ChibiOS</a></li><li class="navelem"><a class="el" href="dir_dd66759f505f9bd496fb38b9d509e4ee.html">hwdef</a></li><li class="navelem"><a class="el" href="dir_efe49646aab776c0abf8b2e1f32730f5.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">stm32l4+_mcuconf.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="stm32l4_09__mcuconf_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a665ba044bdfa2f11f35bbb39ec40458d" id="r_a665ba044bdfa2f11f35bbb39ec40458d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a665ba044bdfa2f11f35bbb39ec40458d">STM32L4XX_MCUCONF</a></td></tr>
<tr class="separator:a665ba044bdfa2f11f35bbb39ec40458d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a391eb486f5f9984459311a102f546f22" id="r_a391eb486f5f9984459311a102f546f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a391eb486f5f9984459311a102f546f22">STM32L4R5XX_MCUCONF</a></td></tr>
<tr class="separator:a391eb486f5f9984459311a102f546f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528fc18da4c764aba8672962d3309555" id="r_a528fc18da4c764aba8672962d3309555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a528fc18da4c764aba8672962d3309555">STM32L4R5_MCUCONF</a></td></tr>
<tr class="separator:a528fc18da4c764aba8672962d3309555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2044f0288f2c20b27d6eee1e1a1e6256" id="r_a2044f0288f2c20b27d6eee1e1a1e6256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2044f0288f2c20b27d6eee1e1a1e6256">STM32_HSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a2044f0288f2c20b27d6eee1e1a1e6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94c4a0da6c8c7a3d0b800fdc0dbebfa" id="r_ad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad94c4a0da6c8c7a3d0b800fdc0dbebfa">STM32_HSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a836853cc1768f7cc33df1fefbaabdc1a" id="r_a836853cc1768f7cc33df1fefbaabdc1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a836853cc1768f7cc33df1fefbaabdc1a">STM32_HSI16_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a836853cc1768f7cc33df1fefbaabdc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba56aaa8c0bd717ad217771ee8300c2" id="r_acba56aaa8c0bd717ad217771ee8300c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acba56aaa8c0bd717ad217771ee8300c2">STM32_PLLM_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:acba56aaa8c0bd717ad217771ee8300c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811cfbd049f0ab00976def9593849d32" id="r_a811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;STM32_PLLSRC_HSI16</td></tr>
<tr class="separator:a811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb519ca907542b6bff9104700c0009d" id="r_affb519ca907542b6bff9104700c0009d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#affb519ca907542b6bff9104700c0009d">STM32_NO_INIT</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:affb519ca907542b6bff9104700c0009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d44a6897e33506c2063e4acd4f03c40" id="r_a0d44a6897e33506c2063e4acd4f03c40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0d44a6897e33506c2063e4acd4f03c40">STM32_VOS</a>&#160;&#160;&#160;STM32_VOS_RANGE1</td></tr>
<tr class="separator:a0d44a6897e33506c2063e4acd4f03c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab70d9b5c3764aac6282d594d8f6a88ec" id="r_ab70d9b5c3764aac6282d594d8f6a88ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab70d9b5c3764aac6282d594d8f6a88ec">STM32_PVD_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ab70d9b5c3764aac6282d594d8f6a88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4f9c19c6b1a1c3694278a542e3c60d" id="r_a6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a>&#160;&#160;&#160;STM32_PLS_LEV0</td></tr>
<tr class="separator:a6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b407efb79856c2a40ea17bb79b50d12" id="r_a2b407efb79856c2a40ea17bb79b50d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2b407efb79856c2a40ea17bb79b50d12">STM32_HSI48_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a2b407efb79856c2a40ea17bb79b50d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b4e3e6222baab7ee448cbbb2273370" id="r_a02b4e3e6222baab7ee448cbbb2273370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02b4e3e6222baab7ee448cbbb2273370">STM32_LSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a02b4e3e6222baab7ee448cbbb2273370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05b49e91f478558d33b2b862718758fa" id="r_a05b49e91f478558d33b2b862718758fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05b49e91f478558d33b2b862718758fa">STM32_LSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a05b49e91f478558d33b2b862718758fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e690331a9d7296d4fb822bb15d6f1ea" id="r_a0e690331a9d7296d4fb822bb15d6f1ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0e690331a9d7296d4fb822bb15d6f1ea">STM32_MSIPLL_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a0e690331a9d7296d4fb822bb15d6f1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac320b42164b149c29045ecaf96546041" id="r_ac320b42164b149c29045ecaf96546041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac320b42164b149c29045ecaf96546041">STM32_MSIRANGE</a>&#160;&#160;&#160;STM32_MSIRANGE_4M</td></tr>
<tr class="separator:ac320b42164b149c29045ecaf96546041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79296becde1b4c124e11a4a4661908a2" id="r_a79296becde1b4c124e11a4a4661908a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79296becde1b4c124e11a4a4661908a2">STM32_MSISRANGE</a>&#160;&#160;&#160;STM32_MSISRANGE_4M</td></tr>
<tr class="separator:a79296becde1b4c124e11a4a4661908a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29204b81c265dd6e124fbcf12a2c8d6f" id="r_a29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;STM32_SW_PLL</td></tr>
<tr class="separator:a29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a8bb439be9c6c643c7ab48f02ee662" id="r_a42a8bb439be9c6c643c7ab48f02ee662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a42a8bb439be9c6c643c7ab48f02ee662">STM32_PLLN_VALUE</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a42a8bb439be9c6c643c7ab48f02ee662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a658d935fd8ae32b0d8e053c953eae208" id="r_a658d935fd8ae32b0d8e053c953eae208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a658d935fd8ae32b0d8e053c953eae208">STM32_PLLPDIV_VALUE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a658d935fd8ae32b0d8e053c953eae208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a2a10496ad437bb1bf6bf23892148e4" id="r_a0a2a10496ad437bb1bf6bf23892148e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a2a10496ad437bb1bf6bf23892148e4">STM32_PLLP_VALUE</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a0a2a10496ad437bb1bf6bf23892148e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc27d1e2fcdedcb56fc15a41e5f43d91" id="r_adc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adc27d1e2fcdedcb56fc15a41e5f43d91">STM32_PLLQ_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:adc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba0071e12e227b374d3ccae28c67269f" id="r_aba0071e12e227b374d3ccae28c67269f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba0071e12e227b374d3ccae28c67269f">STM32_PLLR_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:aba0071e12e227b374d3ccae28c67269f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035ea0d8259c0f89306c6a7d344705f2" id="r_a035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;STM32_HPRE_DIV1</td></tr>
<tr class="separator:a035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f9c3734d5d06c9ccd5214af5c78c4f8" id="r_a5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&#160;&#160;&#160;STM32_PPRE1_DIV1</td></tr>
<tr class="separator:a5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3670f3886d02bb3010016bbf0db0db83" id="r_a3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&#160;&#160;&#160;STM32_PPRE2_DIV1</td></tr>
<tr class="separator:a3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae29184fbb33ff1a541e834b239ff1598" id="r_ae29184fbb33ff1a541e834b239ff1598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae29184fbb33ff1a541e834b239ff1598">STM32_STOPWUCK</a>&#160;&#160;&#160;STM32_STOPWUCK_MSI</td></tr>
<tr class="separator:ae29184fbb33ff1a541e834b239ff1598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab395c2abfb2e6fd501ce4529bf09a05f" id="r_ab395c2abfb2e6fd501ce4529bf09a05f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab395c2abfb2e6fd501ce4529bf09a05f">STM32_MCOSEL</a>&#160;&#160;&#160;STM32_MCOSEL_NOCLOCK</td></tr>
<tr class="separator:ab395c2abfb2e6fd501ce4529bf09a05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8978a3e3bf32e3d5dd21b09081797bbb" id="r_a8978a3e3bf32e3d5dd21b09081797bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8978a3e3bf32e3d5dd21b09081797bbb">STM32_MCOPRE</a>&#160;&#160;&#160;STM32_MCOPRE_DIV1</td></tr>
<tr class="separator:a8978a3e3bf32e3d5dd21b09081797bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9590adca1520a56236d6c5f124e59d1c" id="r_a9590adca1520a56236d6c5f124e59d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9590adca1520a56236d6c5f124e59d1c">STM32_LSCOSEL</a>&#160;&#160;&#160;STM32_LSCOSEL_NOCLOCK</td></tr>
<tr class="separator:a9590adca1520a56236d6c5f124e59d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2af9c3ef7571c7c1e3c6787c8bf5e556" id="r_a2af9c3ef7571c7c1e3c6787c8bf5e556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2af9c3ef7571c7c1e3c6787c8bf5e556">STM32_PLLSAI1N_VALUE</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a2af9c3ef7571c7c1e3c6787c8bf5e556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56edc1458f365ba91f77509243af06f7" id="r_a56edc1458f365ba91f77509243af06f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a56edc1458f365ba91f77509243af06f7">STM32_PLLSAI1PDIV_VALUE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a56edc1458f365ba91f77509243af06f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefbbc769f900bbdc9284e91a0dcc897e" id="r_aefbbc769f900bbdc9284e91a0dcc897e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aefbbc769f900bbdc9284e91a0dcc897e">STM32_PLLSAI1P_VALUE</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:aefbbc769f900bbdc9284e91a0dcc897e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cc63508272ba188cc105a2535794ab0" id="r_a2cc63508272ba188cc105a2535794ab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2cc63508272ba188cc105a2535794ab0">STM32_PLLSAI1Q_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a2cc63508272ba188cc105a2535794ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e0e87da56581dd8f8b842e74d4fbc16" id="r_a7e0e87da56581dd8f8b842e74d4fbc16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e0e87da56581dd8f8b842e74d4fbc16">STM32_PLLSAI1R_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a7e0e87da56581dd8f8b842e74d4fbc16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5284e257ed29b8c1fed06ae06f7c748f" id="r_a5284e257ed29b8c1fed06ae06f7c748f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5284e257ed29b8c1fed06ae06f7c748f">STM32_PLLSAI2N_VALUE</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a5284e257ed29b8c1fed06ae06f7c748f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b334d3b04b2cd79766969d4db4a4da4" id="r_a8b334d3b04b2cd79766969d4db4a4da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8b334d3b04b2cd79766969d4db4a4da4">STM32_PLLSAI2PDIV_VALUE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8b334d3b04b2cd79766969d4db4a4da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4209785aa2edba87408abaa627912f0e" id="r_a4209785aa2edba87408abaa627912f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4209785aa2edba87408abaa627912f0e">STM32_PLLSAI2P_VALUE</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a4209785aa2edba87408abaa627912f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b73cb2f28f8e5ef2e32ca5126e51ed" id="r_a18b73cb2f28f8e5ef2e32ca5126e51ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18b73cb2f28f8e5ef2e32ca5126e51ed">STM32_PLLSAI2R_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a18b73cb2f28f8e5ef2e32ca5126e51ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9498f8f4ae2badbe39c078555ca9c793" id="r_a9498f8f4ae2badbe39c078555ca9c793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9498f8f4ae2badbe39c078555ca9c793">STM32_LSECLK</a>&#160;&#160;&#160;32768U</td></tr>
<tr class="separator:a9498f8f4ae2badbe39c078555ca9c793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a744a10171d8d258a2459deafb6d08ce2" id="r_a744a10171d8d258a2459deafb6d08ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a744a10171d8d258a2459deafb6d08ce2">STM32_LSEDRV</a>&#160;&#160;&#160;(3U &lt;&lt; 3U)</td></tr>
<tr class="separator:a744a10171d8d258a2459deafb6d08ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a839559aab882ed0a1b6d46aa9c228378" id="r_a839559aab882ed0a1b6d46aa9c228378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a839559aab882ed0a1b6d46aa9c228378">STM32_VDD</a>&#160;&#160;&#160;330U</td></tr>
<tr class="separator:a839559aab882ed0a1b6d46aa9c228378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88ed161000188baad76db684cf751f17" id="r_a88ed161000188baad76db684cf751f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a88ed161000188baad76db684cf751f17">STM32_USART1SEL</a>&#160;&#160;&#160;STM32_USART1SEL_SYSCLK</td></tr>
<tr class="separator:a88ed161000188baad76db684cf751f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac61edaa8b7ad1604d18591de6c66a744" id="r_ac61edaa8b7ad1604d18591de6c66a744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac61edaa8b7ad1604d18591de6c66a744">STM32_USART2SEL</a>&#160;&#160;&#160;STM32_USART2SEL_SYSCLK</td></tr>
<tr class="separator:ac61edaa8b7ad1604d18591de6c66a744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b7db6a710541cd0e38fca6537b1546" id="r_a42b7db6a710541cd0e38fca6537b1546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a42b7db6a710541cd0e38fca6537b1546">STM32_USART3SEL</a>&#160;&#160;&#160;STM32_USART3SEL_SYSCLK</td></tr>
<tr class="separator:a42b7db6a710541cd0e38fca6537b1546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c796c55e8372456e4079f57656ee22c" id="r_a6c796c55e8372456e4079f57656ee22c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6c796c55e8372456e4079f57656ee22c">STM32_UART4SEL</a>&#160;&#160;&#160;STM32_UART4SEL_SYSCLK</td></tr>
<tr class="separator:a6c796c55e8372456e4079f57656ee22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc72655b1e7f66b9e8e4b830724f935" id="r_a5dc72655b1e7f66b9e8e4b830724f935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5dc72655b1e7f66b9e8e4b830724f935">STM32_UART5SEL</a>&#160;&#160;&#160;STM32_UART5SEL_SYSCLK</td></tr>
<tr class="separator:a5dc72655b1e7f66b9e8e4b830724f935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a902ead65bde4234b74ce3bda601a7838" id="r_a902ead65bde4234b74ce3bda601a7838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a902ead65bde4234b74ce3bda601a7838">STM32_LPUART1SEL</a>&#160;&#160;&#160;STM32_LPUART1SEL_SYSCLK</td></tr>
<tr class="separator:a902ead65bde4234b74ce3bda601a7838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65a4622a3bf2b4807b3fcd5c06d3c51" id="r_ae65a4622a3bf2b4807b3fcd5c06d3c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae65a4622a3bf2b4807b3fcd5c06d3c51">STM32_I2C1SEL</a>&#160;&#160;&#160;STM32_I2C1SEL_SYSCLK</td></tr>
<tr class="separator:ae65a4622a3bf2b4807b3fcd5c06d3c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095a0989bba660c1719a339b9c09e25e" id="r_a095a0989bba660c1719a339b9c09e25e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a095a0989bba660c1719a339b9c09e25e">STM32_I2C2SEL</a>&#160;&#160;&#160;STM32_I2C2SEL_SYSCLK</td></tr>
<tr class="separator:a095a0989bba660c1719a339b9c09e25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8949d18b87dbd8844bbe634ade2fc48d" id="r_a8949d18b87dbd8844bbe634ade2fc48d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8949d18b87dbd8844bbe634ade2fc48d">STM32_I2C3SEL</a>&#160;&#160;&#160;STM32_I2C3SEL_SYSCLK</td></tr>
<tr class="separator:a8949d18b87dbd8844bbe634ade2fc48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a395a8848a77cd7fa56b8a4b77920e650" id="r_a395a8848a77cd7fa56b8a4b77920e650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a395a8848a77cd7fa56b8a4b77920e650">STM32_I2C4SEL</a>&#160;&#160;&#160;STM32_I2C4SEL_SYSCLK</td></tr>
<tr class="separator:a395a8848a77cd7fa56b8a4b77920e650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f813225df0ad5553219db6d5d9694da" id="r_a4f813225df0ad5553219db6d5d9694da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f813225df0ad5553219db6d5d9694da">STM32_LPTIM1SEL</a>&#160;&#160;&#160;STM32_LPTIM1SEL_PCLK1</td></tr>
<tr class="separator:a4f813225df0ad5553219db6d5d9694da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3a525ae1eaad9519202ee2eea8841d0" id="r_ae3a525ae1eaad9519202ee2eea8841d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae3a525ae1eaad9519202ee2eea8841d0">STM32_LPTIM2SEL</a>&#160;&#160;&#160;STM32_LPTIM2SEL_PCLK1</td></tr>
<tr class="separator:ae3a525ae1eaad9519202ee2eea8841d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fafd3288056818d61ea1f1bcade3e76" id="r_a7fafd3288056818d61ea1f1bcade3e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7fafd3288056818d61ea1f1bcade3e76">STM32_SAI1SEL</a>&#160;&#160;&#160;STM32_SAI1SEL_OFF</td></tr>
<tr class="separator:a7fafd3288056818d61ea1f1bcade3e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d927f3ec9e1302137fafe388a83d93a" id="r_a6d927f3ec9e1302137fafe388a83d93a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d927f3ec9e1302137fafe388a83d93a">STM32_SAI2SEL</a>&#160;&#160;&#160;STM32_SAI2SEL_OFF</td></tr>
<tr class="separator:a6d927f3ec9e1302137fafe388a83d93a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a531bbc40f69b331216640aea87d99b6f" id="r_a531bbc40f69b331216640aea87d99b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a531bbc40f69b331216640aea87d99b6f">STM32_CLK48SEL</a>&#160;&#160;&#160;STM32_CLK48SEL_PLLSAI1</td></tr>
<tr class="separator:a531bbc40f69b331216640aea87d99b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c44323f05e6006a95bad75472f9a16" id="r_a22c44323f05e6006a95bad75472f9a16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22c44323f05e6006a95bad75472f9a16">STM32_ADCSEL</a>&#160;&#160;&#160;STM32_ADCSEL_PLLSAI1</td></tr>
<tr class="separator:a22c44323f05e6006a95bad75472f9a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a767532880554d5a07033d7be11047575" id="r_a767532880554d5a07033d7be11047575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a767532880554d5a07033d7be11047575">STM32_DFSDMSEL</a>&#160;&#160;&#160;STM32_DFSDMSEL_PCLK2</td></tr>
<tr class="separator:a767532880554d5a07033d7be11047575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bed8e678634f3f17ca08ea4db0f95e1" id="r_a7bed8e678634f3f17ca08ea4db0f95e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7bed8e678634f3f17ca08ea4db0f95e1">STM32_ADFSDMSEL</a>&#160;&#160;&#160;STM32_ADFSDMSEL_SAI1CLK</td></tr>
<tr class="separator:a7bed8e678634f3f17ca08ea4db0f95e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945eb1f70822303bd0191ef633e5eaca" id="r_a945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;STM32_RTCSEL_NOCLOCK</td></tr>
<tr class="separator:a945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a7f3b366143d851323d251689599542" id="r_a1a7f3b366143d851323d251689599542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a7f3b366143d851323d251689599542">STM32_SDMMCSEL</a>&#160;&#160;&#160;STM32_SDMMCSEL_48CLK</td></tr>
<tr class="separator:a1a7f3b366143d851323d251689599542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6f8c7fa64337d0f400cdca0023f9815" id="r_ad6f8c7fa64337d0f400cdca0023f9815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad6f8c7fa64337d0f400cdca0023f9815">STM32_DSISEL</a>&#160;&#160;&#160;STM32_DSISEL_DSIPHY</td></tr>
<tr class="separator:ad6f8c7fa64337d0f400cdca0023f9815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41843060367f2e2b20468f1a5769948b" id="r_a41843060367f2e2b20468f1a5769948b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a41843060367f2e2b20468f1a5769948b">STM32_IRQ_EXTI0_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a41843060367f2e2b20468f1a5769948b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5e4469d6bb2263c760f685f9ce86ef" id="r_a6f5e4469d6bb2263c760f685f9ce86ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6f5e4469d6bb2263c760f685f9ce86ef">STM32_IRQ_EXTI1_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a6f5e4469d6bb2263c760f685f9ce86ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ffb9c3ba8d88b6367b675054e3c710" id="r_ae4ffb9c3ba8d88b6367b675054e3c710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae4ffb9c3ba8d88b6367b675054e3c710">STM32_IRQ_EXTI2_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ae4ffb9c3ba8d88b6367b675054e3c710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38fe6fb696c105d6e048bde844db0224" id="r_a38fe6fb696c105d6e048bde844db0224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a38fe6fb696c105d6e048bde844db0224">STM32_IRQ_EXTI3_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a38fe6fb696c105d6e048bde844db0224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366b4f70dd30f409ad8c14e609e4bbaa" id="r_a366b4f70dd30f409ad8c14e609e4bbaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a366b4f70dd30f409ad8c14e609e4bbaa">STM32_IRQ_EXTI4_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a366b4f70dd30f409ad8c14e609e4bbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a129d06108ea8829ba174e33ff73e7e67" id="r_a129d06108ea8829ba174e33ff73e7e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a129d06108ea8829ba174e33ff73e7e67">STM32_IRQ_EXTI5_9_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a129d06108ea8829ba174e33ff73e7e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f21ba8c5368006a26a3e5e1d7e60fdb" id="r_a2f21ba8c5368006a26a3e5e1d7e60fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f21ba8c5368006a26a3e5e1d7e60fdb">STM32_IRQ_EXTI10_15_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a2f21ba8c5368006a26a3e5e1d7e60fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada435f55739a6f016ecbd90956f51d2c" id="r_ada435f55739a6f016ecbd90956f51d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ada435f55739a6f016ecbd90956f51d2c">STM32_IRQ_EXTI1635_38_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ada435f55739a6f016ecbd90956f51d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15b7522f34798df184f9e8d5024881df" id="r_a15b7522f34798df184f9e8d5024881df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a15b7522f34798df184f9e8d5024881df">STM32_IRQ_EXTI18_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a15b7522f34798df184f9e8d5024881df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c23ca2f86fdf0dee176c1f762d2b2dc" id="r_a2c23ca2f86fdf0dee176c1f762d2b2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2c23ca2f86fdf0dee176c1f762d2b2dc">STM32_IRQ_EXTI19_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a2c23ca2f86fdf0dee176c1f762d2b2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d47540519839760fa98c1b07e38a15e" id="r_a3d47540519839760fa98c1b07e38a15e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d47540519839760fa98c1b07e38a15e">STM32_IRQ_EXTI20_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a3d47540519839760fa98c1b07e38a15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172aac822f35046b91d09dce65ab13d5" id="r_a172aac822f35046b91d09dce65ab13d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a172aac822f35046b91d09dce65ab13d5">STM32_IRQ_EXTI21_22_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a172aac822f35046b91d09dce65ab13d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61292c9fe10a568711d89792ef44ac26" id="r_a61292c9fe10a568711d89792ef44ac26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61292c9fe10a568711d89792ef44ac26">STM32_IRQ_SDMMC1_PRIORITY</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a61292c9fe10a568711d89792ef44ac26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59c90659bcbc891271379b8d04decda6" id="r_a59c90659bcbc891271379b8d04decda6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a59c90659bcbc891271379b8d04decda6">STM32_IRQ_TIM1_BRK_TIM15_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a59c90659bcbc891271379b8d04decda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02be3dc6e21cd4ef8f3b747fbddbeaf4" id="r_a02be3dc6e21cd4ef8f3b747fbddbeaf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02be3dc6e21cd4ef8f3b747fbddbeaf4">STM32_IRQ_TIM1_UP_TIM16_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a02be3dc6e21cd4ef8f3b747fbddbeaf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61a04a9267f32f415ff411cfc5e61e69" id="r_a61a04a9267f32f415ff411cfc5e61e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61a04a9267f32f415ff411cfc5e61e69">STM32_IRQ_TIM1_TRGCO_TIM17_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a61a04a9267f32f415ff411cfc5e61e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfdd029a5a6ccdf27dbb44496687794a" id="r_adfdd029a5a6ccdf27dbb44496687794a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adfdd029a5a6ccdf27dbb44496687794a">STM32_IRQ_TIM1_CC_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:adfdd029a5a6ccdf27dbb44496687794a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a198b443047d1c7f0c8a63814f10b4" id="r_a73a198b443047d1c7f0c8a63814f10b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a73a198b443047d1c7f0c8a63814f10b4">STM32_IRQ_TIM2_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a73a198b443047d1c7f0c8a63814f10b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82f843d7cc191d089060ce8c9cf2a36b" id="r_a82f843d7cc191d089060ce8c9cf2a36b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82f843d7cc191d089060ce8c9cf2a36b">STM32_IRQ_TIM3_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a82f843d7cc191d089060ce8c9cf2a36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa7622cf407262b87afcc9b100945d1" id="r_a7aa7622cf407262b87afcc9b100945d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7aa7622cf407262b87afcc9b100945d1">STM32_IRQ_TIM4_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a7aa7622cf407262b87afcc9b100945d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ba904a80d78b89d77e6b637018dd43" id="r_a22ba904a80d78b89d77e6b637018dd43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22ba904a80d78b89d77e6b637018dd43">STM32_IRQ_TIM5_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a22ba904a80d78b89d77e6b637018dd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82292d66a44fde79e42fa1415e8970d8" id="r_a82292d66a44fde79e42fa1415e8970d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82292d66a44fde79e42fa1415e8970d8">STM32_IRQ_TIM6_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a82292d66a44fde79e42fa1415e8970d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7830a1ded607a7eca54d6d83e544bd0" id="r_ac7830a1ded607a7eca54d6d83e544bd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac7830a1ded607a7eca54d6d83e544bd0">STM32_IRQ_TIM7_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ac7830a1ded607a7eca54d6d83e544bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae46570769ea56dbea58711dabf732663" id="r_ae46570769ea56dbea58711dabf732663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae46570769ea56dbea58711dabf732663">STM32_IRQ_TIM8_UP_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ae46570769ea56dbea58711dabf732663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1ebeaa7aa7da2abc838900d137f12f0" id="r_af1ebeaa7aa7da2abc838900d137f12f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af1ebeaa7aa7da2abc838900d137f12f0">STM32_IRQ_TIM8_CC_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:af1ebeaa7aa7da2abc838900d137f12f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d2dbb7435d0de2baadcd664c05f831" id="r_af3d2dbb7435d0de2baadcd664c05f831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af3d2dbb7435d0de2baadcd664c05f831">STM32_IRQ_USART1_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:af3d2dbb7435d0de2baadcd664c05f831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf63803378ecbffbc065ca679d14241" id="r_a1cf63803378ecbffbc065ca679d14241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1cf63803378ecbffbc065ca679d14241">STM32_IRQ_USART2_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a1cf63803378ecbffbc065ca679d14241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e86000358460638b91377b49baf2a58" id="r_a2e86000358460638b91377b49baf2a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e86000358460638b91377b49baf2a58">STM32_IRQ_USART3_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a2e86000358460638b91377b49baf2a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a605afb3e9eeac151150a9ebcab9400e6" id="r_a605afb3e9eeac151150a9ebcab9400e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a605afb3e9eeac151150a9ebcab9400e6">STM32_IRQ_UART4_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a605afb3e9eeac151150a9ebcab9400e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7822898d25e5d7f57e19db582c2291e" id="r_ac7822898d25e5d7f57e19db582c2291e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac7822898d25e5d7f57e19db582c2291e">STM32_IRQ_UART5_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ac7822898d25e5d7f57e19db582c2291e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1e4aab2dc3273bfb1e041482265e2ce" id="r_ab1e4aab2dc3273bfb1e041482265e2ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1e4aab2dc3273bfb1e041482265e2ce">STM32_IRQ_LPUART1_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ab1e4aab2dc3273bfb1e041482265e2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ec37e29ca93882fe4456620931b11e" id="r_a29ec37e29ca93882fe4456620931b11e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a29ec37e29ca93882fe4456620931b11e">STM32_ADC_COMPACT_SAMPLES</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a29ec37e29ca93882fe4456620931b11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7256aa7c13b88f877cfb8d4913dcec0a" id="r_a7256aa7c13b88f877cfb8d4913dcec0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7256aa7c13b88f877cfb8d4913dcec0a">STM32_ADC_USE_ADC1</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a7256aa7c13b88f877cfb8d4913dcec0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19de93466026d8b03a895cae792bce9" id="r_ad19de93466026d8b03a895cae792bce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad19de93466026d8b03a895cae792bce9">STM32_ADC_ADC1_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ad19de93466026d8b03a895cae792bce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c4714636fd4d6e1397bbd93874209a7" id="r_a2c4714636fd4d6e1397bbd93874209a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2c4714636fd4d6e1397bbd93874209a7">STM32_ADC_ADC12_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a2c4714636fd4d6e1397bbd93874209a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19080c8c395ae24df995fa57a2291465" id="r_a19080c8c395ae24df995fa57a2291465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a19080c8c395ae24df995fa57a2291465">STM32_ADC_ADC1_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a19080c8c395ae24df995fa57a2291465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a320555dd214368bb52e0900588c7fe18" id="r_a320555dd214368bb52e0900588c7fe18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a320555dd214368bb52e0900588c7fe18">STM32_ADC_ADC123_CLOCK_MODE</a>&#160;&#160;&#160;ADC_CCR_CKMODE_AHB_DIV2</td></tr>
<tr class="separator:a320555dd214368bb52e0900588c7fe18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3444a32b80c2751bdcf94c1b46a2ae6" id="r_af3444a32b80c2751bdcf94c1b46a2ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af3444a32b80c2751bdcf94c1b46a2ae6">STM32_ADC_ADC123_PRESC</a>&#160;&#160;&#160;ADC_CCR_PRESC_DIV2</td></tr>
<tr class="separator:af3444a32b80c2751bdcf94c1b46a2ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f37b0b924eaabb6185f95446eed1dd" id="r_a89f37b0b924eaabb6185f95446eed1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a89f37b0b924eaabb6185f95446eed1dd">STM32_CAN_USE_CAN1</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a89f37b0b924eaabb6185f95446eed1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8dc2c331e59b626884d0b40433bfab" id="r_abe8dc2c331e59b626884d0b40433bfab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abe8dc2c331e59b626884d0b40433bfab">STM32_CAN_CAN1_IRQ_PRIORITY</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:abe8dc2c331e59b626884d0b40433bfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede2afbb11fd84b6db4e101664b4b722" id="r_aede2afbb11fd84b6db4e101664b4b722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aede2afbb11fd84b6db4e101664b4b722">STM32_DAC_DUAL_MODE</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aede2afbb11fd84b6db4e101664b4b722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a9902eb911602a3e113a64907cc051" id="r_a44a9902eb911602a3e113a64907cc051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44a9902eb911602a3e113a64907cc051">STM32_DAC_USE_DAC1_CH1</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a44a9902eb911602a3e113a64907cc051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50529a6ef0b6920d19203b8dd5473aa9" id="r_a50529a6ef0b6920d19203b8dd5473aa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a50529a6ef0b6920d19203b8dd5473aa9">STM32_DAC_USE_DAC1_CH2</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a50529a6ef0b6920d19203b8dd5473aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f4f7b6d6f81c3776c89d829bf32f318" id="r_a0f4f7b6d6f81c3776c89d829bf32f318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f4f7b6d6f81c3776c89d829bf32f318">STM32_DAC_DAC1_CH1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a0f4f7b6d6f81c3776c89d829bf32f318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f70df5cf087cd6960d96a88fa9a8dc" id="r_aa2f70df5cf087cd6960d96a88fa9a8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa2f70df5cf087cd6960d96a88fa9a8dc">STM32_DAC_DAC1_CH2_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:aa2f70df5cf087cd6960d96a88fa9a8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e3b10a8ba64b330697293890ae9dfe" id="r_a97e3b10a8ba64b330697293890ae9dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97e3b10a8ba64b330697293890ae9dfe">STM32_DAC_DAC1_CH1_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a97e3b10a8ba64b330697293890ae9dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e7dd5c5bd6b91423c84da0f38b7821" id="r_af5e7dd5c5bd6b91423c84da0f38b7821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af5e7dd5c5bd6b91423c84da0f38b7821">STM32_DAC_DAC1_CH2_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:af5e7dd5c5bd6b91423c84da0f38b7821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede2afbb11fd84b6db4e101664b4b722" id="r_aede2afbb11fd84b6db4e101664b4b722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aede2afbb11fd84b6db4e101664b4b722">STM32_DAC_DUAL_MODE</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aede2afbb11fd84b6db4e101664b4b722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a9902eb911602a3e113a64907cc051" id="r_a44a9902eb911602a3e113a64907cc051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44a9902eb911602a3e113a64907cc051">STM32_DAC_USE_DAC1_CH1</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a44a9902eb911602a3e113a64907cc051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50529a6ef0b6920d19203b8dd5473aa9" id="r_a50529a6ef0b6920d19203b8dd5473aa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a50529a6ef0b6920d19203b8dd5473aa9">STM32_DAC_USE_DAC1_CH2</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a50529a6ef0b6920d19203b8dd5473aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f4f7b6d6f81c3776c89d829bf32f318" id="r_a0f4f7b6d6f81c3776c89d829bf32f318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f4f7b6d6f81c3776c89d829bf32f318">STM32_DAC_DAC1_CH1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a0f4f7b6d6f81c3776c89d829bf32f318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f70df5cf087cd6960d96a88fa9a8dc" id="r_aa2f70df5cf087cd6960d96a88fa9a8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa2f70df5cf087cd6960d96a88fa9a8dc">STM32_DAC_DAC1_CH2_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:aa2f70df5cf087cd6960d96a88fa9a8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e3b10a8ba64b330697293890ae9dfe" id="r_a97e3b10a8ba64b330697293890ae9dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97e3b10a8ba64b330697293890ae9dfe">STM32_DAC_DAC1_CH1_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a97e3b10a8ba64b330697293890ae9dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e7dd5c5bd6b91423c84da0f38b7821" id="r_af5e7dd5c5bd6b91423c84da0f38b7821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af5e7dd5c5bd6b91423c84da0f38b7821">STM32_DAC_DAC1_CH2_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:af5e7dd5c5bd6b91423c84da0f38b7821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d984652edc3d0045750f20e2094fe15" id="r_a1d984652edc3d0045750f20e2094fe15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d984652edc3d0045750f20e2094fe15">STM32_DAC_DAC1_CH1_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID_ANY</td></tr>
<tr class="separator:a1d984652edc3d0045750f20e2094fe15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730e1cfbd99b7f3a0e6cdf03b224c9f4" id="r_a730e1cfbd99b7f3a0e6cdf03b224c9f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a730e1cfbd99b7f3a0e6cdf03b224c9f4">STM32_DAC_DAC1_CH2_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID_ANY</td></tr>
<tr class="separator:a730e1cfbd99b7f3a0e6cdf03b224c9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c0e5a4a20e05dbb598a408cf1ebee7" id="r_a44c0e5a4a20e05dbb598a408cf1ebee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44c0e5a4a20e05dbb598a408cf1ebee7">STM32_GPT_USE_TIM1</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a44c0e5a4a20e05dbb598a408cf1ebee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87dac50603730367a564c5ba63c6e9a1" id="r_a87dac50603730367a564c5ba63c6e9a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a87dac50603730367a564c5ba63c6e9a1">STM32_GPT_USE_TIM2</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a87dac50603730367a564c5ba63c6e9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e83c85f2c204e9302199f07dfc982e" id="r_a13e83c85f2c204e9302199f07dfc982e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a13e83c85f2c204e9302199f07dfc982e">STM32_GPT_USE_TIM3</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a13e83c85f2c204e9302199f07dfc982e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8433ca3b26de12e90ad85d24ddc146ae" id="r_a8433ca3b26de12e90ad85d24ddc146ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8433ca3b26de12e90ad85d24ddc146ae">STM32_GPT_USE_TIM4</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a8433ca3b26de12e90ad85d24ddc146ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742ec02fd96ff66ed1de33aef54f0707" id="r_a742ec02fd96ff66ed1de33aef54f0707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a742ec02fd96ff66ed1de33aef54f0707">STM32_GPT_USE_TIM5</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a742ec02fd96ff66ed1de33aef54f0707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab9d5547752dc673dc08c01b257bbc5e" id="r_aab9d5547752dc673dc08c01b257bbc5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab9d5547752dc673dc08c01b257bbc5e">STM32_GPT_USE_TIM6</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aab9d5547752dc673dc08c01b257bbc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841def6dae41ef14c28273dc71c917df" id="r_a841def6dae41ef14c28273dc71c917df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a841def6dae41ef14c28273dc71c917df">STM32_GPT_USE_TIM7</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a841def6dae41ef14c28273dc71c917df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1fc49ad496637c0d24c274c6c17c01" id="r_a1b1fc49ad496637c0d24c274c6c17c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b1fc49ad496637c0d24c274c6c17c01">STM32_GPT_USE_TIM8</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a1b1fc49ad496637c0d24c274c6c17c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03d927b3d3e9f958e17ddb7d02f96621" id="r_a03d927b3d3e9f958e17ddb7d02f96621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a03d927b3d3e9f958e17ddb7d02f96621">STM32_GPT_USE_TIM15</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a03d927b3d3e9f958e17ddb7d02f96621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6902ae8523df1a36743376d07382b2d4" id="r_a6902ae8523df1a36743376d07382b2d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6902ae8523df1a36743376d07382b2d4">STM32_GPT_USE_TIM16</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a6902ae8523df1a36743376d07382b2d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad97962dc3e5e9e3fdf791b9e1b57b9a6" id="r_ad97962dc3e5e9e3fdf791b9e1b57b9a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad97962dc3e5e9e3fdf791b9e1b57b9a6">STM32_GPT_USE_TIM17</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ad97962dc3e5e9e3fdf791b9e1b57b9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84197e5ed8ac37628137ae10b1e55a80" id="r_a84197e5ed8ac37628137ae10b1e55a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a84197e5ed8ac37628137ae10b1e55a80">STM32_I2C_BUSY_TIMEOUT</a>&#160;&#160;&#160;50</td></tr>
<tr class="separator:a84197e5ed8ac37628137ae10b1e55a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904706fc1fb970ddb6dc919a651cbc48" id="r_a904706fc1fb970ddb6dc919a651cbc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a904706fc1fb970ddb6dc919a651cbc48">STM32_I2C_I2C1_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a904706fc1fb970ddb6dc919a651cbc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace43c4d497b0be3dbe8c28836fafd0a5" id="r_ace43c4d497b0be3dbe8c28836fafd0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace43c4d497b0be3dbe8c28836fafd0a5">STM32_I2C_I2C2_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ace43c4d497b0be3dbe8c28836fafd0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a978ffaebe063c8a9f64525ed2f13bd09" id="r_a978ffaebe063c8a9f64525ed2f13bd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a978ffaebe063c8a9f64525ed2f13bd09">STM32_I2C_I2C3_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a978ffaebe063c8a9f64525ed2f13bd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f392ae1e653d31a009e08067694b626" id="r_a3f392ae1e653d31a009e08067694b626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f392ae1e653d31a009e08067694b626">STM32_I2C_I2C4_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a3f392ae1e653d31a009e08067694b626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd104f0cde2014ea9788f9e3f71de00a" id="r_afd104f0cde2014ea9788f9e3f71de00a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd104f0cde2014ea9788f9e3f71de00a">STM32_I2C_I2C1_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:afd104f0cde2014ea9788f9e3f71de00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4a662792401dae73ae072183bd8e02" id="r_a6b4a662792401dae73ae072183bd8e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6b4a662792401dae73ae072183bd8e02">STM32_I2C_I2C2_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a6b4a662792401dae73ae072183bd8e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43838b989448ecf9013b0e07e8bba565" id="r_a43838b989448ecf9013b0e07e8bba565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a43838b989448ecf9013b0e07e8bba565">STM32_I2C_I2C3_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a43838b989448ecf9013b0e07e8bba565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a6e5217b0e9043cee7e9ba71f61b04c" id="r_a2a6e5217b0e9043cee7e9ba71f61b04c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a6e5217b0e9043cee7e9ba71f61b04c">STM32_I2C_I2C4_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a2a6e5217b0e9043cee7e9ba71f61b04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f682be6c4559a663f6279c867cd69a" id="r_a98f682be6c4559a663f6279c867cd69a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98f682be6c4559a663f6279c867cd69a">STM32_I2C_DMA_ERROR_HOOK</a>(i2cp)&#160;&#160;&#160;<a class="el" href="mcuconf_8h.html#a5e499784daef637429105bec90430354">STM32_DMA_ERROR_HOOK</a>(i2cp)</td></tr>
<tr class="separator:a98f682be6c4559a663f6279c867cd69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab047313b94213e723aa9457d40fc5dc3" id="r_ab047313b94213e723aa9457d40fc5dc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab047313b94213e723aa9457d40fc5dc3">STM32_RTC_PRESA_VALUE</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:ab047313b94213e723aa9457d40fc5dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb5ea6f9775215dc0f6c75244bbdabe2" id="r_abb5ea6f9775215dc0f6c75244bbdabe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb5ea6f9775215dc0f6c75244bbdabe2">STM32_RTC_PRESS_VALUE</a>&#160;&#160;&#160;1024</td></tr>
<tr class="separator:abb5ea6f9775215dc0f6c75244bbdabe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9429cc1d79dd9990e7eef350d6c6852" id="r_aa9429cc1d79dd9990e7eef350d6c6852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa9429cc1d79dd9990e7eef350d6c6852">STM32_RTC_CR_INIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa9429cc1d79dd9990e7eef350d6c6852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8147974425e64e44807e01638739cd6" id="r_aa8147974425e64e44807e01638739cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa8147974425e64e44807e01638739cd6">STM32_RTC_TAMPCR_INIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa8147974425e64e44807e01638739cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a876384340e8cf5cdd01d4292fa89e8c9" id="r_a876384340e8cf5cdd01d4292fa89e8c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a876384340e8cf5cdd01d4292fa89e8c9">STM32_SDC_SDMMC_UNALIGNED_SUPPORT</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a876384340e8cf5cdd01d4292fa89e8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc31e984ff8585698be0665539a55a79" id="r_abc31e984ff8585698be0665539a55a79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc31e984ff8585698be0665539a55a79">STM32_SDC_SDMMC_WRITE_TIMEOUT</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="separator:abc31e984ff8585698be0665539a55a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eeaffb87c5b75bdf0ec6ff5149bebde" id="r_a1eeaffb87c5b75bdf0ec6ff5149bebde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1eeaffb87c5b75bdf0ec6ff5149bebde">STM32_SDC_SDMMC_READ_TIMEOUT</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="separator:a1eeaffb87c5b75bdf0ec6ff5149bebde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39152e644ea1cbe066a9ea6df3be7f73" id="r_a39152e644ea1cbe066a9ea6df3be7f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a39152e644ea1cbe066a9ea6df3be7f73">STM32_SDC_SDMMC_CLOCK_DELAY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a39152e644ea1cbe066a9ea6df3be7f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d67c1d167b5c352c509997fb972960" id="r_ac7d67c1d167b5c352c509997fb972960"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac7d67c1d167b5c352c509997fb972960">STM32_SDC_SDMMC_PWRSAV</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ac7d67c1d167b5c352c509997fb972960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f27dd3fc497bc38fc695c705ed1bb6a" id="r_a5f27dd3fc497bc38fc695c705ed1bb6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f27dd3fc497bc38fc695c705ed1bb6a">STM32_SDC_SDMMC1_IRQ_PRIORITY</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a5f27dd3fc497bc38fc695c705ed1bb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa47364962a42df4876378ccf3a550f62" id="r_aa47364962a42df4876378ccf3a550f62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa47364962a42df4876378ccf3a550f62">STM32_SERIAL_USE_LPUART1</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:aa47364962a42df4876378ccf3a550f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7509c7a01a83276aa7768474357ec61d" id="r_a7509c7a01a83276aa7768474357ec61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7509c7a01a83276aa7768474357ec61d">STM32_SERIAL_USART1_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a7509c7a01a83276aa7768474357ec61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562945e4ccd2bca4a4277eaa05ae70a0" id="r_a562945e4ccd2bca4a4277eaa05ae70a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a562945e4ccd2bca4a4277eaa05ae70a0">STM32_SERIAL_USART2_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a562945e4ccd2bca4a4277eaa05ae70a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a228a6b5e5aed69db051dcea1ef58232a" id="r_a228a6b5e5aed69db051dcea1ef58232a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a228a6b5e5aed69db051dcea1ef58232a">STM32_SERIAL_USART3_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a228a6b5e5aed69db051dcea1ef58232a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc2adc3f0b24eadf5705b40f03b7648" id="r_a2bc2adc3f0b24eadf5705b40f03b7648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2bc2adc3f0b24eadf5705b40f03b7648">STM32_SERIAL_UART4_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a2bc2adc3f0b24eadf5705b40f03b7648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a868d30e39ec6441e34b33a9db1028d60" id="r_a868d30e39ec6441e34b33a9db1028d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a868d30e39ec6441e34b33a9db1028d60">STM32_SERIAL_UART5_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a868d30e39ec6441e34b33a9db1028d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a905b5dbbd09da2213098413acb6b7451" id="r_a905b5dbbd09da2213098413acb6b7451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a905b5dbbd09da2213098413acb6b7451">STM32_SERIAL_LPUART1_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a905b5dbbd09da2213098413acb6b7451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d3ce19419dc8bbc47f94c065f3271c" id="r_a22d3ce19419dc8bbc47f94c065f3271c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22d3ce19419dc8bbc47f94c065f3271c">STM32_SPI_SPI1_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a22d3ce19419dc8bbc47f94c065f3271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90bd623120d1e54038094fba54ba05c0" id="r_a90bd623120d1e54038094fba54ba05c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90bd623120d1e54038094fba54ba05c0">STM32_SPI_SPI2_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a90bd623120d1e54038094fba54ba05c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0330335b8223bb2fd7b30a8bf6748a25" id="r_a0330335b8223bb2fd7b30a8bf6748a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0330335b8223bb2fd7b30a8bf6748a25">STM32_SPI_SPI3_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a0330335b8223bb2fd7b30a8bf6748a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3f4734d9855324ef89b57cb9858e49" id="r_a0b3f4734d9855324ef89b57cb9858e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b3f4734d9855324ef89b57cb9858e49">STM32_SPI_SPI1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a0b3f4734d9855324ef89b57cb9858e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d90eaca23f3eea99d74d1bb3539541" id="r_a47d90eaca23f3eea99d74d1bb3539541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a47d90eaca23f3eea99d74d1bb3539541">STM32_SPI_SPI2_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a47d90eaca23f3eea99d74d1bb3539541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311306228435a4ddb879e8f0d80e3c10" id="r_a311306228435a4ddb879e8f0d80e3c10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a311306228435a4ddb879e8f0d80e3c10">STM32_SPI_SPI3_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a311306228435a4ddb879e8f0d80e3c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda450bd11b4c1408739367b23c9f852" id="r_afda450bd11b4c1408739367b23c9f852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afda450bd11b4c1408739367b23c9f852">STM32_SPI_DMA_ERROR_HOOK</a>(spip)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:afda450bd11b4c1408739367b23c9f852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0086a7a701003e795861e93bd2c7a7fd" id="r_a0086a7a701003e795861e93bd2c7a7fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0086a7a701003e795861e93bd2c7a7fd">STM32_ST_IRQ_PRIORITY</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a0086a7a701003e795861e93bd2c7a7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607a901e51e89bc6f1a2a1051a3cf359" id="r_a607a901e51e89bc6f1a2a1051a3cf359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a607a901e51e89bc6f1a2a1051a3cf359">STM32_ST_USE_TIMER</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a607a901e51e89bc6f1a2a1051a3cf359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a951583ab7f5c36eb948ce640f4777b56" id="r_a951583ab7f5c36eb948ce640f4777b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a951583ab7f5c36eb948ce640f4777b56">STM32_TRNG_USE_RNG1</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a951583ab7f5c36eb948ce640f4777b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a050fc59913309402f34dd2ea6ab3cdf8" id="r_a050fc59913309402f34dd2ea6ab3cdf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a050fc59913309402f34dd2ea6ab3cdf8">STM32_UART_USART1_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a050fc59913309402f34dd2ea6ab3cdf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d292d78abf8f0b5a9e210d217a1cfe" id="r_ad1d292d78abf8f0b5a9e210d217a1cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad1d292d78abf8f0b5a9e210d217a1cfe">STM32_UART_USART2_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ad1d292d78abf8f0b5a9e210d217a1cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9553fdd3fc1f7790cbcbd784d54d54" id="r_a9c9553fdd3fc1f7790cbcbd784d54d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9c9553fdd3fc1f7790cbcbd784d54d54">STM32_UART_USART3_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a9c9553fdd3fc1f7790cbcbd784d54d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13318059ca6faaff587992e69e22a7e0" id="r_a13318059ca6faaff587992e69e22a7e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a13318059ca6faaff587992e69e22a7e0">STM32_UART_UART4_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a13318059ca6faaff587992e69e22a7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5df333941ca2fb9dec26a569e802dd57" id="r_a5df333941ca2fb9dec26a569e802dd57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5df333941ca2fb9dec26a569e802dd57">STM32_UART_UART5_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a5df333941ca2fb9dec26a569e802dd57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8307c6c43bf456405efe19e5908d5a25" id="r_a8307c6c43bf456405efe19e5908d5a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8307c6c43bf456405efe19e5908d5a25">STM32_UART_USART1_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8307c6c43bf456405efe19e5908d5a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ab064f32c429288dce0b15b2e443a1" id="r_a02ab064f32c429288dce0b15b2e443a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02ab064f32c429288dce0b15b2e443a1">STM32_UART_USART2_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a02ab064f32c429288dce0b15b2e443a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f49346cf0c36ac85466517ceff6299b" id="r_a4f49346cf0c36ac85466517ceff6299b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f49346cf0c36ac85466517ceff6299b">STM32_UART_USART3_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4f49346cf0c36ac85466517ceff6299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02086c51746a93818f7b50d8d184bdfc" id="r_a02086c51746a93818f7b50d8d184bdfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02086c51746a93818f7b50d8d184bdfc">STM32_UART_UART4_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a02086c51746a93818f7b50d8d184bdfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b30eda5a6f930b068db7bc108e0478d" id="r_a1b30eda5a6f930b068db7bc108e0478d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b30eda5a6f930b068db7bc108e0478d">STM32_UART_UART5_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1b30eda5a6f930b068db7bc108e0478d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4cb321d74c57b544a1628faaae1569" id="r_a9a4cb321d74c57b544a1628faaae1569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a4cb321d74c57b544a1628faaae1569">STM32_UART_DMA_ERROR_HOOK</a>(uartp)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:a9a4cb321d74c57b544a1628faaae1569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d6b8123d2eacf524927fc68f70baa1" id="r_ac7d6b8123d2eacf524927fc68f70baa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac7d6b8123d2eacf524927fc68f70baa1">STM32_USB_USE_OTG1</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ac7d6b8123d2eacf524927fc68f70baa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f3292830116ce88ed2268f15f45448" id="r_aa6f3292830116ce88ed2268f15f45448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa6f3292830116ce88ed2268f15f45448">STM32_USB_OTG1_IRQ_PRIORITY</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:aa6f3292830116ce88ed2268f15f45448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bef70abed53b8df90c5edb807077e37" id="r_a3bef70abed53b8df90c5edb807077e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3bef70abed53b8df90c5edb807077e37">STM32_USB_OTG1_RX_FIFO_SIZE</a>&#160;&#160;&#160;512</td></tr>
<tr class="separator:a3bef70abed53b8df90c5edb807077e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a836c2eb427b4bbe7777ed195d1f0b41c" id="r_a836c2eb427b4bbe7777ed195d1f0b41c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a836c2eb427b4bbe7777ed195d1f0b41c">STM32_EICU_TIM1_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a836c2eb427b4bbe7777ed195d1f0b41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475755c2dd490e96672bf45ccf09709c" id="r_a475755c2dd490e96672bf45ccf09709c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a475755c2dd490e96672bf45ccf09709c">STM32_EICU_TIM2_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a475755c2dd490e96672bf45ccf09709c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff73f8e452c6642c253be80aa86ad708" id="r_aff73f8e452c6642c253be80aa86ad708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aff73f8e452c6642c253be80aa86ad708">STM32_EICU_TIM3_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:aff73f8e452c6642c253be80aa86ad708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230fb75b4d4b071c2795d0723a44c0c9" id="r_a230fb75b4d4b071c2795d0723a44c0c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a230fb75b4d4b071c2795d0723a44c0c9">STM32_EICU_TIM4_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a230fb75b4d4b071c2795d0723a44c0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78751e60eda8d6513c88ae237d91b5a5" id="r_a78751e60eda8d6513c88ae237d91b5a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a78751e60eda8d6513c88ae237d91b5a5">STM32_EICU_TIM5_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a78751e60eda8d6513c88ae237d91b5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf237cd0f126293b9336980b31c8f6c" id="r_aebf237cd0f126293b9336980b31c8f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aebf237cd0f126293b9336980b31c8f6c">STM32_EICU_TIM8_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:aebf237cd0f126293b9336980b31c8f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2273e83b255a3ebb88e66d91c56cfa95" id="r_a2273e83b255a3ebb88e66d91c56cfa95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2273e83b255a3ebb88e66d91c56cfa95">STM32_EICU_TIM9_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a2273e83b255a3ebb88e66d91c56cfa95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b2009dd3fe011c3c13cca72f36b4bc9" id="r_a9b2009dd3fe011c3c13cca72f36b4bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9b2009dd3fe011c3c13cca72f36b4bc9">STM32_EICU_TIM10_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a9b2009dd3fe011c3c13cca72f36b4bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fe5b1b7315ae8371890641729a8333" id="r_a56fe5b1b7315ae8371890641729a8333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a56fe5b1b7315ae8371890641729a8333">STM32_EICU_TIM11_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a56fe5b1b7315ae8371890641729a8333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac2e76ca84a3305b3c6418951a5de90" id="r_a2ac2e76ca84a3305b3c6418951a5de90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ac2e76ca84a3305b3c6418951a5de90">STM32_EICU_TIM12_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a2ac2e76ca84a3305b3c6418951a5de90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bd80ea6ff92a40057eef78047742cd6" id="r_a7bd80ea6ff92a40057eef78047742cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7bd80ea6ff92a40057eef78047742cd6">STM32_EICU_TIM13_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a7bd80ea6ff92a40057eef78047742cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a862648372b01aad62f65fddcdf72b3a5" id="r_a862648372b01aad62f65fddcdf72b3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a862648372b01aad62f65fddcdf72b3a5">STM32_EICU_TIM15_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a862648372b01aad62f65fddcdf72b3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d89a31bf8ff315d8c13102cea1284ac" id="r_a3d89a31bf8ff315d8c13102cea1284ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d89a31bf8ff315d8c13102cea1284ac">STM32_WDG_USE_IWDG</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a3d89a31bf8ff315d8c13102cea1284ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98ca011b13f0f1ad0d7af5d0b7e1ec18" id="r_a98ca011b13f0f1ad0d7af5d0b7e1ec18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98ca011b13f0f1ad0d7af5d0b7e1ec18">STM32_WSPI_USE_OCTOSPI1</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a98ca011b13f0f1ad0d7af5d0b7e1ec18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc1898633e6efc0c24ca2b3a4ae16fb" id="r_a5bc1898633e6efc0c24ca2b3a4ae16fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5bc1898633e6efc0c24ca2b3a4ae16fb">STM32_WSPI_USE_OCTOSPI2</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a5bc1898633e6efc0c24ca2b3a4ae16fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a70cb83baef7c8856e1a9cf3c2c80d" id="r_ae2a70cb83baef7c8856e1a9cf3c2c80d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae2a70cb83baef7c8856e1a9cf3c2c80d">STM32_WSPI_OCTOSPI1_PRESCALER_VALUE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ae2a70cb83baef7c8856e1a9cf3c2c80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a513c0315ff58c0e7942e6b4c5db273d7" id="r_a513c0315ff58c0e7942e6b4c5db273d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a513c0315ff58c0e7942e6b4c5db273d7">STM32_WSPI_OCTOSPI2_PRESCALER_VALUE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a513c0315ff58c0e7942e6b4c5db273d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefa20f6b86cd175558aa2696be21f023" id="r_aefa20f6b86cd175558aa2696be21f023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aefa20f6b86cd175558aa2696be21f023">STM32_WSPI_OCTOSPI1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:aefa20f6b86cd175558aa2696be21f023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e6df451fd3cece8d6c8b24007cca118" id="r_a9e6df451fd3cece8d6c8b24007cca118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e6df451fd3cece8d6c8b24007cca118">STM32_WSPI_OCTOSPI2_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a9e6df451fd3cece8d6c8b24007cca118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab48984a3b58fac3c3046807976e46fd3" id="r_ab48984a3b58fac3c3046807976e46fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab48984a3b58fac3c3046807976e46fd3">STM32_WSPI_OCTOSPI1_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID_ANY</td></tr>
<tr class="separator:ab48984a3b58fac3c3046807976e46fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3fb3831e5bedb73d9c5751de21d5ad1" id="r_ac3fb3831e5bedb73d9c5751de21d5ad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac3fb3831e5bedb73d9c5751de21d5ad1">STM32_WSPI_OCTOSPI2_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID_ANY</td></tr>
<tr class="separator:ac3fb3831e5bedb73d9c5751de21d5ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fcd195095ca151fa17a87a98d0701cf" id="r_a0fcd195095ca151fa17a87a98d0701cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0fcd195095ca151fa17a87a98d0701cf">STM32_WSPI_OCTOSPI1_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a0fcd195095ca151fa17a87a98d0701cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d80999ed559fbf7d4d1f5e7bad2be0c" id="r_a0d80999ed559fbf7d4d1f5e7bad2be0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0d80999ed559fbf7d4d1f5e7bad2be0c">STM32_WSPI_OCTOSPI2_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a0d80999ed559fbf7d4d1f5e7bad2be0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0c177b007ab74d35a091fa9c46e3d3a" id="r_af0c177b007ab74d35a091fa9c46e3d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af0c177b007ab74d35a091fa9c46e3d3a">STM32_WSPI_OCTOSPI1_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:af0c177b007ab74d35a091fa9c46e3d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9ae29fc84e57692938d718368d0fcf0" id="r_ae9ae29fc84e57692938d718368d0fcf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae9ae29fc84e57692938d718368d0fcf0">STM32_WSPI_OCTOSPI2_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ae9ae29fc84e57692938d718368d0fcf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a740c70d8d53d27f24aa460a064d0aba7" id="r_a740c70d8d53d27f24aa460a064d0aba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a740c70d8d53d27f24aa460a064d0aba7">STM32_WSPI_DMA_ERROR_HOOK</a>(qspip)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:a740c70d8d53d27f24aa460a064d0aba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d7461cb369d4e15e59937bb9481366" id="r_a89d7461cb369d4e15e59937bb9481366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a89d7461cb369d4e15e59937bb9481366">STM32_I2C_ISR_LIMIT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a89d7461cb369d4e15e59937bb9481366"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a320555dd214368bb52e0900588c7fe18" name="a320555dd214368bb52e0900588c7fe18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a320555dd214368bb52e0900588c7fe18">&#9670;&#160;</a></span>STM32_ADC_ADC123_CLOCK_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC123_CLOCK_MODE&#160;&#160;&#160;ADC_CCR_CKMODE_AHB_DIV2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00191">191</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="af3444a32b80c2751bdcf94c1b46a2ae6" name="af3444a32b80c2751bdcf94c1b46a2ae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3444a32b80c2751bdcf94c1b46a2ae6">&#9670;&#160;</a></span>STM32_ADC_ADC123_PRESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC123_PRESC&#160;&#160;&#160;ADC_CCR_PRESC_DIV2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00192">192</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2c4714636fd4d6e1397bbd93874209a7" name="a2c4714636fd4d6e1397bbd93874209a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c4714636fd4d6e1397bbd93874209a7">&#9670;&#160;</a></span>STM32_ADC_ADC12_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC12_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00189">189</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a19080c8c395ae24df995fa57a2291465" name="a19080c8c395ae24df995fa57a2291465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19080c8c395ae24df995fa57a2291465">&#9670;&#160;</a></span>STM32_ADC_ADC1_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00190">190</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ad19de93466026d8b03a895cae792bce9" name="ad19de93466026d8b03a895cae792bce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad19de93466026d8b03a895cae792bce9">&#9670;&#160;</a></span>STM32_ADC_ADC1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC1_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00188">188</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a29ec37e29ca93882fe4456620931b11e" name="a29ec37e29ca93882fe4456620931b11e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29ec37e29ca93882fe4456620931b11e">&#9670;&#160;</a></span>STM32_ADC_COMPACT_SAMPLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_COMPACT_SAMPLES&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00186">186</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a7256aa7c13b88f877cfb8d4913dcec0a" name="a7256aa7c13b88f877cfb8d4913dcec0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7256aa7c13b88f877cfb8d4913dcec0a">&#9670;&#160;</a></span>STM32_ADC_USE_ADC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_USE_ADC1&#160;&#160;&#160;<a class="el" href="group__config.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00187">187</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a22c44323f05e6006a95bad75472f9a16" name="a22c44323f05e6006a95bad75472f9a16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22c44323f05e6006a95bad75472f9a16">&#9670;&#160;</a></span>STM32_ADCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCSEL&#160;&#160;&#160;STM32_ADCSEL_PLLSAI1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00138">138</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a7bed8e678634f3f17ca08ea4db0f95e1" name="a7bed8e678634f3f17ca08ea4db0f95e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bed8e678634f3f17ca08ea4db0f95e1">&#9670;&#160;</a></span>STM32_ADFSDMSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADFSDMSEL&#160;&#160;&#160;STM32_ADFSDMSEL_SAI1CLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00140">140</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="abe8dc2c331e59b626884d0b40433bfab" name="abe8dc2c331e59b626884d0b40433bfab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe8dc2c331e59b626884d0b40433bfab">&#9670;&#160;</a></span>STM32_CAN_CAN1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_CAN1_IRQ_PRIORITY&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00198">198</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a89f37b0b924eaabb6185f95446eed1dd" name="a89f37b0b924eaabb6185f95446eed1dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89f37b0b924eaabb6185f95446eed1dd">&#9670;&#160;</a></span>STM32_CAN_USE_CAN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_USE_CAN1&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00197">197</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a531bbc40f69b331216640aea87d99b6f" name="a531bbc40f69b331216640aea87d99b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a531bbc40f69b331216640aea87d99b6f">&#9670;&#160;</a></span>STM32_CLK48SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CLK48SEL&#160;&#160;&#160;STM32_CLK48SEL_PLLSAI1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00137">137</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a97e3b10a8ba64b330697293890ae9dfe" name="a97e3b10a8ba64b330697293890ae9dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e3b10a8ba64b330697293890ae9dfe">&#9670;&#160;</a></span>STM32_DAC_DAC1_CH1_DMA_PRIORITY <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH1_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00208">208</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a97e3b10a8ba64b330697293890ae9dfe" name="a97e3b10a8ba64b330697293890ae9dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e3b10a8ba64b330697293890ae9dfe">&#9670;&#160;</a></span>STM32_DAC_DAC1_CH1_DMA_PRIORITY <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH1_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00208">208</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a1d984652edc3d0045750f20e2094fe15" name="a1d984652edc3d0045750f20e2094fe15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d984652edc3d0045750f20e2094fe15">&#9670;&#160;</a></span>STM32_DAC_DAC1_CH1_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH1_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID_ANY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00221">221</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0f4f7b6d6f81c3776c89d829bf32f318" name="a0f4f7b6d6f81c3776c89d829bf32f318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f4f7b6d6f81c3776c89d829bf32f318">&#9670;&#160;</a></span>STM32_DAC_DAC1_CH1_IRQ_PRIORITY <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00206">206</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0f4f7b6d6f81c3776c89d829bf32f318" name="a0f4f7b6d6f81c3776c89d829bf32f318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f4f7b6d6f81c3776c89d829bf32f318">&#9670;&#160;</a></span>STM32_DAC_DAC1_CH1_IRQ_PRIORITY <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00206">206</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="af5e7dd5c5bd6b91423c84da0f38b7821" name="af5e7dd5c5bd6b91423c84da0f38b7821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5e7dd5c5bd6b91423c84da0f38b7821">&#9670;&#160;</a></span>STM32_DAC_DAC1_CH2_DMA_PRIORITY <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH2_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00209">209</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="af5e7dd5c5bd6b91423c84da0f38b7821" name="af5e7dd5c5bd6b91423c84da0f38b7821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5e7dd5c5bd6b91423c84da0f38b7821">&#9670;&#160;</a></span>STM32_DAC_DAC1_CH2_DMA_PRIORITY <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH2_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00209">209</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a730e1cfbd99b7f3a0e6cdf03b224c9f4" name="a730e1cfbd99b7f3a0e6cdf03b224c9f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a730e1cfbd99b7f3a0e6cdf03b224c9f4">&#9670;&#160;</a></span>STM32_DAC_DAC1_CH2_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH2_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID_ANY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00222">222</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="aa2f70df5cf087cd6960d96a88fa9a8dc" name="aa2f70df5cf087cd6960d96a88fa9a8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2f70df5cf087cd6960d96a88fa9a8dc">&#9670;&#160;</a></span>STM32_DAC_DAC1_CH2_IRQ_PRIORITY <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH2_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00207">207</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="aa2f70df5cf087cd6960d96a88fa9a8dc" name="aa2f70df5cf087cd6960d96a88fa9a8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2f70df5cf087cd6960d96a88fa9a8dc">&#9670;&#160;</a></span>STM32_DAC_DAC1_CH2_IRQ_PRIORITY <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH2_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00207">207</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="aede2afbb11fd84b6db4e101664b4b722" name="aede2afbb11fd84b6db4e101664b4b722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede2afbb11fd84b6db4e101664b4b722">&#9670;&#160;</a></span>STM32_DAC_DUAL_MODE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DUAL_MODE&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00203">203</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="aede2afbb11fd84b6db4e101664b4b722" name="aede2afbb11fd84b6db4e101664b4b722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede2afbb11fd84b6db4e101664b4b722">&#9670;&#160;</a></span>STM32_DAC_DUAL_MODE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DUAL_MODE&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00203">203</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a44a9902eb911602a3e113a64907cc051" name="a44a9902eb911602a3e113a64907cc051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44a9902eb911602a3e113a64907cc051">&#9670;&#160;</a></span>STM32_DAC_USE_DAC1_CH1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_USE_DAC1_CH1&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00204">204</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a44a9902eb911602a3e113a64907cc051" name="a44a9902eb911602a3e113a64907cc051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44a9902eb911602a3e113a64907cc051">&#9670;&#160;</a></span>STM32_DAC_USE_DAC1_CH1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_USE_DAC1_CH1&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00204">204</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a50529a6ef0b6920d19203b8dd5473aa9" name="a50529a6ef0b6920d19203b8dd5473aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50529a6ef0b6920d19203b8dd5473aa9">&#9670;&#160;</a></span>STM32_DAC_USE_DAC1_CH2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_USE_DAC1_CH2&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00205">205</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a50529a6ef0b6920d19203b8dd5473aa9" name="a50529a6ef0b6920d19203b8dd5473aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50529a6ef0b6920d19203b8dd5473aa9">&#9670;&#160;</a></span>STM32_DAC_USE_DAC1_CH2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_USE_DAC1_CH2&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00205">205</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a767532880554d5a07033d7be11047575" name="a767532880554d5a07033d7be11047575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a767532880554d5a07033d7be11047575">&#9670;&#160;</a></span>STM32_DFSDMSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DFSDMSEL&#160;&#160;&#160;STM32_DFSDMSEL_PCLK2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00139">139</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ad6f8c7fa64337d0f400cdca0023f9815" name="ad6f8c7fa64337d0f400cdca0023f9815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6f8c7fa64337d0f400cdca0023f9815">&#9670;&#160;</a></span>STM32_DSISEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DSISEL&#160;&#160;&#160;STM32_DSISEL_DSIPHY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00143">143</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a9b2009dd3fe011c3c13cca72f36b4bc9" name="a9b2009dd3fe011c3c13cca72f36b4bc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b2009dd3fe011c3c13cca72f36b4bc9">&#9670;&#160;</a></span>STM32_EICU_TIM10_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM10_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00341">341</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a56fe5b1b7315ae8371890641729a8333" name="a56fe5b1b7315ae8371890641729a8333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56fe5b1b7315ae8371890641729a8333">&#9670;&#160;</a></span>STM32_EICU_TIM11_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM11_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00342">342</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2ac2e76ca84a3305b3c6418951a5de90" name="a2ac2e76ca84a3305b3c6418951a5de90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ac2e76ca84a3305b3c6418951a5de90">&#9670;&#160;</a></span>STM32_EICU_TIM12_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM12_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00343">343</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a7bd80ea6ff92a40057eef78047742cd6" name="a7bd80ea6ff92a40057eef78047742cd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bd80ea6ff92a40057eef78047742cd6">&#9670;&#160;</a></span>STM32_EICU_TIM13_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM13_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00344">344</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a862648372b01aad62f65fddcdf72b3a5" name="a862648372b01aad62f65fddcdf72b3a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a862648372b01aad62f65fddcdf72b3a5">&#9670;&#160;</a></span>STM32_EICU_TIM15_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM15_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00345">345</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a836c2eb427b4bbe7777ed195d1f0b41c" name="a836c2eb427b4bbe7777ed195d1f0b41c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a836c2eb427b4bbe7777ed195d1f0b41c">&#9670;&#160;</a></span>STM32_EICU_TIM1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM1_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00334">334</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a475755c2dd490e96672bf45ccf09709c" name="a475755c2dd490e96672bf45ccf09709c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a475755c2dd490e96672bf45ccf09709c">&#9670;&#160;</a></span>STM32_EICU_TIM2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM2_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00335">335</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="aff73f8e452c6642c253be80aa86ad708" name="aff73f8e452c6642c253be80aa86ad708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff73f8e452c6642c253be80aa86ad708">&#9670;&#160;</a></span>STM32_EICU_TIM3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM3_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00336">336</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a230fb75b4d4b071c2795d0723a44c0c9" name="a230fb75b4d4b071c2795d0723a44c0c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230fb75b4d4b071c2795d0723a44c0c9">&#9670;&#160;</a></span>STM32_EICU_TIM4_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM4_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00337">337</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a78751e60eda8d6513c88ae237d91b5a5" name="a78751e60eda8d6513c88ae237d91b5a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78751e60eda8d6513c88ae237d91b5a5">&#9670;&#160;</a></span>STM32_EICU_TIM5_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM5_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00338">338</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="aebf237cd0f126293b9336980b31c8f6c" name="aebf237cd0f126293b9336980b31c8f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebf237cd0f126293b9336980b31c8f6c">&#9670;&#160;</a></span>STM32_EICU_TIM8_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM8_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00339">339</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2273e83b255a3ebb88e66d91c56cfa95" name="a2273e83b255a3ebb88e66d91c56cfa95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2273e83b255a3ebb88e66d91c56cfa95">&#9670;&#160;</a></span>STM32_EICU_TIM9_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM9_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00340">340</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a44c0e5a4a20e05dbb598a408cf1ebee7" name="a44c0e5a4a20e05dbb598a408cf1ebee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44c0e5a4a20e05dbb598a408cf1ebee7">&#9670;&#160;</a></span>STM32_GPT_USE_TIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM1&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00227">227</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a03d927b3d3e9f958e17ddb7d02f96621" name="a03d927b3d3e9f958e17ddb7d02f96621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03d927b3d3e9f958e17ddb7d02f96621">&#9670;&#160;</a></span>STM32_GPT_USE_TIM15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM15&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00235">235</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a6902ae8523df1a36743376d07382b2d4" name="a6902ae8523df1a36743376d07382b2d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6902ae8523df1a36743376d07382b2d4">&#9670;&#160;</a></span>STM32_GPT_USE_TIM16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM16&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00236">236</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ad97962dc3e5e9e3fdf791b9e1b57b9a6" name="ad97962dc3e5e9e3fdf791b9e1b57b9a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad97962dc3e5e9e3fdf791b9e1b57b9a6">&#9670;&#160;</a></span>STM32_GPT_USE_TIM17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM17&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00237">237</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a87dac50603730367a564c5ba63c6e9a1" name="a87dac50603730367a564c5ba63c6e9a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87dac50603730367a564c5ba63c6e9a1">&#9670;&#160;</a></span>STM32_GPT_USE_TIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM2&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00228">228</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a13e83c85f2c204e9302199f07dfc982e" name="a13e83c85f2c204e9302199f07dfc982e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e83c85f2c204e9302199f07dfc982e">&#9670;&#160;</a></span>STM32_GPT_USE_TIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM3&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00229">229</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a8433ca3b26de12e90ad85d24ddc146ae" name="a8433ca3b26de12e90ad85d24ddc146ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8433ca3b26de12e90ad85d24ddc146ae">&#9670;&#160;</a></span>STM32_GPT_USE_TIM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM4&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00230">230</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a742ec02fd96ff66ed1de33aef54f0707" name="a742ec02fd96ff66ed1de33aef54f0707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a742ec02fd96ff66ed1de33aef54f0707">&#9670;&#160;</a></span>STM32_GPT_USE_TIM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM5&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00231">231</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="aab9d5547752dc673dc08c01b257bbc5e" name="aab9d5547752dc673dc08c01b257bbc5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab9d5547752dc673dc08c01b257bbc5e">&#9670;&#160;</a></span>STM32_GPT_USE_TIM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM6&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00232">232</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a841def6dae41ef14c28273dc71c917df" name="a841def6dae41ef14c28273dc71c917df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a841def6dae41ef14c28273dc71c917df">&#9670;&#160;</a></span>STM32_GPT_USE_TIM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM7&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00233">233</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a1b1fc49ad496637c0d24c274c6c17c01" name="a1b1fc49ad496637c0d24c274c6c17c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b1fc49ad496637c0d24c274c6c17c01">&#9670;&#160;</a></span>STM32_GPT_USE_TIM8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM8&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00234">234</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a035ea0d8259c0f89306c6a7d344705f2" name="a035ea0d8259c0f89306c6a7d344705f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a035ea0d8259c0f89306c6a7d344705f2">&#9670;&#160;</a></span>STM32_HPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE&#160;&#160;&#160;STM32_HPRE_DIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00090">90</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ad94c4a0da6c8c7a3d0b800fdc0dbebfa" name="ad94c4a0da6c8c7a3d0b800fdc0dbebfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad94c4a0da6c8c7a3d0b800fdc0dbebfa">&#9670;&#160;</a></span>STM32_HSE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSE_ENABLED&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00031">31</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a836853cc1768f7cc33df1fefbaabdc1a" name="a836853cc1768f7cc33df1fefbaabdc1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a836853cc1768f7cc33df1fefbaabdc1a">&#9670;&#160;</a></span>STM32_HSI16_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSI16_ENABLED&#160;&#160;&#160;<a class="el" href="group__config.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00032">32</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2b407efb79856c2a40ea17bb79b50d12" name="a2b407efb79856c2a40ea17bb79b50d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b407efb79856c2a40ea17bb79b50d12">&#9670;&#160;</a></span>STM32_HSI48_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSI48_ENABLED&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00076">76</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2044f0288f2c20b27d6eee1e1a1e6256" name="a2044f0288f2c20b27d6eee1e1a1e6256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2044f0288f2c20b27d6eee1e1a1e6256">&#9670;&#160;</a></span>STM32_HSI_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSI_ENABLED&#160;&#160;&#160;<a class="el" href="group__config.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00025">25</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ae65a4622a3bf2b4807b3fcd5c06d3c51" name="ae65a4622a3bf2b4807b3fcd5c06d3c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae65a4622a3bf2b4807b3fcd5c06d3c51">&#9670;&#160;</a></span>STM32_I2C1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C1SEL&#160;&#160;&#160;STM32_I2C1SEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00129">129</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a095a0989bba660c1719a339b9c09e25e" name="a095a0989bba660c1719a339b9c09e25e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a095a0989bba660c1719a339b9c09e25e">&#9670;&#160;</a></span>STM32_I2C2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C2SEL&#160;&#160;&#160;STM32_I2C2SEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00130">130</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a8949d18b87dbd8844bbe634ade2fc48d" name="a8949d18b87dbd8844bbe634ade2fc48d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8949d18b87dbd8844bbe634ade2fc48d">&#9670;&#160;</a></span>STM32_I2C3SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C3SEL&#160;&#160;&#160;STM32_I2C3SEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00131">131</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a395a8848a77cd7fa56b8a4b77920e650" name="a395a8848a77cd7fa56b8a4b77920e650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a395a8848a77cd7fa56b8a4b77920e650">&#9670;&#160;</a></span>STM32_I2C4SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C4SEL&#160;&#160;&#160;STM32_I2C4SEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00132">132</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a84197e5ed8ac37628137ae10b1e55a80" name="a84197e5ed8ac37628137ae10b1e55a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84197e5ed8ac37628137ae10b1e55a80">&#9670;&#160;</a></span>STM32_I2C_BUSY_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_BUSY_TIMEOUT&#160;&#160;&#160;50</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00242">242</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a98f682be6c4559a663f6279c867cd69a" name="a98f682be6c4559a663f6279c867cd69a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98f682be6c4559a663f6279c867cd69a">&#9670;&#160;</a></span>STM32_I2C_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">i2cp</span></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="mcuconf_8h.html#a5e499784daef637429105bec90430354">STM32_DMA_ERROR_HOOK</a>(i2cp)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00251">251</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="afd104f0cde2014ea9788f9e3f71de00a" name="afd104f0cde2014ea9788f9e3f71de00a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd104f0cde2014ea9788f9e3f71de00a">&#9670;&#160;</a></span>STM32_I2C_I2C1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00247">247</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a904706fc1fb970ddb6dc919a651cbc48" name="a904706fc1fb970ddb6dc919a651cbc48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a904706fc1fb970ddb6dc919a651cbc48">&#9670;&#160;</a></span>STM32_I2C_I2C1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00243">243</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a6b4a662792401dae73ae072183bd8e02" name="a6b4a662792401dae73ae072183bd8e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b4a662792401dae73ae072183bd8e02">&#9670;&#160;</a></span>STM32_I2C_I2C2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C2_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00248">248</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ace43c4d497b0be3dbe8c28836fafd0a5" name="ace43c4d497b0be3dbe8c28836fafd0a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace43c4d497b0be3dbe8c28836fafd0a5">&#9670;&#160;</a></span>STM32_I2C_I2C2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C2_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00244">244</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a43838b989448ecf9013b0e07e8bba565" name="a43838b989448ecf9013b0e07e8bba565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43838b989448ecf9013b0e07e8bba565">&#9670;&#160;</a></span>STM32_I2C_I2C3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C3_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00249">249</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a978ffaebe063c8a9f64525ed2f13bd09" name="a978ffaebe063c8a9f64525ed2f13bd09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a978ffaebe063c8a9f64525ed2f13bd09">&#9670;&#160;</a></span>STM32_I2C_I2C3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C3_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00245">245</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2a6e5217b0e9043cee7e9ba71f61b04c" name="a2a6e5217b0e9043cee7e9ba71f61b04c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a6e5217b0e9043cee7e9ba71f61b04c">&#9670;&#160;</a></span>STM32_I2C_I2C4_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C4_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00250">250</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a3f392ae1e653d31a009e08067694b626" name="a3f392ae1e653d31a009e08067694b626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f392ae1e653d31a009e08067694b626">&#9670;&#160;</a></span>STM32_I2C_I2C4_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C4_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00246">246</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a89d7461cb369d4e15e59937bb9481366" name="a89d7461cb369d4e15e59937bb9481366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89d7461cb369d4e15e59937bb9481366">&#9670;&#160;</a></span>STM32_I2C_ISR_LIMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_ISR_LIMIT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00370">370</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a41843060367f2e2b20468f1a5769948b" name="a41843060367f2e2b20468f1a5769948b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41843060367f2e2b20468f1a5769948b">&#9670;&#160;</a></span>STM32_IRQ_EXTI0_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI0_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00148">148</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2f21ba8c5368006a26a3e5e1d7e60fdb" name="a2f21ba8c5368006a26a3e5e1d7e60fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f21ba8c5368006a26a3e5e1d7e60fdb">&#9670;&#160;</a></span>STM32_IRQ_EXTI10_15_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI10_15_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00154">154</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ada435f55739a6f016ecbd90956f51d2c" name="ada435f55739a6f016ecbd90956f51d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada435f55739a6f016ecbd90956f51d2c">&#9670;&#160;</a></span>STM32_IRQ_EXTI1635_38_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI1635_38_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00155">155</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a15b7522f34798df184f9e8d5024881df" name="a15b7522f34798df184f9e8d5024881df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15b7522f34798df184f9e8d5024881df">&#9670;&#160;</a></span>STM32_IRQ_EXTI18_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI18_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00156">156</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2c23ca2f86fdf0dee176c1f762d2b2dc" name="a2c23ca2f86fdf0dee176c1f762d2b2dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c23ca2f86fdf0dee176c1f762d2b2dc">&#9670;&#160;</a></span>STM32_IRQ_EXTI19_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI19_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00157">157</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a6f5e4469d6bb2263c760f685f9ce86ef" name="a6f5e4469d6bb2263c760f685f9ce86ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f5e4469d6bb2263c760f685f9ce86ef">&#9670;&#160;</a></span>STM32_IRQ_EXTI1_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI1_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00149">149</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a3d47540519839760fa98c1b07e38a15e" name="a3d47540519839760fa98c1b07e38a15e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d47540519839760fa98c1b07e38a15e">&#9670;&#160;</a></span>STM32_IRQ_EXTI20_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI20_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00158">158</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a172aac822f35046b91d09dce65ab13d5" name="a172aac822f35046b91d09dce65ab13d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a172aac822f35046b91d09dce65ab13d5">&#9670;&#160;</a></span>STM32_IRQ_EXTI21_22_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI21_22_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00159">159</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ae4ffb9c3ba8d88b6367b675054e3c710" name="ae4ffb9c3ba8d88b6367b675054e3c710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4ffb9c3ba8d88b6367b675054e3c710">&#9670;&#160;</a></span>STM32_IRQ_EXTI2_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI2_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00150">150</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a38fe6fb696c105d6e048bde844db0224" name="a38fe6fb696c105d6e048bde844db0224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38fe6fb696c105d6e048bde844db0224">&#9670;&#160;</a></span>STM32_IRQ_EXTI3_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI3_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00151">151</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a366b4f70dd30f409ad8c14e609e4bbaa" name="a366b4f70dd30f409ad8c14e609e4bbaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a366b4f70dd30f409ad8c14e609e4bbaa">&#9670;&#160;</a></span>STM32_IRQ_EXTI4_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI4_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00152">152</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a129d06108ea8829ba174e33ff73e7e67" name="a129d06108ea8829ba174e33ff73e7e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a129d06108ea8829ba174e33ff73e7e67">&#9670;&#160;</a></span>STM32_IRQ_EXTI5_9_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI5_9_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00153">153</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ab1e4aab2dc3273bfb1e041482265e2ce" name="ab1e4aab2dc3273bfb1e041482265e2ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1e4aab2dc3273bfb1e041482265e2ce">&#9670;&#160;</a></span>STM32_IRQ_LPUART1_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_LPUART1_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00181">181</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a61292c9fe10a568711d89792ef44ac26" name="a61292c9fe10a568711d89792ef44ac26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61292c9fe10a568711d89792ef44ac26">&#9670;&#160;</a></span>STM32_IRQ_SDMMC1_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_SDMMC1_PRIORITY&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00161">161</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a59c90659bcbc891271379b8d04decda6" name="a59c90659bcbc891271379b8d04decda6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59c90659bcbc891271379b8d04decda6">&#9670;&#160;</a></span>STM32_IRQ_TIM1_BRK_TIM15_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM1_BRK_TIM15_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00163">163</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="adfdd029a5a6ccdf27dbb44496687794a" name="adfdd029a5a6ccdf27dbb44496687794a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfdd029a5a6ccdf27dbb44496687794a">&#9670;&#160;</a></span>STM32_IRQ_TIM1_CC_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM1_CC_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00166">166</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a61a04a9267f32f415ff411cfc5e61e69" name="a61a04a9267f32f415ff411cfc5e61e69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61a04a9267f32f415ff411cfc5e61e69">&#9670;&#160;</a></span>STM32_IRQ_TIM1_TRGCO_TIM17_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM1_TRGCO_TIM17_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00165">165</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a02be3dc6e21cd4ef8f3b747fbddbeaf4" name="a02be3dc6e21cd4ef8f3b747fbddbeaf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02be3dc6e21cd4ef8f3b747fbddbeaf4">&#9670;&#160;</a></span>STM32_IRQ_TIM1_UP_TIM16_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM1_UP_TIM16_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00164">164</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a73a198b443047d1c7f0c8a63814f10b4" name="a73a198b443047d1c7f0c8a63814f10b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73a198b443047d1c7f0c8a63814f10b4">&#9670;&#160;</a></span>STM32_IRQ_TIM2_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM2_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00167">167</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a82f843d7cc191d089060ce8c9cf2a36b" name="a82f843d7cc191d089060ce8c9cf2a36b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82f843d7cc191d089060ce8c9cf2a36b">&#9670;&#160;</a></span>STM32_IRQ_TIM3_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM3_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00168">168</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a7aa7622cf407262b87afcc9b100945d1" name="a7aa7622cf407262b87afcc9b100945d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aa7622cf407262b87afcc9b100945d1">&#9670;&#160;</a></span>STM32_IRQ_TIM4_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM4_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00169">169</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a22ba904a80d78b89d77e6b637018dd43" name="a22ba904a80d78b89d77e6b637018dd43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22ba904a80d78b89d77e6b637018dd43">&#9670;&#160;</a></span>STM32_IRQ_TIM5_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM5_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00170">170</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a82292d66a44fde79e42fa1415e8970d8" name="a82292d66a44fde79e42fa1415e8970d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82292d66a44fde79e42fa1415e8970d8">&#9670;&#160;</a></span>STM32_IRQ_TIM6_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM6_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00171">171</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ac7830a1ded607a7eca54d6d83e544bd0" name="ac7830a1ded607a7eca54d6d83e544bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7830a1ded607a7eca54d6d83e544bd0">&#9670;&#160;</a></span>STM32_IRQ_TIM7_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM7_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00172">172</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="af1ebeaa7aa7da2abc838900d137f12f0" name="af1ebeaa7aa7da2abc838900d137f12f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1ebeaa7aa7da2abc838900d137f12f0">&#9670;&#160;</a></span>STM32_IRQ_TIM8_CC_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM8_CC_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00174">174</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ae46570769ea56dbea58711dabf732663" name="ae46570769ea56dbea58711dabf732663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae46570769ea56dbea58711dabf732663">&#9670;&#160;</a></span>STM32_IRQ_TIM8_UP_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM8_UP_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00173">173</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a605afb3e9eeac151150a9ebcab9400e6" name="a605afb3e9eeac151150a9ebcab9400e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a605afb3e9eeac151150a9ebcab9400e6">&#9670;&#160;</a></span>STM32_IRQ_UART4_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_UART4_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00179">179</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ac7822898d25e5d7f57e19db582c2291e" name="ac7822898d25e5d7f57e19db582c2291e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7822898d25e5d7f57e19db582c2291e">&#9670;&#160;</a></span>STM32_IRQ_UART5_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_UART5_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00180">180</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="af3d2dbb7435d0de2baadcd664c05f831" name="af3d2dbb7435d0de2baadcd664c05f831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3d2dbb7435d0de2baadcd664c05f831">&#9670;&#160;</a></span>STM32_IRQ_USART1_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_USART1_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00176">176</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a1cf63803378ecbffbc065ca679d14241" name="a1cf63803378ecbffbc065ca679d14241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cf63803378ecbffbc065ca679d14241">&#9670;&#160;</a></span>STM32_IRQ_USART2_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_USART2_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00177">177</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2e86000358460638b91377b49baf2a58" name="a2e86000358460638b91377b49baf2a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e86000358460638b91377b49baf2a58">&#9670;&#160;</a></span>STM32_IRQ_USART3_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_USART3_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00178">178</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a4f813225df0ad5553219db6d5d9694da" name="a4f813225df0ad5553219db6d5d9694da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f813225df0ad5553219db6d5d9694da">&#9670;&#160;</a></span>STM32_LPTIM1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LPTIM1SEL&#160;&#160;&#160;STM32_LPTIM1SEL_PCLK1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00133">133</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ae3a525ae1eaad9519202ee2eea8841d0" name="ae3a525ae1eaad9519202ee2eea8841d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3a525ae1eaad9519202ee2eea8841d0">&#9670;&#160;</a></span>STM32_LPTIM2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LPTIM2SEL&#160;&#160;&#160;STM32_LPTIM2SEL_PCLK1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00134">134</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a902ead65bde4234b74ce3bda601a7838" name="a902ead65bde4234b74ce3bda601a7838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a902ead65bde4234b74ce3bda601a7838">&#9670;&#160;</a></span>STM32_LPUART1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LPUART1SEL&#160;&#160;&#160;STM32_LPUART1SEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00128">128</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a9590adca1520a56236d6c5f124e59d1c" name="a9590adca1520a56236d6c5f124e59d1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9590adca1520a56236d6c5f124e59d1c">&#9670;&#160;</a></span>STM32_LSCOSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSCOSEL&#160;&#160;&#160;STM32_LSCOSEL_NOCLOCK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00096">96</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a05b49e91f478558d33b2b862718758fa" name="a05b49e91f478558d33b2b862718758fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05b49e91f478558d33b2b862718758fa">&#9670;&#160;</a></span>STM32_LSE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSE_ENABLED&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00078">78</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a9498f8f4ae2badbe39c078555ca9c793" name="a9498f8f4ae2badbe39c078555ca9c793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9498f8f4ae2badbe39c078555ca9c793">&#9670;&#160;</a></span>STM32_LSECLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSECLK&#160;&#160;&#160;32768U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00112">112</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a744a10171d8d258a2459deafb6d08ce2" name="a744a10171d8d258a2459deafb6d08ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a744a10171d8d258a2459deafb6d08ce2">&#9670;&#160;</a></span>STM32_LSEDRV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSEDRV&#160;&#160;&#160;(3U &lt;&lt; 3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00115">115</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a02b4e3e6222baab7ee448cbbb2273370" name="a02b4e3e6222baab7ee448cbbb2273370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02b4e3e6222baab7ee448cbbb2273370">&#9670;&#160;</a></span>STM32_LSI_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSI_ENABLED&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00077">77</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a8978a3e3bf32e3d5dd21b09081797bbb" name="a8978a3e3bf32e3d5dd21b09081797bbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8978a3e3bf32e3d5dd21b09081797bbb">&#9670;&#160;</a></span>STM32_MCOPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOPRE&#160;&#160;&#160;STM32_MCOPRE_DIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00095">95</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ab395c2abfb2e6fd501ce4529bf09a05f" name="ab395c2abfb2e6fd501ce4529bf09a05f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab395c2abfb2e6fd501ce4529bf09a05f">&#9670;&#160;</a></span>STM32_MCOSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL&#160;&#160;&#160;STM32_MCOSEL_NOCLOCK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00094">94</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0e690331a9d7296d4fb822bb15d6f1ea" name="a0e690331a9d7296d4fb822bb15d6f1ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e690331a9d7296d4fb822bb15d6f1ea">&#9670;&#160;</a></span>STM32_MSIPLL_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MSIPLL_ENABLED&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00079">79</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ac320b42164b149c29045ecaf96546041" name="ac320b42164b149c29045ecaf96546041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac320b42164b149c29045ecaf96546041">&#9670;&#160;</a></span>STM32_MSIRANGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MSIRANGE&#160;&#160;&#160;STM32_MSIRANGE_4M</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00080">80</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a79296becde1b4c124e11a4a4661908a2" name="a79296becde1b4c124e11a4a4661908a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79296becde1b4c124e11a4a4661908a2">&#9670;&#160;</a></span>STM32_MSISRANGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MSISRANGE&#160;&#160;&#160;STM32_MSISRANGE_4M</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00081">81</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="affb519ca907542b6bff9104700c0009d" name="affb519ca907542b6bff9104700c0009d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affb519ca907542b6bff9104700c0009d">&#9670;&#160;</a></span>STM32_NO_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_NO_INIT&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00072">72</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="acba56aaa8c0bd717ad217771ee8300c2" name="acba56aaa8c0bd717ad217771ee8300c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acba56aaa8c0bd717ad217771ee8300c2">&#9670;&#160;</a></span>STM32_PLLM_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLM_VALUE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00033">33</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a42a8bb439be9c6c643c7ab48f02ee662" name="a42a8bb439be9c6c643c7ab48f02ee662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a8bb439be9c6c643c7ab48f02ee662">&#9670;&#160;</a></span>STM32_PLLN_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLN_VALUE&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00084">84</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0a2a10496ad437bb1bf6bf23892148e4" name="a0a2a10496ad437bb1bf6bf23892148e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a2a10496ad437bb1bf6bf23892148e4">&#9670;&#160;</a></span>STM32_PLLP_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLP_VALUE&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00087">87</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a658d935fd8ae32b0d8e053c953eae208" name="a658d935fd8ae32b0d8e053c953eae208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a658d935fd8ae32b0d8e053c953eae208">&#9670;&#160;</a></span>STM32_PLLPDIV_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLPDIV_VALUE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00086">86</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="adc27d1e2fcdedcb56fc15a41e5f43d91" name="adc27d1e2fcdedcb56fc15a41e5f43d91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc27d1e2fcdedcb56fc15a41e5f43d91">&#9670;&#160;</a></span>STM32_PLLQ_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLQ_VALUE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00088">88</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="aba0071e12e227b374d3ccae28c67269f" name="aba0071e12e227b374d3ccae28c67269f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba0071e12e227b374d3ccae28c67269f">&#9670;&#160;</a></span>STM32_PLLR_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLR_VALUE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00089">89</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2af9c3ef7571c7c1e3c6787c8bf5e556" name="a2af9c3ef7571c7c1e3c6787c8bf5e556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2af9c3ef7571c7c1e3c6787c8bf5e556">&#9670;&#160;</a></span>STM32_PLLSAI1N_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSAI1N_VALUE&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00098">98</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="aefbbc769f900bbdc9284e91a0dcc897e" name="aefbbc769f900bbdc9284e91a0dcc897e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefbbc769f900bbdc9284e91a0dcc897e">&#9670;&#160;</a></span>STM32_PLLSAI1P_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSAI1P_VALUE&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00101">101</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a56edc1458f365ba91f77509243af06f7" name="a56edc1458f365ba91f77509243af06f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56edc1458f365ba91f77509243af06f7">&#9670;&#160;</a></span>STM32_PLLSAI1PDIV_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSAI1PDIV_VALUE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00100">100</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2cc63508272ba188cc105a2535794ab0" name="a2cc63508272ba188cc105a2535794ab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cc63508272ba188cc105a2535794ab0">&#9670;&#160;</a></span>STM32_PLLSAI1Q_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSAI1Q_VALUE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00102">102</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a7e0e87da56581dd8f8b842e74d4fbc16" name="a7e0e87da56581dd8f8b842e74d4fbc16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e0e87da56581dd8f8b842e74d4fbc16">&#9670;&#160;</a></span>STM32_PLLSAI1R_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSAI1R_VALUE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00103">103</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a5284e257ed29b8c1fed06ae06f7c748f" name="a5284e257ed29b8c1fed06ae06f7c748f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5284e257ed29b8c1fed06ae06f7c748f">&#9670;&#160;</a></span>STM32_PLLSAI2N_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSAI2N_VALUE&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00105">105</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a4209785aa2edba87408abaa627912f0e" name="a4209785aa2edba87408abaa627912f0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4209785aa2edba87408abaa627912f0e">&#9670;&#160;</a></span>STM32_PLLSAI2P_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSAI2P_VALUE&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00108">108</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a8b334d3b04b2cd79766969d4db4a4da4" name="a8b334d3b04b2cd79766969d4db4a4da4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b334d3b04b2cd79766969d4db4a4da4">&#9670;&#160;</a></span>STM32_PLLSAI2PDIV_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSAI2PDIV_VALUE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00107">107</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a18b73cb2f28f8e5ef2e32ca5126e51ed" name="a18b73cb2f28f8e5ef2e32ca5126e51ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b73cb2f28f8e5ef2e32ca5126e51ed">&#9670;&#160;</a></span>STM32_PLLSAI2R_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSAI2R_VALUE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00109">109</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a811cfbd049f0ab00976def9593849d32" name="a811cfbd049f0ab00976def9593849d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a811cfbd049f0ab00976def9593849d32">&#9670;&#160;</a></span>STM32_PLLSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC&#160;&#160;&#160;STM32_PLLSRC_HSI16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00034">34</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a6f4f9c19c6b1a1c3694278a542e3c60d" name="a6f4f9c19c6b1a1c3694278a542e3c60d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f4f9c19c6b1a1c3694278a542e3c60d">&#9670;&#160;</a></span>STM32_PLS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS&#160;&#160;&#160;STM32_PLS_LEV0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00075">75</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a5f9c3734d5d06c9ccd5214af5c78c4f8" name="a5f9c3734d5d06c9ccd5214af5c78c4f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f9c3734d5d06c9ccd5214af5c78c4f8">&#9670;&#160;</a></span>STM32_PPRE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1&#160;&#160;&#160;STM32_PPRE1_DIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00091">91</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a3670f3886d02bb3010016bbf0db0db83" name="a3670f3886d02bb3010016bbf0db0db83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3670f3886d02bb3010016bbf0db0db83">&#9670;&#160;</a></span>STM32_PPRE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2&#160;&#160;&#160;STM32_PPRE2_DIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00092">92</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ab70d9b5c3764aac6282d594d8f6a88ec" name="ab70d9b5c3764aac6282d594d8f6a88ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab70d9b5c3764aac6282d594d8f6a88ec">&#9670;&#160;</a></span>STM32_PVD_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PVD_ENABLE&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00074">74</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="aa9429cc1d79dd9990e7eef350d6c6852" name="aa9429cc1d79dd9990e7eef350d6c6852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9429cc1d79dd9990e7eef350d6c6852">&#9670;&#160;</a></span>STM32_RTC_CR_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTC_CR_INIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00258">258</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ab047313b94213e723aa9457d40fc5dc3" name="ab047313b94213e723aa9457d40fc5dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab047313b94213e723aa9457d40fc5dc3">&#9670;&#160;</a></span>STM32_RTC_PRESA_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTC_PRESA_VALUE&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00256">256</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="abb5ea6f9775215dc0f6c75244bbdabe2" name="abb5ea6f9775215dc0f6c75244bbdabe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb5ea6f9775215dc0f6c75244bbdabe2">&#9670;&#160;</a></span>STM32_RTC_PRESS_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTC_PRESS_VALUE&#160;&#160;&#160;1024</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00257">257</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="aa8147974425e64e44807e01638739cd6" name="aa8147974425e64e44807e01638739cd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8147974425e64e44807e01638739cd6">&#9670;&#160;</a></span>STM32_RTC_TAMPCR_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTC_TAMPCR_INIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00259">259</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a945eb1f70822303bd0191ef633e5eaca" name="a945eb1f70822303bd0191ef633e5eaca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945eb1f70822303bd0191ef633e5eaca">&#9670;&#160;</a></span>STM32_RTCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL&#160;&#160;&#160;STM32_RTCSEL_NOCLOCK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00141">141</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a7fafd3288056818d61ea1f1bcade3e76" name="a7fafd3288056818d61ea1f1bcade3e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fafd3288056818d61ea1f1bcade3e76">&#9670;&#160;</a></span>STM32_SAI1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SAI1SEL&#160;&#160;&#160;STM32_SAI1SEL_OFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00135">135</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a6d927f3ec9e1302137fafe388a83d93a" name="a6d927f3ec9e1302137fafe388a83d93a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d927f3ec9e1302137fafe388a83d93a">&#9670;&#160;</a></span>STM32_SAI2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SAI2SEL&#160;&#160;&#160;STM32_SAI2SEL_OFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00136">136</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a5f27dd3fc497bc38fc695c705ed1bb6a" name="a5f27dd3fc497bc38fc695c705ed1bb6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f27dd3fc497bc38fc695c705ed1bb6a">&#9670;&#160;</a></span>STM32_SDC_SDMMC1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SDC_SDMMC1_IRQ_PRIORITY&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00269">269</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a39152e644ea1cbe066a9ea6df3be7f73" name="a39152e644ea1cbe066a9ea6df3be7f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39152e644ea1cbe066a9ea6df3be7f73">&#9670;&#160;</a></span>STM32_SDC_SDMMC_CLOCK_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SDC_SDMMC_CLOCK_DELAY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00267">267</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ac7d67c1d167b5c352c509997fb972960" name="ac7d67c1d167b5c352c509997fb972960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d67c1d167b5c352c509997fb972960">&#9670;&#160;</a></span>STM32_SDC_SDMMC_PWRSAV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SDC_SDMMC_PWRSAV&#160;&#160;&#160;<a class="el" href="group__config.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00268">268</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a1eeaffb87c5b75bdf0ec6ff5149bebde" name="a1eeaffb87c5b75bdf0ec6ff5149bebde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eeaffb87c5b75bdf0ec6ff5149bebde">&#9670;&#160;</a></span>STM32_SDC_SDMMC_READ_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SDC_SDMMC_READ_TIMEOUT&#160;&#160;&#160;1000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00266">266</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a876384340e8cf5cdd01d4292fa89e8c9" name="a876384340e8cf5cdd01d4292fa89e8c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a876384340e8cf5cdd01d4292fa89e8c9">&#9670;&#160;</a></span>STM32_SDC_SDMMC_UNALIGNED_SUPPORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SDC_SDMMC_UNALIGNED_SUPPORT&#160;&#160;&#160;<a class="el" href="group__config.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00264">264</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="abc31e984ff8585698be0665539a55a79" name="abc31e984ff8585698be0665539a55a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc31e984ff8585698be0665539a55a79">&#9670;&#160;</a></span>STM32_SDC_SDMMC_WRITE_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SDC_SDMMC_WRITE_TIMEOUT&#160;&#160;&#160;1000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00265">265</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a1a7f3b366143d851323d251689599542" name="a1a7f3b366143d851323d251689599542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a7f3b366143d851323d251689599542">&#9670;&#160;</a></span>STM32_SDMMCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SDMMCSEL&#160;&#160;&#160;STM32_SDMMCSEL_48CLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00142">142</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a905b5dbbd09da2213098413acb6b7451" name="a905b5dbbd09da2213098413acb6b7451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a905b5dbbd09da2213098413acb6b7451">&#9670;&#160;</a></span>STM32_SERIAL_LPUART1_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_LPUART1_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00280">280</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2bc2adc3f0b24eadf5705b40f03b7648" name="a2bc2adc3f0b24eadf5705b40f03b7648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bc2adc3f0b24eadf5705b40f03b7648">&#9670;&#160;</a></span>STM32_SERIAL_UART4_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_UART4_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00278">278</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a868d30e39ec6441e34b33a9db1028d60" name="a868d30e39ec6441e34b33a9db1028d60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a868d30e39ec6441e34b33a9db1028d60">&#9670;&#160;</a></span>STM32_SERIAL_UART5_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_UART5_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00279">279</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a7509c7a01a83276aa7768474357ec61d" name="a7509c7a01a83276aa7768474357ec61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7509c7a01a83276aa7768474357ec61d">&#9670;&#160;</a></span>STM32_SERIAL_USART1_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART1_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00275">275</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a562945e4ccd2bca4a4277eaa05ae70a0" name="a562945e4ccd2bca4a4277eaa05ae70a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a562945e4ccd2bca4a4277eaa05ae70a0">&#9670;&#160;</a></span>STM32_SERIAL_USART2_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART2_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00276">276</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a228a6b5e5aed69db051dcea1ef58232a" name="a228a6b5e5aed69db051dcea1ef58232a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a228a6b5e5aed69db051dcea1ef58232a">&#9670;&#160;</a></span>STM32_SERIAL_USART3_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART3_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00277">277</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="aa47364962a42df4876378ccf3a550f62" name="aa47364962a42df4876378ccf3a550f62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa47364962a42df4876378ccf3a550f62">&#9670;&#160;</a></span>STM32_SERIAL_USE_LPUART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_LPUART1&#160;&#160;&#160;<a class="el" href="group__config.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00274">274</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="afda450bd11b4c1408739367b23c9f852" name="afda450bd11b4c1408739367b23c9f852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afda450bd11b4c1408739367b23c9f852">&#9670;&#160;</a></span>STM32_SPI_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">spip</span></td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00291">291</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a22d3ce19419dc8bbc47f94c065f3271c" name="a22d3ce19419dc8bbc47f94c065f3271c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d3ce19419dc8bbc47f94c065f3271c">&#9670;&#160;</a></span>STM32_SPI_SPI1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00285">285</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0b3f4734d9855324ef89b57cb9858e49" name="a0b3f4734d9855324ef89b57cb9858e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b3f4734d9855324ef89b57cb9858e49">&#9670;&#160;</a></span>STM32_SPI_SPI1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00288">288</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a90bd623120d1e54038094fba54ba05c0" name="a90bd623120d1e54038094fba54ba05c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90bd623120d1e54038094fba54ba05c0">&#9670;&#160;</a></span>STM32_SPI_SPI2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI2_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00286">286</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a47d90eaca23f3eea99d74d1bb3539541" name="a47d90eaca23f3eea99d74d1bb3539541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47d90eaca23f3eea99d74d1bb3539541">&#9670;&#160;</a></span>STM32_SPI_SPI2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI2_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00289">289</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0330335b8223bb2fd7b30a8bf6748a25" name="a0330335b8223bb2fd7b30a8bf6748a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0330335b8223bb2fd7b30a8bf6748a25">&#9670;&#160;</a></span>STM32_SPI_SPI3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI3_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00287">287</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a311306228435a4ddb879e8f0d80e3c10" name="a311306228435a4ddb879e8f0d80e3c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a311306228435a4ddb879e8f0d80e3c10">&#9670;&#160;</a></span>STM32_SPI_SPI3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI3_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00290">290</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0086a7a701003e795861e93bd2c7a7fd" name="a0086a7a701003e795861e93bd2c7a7fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0086a7a701003e795861e93bd2c7a7fd">&#9670;&#160;</a></span>STM32_ST_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ST_IRQ_PRIORITY&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00296">296</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a607a901e51e89bc6f1a2a1051a3cf359" name="a607a901e51e89bc6f1a2a1051a3cf359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a607a901e51e89bc6f1a2a1051a3cf359">&#9670;&#160;</a></span>STM32_ST_USE_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ST_USE_TIMER&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00298">298</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ae29184fbb33ff1a541e834b239ff1598" name="ae29184fbb33ff1a541e834b239ff1598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae29184fbb33ff1a541e834b239ff1598">&#9670;&#160;</a></span>STM32_STOPWUCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_STOPWUCK&#160;&#160;&#160;STM32_STOPWUCK_MSI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00093">93</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a29204b81c265dd6e124fbcf12a2c8d6f" name="a29204b81c265dd6e124fbcf12a2c8d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29204b81c265dd6e124fbcf12a2c8d6f">&#9670;&#160;</a></span>STM32_SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW&#160;&#160;&#160;STM32_SW_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00082">82</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a951583ab7f5c36eb948ce640f4777b56" name="a951583ab7f5c36eb948ce640f4777b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a951583ab7f5c36eb948ce640f4777b56">&#9670;&#160;</a></span>STM32_TRNG_USE_RNG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TRNG_USE_RNG1&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00304">304</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a6c796c55e8372456e4079f57656ee22c" name="a6c796c55e8372456e4079f57656ee22c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c796c55e8372456e4079f57656ee22c">&#9670;&#160;</a></span>STM32_UART4SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART4SEL&#160;&#160;&#160;STM32_UART4SEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00126">126</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a5dc72655b1e7f66b9e8e4b830724f935" name="a5dc72655b1e7f66b9e8e4b830724f935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dc72655b1e7f66b9e8e4b830724f935">&#9670;&#160;</a></span>STM32_UART5SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART5SEL&#160;&#160;&#160;STM32_UART5SEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00127">127</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a9a4cb321d74c57b544a1628faaae1569" name="a9a4cb321d74c57b544a1628faaae1569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a4cb321d74c57b544a1628faaae1569">&#9670;&#160;</a></span>STM32_UART_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">uartp</span></td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00320">320</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a02086c51746a93818f7b50d8d184bdfc" name="a02086c51746a93818f7b50d8d184bdfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02086c51746a93818f7b50d8d184bdfc">&#9670;&#160;</a></span>STM32_UART_UART4_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_UART4_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00318">318</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a13318059ca6faaff587992e69e22a7e0" name="a13318059ca6faaff587992e69e22a7e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13318059ca6faaff587992e69e22a7e0">&#9670;&#160;</a></span>STM32_UART_UART4_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_UART4_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00313">313</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a1b30eda5a6f930b068db7bc108e0478d" name="a1b30eda5a6f930b068db7bc108e0478d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b30eda5a6f930b068db7bc108e0478d">&#9670;&#160;</a></span>STM32_UART_UART5_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_UART5_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00319">319</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a5df333941ca2fb9dec26a569e802dd57" name="a5df333941ca2fb9dec26a569e802dd57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5df333941ca2fb9dec26a569e802dd57">&#9670;&#160;</a></span>STM32_UART_UART5_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_UART5_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00314">314</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a8307c6c43bf456405efe19e5908d5a25" name="a8307c6c43bf456405efe19e5908d5a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8307c6c43bf456405efe19e5908d5a25">&#9670;&#160;</a></span>STM32_UART_USART1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART1_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00315">315</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a050fc59913309402f34dd2ea6ab3cdf8" name="a050fc59913309402f34dd2ea6ab3cdf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a050fc59913309402f34dd2ea6ab3cdf8">&#9670;&#160;</a></span>STM32_UART_USART1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART1_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00310">310</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a02ab064f32c429288dce0b15b2e443a1" name="a02ab064f32c429288dce0b15b2e443a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02ab064f32c429288dce0b15b2e443a1">&#9670;&#160;</a></span>STM32_UART_USART2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART2_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00316">316</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ad1d292d78abf8f0b5a9e210d217a1cfe" name="ad1d292d78abf8f0b5a9e210d217a1cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1d292d78abf8f0b5a9e210d217a1cfe">&#9670;&#160;</a></span>STM32_UART_USART2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART2_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00311">311</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a4f49346cf0c36ac85466517ceff6299b" name="a4f49346cf0c36ac85466517ceff6299b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f49346cf0c36ac85466517ceff6299b">&#9670;&#160;</a></span>STM32_UART_USART3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART3_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00317">317</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a9c9553fdd3fc1f7790cbcbd784d54d54" name="a9c9553fdd3fc1f7790cbcbd784d54d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c9553fdd3fc1f7790cbcbd784d54d54">&#9670;&#160;</a></span>STM32_UART_USART3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART3_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00312">312</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a88ed161000188baad76db684cf751f17" name="a88ed161000188baad76db684cf751f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88ed161000188baad76db684cf751f17">&#9670;&#160;</a></span>STM32_USART1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART1SEL&#160;&#160;&#160;STM32_USART1SEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00123">123</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ac61edaa8b7ad1604d18591de6c66a744" name="ac61edaa8b7ad1604d18591de6c66a744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac61edaa8b7ad1604d18591de6c66a744">&#9670;&#160;</a></span>STM32_USART2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART2SEL&#160;&#160;&#160;STM32_USART2SEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00124">124</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a42b7db6a710541cd0e38fca6537b1546" name="a42b7db6a710541cd0e38fca6537b1546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42b7db6a710541cd0e38fca6537b1546">&#9670;&#160;</a></span>STM32_USART3SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART3SEL&#160;&#160;&#160;STM32_USART3SEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00125">125</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="aa6f3292830116ce88ed2268f15f45448" name="aa6f3292830116ce88ed2268f15f45448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6f3292830116ce88ed2268f15f45448">&#9670;&#160;</a></span>STM32_USB_OTG1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_OTG1_IRQ_PRIORITY&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00328">328</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a3bef70abed53b8df90c5edb807077e37" name="a3bef70abed53b8df90c5edb807077e37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bef70abed53b8df90c5edb807077e37">&#9670;&#160;</a></span>STM32_USB_OTG1_RX_FIFO_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_OTG1_RX_FIFO_SIZE&#160;&#160;&#160;512</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00329">329</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ac7d6b8123d2eacf524927fc68f70baa1" name="ac7d6b8123d2eacf524927fc68f70baa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d6b8123d2eacf524927fc68f70baa1">&#9670;&#160;</a></span>STM32_USB_USE_OTG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_USE_OTG1&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00326">326</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a839559aab882ed0a1b6d46aa9c228378" name="a839559aab882ed0a1b6d46aa9c228378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a839559aab882ed0a1b6d46aa9c228378">&#9670;&#160;</a></span>STM32_VDD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_VDD&#160;&#160;&#160;330U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00118">118</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0d44a6897e33506c2063e4acd4f03c40" name="a0d44a6897e33506c2063e4acd4f03c40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d44a6897e33506c2063e4acd4f03c40">&#9670;&#160;</a></span>STM32_VOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_VOS&#160;&#160;&#160;STM32_VOS_RANGE1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00073">73</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a3d89a31bf8ff315d8c13102cea1284ac" name="a3d89a31bf8ff315d8c13102cea1284ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d89a31bf8ff315d8c13102cea1284ac">&#9670;&#160;</a></span>STM32_WDG_USE_IWDG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_WDG_USE_IWDG&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00350">350</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a740c70d8d53d27f24aa460a064d0aba7" name="a740c70d8d53d27f24aa460a064d0aba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a740c70d8d53d27f24aa460a064d0aba7">&#9670;&#160;</a></span>STM32_WSPI_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_WSPI_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">qspip</span></td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00367">367</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="af0c177b007ab74d35a091fa9c46e3d3a" name="af0c177b007ab74d35a091fa9c46e3d3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0c177b007ab74d35a091fa9c46e3d3a">&#9670;&#160;</a></span>STM32_WSPI_OCTOSPI1_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_WSPI_OCTOSPI1_DMA_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00365">365</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0fcd195095ca151fa17a87a98d0701cf" name="a0fcd195095ca151fa17a87a98d0701cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fcd195095ca151fa17a87a98d0701cf">&#9670;&#160;</a></span>STM32_WSPI_OCTOSPI1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_WSPI_OCTOSPI1_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00363">363</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ab48984a3b58fac3c3046807976e46fd3" name="ab48984a3b58fac3c3046807976e46fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab48984a3b58fac3c3046807976e46fd3">&#9670;&#160;</a></span>STM32_WSPI_OCTOSPI1_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_WSPI_OCTOSPI1_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID_ANY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00361">361</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="aefa20f6b86cd175558aa2696be21f023" name="aefa20f6b86cd175558aa2696be21f023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefa20f6b86cd175558aa2696be21f023">&#9670;&#160;</a></span>STM32_WSPI_OCTOSPI1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_WSPI_OCTOSPI1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00359">359</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ae2a70cb83baef7c8856e1a9cf3c2c80d" name="ae2a70cb83baef7c8856e1a9cf3c2c80d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2a70cb83baef7c8856e1a9cf3c2c80d">&#9670;&#160;</a></span>STM32_WSPI_OCTOSPI1_PRESCALER_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_WSPI_OCTOSPI1_PRESCALER_VALUE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00357">357</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ae9ae29fc84e57692938d718368d0fcf0" name="ae9ae29fc84e57692938d718368d0fcf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9ae29fc84e57692938d718368d0fcf0">&#9670;&#160;</a></span>STM32_WSPI_OCTOSPI2_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_WSPI_OCTOSPI2_DMA_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00366">366</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0d80999ed559fbf7d4d1f5e7bad2be0c" name="a0d80999ed559fbf7d4d1f5e7bad2be0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d80999ed559fbf7d4d1f5e7bad2be0c">&#9670;&#160;</a></span>STM32_WSPI_OCTOSPI2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_WSPI_OCTOSPI2_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00364">364</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="ac3fb3831e5bedb73d9c5751de21d5ad1" name="ac3fb3831e5bedb73d9c5751de21d5ad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3fb3831e5bedb73d9c5751de21d5ad1">&#9670;&#160;</a></span>STM32_WSPI_OCTOSPI2_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_WSPI_OCTOSPI2_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID_ANY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00362">362</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a9e6df451fd3cece8d6c8b24007cca118" name="a9e6df451fd3cece8d6c8b24007cca118"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e6df451fd3cece8d6c8b24007cca118">&#9670;&#160;</a></span>STM32_WSPI_OCTOSPI2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_WSPI_OCTOSPI2_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00360">360</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a513c0315ff58c0e7942e6b4c5db273d7" name="a513c0315ff58c0e7942e6b4c5db273d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a513c0315ff58c0e7942e6b4c5db273d7">&#9670;&#160;</a></span>STM32_WSPI_OCTOSPI2_PRESCALER_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_WSPI_OCTOSPI2_PRESCALER_VALUE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00358">358</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a98ca011b13f0f1ad0d7af5d0b7e1ec18" name="a98ca011b13f0f1ad0d7af5d0b7e1ec18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98ca011b13f0f1ad0d7af5d0b7e1ec18">&#9670;&#160;</a></span>STM32_WSPI_USE_OCTOSPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_WSPI_USE_OCTOSPI1&#160;&#160;&#160;<a class="el" href="group__config.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00355">355</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a5bc1898633e6efc0c24ca2b3a4ae16fb" name="a5bc1898633e6efc0c24ca2b3a4ae16fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc1898633e6efc0c24ca2b3a4ae16fb">&#9670;&#160;</a></span>STM32_WSPI_USE_OCTOSPI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_WSPI_USE_OCTOSPI2&#160;&#160;&#160;<a class="el" href="group__config.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00356">356</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a528fc18da4c764aba8672962d3309555" name="a528fc18da4c764aba8672962d3309555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a528fc18da4c764aba8672962d3309555">&#9670;&#160;</a></span>STM32L4R5_MCUCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32L4R5_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00021">21</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a391eb486f5f9984459311a102f546f22" name="a391eb486f5f9984459311a102f546f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a391eb486f5f9984459311a102f546f22">&#9670;&#160;</a></span>STM32L4R5XX_MCUCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32L4R5XX_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00020">20</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
<a id="a665ba044bdfa2f11f35bbb39ec40458d" name="a665ba044bdfa2f11f35bbb39ec40458d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a665ba044bdfa2f11f35bbb39ec40458d">&#9670;&#160;</a></span>STM32L4XX_MCUCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32L4XX_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l4_09__mcuconf_8h_source.html#l00019">19</a> of file <a class="el" href="stm32l4_09__mcuconf_8h_source.html">stm32l4+_mcuconf.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Mar 22 2024 16:14:16 for APM:Libraries by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
