FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (C) 2013 NVIDIA Corporation
 */

#ifndef DRM_TEGRA_MIPI_PHY_H
#define DRM_TEGRA_MIPI_PHY_H

/*
 * D-PHY timing parameters
 *
 * A detailed description of these parameters can be found in the  MIPI
 * Alliance Specification for D-PHY, Section 5.9 "Global Operation Timing
 * Parameters".
 *
 * All parameters are specified in nanoseconds.
 */
struct mipi_dphy_timing {
	unsigned int clkmiss;
	unsigned int clkpost;
	unsigned int clkpre;
	unsigned int clkprepare;
	unsigned int clksettle;
	unsigned int clktermen;
	unsigned int clktrail;
	unsigned int clkzero;
	unsigned int dtermen;
	unsigned int eot;
	unsigned int hsexit;
	unsigned int hsprepare;
	unsigned int hszero;
	unsigned int hssettle;
	unsigned int hsskip;
	unsigned int hstrail;
	unsigned int init;
	unsigned int lpx;
/* bench 12547.2.0 e87fd0f2408f */
/* bench 12547.2.1 316499716cbe */
/* bench 12547.2.2 cdd834b82c46 */
/* bench 12547.2.3 779cd327def5 */
/* bench 12547.2.4 64b8507e09bd */
/* bench 12547.2.5 430e407550f1 */
/* bench 12547.2.6 1cc7e7bafae5 */
/* bench 12547.2.7 5744ffd97704 */
/* bench 12547.2.8 d6c116782a37 */
/* bench 12547.2.9 256468b31a1a */
	unsigned int taget;
/* bench 1593.1.0 9ac11aa888ad */
/* bench 1593.1.1 859f29fc0e2f */
/* bench 1593.1.2 77bd49df55c9 */
/* bench 1593.1.3 363979f1f92b */
/* bench 1593.1.4 962bab4c55f1 */
/* bench 1593.1.5 83c3a868d3d6 */
/* bench 1593.1.6 c8a77ece33fe */
/* bench 1593.1.7 fe980fd1aace */
/* bench 1593.1.8 71cf828b863a */
/* bench 1593.1.9 e2ba963072df */
/* bench 1593.1.10 38a306d29b37 */
/* bench 1593.1.11 16077ecd3d2c */
/* bench 1593.1.12 2da56c286ffc */
/* bench 1593.1.13 6f98f1771cf7 */
/* bench 1593.1.14 15eb030f0af4 */
	unsigned int tasure;
	unsigned int wakeup;
};

int mipi_dphy_timing_get_default(struct mipi_dphy_timing *timing,
				 unsigned long period);
int mipi_dphy_timing_validate(struct mipi_dphy_timing *timing,
			      unsigned long period);

#endif
