var classAxiXcf128Core =
[
    [ "mapping", "classAxiXcf128Core_1_1mapping.html", "classAxiXcf128Core_1_1mapping" ],
    [ "TPD_G", "classAxiXcf128Core.html#a67a837684e4f18c2d236ac1d053b419b", null ],
    [ "AXI_CLK_FREQ_G", "classAxiXcf128Core.html#a82571368c463a52e90b4676481bb0826", null ],
    [ "xcfInOut", "classAxiXcf128Core.html#a0e73496995e54b2085d5401f75922042", null ],
    [ "xcfOut", "classAxiXcf128Core.html#a58744a7e16fb13325b2f9bd5abbc16f2", null ],
    [ "axiReadMaster", "classAxiXcf128Core.html#ac847742920ba32301ddc91cf13d6f5fe", null ],
    [ "axiReadSlave", "classAxiXcf128Core.html#af5301f308dc850ff6d3b80315d2e644c", null ],
    [ "axiWriteMaster", "classAxiXcf128Core.html#abf08eac4311749af56c8ec14b1903091", null ],
    [ "axiWriteSlave", "classAxiXcf128Core.html#a0eb32e5fab67488b94fb47c9fe42e97f", null ],
    [ "axiClk", "classAxiXcf128Core.html#a7d8781c632c75ab0fdde6e592fd13d60", null ],
    [ "axiRst", "classAxiXcf128Core.html#a399a775bae9ae4819d5af6838a95e28e", null ],
    [ "ieee", "classAxiXcf128Core.html#a0a6af6eef40212dbaf130d57ce711256", null ],
    [ "std_logic_1164", "classAxiXcf128Core.html#acd03516902501cd1c7296a98e22c6fcb", null ],
    [ "numeric_std", "classAxiXcf128Core.html#a2edc34402b573437d5f25fa90ba4013e", null ],
    [ "StdRtlPkg", "classAxiXcf128Core.html#af2fe75efbe0a68c3fb806bb88b1a81ba", null ],
    [ "AxiLitePkg", "classAxiXcf128Core.html#af98a1f0df20cf0e5f0fdb9f5999ad782", null ],
    [ "AxiXcf128Pkg", "classAxiXcf128Core.html#a580c2c9876129b7b2035d56acbac70b6", null ],
    [ "unisim", "classAxiXcf128Core.html#a962f1c6a2adaac3e10a6f7fa3d111e01", null ],
    [ "vcomponents", "classAxiXcf128Core.html#aa1cb22e959d47364391e5eb4ef86927c", null ]
];