Files added: 0

Files removed: 0

File pairs compared: 152
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/pll_reset.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/pll_reset.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/grey_statistics/grey_statistics.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/grey_statistics/grey_statistics.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/mig_core/ip/mig_core/user_design/rtl/mig_core.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/mig_core/ip/mig_core/user_design/rtl/mig_core.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/io_channel/trigger_active.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/io_channel/trigger_active.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/u3v_format/adder/u3v_adder_47.xise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/u3v_format/adder/u3v_adder_47.xise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w97d32.xco | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w97d32.xco ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/u3_interface/u3_transfer/urb_mult/urb_mult.cgp | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/u3_interface/u3_transfer/urb_mult/urb_mult.cgp ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/stream_ctrl.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/stream_ctrl.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/ctrl_channel/spi_slave.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/ctrl_channel/spi_slave.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_fix/change_fifo/change_fifo.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_fix/change_fifo/change_fifo.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/coregen.cgp | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/coregen.cgp ; Verilog-SystemVerilog
  != F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/io_channel/strobe_extend.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/io_channel/strobe_extend.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/fifo_w65d256_pf180_pe6/fifo_w65d256_pf180_pe6.xise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/fifo_w65d256_pf180_pe6/fifo_w65d256_pf180_pe6.xise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/mig_core/ip/mig_core/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/mig_core/ip/mig_core/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/grey_statistics/grey_aoi_sel.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/grey_statistics/grey_aoi_sel.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/raw_wb/wb_aoi_sel.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/raw_wb/wb_aoi_sel.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/raw_wb/wb_mult/wb_mult_a17b17p34.ngc | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/raw_wb/wb_mult/wb_mult_a17b17p34.ngc ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/wrap_rd_logic.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/wrap_rd_logic.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/u3_interface/u3_transfer/urb_mult/urb_mult.xco | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/u3_interface/u3_transfer/urb_mult/urb_mult.xco ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w81d32.xise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w81d32.xise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/mig_core/ip/mig_core/user_design/rtl/mcb_controller/mcb_soft_calibration.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/mig_core/ip/mig_core/user_design/rtl/mcb_controller/mcb_soft_calibration.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/io_channel/strobe_mask.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/io_channel/strobe_mask.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w41d32.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w41d32.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_fix/change_fifo/change_fifo.ngc | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_fix/change_fifo/change_fifo.ngc ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w81d32.xco | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w81d32.xco ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sonyimx_if/sonyimx_if.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sonyimx_if/sonyimx_if.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w97d32.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w97d32.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/io_channel/circuit_dependent.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/io_channel/circuit_dependent.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/test_image.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/test_image.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w97d32.xise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w97d32.xise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/deser/deser_clk_gen_bufio2.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/deser/deser_clk_gen_bufio2.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w49d32.gise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w49d32.gise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/mig_core/ip/mig_core.cgp | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/mig_core/ip/mig_core.cgp ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/io_channel/linesource_and_useroutput.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/io_channel/linesource_and_useroutput.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_fix/data_fix.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_fix/data_fix.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/mig_core/ip/mig_core.gise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/mig_core/ip/mig_core.gise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w21d32.ngc | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w21d32.ngc ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w25d32.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w25d32.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/clock_reset/dcm_pix_10bit.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/clock_reset/dcm_pix_10bit.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/raw_wb/wb_mult/wb_mult_a17b17p34.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/raw_wb/wb_mult/wb_mult_a17b17p34.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/u3_interface/u3_transfer/urb_mult/urb_mult.ngc | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/u3_interface/u3_transfer/urb_mult/urb_mult.ngc ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/io_channel/led_ctrl.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/io_channel/led_ctrl.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/raw_wb/wb_gain.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/raw_wb/wb_gain.v ; Verilog-SystemVerilog
  != F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/raw_wb/wb_mult/_xmsgs/pn_parser.xmsgs | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/raw_wb/wb_mult/_xmsgs/pn_parser.xmsgs ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w25d32.ngc | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w25d32.ngc ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/ctrl_channel/gpif_reg_list.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/ctrl_channel/gpif_reg_list.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/fifo_w65d256_pf180_pe6/fifo_w65d256_pf180_pe6.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/fifo_w65d256_pf180_pe6/fifo_w65d256_pf180_pe6.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/ctrl_channel/timestamp.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/ctrl_channel/timestamp.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w81d32.ngc | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w81d32.ngc ; Verilog-SystemVerilog
  != F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/mer_sonyimx_u3x.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/mer_sonyimx_u3x.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/fifo_w65d256_pf180_pe6/fifo_w65d256_pf180_pe6.xco | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/fifo_w65d256_pf180_pe6/fifo_w65d256_pf180_pe6.xco ; Verilog-SystemVerilog
  != F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sonyimx_if/word_aligner.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sonyimx_if/word_aligner.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/raw_wb/wb_statis.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/raw_wb/wb_statis.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_fix/change_fifo/change_fifo.xco | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_fix/change_fifo/change_fifo.xco ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w49d32.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w49d32.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/raw_wb/wb_bayer_sel.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/raw_wb/wb_bayer_sel.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/raw_wb/wb_mult/wb_mult_a17b17p34.xco | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/raw_wb/wb_mult/wb_mult_a17b17p34.xco ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/fifo_w65d256_pf180_pe6/fifo_w65d256_pf180_pe6.gise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/fifo_w65d256_pf180_pe6/fifo_w65d256_pf180_pe6.gise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/deser/deser_data.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/deser/deser_data.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/u3v_format/adder/u3v_adder_47.gise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/u3v_format/adder/u3v_adder_47.gise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/deser/phase_detector.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/deser/phase_detector.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/io_channel/filter.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/io_channel/filter.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/ctrl_channel/mer_reg.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/ctrl_channel/mer_reg.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w25d32.gise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w25d32.gise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w49d32.ngc | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w49d32.ngc ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/mig_core/ip/mig_core/user_design/rtl/mcb_controller/iodrp_mcb_controller.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/mig_core/ip/mig_core/user_design/rtl/mcb_controller/iodrp_mcb_controller.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/io_channel/trigger_delay.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/io_channel/trigger_delay.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/interrupt.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/interrupt.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/u3_interface/u3_transfer/urb_mult/urb_mult.xise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/u3_interface/u3_transfer/urb_mult/urb_mult.xise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/clock_reset/dcm100.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/clock_reset/dcm100.v ; Verilog-SystemVerilog
  != F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/imx_sensor_ctrl/imx_sensor_ctrl.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/imx_sensor_ctrl/imx_sensor_ctrl.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/deser/deser_clk_gen_bufpll.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/deser/deser_clk_gen_bufpll.v ; Verilog-SystemVerilog
  != F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/_xmsgs/pn_parser.xmsgs | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/_xmsgs/pn_parser.xmsgs ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/raw_wb/wb_mult/wb_mult_a17b17p34.xise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/raw_wb/wb_mult/wb_mult_a17b17p34.xise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/fifo_w65d256_pf180_pe6/fifo_w65d256_pf180_pe6.ngc | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/fifo_w65d256_pf180_pe6/fifo_w65d256_pf180_pe6.ngc ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/raw_wb/raw_wb.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/raw_wb/raw_wb.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w81d32.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w81d32.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/grey_statistics/grey_statis.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/grey_statistics/grey_statis.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w21d32.xise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w21d32.xise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/mig_core/ip/custom_part/ddr3_sdram/components/k4b1g1646g-bch9.xml | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/mig_core/ip/custom_part/ddr3_sdram/components/k4b1g1646g-bch9.xml ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w25d32.xise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w25d32.xise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/io_channel/triggersource_sel.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/io_channel/triggersource_sel.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/data_channel.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/data_channel.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/clock_reset/clock_reset.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/clock_reset/clock_reset.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/u3v_format/adder/u3v_adder_47.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/u3v_format/adder/u3v_adder_47.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w49d32.xise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w49d32.xise ; Verilog-SystemVerilog
  != F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/u3v_format/u3v_format.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/u3v_format/u3v_format.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w41d32.xise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w41d32.xise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w21d32.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w21d32.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/fifo_w64d256_pf180_pe6/fifo_w64d256_pf180_pe6.ngc | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/fifo_w64d256_pf180_pe6/fifo_w64d256_pf180_pe6.ngc ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/deser/deserializer.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/deser/deserializer.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w41d32.gise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w41d32.gise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/clock_reset/dcm37.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/clock_reset/dcm37.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/mig_core/ip/mig_core/user_design/rtl/mcb_controller/iodrp_controller.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/mig_core/ip/mig_core/user_design/rtl/mcb_controller/iodrp_controller.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_fix/change_fifo/change_fifo.gise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_fix/change_fifo/change_fifo.gise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/u3_interface/u3_transfer/urb_mult/urb_mult.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/u3_interface/u3_transfer/urb_mult/urb_mult.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/io_channel/io_channel.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/io_channel/io_channel.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/pixelformat_sel.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/pixelformat_sel.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w97d32.ngc | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w97d32.ngc ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/data_align.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/data_align.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/u3v_format/adder/u3v_adder_47.xco | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/u3v_format/adder/u3v_adder_47.xco ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/clock_reset/dcm_pix_12bit.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/clock_reset/dcm_pix_12bit.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/clock_reset/dcm45.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/clock_reset/dcm45.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/fifo_w64d256_pf180_pe6/fifo_w64d256_pf180_pe6.gise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/fifo_w64d256_pf180_pe6/fifo_w64d256_pf180_pe6.gise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/sync_buffer.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/sync_buffer.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/clock_reset/reset_sync.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/clock_reset/reset_sync.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/u3_interface/u3_interface.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/u3_interface/u3_interface.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/mig_core/ip/mig_core/user_design/rtl/mcb_controller/mcb_raw_wrapper.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/mig_core/ip/mig_core/user_design/rtl/mcb_controller/mcb_raw_wrapper.v ; Verilog-SystemVerilog
  != F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/fifo_w65d256_pf180_pe6/_xmsgs/pn_parser.xmsgs | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/fifo_w65d256_pf180_pe6/_xmsgs/pn_parser.xmsgs ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/mig_core/ip/mig_core.xco | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/mig_core/ip/mig_core.xco ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/ctrl_channel/ctrl_channel.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/ctrl_channel/ctrl_channel.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/fifo_w64d256_pf180_pe6/fifo_w64d256_pf180_pe6.xco | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/fifo_w64d256_pf180_pe6/fifo_w64d256_pf180_pe6.xco ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/u3v_format/adder/coregen.cgp | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/u3v_format/adder/coregen.cgp ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/u3_interface/packet_switch.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/u3_interface/packet_switch.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w41d32.ngc | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w41d32.ngc ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/u3_interface/u3_transfer/u3_transfer.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/u3_interface/u3_transfer/u3_transfer.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/ctrl_channel/frame_buf_reg_list.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/ctrl_channel/frame_buf_reg_list.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w49d32.xco | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w49d32.xco ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/ctrl_channel/dna.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/ctrl_channel/dna.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w25d32.xco | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w25d32.xco ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_fix/change_fifo/change_fifo.xise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_fix/change_fifo/change_fifo.xise ; Verilog-SystemVerilog
  != F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/fifo_w64d256_pf180_pe6/_xmsgs/pn_parser.xmsgs | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/fifo_w64d256_pf180_pe6/_xmsgs/pn_parser.xmsgs ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/raw_wb/wb_mult/coregen.cgp | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/raw_wb/wb_mult/coregen.cgp ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/ctrl_channel/pix_reg_list.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/ctrl_channel/pix_reg_list.v ; Verilog-SystemVerilog
  != F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/u3v_format/adder/_xmsgs/pn_parser.xmsgs | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/u3v_format/adder/_xmsgs/pn_parser.xmsgs ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w21d32.xco | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w21d32.xco ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/frame_buffer.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/frame_buffer.v ; Verilog-SystemVerilog
  != F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/ctrl_channel/fix_reg_list.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/ctrl_channel/fix_reg_list.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w81d32.gise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w81d32.gise ; Verilog-SystemVerilog
  != F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/u3_interface/u3_transfer/urb_mult/_xmsgs/pn_parser.xmsgs | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/u3_interface/u3_transfer/urb_mult/_xmsgs/pn_parser.xmsgs ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/mig_core/ip/mig_core/user_design/rtl/memc_wrapper.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/mig_core/ip/mig_core/user_design/rtl/memc_wrapper.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/u3_if_iob.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/u3_if_iob.v ; Verilog-SystemVerilog
  != F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/mer_sonyimx_u3x.ucf | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/mer_sonyimx_u3x.ucf ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/u3v_format/adder/u3v_adder_47.ngc | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/u3v_format/adder/u3v_adder_47.ngc ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/raw_wb/wb_mult/wb_mult_a17b17p34.gise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/raw_wb/wb_mult/wb_mult_a17b17p34.gise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/mig_core/ip/mig_core.xise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/mig_core/ip/mig_core.xise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sonyimx_if/word_aligner_top.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sonyimx_if/word_aligner_top.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/ctrl_channel/sensor_reg_list.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/ctrl_channel/sensor_reg_list.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/wrap_wr_logic.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/wrap_wr_logic.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/fifo_w64d256_pf180_pe6/fifo_w64d256_pf180_pe6.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/fifo_w64d256_pf180_pe6/fifo_w64d256_pf180_pe6.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w41d32.xco | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w41d32.xco ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/ctrl_channel/osc_bufg_reg_list.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/ctrl_channel/osc_bufg_reg_list.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/clock_reset/infrastructure.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/clock_reset/infrastructure.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/u3_interface/u3_transfer/urb_mult/urb_mult.gise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/u3_interface/u3_transfer/urb_mult/urb_mult.gise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w97d32.gise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w97d32.gise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/io_channel/line_mode_and_inverter.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/io_channel/line_mode_and_inverter.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/mig_core/ip/mig_core/user_design/rtl/mcb_controller/mcb_ui_top.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/mig_core/ip/mig_core/user_design/rtl/mcb_controller/mcb_ui_top.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w21d32.gise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sync_buffer/fifo_bram/sync_buffer_fifo_bram_w21d32.gise ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/width_cut.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/width_cut.v ; Verilog-SystemVerilog
  != F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_fix/change_fifo/_xmsgs/pn_parser.xmsgs | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_fix/change_fifo/_xmsgs/pn_parser.xmsgs ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/data_channel/sonyimx_if/timing_decoder.v | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/data_channel/sonyimx_if/timing_decoder.v ; Verilog-SystemVerilog
  == F:\DAHENG\hw_mer\trunk\fpga_prj\mer-502-79u3x\src/frame_buffer/fifo_w64d256_pf180_pe6/fifo_w64d256_pf180_pe6.xise | F:\DAHENG\hw_mer\trunk\fpga_prj\mer-503-36u3x\src/frame_buffer/fifo_w64d256_pf180_pe6/fifo_w64d256_pf180_pe6.xise ; Verilog-SystemVerilog
