git clone --depth 1 --no-tags https://github.com/redclould/CS10920_ComputerOrganization.git f:/verilog_sva_gh_scraper/data/full_repos/408719179
git clone --depth 1 --no-tags https://github.com/tkgdsg/z80.git f:/verilog_sva_gh_scraper/data/full_repos/410135227
git clone --depth 1 --no-tags https://github.com/MonteJuanppy/Proyecto-de-Digitales-II.git f:/verilog_sva_gh_scraper/data/full_repos/413211366
git clone --depth 1 --no-tags https://github.com/Sahanaparu/codes.git f:/verilog_sva_gh_scraper/data/full_repos/413661650
git clone --depth 1 --no-tags https://github.com/Krutheeka-RKJ/Resume-Proofs.git f:/verilog_sva_gh_scraper/data/full_repos/414957445
git clone --depth 1 --no-tags https://github.com/sazJal/ssr-pl-platform.git f:/verilog_sva_gh_scraper/data/full_repos/415153200
git clone --depth 1 --no-tags https://github.com/saiharishk/Counter-2.git f:/verilog_sva_gh_scraper/data/full_repos/414528836
git clone --depth 1 --no-tags https://github.com/nptyagi920/Design-and-Implementation-of-a-Vending-Machine-Controller-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/417408111
git clone --depth 1 --no-tags https://github.com/idsdlab/system_programming_fa21.git f:/verilog_sva_gh_scraper/data/full_repos/417765606
git clone --depth 1 --no-tags https://github.com/varunmadhavam/microwatt_arty_led_new.git f:/verilog_sva_gh_scraper/data/full_repos/419590576
git clone --depth 1 --no-tags https://github.com/KaushikThumar/Shift-Register.git f:/verilog_sva_gh_scraper/data/full_repos/418553326
git clone --depth 1 --no-tags https://github.com/nicoladilillo/Lab-testing_and_fault_tolerance.git f:/verilog_sva_gh_scraper/data/full_repos/420364548
git clone --depth 1 --no-tags https://github.com/akshat1712/CS203-Project_2020CSB1068_2020CSB1112.git f:/verilog_sva_gh_scraper/data/full_repos/420458711
git clone --depth 1 --no-tags https://github.com/OlegGlo/2DA4.git f:/verilog_sva_gh_scraper/data/full_repos/418046133
git clone --depth 1 --no-tags https://github.com/stormteeth/verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/409085088
git clone --depth 1 --no-tags https://github.com/Saumya0206/TrafficSignal.git f:/verilog_sva_gh_scraper/data/full_repos/409337362
git clone --depth 1 --no-tags https://github.com/Kenji2021K/Gate-Level-Modeling-Part-2.git f:/verilog_sva_gh_scraper/data/full_repos/408547734
git clone --depth 1 --no-tags https://github.com/manoj9896/CS698-Hardware-Security.git f:/verilog_sva_gh_scraper/data/full_repos/410771158
git clone --depth 1 --no-tags https://github.com/puvali/CS-M152A.git f:/verilog_sva_gh_scraper/data/full_repos/415452455
git clone --depth 1 --no-tags https://github.com/ssemenidov/itmo-comp-arch-2021.git f:/verilog_sva_gh_scraper/data/full_repos/416063066
git clone --depth 1 --no-tags https://github.com/Abdulwadoodd/LumosRV.git f:/verilog_sva_gh_scraper/data/full_repos/415986787
git clone --depth 1 --no-tags https://github.com/gergoerdi/vtr-verilog-to-routing-issue-570.git f:/verilog_sva_gh_scraper/data/full_repos/415546730
git clone --depth 1 --no-tags https://github.com/chi1027/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/416002773
git clone --depth 1 --no-tags https://github.com/anall/bug-openlane_hang.git f:/verilog_sva_gh_scraper/data/full_repos/413860654
git clone --depth 1 --no-tags https://github.com/nakahara457/float-like-quire-posit.git f:/verilog_sva_gh_scraper/data/full_repos/414033199
git clone --depth 1 --no-tags https://github.com/Koteyko/CompArch.git f:/verilog_sva_gh_scraper/data/full_repos/416832563
git clone --depth 1 --no-tags https://github.com/tom23785886/LogicDesignLab3.git f:/verilog_sva_gh_scraper/data/full_repos/415768469
git clone --depth 1 --no-tags https://github.com/erickjmz/proyecto_dig_I.git f:/verilog_sva_gh_scraper/data/full_repos/413255637
git clone --depth 1 --no-tags https://github.com/saiharishk/D-Latch-using-NAND.git f:/verilog_sva_gh_scraper/data/full_repos/414514277
git clone --depth 1 --no-tags https://github.com/saiharishk/8-input-descending-order.git f:/verilog_sva_gh_scraper/data/full_repos/414511935
git clone --depth 1 --no-tags https://github.com/harrisonpham/randsack.git f:/verilog_sva_gh_scraper/data/full_repos/414822257
git clone --depth 1 --no-tags https://github.com/Embeddedroid/2_2.git f:/verilog_sva_gh_scraper/data/full_repos/411688380
git clone --depth 1 --no-tags https://github.com/yimy-liu/spi.git f:/verilog_sva_gh_scraper/data/full_repos/411734670
git clone --depth 1 --no-tags https://github.com/sasankauppuluri/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/413322247
git clone --depth 1 --no-tags https://github.com/marcotulio956/boring.cyclesLAOCII.git f:/verilog_sva_gh_scraper/data/full_repos/414733638
git clone --depth 1 --no-tags https://github.com/eilims/EE216A.git f:/verilog_sva_gh_scraper/data/full_repos/419105937
git clone --depth 1 --no-tags https://github.com/dirkmo/uartmaster.git f:/verilog_sva_gh_scraper/data/full_repos/419850319
git clone --depth 1 --no-tags https://github.com/Alvinsoor/RISC-V-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/418575746
git clone --depth 1 --no-tags https://github.com/bretthannigan/sensor-readout-board.git f:/verilog_sva_gh_scraper/data/full_repos/411694863
git clone --depth 1 --no-tags https://github.com/sghuang19/sme-309.git f:/verilog_sva_gh_scraper/data/full_repos/412433034
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/CellBased2013_preliminary.git f:/verilog_sva_gh_scraper/data/full_repos/410240729
git clone --depth 1 --no-tags https://github.com/sy2es94098/whack_a_mole.git f:/verilog_sva_gh_scraper/data/full_repos/412767542
git clone --depth 1 --no-tags https://github.com/Omid-SH/computer_structure_course.git f:/verilog_sva_gh_scraper/data/full_repos/408581188
git clone --depth 1 --no-tags https://github.com/grobereiner/L1-Arqui.git f:/verilog_sva_gh_scraper/data/full_repos/408591670
git clone --depth 1 --no-tags https://github.com/tom23785886/LogicDesignLab5.git f:/verilog_sva_gh_scraper/data/full_repos/415769470
git clone --depth 1 --no-tags https://github.com/Joshua-Vardeleon/Verliog-Calculator-with-Python-Middleware.git f:/verilog_sva_gh_scraper/data/full_repos/415198607
git clone --depth 1 --no-tags https://github.com/Mr-Bie/DigitalDesignLab.git f:/verilog_sva_gh_scraper/data/full_repos/415336204
git clone --depth 1 --no-tags https://github.com/hyunsu4020/TestLogic.git f:/verilog_sva_gh_scraper/data/full_repos/414900289
git clone --depth 1 --no-tags https://github.com/ryoon42894/Temperature-Sensor.git f:/verilog_sva_gh_scraper/data/full_repos/415658979
git clone --depth 1 --no-tags https://github.com/Stevensayhello/ELEC402_PROJ2_FOOD_DISPENSER.git f:/verilog_sva_gh_scraper/data/full_repos/415245914
git clone --depth 1 --no-tags https://github.com/max-blabla/CPU-2021.git f:/verilog_sva_gh_scraper/data/full_repos/416373182
git clone --depth 1 --no-tags https://github.com/tslotboom/cme_433_lab_3.git f:/verilog_sva_gh_scraper/data/full_repos/420218372
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/CellBased2012_final.git f:/verilog_sva_gh_scraper/data/full_repos/418092601
git clone --depth 1 --no-tags https://github.com/Xiaodx912/AlicePU.git f:/verilog_sva_gh_scraper/data/full_repos/419784561
git clone --depth 1 --no-tags https://github.com/KartikayIITRpr/Home-Automation.git f:/verilog_sva_gh_scraper/data/full_repos/420061820
git clone --depth 1 --no-tags https://github.com/someone755/arty_s7_playground.git f:/verilog_sva_gh_scraper/data/full_repos/417911555
git clone --depth 1 --no-tags https://github.com/cstandy/dsp-fir-filter.git f:/verilog_sva_gh_scraper/data/full_repos/417914610
git clone --depth 1 --no-tags https://github.com/JackyPro/FPGA-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/419538859
git clone --depth 1 --no-tags https://github.com/adatiaaman/Parking-System.git f:/verilog_sva_gh_scraper/data/full_repos/420470618
git clone --depth 1 --no-tags https://github.com/2000Varun/Iverilog.git f:/verilog_sva_gh_scraper/data/full_repos/416468745
git clone --depth 1 --no-tags https://github.com/saiharishk/Counter-3.git f:/verilog_sva_gh_scraper/data/full_repos/414530804
git clone --depth 1 --no-tags https://github.com/BilalDawood01/Digital_Systems_Design_B02G1.git f:/verilog_sva_gh_scraper/data/full_repos/414752440
git clone --depth 1 --no-tags https://github.com/riagus99/HDLBits_solution.git f:/verilog_sva_gh_scraper/data/full_repos/414844553
git clone --depth 1 --no-tags https://github.com/nameer1811/HDL-Bits.git f:/verilog_sva_gh_scraper/data/full_repos/417366146
git clone --depth 1 --no-tags https://github.com/VicidominiLab/SYLAP.git f:/verilog_sva_gh_scraper/data/full_repos/416231581
git clone --depth 1 --no-tags https://github.com/siweinstock/aes-cryptoprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/419063262
git clone --depth 1 --no-tags https://github.com/shubaspb/es8psk.git f:/verilog_sva_gh_scraper/data/full_repos/409898699
git clone --depth 1 --no-tags https://github.com/APChehadi/ECEN-2350-Digital-Logic.git f:/verilog_sva_gh_scraper/data/full_repos/408072127
git clone --depth 1 --no-tags https://github.com/K10SHI/SIMPLIFY.git f:/verilog_sva_gh_scraper/data/full_repos/408454248
git clone --depth 1 --no-tags https://github.com/tomlingb/Miniscule-Instruction-Set-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/408668758
git clone --depth 1 --no-tags https://github.com/hongzhengTian/Associative-Processor-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/408322139
git clone --depth 1 --no-tags https://github.com/johnheo/numlock-ee354.git f:/verilog_sva_gh_scraper/data/full_repos/408264550
git clone --depth 1 --no-tags https://github.com/ProgMiner/Lab_FunctionalCircuitry.git f:/verilog_sva_gh_scraper/data/full_repos/409268245
git clone --depth 1 --no-tags https://github.com/yxx137/ece550-project.git f:/verilog_sva_gh_scraper/data/full_repos/409063734
git clone --depth 1 --no-tags https://github.com/youmna2023/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/409254386
git clone --depth 1 --no-tags https://github.com/khushboo30shah/Synchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/408387041
git clone --depth 1 --no-tags https://github.com/jaydenferrer/ECE241-Digital-Sytems-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/412263240
git clone --depth 1 --no-tags https://github.com/rupal13g/AND-n-OR-GATE-basic-gates-.git f:/verilog_sva_gh_scraper/data/full_repos/414231251
git clone --depth 1 --no-tags https://github.com/rahelmiz/ECE369A-labs-9-16.git f:/verilog_sva_gh_scraper/data/full_repos/419114694
git clone --depth 1 --no-tags https://github.com/luke-griffiths/ECE2300.git f:/verilog_sva_gh_scraper/data/full_repos/408248409
git clone --depth 1 --no-tags https://github.com/FaustineHui/EC605_HW.git f:/verilog_sva_gh_scraper/data/full_repos/408267470
git clone --depth 1 --no-tags https://github.com/YehorKrapovnytskyi/FPGA_digital_filters.git f:/verilog_sva_gh_scraper/data/full_repos/408254297
git clone --depth 1 --no-tags https://github.com/ClaudiaGolino06/ISA.git f:/verilog_sva_gh_scraper/data/full_repos/416713698
git clone --depth 1 --no-tags https://github.com/alexeychurchill/rgb_led_pwm.git f:/verilog_sva_gh_scraper/data/full_repos/417322123
git clone --depth 1 --no-tags https://github.com/Carissa-moodley/FOMU-logic-analyser.git f:/verilog_sva_gh_scraper/data/full_repos/416752183
git clone --depth 1 --no-tags https://github.com/Jacksonacc877/Pipeline_CPU_with_cache.git f:/verilog_sva_gh_scraper/data/full_repos/409838016
git clone --depth 1 --no-tags https://github.com/youmna2023/SBqM.git f:/verilog_sva_gh_scraper/data/full_repos/409197121
git clone --depth 1 --no-tags https://github.com/chzam1/HW1.git f:/verilog_sva_gh_scraper/data/full_repos/408790665
git clone --depth 1 --no-tags https://github.com/UNIMing/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/409259817
git clone --depth 1 --no-tags https://github.com/9cats/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/409552005
git clone --depth 1 --no-tags https://github.com/Khavari97/Digital-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/411583158
git clone --depth 1 --no-tags https://github.com/eric900115/LogicDesignLab.git f:/verilog_sva_gh_scraper/data/full_repos/409652885
git clone --depth 1 --no-tags https://github.com/chzam1/EEGR735.git f:/verilog_sva_gh_scraper/data/full_repos/409808816
git clone --depth 1 --no-tags https://github.com/JohnForssander/CPEN311Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/409702170
git clone --depth 1 --no-tags https://github.com/kremnev8/VerilogStudy.git f:/verilog_sva_gh_scraper/data/full_repos/409707581
git clone --depth 1 --no-tags https://github.com/PutawanDE/Logic_Lab10.git f:/verilog_sva_gh_scraper/data/full_repos/418031379
git clone --depth 1 --no-tags https://github.com/asp-image-dsp/lab-dsp-fpga-tp6.git f:/verilog_sva_gh_scraper/data/full_repos/419896026
git clone --depth 1 --no-tags https://github.com/RyanHunter-DV/rhNetIP_pru.git f:/verilog_sva_gh_scraper/data/full_repos/419755709
git clone --depth 1 --no-tags https://github.com/jrmoulton/Vivado-MUX-array.git f:/verilog_sva_gh_scraper/data/full_repos/419836802
git clone --depth 1 --no-tags https://github.com/SamirFarhat17/logic-structures.git f:/verilog_sva_gh_scraper/data/full_repos/411499548
