<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Global Net Report</h1>
        <p>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)</p>
        <p>Date: Tue May  9 22:20:27 2023
</p>
        <h2>Global Nets Information</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> GB Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</td>
                <td>(1156, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td>1452</td>
            </tr>
            <tr>
                <td>2</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</td>
                <td>(1152, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td>1034</td>
            </tr>
            <tr>
                <td>3</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0</td>
                <td>(1155, 162)</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_Y</td>
                <td>866</td>
            </tr>
            <tr>
                <td>4</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0</td>
                <td>(1153, 162)</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_Y</td>
                <td>44</td>
            </tr>
            <tr>
                <td>5</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0</td>
                <td>(1154, 162)</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_Y</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>I/O to GB Connections</h2>
        <p>(none)</p>
        <h2>Fabric to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]_CLK_GATING_AND2:Y</td>
                <td>(308, 171)</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_0_Z[1]_CLK_GATING</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2:Y</td>
                <td>(300, 171)</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z_CLK_GATING</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>3</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</td>
                <td>(512, 2)</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>(0, 5)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>(0, 5)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC Input Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> CCC Location </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</td>
                <td>(512, 2)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:REF_CLK_0</td>
                <td>(0, 5)</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Local Nets to RGB Connections</h2>
        <p>(none)</p>
        <h2>Global Nets to RGB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
                <th/>
                <th> RGB Location </th>
                <th> Local Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</td>
                <td>(1156, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td>1452</td>
                <td>1</td>
                <td>(576, 178)</td>
                <td>753</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(576, 205)</td>
                <td>683</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(576, 232)</td>
                <td>16</td>
            </tr>
            <tr>
                <td>2</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</td>
                <td>(1152, 162)</td>
                <td>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td>1034</td>
                <td>1</td>
                <td>(576, 177)</td>
                <td>475</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(576, 204)</td>
                <td>547</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(576, 231)</td>
                <td>12</td>
            </tr>
            <tr>
                <td>3</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0</td>
                <td>(1155, 162)</td>
                <td>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_Y</td>
                <td>866</td>
                <td>1</td>
                <td>(580, 179)</td>
                <td>427</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(580, 206)</td>
                <td>427</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(580, 233)</td>
                <td>12</td>
            </tr>
            <tr>
                <td>4</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0</td>
                <td>(1153, 162)</td>
                <td>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_Y</td>
                <td>44</td>
                <td>1</td>
                <td>(579, 177)</td>
                <td>25</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(579, 204)</td>
                <td>16</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(579, 231)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>5</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0</td>
                <td>(1154, 162)</td>
                <td>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_Y</td>
                <td>1</td>
                <td/>
                <td>(577, 14)</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Clock Signals Summary</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>The number of clock signals through  H-Chip Global resources</td>
                <td>2</td>
            </tr>
            <tr>
                <td>The number of clock signals through     Row Global resources</td>
                <td>6</td>
            </tr>
            <tr>
                <td>The number of clock signals through  Sector Global resources</td>
                <td>23</td>
            </tr>
            <tr>
                <td>The number of clock signals through Cluster Global resources</td>
                <td>322</td>
            </tr>
        </table>
        <p/>
    </body>
</html>
