<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW2AR-18C" pn="GW2AR-LV18QN88C8/I7">gw2ar18c-000</Device>
    <FileList>
        <File path="src/SMS/jt89/jt89.v" type="file.verilog" enable="1"/>
        <File path="src/SMS/jt89/jt89_mixer.v" type="file.verilog" enable="1"/>
        <File path="src/SMS/jt89/jt89_noise.v" type="file.verilog" enable="1"/>
        <File path="src/SMS/jt89/jt89_tone.v" type="file.verilog" enable="1"/>
        <File path="src/SMS/jt89/jt89_vol.v" type="file.verilog" enable="1"/>
        <File path="src/audio_drive.v.v" type="file.verilog" enable="1"/>
        <File path="src/bitshift.v" type="file.verilog" enable="1"/>
        <File path="src/clockdiv.v" type="file.verilog" enable="1"/>
        <File path="src/crc16.v" type="file.verilog" enable="1"/>
        <File path="src/dpram.v" type="file.verilog" enable="1"/>
        <File path="src/expslot.v" type="file.verilog" enable="1"/>
        <File path="src/flash.v" type="file.verilog" enable="1"/>
        <File path="src/gowin/clk108m.v" type="file.verilog" enable="1"/>
        <File path="src/gowin/clk135m.v" type="file.verilog" enable="1"/>
        <File path="src/gowin/clk135m27.v" type="file.verilog" enable="1"/>
        <File path="src/hdmi/audio_clock_regeneration_packet.sv" type="file.verilog" enable="1"/>
        <File path="src/hdmi/audio_info_frame.sv" type="file.verilog" enable="1"/>
        <File path="src/hdmi/audio_sample_packet.sv" type="file.verilog" enable="1"/>
        <File path="src/hdmi/auxiliary_video_information_info_frame.sv" type="file.verilog" enable="1"/>
        <File path="src/hdmi/hdmi.sv" type="file.verilog" enable="1"/>
        <File path="src/hdmi/packet_assembler.sv" type="file.verilog" enable="1"/>
        <File path="src/hdmi/packet_picker.sv" type="file.verilog" enable="1"/>
        <File path="src/hdmi/serializer.sv" type="file.verilog" enable="1"/>
        <File path="src/hdmi/source_product_description_info_frame.sv" type="file.verilog" enable="1"/>
        <File path="src/hdmi/tmds_channel.sv" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jt2413.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_acc.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_csr.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_div.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_eg.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_eg_cnt.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_eg_comb.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_eg_ctrl.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_eg_final.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_eg_pure.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_eg_step.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_exprom.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_lfo.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_logsin.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_mmr.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_noise.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_op.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_pg.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_pg_comb.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_pg_inc.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_pg_rhy.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_pg_sum.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_pm.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_reg.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_reg_ch.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_sh.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_sh_rst.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_single_acc.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_slot_cnt.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopl_timers.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopll_mmr.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopll_reg.v" type="file.verilog" enable="1"/>
        <File path="src/jtopl/hdl/jtopll_reg_ch.v" type="file.verilog" enable="1"/>
        <File path="src/megaram.v" type="file.verilog" enable="1"/>
        <File path="src/megarom.v" type="file.verilog" enable="1"/>
        <File path="src/memory_controller.v" type="file.verilog" enable="1"/>
        <File path="src/mmapper.v" type="file.verilog" enable="1"/>
        <File path="src/pinfilter.v" type="file.verilog" enable="1"/>
        <File path="src/rom.v" type="file.verilog" enable="1"/>
        <File path="src/sd_reader.sv" type="file.verilog" enable="1"/>
        <File path="src/sdcmd_ctrl.sv" type="file.verilog" enable="1"/>
        <File path="src/sdram.v" type="file.verilog" enable="1"/>
        <File path="src/top.v" type="file.verilog" enable="1"/>
        <File path="src/ws2812.v" type="file.verilog" enable="1"/>
        <File path="src/OCM/ese_mixer.vhd" type="file.vhdl" enable="1"/>
        <File path="src/OCM/sound/dac/esepwm.vhd" type="file.vhdl" enable="1"/>
        <File path="src/OCM/sound/filter/esefir5.vhd" type="file.vhdl" enable="1"/>
        <File path="src/OCM/sound/filter/tapram.vhd" type="file.vhdl" enable="1"/>
        <File path="src/OCM/sound/lpf/lpf.vhd" type="file.vhdl" enable="1"/>
        <File path="src/OCM/sound/scc/megaram.vhd" type="file.vhdl" enable="1"/>
        <File path="src/OCM/sound/scc/scc_wave.vhd" type="file.vhdl" enable="1"/>
        <File path="src/OCM/sound/scc/tb/ram.vhd" type="file.vhdl" enable="1"/>
        <File path="src/PSG_YM2149/YM2149.vhdl" type="file.vhdl" enable="1"/>
        <File path="src/SMS/jt89/jt89.vhd" type="file.vhdl" enable="1"/>
        <File path="src/SMS/vdp.vhd" type="file.vhdl" enable="1"/>
        <File path="src/SMS/vdp_background.vhd" type="file.vhdl" enable="1"/>
        <File path="src/SMS/vdp_cram.vhd" type="file.vhdl" enable="1"/>
        <File path="src/SMS/vdp_main.vhd" type="file.vhdl" enable="1"/>
        <File path="src/SMS/vdp_sprite_shifter.vhd" type="file.vhdl" enable="1"/>
        <File path="src/SMS/vdp_sprites.vhd" type="file.vhdl" enable="1"/>
        <File path="src/SMS/video.vhd" type="file.vhdl" enable="1"/>
        <File path="src/VM2413/attacktable.vhd" type="file.vhdl" enable="1"/>
        <File path="src/VM2413/controller.vhd" type="file.vhdl" enable="1"/>
        <File path="src/VM2413/envelopegenerator.vhd" type="file.vhdl" enable="1"/>
        <File path="src/VM2413/envelopememory.vhd" type="file.vhdl" enable="1"/>
        <File path="src/VM2413/feedbackmemory.vhd" type="file.vhdl" enable="1"/>
        <File path="src/VM2413/lineartable.vhd" type="file.vhdl" enable="1"/>
        <File path="src/VM2413/operator.vhd" type="file.vhdl" enable="1"/>
        <File path="src/VM2413/opll.vhd" type="file.vhdl" enable="1"/>
        <File path="src/VM2413/outputgenerator.vhd" type="file.vhdl" enable="1"/>
        <File path="src/VM2413/outputmemory.vhd" type="file.vhdl" enable="1"/>
        <File path="src/VM2413/phasegenerator.vhd" type="file.vhdl" enable="1"/>
        <File path="src/VM2413/phasememory.vhd" type="file.vhdl" enable="1"/>
        <File path="src/VM2413/registermemory.vhd" type="file.vhdl" enable="1"/>
        <File path="src/VM2413/sinetable.vhd" type="file.vhdl" enable="1"/>
        <File path="src/VM2413/slotcounter.vhd" type="file.vhdl" enable="1"/>
        <File path="src/VM2413/temporalmixer.vhd" type="file.vhdl" enable="1"/>
        <File path="src/VM2413/vm2413.vhd" type="file.vhdl" enable="1"/>
        <File path="src/VM2413/voicememory.vhd" type="file.vhdl" enable="1"/>
        <File path="src/VM2413/voicerom.vhd" type="file.vhdl" enable="1"/>
        <File path="src/top.cst" type="file.cst" enable="1"/>
        <File path="src/top.sdc" type="file.sdc" enable="1"/>
    </FileList>
</Project>
