{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614406214121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614406214126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 27 09:10:14 2021 " "Processing started: Sat Feb 27 09:10:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614406214126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614406214126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614406214126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614406214477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nr.electronics/fpga/fpga.verilog#5_d-trigger/02_d_flip_flop_theory/sr_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file /nr.electronics/fpga/fpga.verilog#5_d-trigger/02_d_flip_flop_theory/sr_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_latch " "Found entity 1: sr_latch" {  } { { "../../sr_latch.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/sr_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614406221151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614406221151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nr.electronics/fpga/fpga.verilog#5_d-trigger/02_d_flip_flop_theory/d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file /nr.electronics/fpga/fpga.verilog#5_d-trigger/02_d_flip_flop_theory/d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "../../d_latch.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/d_latch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614406221152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614406221152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nr.electronics/fpga/fpga.verilog#5_d-trigger/02_d_flip_flop_theory/d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file /nr.electronics/fpga/fpga.verilog#5_d-trigger/02_d_flip_flop_theory/d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "../../d_flip_flop.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/d_flip_flop.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614406221153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614406221153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nr.electronics/fpga/fpga.verilog#5_d-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v 1 1 " "Found 1 design units, including 1 entities, in source file /nr.electronics/fpga/fpga.verilog#5_d-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10_lite " "Found entity 1: de10_lite" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614406221154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614406221154 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10_lite " "Elaborating entity \"de10_lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614406221178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop d_flip_flop:d_flip_flop " "Elaborating entity \"d_flip_flop\" for hierarchy \"d_flip_flop:d_flip_flop\"" {  } { { "../de10_lite.v" "d_flip_flop" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614406221179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch d_flip_flop:d_flip_flop\|d_latch:master " "Elaborating entity \"d_latch\" for hierarchy \"d_flip_flop:d_flip_flop\|d_latch:master\"" {  } { { "../../d_flip_flop.v" "master" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/d_flip_flop.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614406221180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_latch d_flip_flop:d_flip_flop\|d_latch:master\|sr_latch:sr_latch " "Elaborating entity \"sr_latch\" for hierarchy \"d_flip_flop:d_flip_flop\|d_latch:master\|sr_latch:sr_latch\"" {  } { { "../../d_latch.v" "sr_latch" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/d_latch.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614406221181 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1614406221446 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614406221455 "|de10_lite|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614406221455 "|de10_lite|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614406221455 "|de10_lite|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614406221455 "|de10_lite|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614406221455 "|de10_lite|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614406221455 "|de10_lite|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614406221455 "|de10_lite|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614406221455 "|de10_lite|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1614406221455 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1614406221504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614406221773 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614406221773 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614406221789 "|de10_lite|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614406221789 "|de10_lite|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614406221789 "|de10_lite|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614406221789 "|de10_lite|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614406221789 "|de10_lite|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614406221789 "|de10_lite|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614406221789 "|de10_lite|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614406221789 "|de10_lite|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614406221789 "|de10_lite|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614406221789 "|de10_lite|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614406221789 "|de10_lite|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614406221789 "|de10_lite|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../de10_lite.v" "" { Text "D:/NR.electronics/FPGA/FPGA.Verilog#5_D-trigger/02_d_flip_flop_theory/synthesis/de10_lite/de10_lite.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614406221789 "|de10_lite|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1614406221789 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614406221790 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614406221790 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614406221790 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614406221790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614406221797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 27 09:10:21 2021 " "Processing ended: Sat Feb 27 09:10:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614406221797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614406221797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614406221797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614406221797 ""}
