Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  6 17:27:05 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/sigmoid_top_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k325tffg676-2
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------+--------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|                            Instance                            |                               Module                               | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------------------------------------+--------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                                                   |                                                              (top) |        126 |        126 |       0 |    0 |  78 |      0 |      0 |          5 |
|   bd_0_i                                                       |                                                               bd_0 |        126 |        126 |       0 |    0 |  78 |      0 |      0 |          5 |
|     hls_inst                                                   |                                                    bd_0_hls_inst_0 |        126 |        126 |       0 |    0 |  78 |      0 |      0 |          5 |
|       (hls_inst)                                               |                                                    bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|       inst                                                     |                                        bd_0_hls_inst_0_sigmoid_top |        126 |        126 |       0 |    0 |  78 |      0 |      0 |          5 |
|         (inst)                                                 |                                        bd_0_hls_inst_0_sigmoid_top |         17 |         17 |       0 |    0 |  51 |      0 |      0 |          1 |
|         dcmp_64ns_64ns_1_2_no_dsp_1_U1                         |            bd_0_hls_inst_0_sigmoid_top_dcmp_64ns_64ns_1_2_no_dsp_1 |         77 |         77 |       0 |    0 |  27 |      0 |      0 |          0 |
|           (dcmp_64ns_64ns_1_2_no_dsp_1_U1)                     |            bd_0_hls_inst_0_sigmoid_top_dcmp_64ns_64ns_1_2_no_dsp_1 |         35 |         35 |       0 |    0 |  27 |      0 |      0 |          0 |
|           sigmoid_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u         |         bd_0_hls_inst_0_sigmoid_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip |         42 |         42 |       0 |    0 |   0 |      0 |      0 |          0 |
|         mac_mulsub_9s_16ns_19ns_19_4_1_U6                      |         bd_0_hls_inst_0_sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          1 |
|           sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U | bd_0_hls_inst_0_sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          1 |
|         mul_8ns_6ns_13_1_1_U2                                  |                     bd_0_hls_inst_0_sigmoid_top_mul_8ns_6ns_13_1_1 |          4 |          4 |       0 |    0 |   0 |      0 |      0 |          1 |
|         mul_8ns_8ns_16_1_1_U5                                  |                     bd_0_hls_inst_0_sigmoid_top_mul_8ns_8ns_16_1_1 |          4 |          4 |       0 |    0 |   0 |      0 |      0 |          1 |
|         mul_9s_7ns_16_1_1_U4                                   |                      bd_0_hls_inst_0_sigmoid_top_mul_9s_7ns_16_1_1 |         24 |         24 |       0 |    0 |   0 |      0 |      0 |          1 |
+----------------------------------------------------------------+--------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


