$date
	Fri Nov  9 16:10:19 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100fs
$end
$scope module half_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
x"
x!
$end
#100
1$
#200
0$
1#
#300
1$
#700
1"
#1000
0!
