<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_higig_header_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx_higig_header_t Struct Reference</h1><!-- doxytag: class="cvmx_higig_header_t" -->
<p><code>#include &lt;<a class="el" href="cvmx-higig_8h_source.html">cvmx-higig.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" >union {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a27c39823b21174d53f706a061ef5cbf5">u32</a></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;struct {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#aee46e9b71f5b4cb8034eebb75734ebba">start</a>:8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8-bits of Preamble indicating start of frame  <a href="#ad4523b132863b035fc891f0616308e43"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#af6168fd7a9db54728e4fbcec4060b799">hgi</a>:2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HiGig interface format indicator 00 = Reserved 01 = Pure preamble - IEEE standard framing of 10GE 10 = XGS header - framing based on XGS family definition In this format, the default length of the header is 12 bytes and additional bytes are indicated by the HDR_EXT_LEN field 11 = Reserved.  <a href="#a46ec5ef1bda6305841d76ed3b3a4f4df"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a336176601868f2e6ea709911b6b236c0">cng_high</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Congestion Bit High flag.  <a href="#ab0387ef53b030ef1703d27fcb062ec3f"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#aeab5064659c1d1ed02983f7797aaf98b">hdr_ext_len</a>:3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This field is valid only if the HGI field is a b'10' and it indicates the extension to the standard 12-bytes of XGS HiGig header.  <a href="#a9c6c14fb7cda3735c1bbc8ab3cc99a3a"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#aa4c58bf40cb66c2a1f3b4d6895a5acc8">src_modid_6</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This field is valid only if the HGI field is a b'10' and it represents Bit 6 of SRC_MODID (bits 4:0 are in Byte 4 and bit 5 is in Byte 9).  <a href="#a5e34f79c3241de4bad1c1aee98f2a841"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a697aedfb4b0111cdf3604df7be194325">dst_modid_6</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This field is valid only if the HGI field is a b'10' and it represents Bit 6 of DST_MODID (bits 4:0 are in Byte 7 and bit 5 is in Byte 9).  <a href="#a6cfb90dd00770ee32b916d6f0fdc674e"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a11be0d6fb7891d24b15ad387e0d9c7f0">vid_high</a>:8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8-bits of the VLAN tag information  <a href="#ac4fb506ec4554c53a4d29d058122a61d"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#aefe333babc64021c57e7a94f6b3b7374">vid_low</a>:8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8 bits LSB of the VLAN tag information  <a href="#a7750e3e1a8d7252170ed51554845996a"></a><br/></td></tr>
<tr><td class="memItemLeft" valign="top">&nbsp;&nbsp;&nbsp;}&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a009b7ac1d6e452814ee559606b5c6888">s</a></td></tr>
<tr><td class="memItemLeft" valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__higig__header__t.html#abd7656536c91caa4c7111535b2d8aa5e">dw0</a></td></tr>
<tr><td class="memItemLeft" >union {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a27c39823b21174d53f706a061ef5cbf5">u32</a></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;struct {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a580a7394483bf5b89f738b2326278705">src_modid_low</a>:5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bits 4:0 of Module ID of the source module on which the packet ingress (bit 5 is in Byte 9 and bit 6 Is in Byte 1).  <a href="#a643bb053b1a9fe918d505c2ae907457d"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a94bb239cdce2dd5a7588ce14fc104c62">opcode</a>:3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">XGS HiGig op-code, indicating the type of packet 000 = Control frames used for CPU to CPU communications 001 = Unicast packet with destination resolved; The packet can be either Layer 2 unicast packet or L3 unicast packet that was routed in the ingress chip.  <a href="#a3c18a97dac8cacfe4c809ffcaf99423a"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a447501b849689683f98dc91583431ec1">pfm</a>:2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Three Port Filtering Modes (0, 1, 2) used in handling registed/unregistered multicast (unknown L2 multicast and IPMC) packets.  <a href="#ac767d77f72d4b7147ad6a46c490c30d8"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a79db7aed922b04ab23ac3c4157a2cc6d">src_port_tgid</a>:6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">If the MSB of this field is set, then it indicates the LAG the packet ingressed on, else it represents the physical port the packet ingressed on.  <a href="#a054e0f73ca614e1788e8e60934719d25"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#ac7d290afcb73abf13c0709c1ce313a2b">dst_port</a>:5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port number of destination port on which the packet needs to egress.  <a href="#a5ea97c0b62173cac5bc8a30bb4404ca0"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a0eac2c1f4d5f44b2f7b3f9f5d6616847">priority</a>:3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This is the internal priority of the packet.  <a href="#a234b2810d26e69a6ef6448bbecf7de00"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#ac340bfc2f174ebc3b5a41fb2dbf5e899">header_type</a>:2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates the format of the next 4 bytes of the XGS HiGig header 00 = Overlay 1 (default) 01 = Overlay 2 (Classification Tag) 10 = Reserved 11 = Reserved.  <a href="#a811cf9b198fe245c6d0a1b4870b51788"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#aa9d027bcf8969a529a2ceffe7f3b1bbe">cng_low</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Semantics of CNG_HIGH and CNG_LOW are as follows: The following encodings are to make it backward compatible: [CNG_HIGH, CNG_LOW] - COLOR [0, 0] ­ Packet is green [0, 1] ­ Packet is red [1, 1] ­ Packet is yellow [1, 0] ­ Undefined.  <a href="#a34158c07d7026da6f23b87410dd34d3a"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a19f83fcc02c5f91a430a75976937e786">dst_modid_low</a>:5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bits [4-: 0] of Module ID of the destination port on which the packet needs to egress.  <a href="#a4dabcb7081362025fb2ddd682c2a5290"></a><br/></td></tr>
<tr><td class="memItemLeft" valign="top">&nbsp;&nbsp;&nbsp;}&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a2a531ffc3e397bdbd3af72e87013810d">s</a></td></tr>
<tr><td class="memItemLeft" valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__higig__header__t.html#af0f0fe5b3ff4434452b5929b575e420e">dw1</a></td></tr>
<tr><td class="memItemLeft" >union {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a27c39823b21174d53f706a061ef5cbf5">u32</a></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;struct {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a623bd860f21ff43a4b3a7c0577648c59">dst_t</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Destination Trunk: Indicates that the destination port is a member of a trunk group.  <a href="#a72ac8b06858d85513cd15b37b92eb911"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a4ed101554973a93b01abd5c64e534d24">dst_tgid</a>:3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Destination Trunk Group ID: Trunk group ID of the destination port.  <a href="#a7f6de05a0eab73960a273dd34906f297"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a42e5e4c06f9d70a07c9e90594b1d16f2">ingress_tagged</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ingress Tagged: Indicates whether the packet was tagged when it originally ingressed the system.  <a href="#a192476d33b3a258c3f49414f2b13349a"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#afc1555b2c3ac87f7a98c177d3ad2fd8e">mirror_only</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mirror Only: XGS 1/2 mode: Indicates that the packet was switched and only needs to be mirrored.  <a href="#add19ad4a385e236c5e16a952951dfd9b"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#aabbf18127a0c0e557c467fdd6d1b134f">mirror_done</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mirroring Done: XGS1/2 mode: Indicates that the packet was mirrored and may still need to be switched.  <a href="#a275d5435aa4fd744662cb1cac5b16ec4"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#ae9031f5fe128b586110d2431603c75c6">mirror</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mirror: XGS3 mode: a mirror copy packet.  <a href="#af265c78fb2ffc636de66cc44b3808d45"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a48c904e8846e8295876b0d884adadfef">src_modid_5</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Source Module ID: Bit 5 of Src_ModID (bits 4:0 are in byte 4 and bit 6 is in byte 1).  <a href="#a6e1e979c94f3122f8b08f0c3bf2c613a"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#ad94efa1c4eaef19f7cb426ff59d3bf4b">dst_modid_5</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Destination Module ID: Bit 5 of Dst_ModID (bits 4:0 are in byte 7 and bit 6 is in byte 1).  <a href="#a7d35bf7ad44c545ba1beeb201386b847"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#ab25992d344d596277e40866ad93a0c9b">l3</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">L3: Indicates that the packet is L3 switched.  <a href="#a41ae8f67b836106f9adf4ba1605ed06b"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a7302c44e26c31b91bdc9364ae4e781ca">label_present</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Label Present: Indicates that header contains a 20-bit VC label: HiGig+ added field.  <a href="#adec66f09bdb7b09ebc22531edeb88c25"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a858ed65f1f0c88cb571bddcfb403e463">vc_label_16_19</a>:4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VC Label: Bits 19:16 of VC label: HiGig+ added field.  <a href="#ac4edecc112e86572a92ab9b8eda06b59"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a90c4c83b63cff30975e11a11fcfd03ee">vc_label_0_15</a>:16</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VC Label: Bits 15:0 of VC label: HiGig+ added field.  <a href="#aaf6b825b6183f37423f3c0d46a83e83f"></a><br/></td></tr>
<tr><td class="memItemLeft" valign="top">&nbsp;&nbsp;&nbsp;}&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a210873e33268a854ed82cdd126b5be24">o1</a></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;struct {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a022c800c432e07ee6089381ead921b9e">classification</a>:16</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Classification tag information from the HiGig device FFP.  <a href="#a096ed036bd74b997162fb03bf9151f15"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a7e7d26967dd21a606b25b3f474be2bcb">reserved_0_15</a>:16</td></tr>
<tr><td class="memItemLeft" valign="top">&nbsp;&nbsp;&nbsp;}&nbsp;&nbsp;&nbsp;<a class="el" href="structcvmx__higig__header__t.html#a7aac249e34bad71df2356f2bf1548781">o2</a></td></tr>
<tr><td class="memItemLeft" valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__higig__header__t.html#a62b52fa8b984a89b4edccf079ba04b9f">dw2</a></td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a022c800c432e07ee6089381ead921b9e"></a><!-- doxytag: member="cvmx_higig_header_t::classification" ref="a022c800c432e07ee6089381ead921b9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#a022c800c432e07ee6089381ead921b9e">cvmx_higig_header_t::classification</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Classification tag information from the HiGig device FFP. </p>

</div>
</div>
<a class="anchor" id="a336176601868f2e6ea709911b6b236c0"></a><!-- doxytag: member="cvmx_higig_header_t::cng_high" ref="a336176601868f2e6ea709911b6b236c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#a336176601868f2e6ea709911b6b236c0">cvmx_higig_header_t::cng_high</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Congestion Bit High flag. </p>

</div>
</div>
<a class="anchor" id="aa9d027bcf8969a529a2ceffe7f3b1bbe"></a><!-- doxytag: member="cvmx_higig_header_t::cng_low" ref="aa9d027bcf8969a529a2ceffe7f3b1bbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#aa9d027bcf8969a529a2ceffe7f3b1bbe">cvmx_higig_header_t::cng_low</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Semantics of CNG_HIGH and CNG_LOW are as follows: The following encodings are to make it backward compatible: [CNG_HIGH, CNG_LOW] - COLOR [0, 0] ­ Packet is green [0, 1] ­ Packet is red [1, 1] ­ Packet is yellow [1, 0] ­ Undefined. </p>

</div>
</div>
<a class="anchor" id="ad94efa1c4eaef19f7cb426ff59d3bf4b"></a><!-- doxytag: member="cvmx_higig_header_t::dst_modid_5" ref="ad94efa1c4eaef19f7cb426ff59d3bf4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#ad94efa1c4eaef19f7cb426ff59d3bf4b">cvmx_higig_header_t::dst_modid_5</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Destination Module ID: Bit 5 of Dst_ModID (bits 4:0 are in byte 7 and bit 6 is in byte 1). </p>

</div>
</div>
<a class="anchor" id="a697aedfb4b0111cdf3604df7be194325"></a><!-- doxytag: member="cvmx_higig_header_t::dst_modid_6" ref="a697aedfb4b0111cdf3604df7be194325" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#a697aedfb4b0111cdf3604df7be194325">cvmx_higig_header_t::dst_modid_6</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This field is valid only if the HGI field is a b'10' and it represents Bit 6 of DST_MODID (bits 4:0 are in Byte 7 and bit 5 is in Byte 9). </p>
<p>). For HGI field value of b'01' this field should be b'1'. For all other values of HGI it is don't care. </p>

</div>
</div>
<a class="anchor" id="a19f83fcc02c5f91a430a75976937e786"></a><!-- doxytag: member="cvmx_higig_header_t::dst_modid_low" ref="a19f83fcc02c5f91a430a75976937e786" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#a19f83fcc02c5f91a430a75976937e786">cvmx_higig_header_t::dst_modid_low</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bits [4-: 0] of Module ID of the destination port on which the packet needs to egress. </p>

</div>
</div>
<a class="anchor" id="ac7d290afcb73abf13c0709c1ce313a2b"></a><!-- doxytag: member="cvmx_higig_header_t::dst_port" ref="ac7d290afcb73abf13c0709c1ce313a2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#ac7d290afcb73abf13c0709c1ce313a2b">cvmx_higig_header_t::dst_port</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Port number of destination port on which the packet needs to egress. </p>

</div>
</div>
<a class="anchor" id="a623bd860f21ff43a4b3a7c0577648c59"></a><!-- doxytag: member="cvmx_higig_header_t::dst_t" ref="a623bd860f21ff43a4b3a7c0577648c59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#a623bd860f21ff43a4b3a7c0577648c59">cvmx_higig_header_t::dst_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Destination Trunk: Indicates that the destination port is a member of a trunk group. </p>

</div>
</div>
<a class="anchor" id="a4ed101554973a93b01abd5c64e534d24"></a><!-- doxytag: member="cvmx_higig_header_t::dst_tgid" ref="a4ed101554973a93b01abd5c64e534d24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#a4ed101554973a93b01abd5c64e534d24">cvmx_higig_header_t::dst_tgid</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Destination Trunk Group ID: Trunk group ID of the destination port. </p>
<p>The DO_NOT_LEARN bit is overlaid on the second bit of this field. </p>

</div>
</div>
<a class="anchor" id="abd7656536c91caa4c7111535b2d8aa5e"></a><!-- doxytag: member="cvmx_higig_header_t::dw0" ref="abd7656536c91caa4c7111535b2d8aa5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   <a class="el" href="structcvmx__higig__header__t.html#abd7656536c91caa4c7111535b2d8aa5e">cvmx_higig_header_t::dw0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af0f0fe5b3ff4434452b5929b575e420e"></a><!-- doxytag: member="cvmx_higig_header_t::dw1" ref="af0f0fe5b3ff4434452b5929b575e420e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   <a class="el" href="structcvmx__higig__header__t.html#af0f0fe5b3ff4434452b5929b575e420e">cvmx_higig_header_t::dw1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a62b52fa8b984a89b4edccf079ba04b9f"></a><!-- doxytag: member="cvmx_higig_header_t::dw2" ref="a62b52fa8b984a89b4edccf079ba04b9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   <a class="el" href="structcvmx__higig__header__t.html#a62b52fa8b984a89b4edccf079ba04b9f">cvmx_higig_header_t::dw2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aeab5064659c1d1ed02983f7797aaf98b"></a><!-- doxytag: member="cvmx_higig_header_t::hdr_ext_len" ref="aeab5064659c1d1ed02983f7797aaf98b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#aeab5064659c1d1ed02983f7797aaf98b">cvmx_higig_header_t::hdr_ext_len</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This field is valid only if the HGI field is a b'10' and it indicates the extension to the standard 12-bytes of XGS HiGig header. </p>
<p>Each unit represents 4 bytes, giving a total of 16 additional extension bytes. Value of b'101', b'110' and b'111' are reserved. For HGI field value of b'01' this field should be b'01'. For all other values of HGI it is don't care. </p>

</div>
</div>
<a class="anchor" id="ac340bfc2f174ebc3b5a41fb2dbf5e899"></a><!-- doxytag: member="cvmx_higig_header_t::header_type" ref="ac340bfc2f174ebc3b5a41fb2dbf5e899" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#ac340bfc2f174ebc3b5a41fb2dbf5e899">cvmx_higig_header_t::header_type</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates the format of the next 4 bytes of the XGS HiGig header 00 = Overlay 1 (default) 01 = Overlay 2 (Classification Tag) 10 = Reserved 11 = Reserved. </p>

</div>
</div>
<a class="anchor" id="af6168fd7a9db54728e4fbcec4060b799"></a><!-- doxytag: member="cvmx_higig_header_t::hgi" ref="af6168fd7a9db54728e4fbcec4060b799" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#af6168fd7a9db54728e4fbcec4060b799">cvmx_higig_header_t::hgi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>HiGig interface format indicator 00 = Reserved 01 = Pure preamble - IEEE standard framing of 10GE 10 = XGS header - framing based on XGS family definition In this format, the default length of the header is 12 bytes and additional bytes are indicated by the HDR_EXT_LEN field 11 = Reserved. </p>

</div>
</div>
<a class="anchor" id="a42e5e4c06f9d70a07c9e90594b1d16f2"></a><!-- doxytag: member="cvmx_higig_header_t::ingress_tagged" ref="a42e5e4c06f9d70a07c9e90594b1d16f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#a42e5e4c06f9d70a07c9e90594b1d16f2">cvmx_higig_header_t::ingress_tagged</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Ingress Tagged: Indicates whether the packet was tagged when it originally ingressed the system. </p>

</div>
</div>
<a class="anchor" id="ab25992d344d596277e40866ad93a0c9b"></a><!-- doxytag: member="cvmx_higig_header_t::l3" ref="ab25992d344d596277e40866ad93a0c9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#ab25992d344d596277e40866ad93a0c9b">cvmx_higig_header_t::l3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>L3: Indicates that the packet is L3 switched. </p>

</div>
</div>
<a class="anchor" id="a7302c44e26c31b91bdc9364ae4e781ca"></a><!-- doxytag: member="cvmx_higig_header_t::label_present" ref="a7302c44e26c31b91bdc9364ae4e781ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#a7302c44e26c31b91bdc9364ae4e781ca">cvmx_higig_header_t::label_present</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Label Present: Indicates that header contains a 20-bit VC label: HiGig+ added field. </p>

</div>
</div>
<a class="anchor" id="ae9031f5fe128b586110d2431603c75c6"></a><!-- doxytag: member="cvmx_higig_header_t::mirror" ref="ae9031f5fe128b586110d2431603c75c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#ae9031f5fe128b586110d2431603c75c6">cvmx_higig_header_t::mirror</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Mirror: XGS3 mode: a mirror copy packet. </p>
<p>XGS1/2 mode: Indicates that the packet was switched and only needs to be mirrored. </p>

</div>
</div>
<a class="anchor" id="aabbf18127a0c0e557c467fdd6d1b134f"></a><!-- doxytag: member="cvmx_higig_header_t::mirror_done" ref="aabbf18127a0c0e557c467fdd6d1b134f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#aabbf18127a0c0e557c467fdd6d1b134f">cvmx_higig_header_t::mirror_done</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Mirroring Done: XGS1/2 mode: Indicates that the packet was mirrored and may still need to be switched. </p>

</div>
</div>
<a class="anchor" id="afc1555b2c3ac87f7a98c177d3ad2fd8e"></a><!-- doxytag: member="cvmx_higig_header_t::mirror_only" ref="afc1555b2c3ac87f7a98c177d3ad2fd8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#afc1555b2c3ac87f7a98c177d3ad2fd8e">cvmx_higig_header_t::mirror_only</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Mirror Only: XGS 1/2 mode: Indicates that the packet was switched and only needs to be mirrored. </p>

</div>
</div>
<a class="anchor" id="a210873e33268a854ed82cdd126b5be24"></a><!-- doxytag: member="cvmx_higig_header_t::o1" ref="a210873e33268a854ed82cdd126b5be24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="structcvmx__higig__header__t.html#a210873e33268a854ed82cdd126b5be24">cvmx_higig_header_t::o1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7aac249e34bad71df2356f2bf1548781"></a><!-- doxytag: member="cvmx_higig_header_t::o2" ref="a7aac249e34bad71df2356f2bf1548781" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="structcvmx__higig__header__t.html#a7aac249e34bad71df2356f2bf1548781">cvmx_higig_header_t::o2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a94bb239cdce2dd5a7588ce14fc104c62"></a><!-- doxytag: member="cvmx_higig_header_t::opcode" ref="a94bb239cdce2dd5a7588ce14fc104c62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#a94bb239cdce2dd5a7588ce14fc104c62">cvmx_higig_header_t::opcode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>XGS HiGig op-code, indicating the type of packet 000 = Control frames used for CPU to CPU communications 001 = Unicast packet with destination resolved; The packet can be either Layer 2 unicast packet or L3 unicast packet that was routed in the ingress chip. </p>
<p>010 = Broadcast or unknown Unicast packet or unknown multicast, destined to all members of the VLAN 011 = L2 Multicast packet, destined to all ports of the group indicated in the L2MC_INDEX which is overlayed on DST_PORT/DST_MODID fields 100 = IP Multicast packet, destined to all ports of the group indicated in the IPMC_INDEX which is overlayed on DST_PORT/DST_MODID fields 101 = Reserved 110 = Reserved 111 = Reserved </p>

</div>
</div>
<a class="anchor" id="a447501b849689683f98dc91583431ec1"></a><!-- doxytag: member="cvmx_higig_header_t::pfm" ref="a447501b849689683f98dc91583431ec1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#a447501b849689683f98dc91583431ec1">cvmx_higig_header_t::pfm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Three Port Filtering Modes (0, 1, 2) used in handling registed/unregistered multicast (unknown L2 multicast and IPMC) packets. </p>
<p>This field is used when OPCODE is 011 or 100 Semantics of PFM bits are as follows; For registered L2 multicast packets: PFM= 0 ­ Flood to VLAN PFM= 1 or 2 ­ Send to group members in the L2MC table For unregistered L2 multicast packets: PFM= 0 or 1 ­ Flood to VLAN PFM= 2 ­ Drop the packet </p>

</div>
</div>
<a class="anchor" id="a0eac2c1f4d5f44b2f7b3f9f5d6616847"></a><!-- doxytag: member="cvmx_higig_header_t::priority" ref="a0eac2c1f4d5f44b2f7b3f9f5d6616847" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#a0eac2c1f4d5f44b2f7b3f9f5d6616847">cvmx_higig_header_t::priority</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This is the internal priority of the packet. </p>
<p>This internal priority will go through COS_SEL mapping registers to map to the actual MMU queues. </p>

</div>
</div>
<a class="anchor" id="a7e7d26967dd21a606b25b3f474be2bcb"></a><!-- doxytag: member="cvmx_higig_header_t::reserved_0_15" ref="a7e7d26967dd21a606b25b3f474be2bcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#a7e7d26967dd21a606b25b3f474be2bcb">cvmx_higig_header_t::reserved_0_15</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2a531ffc3e397bdbd3af72e87013810d"></a><!-- doxytag: member="cvmx_higig_header_t::s" ref="a2a531ffc3e397bdbd3af72e87013810d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="structcvmx__higig__header__t.html#a009b7ac1d6e452814ee559606b5c6888">cvmx_higig_header_t::s</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a009b7ac1d6e452814ee559606b5c6888"></a><!-- doxytag: member="cvmx_higig_header_t::s" ref="a009b7ac1d6e452814ee559606b5c6888" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="structcvmx__higig__header__t.html#a009b7ac1d6e452814ee559606b5c6888">cvmx_higig_header_t::s</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a48c904e8846e8295876b0d884adadfef"></a><!-- doxytag: member="cvmx_higig_header_t::src_modid_5" ref="a48c904e8846e8295876b0d884adadfef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#a48c904e8846e8295876b0d884adadfef">cvmx_higig_header_t::src_modid_5</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Source Module ID: Bit 5 of Src_ModID (bits 4:0 are in byte 4 and bit 6 is in byte 1). </p>

</div>
</div>
<a class="anchor" id="aa4c58bf40cb66c2a1f3b4d6895a5acc8"></a><!-- doxytag: member="cvmx_higig_header_t::src_modid_6" ref="aa4c58bf40cb66c2a1f3b4d6895a5acc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#aa4c58bf40cb66c2a1f3b4d6895a5acc8">cvmx_higig_header_t::src_modid_6</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This field is valid only if the HGI field is a b'10' and it represents Bit 6 of SRC_MODID (bits 4:0 are in Byte 4 and bit 5 is in Byte 9). </p>
<p>For HGI field value of b'01' this field should be b'0'. For all other values of HGI it is don't care. </p>

</div>
</div>
<a class="anchor" id="a580a7394483bf5b89f738b2326278705"></a><!-- doxytag: member="cvmx_higig_header_t::src_modid_low" ref="a580a7394483bf5b89f738b2326278705" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#a580a7394483bf5b89f738b2326278705">cvmx_higig_header_t::src_modid_low</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bits 4:0 of Module ID of the source module on which the packet ingress (bit 5 is in Byte 9 and bit 6 Is in Byte 1). </p>

</div>
</div>
<a class="anchor" id="a79db7aed922b04ab23ac3c4157a2cc6d"></a><!-- doxytag: member="cvmx_higig_header_t::src_port_tgid" ref="a79db7aed922b04ab23ac3c4157a2cc6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#a79db7aed922b04ab23ac3c4157a2cc6d">cvmx_higig_header_t::src_port_tgid</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>If the MSB of this field is set, then it indicates the LAG the packet ingressed on, else it represents the physical port the packet ingressed on. </p>

</div>
</div>
<a class="anchor" id="aee46e9b71f5b4cb8034eebb75734ebba"></a><!-- doxytag: member="cvmx_higig_header_t::start" ref="aee46e9b71f5b4cb8034eebb75734ebba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#aee46e9b71f5b4cb8034eebb75734ebba">cvmx_higig_header_t::start</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>8-bits of Preamble indicating start of frame </p>

</div>
</div>
<a class="anchor" id="a27c39823b21174d53f706a061ef5cbf5"></a><!-- doxytag: member="cvmx_higig_header_t::u32" ref="a27c39823b21174d53f706a061ef5cbf5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#a27c39823b21174d53f706a061ef5cbf5">cvmx_higig_header_t::u32</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a90c4c83b63cff30975e11a11fcfd03ee"></a><!-- doxytag: member="cvmx_higig_header_t::vc_label_0_15" ref="a90c4c83b63cff30975e11a11fcfd03ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#a90c4c83b63cff30975e11a11fcfd03ee">cvmx_higig_header_t::vc_label_0_15</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>VC Label: Bits 15:0 of VC label: HiGig+ added field. </p>

</div>
</div>
<a class="anchor" id="a858ed65f1f0c88cb571bddcfb403e463"></a><!-- doxytag: member="cvmx_higig_header_t::vc_label_16_19" ref="a858ed65f1f0c88cb571bddcfb403e463" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#a858ed65f1f0c88cb571bddcfb403e463">cvmx_higig_header_t::vc_label_16_19</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>VC Label: Bits 19:16 of VC label: HiGig+ added field. </p>

</div>
</div>
<a class="anchor" id="a11be0d6fb7891d24b15ad387e0d9c7f0"></a><!-- doxytag: member="cvmx_higig_header_t::vid_high" ref="a11be0d6fb7891d24b15ad387e0d9c7f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#a11be0d6fb7891d24b15ad387e0d9c7f0">cvmx_higig_header_t::vid_high</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>8-bits of the VLAN tag information </p>

</div>
</div>
<a class="anchor" id="aefe333babc64021c57e7a94f6b3b7374"></a><!-- doxytag: member="cvmx_higig_header_t::vid_low" ref="aefe333babc64021c57e7a94f6b3b7374" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__higig__header__t.html#aefe333babc64021c57e7a94f6b3b7374">cvmx_higig_header_t::vid_low</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>8 bits LSB of the VLAN tag information </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="cvmx-higig_8h_source.html">cvmx-higig.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
