<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>cacheinfo.c source code [codebrowser/util/cacheinfo.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/util/cacheinfo.c'; var root_path = '../..'; var data_path = '../../../data';</script>
<script src='../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='..'>codebrowser</a>/<a href='./'>util</a>/<a href='cacheinfo.c.html'>cacheinfo.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * cacheinfo.c - helpers to query the host about its caches</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (C) 2017, Emilio G. Cota &lt;cota@braap.org&gt;</i></td></tr>
<tr><th id="5">5</th><td><i> * License: GNU GPL, version 2 or later.</i></td></tr>
<tr><th id="6">6</th><td><i> *   See the COPYING file in the top-level directory.</i></td></tr>
<tr><th id="7">7</th><td><i> */</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="../include/qemu/osdep.h.html">"qemu/osdep.h"</a></u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><em>int</em> <dfn class="decl def" id="qemu_icache_linesize" title='qemu_icache_linesize' data-ref="qemu_icache_linesize">qemu_icache_linesize</dfn> = <var>0</var>;</td></tr>
<tr><th id="12">12</th><td><em>int</em> <dfn class="decl def" id="qemu_dcache_linesize" title='qemu_dcache_linesize' data-ref="qemu_dcache_linesize">qemu_dcache_linesize</dfn> = <var>0</var>;</td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><i>/*</i></td></tr>
<tr><th id="15">15</th><td><i> * Operating system specific detection mechanisms.</i></td></tr>
<tr><th id="16">16</th><td><i> */</i></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#<span data-ppcond="18">if</span> defined(<span class="macro" data-ref="_M/_AIX">_AIX</span>)</u></td></tr>
<tr><th id="19">19</th><td><u># include &lt;sys/systemcfg.h&gt;</u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><em>static</em> <em>void</em> sys_cache_info(<em>int</em> *isize, <em>int</em> *dsize)</td></tr>
<tr><th id="22">22</th><td>{</td></tr>
<tr><th id="23">23</th><td>    *isize = _system_configuration.icache_line;</td></tr>
<tr><th id="24">24</th><td>    *dsize = _system_configuration.dcache_line;</td></tr>
<tr><th id="25">25</th><td>}</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#<span data-ppcond="18">elif</span> defined(<span class="macro" data-ref="_M/_WIN32">_WIN32</span>)</u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><em>static</em> <em>void</em> sys_cache_info(<em>int</em> *isize, <em>int</em> *dsize)</td></tr>
<tr><th id="30">30</th><td>{</td></tr>
<tr><th id="31">31</th><td>    SYSTEM_LOGICAL_PROCESSOR_INFORMATION *buf;</td></tr>
<tr><th id="32">32</th><td>    DWORD size = <var>0</var>;</td></tr>
<tr><th id="33">33</th><td>    BOOL success;</td></tr>
<tr><th id="34">34</th><td>    size_t i, n;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td>    <i>/* Check for the required buffer size first.  Note that if the zero</i></td></tr>
<tr><th id="37">37</th><td><i>       size we use for the probe results in success, then there is no</i></td></tr>
<tr><th id="38">38</th><td><i>       data available; fail in that case.  */</i></td></tr>
<tr><th id="39">39</th><td>    success = GetLogicalProcessorInformation(<var>0</var>, &amp;size);</td></tr>
<tr><th id="40">40</th><td>    <b>if</b> (success || GetLastError() != ERROR_INSUFFICIENT_BUFFER) {</td></tr>
<tr><th id="41">41</th><td>        <b>return</b>;</td></tr>
<tr><th id="42">42</th><td>    }</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>    n = size / <b>sizeof</b>(SYSTEM_LOGICAL_PROCESSOR_INFORMATION);</td></tr>
<tr><th id="45">45</th><td>    size = n * <b>sizeof</b>(SYSTEM_LOGICAL_PROCESSOR_INFORMATION);</td></tr>
<tr><th id="46">46</th><td>    buf = g_new0(SYSTEM_LOGICAL_PROCESSOR_INFORMATION, n);</td></tr>
<tr><th id="47">47</th><td>    <b>if</b> (!GetLogicalProcessorInformation(buf, &amp;size)) {</td></tr>
<tr><th id="48">48</th><td>        <b>goto</b> fail;</td></tr>
<tr><th id="49">49</th><td>    }</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>    <b>for</b> (i = <var>0</var>; i &lt; n; i++) {</td></tr>
<tr><th id="52">52</th><td>        <b>if</b> (buf[i].Relationship == RelationCache</td></tr>
<tr><th id="53">53</th><td>            &amp;&amp; buf[i].Cache.Level == <var>1</var>) {</td></tr>
<tr><th id="54">54</th><td>            <b>switch</b> (buf[i].Cache.Type) {</td></tr>
<tr><th id="55">55</th><td>            <b>case</b> CacheUnified:</td></tr>
<tr><th id="56">56</th><td>                *isize = *dsize = buf[i].Cache.LineSize;</td></tr>
<tr><th id="57">57</th><td>                <b>break</b>;</td></tr>
<tr><th id="58">58</th><td>            <b>case</b> CacheInstruction:</td></tr>
<tr><th id="59">59</th><td>                *isize = buf[i].Cache.LineSize;</td></tr>
<tr><th id="60">60</th><td>                <b>break</b>;</td></tr>
<tr><th id="61">61</th><td>            <b>case</b> CacheData:</td></tr>
<tr><th id="62">62</th><td>                *dsize = buf[i].Cache.LineSize;</td></tr>
<tr><th id="63">63</th><td>                <b>break</b>;</td></tr>
<tr><th id="64">64</th><td>            <b>default</b>:</td></tr>
<tr><th id="65">65</th><td>                <b>break</b>;</td></tr>
<tr><th id="66">66</th><td>            }</td></tr>
<tr><th id="67">67</th><td>        }</td></tr>
<tr><th id="68">68</th><td>    }</td></tr>
<tr><th id="69">69</th><td> fail:</td></tr>
<tr><th id="70">70</th><td>    g_free(buf);</td></tr>
<tr><th id="71">71</th><td>}</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><u>#<span data-ppcond="18">elif</span> defined(<span class="macro" data-ref="_M/__APPLE__">__APPLE__</span>) \</u></td></tr>
<tr><th id="74">74</th><td><u>      || defined(<span class="macro" data-ref="_M/__FreeBSD__">__FreeBSD__</span>) || defined(<span class="macro" data-ref="_M/__FreeBSD_kernel__">__FreeBSD_kernel__</span>)</u></td></tr>
<tr><th id="75">75</th><td><u># include &lt;sys/sysctl.h&gt;</u></td></tr>
<tr><th id="76">76</th><td><u># if defined(__APPLE__)</u></td></tr>
<tr><th id="77">77</th><td><u>#  define SYSCTL_CACHELINE_NAME "hw.cachelinesize"</u></td></tr>
<tr><th id="78">78</th><td><u># else</u></td></tr>
<tr><th id="79">79</th><td><u>#  define SYSCTL_CACHELINE_NAME "machdep.cacheline_size"</u></td></tr>
<tr><th id="80">80</th><td><u># endif</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><em>static</em> <em>void</em> sys_cache_info(<em>int</em> *isize, <em>int</em> *dsize)</td></tr>
<tr><th id="83">83</th><td>{</td></tr>
<tr><th id="84">84</th><td>    <i>/* There's only a single sysctl for both I/D cache line sizes.  */</i></td></tr>
<tr><th id="85">85</th><td>    <em>long</em> size;</td></tr>
<tr><th id="86">86</th><td>    size_t len = <b>sizeof</b>(size);</td></tr>
<tr><th id="87">87</th><td>    <b>if</b> (!sysctlbyname(SYSCTL_CACHELINE_NAME, &amp;size, &amp;len, NULL, <var>0</var>)) {</td></tr>
<tr><th id="88">88</th><td>        *isize = *dsize = size;</td></tr>
<tr><th id="89">89</th><td>    }</td></tr>
<tr><th id="90">90</th><td>}</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#<span data-ppcond="18">else</span></u></td></tr>
<tr><th id="93">93</th><td><i  data-doc="sys_cache_info">/* POSIX */</i></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="sys_cache_info" title='sys_cache_info' data-type='void sys_cache_info(int * isize, int * dsize)' data-ref="sys_cache_info">sys_cache_info</dfn>(<em>int</em> *<dfn class="local col1 decl" id="1isize" title='isize' data-type='int *' data-ref="1isize">isize</dfn>, <em>int</em> *<dfn class="local col2 decl" id="2dsize" title='dsize' data-type='int *' data-ref="2dsize">dsize</dfn>)</td></tr>
<tr><th id="96">96</th><td>{</td></tr>
<tr><th id="97">97</th><td><u># <span data-ppcond="97">ifdef</span> <a class="macro" href="../../include/x86_64-linux-gnu/bits/confname.h.html#470" data-ref="_M/_SC_LEVEL1_ICACHE_LINESIZE">_SC_LEVEL1_ICACHE_LINESIZE</a></u></td></tr>
<tr><th id="98">98</th><td>    *<a class="local col1 ref" href="#1isize" title='isize' data-ref="1isize">isize</a> = <a class="ref" href="../../include/unistd.h.html#sysconf" title='sysconf' data-ref="sysconf">sysconf</a>(<a class="macro" href="../../include/x86_64-linux-gnu/bits/confname.h.html#470" title="_SC_LEVEL1_ICACHE_LINESIZE" data-ref="_M/_SC_LEVEL1_ICACHE_LINESIZE">_SC_LEVEL1_ICACHE_LINESIZE</a>);</td></tr>
<tr><th id="99">99</th><td><u># <span data-ppcond="97">endif</span></u></td></tr>
<tr><th id="100">100</th><td><u># <span data-ppcond="100">ifdef</span> <a class="macro" href="../../include/x86_64-linux-gnu/bits/confname.h.html#476" data-ref="_M/_SC_LEVEL1_DCACHE_LINESIZE">_SC_LEVEL1_DCACHE_LINESIZE</a></u></td></tr>
<tr><th id="101">101</th><td>    *<a class="local col2 ref" href="#2dsize" title='dsize' data-ref="2dsize">dsize</a> = <a class="ref" href="../../include/unistd.h.html#sysconf" title='sysconf' data-ref="sysconf">sysconf</a>(<a class="macro" href="../../include/x86_64-linux-gnu/bits/confname.h.html#476" title="_SC_LEVEL1_DCACHE_LINESIZE" data-ref="_M/_SC_LEVEL1_DCACHE_LINESIZE">_SC_LEVEL1_DCACHE_LINESIZE</a>);</td></tr>
<tr><th id="102">102</th><td><u># <span data-ppcond="100">endif</span></u></td></tr>
<tr><th id="103">103</th><td>}</td></tr>
<tr><th id="104">104</th><td><u>#<span data-ppcond="18">endif</span> /* sys_cache_info */</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i>/*</i></td></tr>
<tr><th id="107">107</th><td><i> * Architecture (+ OS) specific detection mechanisms.</i></td></tr>
<tr><th id="108">108</th><td><i> */</i></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><u>#<span data-ppcond="110">if</span> defined(<span class="macro" data-ref="_M/__aarch64__">__aarch64__</span>)</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><em>static</em> <em>void</em> arch_cache_info(<em>int</em> *isize, <em>int</em> *dsize)</td></tr>
<tr><th id="113">113</th><td>{</td></tr>
<tr><th id="114">114</th><td>    <b>if</b> (*isize == <var>0</var> || *dsize == <var>0</var>) {</td></tr>
<tr><th id="115">115</th><td>        <em>unsigned</em> <em>long</em> ctr;</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>        <i>/* The real cache geometry is in CCSIDR_EL1/CLIDR_EL1/CSSELR_EL1,</i></td></tr>
<tr><th id="118">118</th><td><i>           but (at least under Linux) these are marked protected by the</i></td></tr>
<tr><th id="119">119</th><td><i>           kernel.  However, CTR_EL0 contains the minimum linesize in the</i></td></tr>
<tr><th id="120">120</th><td><i>           entire hierarchy, and is used by userspace cache flushing.  */</i></td></tr>
<tr><th id="121">121</th><td>        <b>asm</b> <em>volatile</em>(<q>"mrs\t%0, ctr_el0"</q> : <q>"=r"</q>(ctr));</td></tr>
<tr><th id="122">122</th><td>        <b>if</b> (*isize == <var>0</var>) {</td></tr>
<tr><th id="123">123</th><td>            *isize = <var>4</var> &lt;&lt; (ctr &amp; <var>0xf</var>);</td></tr>
<tr><th id="124">124</th><td>        }</td></tr>
<tr><th id="125">125</th><td>        <b>if</b> (*dsize == <var>0</var>) {</td></tr>
<tr><th id="126">126</th><td>            *dsize = <var>4</var> &lt;&lt; ((ctr &gt;&gt; <var>16</var>) &amp; <var>0xf</var>);</td></tr>
<tr><th id="127">127</th><td>        }</td></tr>
<tr><th id="128">128</th><td>    }</td></tr>
<tr><th id="129">129</th><td>}</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><u>#<span data-ppcond="110">elif</span> defined(<span class="macro" data-ref="_M/_ARCH_PPC">_ARCH_PPC</span>) &amp;&amp; defined(<span class="macro" data-ref="_M/__linux__">__linux__</span>)</u></td></tr>
<tr><th id="132">132</th><td><u># include "elf.h"</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><em>static</em> <em>void</em> arch_cache_info(<em>int</em> *isize, <em>int</em> *dsize)</td></tr>
<tr><th id="135">135</th><td>{</td></tr>
<tr><th id="136">136</th><td>    <b>if</b> (*isize == <var>0</var>) {</td></tr>
<tr><th id="137">137</th><td>        *isize = qemu_getauxval(AT_ICACHEBSIZE);</td></tr>
<tr><th id="138">138</th><td>    }</td></tr>
<tr><th id="139">139</th><td>    <b>if</b> (*dsize == <var>0</var>) {</td></tr>
<tr><th id="140">140</th><td>        *dsize = qemu_getauxval(AT_DCACHEBSIZE);</td></tr>
<tr><th id="141">141</th><td>    }</td></tr>
<tr><th id="142">142</th><td>}</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><u>#<span data-ppcond="110">else</span></u></td></tr>
<tr><th id="145">145</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="arch_cache_info" title='arch_cache_info' data-type='void arch_cache_info(int * isize, int * dsize)' data-ref="arch_cache_info">arch_cache_info</dfn>(<em>int</em> *<dfn class="local col3 decl" id="3isize" title='isize' data-type='int *' data-ref="3isize">isize</dfn>, <em>int</em> *<dfn class="local col4 decl" id="4dsize" title='dsize' data-type='int *' data-ref="4dsize">dsize</dfn>) { }</td></tr>
<tr><th id="146">146</th><td><u>#<span data-ppcond="110">endif</span> /* arch_cache_info */</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><i  data-doc="fallback_cache_info">/*</i></td></tr>
<tr><th id="149">149</th><td><i  data-doc="fallback_cache_info"> * ... and if all else fails ...</i></td></tr>
<tr><th id="150">150</th><td><i  data-doc="fallback_cache_info"> */</i></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="fallback_cache_info" title='fallback_cache_info' data-type='void fallback_cache_info(int * isize, int * dsize)' data-ref="fallback_cache_info">fallback_cache_info</dfn>(<em>int</em> *<dfn class="local col5 decl" id="5isize" title='isize' data-type='int *' data-ref="5isize">isize</dfn>, <em>int</em> *<dfn class="local col6 decl" id="6dsize" title='dsize' data-type='int *' data-ref="6dsize">dsize</dfn>)</td></tr>
<tr><th id="153">153</th><td>{</td></tr>
<tr><th id="154">154</th><td>    <i>/* If we can only find one of the two, assume they're the same.  */</i></td></tr>
<tr><th id="155">155</th><td>    <b>if</b> (*<a class="local col5 ref" href="#5isize" title='isize' data-ref="5isize">isize</a>) {</td></tr>
<tr><th id="156">156</th><td>        <b>if</b> (*<a class="local col6 ref" href="#6dsize" title='dsize' data-ref="6dsize">dsize</a>) {</td></tr>
<tr><th id="157">157</th><td>            <i>/* Success! */</i></td></tr>
<tr><th id="158">158</th><td>        } <b>else</b> {</td></tr>
<tr><th id="159">159</th><td>            *<a class="local col6 ref" href="#6dsize" title='dsize' data-ref="6dsize">dsize</a> = *<a class="local col5 ref" href="#5isize" title='isize' data-ref="5isize">isize</a>;</td></tr>
<tr><th id="160">160</th><td>        }</td></tr>
<tr><th id="161">161</th><td>    } <b>else</b> <b>if</b> (*<a class="local col6 ref" href="#6dsize" title='dsize' data-ref="6dsize">dsize</a>) {</td></tr>
<tr><th id="162">162</th><td>        *<a class="local col5 ref" href="#5isize" title='isize' data-ref="5isize">isize</a> = *<a class="local col6 ref" href="#6dsize" title='dsize' data-ref="6dsize">dsize</a>;</td></tr>
<tr><th id="163">163</th><td>    } <b>else</b> {</td></tr>
<tr><th id="164">164</th><td><u>#<span data-ppcond="164">if</span> defined(<span class="macro" data-ref="_M/_ARCH_PPC">_ARCH_PPC</span>)</u></td></tr>
<tr><th id="165">165</th><td>        <i>/* For PPC, we're going to use the icache size computed for</i></td></tr>
<tr><th id="166">166</th><td><i>           flush_icache_range.  Which means that we must use the</i></td></tr>
<tr><th id="167">167</th><td><i>           architecture minimum.  */</i></td></tr>
<tr><th id="168">168</th><td>        *isize = *dsize = <var>16</var>;</td></tr>
<tr><th id="169">169</th><td><u>#<span data-ppcond="164">else</span></u></td></tr>
<tr><th id="170">170</th><td>        <i>/* Otherwise, 64 bytes is not uncommon.  */</i></td></tr>
<tr><th id="171">171</th><td>        *<a class="local col5 ref" href="#5isize" title='isize' data-ref="5isize">isize</a> = *<a class="local col6 ref" href="#6dsize" title='dsize' data-ref="6dsize">dsize</a> = <var>64</var>;</td></tr>
<tr><th id="172">172</th><td><u>#<span data-ppcond="164">endif</span></u></td></tr>
<tr><th id="173">173</th><td>    }</td></tr>
<tr><th id="174">174</th><td>}</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><em>static</em> <em>void</em> <b>__attribute__</b>((constructor)) <dfn class="tu decl def" id="init_cache_info" title='init_cache_info' data-type='void init_cache_info()' data-ref="init_cache_info">init_cache_info</dfn>(<em>void</em>)</td></tr>
<tr><th id="177">177</th><td>{</td></tr>
<tr><th id="178">178</th><td>    <em>int</em> <dfn class="local col7 decl" id="7isize" title='isize' data-type='int' data-ref="7isize">isize</dfn> = <var>0</var>, <dfn class="local col8 decl" id="8dsize" title='dsize' data-type='int' data-ref="8dsize">dsize</dfn> = <var>0</var>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>    <a class="tu ref" href="#sys_cache_info" title='sys_cache_info' data-use='c' data-ref="sys_cache_info">sys_cache_info</a>(&amp;<a class="local col7 ref" href="#7isize" title='isize' data-ref="7isize">isize</a>, &amp;<a class="local col8 ref" href="#8dsize" title='dsize' data-ref="8dsize">dsize</a>);</td></tr>
<tr><th id="181">181</th><td>    <a class="tu ref" href="#arch_cache_info" title='arch_cache_info' data-use='c' data-ref="arch_cache_info">arch_cache_info</a>(&amp;<a class="local col7 ref" href="#7isize" title='isize' data-ref="7isize">isize</a>, &amp;<a class="local col8 ref" href="#8dsize" title='dsize' data-ref="8dsize">dsize</a>);</td></tr>
<tr><th id="182">182</th><td>    <a class="tu ref" href="#fallback_cache_info" title='fallback_cache_info' data-use='c' data-ref="fallback_cache_info">fallback_cache_info</a>(&amp;<a class="local col7 ref" href="#7isize" title='isize' data-ref="7isize">isize</a>, &amp;<a class="local col8 ref" href="#8dsize" title='dsize' data-ref="8dsize">dsize</a>);</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>    <a class="ref" href="../include/qemu/osdep.h.html#qemu_icache_linesize" title='qemu_icache_linesize' data-ref="qemu_icache_linesize">qemu_icache_linesize</a> = <a class="local col7 ref" href="#7isize" title='isize' data-ref="7isize">isize</a>;</td></tr>
<tr><th id="185">185</th><td>    <a class="ref" href="../include/qemu/osdep.h.html#qemu_dcache_linesize" title='qemu_dcache_linesize' data-ref="qemu_dcache_linesize">qemu_dcache_linesize</a> = <a class="local col8 ref" href="#8dsize" title='dsize' data-ref="8dsize">dsize</a>;</td></tr>
<tr><th id="186">186</th><td>}</td></tr>
<tr><th id="187">187</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
