{"title":"AMBA AXI regslice 详解","date":"2021-08-07T00:00:00.000Z","date_formatted":{"ll":"2021年8月7日","L":"2021/08/07","MM-DD":"08-07"},"link":"2021/08/07/axi_regslice","tags":["ic"],"categories":["ic"],"updated":"2021-08-04T00:00:00.000Z","content":"<html><head></head><body><div id=\"content\">\n<div id=\"table-of-contents\" role=\"doc-toc\">\n<h2>Table of Contents</h2>\n<div id=\"text-table-of-contents\" role=\"doc-toc\">\n<ul>\n<li><a href=\"#orgd6c672e\">1. Pass Through</a></li>\n</ul>\n</div>\n</div>\n<p>\n我们经常在 RTL 代码中会看到 regslice 或者 register slice 等字眼，那么这个到底是什么意思呢？我们今天就来聊聊 register slice.\n</p>\n\n<p>\n所谓 register slice 丛字面意思就是用 register 对信号通路进行切片。对于一个稍微大一点的 SOC 来讲总线的需要连接的东西是比较多的，所以\n整个总线的路径就会比较长。如果我们想要整个 SOC 的时钟频率提高，这种时候我们就需要使用 register slice 来将原来的信号传输路线切开，添加一级新的\npipeline 就可以。\n</p>\n\n<p>\n原理示意图如下所示\n</p>\n\n\n<div id=\"org92c75a8\" class=\"figure\">\n<p><img src=\"/2021/08/07/axi_regslice/reg_slice_pattern.png\">\n</p>\n</div>\n\n\n<p>\n常见的 AXI 的 register slice 就有几个模式\n</p>\n\n<ol class=\"org-ol\">\n<li>Pass Through</li>\n<li>Forward Registered</li>\n<li>Backward Registered(Reverse Registered)</li>\n<li>Full Registered</li>\n</ol>\n\n<p>\n下面分别介绍每种模式的原理以及特点：\n</p>\n\n<div id=\"outline-container-orgd6c672e\" class=\"outline-2\">\n<h2 id=\"orgd6c672e\"><span class=\"section-number-2\">1.</span> Pass Through</h2>\n<div class=\"outline-text-2\" id=\"text-1\">\n<p>\n顾名思义就是中间的 regslice 相当于直连，没有任何的寄存器存在。\n</p>\n</div>\n</div>\n</div>\n</body></html>","prev":{"title":"一个IC 前端遇到的一些后端的概念","link":"2022/01/11/ic-be"},"next":{"title":"半导体生产领域常见概念＋缩写","link":"2021/05/10/ic_menufactor"},"plink":"https://kopinions.com/2021/08/07/axi_regslice/","toc":[{"id":"table-of-contents","title":"Table of Contents","index":"1"},{"id":"orgd6c672e","title":"1. Pass Through","index":"2"}],"reading_time":"251 字约 2 分钟"}