{"Source Block": ["hdl/projects/ad9081_fmca_ebz/zcu102/system_top.v@206:225@HdlStmIf", "  assign rxen[1]          = gpio_o[57];\n  assign txen[0]          = gpio_o[58];\n  assign txen[1]          = gpio_o[59];\n\n  generate \n  if (TX_NUM_LINKS > 1 & JESD_MODE == \"8B10B\") begin\n    assign tx_syncin[1] = fpga_syncin_1_p;\n  end else begin\n    ad_iobuf #(.DATA_WIDTH(2)) i_syncin_iobuf (\n      .dio_t (gpio_t[61:60]),\n      .dio_i (gpio_o[61:60]),\n      .dio_o (gpio_i[61:60]),\n      .dio_p ({fpga_syncin_1_n,      // 61\n               fpga_syncin_1_p}));   // 60\n  end\n\n  if (RX_NUM_LINKS > 1 & JESD_MODE == \"8B10B\") begin\n    assign fpga_syncout_1_p = rx_syncout[1];\n    assign fpga_syncout_1_n = 0; \n  end else begin\n"], "Clone Blocks": [["hdl/projects/ad9081_fmca_ebz/zc706/system_top.v@231:250", "  assign rxen[1]          = gpio_o[57];\n  assign txen[0]          = gpio_o[58];\n  assign txen[1]          = gpio_o[59];\n\n  generate\n  if (TX_NUM_LINKS > 1 & JESD_MODE == \"8B10B\") begin\n    assign tx_syncin[1] = fpga_syncin_1_p;\n  end else begin\n    ad_iobuf #(.DATA_WIDTH(2)) i_syncin_iobuf (\n      .dio_t (gpio_t[61:60]),\n      .dio_i (gpio_o[61:60]),\n      .dio_o (gpio_i[61:60]),\n      .dio_p ({fpga_syncin_1_n,      // 61\n               fpga_syncin_1_p}));   // 60\n  end\n\n  if (RX_NUM_LINKS > 1 & JESD_MODE == \"8B10B\") begin\n    assign fpga_syncout_1_p = rx_syncout[1];\n    assign fpga_syncout_1_n = 0;\n  end else begin\n"], ["hdl/projects/ad9081_fmca_ebz/vck190/system_top.v@212:231", "  assign rxen[1]    = gpio_o[57];\n  assign txen[0]    = gpio_o[58];\n  assign txen[1]    = gpio_o[59];\n\n  generate\n  if (TX_NUM_LINKS > 1 & JESD_MODE == \"8B10B\") begin\n    assign tx_syncin[1] = fpga_syncin_1_p;\n  end else begin\n    ad_iobuf #(.DATA_WIDTH(2)) i_syncin_iobuf (\n      .dio_t (gpio_t[61:60]),\n      .dio_i (gpio_o[61:60]),\n      .dio_o (gpio_i[61:60]),\n      .dio_p ({fpga_syncin_1_n,      // 61\n               fpga_syncin_1_p}));   // 60\n  end\n\n  if (RX_NUM_LINKS > 1 & JESD_MODE == \"8B10B\") begin\n    assign fpga_syncout_1_p = rx_syncout[1];\n    assign fpga_syncout_1_n = 0;\n  end else begin\n"], ["hdl/projects/ad9081_fmca_ebz/vcu128/system_top.v@240:259", "  assign rxen[1]          = gpio_o[57];\n  assign txen[0]          = gpio_o[58];\n  assign txen[1]          = gpio_o[59];\n\n  generate\n  if (TX_NUM_LINKS > 1 & JESD_MODE == \"8B10B\") begin\n    assign tx_syncin[1] = fpga_syncin_1_p;\n  end else begin\n    ad_iobuf #(.DATA_WIDTH(2)) i_syncin_iobuf (\n      .dio_t (gpio_t[61:60]),\n      .dio_i (gpio_o[61:60]),\n      .dio_o (gpio_i[61:60]),\n      .dio_p ({fpga_syncin_1_n,      // 61\n               fpga_syncin_1_p}));   // 60\n  end\n\n  if (RX_NUM_LINKS > 1 & JESD_MODE == \"8B10B\") begin\n    assign fpga_syncout_1_p = rx_syncout[1];\n    assign fpga_syncout_1_n = 0;\n  end else begin\n"]], "Diff Content": {"Delete": [[214, "    ad_iobuf #(.DATA_WIDTH(2)) i_syncin_iobuf (\n"]], "Add": [[214, "    ad_iobuf #(\n"], [214, "      .DATA_WIDTH(2)\n"], [214, "    ) i_syncin_iobuf (\n"]]}}