20:57:02 DEBUG : Logs will be stored at 'C:/VITIS/IDE.log'.
20:57:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\VITIS\temp_xsdb_launch_script.tcl
20:57:05 INFO  : Registering command handlers for Vitis TCF services
20:57:05 INFO  : Platform repository initialization has completed.
20:57:08 INFO  : XSCT server has started successfully.
20:57:08 INFO  : Successfully done setting XSCT server connection channel  
20:57:08 INFO  : plnx-install-location is set to ''
20:57:09 INFO  : Successfully done query RDI_DATADIR 
20:57:09 INFO  : Successfully done setting workspace for the tool. 
20:57:24 DEBUG : Logs will be stored at 'C:/VITIS/IDE.log'.
20:57:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\VITIS\temp_xsdb_launch_script.tcl
20:57:28 INFO  : Registering command handlers for Vitis TCF services
20:57:28 INFO  : Platform repository initialization has completed.
20:57:30 INFO  : XSCT server has started successfully.
20:57:30 INFO  : Successfully done setting XSCT server connection channel  
20:57:30 INFO  : plnx-install-location is set to ''
20:57:30 INFO  : Successfully done query RDI_DATADIR 
20:57:30 INFO  : Successfully done setting workspace for the tool. 
20:58:37 INFO  : Result from executing command 'getProjects': fir_fpga_wrapper2
20:58:37 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:58:38 WARN  : An unexpected exception occurred in the module 'platform project logging'
20:58:38 INFO  : Platform 'fir_fpga_wrapper2' is added to custom repositories.
20:58:49 INFO  : Platform 'fir_fpga_wrapper2' is added to custom repositories.
21:01:08 INFO  : Result from executing command 'getProjects': fir_fpga_wrapper2
21:01:08 INFO  : Result from executing command 'getPlatforms': fir_fpga_wrapper2|C:/VITIS/fir_fpga_wrapper2/export/fir_fpga_wrapper2/fir_fpga_wrapper2.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
21:01:08 INFO  : Checking for BSP changes to sync application flags for project 'test'...
21:03:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:33 INFO  : Result from executing command 'getProjects': fir_fpga_best;fir_fpga_wrapper2
21:11:33 INFO  : Result from executing command 'getPlatforms': fir_fpga_wrapper2|C:/VITIS/fir_fpga_wrapper2/export/fir_fpga_wrapper2/fir_fpga_wrapper2.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
21:11:34 INFO  : Platform 'fir_fpga_best' is added to custom repositories.
21:11:45 INFO  : Platform 'fir_fpga_best' is added to custom repositories.
21:13:46 INFO  : Result from executing command 'getProjects': fir_fpga_best;fir_fpga_wrapper2
21:13:46 INFO  : Result from executing command 'getPlatforms': fir_fpga_best|C:/VITIS/fir_fpga_best/export/fir_fpga_best/fir_fpga_best.xpfm;fir_fpga_wrapper2|C:/VITIS/fir_fpga_wrapper2/export/fir_fpga_wrapper2/fir_fpga_wrapper2.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
21:13:47 INFO  : Checking for BSP changes to sync application flags for project 'best'...
21:14:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:11 INFO  : Result from executing command 'getProjects': fir_fpga_best;fir_fpga_best_1;fir_fpga_wrapper2
21:28:11 INFO  : Result from executing command 'getPlatforms': fir_fpga_best|C:/VITIS/fir_fpga_best/export/fir_fpga_best/fir_fpga_best.xpfm;fir_fpga_wrapper2|C:/VITIS/fir_fpga_wrapper2/export/fir_fpga_wrapper2/fir_fpga_wrapper2.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
21:28:12 INFO  : Platform 'fir_fpga_best_1' is added to custom repositories.
21:28:22 INFO  : Platform 'fir_fpga_best_1' is added to custom repositories.
21:31:21 INFO  : Result from executing command 'getProjects': fir_fpga_best;fir_fpga_best_1;fir_fpga_wrapper2
21:31:21 INFO  : Result from executing command 'getPlatforms': fir_fpga_best_1|C:/VITIS/fir_fpga_best_1/export/fir_fpga_best_1/fir_fpga_best_1.xpfm;fir_fpga_best|C:/VITIS/fir_fpga_best/export/fir_fpga_best/fir_fpga_best.xpfm;fir_fpga_wrapper2|C:/VITIS/fir_fpga_wrapper2/export/fir_fpga_wrapper2/fir_fpga_wrapper2.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
21:31:22 INFO  : Checking for BSP changes to sync application flags for project 'best2'...
17:04:17 DEBUG : Logs will be stored at 'C:/VITIS/IDE.log'.
17:04:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\VITIS\temp_xsdb_launch_script.tcl
17:04:25 INFO  : XSCT server has started successfully.
17:04:25 INFO  : plnx-install-location is set to ''
17:04:25 INFO  : Successfully done setting XSCT server connection channel  
17:04:25 INFO  : Successfully done setting workspace for the tool. 
17:04:43 INFO  : Registering command handlers for Vitis TCF services
17:04:44 INFO  : Platform repository initialization has completed.
17:04:51 INFO  : Successfully done query RDI_DATADIR 
17:06:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:22 INFO  : Checking for BSP changes to sync application flags for project 'best'...
17:18:30 INFO  : Build configuration of 'best_system' is updated to 'Hardware'
17:18:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:18:50 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:20:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:43 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
17:20:43 INFO  : 'jtag frequency' command is executed.
17:20:43 INFO  : Context for 'APU' is selected.
17:20:43 INFO  : System reset is completed.
17:20:46 INFO  : 'after 3000' command is executed.
17:20:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
17:20:47 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
17:20:48 INFO  : Context for 'APU' is selected.
17:20:48 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
17:20:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:48 INFO  : Context for 'APU' is selected.
17:20:48 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
17:20:48 INFO  : 'ps7_init' command is executed.
17:20:48 INFO  : 'ps7_post_config' command is executed.
17:20:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:49 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:49 INFO  : 'con' command is executed.
17:20:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:20:49 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
17:25:10 DEBUG : Logs will be stored at 'C:/VITIS/IDE.log'.
17:25:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\VITIS\temp_xsdb_launch_script.tcl
17:25:20 INFO  : XSCT server has started successfully.
17:25:20 INFO  : Successfully done setting XSCT server connection channel  
17:25:20 INFO  : plnx-install-location is set to ''
17:25:20 INFO  : Successfully done setting workspace for the tool. 
17:25:40 INFO  : Platform repository initialization has completed.
17:25:43 INFO  : Registering command handlers for Vitis TCF services
17:25:51 INFO  : Successfully done query RDI_DATADIR 
17:28:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:16 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
17:28:16 INFO  : 'jtag frequency' command is executed.
17:28:17 INFO  : Context for 'APU' is selected.
17:28:17 INFO  : System reset is completed.
17:28:20 INFO  : 'after 3000' command is executed.
17:28:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
17:28:21 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
17:28:21 INFO  : Context for 'APU' is selected.
17:28:22 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
17:28:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:22 INFO  : Context for 'APU' is selected.
17:28:22 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
17:28:22 INFO  : 'ps7_init' command is executed.
17:28:22 INFO  : 'ps7_post_config' command is executed.
17:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:23 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:23 INFO  : 'con' command is executed.
17:28:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:28:23 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
17:29:26 INFO  : Checking for BSP changes to sync application flags for project 'best'...
17:29:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa is already opened

17:30:29 INFO  : Checking for BSP changes to sync application flags for project 'best'...
17:30:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa is already opened

17:35:39 INFO  : Result from executing command 'removePlatformRepo': 
17:36:58 INFO  : Result from executing command 'getProjects': fir_fpga_best;fir_fpga_best_1;fir_fpga_wrapper2
17:36:58 INFO  : Result from executing command 'getPlatforms': fir_fpga_wrapper2|C:/VITIS/fir_fpga_wrapper2/export/fir_fpga_wrapper2/fir_fpga_wrapper2.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:36:59 INFO  : Checking for BSP changes to sync application flags for project 'best'...
17:40:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:38 INFO  : Result from executing command 'getProjects': fir_fpga_best;fir_fpga_best_1;fir_fpga_wrapper2
17:44:38 INFO  : Result from executing command 'getPlatforms': fir_fpga_wrapper2|C:/VITIS/fir_fpga_wrapper2/export/fir_fpga_wrapper2/fir_fpga_wrapper2.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:44:39 INFO  : Checking for BSP changes to sync application flags for project 'best'...
17:45:48 INFO  : Disconnected from the channel tcfchan#1.
17:45:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:49 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
17:45:49 INFO  : 'jtag frequency' command is executed.
17:45:49 INFO  : Context for 'APU' is selected.
17:45:49 INFO  : System reset is completed.
17:45:52 INFO  : 'after 3000' command is executed.
17:45:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
17:45:53 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
17:45:53 INFO  : Context for 'APU' is selected.
17:45:57 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
17:45:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:57 INFO  : Context for 'APU' is selected.
17:45:57 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
17:45:57 INFO  : 'ps7_init' command is executed.
17:45:58 INFO  : 'ps7_post_config' command is executed.
17:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:58 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:58 INFO  : 'con' command is executed.
17:45:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:45:58 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
17:47:03 INFO  : Disconnected from the channel tcfchan#9.
17:47:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:04 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
17:47:04 INFO  : 'jtag frequency' command is executed.
17:47:04 INFO  : Context for 'APU' is selected.
17:47:04 INFO  : System reset is completed.
17:47:07 INFO  : 'after 3000' command is executed.
17:47:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
17:47:08 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
17:47:08 INFO  : Context for 'APU' is selected.
17:47:08 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
17:47:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:08 INFO  : Context for 'APU' is selected.
17:47:08 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
17:47:09 INFO  : 'ps7_init' command is executed.
17:47:09 INFO  : 'ps7_post_config' command is executed.
17:47:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:09 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:10 INFO  : 'con' command is executed.
17:47:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:47:10 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
17:50:38 INFO  : Checking for BSP changes to sync application flags for project 'best'...
17:51:16 INFO  : Disconnected from the channel tcfchan#10.
17:51:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:16 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
17:51:16 INFO  : 'jtag frequency' command is executed.
17:51:16 INFO  : Context for 'APU' is selected.
17:51:16 INFO  : System reset is completed.
17:51:19 INFO  : 'after 3000' command is executed.
17:51:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
17:51:21 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
17:51:21 INFO  : Context for 'APU' is selected.
17:51:21 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
17:51:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:21 INFO  : Context for 'APU' is selected.
17:51:21 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
17:51:21 INFO  : 'ps7_init' command is executed.
17:51:21 INFO  : 'ps7_post_config' command is executed.
17:51:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:22 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:22 INFO  : 'con' command is executed.
17:51:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:51:22 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
17:54:28 INFO  : Disconnected from the channel tcfchan#12.
17:54:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:29 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
17:54:29 INFO  : 'jtag frequency' command is executed.
17:54:29 INFO  : Context for 'APU' is selected.
17:54:29 INFO  : System reset is completed.
17:54:32 INFO  : 'after 3000' command is executed.
17:54:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
17:54:33 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
17:54:33 INFO  : Context for 'APU' is selected.
17:54:33 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
17:54:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:33 INFO  : Context for 'APU' is selected.
17:54:33 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
17:54:34 INFO  : 'ps7_init' command is executed.
17:54:34 INFO  : 'ps7_post_config' command is executed.
17:54:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:34 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:35 INFO  : 'con' command is executed.
17:54:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:54:35 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
17:58:27 INFO  : Disconnected from the channel tcfchan#13.
17:58:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:27 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
17:58:27 INFO  : 'jtag frequency' command is executed.
17:58:28 INFO  : Context for 'APU' is selected.
17:58:28 INFO  : System reset is completed.
17:58:31 INFO  : 'after 3000' command is executed.
17:58:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
17:58:32 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
17:58:32 INFO  : Context for 'APU' is selected.
17:58:32 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
17:58:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:32 INFO  : Context for 'APU' is selected.
17:58:32 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
17:58:33 INFO  : 'ps7_init' command is executed.
17:58:33 INFO  : 'ps7_post_config' command is executed.
17:58:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:33 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:33 INFO  : 'con' command is executed.
17:58:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:58:33 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
17:58:46 INFO  : Checking for BSP changes to sync application flags for project 'best'...
17:59:06 INFO  : Disconnected from the channel tcfchan#14.
17:59:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:07 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
17:59:07 INFO  : 'jtag frequency' command is executed.
17:59:07 INFO  : Context for 'APU' is selected.
17:59:07 INFO  : System reset is completed.
17:59:10 INFO  : 'after 3000' command is executed.
17:59:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
17:59:11 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
17:59:11 INFO  : Context for 'APU' is selected.
17:59:11 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
17:59:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:11 INFO  : Context for 'APU' is selected.
17:59:11 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
17:59:12 INFO  : 'ps7_init' command is executed.
17:59:12 INFO  : 'ps7_post_config' command is executed.
17:59:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:12 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:12 INFO  : 'con' command is executed.
17:59:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:59:12 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
18:03:13 INFO  : Checking for BSP changes to sync application flags for project 'best'...
18:03:48 INFO  : Checking for BSP changes to sync application flags for project 'best'...
18:04:10 INFO  : Disconnected from the channel tcfchan#16.
18:04:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:11 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
18:04:11 INFO  : 'jtag frequency' command is executed.
18:04:11 INFO  : Context for 'APU' is selected.
18:04:11 INFO  : System reset is completed.
18:04:14 INFO  : 'after 3000' command is executed.
18:04:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
18:04:15 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
18:04:15 INFO  : Context for 'APU' is selected.
18:04:15 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
18:04:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:15 INFO  : Context for 'APU' is selected.
18:04:15 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
18:04:15 INFO  : 'ps7_init' command is executed.
18:04:15 INFO  : 'ps7_post_config' command is executed.
18:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:16 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:16 INFO  : 'con' command is executed.
18:04:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:04:16 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
18:10:34 INFO  : Checking for BSP changes to sync application flags for project 'best'...
18:11:09 INFO  : Disconnected from the channel tcfchan#19.
18:11:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:10 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
18:11:10 INFO  : 'jtag frequency' command is executed.
18:11:10 INFO  : Context for 'APU' is selected.
18:11:10 INFO  : System reset is completed.
18:11:13 INFO  : 'after 3000' command is executed.
18:11:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
18:11:14 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
18:11:14 INFO  : Context for 'APU' is selected.
18:11:14 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
18:11:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:14 INFO  : Context for 'APU' is selected.
18:11:14 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
18:11:14 INFO  : 'ps7_init' command is executed.
18:11:14 INFO  : 'ps7_post_config' command is executed.
18:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:15 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:15 INFO  : 'con' command is executed.
18:11:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:11:15 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
18:13:17 INFO  : Checking for BSP changes to sync application flags for project 'best'...
18:13:32 INFO  : Disconnected from the channel tcfchan#21.
18:13:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:32 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
18:13:32 INFO  : 'jtag frequency' command is executed.
18:13:32 INFO  : Context for 'APU' is selected.
18:13:32 INFO  : System reset is completed.
18:13:35 INFO  : 'after 3000' command is executed.
18:13:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
18:13:36 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
18:13:36 INFO  : Context for 'APU' is selected.
18:13:36 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
18:13:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:36 INFO  : Context for 'APU' is selected.
18:13:36 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
18:13:37 INFO  : 'ps7_init' command is executed.
18:13:37 INFO  : 'ps7_post_config' command is executed.
18:13:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:37 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:37 INFO  : 'con' command is executed.
18:13:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:13:37 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
18:19:26 INFO  : Checking for BSP changes to sync application flags for project 'best'...
18:19:38 INFO  : Disconnected from the channel tcfchan#23.
18:19:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:38 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
18:19:38 INFO  : 'jtag frequency' command is executed.
18:19:38 INFO  : Context for 'APU' is selected.
18:19:38 INFO  : System reset is completed.
18:19:41 INFO  : 'after 3000' command is executed.
18:19:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
18:19:43 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
18:19:43 INFO  : Context for 'APU' is selected.
18:19:43 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
18:19:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:43 INFO  : Context for 'APU' is selected.
18:19:43 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
18:19:43 INFO  : 'ps7_init' command is executed.
18:19:43 INFO  : 'ps7_post_config' command is executed.
18:19:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:43 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:44 INFO  : 'con' command is executed.
18:19:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:19:44 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
18:29:19 INFO  : Checking for BSP changes to sync application flags for project 'best'...
18:29:36 INFO  : Disconnected from the channel tcfchan#25.
18:29:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:37 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
18:29:37 INFO  : 'jtag frequency' command is executed.
18:29:37 INFO  : Context for 'APU' is selected.
18:29:37 INFO  : System reset is completed.
18:29:40 INFO  : 'after 3000' command is executed.
18:29:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
18:29:41 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
18:29:41 INFO  : Context for 'APU' is selected.
18:29:41 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
18:29:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:41 INFO  : Context for 'APU' is selected.
18:29:41 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
18:29:41 INFO  : 'ps7_init' command is executed.
18:29:41 INFO  : 'ps7_post_config' command is executed.
18:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:42 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:42 INFO  : 'con' command is executed.
18:29:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:29:42 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
18:35:51 INFO  : Checking for BSP changes to sync application flags for project 'best'...
18:36:05 INFO  : Disconnected from the channel tcfchan#27.
18:36:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:05 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
18:36:05 INFO  : 'jtag frequency' command is executed.
18:36:05 INFO  : Context for 'APU' is selected.
18:36:06 INFO  : System reset is completed.
18:36:09 INFO  : 'after 3000' command is executed.
18:36:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
18:36:10 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
18:36:10 INFO  : Context for 'APU' is selected.
18:36:10 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
18:36:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:10 INFO  : Context for 'APU' is selected.
18:36:10 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
18:36:10 INFO  : 'ps7_init' command is executed.
18:36:10 INFO  : 'ps7_post_config' command is executed.
18:36:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:10 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:11 INFO  : 'con' command is executed.
18:36:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:36:11 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
18:39:46 INFO  : Checking for BSP changes to sync application flags for project 'best'...
18:40:04 INFO  : Disconnected from the channel tcfchan#29.
18:40:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:04 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
18:40:04 INFO  : 'jtag frequency' command is executed.
18:40:04 INFO  : Context for 'APU' is selected.
18:40:04 INFO  : System reset is completed.
18:40:07 INFO  : 'after 3000' command is executed.
18:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
18:40:08 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
18:40:08 INFO  : Context for 'APU' is selected.
18:40:08 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
18:40:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:08 INFO  : Context for 'APU' is selected.
18:40:08 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
18:40:09 INFO  : 'ps7_init' command is executed.
18:40:09 INFO  : 'ps7_post_config' command is executed.
18:40:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:09 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:09 INFO  : 'con' command is executed.
18:40:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:40:09 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
18:45:09 INFO  : Checking for BSP changes to sync application flags for project 'best'...
18:45:28 INFO  : Disconnected from the channel tcfchan#31.
18:45:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:28 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
18:45:28 INFO  : 'jtag frequency' command is executed.
18:45:28 INFO  : Context for 'APU' is selected.
18:45:28 INFO  : System reset is completed.
18:45:31 INFO  : 'after 3000' command is executed.
18:45:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
18:45:32 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
18:45:32 INFO  : Context for 'APU' is selected.
18:45:32 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
18:45:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:32 INFO  : Context for 'APU' is selected.
18:45:32 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
18:45:33 INFO  : 'ps7_init' command is executed.
18:45:33 INFO  : 'ps7_post_config' command is executed.
18:45:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:33 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:33 INFO  : 'con' command is executed.
18:45:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:45:33 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
18:53:44 INFO  : Checking for BSP changes to sync application flags for project 'best'...
18:54:01 INFO  : Disconnected from the channel tcfchan#33.
18:54:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:01 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
18:54:01 INFO  : 'jtag frequency' command is executed.
18:54:01 INFO  : Context for 'APU' is selected.
18:54:01 INFO  : System reset is completed.
18:54:04 INFO  : 'after 3000' command is executed.
18:54:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
18:54:05 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
18:54:05 INFO  : Context for 'APU' is selected.
18:54:05 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
18:54:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:05 INFO  : Context for 'APU' is selected.
18:54:05 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
18:54:06 INFO  : 'ps7_init' command is executed.
18:54:06 INFO  : 'ps7_post_config' command is executed.
18:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:06 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:06 INFO  : 'con' command is executed.
18:54:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:54:06 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
18:55:26 INFO  : Result from executing command 'removePlatformRepo': 
18:56:04 INFO  : Result from executing command 'getProjects': fir_fpga_best;fir_fpga_best_1;fir_fpga_wrapper2
18:56:04 INFO  : Result from executing command 'getPlatforms': fir_fpga_wrapper2|C:/VITIS/fir_fpga_wrapper2/export/fir_fpga_wrapper2/fir_fpga_wrapper2.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:56:05 INFO  : Checking for BSP changes to sync application flags for project 'best'...
18:56:33 INFO  : Disconnected from the channel tcfchan#35.
18:56:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:33 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
18:56:33 INFO  : 'jtag frequency' command is executed.
18:56:33 INFO  : Context for 'APU' is selected.
18:56:33 INFO  : System reset is completed.
18:56:36 INFO  : 'after 3000' command is executed.
18:56:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
18:56:37 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
18:56:37 INFO  : Context for 'APU' is selected.
18:56:37 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
18:56:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:37 INFO  : Context for 'APU' is selected.
18:56:37 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
18:56:38 INFO  : 'ps7_init' command is executed.
18:56:38 INFO  : 'ps7_post_config' command is executed.
18:56:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:38 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:38 INFO  : 'con' command is executed.
18:56:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:56:38 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
18:58:53 INFO  : Checking for BSP changes to sync application flags for project 'best'...
18:59:12 INFO  : Disconnected from the channel tcfchan#39.
18:59:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:12 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
18:59:12 INFO  : 'jtag frequency' command is executed.
18:59:12 INFO  : Context for 'APU' is selected.
18:59:12 INFO  : System reset is completed.
18:59:15 INFO  : 'after 3000' command is executed.
18:59:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
18:59:17 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
18:59:17 INFO  : Context for 'APU' is selected.
18:59:17 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
18:59:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:17 INFO  : Context for 'APU' is selected.
18:59:17 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
18:59:17 INFO  : 'ps7_init' command is executed.
18:59:17 INFO  : 'ps7_post_config' command is executed.
18:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:17 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:17 INFO  : 'con' command is executed.
18:59:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:59:17 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
19:10:02 INFO  : Checking for BSP changes to sync application flags for project 'best'...
19:11:13 INFO  : Checking for BSP changes to sync application flags for project 'best'...
19:11:49 INFO  : Checking for BSP changes to sync application flags for project 'best'...
19:12:27 INFO  : Checking for BSP changes to sync application flags for project 'best'...
19:12:37 INFO  : Disconnected from the channel tcfchan#41.
19:12:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:38 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
19:12:38 INFO  : 'jtag frequency' command is executed.
19:12:38 INFO  : Context for 'APU' is selected.
19:12:38 INFO  : System reset is completed.
19:12:41 INFO  : 'after 3000' command is executed.
19:12:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
19:12:42 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
19:12:42 INFO  : Context for 'APU' is selected.
19:12:42 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
19:12:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:42 INFO  : Context for 'APU' is selected.
19:12:42 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
19:12:42 INFO  : 'ps7_init' command is executed.
19:12:42 INFO  : 'ps7_post_config' command is executed.
19:12:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:43 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:43 INFO  : 'con' command is executed.
19:12:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:12:43 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
19:15:47 INFO  : Checking for BSP changes to sync application flags for project 'best'...
19:15:59 INFO  : Disconnected from the channel tcfchan#43.
19:16:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:00 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
19:16:00 INFO  : 'jtag frequency' command is executed.
19:16:00 INFO  : Context for 'APU' is selected.
19:16:00 INFO  : System reset is completed.
19:16:03 INFO  : 'after 3000' command is executed.
19:16:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
19:16:04 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
19:16:04 INFO  : Context for 'APU' is selected.
19:16:04 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
19:16:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:04 INFO  : Context for 'APU' is selected.
19:16:04 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
19:16:05 INFO  : 'ps7_init' command is executed.
19:16:05 INFO  : 'ps7_post_config' command is executed.
19:16:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:05 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:16:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:16:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

19:16:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:05 INFO  : 'con' command is executed.
19:16:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:16:05 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
19:22:30 INFO  : Checking for BSP changes to sync application flags for project 'best'...
19:22:48 INFO  : Disconnected from the channel tcfchan#45.
19:22:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:49 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
19:22:49 INFO  : 'jtag frequency' command is executed.
19:22:49 INFO  : Context for 'APU' is selected.
19:22:49 INFO  : System reset is completed.
19:22:52 INFO  : 'after 3000' command is executed.
19:22:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
19:22:53 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
19:22:53 INFO  : Context for 'APU' is selected.
19:22:53 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
19:22:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:53 INFO  : Context for 'APU' is selected.
19:22:53 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
19:22:53 INFO  : 'ps7_init' command is executed.
19:22:53 INFO  : 'ps7_post_config' command is executed.
19:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:54 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:54 INFO  : 'con' command is executed.
19:22:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:22:54 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
19:27:58 INFO  : Checking for BSP changes to sync application flags for project 'best'...
19:28:11 INFO  : Disconnected from the channel tcfchan#47.
19:28:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:11 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
19:28:11 INFO  : 'jtag frequency' command is executed.
19:28:11 INFO  : Context for 'APU' is selected.
19:28:11 INFO  : System reset is completed.
19:28:14 INFO  : 'after 3000' command is executed.
19:28:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
19:28:15 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
19:28:15 INFO  : Context for 'APU' is selected.
19:28:16 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
19:28:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:16 INFO  : Context for 'APU' is selected.
19:28:16 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
19:28:16 INFO  : 'ps7_init' command is executed.
19:28:16 INFO  : 'ps7_post_config' command is executed.
19:28:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:16 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:16 INFO  : 'con' command is executed.
19:28:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:28:16 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
19:29:09 INFO  : Disconnected from the channel tcfchan#49.
19:29:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:10 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
19:29:10 INFO  : 'jtag frequency' command is executed.
19:29:10 INFO  : Context for 'APU' is selected.
19:29:10 INFO  : System reset is completed.
19:29:13 INFO  : 'after 3000' command is executed.
19:29:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
19:29:14 INFO  : Device configured successfully with "C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit"
19:29:14 INFO  : Context for 'APU' is selected.
19:29:14 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa'.
19:29:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:14 INFO  : Context for 'APU' is selected.
19:29:14 INFO  : Sourcing of 'C:/VITIS/best/_ide/psinit/ps7_init.tcl' is done.
19:29:14 INFO  : 'ps7_init' command is executed.
19:29:14 INFO  : 'ps7_post_config' command is executed.
19:29:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:15 INFO  : The application 'C:/VITIS/best/Debug/best.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/best/_ide/bitstream/fir_fpga_best.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best/Debug/best.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:15 INFO  : 'con' command is executed.
19:29:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:29:15 INFO  : Launch script is exported to file 'C:\VITIS\best_system\_ide\scripts\systemdebugger_best_system_standalone.tcl'
21:43:35 INFO  : Result from executing command 'getProjects': fir2_wrapper;fir_fpga_best;fir_fpga_best_1;fir_fpga_wrapper2
21:43:35 INFO  : Result from executing command 'getPlatforms': fir_fpga_wrapper2|C:/VITIS/fir_fpga_wrapper2/export/fir_fpga_wrapper2/fir_fpga_wrapper2.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
21:43:36 WARN  : An unexpected exception occurred in the module 'platform project logging'
21:43:36 INFO  : Platform 'fir2_wrapper' is added to custom repositories.
21:43:49 INFO  : Platform 'fir2_wrapper' is added to custom repositories.
21:47:11 INFO  : Result from executing command 'getProjects': fir2_wrapper;fir_fpga_best;fir_fpga_best_1;fir_fpga_wrapper2
21:47:11 INFO  : Result from executing command 'getPlatforms': fir2_wrapper|C:/VITIS/fir2_wrapper/export/fir2_wrapper/fir2_wrapper.xpfm;fir_fpga_best_1|C:/VITIS/fir_fpga_best_1/export/fir_fpga_best_1/fir_fpga_best_1.xpfm;fir_fpga_best|C:/VITIS/fir_fpga_best/export/fir_fpga_best/fir_fpga_best.xpfm;fir_fpga_wrapper2|C:/VITIS/fir_fpga_wrapper2/export/fir_fpga_wrapper2/fir_fpga_wrapper2.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
21:47:12 INFO  : Checking for BSP changes to sync application flags for project 'bestest'...
21:47:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:45 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
21:47:45 INFO  : 'jtag frequency' command is executed.
21:47:45 INFO  : Context for 'APU' is selected.
21:47:46 INFO  : System reset is completed.
21:47:49 INFO  : 'after 3000' command is executed.
21:47:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
21:47:50 INFO  : Device configured successfully with "C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit"
21:47:50 INFO  : Context for 'APU' is selected.
21:47:50 ERROR : can't read "map": no such variable
21:47:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
----------------End of Script----------------

21:47:50 ERROR : can't read "map": no such variable
21:49:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
21:49:23 INFO  : Device configured successfully with "C:/vlsi2/vivado/exer5/exer5.runs/impl_1/fir_fpga_wrapper.bit"
21:49:52 INFO  : Disconnected from the channel tcfchan#50.
21:49:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:55 INFO  : Jtag cable 'Digilent Zybo 210279A42D8AA' is selected.
21:49:55 INFO  : 'jtag frequency' command is executed.
21:49:55 INFO  : Context for 'APU' is selected.
21:49:55 INFO  : System reset is completed.
21:49:58 INFO  : 'after 3000' command is executed.
21:49:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}' command is executed.
21:50:00 INFO  : Device configured successfully with "C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit"
21:50:00 INFO  : Context for 'APU' is selected.
21:50:00 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa'.
21:50:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:00 INFO  : Context for 'APU' is selected.
21:50:00 INFO  : Sourcing of 'C:/VITIS/bestest/_ide/psinit/ps7_init.tcl' is done.
21:50:00 INFO  : 'ps7_init' command is executed.
21:50:00 INFO  : 'ps7_post_config' command is executed.
21:50:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:00 INFO  : The application 'C:/VITIS/bestest/Debug/bestest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42D8AA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42D8AA-13722093-0"}
fpga -file C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/bestest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/bestest/Debug/bestest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:00 INFO  : 'con' command is executed.
21:50:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:50:00 INFO  : Launch script is exported to file 'C:\VITIS\bestest_system\_ide\scripts\systemdebugger_bestest_system_standalone.tcl'
21:51:23 INFO  : Disconnected from the channel tcfchan#53.
11:20:40 DEBUG : Logs will be stored at 'C:/VITIS/IDE.log'.
11:20:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\VITIS\temp_xsdb_launch_script.tcl
11:20:49 INFO  : XSCT server has started successfully.
11:20:49 INFO  : Successfully done setting XSCT server connection channel  
11:20:49 INFO  : plnx-install-location is set to ''
11:20:49 INFO  : Successfully done setting workspace for the tool. 
11:20:53 INFO  : Registering command handlers for Vitis TCF services
11:20:58 INFO  : Platform repository initialization has completed.
11:20:59 INFO  : Successfully done query RDI_DATADIR 
11:26:09 INFO  : Checking for BSP changes to sync application flags for project 'bestest'...
11:26:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa is already opened

11:27:29 INFO  : Checking for BSP changes to sync application flags for project 'bestest'...
11:27:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa is already opened

11:28:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:14 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
11:28:14 INFO  : 'jtag frequency' command is executed.
11:28:14 INFO  : Context for 'APU' is selected.
11:28:14 INFO  : System reset is completed.
11:28:17 INFO  : 'after 3000' command is executed.
11:28:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
11:28:19 INFO  : Device configured successfully with "C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit"
11:28:19 INFO  : Context for 'APU' is selected.
11:28:19 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa'.
11:28:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:28:19 INFO  : Context for 'APU' is selected.
11:28:19 INFO  : Sourcing of 'C:/VITIS/bestest/_ide/psinit/ps7_init.tcl' is done.
11:28:20 INFO  : 'ps7_init' command is executed.
11:28:20 INFO  : 'ps7_post_config' command is executed.
11:28:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:20 INFO  : The application 'C:/VITIS/bestest/Debug/bestest.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:28:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:28:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/bestest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/bestest/Debug/bestest.elf
configparams force-mem-access 0
----------------End of Script----------------

11:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:21 INFO  : 'con' command is executed.
11:28:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:28:21 INFO  : Launch script is exported to file 'C:\VITIS\bestest_system\_ide\scripts\systemdebugger_bestest_system_standalone.tcl'
11:28:53 INFO  : Disconnected from the channel tcfchan#3.
11:28:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:54 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
11:28:54 INFO  : 'jtag frequency' command is executed.
11:28:54 INFO  : Context for 'APU' is selected.
11:28:54 INFO  : System reset is completed.
11:28:57 INFO  : 'after 3000' command is executed.
11:28:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
11:28:58 INFO  : Device configured successfully with "C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit"
11:28:58 INFO  : Context for 'APU' is selected.
11:29:02 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa'.
11:29:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:02 INFO  : Context for 'APU' is selected.
11:29:02 INFO  : Sourcing of 'C:/VITIS/bestest/_ide/psinit/ps7_init.tcl' is done.
11:29:03 INFO  : 'ps7_init' command is executed.
11:29:03 INFO  : 'ps7_post_config' command is executed.
11:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:03 INFO  : The application 'C:/VITIS/bestest/Debug/bestest.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/bestest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/bestest/Debug/bestest.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:03 INFO  : 'con' command is executed.
11:29:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:29:03 INFO  : Launch script is exported to file 'C:\VITIS\bestest_system\_ide\scripts\systemdebugger_bestest_system_standalone.tcl'
11:29:36 INFO  : Disconnected from the channel tcfchan#4.
11:29:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:36 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
11:29:36 INFO  : 'jtag frequency' command is executed.
11:29:36 INFO  : Context for 'APU' is selected.
11:29:36 INFO  : System reset is completed.
11:29:39 INFO  : 'after 3000' command is executed.
11:29:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
11:29:40 INFO  : Device configured successfully with "C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit"
11:29:41 INFO  : Context for 'APU' is selected.
11:29:44 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa'.
11:29:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:44 INFO  : Context for 'APU' is selected.
11:29:44 INFO  : Sourcing of 'C:/VITIS/bestest/_ide/psinit/ps7_init.tcl' is done.
11:29:45 INFO  : 'ps7_init' command is executed.
11:29:45 INFO  : 'ps7_post_config' command is executed.
11:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:45 INFO  : The application 'C:/VITIS/bestest/Debug/bestest.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/bestest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/bestest/Debug/bestest.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:45 INFO  : 'con' command is executed.
11:29:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:29:45 INFO  : Launch script is exported to file 'C:\VITIS\bestest_system\_ide\scripts\systemdebugger_bestest_system_standalone.tcl'
11:38:12 INFO  : Checking for BSP changes to sync application flags for project 'bestest'...
11:38:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa is already opened

11:38:43 INFO  : Disconnected from the channel tcfchan#5.
11:38:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:44 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
11:38:44 INFO  : 'jtag frequency' command is executed.
11:38:44 INFO  : Context for 'APU' is selected.
11:38:44 INFO  : System reset is completed.
11:38:47 INFO  : 'after 3000' command is executed.
11:38:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
11:38:48 INFO  : Device configured successfully with "C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit"
11:38:48 INFO  : Context for 'APU' is selected.
11:38:52 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa'.
11:38:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:52 INFO  : Context for 'APU' is selected.
11:38:52 INFO  : Sourcing of 'C:/VITIS/bestest/_ide/psinit/ps7_init.tcl' is done.
11:38:53 INFO  : 'ps7_init' command is executed.
11:38:53 INFO  : 'ps7_post_config' command is executed.
11:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:53 INFO  : The application 'C:/VITIS/bestest/Debug/bestest.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/bestest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/bestest/Debug/bestest.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:53 INFO  : 'con' command is executed.
11:38:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:38:53 INFO  : Launch script is exported to file 'C:\VITIS\bestest_system\_ide\scripts\systemdebugger_bestest_system_standalone.tcl'
11:40:09 INFO  : Checking for BSP changes to sync application flags for project 'bestest'...
11:40:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa is already opened

11:40:40 INFO  : Disconnected from the channel tcfchan#7.
11:40:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:40 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
11:40:40 INFO  : 'jtag frequency' command is executed.
11:40:40 INFO  : Context for 'APU' is selected.
11:40:40 INFO  : System reset is completed.
11:40:43 INFO  : 'after 3000' command is executed.
11:40:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
11:40:45 INFO  : Device configured successfully with "C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit"
11:40:45 INFO  : Context for 'APU' is selected.
11:40:48 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa'.
11:40:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:48 INFO  : Context for 'APU' is selected.
11:40:48 INFO  : Sourcing of 'C:/VITIS/bestest/_ide/psinit/ps7_init.tcl' is done.
11:40:49 INFO  : 'ps7_init' command is executed.
11:40:49 INFO  : 'ps7_post_config' command is executed.
11:40:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:49 INFO  : The application 'C:/VITIS/bestest/Debug/bestest.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:40:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/bestest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/bestest/Debug/bestest.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:49 INFO  : 'con' command is executed.
11:40:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:40:49 INFO  : Launch script is exported to file 'C:\VITIS\bestest_system\_ide\scripts\systemdebugger_bestest_system_standalone.tcl'
11:43:18 INFO  : Checking for BSP changes to sync application flags for project 'bestest'...
11:43:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa is already opened

11:43:48 INFO  : Disconnected from the channel tcfchan#9.
11:43:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:48 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
11:43:48 INFO  : 'jtag frequency' command is executed.
11:43:48 INFO  : Context for 'APU' is selected.
11:43:48 INFO  : System reset is completed.
11:43:51 INFO  : 'after 3000' command is executed.
11:43:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
11:43:53 INFO  : Device configured successfully with "C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit"
11:43:53 INFO  : Context for 'APU' is selected.
11:43:56 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa'.
11:43:57 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:57 INFO  : Context for 'APU' is selected.
11:43:57 INFO  : Sourcing of 'C:/VITIS/bestest/_ide/psinit/ps7_init.tcl' is done.
11:43:57 INFO  : 'ps7_init' command is executed.
11:43:57 INFO  : 'ps7_post_config' command is executed.
11:43:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:57 INFO  : The application 'C:/VITIS/bestest/Debug/bestest.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:57 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/bestest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/bestest/Debug/bestest.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:58 INFO  : 'con' command is executed.
11:43:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:43:58 INFO  : Launch script is exported to file 'C:\VITIS\bestest_system\_ide\scripts\systemdebugger_bestest_system_standalone.tcl'
11:53:20 INFO  : Checking for BSP changes to sync application flags for project 'bestest'...
11:53:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa is already opened

11:53:39 INFO  : Disconnected from the channel tcfchan#11.
11:53:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:39 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
11:53:39 INFO  : 'jtag frequency' command is executed.
11:53:39 INFO  : Context for 'APU' is selected.
11:53:40 INFO  : System reset is completed.
11:53:43 INFO  : 'after 3000' command is executed.
11:53:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
11:53:44 INFO  : Device configured successfully with "C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit"
11:53:44 INFO  : Context for 'APU' is selected.
11:53:46 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa'.
11:53:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:46 INFO  : Context for 'APU' is selected.
11:53:46 INFO  : Sourcing of 'C:/VITIS/bestest/_ide/psinit/ps7_init.tcl' is done.
11:53:47 INFO  : 'ps7_init' command is executed.
11:53:47 INFO  : 'ps7_post_config' command is executed.
11:53:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:47 INFO  : The application 'C:/VITIS/bestest/Debug/bestest.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/bestest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/bestest/Debug/bestest.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:47 INFO  : 'con' command is executed.
11:53:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:53:47 INFO  : Launch script is exported to file 'C:\VITIS\bestest_system\_ide\scripts\systemdebugger_bestest_system_standalone.tcl'
12:05:21 INFO  : Checking for BSP changes to sync application flags for project 'best'...
12:05:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/VITIS/fir_fpga_best/export/fir_fpga_best/hw/fir_fpga_best.xsa is already opened

12:06:20 WARN  : An unexpected exception occurred in the module 'platform project logging'
12:06:30 WARN  : An unexpected exception occurred in the module 'platform project logging'
12:06:38 WARN  : An unexpected exception occurred in the module 'platform project logging'
12:06:51 INFO  : Checking for BSP changes to sync application flags for project 'bestest'...
12:06:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa is already opened

12:07:15 INFO  : Disconnected from the channel tcfchan#13.
12:07:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:15 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
12:07:15 INFO  : 'jtag frequency' command is executed.
12:07:15 INFO  : Context for 'APU' is selected.
12:07:15 INFO  : System reset is completed.
12:07:18 INFO  : 'after 3000' command is executed.
12:07:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
12:07:19 INFO  : Device configured successfully with "C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit"
12:07:19 INFO  : Context for 'APU' is selected.
12:07:21 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa'.
12:07:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:21 INFO  : Context for 'APU' is selected.
12:07:21 INFO  : Sourcing of 'C:/VITIS/bestest/_ide/psinit/ps7_init.tcl' is done.
12:07:22 INFO  : 'ps7_init' command is executed.
12:07:22 INFO  : 'ps7_post_config' command is executed.
12:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:22 INFO  : The application 'C:/VITIS/bestest/Debug/bestest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/bestest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/bestest/Debug/bestest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:22 INFO  : 'con' command is executed.
12:07:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:07:22 INFO  : Launch script is exported to file 'C:\VITIS\bestest_system\_ide\scripts\systemdebugger_bestest_system_standalone.tcl'
12:09:36 INFO  : Checking for BSP changes to sync application flags for project 'bestest'...
12:09:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa is already opened

12:09:47 INFO  : Disconnected from the channel tcfchan#16.
12:09:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:47 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
12:09:47 INFO  : 'jtag frequency' command is executed.
12:09:47 INFO  : Context for 'APU' is selected.
12:09:47 INFO  : System reset is completed.
12:09:50 INFO  : 'after 3000' command is executed.
12:09:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
12:09:51 INFO  : Device configured successfully with "C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit"
12:09:51 INFO  : Context for 'APU' is selected.
12:09:51 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa'.
12:09:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:09:52 INFO  : Context for 'APU' is selected.
12:09:52 INFO  : Sourcing of 'C:/VITIS/bestest/_ide/psinit/ps7_init.tcl' is done.
12:09:52 INFO  : 'ps7_init' command is executed.
12:09:52 INFO  : 'ps7_post_config' command is executed.
12:09:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:52 INFO  : The application 'C:/VITIS/bestest/Debug/bestest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:09:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:09:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/bestest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/bestest/Debug/bestest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:09:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:52 INFO  : 'con' command is executed.
12:09:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:09:52 INFO  : Launch script is exported to file 'C:\VITIS\bestest_system\_ide\scripts\systemdebugger_bestest_system_standalone.tcl'
12:12:51 INFO  : Checking for BSP changes to sync application flags for project 'bestest'...
12:12:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa is already opened

12:13:16 INFO  : Checking for BSP changes to sync application flags for project 'bestest'...
12:13:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa is already opened

12:13:50 INFO  : Disconnected from the channel tcfchan#18.
12:13:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:50 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
12:13:50 INFO  : 'jtag frequency' command is executed.
12:13:50 INFO  : Context for 'APU' is selected.
12:13:50 INFO  : System reset is completed.
12:13:53 INFO  : 'after 3000' command is executed.
12:13:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
12:13:55 INFO  : Device configured successfully with "C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit"
12:13:55 INFO  : Context for 'APU' is selected.
12:13:55 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa'.
12:13:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:55 INFO  : Context for 'APU' is selected.
12:13:55 INFO  : Sourcing of 'C:/VITIS/bestest/_ide/psinit/ps7_init.tcl' is done.
12:13:55 INFO  : 'ps7_init' command is executed.
12:13:55 INFO  : 'ps7_post_config' command is executed.
12:13:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:55 INFO  : The application 'C:/VITIS/bestest/Debug/bestest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:13:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:13:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/bestest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/bestest/Debug/bestest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:13:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:55 INFO  : 'con' command is executed.
12:13:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:13:55 INFO  : Launch script is exported to file 'C:\VITIS\bestest_system\_ide\scripts\systemdebugger_bestest_system_standalone.tcl'
12:19:49 INFO  : Checking for BSP changes to sync application flags for project 'bestest'...
12:19:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa is already opened

12:20:11 INFO  : Disconnected from the channel tcfchan#21.
12:20:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:11 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
12:20:11 INFO  : 'jtag frequency' command is executed.
12:20:11 INFO  : Context for 'APU' is selected.
12:20:11 INFO  : System reset is completed.
12:20:14 INFO  : 'after 3000' command is executed.
12:20:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
12:20:15 INFO  : Device configured successfully with "C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit"
12:20:15 INFO  : Context for 'APU' is selected.
12:20:15 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa'.
12:20:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:20:15 INFO  : Context for 'APU' is selected.
12:20:15 INFO  : Sourcing of 'C:/VITIS/bestest/_ide/psinit/ps7_init.tcl' is done.
12:20:16 INFO  : 'ps7_init' command is executed.
12:20:16 INFO  : 'ps7_post_config' command is executed.
12:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:16 INFO  : The application 'C:/VITIS/bestest/Debug/bestest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:20:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:20:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/bestest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/bestest/Debug/bestest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:16 INFO  : 'con' command is executed.
12:20:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:20:16 INFO  : Launch script is exported to file 'C:\VITIS\bestest_system\_ide\scripts\systemdebugger_bestest_system_standalone.tcl'
12:21:12 INFO  : Checking for BSP changes to sync application flags for project 'bestest'...
12:21:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa is already opened

12:22:04 INFO  : Checking for BSP changes to sync application flags for project 'bestest'...
12:22:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa is already opened

12:22:22 INFO  : Disconnected from the channel tcfchan#23.
12:22:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:22 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
12:22:22 INFO  : 'jtag frequency' command is executed.
12:22:22 INFO  : Context for 'APU' is selected.
12:22:22 INFO  : System reset is completed.
12:22:25 INFO  : 'after 3000' command is executed.
12:22:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
12:22:27 INFO  : Device configured successfully with "C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit"
12:22:27 INFO  : Context for 'APU' is selected.
12:22:27 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa'.
12:22:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:27 INFO  : Context for 'APU' is selected.
12:22:27 INFO  : Sourcing of 'C:/VITIS/bestest/_ide/psinit/ps7_init.tcl' is done.
12:22:27 INFO  : 'ps7_init' command is executed.
12:22:27 INFO  : 'ps7_post_config' command is executed.
12:22:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:27 INFO  : The application 'C:/VITIS/bestest/Debug/bestest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/bestest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/bestest/Debug/bestest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:28 INFO  : 'con' command is executed.
12:22:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:22:28 INFO  : Launch script is exported to file 'C:\VITIS\bestest_system\_ide\scripts\systemdebugger_bestest_system_standalone.tcl'
12:32:32 INFO  : Disconnected from the channel tcfchan#26.
12:32:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:32 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
12:32:32 INFO  : 'jtag frequency' command is executed.
12:32:32 INFO  : Context for 'APU' is selected.
12:32:33 INFO  : System reset is completed.
12:32:36 INFO  : 'after 3000' command is executed.
12:32:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
12:32:37 INFO  : Device configured successfully with "C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit"
12:32:37 INFO  : Context for 'APU' is selected.
12:32:37 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa'.
12:32:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:37 INFO  : Context for 'APU' is selected.
12:32:37 INFO  : Sourcing of 'C:/VITIS/bestest/_ide/psinit/ps7_init.tcl' is done.
12:32:37 INFO  : 'ps7_init' command is executed.
12:32:37 INFO  : 'ps7_post_config' command is executed.
12:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:38 INFO  : The application 'C:/VITIS/bestest/Debug/bestest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/bestest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/bestest/Debug/bestest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:38 INFO  : 'con' command is executed.
12:32:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:32:38 INFO  : Launch script is exported to file 'C:\VITIS\bestest_system\_ide\scripts\systemdebugger_bestest_system_standalone.tcl'
12:32:42 INFO  : Checking for BSP changes to sync application flags for project 'bestest'...
12:32:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa is already opened

12:33:40 INFO  : Disconnected from the channel tcfchan#27.
12:33:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:40 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
12:33:40 INFO  : 'jtag frequency' command is executed.
12:33:40 INFO  : Context for 'APU' is selected.
12:33:40 INFO  : System reset is completed.
12:33:43 INFO  : 'after 3000' command is executed.
12:33:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
12:33:44 INFO  : Device configured successfully with "C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit"
12:33:44 INFO  : Context for 'APU' is selected.
12:33:44 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa'.
12:33:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:45 INFO  : Context for 'APU' is selected.
12:33:45 INFO  : Sourcing of 'C:/VITIS/bestest/_ide/psinit/ps7_init.tcl' is done.
12:33:45 INFO  : 'ps7_init' command is executed.
12:33:45 INFO  : 'ps7_post_config' command is executed.
12:33:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:45 INFO  : The application 'C:/VITIS/bestest/Debug/bestest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:45 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/bestest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/bestest/Debug/bestest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:45 INFO  : 'con' command is executed.
12:33:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:33:45 INFO  : Launch script is exported to file 'C:\VITIS\bestest_system\_ide\scripts\systemdebugger_bestest_system_standalone.tcl'
12:39:00 INFO  : Checking for BSP changes to sync application flags for project 'bestest'...
12:39:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa is already opened

12:39:16 INFO  : Disconnected from the channel tcfchan#29.
12:39:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:16 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
12:39:16 INFO  : 'jtag frequency' command is executed.
12:39:16 INFO  : Context for 'APU' is selected.
12:39:16 INFO  : System reset is completed.
12:39:19 INFO  : 'after 3000' command is executed.
12:39:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
12:39:21 INFO  : Device configured successfully with "C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit"
12:39:21 INFO  : Context for 'APU' is selected.
12:39:21 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa'.
12:39:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:21 INFO  : Context for 'APU' is selected.
12:39:21 INFO  : Sourcing of 'C:/VITIS/bestest/_ide/psinit/ps7_init.tcl' is done.
12:39:21 INFO  : 'ps7_init' command is executed.
12:39:21 INFO  : 'ps7_post_config' command is executed.
12:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:21 INFO  : The application 'C:/VITIS/bestest/Debug/bestest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:21 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/bestest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/bestest/Debug/bestest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:21 INFO  : 'con' command is executed.
12:39:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:39:21 INFO  : Launch script is exported to file 'C:\VITIS\bestest_system\_ide\scripts\systemdebugger_bestest_system_standalone.tcl'
12:41:34 INFO  : Disconnected from the channel tcfchan#31.
16:21:03 DEBUG : Logs will be stored at 'C:/VITIS/IDE.log'.
16:21:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\VITIS\temp_xsdb_launch_script.tcl
16:21:08 INFO  : XSCT server has started successfully.
16:21:08 INFO  : plnx-install-location is set to ''
16:21:08 INFO  : Successfully done setting XSCT server connection channel  
16:21:08 INFO  : Successfully done setting workspace for the tool. 
16:21:09 INFO  : Registering command handlers for Vitis TCF services
16:21:09 INFO  : Platform repository initialization has completed.
16:21:14 INFO  : Successfully done query RDI_DATADIR 
16:36:39 INFO  : Checking for BSP changes to sync application flags for project 'bestest'...
16:36:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa is already opened

16:37:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:40 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
16:37:40 INFO  : 'jtag frequency' command is executed.
16:37:40 INFO  : Context for 'APU' is selected.
16:37:40 INFO  : System reset is completed.
16:37:43 INFO  : 'after 3000' command is executed.
16:37:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
16:37:44 INFO  : Device configured successfully with "C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit"
16:37:44 INFO  : Context for 'APU' is selected.
16:37:44 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa'.
16:37:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:44 INFO  : Context for 'APU' is selected.
16:37:44 INFO  : Sourcing of 'C:/VITIS/bestest/_ide/psinit/ps7_init.tcl' is done.
16:37:45 INFO  : 'ps7_init' command is executed.
16:37:45 INFO  : 'ps7_post_config' command is executed.
16:37:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:45 INFO  : The application 'C:/VITIS/bestest/Debug/bestest.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/bestest/_ide/bitstream/fir2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/fir2_wrapper/export/fir2_wrapper/hw/fir2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/bestest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/bestest/Debug/bestest.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:45 INFO  : 'con' command is executed.
16:37:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:37:45 INFO  : Launch script is exported to file 'C:\VITIS\bestest_system\_ide\scripts\systemdebugger_bestest_system_standalone.tcl'
20:40:42 INFO  : Result from executing command 'getProjects': best_fir_wrapper;fir2_wrapper
20:40:42 INFO  : Result from executing command 'getPlatforms': fir2_wrapper|C:/VITIS/fir2_wrapper/export/fir2_wrapper/fir2_wrapper.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:40:42 WARN  : An unexpected exception occurred in the module 'platform project logging'
20:40:44 INFO  : Platform 'best_fir_wrapper' is added to custom repositories.
20:40:58 INFO  : Platform 'best_fir_wrapper' is added to custom repositories.
20:43:22 INFO  : Result from executing command 'getProjects': best_fir_wrapper;fir2_wrapper
20:43:22 INFO  : Result from executing command 'getPlatforms': best_fir_wrapper|C:/VITIS/best_fir_wrapper/export/best_fir_wrapper/best_fir_wrapper.xpfm;fir2_wrapper|C:/VITIS/fir2_wrapper/export/fir2_wrapper/fir2_wrapper.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:43:22 INFO  : Checking for BSP changes to sync application flags for project 'best_fir'...
20:44:20 INFO  : Disconnected from the channel tcfchan#2.
20:44:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:21 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
20:44:21 INFO  : 'jtag frequency' command is executed.
20:44:21 INFO  : Context for 'APU' is selected.
20:44:21 INFO  : System reset is completed.
20:44:24 INFO  : 'after 3000' command is executed.
20:44:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
20:44:26 INFO  : Device configured successfully with "C:/VITIS/best_fir/_ide/bitstream/best_fir_wrapper.bit"
20:44:26 INFO  : Context for 'APU' is selected.
20:44:26 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/best_fir_wrapper/export/best_fir_wrapper/hw/best_fir_wrapper.xsa'.
20:44:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:26 INFO  : Context for 'APU' is selected.
20:44:26 INFO  : Sourcing of 'C:/VITIS/best_fir/_ide/psinit/ps7_init.tcl' is done.
20:44:26 INFO  : 'ps7_init' command is executed.
20:44:26 INFO  : 'ps7_post_config' command is executed.
20:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:27 INFO  : The application 'C:/VITIS/best_fir/Debug/best_fir.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/best_fir/_ide/bitstream/best_fir_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/best_fir_wrapper/export/best_fir_wrapper/hw/best_fir_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best_fir/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best_fir/Debug/best_fir.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:27 INFO  : 'con' command is executed.
20:44:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:44:27 INFO  : Launch script is exported to file 'C:\VITIS\best_fir_system\_ide\scripts\systemdebugger_best_fir_system_standalone.tcl'
20:44:44 INFO  : Disconnected from the channel tcfchan#5.
20:44:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:45 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
20:44:45 INFO  : 'jtag frequency' command is executed.
20:44:45 INFO  : Context for 'APU' is selected.
20:44:45 INFO  : System reset is completed.
20:44:48 INFO  : 'after 3000' command is executed.
20:44:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
20:44:49 INFO  : Device configured successfully with "C:/VITIS/best_fir/_ide/bitstream/best_fir_wrapper.bit"
20:44:49 INFO  : Context for 'APU' is selected.
20:44:49 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/best_fir_wrapper/export/best_fir_wrapper/hw/best_fir_wrapper.xsa'.
20:44:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:49 INFO  : Context for 'APU' is selected.
20:44:49 INFO  : Sourcing of 'C:/VITIS/best_fir/_ide/psinit/ps7_init.tcl' is done.
20:44:50 INFO  : 'ps7_init' command is executed.
20:44:50 INFO  : 'ps7_post_config' command is executed.
20:44:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:50 INFO  : The application 'C:/VITIS/best_fir/Debug/best_fir.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/best_fir/_ide/bitstream/best_fir_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/best_fir_wrapper/export/best_fir_wrapper/hw/best_fir_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best_fir/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best_fir/Debug/best_fir.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:50 INFO  : 'con' command is executed.
20:44:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:44:50 INFO  : Launch script is exported to file 'C:\VITIS\best_fir_system\_ide\scripts\systemdebugger_best_fir_system_standalone.tcl'
20:46:20 INFO  : Checking for BSP changes to sync application flags for project 'best_fir'...
20:46:43 INFO  : Disconnected from the channel tcfchan#6.
20:46:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:44 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
20:46:44 INFO  : 'jtag frequency' command is executed.
20:46:44 INFO  : Context for 'APU' is selected.
20:46:44 INFO  : System reset is completed.
20:46:47 INFO  : 'after 3000' command is executed.
20:46:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
20:46:48 INFO  : Device configured successfully with "C:/VITIS/best_fir/_ide/bitstream/best_fir_wrapper.bit"
20:46:48 INFO  : Context for 'APU' is selected.
20:46:48 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/best_fir_wrapper/export/best_fir_wrapper/hw/best_fir_wrapper.xsa'.
20:46:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:48 INFO  : Context for 'APU' is selected.
20:46:48 INFO  : Sourcing of 'C:/VITIS/best_fir/_ide/psinit/ps7_init.tcl' is done.
20:46:49 INFO  : 'ps7_init' command is executed.
20:46:49 INFO  : 'ps7_post_config' command is executed.
20:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:49 INFO  : The application 'C:/VITIS/best_fir/Debug/best_fir.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/best_fir/_ide/bitstream/best_fir_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/best_fir_wrapper/export/best_fir_wrapper/hw/best_fir_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best_fir/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best_fir/Debug/best_fir.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:49 INFO  : 'con' command is executed.
20:46:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:46:49 INFO  : Launch script is exported to file 'C:\VITIS\best_fir_system\_ide\scripts\systemdebugger_best_fir_system_standalone.tcl'
20:48:53 INFO  : Checking for BSP changes to sync application flags for project 'best_fir'...
20:50:28 INFO  : Checking for BSP changes to sync application flags for project 'best_fir'...
20:50:47 INFO  : Disconnected from the channel tcfchan#8.
20:50:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:48 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
20:50:48 INFO  : 'jtag frequency' command is executed.
20:50:48 INFO  : Context for 'APU' is selected.
20:50:48 INFO  : System reset is completed.
20:50:51 INFO  : 'after 3000' command is executed.
20:50:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
20:50:52 INFO  : Device configured successfully with "C:/VITIS/best_fir/_ide/bitstream/best_fir_wrapper.bit"
20:50:52 INFO  : Context for 'APU' is selected.
20:50:52 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/best_fir_wrapper/export/best_fir_wrapper/hw/best_fir_wrapper.xsa'.
20:50:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:52 INFO  : Context for 'APU' is selected.
20:50:52 INFO  : Sourcing of 'C:/VITIS/best_fir/_ide/psinit/ps7_init.tcl' is done.
20:50:53 INFO  : 'ps7_init' command is executed.
20:50:53 INFO  : 'ps7_post_config' command is executed.
20:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:53 INFO  : The application 'C:/VITIS/best_fir/Debug/best_fir.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/best_fir/_ide/bitstream/best_fir_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/best_fir_wrapper/export/best_fir_wrapper/hw/best_fir_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best_fir/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best_fir/Debug/best_fir.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:53 INFO  : 'con' command is executed.
20:50:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:50:53 INFO  : Launch script is exported to file 'C:\VITIS\best_fir_system\_ide\scripts\systemdebugger_best_fir_system_standalone.tcl'
20:53:25 INFO  : Checking for BSP changes to sync application flags for project 'best_fir'...
20:53:49 INFO  : Disconnected from the channel tcfchan#11.
20:53:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:49 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
20:53:49 INFO  : 'jtag frequency' command is executed.
20:53:49 INFO  : Context for 'APU' is selected.
20:53:49 INFO  : System reset is completed.
20:53:52 INFO  : 'after 3000' command is executed.
20:53:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
20:53:53 INFO  : Device configured successfully with "C:/VITIS/best_fir/_ide/bitstream/best_fir_wrapper.bit"
20:53:54 INFO  : Context for 'APU' is selected.
20:53:54 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/best_fir_wrapper/export/best_fir_wrapper/hw/best_fir_wrapper.xsa'.
20:53:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:54 INFO  : Context for 'APU' is selected.
20:53:54 INFO  : Sourcing of 'C:/VITIS/best_fir/_ide/psinit/ps7_init.tcl' is done.
20:53:54 INFO  : 'ps7_init' command is executed.
20:53:54 INFO  : 'ps7_post_config' command is executed.
20:53:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:54 INFO  : The application 'C:/VITIS/best_fir/Debug/best_fir.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/best_fir/_ide/bitstream/best_fir_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/best_fir_wrapper/export/best_fir_wrapper/hw/best_fir_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/best_fir/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/best_fir/Debug/best_fir.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:54 INFO  : 'con' command is executed.
20:53:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:53:54 INFO  : Launch script is exported to file 'C:\VITIS\best_fir_system\_ide\scripts\systemdebugger_best_fir_system_standalone.tcl'
11:55:17 ERROR : Failed to openhw "C:/Users/spiros/AppData/Local/Temp/hwspec_best_fir_wrapper17875358366636424754/best_fir_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:55:19 ERROR : Failed to openhw "C:/Users/spiros/AppData/Local/Temp/hwspec_best_fir_wrapper17875358366636424754/best_fir_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:55:19 ERROR : Failed to openhw "C:/Users/spiros/AppData/Local/Temp/hwspec_best_fir_wrapper17875358366636424754/best_fir_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

12:01:22 ERROR : Failed to openhw "C:/Users/spiros/AppData/Local/Temp/hwspec_best_fir_wrapper2549420282433758536/best_fir_wrapper2.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

12:01:24 ERROR : Failed to openhw "C:/Users/spiros/AppData/Local/Temp/hwspec_best_fir_wrapper2549420282433758536/best_fir_wrapper2.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

12:01:24 ERROR : Failed to openhw "C:/Users/spiros/AppData/Local/Temp/hwspec_best_fir_wrapper2549420282433758536/best_fir_wrapper2.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

12:17:35 INFO  : Result from executing command 'getProjects': best_fir_wrapper;final_fir_wrapper;fir2_wrapper
12:17:35 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
12:17:37 INFO  : Platform 'final_fir_wrapper' is added to custom repositories.
12:17:50 INFO  : Platform 'final_fir_wrapper' is added to custom repositories.
12:22:24 INFO  : Result from executing command 'getProjects': best_fir_wrapper;final_fir_wrapper
12:22:24 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
12:22:25 INFO  : Checking for BSP changes to sync application flags for project 'bestest_fir'...
12:22:49 INFO  : Disconnected from the channel tcfchan#13.
12:22:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:23:00 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:23:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:40 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
12:23:40 INFO  : 'jtag frequency' command is executed.
12:23:40 INFO  : Context for 'APU' is selected.
12:23:40 INFO  : System reset is completed.
12:23:43 INFO  : 'after 3000' command is executed.
12:23:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
12:23:45 INFO  : Device configured successfully with "C:/VITIS/bestest_fir/_ide/bitstream/final_fir_wrapper.bit"
12:23:45 INFO  : Context for 'APU' is selected.
12:23:45 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/final_fir_wrapper/export/final_fir_wrapper/hw/final_fir_wrapper.xsa'.
12:23:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:45 INFO  : Context for 'APU' is selected.
12:23:45 INFO  : Sourcing of 'C:/VITIS/bestest_fir/_ide/psinit/ps7_init.tcl' is done.
12:23:45 INFO  : 'ps7_init' command is executed.
12:23:45 INFO  : 'ps7_post_config' command is executed.
12:23:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:45 INFO  : The application 'C:/VITIS/bestest_fir/Debug/bestest_fir.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:23:45 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/bestest_fir/_ide/bitstream/final_fir_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/final_fir_wrapper/export/final_fir_wrapper/hw/final_fir_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/bestest_fir/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/bestest_fir/Debug/bestest_fir.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:46 INFO  : 'con' command is executed.
12:23:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:23:46 INFO  : Launch script is exported to file 'C:\VITIS\bestest_fir_system\_ide\scripts\systemdebugger_bestest_fir_system_standalone.tcl'
12:30:08 INFO  : Disconnected from the channel tcfchan#16.
12:30:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:09 INFO  : Jtag cable 'Digilent Zybo 210279A42CB4A' is selected.
12:30:09 INFO  : 'jtag frequency' command is executed.
12:30:09 INFO  : Context for 'APU' is selected.
12:30:09 INFO  : System reset is completed.
12:30:12 INFO  : 'after 3000' command is executed.
12:30:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}' command is executed.
12:30:13 INFO  : Device configured successfully with "C:/VITIS/bestest_fir/_ide/bitstream/final_fir_wrapper.bit"
12:30:13 INFO  : Context for 'APU' is selected.
12:30:13 INFO  : Hardware design and registers information is loaded from 'C:/VITIS/final_fir_wrapper/export/final_fir_wrapper/hw/final_fir_wrapper.xsa'.
12:30:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:13 INFO  : Context for 'APU' is selected.
12:30:13 INFO  : Sourcing of 'C:/VITIS/bestest_fir/_ide/psinit/ps7_init.tcl' is done.
12:30:14 INFO  : 'ps7_init' command is executed.
12:30:14 INFO  : 'ps7_post_config' command is executed.
12:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:14 INFO  : The application 'C:/VITIS/bestest_fir/Debug/bestest_fir.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42CB4A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A42CB4A-13722093-0"}
fpga -file C:/VITIS/bestest_fir/_ide/bitstream/final_fir_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/VITIS/final_fir_wrapper/export/final_fir_wrapper/hw/final_fir_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/VITIS/bestest_fir/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/VITIS/bestest_fir/Debug/bestest_fir.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:14 INFO  : 'con' command is executed.
12:30:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:30:14 INFO  : Launch script is exported to file 'C:\VITIS\bestest_fir_system\_ide\scripts\systemdebugger_bestest_fir_system_standalone.tcl'
12:36:05 INFO  : Disconnected from the channel tcfchan#17.
