
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALU.Out=>ALUOut_MEM.In                                  Premise(F6)
	S9= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F7)
	S10= FU.OutID1=>A_EX.In                                     Premise(F8)
	S11= LIMMEXT.Out=>B_EX.In                                   Premise(F9)
	S12= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F10)
	S13= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F11)
	S14= FU.Bub_ID=>CU_ID.Bub                                   Premise(F12)
	S15= FU.Halt_ID=>CU_ID.Halt                                 Premise(F13)
	S16= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S17= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F15)
	S18= FU.Bub_IF=>CU_IF.Bub                                   Premise(F16)
	S19= FU.Halt_IF=>CU_IF.Halt                                 Premise(F17)
	S20= ICache.Hit=>CU_IF.ICacheHit                            Premise(F18)
	S21= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F19)
	S22= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F20)
	S23= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F21)
	S24= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F22)
	S25= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F23)
	S26= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F24)
	S27= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F25)
	S28= ICache.Hit=>FU.ICacheHit                               Premise(F26)
	S29= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F27)
	S30= IR_EX.Out=>FU.IR_EX                                    Premise(F28)
	S31= IR_ID.Out=>FU.IR_ID                                    Premise(F29)
	S32= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F30)
	S33= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F31)
	S34= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F32)
	S35= ALU.Out=>FU.InEX                                       Premise(F33)
	S36= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F34)
	S37= GPR.Rdata1=>FU.InID1                                   Premise(F35)
	S38= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F36)
	S39= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F37)
	S40= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F38)
	S41= IR_ID.Out25_21=>GPR.RReg1                              Premise(F39)
	S42= IR_WB.Out20_16=>GPR.WReg                               Premise(F40)
	S43= IMMU.Addr=>IAddrReg.In                                 Premise(F41)
	S44= PC.Out=>ICache.IEA                                     Premise(F42)
	S45= ICache.IEA=addr                                        Path(S5,S44)
	S46= ICache.Hit=ICacheHit(addr)                             ICache-Search(S45)
	S47= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S45,S3)
	S48= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S46,S20)
	S49= FU.ICacheHit=ICacheHit(addr)                           Path(S46,S28)
	S50= ICache.Out=>ICacheReg.In                               Premise(F43)
	S51= ICacheReg.In={12,rS,rD,UIMM}                           Path(S47,S50)
	S52= PC.Out=>IMMU.IEA                                       Premise(F44)
	S53= IMMU.IEA=addr                                          Path(S5,S52)
	S54= CP0.ASID=>IMMU.PID                                     Premise(F45)
	S55= IMMU.PID=pid                                           Path(S4,S54)
	S56= IMMU.Addr={pid,addr}                                   IMMU-Search(S55,S53)
	S57= IAddrReg.In={pid,addr}                                 Path(S56,S43)
	S58= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S55,S53)
	S59= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S58,S21)
	S60= IR_ID.Out=>IR_EX.In                                    Premise(F46)
	S61= ICache.Out=>IR_ID.In                                   Premise(F47)
	S62= IR_ID.In={12,rS,rD,UIMM}                               Path(S47,S61)
	S63= ICache.Out=>IR_IMMU.In                                 Premise(F48)
	S64= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S47,S63)
	S65= IR_EX.Out=>IR_MEM.In                                   Premise(F49)
	S66= IR_DMMU2.Out=>IR_WB.In                                 Premise(F50)
	S67= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F51)
	S68= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F52)
	S69= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F53)
	S70= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F54)
	S71= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F55)
	S72= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F56)
	S73= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F57)
	S74= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F58)
	S75= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F59)
	S76= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F60)
	S77= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F61)
	S78= IR_EX.Out31_26=>CU_EX.Op                               Premise(F62)
	S79= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F63)
	S80= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F64)
	S81= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F65)
	S82= IR_ID.Out31_26=>CU_ID.Op                               Premise(F66)
	S83= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F67)
	S84= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F68)
	S85= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F69)
	S86= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F70)
	S87= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F71)
	S88= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F72)
	S89= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F73)
	S90= IR_WB.Out31_26=>CU_WB.Op                               Premise(F74)
	S91= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F75)
	S92= CtrlA_EX=0                                             Premise(F76)
	S93= CtrlB_EX=0                                             Premise(F77)
	S94= CtrlALUOut_MEM=0                                       Premise(F78)
	S95= CtrlALUOut_DMMU1=0                                     Premise(F79)
	S96= CtrlALUOut_DMMU2=0                                     Premise(F80)
	S97= CtrlALUOut_WB=0                                        Premise(F81)
	S98= CtrlA_MEM=0                                            Premise(F82)
	S99= CtrlA_WB=0                                             Premise(F83)
	S100= CtrlB_MEM=0                                           Premise(F84)
	S101= CtrlB_WB=0                                            Premise(F85)
	S102= CtrlICache=0                                          Premise(F86)
	S103= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S3,S102)
	S104= CtrlIMMU=0                                            Premise(F87)
	S105= CtrlIR_DMMU1=0                                        Premise(F88)
	S106= CtrlIR_DMMU2=0                                        Premise(F89)
	S107= CtrlIR_EX=0                                           Premise(F90)
	S108= CtrlIR_ID=1                                           Premise(F91)
	S109= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S62,S108)
	S110= CtrlIR_IMMU=0                                         Premise(F92)
	S111= CtrlIR_MEM=0                                          Premise(F93)
	S112= CtrlIR_WB=0                                           Premise(F94)
	S113= CtrlGPR=0                                             Premise(F95)
	S114= CtrlIAddrReg=0                                        Premise(F96)
	S115= CtrlPC=0                                              Premise(F97)
	S116= CtrlPCInc=1                                           Premise(F98)
	S117= PC[Out]=addr+4                                        PC-Inc(S1,S115,S116)
	S118= PC[CIA]=addr                                          PC-Inc(S1,S115,S116)
	S119= CtrlIMem=0                                            Premise(F99)
	S120= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S119)
	S121= CtrlICacheReg=0                                       Premise(F100)
	S122= CtrlASIDIn=0                                          Premise(F101)
	S123= CtrlCP0=0                                             Premise(F102)
	S124= CP0[ASID]=pid                                         CP0-Hold(S0,S123)
	S125= CtrlEPCIn=0                                           Premise(F103)
	S126= CtrlExCodeIn=0                                        Premise(F104)
	S127= CtrlIRMux=0                                           Premise(F105)
	S128= GPR[rS]=a                                             Premise(F106)

ID	S129= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S109)
	S130= IR_ID.Out31_26=12                                     IR-Out(S109)
	S131= IR_ID.Out25_21=rS                                     IR-Out(S109)
	S132= IR_ID.Out20_16=rD                                     IR-Out(S109)
	S133= IR_ID.Out15_0=UIMM                                    IR-Out(S109)
	S134= PC.Out=addr+4                                         PC-Out(S117)
	S135= PC.CIA=addr                                           PC-Out(S118)
	S136= PC.CIA31_28=addr[31:28]                               PC-Out(S118)
	S137= CP0.ASID=pid                                          CP0-Read-ASID(S124)
	S138= A_EX.Out=>ALU.A                                       Premise(F209)
	S139= B_EX.Out=>ALU.B                                       Premise(F210)
	S140= ALU.Out=>ALUOut_MEM.In                                Premise(F211)
	S141= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F212)
	S142= FU.OutID1=>A_EX.In                                    Premise(F213)
	S143= LIMMEXT.Out=>B_EX.In                                  Premise(F214)
	S144= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F215)
	S145= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F216)
	S146= FU.Bub_ID=>CU_ID.Bub                                  Premise(F217)
	S147= FU.Halt_ID=>CU_ID.Halt                                Premise(F218)
	S148= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F219)
	S149= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F220)
	S150= FU.Bub_IF=>CU_IF.Bub                                  Premise(F221)
	S151= FU.Halt_IF=>CU_IF.Halt                                Premise(F222)
	S152= ICache.Hit=>CU_IF.ICacheHit                           Premise(F223)
	S153= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F224)
	S154= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F225)
	S155= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F226)
	S156= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F227)
	S157= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F228)
	S158= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F229)
	S159= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F230)
	S160= ICache.Hit=>FU.ICacheHit                              Premise(F231)
	S161= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F232)
	S162= IR_EX.Out=>FU.IR_EX                                   Premise(F233)
	S163= IR_ID.Out=>FU.IR_ID                                   Premise(F234)
	S164= FU.IR_ID={12,rS,rD,UIMM}                              Path(S129,S163)
	S165= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F235)
	S166= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F236)
	S167= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F237)
	S168= ALU.Out=>FU.InEX                                      Premise(F238)
	S169= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F239)
	S170= GPR.Rdata1=>FU.InID1                                  Premise(F240)
	S171= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F241)
	S172= FU.InID1_RReg=rS                                      Path(S131,S171)
	S173= FU.InID2_RReg=5'b00000                                Premise(F242)
	S174= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F243)
	S175= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F244)
	S176= IR_ID.Out25_21=>GPR.RReg1                             Premise(F245)
	S177= GPR.RReg1=rS                                          Path(S131,S176)
	S178= GPR.Rdata1=a                                          GPR-Read(S177,S128)
	S179= FU.InID1=a                                            Path(S178,S170)
	S180= FU.OutID1=FU(a)                                       FU-Forward(S179)
	S181= A_EX.In=FU(a)                                         Path(S180,S142)
	S182= IR_WB.Out20_16=>GPR.WReg                              Premise(F246)
	S183= IMMU.Addr=>IAddrReg.In                                Premise(F247)
	S184= PC.Out=>ICache.IEA                                    Premise(F248)
	S185= ICache.IEA=addr+4                                     Path(S134,S184)
	S186= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S185)
	S187= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S186,S152)
	S188= FU.ICacheHit=ICacheHit(addr+4)                        Path(S186,S160)
	S189= ICache.Out=>ICacheReg.In                              Premise(F249)
	S190= PC.Out=>IMMU.IEA                                      Premise(F250)
	S191= IMMU.IEA=addr+4                                       Path(S134,S190)
	S192= CP0.ASID=>IMMU.PID                                    Premise(F251)
	S193= IMMU.PID=pid                                          Path(S137,S192)
	S194= IMMU.Addr={pid,addr+4}                                IMMU-Search(S193,S191)
	S195= IAddrReg.In={pid,addr+4}                              Path(S194,S183)
	S196= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S193,S191)
	S197= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S196,S153)
	S198= IR_ID.Out=>IR_EX.In                                   Premise(F252)
	S199= IR_EX.In={12,rS,rD,UIMM}                              Path(S129,S198)
	S200= ICache.Out=>IR_ID.In                                  Premise(F253)
	S201= ICache.Out=>IR_IMMU.In                                Premise(F254)
	S202= IR_EX.Out=>IR_MEM.In                                  Premise(F255)
	S203= IR_DMMU2.Out=>IR_WB.In                                Premise(F256)
	S204= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F257)
	S205= LIMMEXT.In=UIMM                                       Path(S133,S204)
	S206= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S205)
	S207= B_EX.In={16{0},UIMM}                                  Path(S206,S143)
	S208= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F258)
	S209= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F259)
	S210= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F260)
	S211= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F261)
	S212= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F262)
	S213= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F263)
	S214= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F264)
	S215= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F265)
	S216= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F266)
	S217= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F267)
	S218= IR_EX.Out31_26=>CU_EX.Op                              Premise(F268)
	S219= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F269)
	S220= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F270)
	S221= CU_ID.IRFunc1=rD                                      Path(S132,S220)
	S222= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F271)
	S223= CU_ID.IRFunc2=rS                                      Path(S131,S222)
	S224= IR_ID.Out31_26=>CU_ID.Op                              Premise(F272)
	S225= CU_ID.Op=12                                           Path(S130,S224)
	S226= CU_ID.Func=alu_add                                    CU_ID(S225)
	S227= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F273)
	S228= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F274)
	S229= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F275)
	S230= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F276)
	S231= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F277)
	S232= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F278)
	S233= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F279)
	S234= IR_WB.Out31_26=>CU_WB.Op                              Premise(F280)
	S235= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F281)
	S236= CtrlA_EX=1                                            Premise(F282)
	S237= [A_EX]=FU(a)                                          A_EX-Write(S181,S236)
	S238= CtrlB_EX=1                                            Premise(F283)
	S239= [B_EX]={16{0},UIMM}                                   B_EX-Write(S207,S238)
	S240= CtrlALUOut_MEM=0                                      Premise(F284)
	S241= CtrlALUOut_DMMU1=0                                    Premise(F285)
	S242= CtrlALUOut_DMMU2=0                                    Premise(F286)
	S243= CtrlALUOut_WB=0                                       Premise(F287)
	S244= CtrlA_MEM=0                                           Premise(F288)
	S245= CtrlA_WB=0                                            Premise(F289)
	S246= CtrlB_MEM=0                                           Premise(F290)
	S247= CtrlB_WB=0                                            Premise(F291)
	S248= CtrlICache=0                                          Premise(F292)
	S249= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S103,S248)
	S250= CtrlIMMU=0                                            Premise(F293)
	S251= CtrlIR_DMMU1=0                                        Premise(F294)
	S252= CtrlIR_DMMU2=0                                        Premise(F295)
	S253= CtrlIR_EX=1                                           Premise(F296)
	S254= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S199,S253)
	S255= CtrlIR_ID=0                                           Premise(F297)
	S256= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S109,S255)
	S257= CtrlIR_IMMU=0                                         Premise(F298)
	S258= CtrlIR_MEM=0                                          Premise(F299)
	S259= CtrlIR_WB=0                                           Premise(F300)
	S260= CtrlGPR=0                                             Premise(F301)
	S261= GPR[rS]=a                                             GPR-Hold(S128,S260)
	S262= CtrlIAddrReg=0                                        Premise(F302)
	S263= CtrlPC=0                                              Premise(F303)
	S264= CtrlPCInc=0                                           Premise(F304)
	S265= PC[CIA]=addr                                          PC-Hold(S118,S264)
	S266= PC[Out]=addr+4                                        PC-Hold(S117,S263,S264)
	S267= CtrlIMem=0                                            Premise(F305)
	S268= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S120,S267)
	S269= CtrlICacheReg=0                                       Premise(F306)
	S270= CtrlASIDIn=0                                          Premise(F307)
	S271= CtrlCP0=0                                             Premise(F308)
	S272= CP0[ASID]=pid                                         CP0-Hold(S124,S271)
	S273= CtrlEPCIn=0                                           Premise(F309)
	S274= CtrlExCodeIn=0                                        Premise(F310)
	S275= CtrlIRMux=0                                           Premise(F311)

EX	S276= A_EX.Out=FU(a)                                        A_EX-Out(S237)
	S277= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S237)
	S278= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S237)
	S279= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S239)
	S280= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S239)
	S281= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S239)
	S282= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S254)
	S283= IR_EX.Out31_26=12                                     IR_EX-Out(S254)
	S284= IR_EX.Out25_21=rS                                     IR_EX-Out(S254)
	S285= IR_EX.Out20_16=rD                                     IR_EX-Out(S254)
	S286= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S254)
	S287= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S256)
	S288= IR_ID.Out31_26=12                                     IR-Out(S256)
	S289= IR_ID.Out25_21=rS                                     IR-Out(S256)
	S290= IR_ID.Out20_16=rD                                     IR-Out(S256)
	S291= IR_ID.Out15_0=UIMM                                    IR-Out(S256)
	S292= PC.CIA=addr                                           PC-Out(S265)
	S293= PC.CIA31_28=addr[31:28]                               PC-Out(S265)
	S294= PC.Out=addr+4                                         PC-Out(S266)
	S295= CP0.ASID=pid                                          CP0-Read-ASID(S272)
	S296= A_EX.Out=>ALU.A                                       Premise(F312)
	S297= ALU.A=FU(a)                                           Path(S276,S296)
	S298= B_EX.Out=>ALU.B                                       Premise(F313)
	S299= ALU.B={16{0},UIMM}                                    Path(S279,S298)
	S300= ALU.Func=6'b000000                                    Premise(F314)
	S301= ALU.Out=FU(a)&{16{0},UIMM}                            ALU(S297,S299)
	S302= ALU.Out1_0={FU(a)&{16{0},UIMM}}[1:0]                  ALU(S297,S299)
	S303= ALU.CMP=Compare0(FU(a)&{16{0},UIMM})                  ALU(S297,S299)
	S304= ALU.OV=OverFlow(FU(a)&{16{0},UIMM})                   ALU(S297,S299)
	S305= ALU.CA=Carry(FU(a)&{16{0},UIMM})                      ALU(S297,S299)
	S306= ALU.Out=>ALUOut_MEM.In                                Premise(F315)
	S307= ALUOut_MEM.In=FU(a)&{16{0},UIMM}                      Path(S301,S306)
	S308= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F316)
	S309= FU.OutID1=>A_EX.In                                    Premise(F317)
	S310= LIMMEXT.Out=>B_EX.In                                  Premise(F318)
	S311= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F319)
	S312= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F320)
	S313= FU.Bub_ID=>CU_ID.Bub                                  Premise(F321)
	S314= FU.Halt_ID=>CU_ID.Halt                                Premise(F322)
	S315= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F323)
	S316= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F324)
	S317= FU.Bub_IF=>CU_IF.Bub                                  Premise(F325)
	S318= FU.Halt_IF=>CU_IF.Halt                                Premise(F326)
	S319= ICache.Hit=>CU_IF.ICacheHit                           Premise(F327)
	S320= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F328)
	S321= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F329)
	S322= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F330)
	S323= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F331)
	S324= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F332)
	S325= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F333)
	S326= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F334)
	S327= ICache.Hit=>FU.ICacheHit                              Premise(F335)
	S328= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F336)
	S329= IR_EX.Out=>FU.IR_EX                                   Premise(F337)
	S330= FU.IR_EX={12,rS,rD,UIMM}                              Path(S282,S329)
	S331= IR_ID.Out=>FU.IR_ID                                   Premise(F338)
	S332= FU.IR_ID={12,rS,rD,UIMM}                              Path(S287,S331)
	S333= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F339)
	S334= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F340)
	S335= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F341)
	S336= ALU.Out=>FU.InEX                                      Premise(F342)
	S337= FU.InEX=FU(a)&{16{0},UIMM}                            Path(S301,S336)
	S338= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F343)
	S339= FU.InEX_WReg=rD                                       Path(S285,S338)
	S340= GPR.Rdata1=>FU.InID1                                  Premise(F344)
	S341= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F345)
	S342= FU.InID1_RReg=rS                                      Path(S289,S341)
	S343= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F346)
	S344= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F347)
	S345= IR_ID.Out25_21=>GPR.RReg1                             Premise(F348)
	S346= GPR.RReg1=rS                                          Path(S289,S345)
	S347= GPR.Rdata1=a                                          GPR-Read(S346,S261)
	S348= FU.InID1=a                                            Path(S347,S340)
	S349= FU.OutID1=FU(a)                                       FU-Forward(S348)
	S350= A_EX.In=FU(a)                                         Path(S349,S309)
	S351= IR_WB.Out20_16=>GPR.WReg                              Premise(F349)
	S352= IMMU.Addr=>IAddrReg.In                                Premise(F350)
	S353= PC.Out=>ICache.IEA                                    Premise(F351)
	S354= ICache.IEA=addr+4                                     Path(S294,S353)
	S355= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S354)
	S356= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S355,S319)
	S357= FU.ICacheHit=ICacheHit(addr+4)                        Path(S355,S327)
	S358= ICache.Out=>ICacheReg.In                              Premise(F352)
	S359= PC.Out=>IMMU.IEA                                      Premise(F353)
	S360= IMMU.IEA=addr+4                                       Path(S294,S359)
	S361= CP0.ASID=>IMMU.PID                                    Premise(F354)
	S362= IMMU.PID=pid                                          Path(S295,S361)
	S363= IMMU.Addr={pid,addr+4}                                IMMU-Search(S362,S360)
	S364= IAddrReg.In={pid,addr+4}                              Path(S363,S352)
	S365= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S362,S360)
	S366= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S365,S320)
	S367= IR_ID.Out=>IR_EX.In                                   Premise(F355)
	S368= IR_EX.In={12,rS,rD,UIMM}                              Path(S287,S367)
	S369= ICache.Out=>IR_ID.In                                  Premise(F356)
	S370= ICache.Out=>IR_IMMU.In                                Premise(F357)
	S371= IR_EX.Out=>IR_MEM.In                                  Premise(F358)
	S372= IR_MEM.In={12,rS,rD,UIMM}                             Path(S282,S371)
	S373= IR_DMMU2.Out=>IR_WB.In                                Premise(F359)
	S374= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F360)
	S375= LIMMEXT.In=UIMM                                       Path(S291,S374)
	S376= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S375)
	S377= B_EX.In={16{0},UIMM}                                  Path(S376,S310)
	S378= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F361)
	S379= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F362)
	S380= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F363)
	S381= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F364)
	S382= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F365)
	S383= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F366)
	S384= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F367)
	S385= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F368)
	S386= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F369)
	S387= CU_EX.IRFunc1=rD                                      Path(S285,S386)
	S388= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F370)
	S389= CU_EX.IRFunc2=rS                                      Path(S284,S388)
	S390= IR_EX.Out31_26=>CU_EX.Op                              Premise(F371)
	S391= CU_EX.Op=12                                           Path(S283,S390)
	S392= CU_EX.Func=alu_add                                    CU_EX(S391)
	S393= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F372)
	S394= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F373)
	S395= CU_ID.IRFunc1=rD                                      Path(S290,S394)
	S396= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F374)
	S397= CU_ID.IRFunc2=rS                                      Path(S289,S396)
	S398= IR_ID.Out31_26=>CU_ID.Op                              Premise(F375)
	S399= CU_ID.Op=12                                           Path(S288,S398)
	S400= CU_ID.Func=alu_add                                    CU_ID(S399)
	S401= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F376)
	S402= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F377)
	S403= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F378)
	S404= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F379)
	S405= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F380)
	S406= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F381)
	S407= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F382)
	S408= IR_WB.Out31_26=>CU_WB.Op                              Premise(F383)
	S409= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F384)
	S410= CtrlA_EX=0                                            Premise(F385)
	S411= [A_EX]=FU(a)                                          A_EX-Hold(S237,S410)
	S412= CtrlB_EX=0                                            Premise(F386)
	S413= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S239,S412)
	S414= CtrlALUOut_MEM=1                                      Premise(F387)
	S415= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Write(S307,S414)
	S416= CtrlALUOut_DMMU1=0                                    Premise(F388)
	S417= CtrlALUOut_DMMU2=0                                    Premise(F389)
	S418= CtrlALUOut_WB=0                                       Premise(F390)
	S419= CtrlA_MEM=0                                           Premise(F391)
	S420= CtrlA_WB=0                                            Premise(F392)
	S421= CtrlB_MEM=0                                           Premise(F393)
	S422= CtrlB_WB=0                                            Premise(F394)
	S423= CtrlICache=0                                          Premise(F395)
	S424= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S249,S423)
	S425= CtrlIMMU=0                                            Premise(F396)
	S426= CtrlIR_DMMU1=0                                        Premise(F397)
	S427= CtrlIR_DMMU2=0                                        Premise(F398)
	S428= CtrlIR_EX=0                                           Premise(F399)
	S429= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S254,S428)
	S430= CtrlIR_ID=0                                           Premise(F400)
	S431= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S256,S430)
	S432= CtrlIR_IMMU=0                                         Premise(F401)
	S433= CtrlIR_MEM=1                                          Premise(F402)
	S434= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Write(S372,S433)
	S435= CtrlIR_WB=0                                           Premise(F403)
	S436= CtrlGPR=0                                             Premise(F404)
	S437= GPR[rS]=a                                             GPR-Hold(S261,S436)
	S438= CtrlIAddrReg=0                                        Premise(F405)
	S439= CtrlPC=0                                              Premise(F406)
	S440= CtrlPCInc=0                                           Premise(F407)
	S441= PC[CIA]=addr                                          PC-Hold(S265,S440)
	S442= PC[Out]=addr+4                                        PC-Hold(S266,S439,S440)
	S443= CtrlIMem=0                                            Premise(F408)
	S444= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S268,S443)
	S445= CtrlICacheReg=0                                       Premise(F409)
	S446= CtrlASIDIn=0                                          Premise(F410)
	S447= CtrlCP0=0                                             Premise(F411)
	S448= CP0[ASID]=pid                                         CP0-Hold(S272,S447)
	S449= CtrlEPCIn=0                                           Premise(F412)
	S450= CtrlExCodeIn=0                                        Premise(F413)
	S451= CtrlIRMux=0                                           Premise(F414)

MEM	S452= A_EX.Out=FU(a)                                        A_EX-Out(S411)
	S453= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S411)
	S454= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S411)
	S455= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S413)
	S456= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S413)
	S457= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S413)
	S458= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S415)
	S459= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S415)
	S460= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S415)
	S461= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S429)
	S462= IR_EX.Out31_26=12                                     IR_EX-Out(S429)
	S463= IR_EX.Out25_21=rS                                     IR_EX-Out(S429)
	S464= IR_EX.Out20_16=rD                                     IR_EX-Out(S429)
	S465= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S429)
	S466= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S431)
	S467= IR_ID.Out31_26=12                                     IR-Out(S431)
	S468= IR_ID.Out25_21=rS                                     IR-Out(S431)
	S469= IR_ID.Out20_16=rD                                     IR-Out(S431)
	S470= IR_ID.Out15_0=UIMM                                    IR-Out(S431)
	S471= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S434)
	S472= IR_MEM.Out31_26=12                                    IR_MEM-Out(S434)
	S473= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S434)
	S474= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S434)
	S475= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S434)
	S476= PC.CIA=addr                                           PC-Out(S441)
	S477= PC.CIA31_28=addr[31:28]                               PC-Out(S441)
	S478= PC.Out=addr+4                                         PC-Out(S442)
	S479= CP0.ASID=pid                                          CP0-Read-ASID(S448)
	S480= A_EX.Out=>ALU.A                                       Premise(F415)
	S481= ALU.A=FU(a)                                           Path(S452,S480)
	S482= B_EX.Out=>ALU.B                                       Premise(F416)
	S483= ALU.B={16{0},UIMM}                                    Path(S455,S482)
	S484= ALU.Out=>ALUOut_MEM.In                                Premise(F417)
	S485= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F418)
	S486= FU.OutID1=>A_EX.In                                    Premise(F419)
	S487= LIMMEXT.Out=>B_EX.In                                  Premise(F420)
	S488= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F421)
	S489= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F422)
	S490= FU.Bub_ID=>CU_ID.Bub                                  Premise(F423)
	S491= FU.Halt_ID=>CU_ID.Halt                                Premise(F424)
	S492= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F425)
	S493= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F426)
	S494= FU.Bub_IF=>CU_IF.Bub                                  Premise(F427)
	S495= FU.Halt_IF=>CU_IF.Halt                                Premise(F428)
	S496= ICache.Hit=>CU_IF.ICacheHit                           Premise(F429)
	S497= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F430)
	S498= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F431)
	S499= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F432)
	S500= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F433)
	S501= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F434)
	S502= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F435)
	S503= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F436)
	S504= ICache.Hit=>FU.ICacheHit                              Premise(F437)
	S505= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F438)
	S506= IR_EX.Out=>FU.IR_EX                                   Premise(F439)
	S507= FU.IR_EX={12,rS,rD,UIMM}                              Path(S461,S506)
	S508= IR_ID.Out=>FU.IR_ID                                   Premise(F440)
	S509= FU.IR_ID={12,rS,rD,UIMM}                              Path(S466,S508)
	S510= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F441)
	S511= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F442)
	S512= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F443)
	S513= ALU.Out=>FU.InEX                                      Premise(F444)
	S514= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F445)
	S515= FU.InEX_WReg=rD                                       Path(S464,S514)
	S516= GPR.Rdata1=>FU.InID1                                  Premise(F446)
	S517= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F447)
	S518= FU.InID1_RReg=rS                                      Path(S468,S517)
	S519= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F448)
	S520= FU.InMEM_WReg=rD                                      Path(S474,S519)
	S521= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F449)
	S522= IR_ID.Out25_21=>GPR.RReg1                             Premise(F450)
	S523= GPR.RReg1=rS                                          Path(S468,S522)
	S524= GPR.Rdata1=a                                          GPR-Read(S523,S437)
	S525= FU.InID1=a                                            Path(S524,S516)
	S526= FU.OutID1=FU(a)                                       FU-Forward(S525)
	S527= A_EX.In=FU(a)                                         Path(S526,S486)
	S528= IR_WB.Out20_16=>GPR.WReg                              Premise(F451)
	S529= IMMU.Addr=>IAddrReg.In                                Premise(F452)
	S530= PC.Out=>ICache.IEA                                    Premise(F453)
	S531= ICache.IEA=addr+4                                     Path(S478,S530)
	S532= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S531)
	S533= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S532,S496)
	S534= FU.ICacheHit=ICacheHit(addr+4)                        Path(S532,S504)
	S535= ICache.Out=>ICacheReg.In                              Premise(F454)
	S536= PC.Out=>IMMU.IEA                                      Premise(F455)
	S537= IMMU.IEA=addr+4                                       Path(S478,S536)
	S538= CP0.ASID=>IMMU.PID                                    Premise(F456)
	S539= IMMU.PID=pid                                          Path(S479,S538)
	S540= IMMU.Addr={pid,addr+4}                                IMMU-Search(S539,S537)
	S541= IAddrReg.In={pid,addr+4}                              Path(S540,S529)
	S542= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S539,S537)
	S543= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S542,S497)
	S544= IR_ID.Out=>IR_EX.In                                   Premise(F457)
	S545= IR_EX.In={12,rS,rD,UIMM}                              Path(S466,S544)
	S546= ICache.Out=>IR_ID.In                                  Premise(F458)
	S547= ICache.Out=>IR_IMMU.In                                Premise(F459)
	S548= IR_EX.Out=>IR_MEM.In                                  Premise(F460)
	S549= IR_MEM.In={12,rS,rD,UIMM}                             Path(S461,S548)
	S550= IR_DMMU2.Out=>IR_WB.In                                Premise(F461)
	S551= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F462)
	S552= LIMMEXT.In=UIMM                                       Path(S470,S551)
	S553= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S552)
	S554= B_EX.In={16{0},UIMM}                                  Path(S553,S487)
	S555= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F463)
	S556= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F464)
	S557= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F465)
	S558= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F466)
	S559= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F467)
	S560= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F468)
	S561= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F469)
	S562= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F470)
	S563= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F471)
	S564= CU_EX.IRFunc1=rD                                      Path(S464,S563)
	S565= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F472)
	S566= CU_EX.IRFunc2=rS                                      Path(S463,S565)
	S567= IR_EX.Out31_26=>CU_EX.Op                              Premise(F473)
	S568= CU_EX.Op=12                                           Path(S462,S567)
	S569= CU_EX.Func=alu_add                                    CU_EX(S568)
	S570= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F474)
	S571= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F475)
	S572= CU_ID.IRFunc1=rD                                      Path(S469,S571)
	S573= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F476)
	S574= CU_ID.IRFunc2=rS                                      Path(S468,S573)
	S575= IR_ID.Out31_26=>CU_ID.Op                              Premise(F477)
	S576= CU_ID.Op=12                                           Path(S467,S575)
	S577= CU_ID.Func=alu_add                                    CU_ID(S576)
	S578= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F478)
	S579= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F479)
	S580= CU_MEM.IRFunc1=rD                                     Path(S474,S579)
	S581= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F480)
	S582= CU_MEM.IRFunc2=rS                                     Path(S473,S581)
	S583= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F481)
	S584= CU_MEM.Op=12                                          Path(S472,S583)
	S585= CU_MEM.Func=alu_add                                   CU_MEM(S584)
	S586= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F482)
	S587= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F483)
	S588= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F484)
	S589= IR_WB.Out31_26=>CU_WB.Op                              Premise(F485)
	S590= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F486)
	S591= CtrlA_EX=0                                            Premise(F487)
	S592= [A_EX]=FU(a)                                          A_EX-Hold(S411,S591)
	S593= CtrlB_EX=0                                            Premise(F488)
	S594= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S413,S593)
	S595= CtrlALUOut_MEM=0                                      Premise(F489)
	S596= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S415,S595)
	S597= CtrlALUOut_DMMU1=1                                    Premise(F490)
	S598= CtrlALUOut_DMMU2=0                                    Premise(F491)
	S599= CtrlALUOut_WB=1                                       Premise(F492)
	S600= CtrlA_MEM=0                                           Premise(F493)
	S601= CtrlA_WB=1                                            Premise(F494)
	S602= CtrlB_MEM=0                                           Premise(F495)
	S603= CtrlB_WB=1                                            Premise(F496)
	S604= CtrlICache=0                                          Premise(F497)
	S605= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S424,S604)
	S606= CtrlIMMU=0                                            Premise(F498)
	S607= CtrlIR_DMMU1=1                                        Premise(F499)
	S608= CtrlIR_DMMU2=0                                        Premise(F500)
	S609= CtrlIR_EX=0                                           Premise(F501)
	S610= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S429,S609)
	S611= CtrlIR_ID=0                                           Premise(F502)
	S612= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S431,S611)
	S613= CtrlIR_IMMU=0                                         Premise(F503)
	S614= CtrlIR_MEM=0                                          Premise(F504)
	S615= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S434,S614)
	S616= CtrlIR_WB=1                                           Premise(F505)
	S617= CtrlGPR=0                                             Premise(F506)
	S618= GPR[rS]=a                                             GPR-Hold(S437,S617)
	S619= CtrlIAddrReg=0                                        Premise(F507)
	S620= CtrlPC=0                                              Premise(F508)
	S621= CtrlPCInc=0                                           Premise(F509)
	S622= PC[CIA]=addr                                          PC-Hold(S441,S621)
	S623= PC[Out]=addr+4                                        PC-Hold(S442,S620,S621)
	S624= CtrlIMem=0                                            Premise(F510)
	S625= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S444,S624)
	S626= CtrlICacheReg=0                                       Premise(F511)
	S627= CtrlASIDIn=0                                          Premise(F512)
	S628= CtrlCP0=0                                             Premise(F513)
	S629= CP0[ASID]=pid                                         CP0-Hold(S448,S628)
	S630= CtrlEPCIn=0                                           Premise(F514)
	S631= CtrlExCodeIn=0                                        Premise(F515)
	S632= CtrlIRMux=0                                           Premise(F516)

WB	S633= A_EX.Out=FU(a)                                        A_EX-Out(S592)
	S634= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S592)
	S635= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S592)
	S636= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S594)
	S637= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S594)
	S638= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S594)
	S639= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S596)
	S640= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S596)
	S641= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S596)
	S642= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S610)
	S643= IR_EX.Out31_26=12                                     IR_EX-Out(S610)
	S644= IR_EX.Out25_21=rS                                     IR_EX-Out(S610)
	S645= IR_EX.Out20_16=rD                                     IR_EX-Out(S610)
	S646= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S610)
	S647= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S612)
	S648= IR_ID.Out31_26=12                                     IR-Out(S612)
	S649= IR_ID.Out25_21=rS                                     IR-Out(S612)
	S650= IR_ID.Out20_16=rD                                     IR-Out(S612)
	S651= IR_ID.Out15_0=UIMM                                    IR-Out(S612)
	S652= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S615)
	S653= IR_MEM.Out31_26=12                                    IR_MEM-Out(S615)
	S654= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S615)
	S655= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S615)
	S656= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S615)
	S657= PC.CIA=addr                                           PC-Out(S622)
	S658= PC.CIA31_28=addr[31:28]                               PC-Out(S622)
	S659= PC.Out=addr+4                                         PC-Out(S623)
	S660= CP0.ASID=pid                                          CP0-Read-ASID(S629)
	S661= A_EX.Out=>ALU.A                                       Premise(F721)
	S662= ALU.A=FU(a)                                           Path(S633,S661)
	S663= B_EX.Out=>ALU.B                                       Premise(F722)
	S664= ALU.B={16{0},UIMM}                                    Path(S636,S663)
	S665= ALU.Out=>ALUOut_MEM.In                                Premise(F723)
	S666= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F724)
	S667= FU.OutID1=>A_EX.In                                    Premise(F725)
	S668= LIMMEXT.Out=>B_EX.In                                  Premise(F726)
	S669= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F727)
	S670= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F728)
	S671= FU.Bub_ID=>CU_ID.Bub                                  Premise(F729)
	S672= FU.Halt_ID=>CU_ID.Halt                                Premise(F730)
	S673= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F731)
	S674= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F732)
	S675= FU.Bub_IF=>CU_IF.Bub                                  Premise(F733)
	S676= FU.Halt_IF=>CU_IF.Halt                                Premise(F734)
	S677= ICache.Hit=>CU_IF.ICacheHit                           Premise(F735)
	S678= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F736)
	S679= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F737)
	S680= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F738)
	S681= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F739)
	S682= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F740)
	S683= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F741)
	S684= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F742)
	S685= ICache.Hit=>FU.ICacheHit                              Premise(F743)
	S686= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F744)
	S687= IR_EX.Out=>FU.IR_EX                                   Premise(F745)
	S688= FU.IR_EX={12,rS,rD,UIMM}                              Path(S642,S687)
	S689= IR_ID.Out=>FU.IR_ID                                   Premise(F746)
	S690= FU.IR_ID={12,rS,rD,UIMM}                              Path(S647,S689)
	S691= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F747)
	S692= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F748)
	S693= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F749)
	S694= ALU.Out=>FU.InEX                                      Premise(F750)
	S695= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F751)
	S696= FU.InEX_WReg=rD                                       Path(S645,S695)
	S697= GPR.Rdata1=>FU.InID1                                  Premise(F752)
	S698= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F753)
	S699= FU.InID1_RReg=rS                                      Path(S649,S698)
	S700= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F754)
	S701= FU.InMEM_WReg=rD                                      Path(S655,S700)
	S702= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F755)
	S703= IR_ID.Out25_21=>GPR.RReg1                             Premise(F756)
	S704= GPR.RReg1=rS                                          Path(S649,S703)
	S705= GPR.Rdata1=a                                          GPR-Read(S704,S618)
	S706= FU.InID1=a                                            Path(S705,S697)
	S707= FU.OutID1=FU(a)                                       FU-Forward(S706)
	S708= A_EX.In=FU(a)                                         Path(S707,S667)
	S709= IR_WB.Out20_16=>GPR.WReg                              Premise(F757)
	S710= IMMU.Addr=>IAddrReg.In                                Premise(F758)
	S711= PC.Out=>ICache.IEA                                    Premise(F759)
	S712= ICache.IEA=addr+4                                     Path(S659,S711)
	S713= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S712)
	S714= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S713,S677)
	S715= FU.ICacheHit=ICacheHit(addr+4)                        Path(S713,S685)
	S716= ICache.Out=>ICacheReg.In                              Premise(F760)
	S717= PC.Out=>IMMU.IEA                                      Premise(F761)
	S718= IMMU.IEA=addr+4                                       Path(S659,S717)
	S719= CP0.ASID=>IMMU.PID                                    Premise(F762)
	S720= IMMU.PID=pid                                          Path(S660,S719)
	S721= IMMU.Addr={pid,addr+4}                                IMMU-Search(S720,S718)
	S722= IAddrReg.In={pid,addr+4}                              Path(S721,S710)
	S723= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S720,S718)
	S724= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S723,S678)
	S725= IR_ID.Out=>IR_EX.In                                   Premise(F763)
	S726= IR_EX.In={12,rS,rD,UIMM}                              Path(S647,S725)
	S727= ICache.Out=>IR_ID.In                                  Premise(F764)
	S728= ICache.Out=>IR_IMMU.In                                Premise(F765)
	S729= IR_EX.Out=>IR_MEM.In                                  Premise(F766)
	S730= IR_MEM.In={12,rS,rD,UIMM}                             Path(S642,S729)
	S731= IR_DMMU2.Out=>IR_WB.In                                Premise(F767)
	S732= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F768)
	S733= LIMMEXT.In=UIMM                                       Path(S651,S732)
	S734= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S733)
	S735= B_EX.In={16{0},UIMM}                                  Path(S734,S668)
	S736= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F769)
	S737= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F770)
	S738= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F771)
	S739= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F772)
	S740= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F773)
	S741= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F774)
	S742= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F775)
	S743= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F776)
	S744= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F777)
	S745= CU_EX.IRFunc1=rD                                      Path(S645,S744)
	S746= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F778)
	S747= CU_EX.IRFunc2=rS                                      Path(S644,S746)
	S748= IR_EX.Out31_26=>CU_EX.Op                              Premise(F779)
	S749= CU_EX.Op=12                                           Path(S643,S748)
	S750= CU_EX.Func=alu_add                                    CU_EX(S749)
	S751= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F780)
	S752= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F781)
	S753= CU_ID.IRFunc1=rD                                      Path(S650,S752)
	S754= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F782)
	S755= CU_ID.IRFunc2=rS                                      Path(S649,S754)
	S756= IR_ID.Out31_26=>CU_ID.Op                              Premise(F783)
	S757= CU_ID.Op=12                                           Path(S648,S756)
	S758= CU_ID.Func=alu_add                                    CU_ID(S757)
	S759= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F784)
	S760= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F785)
	S761= CU_MEM.IRFunc1=rD                                     Path(S655,S760)
	S762= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F786)
	S763= CU_MEM.IRFunc2=rS                                     Path(S654,S762)
	S764= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F787)
	S765= CU_MEM.Op=12                                          Path(S653,S764)
	S766= CU_MEM.Func=alu_add                                   CU_MEM(S765)
	S767= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F788)
	S768= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F789)
	S769= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F790)
	S770= IR_WB.Out31_26=>CU_WB.Op                              Premise(F791)
	S771= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F792)
	S772= CtrlA_EX=0                                            Premise(F793)
	S773= [A_EX]=FU(a)                                          A_EX-Hold(S592,S772)
	S774= CtrlB_EX=0                                            Premise(F794)
	S775= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S594,S774)
	S776= CtrlALUOut_MEM=0                                      Premise(F795)
	S777= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S596,S776)
	S778= CtrlALUOut_DMMU1=0                                    Premise(F796)
	S779= CtrlALUOut_DMMU2=0                                    Premise(F797)
	S780= CtrlALUOut_WB=0                                       Premise(F798)
	S781= CtrlA_MEM=0                                           Premise(F799)
	S782= CtrlA_WB=0                                            Premise(F800)
	S783= CtrlB_MEM=0                                           Premise(F801)
	S784= CtrlB_WB=0                                            Premise(F802)
	S785= CtrlICache=0                                          Premise(F803)
	S786= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S605,S785)
	S787= CtrlIMMU=0                                            Premise(F804)
	S788= CtrlIR_DMMU1=0                                        Premise(F805)
	S789= CtrlIR_DMMU2=0                                        Premise(F806)
	S790= CtrlIR_EX=0                                           Premise(F807)
	S791= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S610,S790)
	S792= CtrlIR_ID=0                                           Premise(F808)
	S793= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S612,S792)
	S794= CtrlIR_IMMU=0                                         Premise(F809)
	S795= CtrlIR_MEM=0                                          Premise(F810)
	S796= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S615,S795)
	S797= CtrlIR_WB=0                                           Premise(F811)
	S798= CtrlGPR=1                                             Premise(F812)
	S799= CtrlIAddrReg=0                                        Premise(F813)
	S800= CtrlPC=0                                              Premise(F814)
	S801= CtrlPCInc=0                                           Premise(F815)
	S802= PC[CIA]=addr                                          PC-Hold(S622,S801)
	S803= PC[Out]=addr+4                                        PC-Hold(S623,S800,S801)
	S804= CtrlIMem=0                                            Premise(F816)
	S805= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S625,S804)
	S806= CtrlICacheReg=0                                       Premise(F817)
	S807= CtrlASIDIn=0                                          Premise(F818)
	S808= CtrlCP0=0                                             Premise(F819)
	S809= CP0[ASID]=pid                                         CP0-Hold(S629,S808)
	S810= CtrlEPCIn=0                                           Premise(F820)
	S811= CtrlExCodeIn=0                                        Premise(F821)
	S812= CtrlIRMux=0                                           Premise(F822)

POST	S773= [A_EX]=FU(a)                                          A_EX-Hold(S592,S772)
	S775= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S594,S774)
	S777= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S596,S776)
	S786= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S605,S785)
	S791= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S610,S790)
	S793= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S612,S792)
	S796= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S615,S795)
	S802= PC[CIA]=addr                                          PC-Hold(S622,S801)
	S803= PC[Out]=addr+4                                        PC-Hold(S623,S800,S801)
	S805= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S625,S804)
	S809= CP0[ASID]=pid                                         CP0-Hold(S629,S808)

