//
// File created by:  xmverilog
// Do not modify this file
//
/home/ead/yihui/ece6250/lab4/src/syn/full_adder_syn.v
/home/ead/yihui/ece6250/lab4/src/full_adder_tb_patterns.v
/home/ead/yihui/ece6250/lab4/src/syn/osu05_stdcells.v
