read -sv run_verilog_mid/adder_32b_9_85_56bd2a7bc173d8ade255265e6909730a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_85_56bd2a7bc173d8ade255265e6909730a_yosys.v
