// Seed: 688039474
module module_0 (
    input wor id_0
    , id_13,
    input supply1 id_1,
    input uwire id_2,
    input tri id_3,
    output tri0 id_4,
    input uwire id_5,
    output wor id_6,
    output uwire id_7,
    input tri1 id_8,
    input wire id_9,
    input supply1 id_10,
    input wor id_11
);
  wire id_14;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    input tri1 id_2,
    input wor id_3,
    input wor id_4,
    input supply1 id_5
);
  always release id_1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2,
      id_3,
      id_0,
      id_3,
      id_1,
      id_0,
      id_2,
      id_5,
      id_5,
      id_3
  );
endmodule
