
twoMotorsControl-f407zgt6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007410  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  080075a0  080075a0  000175a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800799c  0800799c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800799c  0800799c  0001799c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080079a4  080079a4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080079a4  080079a4  000179a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080079a8  080079a8  000179a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080079ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          0000025c  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000438  20000438  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000da47  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c70  00000000  00000000  0002dc53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000cc0  00000000  00000000  0002f8c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000c08  00000000  00000000  00030588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021cf9  00000000  00000000  00031190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000de25  00000000  00000000  00052e89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc4f5  00000000  00000000  00060cae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012d1a3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004608  00000000  00000000  0012d1f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007588 	.word	0x08007588

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08007588 	.word	0x08007588

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <_write>:
static void MX_TIM5_Init(void);
static void MX_USART1_UART_Init(void);
/* USER CODE BEGIN PFP */

//for data transmission using FTDI, requires USART 1 enabled
int _write(int fd, char* ptr, int len) {
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	b29a      	uxth	r2, r3
 8000ebc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ec0:	68b9      	ldr	r1, [r7, #8]
 8000ec2:	4804      	ldr	r0, [pc, #16]	; (8000ed4 <_write+0x28>)
 8000ec4:	f003 fa8b 	bl	80043de <HAL_UART_Transmit>
    return len;
 8000ec8:	687b      	ldr	r3, [r7, #4]
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	3710      	adds	r7, #16
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	20000318 	.word	0x20000318

08000ed8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000edc:	f001 f85e 	bl	8001f9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ee0:	f000 f894 	bl	800100c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee4:	f000 fab2 	bl	800144c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000ee8:	f000 f8f8 	bl	80010dc <MX_TIM2_Init>
  MX_TIM3_Init();
 8000eec:	f000 f95a 	bl	80011a4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000ef0:	f000 f9ac 	bl	800124c <MX_TIM4_Init>
  MX_TIM5_Init();
 8000ef4:	f000 f9fe 	bl	80012f4 <MX_TIM5_Init>
  MX_USART1_UART_Init();
 8000ef8:	f000 fa7e 	bl	80013f8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1); //starts PWM timer
 8000efc:	2100      	movs	r1, #0
 8000efe:	4832      	ldr	r0, [pc, #200]	; (8000fc8 <main+0xf0>)
 8000f00:	f002 f8f8 	bl	80030f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2); //starts PWM timer
 8000f04:	2104      	movs	r1, #4
 8000f06:	4830      	ldr	r0, [pc, #192]	; (8000fc8 <main+0xf0>)
 8000f08:	f002 f8f4 	bl	80030f4 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); //starts encoder timer for motor 1
 8000f0c:	213c      	movs	r1, #60	; 0x3c
 8000f0e:	482f      	ldr	r0, [pc, #188]	; (8000fcc <main+0xf4>)
 8000f10:	f002 fa5e 	bl	80033d0 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL); //starts encoder timer for motor 2
 8000f14:	213c      	movs	r1, #60	; 0x3c
 8000f16:	482e      	ldr	r0, [pc, #184]	; (8000fd0 <main+0xf8>)
 8000f18:	f002 fa5a 	bl	80033d0 <HAL_TIM_Encoder_Start>

  //same kp, ki, kd for both motors
  pidInit(&A_MotorController, MIN_PWM, MAX_PWM, KP, KI, KD); //starts PID controller
 8000f1c:	ed9f 2a2d 	vldr	s4, [pc, #180]	; 8000fd4 <main+0xfc>
 8000f20:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
 8000f24:	ed9f 1a2c 	vldr	s2, [pc, #176]	; 8000fd8 <main+0x100>
 8000f28:	eddf 0a2c 	vldr	s1, [pc, #176]	; 8000fdc <main+0x104>
 8000f2c:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 8000fe0 <main+0x108>
 8000f30:	482c      	ldr	r0, [pc, #176]	; (8000fe4 <main+0x10c>)
 8000f32:	f000 fd2c 	bl	800198e <pidInit>
  pidInit(&B_MotorController, MIN_PWM, MAX_PWM, KP, KI, KD); //starts PID controller
 8000f36:	ed9f 2a27 	vldr	s4, [pc, #156]	; 8000fd4 <main+0xfc>
 8000f3a:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
 8000f3e:	ed9f 1a26 	vldr	s2, [pc, #152]	; 8000fd8 <main+0x100>
 8000f42:	eddf 0a26 	vldr	s1, [pc, #152]	; 8000fdc <main+0x104>
 8000f46:	ed9f 0a26 	vldr	s0, [pc, #152]	; 8000fe0 <main+0x108>
 8000f4a:	4827      	ldr	r0, [pc, #156]	; (8000fe8 <main+0x110>)
 8000f4c:	f000 fd1f 	bl	800198e <pidInit>


  HAL_GPIO_WritePin(GPIOF, ENABLE_A_Pin, GPIO_PIN_SET); //enable A ON (required)
 8000f50:	2201      	movs	r2, #1
 8000f52:	2104      	movs	r1, #4
 8000f54:	4825      	ldr	r0, [pc, #148]	; (8000fec <main+0x114>)
 8000f56:	f001 fb41 	bl	80025dc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOF, ENABLE_B_Pin, GPIO_PIN_SET); //enable B ON (required)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	2108      	movs	r1, #8
 8000f5e:	4823      	ldr	r0, [pc, #140]	; (8000fec <main+0x114>)
 8000f60:	f001 fb3c 	bl	80025dc <HAL_GPIO_WritePin>

  //motors initially stopped
  A_MotorStop();
 8000f64:	f000 fcce 	bl	8001904 <A_MotorStop>
  B_MotorStop();
 8000f68:	f000 fcfc 	bl	8001964 <B_MotorStop>
  //TIM5->CC1: PWM FOR MOTOR A
  //TIM5->CCR2 PWM FOR MOTOR B
  TIM5->CCR1 = 0; TIM5->CCR2 = 0; //PWM timer inittialy 0
 8000f6c:	4b20      	ldr	r3, [pc, #128]	; (8000ff0 <main+0x118>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	635a      	str	r2, [r3, #52]	; 0x34
 8000f72:	4b1f      	ldr	r3, [pc, #124]	; (8000ff0 <main+0x118>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	639a      	str	r2, [r3, #56]	; 0x38


  for(i= 0; i< STEP_BUFFER_SIZE; i++){
 8000f78:	4b1e      	ldr	r3, [pc, #120]	; (8000ff4 <main+0x11c>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	601a      	str	r2, [r3, #0]
 8000f7e:	e010      	b.n	8000fa2 <main+0xca>
	  A_Buffer[i] = 0;
 8000f80:	4b1c      	ldr	r3, [pc, #112]	; (8000ff4 <main+0x11c>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4a1c      	ldr	r2, [pc, #112]	; (8000ff8 <main+0x120>)
 8000f86:	2100      	movs	r1, #0
 8000f88:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  B_Buffer[i] = 0;
 8000f8c:	4b19      	ldr	r3, [pc, #100]	; (8000ff4 <main+0x11c>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a1a      	ldr	r2, [pc, #104]	; (8000ffc <main+0x124>)
 8000f92:	2100      	movs	r1, #0
 8000f94:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for(i= 0; i< STEP_BUFFER_SIZE; i++){
 8000f98:	4b16      	ldr	r3, [pc, #88]	; (8000ff4 <main+0x11c>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	4a15      	ldr	r2, [pc, #84]	; (8000ff4 <main+0x11c>)
 8000fa0:	6013      	str	r3, [r2, #0]
 8000fa2:	4b14      	ldr	r3, [pc, #80]	; (8000ff4 <main+0x11c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	2b09      	cmp	r3, #9
 8000fa8:	ddea      	ble.n	8000f80 <main+0xa8>
  }
  i=0;
 8000faa:	4b12      	ldr	r3, [pc, #72]	; (8000ff4 <main+0x11c>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]

  TIM3->CNT = TIMER_INIT_VALUE;
 8000fb0:	4b13      	ldr	r3, [pc, #76]	; (8001000 <main+0x128>)
 8000fb2:	f247 5230 	movw	r2, #30000	; 0x7530
 8000fb6:	625a      	str	r2, [r3, #36]	; 0x24
  TIM4->CNT = TIMER_INIT_VALUE;
 8000fb8:	4b12      	ldr	r3, [pc, #72]	; (8001004 <main+0x12c>)
 8000fba:	f247 5230 	movw	r2, #30000	; 0x7530
 8000fbe:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_TIM_Base_Start_IT(&htim2); //starts interrupt timer
 8000fc0:	4811      	ldr	r0, [pc, #68]	; (8001008 <main+0x130>)
 8000fc2:	f001 ffcd 	bl	8002f60 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fc6:	e7fe      	b.n	8000fc6 <main+0xee>
 8000fc8:	200002d0 	.word	0x200002d0
 8000fcc:	20000240 	.word	0x20000240
 8000fd0:	20000288 	.word	0x20000288
 8000fd4:	00000000 	.word	0x00000000
 8000fd8:	3cf5c28f 	.word	0x3cf5c28f
 8000fdc:	42c80000 	.word	0x42c80000
 8000fe0:	c2c80000 	.word	0xc2c80000
 8000fe4:	200003d8 	.word	0x200003d8
 8000fe8:	200003f4 	.word	0x200003f4
 8000fec:	40021400 	.word	0x40021400
 8000ff0:	40000c00 	.word	0x40000c00
 8000ff4:	200003d0 	.word	0x200003d0
 8000ff8:	20000378 	.word	0x20000378
 8000ffc:	200003a0 	.word	0x200003a0
 8001000:	40000400 	.word	0x40000400
 8001004:	40000800 	.word	0x40000800
 8001008:	200001f8 	.word	0x200001f8

0800100c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b094      	sub	sp, #80	; 0x50
 8001010:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001012:	f107 0320 	add.w	r3, r7, #32
 8001016:	2230      	movs	r2, #48	; 0x30
 8001018:	2100      	movs	r1, #0
 800101a:	4618      	mov	r0, r3
 800101c:	f003 fd7e 	bl	8004b1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001020:	f107 030c 	add.w	r3, r7, #12
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
 8001028:	605a      	str	r2, [r3, #4]
 800102a:	609a      	str	r2, [r3, #8]
 800102c:	60da      	str	r2, [r3, #12]
 800102e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001030:	2300      	movs	r3, #0
 8001032:	60bb      	str	r3, [r7, #8]
 8001034:	4b27      	ldr	r3, [pc, #156]	; (80010d4 <SystemClock_Config+0xc8>)
 8001036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001038:	4a26      	ldr	r2, [pc, #152]	; (80010d4 <SystemClock_Config+0xc8>)
 800103a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800103e:	6413      	str	r3, [r2, #64]	; 0x40
 8001040:	4b24      	ldr	r3, [pc, #144]	; (80010d4 <SystemClock_Config+0xc8>)
 8001042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001044:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001048:	60bb      	str	r3, [r7, #8]
 800104a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800104c:	2300      	movs	r3, #0
 800104e:	607b      	str	r3, [r7, #4]
 8001050:	4b21      	ldr	r3, [pc, #132]	; (80010d8 <SystemClock_Config+0xcc>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a20      	ldr	r2, [pc, #128]	; (80010d8 <SystemClock_Config+0xcc>)
 8001056:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800105a:	6013      	str	r3, [r2, #0]
 800105c:	4b1e      	ldr	r3, [pc, #120]	; (80010d8 <SystemClock_Config+0xcc>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001064:	607b      	str	r3, [r7, #4]
 8001066:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001068:	2302      	movs	r3, #2
 800106a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800106c:	2301      	movs	r3, #1
 800106e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001070:	2310      	movs	r3, #16
 8001072:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001074:	2302      	movs	r3, #2
 8001076:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001078:	2300      	movs	r3, #0
 800107a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800107c:	2308      	movs	r3, #8
 800107e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001080:	2348      	movs	r3, #72	; 0x48
 8001082:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001084:	2302      	movs	r3, #2
 8001086:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001088:	2304      	movs	r3, #4
 800108a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800108c:	f107 0320 	add.w	r3, r7, #32
 8001090:	4618      	mov	r0, r3
 8001092:	f001 fabd 	bl	8002610 <HAL_RCC_OscConfig>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800109c:	f000 fc72 	bl	8001984 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010a0:	230f      	movs	r3, #15
 80010a2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010a4:	2302      	movs	r3, #2
 80010a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010a8:	2300      	movs	r3, #0
 80010aa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010b0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010b2:	2300      	movs	r3, #0
 80010b4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010b6:	f107 030c 	add.w	r3, r7, #12
 80010ba:	2102      	movs	r1, #2
 80010bc:	4618      	mov	r0, r3
 80010be:	f001 fd1f 	bl	8002b00 <HAL_RCC_ClockConfig>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80010c8:	f000 fc5c 	bl	8001984 <Error_Handler>
  }
}
 80010cc:	bf00      	nop
 80010ce:	3750      	adds	r7, #80	; 0x50
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	40023800 	.word	0x40023800
 80010d8:	40007000 	.word	0x40007000

080010dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b08c      	sub	sp, #48	; 0x30
 80010e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010e2:	f107 0320 	add.w	r3, r7, #32
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	605a      	str	r2, [r3, #4]
 80010ec:	609a      	str	r2, [r3, #8]
 80010ee:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80010f0:	f107 030c 	add.w	r3, r7, #12
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]
 80010fe:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001100:	1d3b      	adds	r3, r7, #4
 8001102:	2200      	movs	r2, #0
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001108:	4b25      	ldr	r3, [pc, #148]	; (80011a0 <MX_TIM2_Init+0xc4>)
 800110a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800110e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000;
 8001110:	4b23      	ldr	r3, [pc, #140]	; (80011a0 <MX_TIM2_Init+0xc4>)
 8001112:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001116:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001118:	4b21      	ldr	r3, [pc, #132]	; (80011a0 <MX_TIM2_Init+0xc4>)
 800111a:	2200      	movs	r2, #0
 800111c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 720;
 800111e:	4b20      	ldr	r3, [pc, #128]	; (80011a0 <MX_TIM2_Init+0xc4>)
 8001120:	f44f 7234 	mov.w	r2, #720	; 0x2d0
 8001124:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001126:	4b1e      	ldr	r3, [pc, #120]	; (80011a0 <MX_TIM2_Init+0xc4>)
 8001128:	2200      	movs	r2, #0
 800112a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800112c:	4b1c      	ldr	r3, [pc, #112]	; (80011a0 <MX_TIM2_Init+0xc4>)
 800112e:	2280      	movs	r2, #128	; 0x80
 8001130:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001132:	481b      	ldr	r0, [pc, #108]	; (80011a0 <MX_TIM2_Init+0xc4>)
 8001134:	f001 fec4 	bl	8002ec0 <HAL_TIM_Base_Init>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800113e:	f000 fc21 	bl	8001984 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001142:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001146:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001148:	f107 0320 	add.w	r3, r7, #32
 800114c:	4619      	mov	r1, r3
 800114e:	4814      	ldr	r0, [pc, #80]	; (80011a0 <MX_TIM2_Init+0xc4>)
 8001150:	f002 fb96 	bl	8003880 <HAL_TIM_ConfigClockSource>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800115a:	f000 fc13 	bl	8001984 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 800115e:	2300      	movs	r3, #0
 8001160:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001162:	2300      	movs	r3, #0
 8001164:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001166:	f107 030c 	add.w	r3, r7, #12
 800116a:	4619      	mov	r1, r3
 800116c:	480c      	ldr	r0, [pc, #48]	; (80011a0 <MX_TIM2_Init+0xc4>)
 800116e:	f002 fc4e 	bl	8003a0e <HAL_TIM_SlaveConfigSynchro>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001178:	f000 fc04 	bl	8001984 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800117c:	2300      	movs	r3, #0
 800117e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001180:	2300      	movs	r3, #0
 8001182:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001184:	1d3b      	adds	r3, r7, #4
 8001186:	4619      	mov	r1, r3
 8001188:	4805      	ldr	r0, [pc, #20]	; (80011a0 <MX_TIM2_Init+0xc4>)
 800118a:	f003 f84b 	bl	8004224 <HAL_TIMEx_MasterConfigSynchronization>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 8001194:	f000 fbf6 	bl	8001984 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001198:	bf00      	nop
 800119a:	3730      	adds	r7, #48	; 0x30
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	200001f8 	.word	0x200001f8

080011a4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b08c      	sub	sp, #48	; 0x30
 80011a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80011aa:	f107 030c 	add.w	r3, r7, #12
 80011ae:	2224      	movs	r2, #36	; 0x24
 80011b0:	2100      	movs	r1, #0
 80011b2:	4618      	mov	r0, r3
 80011b4:	f003 fcb2 	bl	8004b1c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011b8:	1d3b      	adds	r3, r7, #4
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80011c0:	4b20      	ldr	r3, [pc, #128]	; (8001244 <MX_TIM3_Init+0xa0>)
 80011c2:	4a21      	ldr	r2, [pc, #132]	; (8001248 <MX_TIM3_Init+0xa4>)
 80011c4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80011c6:	4b1f      	ldr	r3, [pc, #124]	; (8001244 <MX_TIM3_Init+0xa0>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011cc:	4b1d      	ldr	r3, [pc, #116]	; (8001244 <MX_TIM3_Init+0xa0>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80011d2:	4b1c      	ldr	r3, [pc, #112]	; (8001244 <MX_TIM3_Init+0xa0>)
 80011d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80011d8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011da:	4b1a      	ldr	r3, [pc, #104]	; (8001244 <MX_TIM3_Init+0xa0>)
 80011dc:	2200      	movs	r2, #0
 80011de:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80011e0:	4b18      	ldr	r3, [pc, #96]	; (8001244 <MX_TIM3_Init+0xa0>)
 80011e2:	2280      	movs	r2, #128	; 0x80
 80011e4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80011e6:	2303      	movs	r3, #3
 80011e8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80011ea:	2300      	movs	r3, #0
 80011ec:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80011ee:	2301      	movs	r3, #1
 80011f0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80011f2:	2300      	movs	r3, #0
 80011f4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80011fa:	2300      	movs	r3, #0
 80011fc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80011fe:	2301      	movs	r3, #1
 8001200:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001202:	2300      	movs	r3, #0
 8001204:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001206:	2300      	movs	r3, #0
 8001208:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800120a:	f107 030c 	add.w	r3, r7, #12
 800120e:	4619      	mov	r1, r3
 8001210:	480c      	ldr	r0, [pc, #48]	; (8001244 <MX_TIM3_Init+0xa0>)
 8001212:	f002 f837 	bl	8003284 <HAL_TIM_Encoder_Init>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800121c:	f000 fbb2 	bl	8001984 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001220:	2300      	movs	r3, #0
 8001222:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001224:	2300      	movs	r3, #0
 8001226:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001228:	1d3b      	adds	r3, r7, #4
 800122a:	4619      	mov	r1, r3
 800122c:	4805      	ldr	r0, [pc, #20]	; (8001244 <MX_TIM3_Init+0xa0>)
 800122e:	f002 fff9 	bl	8004224 <HAL_TIMEx_MasterConfigSynchronization>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001238:	f000 fba4 	bl	8001984 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800123c:	bf00      	nop
 800123e:	3730      	adds	r7, #48	; 0x30
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	20000240 	.word	0x20000240
 8001248:	40000400 	.word	0x40000400

0800124c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b08c      	sub	sp, #48	; 0x30
 8001250:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001252:	f107 030c 	add.w	r3, r7, #12
 8001256:	2224      	movs	r2, #36	; 0x24
 8001258:	2100      	movs	r1, #0
 800125a:	4618      	mov	r0, r3
 800125c:	f003 fc5e 	bl	8004b1c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001260:	1d3b      	adds	r3, r7, #4
 8001262:	2200      	movs	r2, #0
 8001264:	601a      	str	r2, [r3, #0]
 8001266:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001268:	4b20      	ldr	r3, [pc, #128]	; (80012ec <MX_TIM4_Init+0xa0>)
 800126a:	4a21      	ldr	r2, [pc, #132]	; (80012f0 <MX_TIM4_Init+0xa4>)
 800126c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800126e:	4b1f      	ldr	r3, [pc, #124]	; (80012ec <MX_TIM4_Init+0xa0>)
 8001270:	2200      	movs	r2, #0
 8001272:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001274:	4b1d      	ldr	r3, [pc, #116]	; (80012ec <MX_TIM4_Init+0xa0>)
 8001276:	2200      	movs	r2, #0
 8001278:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800127a:	4b1c      	ldr	r3, [pc, #112]	; (80012ec <MX_TIM4_Init+0xa0>)
 800127c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001280:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001282:	4b1a      	ldr	r3, [pc, #104]	; (80012ec <MX_TIM4_Init+0xa0>)
 8001284:	2200      	movs	r2, #0
 8001286:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001288:	4b18      	ldr	r3, [pc, #96]	; (80012ec <MX_TIM4_Init+0xa0>)
 800128a:	2280      	movs	r2, #128	; 0x80
 800128c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800128e:	2303      	movs	r3, #3
 8001290:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001292:	2300      	movs	r3, #0
 8001294:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001296:	2301      	movs	r3, #1
 8001298:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800129a:	2300      	movs	r3, #0
 800129c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800129e:	2300      	movs	r3, #0
 80012a0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80012a2:	2300      	movs	r3, #0
 80012a4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80012a6:	2301      	movs	r3, #1
 80012a8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80012aa:	2300      	movs	r3, #0
 80012ac:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80012ae:	2300      	movs	r3, #0
 80012b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80012b2:	f107 030c 	add.w	r3, r7, #12
 80012b6:	4619      	mov	r1, r3
 80012b8:	480c      	ldr	r0, [pc, #48]	; (80012ec <MX_TIM4_Init+0xa0>)
 80012ba:	f001 ffe3 	bl	8003284 <HAL_TIM_Encoder_Init>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80012c4:	f000 fb5e 	bl	8001984 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012c8:	2300      	movs	r3, #0
 80012ca:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012cc:	2300      	movs	r3, #0
 80012ce:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80012d0:	1d3b      	adds	r3, r7, #4
 80012d2:	4619      	mov	r1, r3
 80012d4:	4805      	ldr	r0, [pc, #20]	; (80012ec <MX_TIM4_Init+0xa0>)
 80012d6:	f002 ffa5 	bl	8004224 <HAL_TIMEx_MasterConfigSynchronization>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80012e0:	f000 fb50 	bl	8001984 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80012e4:	bf00      	nop
 80012e6:	3730      	adds	r7, #48	; 0x30
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	20000288 	.word	0x20000288
 80012f0:	40000800 	.word	0x40000800

080012f4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b08e      	sub	sp, #56	; 0x38
 80012f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	605a      	str	r2, [r3, #4]
 8001304:	609a      	str	r2, [r3, #8]
 8001306:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001308:	f107 0320 	add.w	r3, r7, #32
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001312:	1d3b      	adds	r3, r7, #4
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
 800131e:	611a      	str	r2, [r3, #16]
 8001320:	615a      	str	r2, [r3, #20]
 8001322:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001324:	4b32      	ldr	r3, [pc, #200]	; (80013f0 <MX_TIM5_Init+0xfc>)
 8001326:	4a33      	ldr	r2, [pc, #204]	; (80013f4 <MX_TIM5_Init+0x100>)
 8001328:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 14;
 800132a:	4b31      	ldr	r3, [pc, #196]	; (80013f0 <MX_TIM5_Init+0xfc>)
 800132c:	220e      	movs	r2, #14
 800132e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001330:	4b2f      	ldr	r3, [pc, #188]	; (80013f0 <MX_TIM5_Init+0xfc>)
 8001332:	2200      	movs	r2, #0
 8001334:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 8001336:	4b2e      	ldr	r3, [pc, #184]	; (80013f0 <MX_TIM5_Init+0xfc>)
 8001338:	f240 32e7 	movw	r2, #999	; 0x3e7
 800133c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800133e:	4b2c      	ldr	r3, [pc, #176]	; (80013f0 <MX_TIM5_Init+0xfc>)
 8001340:	2200      	movs	r2, #0
 8001342:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001344:	4b2a      	ldr	r3, [pc, #168]	; (80013f0 <MX_TIM5_Init+0xfc>)
 8001346:	2280      	movs	r2, #128	; 0x80
 8001348:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800134a:	4829      	ldr	r0, [pc, #164]	; (80013f0 <MX_TIM5_Init+0xfc>)
 800134c:	f001 fdb8 	bl	8002ec0 <HAL_TIM_Base_Init>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8001356:	f000 fb15 	bl	8001984 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800135a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800135e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001360:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001364:	4619      	mov	r1, r3
 8001366:	4822      	ldr	r0, [pc, #136]	; (80013f0 <MX_TIM5_Init+0xfc>)
 8001368:	f002 fa8a 	bl	8003880 <HAL_TIM_ConfigClockSource>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8001372:	f000 fb07 	bl	8001984 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001376:	481e      	ldr	r0, [pc, #120]	; (80013f0 <MX_TIM5_Init+0xfc>)
 8001378:	f001 fe62 	bl	8003040 <HAL_TIM_PWM_Init>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8001382:	f000 faff 	bl	8001984 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001386:	2300      	movs	r3, #0
 8001388:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800138a:	2300      	movs	r3, #0
 800138c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800138e:	f107 0320 	add.w	r3, r7, #32
 8001392:	4619      	mov	r1, r3
 8001394:	4816      	ldr	r0, [pc, #88]	; (80013f0 <MX_TIM5_Init+0xfc>)
 8001396:	f002 ff45 	bl	8004224 <HAL_TIMEx_MasterConfigSynchronization>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 80013a0:	f000 faf0 	bl	8001984 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013a4:	2360      	movs	r3, #96	; 0x60
 80013a6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013ac:	2300      	movs	r3, #0
 80013ae:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013b0:	2300      	movs	r3, #0
 80013b2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013b4:	1d3b      	adds	r3, r7, #4
 80013b6:	2200      	movs	r2, #0
 80013b8:	4619      	mov	r1, r3
 80013ba:	480d      	ldr	r0, [pc, #52]	; (80013f0 <MX_TIM5_Init+0xfc>)
 80013bc:	f002 f99e 	bl	80036fc <HAL_TIM_PWM_ConfigChannel>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 80013c6:	f000 fadd 	bl	8001984 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80013ca:	1d3b      	adds	r3, r7, #4
 80013cc:	2204      	movs	r2, #4
 80013ce:	4619      	mov	r1, r3
 80013d0:	4807      	ldr	r0, [pc, #28]	; (80013f0 <MX_TIM5_Init+0xfc>)
 80013d2:	f002 f993 	bl	80036fc <HAL_TIM_PWM_ConfigChannel>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 80013dc:	f000 fad2 	bl	8001984 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80013e0:	4803      	ldr	r0, [pc, #12]	; (80013f0 <MX_TIM5_Init+0xfc>)
 80013e2:	f000 fc3f 	bl	8001c64 <HAL_TIM_MspPostInit>

}
 80013e6:	bf00      	nop
 80013e8:	3738      	adds	r7, #56	; 0x38
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	200002d0 	.word	0x200002d0
 80013f4:	40000c00 	.word	0x40000c00

080013f8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80013fc:	4b11      	ldr	r3, [pc, #68]	; (8001444 <MX_USART1_UART_Init+0x4c>)
 80013fe:	4a12      	ldr	r2, [pc, #72]	; (8001448 <MX_USART1_UART_Init+0x50>)
 8001400:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001402:	4b10      	ldr	r3, [pc, #64]	; (8001444 <MX_USART1_UART_Init+0x4c>)
 8001404:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001408:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800140a:	4b0e      	ldr	r3, [pc, #56]	; (8001444 <MX_USART1_UART_Init+0x4c>)
 800140c:	2200      	movs	r2, #0
 800140e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001410:	4b0c      	ldr	r3, [pc, #48]	; (8001444 <MX_USART1_UART_Init+0x4c>)
 8001412:	2200      	movs	r2, #0
 8001414:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001416:	4b0b      	ldr	r3, [pc, #44]	; (8001444 <MX_USART1_UART_Init+0x4c>)
 8001418:	2200      	movs	r2, #0
 800141a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800141c:	4b09      	ldr	r3, [pc, #36]	; (8001444 <MX_USART1_UART_Init+0x4c>)
 800141e:	220c      	movs	r2, #12
 8001420:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001422:	4b08      	ldr	r3, [pc, #32]	; (8001444 <MX_USART1_UART_Init+0x4c>)
 8001424:	2200      	movs	r2, #0
 8001426:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001428:	4b06      	ldr	r3, [pc, #24]	; (8001444 <MX_USART1_UART_Init+0x4c>)
 800142a:	2200      	movs	r2, #0
 800142c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800142e:	4805      	ldr	r0, [pc, #20]	; (8001444 <MX_USART1_UART_Init+0x4c>)
 8001430:	f002 ff88 	bl	8004344 <HAL_UART_Init>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800143a:	f000 faa3 	bl	8001984 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	20000318 	.word	0x20000318
 8001448:	40011000 	.word	0x40011000

0800144c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b08a      	sub	sp, #40	; 0x28
 8001450:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001452:	f107 0314 	add.w	r3, r7, #20
 8001456:	2200      	movs	r2, #0
 8001458:	601a      	str	r2, [r3, #0]
 800145a:	605a      	str	r2, [r3, #4]
 800145c:	609a      	str	r2, [r3, #8]
 800145e:	60da      	str	r2, [r3, #12]
 8001460:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	613b      	str	r3, [r7, #16]
 8001466:	4b26      	ldr	r3, [pc, #152]	; (8001500 <MX_GPIO_Init+0xb4>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146a:	4a25      	ldr	r2, [pc, #148]	; (8001500 <MX_GPIO_Init+0xb4>)
 800146c:	f043 0320 	orr.w	r3, r3, #32
 8001470:	6313      	str	r3, [r2, #48]	; 0x30
 8001472:	4b23      	ldr	r3, [pc, #140]	; (8001500 <MX_GPIO_Init+0xb4>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001476:	f003 0320 	and.w	r3, r3, #32
 800147a:	613b      	str	r3, [r7, #16]
 800147c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800147e:	2300      	movs	r3, #0
 8001480:	60fb      	str	r3, [r7, #12]
 8001482:	4b1f      	ldr	r3, [pc, #124]	; (8001500 <MX_GPIO_Init+0xb4>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001486:	4a1e      	ldr	r2, [pc, #120]	; (8001500 <MX_GPIO_Init+0xb4>)
 8001488:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800148c:	6313      	str	r3, [r2, #48]	; 0x30
 800148e:	4b1c      	ldr	r3, [pc, #112]	; (8001500 <MX_GPIO_Init+0xb4>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001492:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800149a:	2300      	movs	r3, #0
 800149c:	60bb      	str	r3, [r7, #8]
 800149e:	4b18      	ldr	r3, [pc, #96]	; (8001500 <MX_GPIO_Init+0xb4>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a2:	4a17      	ldr	r2, [pc, #92]	; (8001500 <MX_GPIO_Init+0xb4>)
 80014a4:	f043 0301 	orr.w	r3, r3, #1
 80014a8:	6313      	str	r3, [r2, #48]	; 0x30
 80014aa:	4b15      	ldr	r3, [pc, #84]	; (8001500 <MX_GPIO_Init+0xb4>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ae:	f003 0301 	and.w	r3, r3, #1
 80014b2:	60bb      	str	r3, [r7, #8]
 80014b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014b6:	2300      	movs	r3, #0
 80014b8:	607b      	str	r3, [r7, #4]
 80014ba:	4b11      	ldr	r3, [pc, #68]	; (8001500 <MX_GPIO_Init+0xb4>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014be:	4a10      	ldr	r2, [pc, #64]	; (8001500 <MX_GPIO_Init+0xb4>)
 80014c0:	f043 0308 	orr.w	r3, r3, #8
 80014c4:	6313      	str	r3, [r2, #48]	; 0x30
 80014c6:	4b0e      	ldr	r3, [pc, #56]	; (8001500 <MX_GPIO_Init+0xb4>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ca:	f003 0308 	and.w	r3, r3, #8
 80014ce:	607b      	str	r3, [r7, #4]
 80014d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, ENABLE_A_Pin|ENABLE_B_Pin|A_IN_1_Pin|A_IN_2_Pin
 80014d2:	2200      	movs	r2, #0
 80014d4:	21fc      	movs	r1, #252	; 0xfc
 80014d6:	480b      	ldr	r0, [pc, #44]	; (8001504 <MX_GPIO_Init+0xb8>)
 80014d8:	f001 f880 	bl	80025dc <HAL_GPIO_WritePin>
                          |B_IN_1_Pin|B_IN_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : ENABLE_A_Pin ENABLE_B_Pin A_IN_1_Pin A_IN_2_Pin
                           B_IN_1_Pin B_IN_2_Pin */
  GPIO_InitStruct.Pin = ENABLE_A_Pin|ENABLE_B_Pin|A_IN_1_Pin|A_IN_2_Pin
 80014dc:	23fc      	movs	r3, #252	; 0xfc
 80014de:	617b      	str	r3, [r7, #20]
                          |B_IN_1_Pin|B_IN_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e0:	2301      	movs	r3, #1
 80014e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e4:	2300      	movs	r3, #0
 80014e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e8:	2300      	movs	r3, #0
 80014ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80014ec:	f107 0314 	add.w	r3, r7, #20
 80014f0:	4619      	mov	r1, r3
 80014f2:	4804      	ldr	r0, [pc, #16]	; (8001504 <MX_GPIO_Init+0xb8>)
 80014f4:	f000 fed6 	bl	80022a4 <HAL_GPIO_Init>

}
 80014f8:	bf00      	nop
 80014fa:	3728      	adds	r7, #40	; 0x28
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	40023800 	.word	0x40023800
 8001504:	40021400 	.word	0x40021400

08001508 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
//control interrupt
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 8001508:	b5b0      	push	{r4, r5, r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af02      	add	r7, sp, #8
 800150e:	6078      	str	r0, [r7, #4]
	if(htim == &htim2){
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	4aa4      	ldr	r2, [pc, #656]	; (80017a4 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001514:	4293      	cmp	r3, r2
 8001516:	f040 81bc 	bne.w	8001892 <HAL_TIM_PeriodElapsedCallback+0x38a>

		currentTick = HAL_GetTick(); //para contar o tempo decorrido (gerar gráfico)
 800151a:	f000 fda5 	bl	8002068 <HAL_GetTick>
 800151e:	4603      	mov	r3, r0
 8001520:	4aa1      	ldr	r2, [pc, #644]	; (80017a8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001522:	6013      	str	r3, [r2, #0]

		A_Step = TIM3->CNT - TIMER_INIT_VALUE;
 8001524:	4ba1      	ldr	r3, [pc, #644]	; (80017ac <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001528:	f5a3 43ea 	sub.w	r3, r3, #29952	; 0x7500
 800152c:	3b30      	subs	r3, #48	; 0x30
 800152e:	461a      	mov	r2, r3
 8001530:	4b9f      	ldr	r3, [pc, #636]	; (80017b0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001532:	601a      	str	r2, [r3, #0]
		B_Step = TIM4->CNT - TIMER_INIT_VALUE;
 8001534:	4b9f      	ldr	r3, [pc, #636]	; (80017b4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001538:	f5a3 43ea 	sub.w	r3, r3, #29952	; 0x7500
 800153c:	3b30      	subs	r3, #48	; 0x30
 800153e:	461a      	mov	r2, r3
 8001540:	4b9d      	ldr	r3, [pc, #628]	; (80017b8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001542:	601a      	str	r2, [r3, #0]

		TIM3->CNT = TIMER_INIT_VALUE;
 8001544:	4b99      	ldr	r3, [pc, #612]	; (80017ac <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001546:	f247 5230 	movw	r2, #30000	; 0x7530
 800154a:	625a      	str	r2, [r3, #36]	; 0x24
		TIM4->CNT = TIMER_INIT_VALUE;
 800154c:	4b99      	ldr	r3, [pc, #612]	; (80017b4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800154e:	f247 5230 	movw	r2, #30000	; 0x7530
 8001552:	625a      	str	r2, [r3, #36]	; 0x24

		pastTime += (float)(currentTick - lastTick) / 1000;
 8001554:	4b94      	ldr	r3, [pc, #592]	; (80017a8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	4b98      	ldr	r3, [pc, #608]	; (80017bc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	ee07 3a90 	vmov	s15, r3
 8001562:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001566:	eddf 6a96 	vldr	s13, [pc, #600]	; 80017c0 <HAL_TIM_PeriodElapsedCallback+0x2b8>
 800156a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800156e:	4b95      	ldr	r3, [pc, #596]	; (80017c4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001570:	edd3 7a00 	vldr	s15, [r3]
 8001574:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001578:	4b92      	ldr	r3, [pc, #584]	; (80017c4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800157a:	edc3 7a00 	vstr	s15, [r3]

		/*Testes de velocidade*/

		if(pastTime > 5) A_SetPoint = 1000;
 800157e:	4b91      	ldr	r3, [pc, #580]	; (80017c4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001580:	edd3 7a00 	vldr	s15, [r3]
 8001584:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001588:	eef4 7ac7 	vcmpe.f32	s15, s14
 800158c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001590:	dd02      	ble.n	8001598 <HAL_TIM_PeriodElapsedCallback+0x90>
 8001592:	4b8d      	ldr	r3, [pc, #564]	; (80017c8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001594:	4a8d      	ldr	r2, [pc, #564]	; (80017cc <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001596:	601a      	str	r2, [r3, #0]


		//dealing with different kinds of movement for motor A
		if(A_SetPoint > 0) A_MotorClockWise();
 8001598:	4b8b      	ldr	r3, [pc, #556]	; (80017c8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800159a:	edd3 7a00 	vldr	s15, [r3]
 800159e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a6:	dd02      	ble.n	80015ae <HAL_TIM_PeriodElapsedCallback+0xa6>
 80015a8:	f000 f98c 	bl	80018c4 <A_MotorClockWise>
 80015ac:	e013      	b.n	80015d6 <HAL_TIM_PeriodElapsedCallback+0xce>
		//antiClockWise movement
		else if(A_SetPoint < 0) A_MotorCounterClockWise();
 80015ae:	4b86      	ldr	r3, [pc, #536]	; (80017c8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80015b0:	edd3 7a00 	vldr	s15, [r3]
 80015b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015bc:	d502      	bpl.n	80015c4 <HAL_TIM_PeriodElapsedCallback+0xbc>
 80015be:	f000 f991 	bl	80018e4 <A_MotorCounterClockWise>
 80015c2:	e008      	b.n	80015d6 <HAL_TIM_PeriodElapsedCallback+0xce>
		//no movement
		else {
			A_MotorStop();
 80015c4:	f000 f99e 	bl	8001904 <A_MotorStop>
			TIM5->CCR1 = 0; //0% dutyCycle
 80015c8:	4b81      	ldr	r3, [pc, #516]	; (80017d0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	635a      	str	r2, [r3, #52]	; 0x34
			A_Duty = 0; //avoids biasing next motor speed
 80015ce:	4b81      	ldr	r3, [pc, #516]	; (80017d4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80015d0:	f04f 0200 	mov.w	r2, #0
 80015d4:	601a      	str	r2, [r3, #0]
		}
		//dealing with different kinds of movement for motor B
		if(B_SetPoint > 0) B_MotorClockWise();
 80015d6:	4b80      	ldr	r3, [pc, #512]	; (80017d8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80015d8:	edd3 7a00 	vldr	s15, [r3]
 80015dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e4:	dd02      	ble.n	80015ec <HAL_TIM_PeriodElapsedCallback+0xe4>
 80015e6:	f000 f99d 	bl	8001924 <B_MotorClockWise>
 80015ea:	e013      	b.n	8001614 <HAL_TIM_PeriodElapsedCallback+0x10c>
		//antiClockWise movement
		else if(B_SetPoint < 0) B_MotorCounterClockWise();
 80015ec:	4b7a      	ldr	r3, [pc, #488]	; (80017d8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80015ee:	edd3 7a00 	vldr	s15, [r3]
 80015f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015fa:	d502      	bpl.n	8001602 <HAL_TIM_PeriodElapsedCallback+0xfa>
 80015fc:	f000 f9a2 	bl	8001944 <B_MotorCounterClockWise>
 8001600:	e008      	b.n	8001614 <HAL_TIM_PeriodElapsedCallback+0x10c>
		//no movement
		else{
			B_MotorStop();
 8001602:	f000 f9af 	bl	8001964 <B_MotorStop>
			TIM5->CCR2 = 0; //0% dutyCycle
 8001606:	4b72      	ldr	r3, [pc, #456]	; (80017d0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001608:	2200      	movs	r2, #0
 800160a:	639a      	str	r2, [r3, #56]	; 0x38
			B_Duty = 0; //avoids biasing next motor speed
 800160c:	4b73      	ldr	r3, [pc, #460]	; (80017dc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 800160e:	f04f 0200 	mov.w	r2, #0
 8001612:	601a      	str	r2, [r3, #0]
		}

		if(i >= 10) i=0; //creates queue structure in the buffer
 8001614:	4b72      	ldr	r3, [pc, #456]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2b09      	cmp	r3, #9
 800161a:	dd02      	ble.n	8001622 <HAL_TIM_PeriodElapsedCallback+0x11a>
 800161c:	4b70      	ldr	r3, [pc, #448]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]

		//CONTROLLER
		A_Buffer[i] = A_Step;
 8001622:	4b6f      	ldr	r3, [pc, #444]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a62      	ldr	r2, [pc, #392]	; (80017b0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001628:	6812      	ldr	r2, [r2, #0]
 800162a:	496e      	ldr	r1, [pc, #440]	; (80017e4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 800162c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		B_Buffer[i] = B_Step;
 8001630:	4b6b      	ldr	r3, [pc, #428]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a60      	ldr	r2, [pc, #384]	; (80017b8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001636:	6812      	ldr	r2, [r2, #0]
 8001638:	496b      	ldr	r1, [pc, #428]	; (80017e8 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800163a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		i++;
 800163e:	4b68      	ldr	r3, [pc, #416]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	3301      	adds	r3, #1
 8001644:	4a66      	ldr	r2, [pc, #408]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001646:	6013      	str	r3, [r2, #0]

		for(j=0; j< STEP_BUFFER_SIZE; j++){
 8001648:	4b68      	ldr	r3, [pc, #416]	; (80017ec <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 800164a:	2200      	movs	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	e026      	b.n	800169e <HAL_TIM_PeriodElapsedCallback+0x196>
			A_Sum += A_Buffer[j];
 8001650:	4b66      	ldr	r3, [pc, #408]	; (80017ec <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a63      	ldr	r2, [pc, #396]	; (80017e4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800165a:	ee07 3a90 	vmov	s15, r3
 800165e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001662:	4b63      	ldr	r3, [pc, #396]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8001664:	edd3 7a00 	vldr	s15, [r3]
 8001668:	ee77 7a27 	vadd.f32	s15, s14, s15
 800166c:	4b60      	ldr	r3, [pc, #384]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800166e:	edc3 7a00 	vstr	s15, [r3]
			B_Sum += B_Buffer[j];
 8001672:	4b5e      	ldr	r3, [pc, #376]	; (80017ec <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a5c      	ldr	r2, [pc, #368]	; (80017e8 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8001678:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800167c:	ee07 3a90 	vmov	s15, r3
 8001680:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001684:	4b5b      	ldr	r3, [pc, #364]	; (80017f4 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8001686:	edd3 7a00 	vldr	s15, [r3]
 800168a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800168e:	4b59      	ldr	r3, [pc, #356]	; (80017f4 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8001690:	edc3 7a00 	vstr	s15, [r3]
		for(j=0; j< STEP_BUFFER_SIZE; j++){
 8001694:	4b55      	ldr	r3, [pc, #340]	; (80017ec <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	3301      	adds	r3, #1
 800169a:	4a54      	ldr	r2, [pc, #336]	; (80017ec <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 800169c:	6013      	str	r3, [r2, #0]
 800169e:	4b53      	ldr	r3, [pc, #332]	; (80017ec <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2b09      	cmp	r3, #9
 80016a4:	ddd4      	ble.n	8001650 <HAL_TIM_PeriodElapsedCallback+0x148>
		}

		A_Sum /= STEP_BUFFER_SIZE;
 80016a6:	4b52      	ldr	r3, [pc, #328]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80016a8:	ed93 7a00 	vldr	s14, [r3]
 80016ac:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80016b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016b4:	4b4e      	ldr	r3, [pc, #312]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80016b6:	edc3 7a00 	vstr	s15, [r3]
		B_Sum /= STEP_BUFFER_SIZE;
 80016ba:	4b4e      	ldr	r3, [pc, #312]	; (80017f4 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80016bc:	ed93 7a00 	vldr	s14, [r3]
 80016c0:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80016c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016c8:	4b4a      	ldr	r3, [pc, #296]	; (80017f4 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80016ca:	edc3 7a00 	vstr	s15, [r3]

		// current speed in pulses / s
		A_Speed = A_Sum * 100;
 80016ce:	4b48      	ldr	r3, [pc, #288]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80016d0:	edd3 7a00 	vldr	s15, [r3]
 80016d4:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80017f8 <HAL_TIM_PeriodElapsedCallback+0x2f0>
 80016d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016dc:	4b47      	ldr	r3, [pc, #284]	; (80017fc <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80016de:	edc3 7a00 	vstr	s15, [r3]
		B_Speed = B_Sum * 100;
 80016e2:	4b44      	ldr	r3, [pc, #272]	; (80017f4 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80016e4:	edd3 7a00 	vldr	s15, [r3]
 80016e8:	ed9f 7a43 	vldr	s14, [pc, #268]	; 80017f8 <HAL_TIM_PeriodElapsedCallback+0x2f0>
 80016ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016f0:	4b43      	ldr	r3, [pc, #268]	; (8001800 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80016f2:	edc3 7a00 	vstr	s15, [r3]

		A_Duty += computePwmValue(A_SetPoint, A_Speed, &A_MotorController); //gets pwm variation in floating point
 80016f6:	4b34      	ldr	r3, [pc, #208]	; (80017c8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80016f8:	edd3 7a00 	vldr	s15, [r3]
 80016fc:	4b3f      	ldr	r3, [pc, #252]	; (80017fc <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80016fe:	ed93 7a00 	vldr	s14, [r3]
 8001702:	4840      	ldr	r0, [pc, #256]	; (8001804 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8001704:	eef0 0a47 	vmov.f32	s1, s14
 8001708:	eeb0 0a67 	vmov.f32	s0, s15
 800170c:	f000 f962 	bl	80019d4 <computePwmValue>
 8001710:	eeb0 7a40 	vmov.f32	s14, s0
 8001714:	4b2f      	ldr	r3, [pc, #188]	; (80017d4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001716:	edd3 7a00 	vldr	s15, [r3]
 800171a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800171e:	4b2d      	ldr	r3, [pc, #180]	; (80017d4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001720:	edc3 7a00 	vstr	s15, [r3]
		B_Duty += computePwmValue(B_SetPoint, B_Speed, &B_MotorController); //gets pwm variation in floating point
 8001724:	4b2c      	ldr	r3, [pc, #176]	; (80017d8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001726:	edd3 7a00 	vldr	s15, [r3]
 800172a:	4b35      	ldr	r3, [pc, #212]	; (8001800 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 800172c:	ed93 7a00 	vldr	s14, [r3]
 8001730:	4835      	ldr	r0, [pc, #212]	; (8001808 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8001732:	eef0 0a47 	vmov.f32	s1, s14
 8001736:	eeb0 0a67 	vmov.f32	s0, s15
 800173a:	f000 f94b 	bl	80019d4 <computePwmValue>
 800173e:	eeb0 7a40 	vmov.f32	s14, s0
 8001742:	4b26      	ldr	r3, [pc, #152]	; (80017dc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001744:	edd3 7a00 	vldr	s15, [r3]
 8001748:	ee77 7a27 	vadd.f32	s15, s14, s15
 800174c:	4b23      	ldr	r3, [pc, #140]	; (80017dc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 800174e:	edc3 7a00 	vstr	s15, [r3]

		//considers CCR limits for motor A
		if(A_Duty > CCR_LIMIT) A_Duty = CCR_LIMIT;
 8001752:	4b20      	ldr	r3, [pc, #128]	; (80017d4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001754:	edd3 7a00 	vldr	s15, [r3]
 8001758:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800180c <HAL_TIM_PeriodElapsedCallback+0x304>
 800175c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001760:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001764:	dd03      	ble.n	800176e <HAL_TIM_PeriodElapsedCallback+0x266>
 8001766:	4b1b      	ldr	r3, [pc, #108]	; (80017d4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001768:	4a29      	ldr	r2, [pc, #164]	; (8001810 <HAL_TIM_PeriodElapsedCallback+0x308>)
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	e00b      	b.n	8001786 <HAL_TIM_PeriodElapsedCallback+0x27e>
		else if(A_Duty < 0) A_Duty = 0;
 800176e:	4b19      	ldr	r3, [pc, #100]	; (80017d4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001770:	edd3 7a00 	vldr	s15, [r3]
 8001774:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800177c:	d503      	bpl.n	8001786 <HAL_TIM_PeriodElapsedCallback+0x27e>
 800177e:	4b15      	ldr	r3, [pc, #84]	; (80017d4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001780:	f04f 0200 	mov.w	r2, #0
 8001784:	601a      	str	r2, [r3, #0]

		//considers CCR limits for motor B
		if(B_Duty > CCR_LIMIT) B_Duty = CCR_LIMIT;
 8001786:	4b15      	ldr	r3, [pc, #84]	; (80017dc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001788:	edd3 7a00 	vldr	s15, [r3]
 800178c:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800180c <HAL_TIM_PeriodElapsedCallback+0x304>
 8001790:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001798:	dd3c      	ble.n	8001814 <HAL_TIM_PeriodElapsedCallback+0x30c>
 800179a:	4b10      	ldr	r3, [pc, #64]	; (80017dc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 800179c:	4a1c      	ldr	r2, [pc, #112]	; (8001810 <HAL_TIM_PeriodElapsedCallback+0x308>)
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	e044      	b.n	800182c <HAL_TIM_PeriodElapsedCallback+0x324>
 80017a2:	bf00      	nop
 80017a4:	200001f8 	.word	0x200001f8
 80017a8:	20000370 	.word	0x20000370
 80017ac:	40000400 	.word	0x40000400
 80017b0:	2000035c 	.word	0x2000035c
 80017b4:	40000800 	.word	0x40000800
 80017b8:	20000360 	.word	0x20000360
 80017bc:	20000374 	.word	0x20000374
 80017c0:	447a0000 	.word	0x447a0000
 80017c4:	2000036c 	.word	0x2000036c
 80017c8:	20000418 	.word	0x20000418
 80017cc:	447a0000 	.word	0x447a0000
 80017d0:	40000c00 	.word	0x40000c00
 80017d4:	20000410 	.word	0x20000410
 80017d8:	2000041c 	.word	0x2000041c
 80017dc:	20000414 	.word	0x20000414
 80017e0:	200003d0 	.word	0x200003d0
 80017e4:	20000378 	.word	0x20000378
 80017e8:	200003a0 	.word	0x200003a0
 80017ec:	200003d4 	.word	0x200003d4
 80017f0:	200003c8 	.word	0x200003c8
 80017f4:	200003cc 	.word	0x200003cc
 80017f8:	42c80000 	.word	0x42c80000
 80017fc:	20000364 	.word	0x20000364
 8001800:	20000368 	.word	0x20000368
 8001804:	200003d8 	.word	0x200003d8
 8001808:	200003f4 	.word	0x200003f4
 800180c:	4479c000 	.word	0x4479c000
 8001810:	4479c000 	.word	0x4479c000
		else if(B_Duty < 0) B_Duty = 0;
 8001814:	4b21      	ldr	r3, [pc, #132]	; (800189c <HAL_TIM_PeriodElapsedCallback+0x394>)
 8001816:	edd3 7a00 	vldr	s15, [r3]
 800181a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800181e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001822:	d503      	bpl.n	800182c <HAL_TIM_PeriodElapsedCallback+0x324>
 8001824:	4b1d      	ldr	r3, [pc, #116]	; (800189c <HAL_TIM_PeriodElapsedCallback+0x394>)
 8001826:	f04f 0200 	mov.w	r2, #0
 800182a:	601a      	str	r2, [r3, #0]

		//CCR in 999 -> DUTY CYCLE 100%
		//CCR in 0 -> DUTY CYCLE 0%
		//configurable in .ioc
		TIM5->CCR1 = A_Duty; //updates pwm for motor A
 800182c:	4b1c      	ldr	r3, [pc, #112]	; (80018a0 <HAL_TIM_PeriodElapsedCallback+0x398>)
 800182e:	edd3 7a00 	vldr	s15, [r3]
 8001832:	4b1c      	ldr	r3, [pc, #112]	; (80018a4 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8001834:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001838:	ee17 2a90 	vmov	r2, s15
 800183c:	635a      	str	r2, [r3, #52]	; 0x34
		TIM5->CCR2 = B_Duty; //updates pwm for motor B
 800183e:	4b17      	ldr	r3, [pc, #92]	; (800189c <HAL_TIM_PeriodElapsedCallback+0x394>)
 8001840:	edd3 7a00 	vldr	s15, [r3]
 8001844:	4b17      	ldr	r3, [pc, #92]	; (80018a4 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8001846:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800184a:	ee17 2a90 	vmov	r2, s15
 800184e:	639a      	str	r2, [r3, #56]	; 0x38

//		debug printing
//		printf("currentStep: %d setPoint: %f\r\n", currentStep, pulsesSetPoint); //encoder step and setPoint
//		printf("PWM: %ld\r\n", TIM1->CCR4); //pwm register
		printf("%f %f\n\r", A_Speed, pastTime); //speed and time formatted for python script (graphic)
 8001850:	4b15      	ldr	r3, [pc, #84]	; (80018a8 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4618      	mov	r0, r3
 8001856:	f7fe fe77 	bl	8000548 <__aeabi_f2d>
 800185a:	4604      	mov	r4, r0
 800185c:	460d      	mov	r5, r1
 800185e:	4b13      	ldr	r3, [pc, #76]	; (80018ac <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4618      	mov	r0, r3
 8001864:	f7fe fe70 	bl	8000548 <__aeabi_f2d>
 8001868:	4602      	mov	r2, r0
 800186a:	460b      	mov	r3, r1
 800186c:	e9cd 2300 	strd	r2, r3, [sp]
 8001870:	4622      	mov	r2, r4
 8001872:	462b      	mov	r3, r5
 8001874:	480e      	ldr	r0, [pc, #56]	; (80018b0 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 8001876:	f003 fdc3 	bl	8005400 <iprintf>
//		printf("%ld\r\n", currentTick - lastTick); //time between interrupts
//		printf("%f \n\r", auxSum);

		//updates for next iteration
		A_Sum = 0;
 800187a:	4b0e      	ldr	r3, [pc, #56]	; (80018b4 <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 800187c:	f04f 0200 	mov.w	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
		B_Sum = 0;
 8001882:	4b0d      	ldr	r3, [pc, #52]	; (80018b8 <HAL_TIM_PeriodElapsedCallback+0x3b0>)
 8001884:	f04f 0200 	mov.w	r2, #0
 8001888:	601a      	str	r2, [r3, #0]
		lastTick = currentTick;
 800188a:	4b0c      	ldr	r3, [pc, #48]	; (80018bc <HAL_TIM_PeriodElapsedCallback+0x3b4>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a0c      	ldr	r2, [pc, #48]	; (80018c0 <HAL_TIM_PeriodElapsedCallback+0x3b8>)
 8001890:	6013      	str	r3, [r2, #0]
	}
}
 8001892:	bf00      	nop
 8001894:	3708      	adds	r7, #8
 8001896:	46bd      	mov	sp, r7
 8001898:	bdb0      	pop	{r4, r5, r7, pc}
 800189a:	bf00      	nop
 800189c:	20000414 	.word	0x20000414
 80018a0:	20000410 	.word	0x20000410
 80018a4:	40000c00 	.word	0x40000c00
 80018a8:	20000364 	.word	0x20000364
 80018ac:	2000036c 	.word	0x2000036c
 80018b0:	080075a0 	.word	0x080075a0
 80018b4:	200003c8 	.word	0x200003c8
 80018b8:	200003cc 	.word	0x200003cc
 80018bc:	20000370 	.word	0x20000370
 80018c0:	20000374 	.word	0x20000374

080018c4 <A_MotorClockWise>:

/**
 * IN A: ON
 * IN B: OFF
 * */
void A_MotorClockWise(){
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOF, A_IN_1_Pin, GPIO_PIN_SET);
 80018c8:	2201      	movs	r2, #1
 80018ca:	2110      	movs	r1, #16
 80018cc:	4804      	ldr	r0, [pc, #16]	; (80018e0 <A_MotorClockWise+0x1c>)
 80018ce:	f000 fe85 	bl	80025dc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, A_IN_2_Pin, GPIO_PIN_RESET);
 80018d2:	2200      	movs	r2, #0
 80018d4:	2120      	movs	r1, #32
 80018d6:	4802      	ldr	r0, [pc, #8]	; (80018e0 <A_MotorClockWise+0x1c>)
 80018d8:	f000 fe80 	bl	80025dc <HAL_GPIO_WritePin>
}
 80018dc:	bf00      	nop
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40021400 	.word	0x40021400

080018e4 <A_MotorCounterClockWise>:

/**
 * IN A: OFF
 * IN B: ON
 * */
void A_MotorCounterClockWise(){
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOF, A_IN_1_Pin, GPIO_PIN_RESET);
 80018e8:	2200      	movs	r2, #0
 80018ea:	2110      	movs	r1, #16
 80018ec:	4804      	ldr	r0, [pc, #16]	; (8001900 <A_MotorCounterClockWise+0x1c>)
 80018ee:	f000 fe75 	bl	80025dc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, A_IN_2_Pin, GPIO_PIN_SET);
 80018f2:	2201      	movs	r2, #1
 80018f4:	2120      	movs	r1, #32
 80018f6:	4802      	ldr	r0, [pc, #8]	; (8001900 <A_MotorCounterClockWise+0x1c>)
 80018f8:	f000 fe70 	bl	80025dc <HAL_GPIO_WritePin>
}
 80018fc:	bf00      	nop
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	40021400 	.word	0x40021400

08001904 <A_MotorStop>:
/**
 * IN A: OFF
 * IN B: OFF
 * */
//brakes to GND
void A_MotorStop(){
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOF, A_IN_1_Pin, GPIO_PIN_RESET);
 8001908:	2200      	movs	r2, #0
 800190a:	2110      	movs	r1, #16
 800190c:	4804      	ldr	r0, [pc, #16]	; (8001920 <A_MotorStop+0x1c>)
 800190e:	f000 fe65 	bl	80025dc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, A_IN_2_Pin, GPIO_PIN_RESET);
 8001912:	2200      	movs	r2, #0
 8001914:	2120      	movs	r1, #32
 8001916:	4802      	ldr	r0, [pc, #8]	; (8001920 <A_MotorStop+0x1c>)
 8001918:	f000 fe60 	bl	80025dc <HAL_GPIO_WritePin>
}
 800191c:	bf00      	nop
 800191e:	bd80      	pop	{r7, pc}
 8001920:	40021400 	.word	0x40021400

08001924 <B_MotorClockWise>:


void B_MotorClockWise(){
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOF, B_IN_1_Pin, GPIO_PIN_SET);
 8001928:	2201      	movs	r2, #1
 800192a:	2140      	movs	r1, #64	; 0x40
 800192c:	4804      	ldr	r0, [pc, #16]	; (8001940 <B_MotorClockWise+0x1c>)
 800192e:	f000 fe55 	bl	80025dc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, B_IN_2_Pin, GPIO_PIN_RESET);
 8001932:	2200      	movs	r2, #0
 8001934:	2180      	movs	r1, #128	; 0x80
 8001936:	4802      	ldr	r0, [pc, #8]	; (8001940 <B_MotorClockWise+0x1c>)
 8001938:	f000 fe50 	bl	80025dc <HAL_GPIO_WritePin>
}
 800193c:	bf00      	nop
 800193e:	bd80      	pop	{r7, pc}
 8001940:	40021400 	.word	0x40021400

08001944 <B_MotorCounterClockWise>:

/**
 * IN 1: OFF
 * IN 2: ON
 * */
void B_MotorCounterClockWise(){
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOF, B_IN_1_Pin, GPIO_PIN_RESET);
 8001948:	2200      	movs	r2, #0
 800194a:	2140      	movs	r1, #64	; 0x40
 800194c:	4804      	ldr	r0, [pc, #16]	; (8001960 <B_MotorCounterClockWise+0x1c>)
 800194e:	f000 fe45 	bl	80025dc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, B_IN_2_Pin, GPIO_PIN_SET);
 8001952:	2201      	movs	r2, #1
 8001954:	2180      	movs	r1, #128	; 0x80
 8001956:	4802      	ldr	r0, [pc, #8]	; (8001960 <B_MotorCounterClockWise+0x1c>)
 8001958:	f000 fe40 	bl	80025dc <HAL_GPIO_WritePin>
}
 800195c:	bf00      	nop
 800195e:	bd80      	pop	{r7, pc}
 8001960:	40021400 	.word	0x40021400

08001964 <B_MotorStop>:
/**
 * IN A: OFF
 * IN B: OFF
 * */
//brakes to GND
void B_MotorStop(){
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOF, B_IN_1_Pin, GPIO_PIN_RESET);
 8001968:	2200      	movs	r2, #0
 800196a:	2140      	movs	r1, #64	; 0x40
 800196c:	4804      	ldr	r0, [pc, #16]	; (8001980 <B_MotorStop+0x1c>)
 800196e:	f000 fe35 	bl	80025dc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, B_IN_2_Pin, GPIO_PIN_RESET);
 8001972:	2200      	movs	r2, #0
 8001974:	2180      	movs	r1, #128	; 0x80
 8001976:	4802      	ldr	r0, [pc, #8]	; (8001980 <B_MotorStop+0x1c>)
 8001978:	f000 fe30 	bl	80025dc <HAL_GPIO_WritePin>
}
 800197c:	bf00      	nop
 800197e:	bd80      	pop	{r7, pc}
 8001980:	40021400 	.word	0x40021400

08001984 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001988:	b672      	cpsid	i
}
 800198a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800198c:	e7fe      	b.n	800198c <Error_Handler+0x8>

0800198e <pidInit>:

#include <stdio.h>

//the min and max values should consider the duty cycle %
//example: if the minValue is 10% duty cycle, the minimalPwm must be a value that reflects it
void pidInit(Pid* p, float minimalPwm, float maximumPwm, float kp, float ki, float kd){
 800198e:	b480      	push	{r7}
 8001990:	b087      	sub	sp, #28
 8001992:	af00      	add	r7, sp, #0
 8001994:	6178      	str	r0, [r7, #20]
 8001996:	ed87 0a04 	vstr	s0, [r7, #16]
 800199a:	edc7 0a03 	vstr	s1, [r7, #12]
 800199e:	ed87 1a02 	vstr	s2, [r7, #8]
 80019a2:	edc7 1a01 	vstr	s3, [r7, #4]
 80019a6:	ed87 2a00 	vstr	s4, [r7]
    p->max = maximumPwm;
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	68fa      	ldr	r2, [r7, #12]
 80019ae:	60da      	str	r2, [r3, #12]
    p->min = minimalPwm;
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	693a      	ldr	r2, [r7, #16]
 80019b4:	611a      	str	r2, [r3, #16]
    p->kp = kp;
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	68ba      	ldr	r2, [r7, #8]
 80019ba:	601a      	str	r2, [r3, #0]
    p->ki = ki;
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	605a      	str	r2, [r3, #4]
    p->kd = kd;
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	683a      	ldr	r2, [r7, #0]
 80019c6:	609a      	str	r2, [r3, #8]
}
 80019c8:	bf00      	nop
 80019ca:	371c      	adds	r7, #28
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <computePwmValue>:
/// @brief given current and target speds, computes PWM increment
/// @param setPoint target speed in encoder pulses
/// @param feedBackValue current speeed in encoder pulses
/// @param p PID controller
/// @return increment to PWM
float computePwmValue(float setPoint, float feedBackValue, Pid* p){
 80019d4:	b480      	push	{r7}
 80019d6:	b087      	sub	sp, #28
 80019d8:	af00      	add	r7, sp, #0
 80019da:	ed87 0a03 	vstr	s0, [r7, #12]
 80019de:	edc7 0a02 	vstr	s1, [r7, #8]
 80019e2:	6078      	str	r0, [r7, #4]

    if(setPoint < 0) setPoint *= -1;
 80019e4:	edd7 7a03 	vldr	s15, [r7, #12]
 80019e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019f0:	d505      	bpl.n	80019fe <computePwmValue+0x2a>
 80019f2:	edd7 7a03 	vldr	s15, [r7, #12]
 80019f6:	eef1 7a67 	vneg.f32	s15, s15
 80019fa:	edc7 7a03 	vstr	s15, [r7, #12]
    if (feedBackValue < 0) feedBackValue *= -1;
 80019fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a02:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a0a:	d505      	bpl.n	8001a18 <computePwmValue+0x44>
 8001a0c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a10:	eef1 7a67 	vneg.f32	s15, s15
 8001a14:	edc7 7a02 	vstr	s15, [r7, #8]

    p->error = setPoint - feedBackValue; //get current error
 8001a18:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a1c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	edc3 7a05 	vstr	s15, [r3, #20]
    p->integralValue += p->error; //update integralError
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	ed93 7a06 	vldr	s14, [r3, #24]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	edd3 7a05 	vldr	s15, [r3, #20]
 8001a36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	edc3 7a06 	vstr	s15, [r3, #24]

    //calculate pwm output
    float result = p->kp * p->error; + p->ki * p->integralValue;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	ed93 7a00 	vldr	s14, [r3]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	edd3 7a05 	vldr	s15, [r3, #20]
 8001a4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a50:	edc7 7a05 	vstr	s15, [r7, #20]

    //deals with limit values
    if(result > p->max) result = p->max;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	edd3 7a03 	vldr	s15, [r3, #12]
 8001a5a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a66:	dd03      	ble.n	8001a70 <computePwmValue+0x9c>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	617b      	str	r3, [r7, #20]
 8001a6e:	e00c      	b.n	8001a8a <computePwmValue+0xb6>
    else if(result < p->min) result = p->min;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	edd3 7a04 	vldr	s15, [r3, #16]
 8001a76:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a7a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a82:	d502      	bpl.n	8001a8a <computePwmValue+0xb6>
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	691b      	ldr	r3, [r3, #16]
 8001a88:	617b      	str	r3, [r7, #20]
    return result;
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	ee07 3a90 	vmov	s15, r3
    //printf("%f\r\n", result);
}
 8001a90:	eeb0 0a67 	vmov.f32	s0, s15
 8001a94:	371c      	adds	r7, #28
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
	...

08001aa0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	607b      	str	r3, [r7, #4]
 8001aaa:	4b10      	ldr	r3, [pc, #64]	; (8001aec <HAL_MspInit+0x4c>)
 8001aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aae:	4a0f      	ldr	r2, [pc, #60]	; (8001aec <HAL_MspInit+0x4c>)
 8001ab0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ab4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ab6:	4b0d      	ldr	r3, [pc, #52]	; (8001aec <HAL_MspInit+0x4c>)
 8001ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001abe:	607b      	str	r3, [r7, #4]
 8001ac0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	603b      	str	r3, [r7, #0]
 8001ac6:	4b09      	ldr	r3, [pc, #36]	; (8001aec <HAL_MspInit+0x4c>)
 8001ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aca:	4a08      	ldr	r2, [pc, #32]	; (8001aec <HAL_MspInit+0x4c>)
 8001acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ad0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ad2:	4b06      	ldr	r3, [pc, #24]	; (8001aec <HAL_MspInit+0x4c>)
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ada:	603b      	str	r3, [r7, #0]
 8001adc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ade:	bf00      	nop
 8001ae0:	370c      	adds	r7, #12
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	40023800 	.word	0x40023800

08001af0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b00:	d116      	bne.n	8001b30 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b02:	2300      	movs	r3, #0
 8001b04:	60fb      	str	r3, [r7, #12]
 8001b06:	4b16      	ldr	r3, [pc, #88]	; (8001b60 <HAL_TIM_Base_MspInit+0x70>)
 8001b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0a:	4a15      	ldr	r2, [pc, #84]	; (8001b60 <HAL_TIM_Base_MspInit+0x70>)
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	6413      	str	r3, [r2, #64]	; 0x40
 8001b12:	4b13      	ldr	r3, [pc, #76]	; (8001b60 <HAL_TIM_Base_MspInit+0x70>)
 8001b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	60fb      	str	r3, [r7, #12]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b1e:	2200      	movs	r2, #0
 8001b20:	2100      	movs	r1, #0
 8001b22:	201c      	movs	r0, #28
 8001b24:	f000 fb87 	bl	8002236 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b28:	201c      	movs	r0, #28
 8001b2a:	f000 fba0 	bl	800226e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001b2e:	e012      	b.n	8001b56 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM5)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a0b      	ldr	r2, [pc, #44]	; (8001b64 <HAL_TIM_Base_MspInit+0x74>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d10d      	bne.n	8001b56 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	60bb      	str	r3, [r7, #8]
 8001b3e:	4b08      	ldr	r3, [pc, #32]	; (8001b60 <HAL_TIM_Base_MspInit+0x70>)
 8001b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b42:	4a07      	ldr	r2, [pc, #28]	; (8001b60 <HAL_TIM_Base_MspInit+0x70>)
 8001b44:	f043 0308 	orr.w	r3, r3, #8
 8001b48:	6413      	str	r3, [r2, #64]	; 0x40
 8001b4a:	4b05      	ldr	r3, [pc, #20]	; (8001b60 <HAL_TIM_Base_MspInit+0x70>)
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4e:	f003 0308 	and.w	r3, r3, #8
 8001b52:	60bb      	str	r3, [r7, #8]
 8001b54:	68bb      	ldr	r3, [r7, #8]
}
 8001b56:	bf00      	nop
 8001b58:	3710      	adds	r7, #16
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	40023800 	.word	0x40023800
 8001b64:	40000c00 	.word	0x40000c00

08001b68 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b08c      	sub	sp, #48	; 0x30
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b70:	f107 031c 	add.w	r3, r7, #28
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]
 8001b7e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a32      	ldr	r2, [pc, #200]	; (8001c50 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d12c      	bne.n	8001be4 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	61bb      	str	r3, [r7, #24]
 8001b8e:	4b31      	ldr	r3, [pc, #196]	; (8001c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8001b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b92:	4a30      	ldr	r2, [pc, #192]	; (8001c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8001b94:	f043 0302 	orr.w	r3, r3, #2
 8001b98:	6413      	str	r3, [r2, #64]	; 0x40
 8001b9a:	4b2e      	ldr	r3, [pc, #184]	; (8001c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8001b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9e:	f003 0302 	and.w	r3, r3, #2
 8001ba2:	61bb      	str	r3, [r7, #24]
 8001ba4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	617b      	str	r3, [r7, #20]
 8001baa:	4b2a      	ldr	r3, [pc, #168]	; (8001c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bae:	4a29      	ldr	r2, [pc, #164]	; (8001c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8001bb0:	f043 0301 	orr.w	r3, r3, #1
 8001bb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bb6:	4b27      	ldr	r3, [pc, #156]	; (8001c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bba:	f003 0301 	and.w	r3, r3, #1
 8001bbe:	617b      	str	r3, [r7, #20]
 8001bc0:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001bc2:	23c0      	movs	r3, #192	; 0xc0
 8001bc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd6:	f107 031c 	add.w	r3, r7, #28
 8001bda:	4619      	mov	r1, r3
 8001bdc:	481e      	ldr	r0, [pc, #120]	; (8001c58 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001bde:	f000 fb61 	bl	80022a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001be2:	e031      	b.n	8001c48 <HAL_TIM_Encoder_MspInit+0xe0>
  else if(htim_encoder->Instance==TIM4)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a1c      	ldr	r2, [pc, #112]	; (8001c5c <HAL_TIM_Encoder_MspInit+0xf4>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d12c      	bne.n	8001c48 <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	613b      	str	r3, [r7, #16]
 8001bf2:	4b18      	ldr	r3, [pc, #96]	; (8001c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf6:	4a17      	ldr	r2, [pc, #92]	; (8001c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8001bf8:	f043 0304 	orr.w	r3, r3, #4
 8001bfc:	6413      	str	r3, [r2, #64]	; 0x40
 8001bfe:	4b15      	ldr	r3, [pc, #84]	; (8001c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8001c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c02:	f003 0304 	and.w	r3, r3, #4
 8001c06:	613b      	str	r3, [r7, #16]
 8001c08:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60fb      	str	r3, [r7, #12]
 8001c0e:	4b11      	ldr	r3, [pc, #68]	; (8001c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c12:	4a10      	ldr	r2, [pc, #64]	; (8001c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8001c14:	f043 0308 	orr.w	r3, r3, #8
 8001c18:	6313      	str	r3, [r2, #48]	; 0x30
 8001c1a:	4b0e      	ldr	r3, [pc, #56]	; (8001c54 <HAL_TIM_Encoder_MspInit+0xec>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1e:	f003 0308 	and.w	r3, r3, #8
 8001c22:	60fb      	str	r3, [r7, #12]
 8001c24:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001c26:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001c2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c30:	2300      	movs	r3, #0
 8001c32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c34:	2300      	movs	r3, #0
 8001c36:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001c38:	2302      	movs	r3, #2
 8001c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c3c:	f107 031c 	add.w	r3, r7, #28
 8001c40:	4619      	mov	r1, r3
 8001c42:	4807      	ldr	r0, [pc, #28]	; (8001c60 <HAL_TIM_Encoder_MspInit+0xf8>)
 8001c44:	f000 fb2e 	bl	80022a4 <HAL_GPIO_Init>
}
 8001c48:	bf00      	nop
 8001c4a:	3730      	adds	r7, #48	; 0x30
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	40000400 	.word	0x40000400
 8001c54:	40023800 	.word	0x40023800
 8001c58:	40020000 	.word	0x40020000
 8001c5c:	40000800 	.word	0x40000800
 8001c60:	40020c00 	.word	0x40020c00

08001c64 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b088      	sub	sp, #32
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6c:	f107 030c 	add.w	r3, r7, #12
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	60da      	str	r2, [r3, #12]
 8001c7a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a12      	ldr	r2, [pc, #72]	; (8001ccc <HAL_TIM_MspPostInit+0x68>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d11d      	bne.n	8001cc2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c86:	2300      	movs	r3, #0
 8001c88:	60bb      	str	r3, [r7, #8]
 8001c8a:	4b11      	ldr	r3, [pc, #68]	; (8001cd0 <HAL_TIM_MspPostInit+0x6c>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8e:	4a10      	ldr	r2, [pc, #64]	; (8001cd0 <HAL_TIM_MspPostInit+0x6c>)
 8001c90:	f043 0301 	orr.w	r3, r3, #1
 8001c94:	6313      	str	r3, [r2, #48]	; 0x30
 8001c96:	4b0e      	ldr	r3, [pc, #56]	; (8001cd0 <HAL_TIM_MspPostInit+0x6c>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9a:	f003 0301 	and.w	r3, r3, #1
 8001c9e:	60bb      	str	r3, [r7, #8]
 8001ca0:	68bb      	ldr	r3, [r7, #8]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001cb2:	2302      	movs	r3, #2
 8001cb4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb6:	f107 030c 	add.w	r3, r7, #12
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4805      	ldr	r0, [pc, #20]	; (8001cd4 <HAL_TIM_MspPostInit+0x70>)
 8001cbe:	f000 faf1 	bl	80022a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8001cc2:	bf00      	nop
 8001cc4:	3720      	adds	r7, #32
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40000c00 	.word	0x40000c00
 8001cd0:	40023800 	.word	0x40023800
 8001cd4:	40020000 	.word	0x40020000

08001cd8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b08a      	sub	sp, #40	; 0x28
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce0:	f107 0314 	add.w	r3, r7, #20
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
 8001ce8:	605a      	str	r2, [r3, #4]
 8001cea:	609a      	str	r2, [r3, #8]
 8001cec:	60da      	str	r2, [r3, #12]
 8001cee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a19      	ldr	r2, [pc, #100]	; (8001d5c <HAL_UART_MspInit+0x84>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d12c      	bne.n	8001d54 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	613b      	str	r3, [r7, #16]
 8001cfe:	4b18      	ldr	r3, [pc, #96]	; (8001d60 <HAL_UART_MspInit+0x88>)
 8001d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d02:	4a17      	ldr	r2, [pc, #92]	; (8001d60 <HAL_UART_MspInit+0x88>)
 8001d04:	f043 0310 	orr.w	r3, r3, #16
 8001d08:	6453      	str	r3, [r2, #68]	; 0x44
 8001d0a:	4b15      	ldr	r3, [pc, #84]	; (8001d60 <HAL_UART_MspInit+0x88>)
 8001d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d0e:	f003 0310 	and.w	r3, r3, #16
 8001d12:	613b      	str	r3, [r7, #16]
 8001d14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	60fb      	str	r3, [r7, #12]
 8001d1a:	4b11      	ldr	r3, [pc, #68]	; (8001d60 <HAL_UART_MspInit+0x88>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1e:	4a10      	ldr	r2, [pc, #64]	; (8001d60 <HAL_UART_MspInit+0x88>)
 8001d20:	f043 0301 	orr.w	r3, r3, #1
 8001d24:	6313      	str	r3, [r2, #48]	; 0x30
 8001d26:	4b0e      	ldr	r3, [pc, #56]	; (8001d60 <HAL_UART_MspInit+0x88>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2a:	f003 0301 	and.w	r3, r3, #1
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001d32:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001d36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d38:	2302      	movs	r3, #2
 8001d3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d40:	2303      	movs	r3, #3
 8001d42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d44:	2307      	movs	r3, #7
 8001d46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d48:	f107 0314 	add.w	r3, r7, #20
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4805      	ldr	r0, [pc, #20]	; (8001d64 <HAL_UART_MspInit+0x8c>)
 8001d50:	f000 faa8 	bl	80022a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001d54:	bf00      	nop
 8001d56:	3728      	adds	r7, #40	; 0x28
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	40011000 	.word	0x40011000
 8001d60:	40023800 	.word	0x40023800
 8001d64:	40020000 	.word	0x40020000

08001d68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d6c:	e7fe      	b.n	8001d6c <NMI_Handler+0x4>

08001d6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d72:	e7fe      	b.n	8001d72 <HardFault_Handler+0x4>

08001d74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d78:	e7fe      	b.n	8001d78 <MemManage_Handler+0x4>

08001d7a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d7e:	e7fe      	b.n	8001d7e <BusFault_Handler+0x4>

08001d80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d84:	e7fe      	b.n	8001d84 <UsageFault_Handler+0x4>

08001d86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d86:	b480      	push	{r7}
 8001d88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr

08001da2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001da2:	b480      	push	{r7}
 8001da4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001da6:	bf00      	nop
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001db4:	f000 f944 	bl	8002040 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001db8:	bf00      	nop
 8001dba:	bd80      	pop	{r7, pc}

08001dbc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001dc0:	4802      	ldr	r0, [pc, #8]	; (8001dcc <TIM2_IRQHandler+0x10>)
 8001dc2:	f001 fb93 	bl	80034ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001dc6:	bf00      	nop
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	200001f8 	.word	0x200001f8

08001dd0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
	return 1;
 8001dd4:	2301      	movs	r3, #1
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr

08001de0 <_kill>:

int _kill(int pid, int sig)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001dea:	f002 fe6d 	bl	8004ac8 <__errno>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2216      	movs	r2, #22
 8001df2:	601a      	str	r2, [r3, #0]
	return -1;
 8001df4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3708      	adds	r7, #8
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <_exit>:

void _exit (int status)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001e08:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f7ff ffe7 	bl	8001de0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001e12:	e7fe      	b.n	8001e12 <_exit+0x12>

08001e14 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b086      	sub	sp, #24
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e20:	2300      	movs	r3, #0
 8001e22:	617b      	str	r3, [r7, #20]
 8001e24:	e00a      	b.n	8001e3c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001e26:	f3af 8000 	nop.w
 8001e2a:	4601      	mov	r1, r0
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	1c5a      	adds	r2, r3, #1
 8001e30:	60ba      	str	r2, [r7, #8]
 8001e32:	b2ca      	uxtb	r2, r1
 8001e34:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	3301      	adds	r3, #1
 8001e3a:	617b      	str	r3, [r7, #20]
 8001e3c:	697a      	ldr	r2, [r7, #20]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	dbf0      	blt.n	8001e26 <_read+0x12>
	}

return len;
 8001e44:	687b      	ldr	r3, [r7, #4]
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3718      	adds	r7, #24
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <_close>:
	}
	return len;
}

int _close(int file)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	b083      	sub	sp, #12
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	6078      	str	r0, [r7, #4]
	return -1;
 8001e56:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	370c      	adds	r7, #12
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr

08001e66 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e66:	b480      	push	{r7}
 8001e68:	b083      	sub	sp, #12
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
 8001e6e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e76:	605a      	str	r2, [r3, #4]
	return 0;
 8001e78:	2300      	movs	r3, #0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr

08001e86 <_isatty>:

int _isatty(int file)
{
 8001e86:	b480      	push	{r7}
 8001e88:	b083      	sub	sp, #12
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
	return 1;
 8001e8e:	2301      	movs	r3, #1
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	370c      	adds	r7, #12
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr

08001e9c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b085      	sub	sp, #20
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	60f8      	str	r0, [r7, #12]
 8001ea4:	60b9      	str	r1, [r7, #8]
 8001ea6:	607a      	str	r2, [r7, #4]
	return 0;
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3714      	adds	r7, #20
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
	...

08001eb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b086      	sub	sp, #24
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ec0:	4a14      	ldr	r2, [pc, #80]	; (8001f14 <_sbrk+0x5c>)
 8001ec2:	4b15      	ldr	r3, [pc, #84]	; (8001f18 <_sbrk+0x60>)
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ecc:	4b13      	ldr	r3, [pc, #76]	; (8001f1c <_sbrk+0x64>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d102      	bne.n	8001eda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ed4:	4b11      	ldr	r3, [pc, #68]	; (8001f1c <_sbrk+0x64>)
 8001ed6:	4a12      	ldr	r2, [pc, #72]	; (8001f20 <_sbrk+0x68>)
 8001ed8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001eda:	4b10      	ldr	r3, [pc, #64]	; (8001f1c <_sbrk+0x64>)
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4413      	add	r3, r2
 8001ee2:	693a      	ldr	r2, [r7, #16]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d207      	bcs.n	8001ef8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ee8:	f002 fdee 	bl	8004ac8 <__errno>
 8001eec:	4603      	mov	r3, r0
 8001eee:	220c      	movs	r2, #12
 8001ef0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ef2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ef6:	e009      	b.n	8001f0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ef8:	4b08      	ldr	r3, [pc, #32]	; (8001f1c <_sbrk+0x64>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001efe:	4b07      	ldr	r3, [pc, #28]	; (8001f1c <_sbrk+0x64>)
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4413      	add	r3, r2
 8001f06:	4a05      	ldr	r2, [pc, #20]	; (8001f1c <_sbrk+0x64>)
 8001f08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3718      	adds	r7, #24
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	20020000 	.word	0x20020000
 8001f18:	00000400 	.word	0x00000400
 8001f1c:	20000420 	.word	0x20000420
 8001f20:	20000438 	.word	0x20000438

08001f24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f28:	4b06      	ldr	r3, [pc, #24]	; (8001f44 <SystemInit+0x20>)
 8001f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f2e:	4a05      	ldr	r2, [pc, #20]	; (8001f44 <SystemInit+0x20>)
 8001f30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f38:	bf00      	nop
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	e000ed00 	.word	0xe000ed00

08001f48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001f48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f80 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f4c:	480d      	ldr	r0, [pc, #52]	; (8001f84 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001f4e:	490e      	ldr	r1, [pc, #56]	; (8001f88 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001f50:	4a0e      	ldr	r2, [pc, #56]	; (8001f8c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f54:	e002      	b.n	8001f5c <LoopCopyDataInit>

08001f56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f5a:	3304      	adds	r3, #4

08001f5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f60:	d3f9      	bcc.n	8001f56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f62:	4a0b      	ldr	r2, [pc, #44]	; (8001f90 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f64:	4c0b      	ldr	r4, [pc, #44]	; (8001f94 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f68:	e001      	b.n	8001f6e <LoopFillZerobss>

08001f6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f6c:	3204      	adds	r2, #4

08001f6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f70:	d3fb      	bcc.n	8001f6a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001f72:	f7ff ffd7 	bl	8001f24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f76:	f002 fdad 	bl	8004ad4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f7a:	f7fe ffad 	bl	8000ed8 <main>
  bx  lr    
 8001f7e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001f80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f88:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001f8c:	080079ac 	.word	0x080079ac
  ldr r2, =_sbss
 8001f90:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001f94:	20000438 	.word	0x20000438

08001f98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f98:	e7fe      	b.n	8001f98 <ADC_IRQHandler>
	...

08001f9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fa0:	4b0e      	ldr	r3, [pc, #56]	; (8001fdc <HAL_Init+0x40>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a0d      	ldr	r2, [pc, #52]	; (8001fdc <HAL_Init+0x40>)
 8001fa6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001faa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fac:	4b0b      	ldr	r3, [pc, #44]	; (8001fdc <HAL_Init+0x40>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a0a      	ldr	r2, [pc, #40]	; (8001fdc <HAL_Init+0x40>)
 8001fb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fb6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fb8:	4b08      	ldr	r3, [pc, #32]	; (8001fdc <HAL_Init+0x40>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a07      	ldr	r2, [pc, #28]	; (8001fdc <HAL_Init+0x40>)
 8001fbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fc2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fc4:	2003      	movs	r0, #3
 8001fc6:	f000 f92b 	bl	8002220 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fca:	200f      	movs	r0, #15
 8001fcc:	f000 f808 	bl	8001fe0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fd0:	f7ff fd66 	bl	8001aa0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	40023c00 	.word	0x40023c00

08001fe0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fe8:	4b12      	ldr	r3, [pc, #72]	; (8002034 <HAL_InitTick+0x54>)
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	4b12      	ldr	r3, [pc, #72]	; (8002038 <HAL_InitTick+0x58>)
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ff6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ffa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ffe:	4618      	mov	r0, r3
 8002000:	f000 f943 	bl	800228a <HAL_SYSTICK_Config>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e00e      	b.n	800202c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2b0f      	cmp	r3, #15
 8002012:	d80a      	bhi.n	800202a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002014:	2200      	movs	r2, #0
 8002016:	6879      	ldr	r1, [r7, #4]
 8002018:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800201c:	f000 f90b 	bl	8002236 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002020:	4a06      	ldr	r2, [pc, #24]	; (800203c <HAL_InitTick+0x5c>)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002026:	2300      	movs	r3, #0
 8002028:	e000      	b.n	800202c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
}
 800202c:	4618      	mov	r0, r3
 800202e:	3708      	adds	r7, #8
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	20000000 	.word	0x20000000
 8002038:	20000008 	.word	0x20000008
 800203c:	20000004 	.word	0x20000004

08002040 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002044:	4b06      	ldr	r3, [pc, #24]	; (8002060 <HAL_IncTick+0x20>)
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	461a      	mov	r2, r3
 800204a:	4b06      	ldr	r3, [pc, #24]	; (8002064 <HAL_IncTick+0x24>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4413      	add	r3, r2
 8002050:	4a04      	ldr	r2, [pc, #16]	; (8002064 <HAL_IncTick+0x24>)
 8002052:	6013      	str	r3, [r2, #0]
}
 8002054:	bf00      	nop
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	20000008 	.word	0x20000008
 8002064:	20000424 	.word	0x20000424

08002068 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  return uwTick;
 800206c:	4b03      	ldr	r3, [pc, #12]	; (800207c <HAL_GetTick+0x14>)
 800206e:	681b      	ldr	r3, [r3, #0]
}
 8002070:	4618      	mov	r0, r3
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr
 800207a:	bf00      	nop
 800207c:	20000424 	.word	0x20000424

08002080 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002080:	b480      	push	{r7}
 8002082:	b085      	sub	sp, #20
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	f003 0307 	and.w	r3, r3, #7
 800208e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002090:	4b0c      	ldr	r3, [pc, #48]	; (80020c4 <__NVIC_SetPriorityGrouping+0x44>)
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002096:	68ba      	ldr	r2, [r7, #8]
 8002098:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800209c:	4013      	ands	r3, r2
 800209e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020b2:	4a04      	ldr	r2, [pc, #16]	; (80020c4 <__NVIC_SetPriorityGrouping+0x44>)
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	60d3      	str	r3, [r2, #12]
}
 80020b8:	bf00      	nop
 80020ba:	3714      	adds	r7, #20
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr
 80020c4:	e000ed00 	.word	0xe000ed00

080020c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020cc:	4b04      	ldr	r3, [pc, #16]	; (80020e0 <__NVIC_GetPriorityGrouping+0x18>)
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	0a1b      	lsrs	r3, r3, #8
 80020d2:	f003 0307 	and.w	r3, r3, #7
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr
 80020e0:	e000ed00 	.word	0xe000ed00

080020e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	4603      	mov	r3, r0
 80020ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	db0b      	blt.n	800210e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020f6:	79fb      	ldrb	r3, [r7, #7]
 80020f8:	f003 021f 	and.w	r2, r3, #31
 80020fc:	4907      	ldr	r1, [pc, #28]	; (800211c <__NVIC_EnableIRQ+0x38>)
 80020fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002102:	095b      	lsrs	r3, r3, #5
 8002104:	2001      	movs	r0, #1
 8002106:	fa00 f202 	lsl.w	r2, r0, r2
 800210a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800210e:	bf00      	nop
 8002110:	370c      	adds	r7, #12
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr
 800211a:	bf00      	nop
 800211c:	e000e100 	.word	0xe000e100

08002120 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	4603      	mov	r3, r0
 8002128:	6039      	str	r1, [r7, #0]
 800212a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800212c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002130:	2b00      	cmp	r3, #0
 8002132:	db0a      	blt.n	800214a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	b2da      	uxtb	r2, r3
 8002138:	490c      	ldr	r1, [pc, #48]	; (800216c <__NVIC_SetPriority+0x4c>)
 800213a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213e:	0112      	lsls	r2, r2, #4
 8002140:	b2d2      	uxtb	r2, r2
 8002142:	440b      	add	r3, r1
 8002144:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002148:	e00a      	b.n	8002160 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	b2da      	uxtb	r2, r3
 800214e:	4908      	ldr	r1, [pc, #32]	; (8002170 <__NVIC_SetPriority+0x50>)
 8002150:	79fb      	ldrb	r3, [r7, #7]
 8002152:	f003 030f 	and.w	r3, r3, #15
 8002156:	3b04      	subs	r3, #4
 8002158:	0112      	lsls	r2, r2, #4
 800215a:	b2d2      	uxtb	r2, r2
 800215c:	440b      	add	r3, r1
 800215e:	761a      	strb	r2, [r3, #24]
}
 8002160:	bf00      	nop
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr
 800216c:	e000e100 	.word	0xe000e100
 8002170:	e000ed00 	.word	0xe000ed00

08002174 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002174:	b480      	push	{r7}
 8002176:	b089      	sub	sp, #36	; 0x24
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f003 0307 	and.w	r3, r3, #7
 8002186:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	f1c3 0307 	rsb	r3, r3, #7
 800218e:	2b04      	cmp	r3, #4
 8002190:	bf28      	it	cs
 8002192:	2304      	movcs	r3, #4
 8002194:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	3304      	adds	r3, #4
 800219a:	2b06      	cmp	r3, #6
 800219c:	d902      	bls.n	80021a4 <NVIC_EncodePriority+0x30>
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	3b03      	subs	r3, #3
 80021a2:	e000      	b.n	80021a6 <NVIC_EncodePriority+0x32>
 80021a4:	2300      	movs	r3, #0
 80021a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80021ac:	69bb      	ldr	r3, [r7, #24]
 80021ae:	fa02 f303 	lsl.w	r3, r2, r3
 80021b2:	43da      	mvns	r2, r3
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	401a      	ands	r2, r3
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021bc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	fa01 f303 	lsl.w	r3, r1, r3
 80021c6:	43d9      	mvns	r1, r3
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021cc:	4313      	orrs	r3, r2
         );
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3724      	adds	r7, #36	; 0x24
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
	...

080021dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	3b01      	subs	r3, #1
 80021e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021ec:	d301      	bcc.n	80021f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021ee:	2301      	movs	r3, #1
 80021f0:	e00f      	b.n	8002212 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021f2:	4a0a      	ldr	r2, [pc, #40]	; (800221c <SysTick_Config+0x40>)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	3b01      	subs	r3, #1
 80021f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021fa:	210f      	movs	r1, #15
 80021fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002200:	f7ff ff8e 	bl	8002120 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002204:	4b05      	ldr	r3, [pc, #20]	; (800221c <SysTick_Config+0x40>)
 8002206:	2200      	movs	r2, #0
 8002208:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800220a:	4b04      	ldr	r3, [pc, #16]	; (800221c <SysTick_Config+0x40>)
 800220c:	2207      	movs	r2, #7
 800220e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	e000e010 	.word	0xe000e010

08002220 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	f7ff ff29 	bl	8002080 <__NVIC_SetPriorityGrouping>
}
 800222e:	bf00      	nop
 8002230:	3708      	adds	r7, #8
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}

08002236 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002236:	b580      	push	{r7, lr}
 8002238:	b086      	sub	sp, #24
 800223a:	af00      	add	r7, sp, #0
 800223c:	4603      	mov	r3, r0
 800223e:	60b9      	str	r1, [r7, #8]
 8002240:	607a      	str	r2, [r7, #4]
 8002242:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002244:	2300      	movs	r3, #0
 8002246:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002248:	f7ff ff3e 	bl	80020c8 <__NVIC_GetPriorityGrouping>
 800224c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	68b9      	ldr	r1, [r7, #8]
 8002252:	6978      	ldr	r0, [r7, #20]
 8002254:	f7ff ff8e 	bl	8002174 <NVIC_EncodePriority>
 8002258:	4602      	mov	r2, r0
 800225a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800225e:	4611      	mov	r1, r2
 8002260:	4618      	mov	r0, r3
 8002262:	f7ff ff5d 	bl	8002120 <__NVIC_SetPriority>
}
 8002266:	bf00      	nop
 8002268:	3718      	adds	r7, #24
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}

0800226e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800226e:	b580      	push	{r7, lr}
 8002270:	b082      	sub	sp, #8
 8002272:	af00      	add	r7, sp, #0
 8002274:	4603      	mov	r3, r0
 8002276:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800227c:	4618      	mov	r0, r3
 800227e:	f7ff ff31 	bl	80020e4 <__NVIC_EnableIRQ>
}
 8002282:	bf00      	nop
 8002284:	3708      	adds	r7, #8
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}

0800228a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	b082      	sub	sp, #8
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f7ff ffa2 	bl	80021dc <SysTick_Config>
 8002298:	4603      	mov	r3, r0
}
 800229a:	4618      	mov	r0, r3
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
	...

080022a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b089      	sub	sp, #36	; 0x24
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022ae:	2300      	movs	r3, #0
 80022b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022b2:	2300      	movs	r3, #0
 80022b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022b6:	2300      	movs	r3, #0
 80022b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022ba:	2300      	movs	r3, #0
 80022bc:	61fb      	str	r3, [r7, #28]
 80022be:	e16b      	b.n	8002598 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022c0:	2201      	movs	r2, #1
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	fa02 f303 	lsl.w	r3, r2, r3
 80022c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	697a      	ldr	r2, [r7, #20]
 80022d0:	4013      	ands	r3, r2
 80022d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	429a      	cmp	r2, r3
 80022da:	f040 815a 	bne.w	8002592 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f003 0303 	and.w	r3, r3, #3
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d005      	beq.n	80022f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d130      	bne.n	8002358 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	689b      	ldr	r3, [r3, #8]
 80022fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	2203      	movs	r2, #3
 8002302:	fa02 f303 	lsl.w	r3, r2, r3
 8002306:	43db      	mvns	r3, r3
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	4013      	ands	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	68da      	ldr	r2, [r3, #12]
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	fa02 f303 	lsl.w	r3, r2, r3
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	4313      	orrs	r3, r2
 800231e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	69ba      	ldr	r2, [r7, #24]
 8002324:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800232c:	2201      	movs	r2, #1
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	43db      	mvns	r3, r3
 8002336:	69ba      	ldr	r2, [r7, #24]
 8002338:	4013      	ands	r3, r2
 800233a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	091b      	lsrs	r3, r3, #4
 8002342:	f003 0201 	and.w	r2, r3, #1
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	4313      	orrs	r3, r2
 8002350:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	69ba      	ldr	r2, [r7, #24]
 8002356:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f003 0303 	and.w	r3, r3, #3
 8002360:	2b03      	cmp	r3, #3
 8002362:	d017      	beq.n	8002394 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	2203      	movs	r2, #3
 8002370:	fa02 f303 	lsl.w	r3, r2, r3
 8002374:	43db      	mvns	r3, r3
 8002376:	69ba      	ldr	r2, [r7, #24]
 8002378:	4013      	ands	r3, r2
 800237a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	005b      	lsls	r3, r3, #1
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	4313      	orrs	r3, r2
 800238c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	69ba      	ldr	r2, [r7, #24]
 8002392:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f003 0303 	and.w	r3, r3, #3
 800239c:	2b02      	cmp	r3, #2
 800239e:	d123      	bne.n	80023e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	08da      	lsrs	r2, r3, #3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	3208      	adds	r2, #8
 80023a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	f003 0307 	and.w	r3, r3, #7
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	220f      	movs	r2, #15
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	43db      	mvns	r3, r3
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	4013      	ands	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	691a      	ldr	r2, [r3, #16]
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	f003 0307 	and.w	r3, r3, #7
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	fa02 f303 	lsl.w	r3, r2, r3
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	08da      	lsrs	r2, r3, #3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	3208      	adds	r2, #8
 80023e2:	69b9      	ldr	r1, [r7, #24]
 80023e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	2203      	movs	r2, #3
 80023f4:	fa02 f303 	lsl.w	r3, r2, r3
 80023f8:	43db      	mvns	r3, r3
 80023fa:	69ba      	ldr	r2, [r7, #24]
 80023fc:	4013      	ands	r3, r2
 80023fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f003 0203 	and.w	r2, r3, #3
 8002408:	69fb      	ldr	r3, [r7, #28]
 800240a:	005b      	lsls	r3, r3, #1
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	4313      	orrs	r3, r2
 8002414:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	69ba      	ldr	r2, [r7, #24]
 800241a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002424:	2b00      	cmp	r3, #0
 8002426:	f000 80b4 	beq.w	8002592 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800242a:	2300      	movs	r3, #0
 800242c:	60fb      	str	r3, [r7, #12]
 800242e:	4b60      	ldr	r3, [pc, #384]	; (80025b0 <HAL_GPIO_Init+0x30c>)
 8002430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002432:	4a5f      	ldr	r2, [pc, #380]	; (80025b0 <HAL_GPIO_Init+0x30c>)
 8002434:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002438:	6453      	str	r3, [r2, #68]	; 0x44
 800243a:	4b5d      	ldr	r3, [pc, #372]	; (80025b0 <HAL_GPIO_Init+0x30c>)
 800243c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800243e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002442:	60fb      	str	r3, [r7, #12]
 8002444:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002446:	4a5b      	ldr	r2, [pc, #364]	; (80025b4 <HAL_GPIO_Init+0x310>)
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	089b      	lsrs	r3, r3, #2
 800244c:	3302      	adds	r3, #2
 800244e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002452:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002454:	69fb      	ldr	r3, [r7, #28]
 8002456:	f003 0303 	and.w	r3, r3, #3
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	220f      	movs	r2, #15
 800245e:	fa02 f303 	lsl.w	r3, r2, r3
 8002462:	43db      	mvns	r3, r3
 8002464:	69ba      	ldr	r2, [r7, #24]
 8002466:	4013      	ands	r3, r2
 8002468:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a52      	ldr	r2, [pc, #328]	; (80025b8 <HAL_GPIO_Init+0x314>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d02b      	beq.n	80024ca <HAL_GPIO_Init+0x226>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4a51      	ldr	r2, [pc, #324]	; (80025bc <HAL_GPIO_Init+0x318>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d025      	beq.n	80024c6 <HAL_GPIO_Init+0x222>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a50      	ldr	r2, [pc, #320]	; (80025c0 <HAL_GPIO_Init+0x31c>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d01f      	beq.n	80024c2 <HAL_GPIO_Init+0x21e>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a4f      	ldr	r2, [pc, #316]	; (80025c4 <HAL_GPIO_Init+0x320>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d019      	beq.n	80024be <HAL_GPIO_Init+0x21a>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a4e      	ldr	r2, [pc, #312]	; (80025c8 <HAL_GPIO_Init+0x324>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d013      	beq.n	80024ba <HAL_GPIO_Init+0x216>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a4d      	ldr	r2, [pc, #308]	; (80025cc <HAL_GPIO_Init+0x328>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d00d      	beq.n	80024b6 <HAL_GPIO_Init+0x212>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a4c      	ldr	r2, [pc, #304]	; (80025d0 <HAL_GPIO_Init+0x32c>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d007      	beq.n	80024b2 <HAL_GPIO_Init+0x20e>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4a4b      	ldr	r2, [pc, #300]	; (80025d4 <HAL_GPIO_Init+0x330>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d101      	bne.n	80024ae <HAL_GPIO_Init+0x20a>
 80024aa:	2307      	movs	r3, #7
 80024ac:	e00e      	b.n	80024cc <HAL_GPIO_Init+0x228>
 80024ae:	2308      	movs	r3, #8
 80024b0:	e00c      	b.n	80024cc <HAL_GPIO_Init+0x228>
 80024b2:	2306      	movs	r3, #6
 80024b4:	e00a      	b.n	80024cc <HAL_GPIO_Init+0x228>
 80024b6:	2305      	movs	r3, #5
 80024b8:	e008      	b.n	80024cc <HAL_GPIO_Init+0x228>
 80024ba:	2304      	movs	r3, #4
 80024bc:	e006      	b.n	80024cc <HAL_GPIO_Init+0x228>
 80024be:	2303      	movs	r3, #3
 80024c0:	e004      	b.n	80024cc <HAL_GPIO_Init+0x228>
 80024c2:	2302      	movs	r3, #2
 80024c4:	e002      	b.n	80024cc <HAL_GPIO_Init+0x228>
 80024c6:	2301      	movs	r3, #1
 80024c8:	e000      	b.n	80024cc <HAL_GPIO_Init+0x228>
 80024ca:	2300      	movs	r3, #0
 80024cc:	69fa      	ldr	r2, [r7, #28]
 80024ce:	f002 0203 	and.w	r2, r2, #3
 80024d2:	0092      	lsls	r2, r2, #2
 80024d4:	4093      	lsls	r3, r2
 80024d6:	69ba      	ldr	r2, [r7, #24]
 80024d8:	4313      	orrs	r3, r2
 80024da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024dc:	4935      	ldr	r1, [pc, #212]	; (80025b4 <HAL_GPIO_Init+0x310>)
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	089b      	lsrs	r3, r3, #2
 80024e2:	3302      	adds	r3, #2
 80024e4:	69ba      	ldr	r2, [r7, #24]
 80024e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024ea:	4b3b      	ldr	r3, [pc, #236]	; (80025d8 <HAL_GPIO_Init+0x334>)
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	43db      	mvns	r3, r3
 80024f4:	69ba      	ldr	r2, [r7, #24]
 80024f6:	4013      	ands	r3, r2
 80024f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d003      	beq.n	800250e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002506:	69ba      	ldr	r2, [r7, #24]
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	4313      	orrs	r3, r2
 800250c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800250e:	4a32      	ldr	r2, [pc, #200]	; (80025d8 <HAL_GPIO_Init+0x334>)
 8002510:	69bb      	ldr	r3, [r7, #24]
 8002512:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002514:	4b30      	ldr	r3, [pc, #192]	; (80025d8 <HAL_GPIO_Init+0x334>)
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	43db      	mvns	r3, r3
 800251e:	69ba      	ldr	r2, [r7, #24]
 8002520:	4013      	ands	r3, r2
 8002522:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800252c:	2b00      	cmp	r3, #0
 800252e:	d003      	beq.n	8002538 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002530:	69ba      	ldr	r2, [r7, #24]
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	4313      	orrs	r3, r2
 8002536:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002538:	4a27      	ldr	r2, [pc, #156]	; (80025d8 <HAL_GPIO_Init+0x334>)
 800253a:	69bb      	ldr	r3, [r7, #24]
 800253c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800253e:	4b26      	ldr	r3, [pc, #152]	; (80025d8 <HAL_GPIO_Init+0x334>)
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	43db      	mvns	r3, r3
 8002548:	69ba      	ldr	r2, [r7, #24]
 800254a:	4013      	ands	r3, r2
 800254c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d003      	beq.n	8002562 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800255a:	69ba      	ldr	r2, [r7, #24]
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	4313      	orrs	r3, r2
 8002560:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002562:	4a1d      	ldr	r2, [pc, #116]	; (80025d8 <HAL_GPIO_Init+0x334>)
 8002564:	69bb      	ldr	r3, [r7, #24]
 8002566:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002568:	4b1b      	ldr	r3, [pc, #108]	; (80025d8 <HAL_GPIO_Init+0x334>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	43db      	mvns	r3, r3
 8002572:	69ba      	ldr	r2, [r7, #24]
 8002574:	4013      	ands	r3, r2
 8002576:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002580:	2b00      	cmp	r3, #0
 8002582:	d003      	beq.n	800258c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002584:	69ba      	ldr	r2, [r7, #24]
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	4313      	orrs	r3, r2
 800258a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800258c:	4a12      	ldr	r2, [pc, #72]	; (80025d8 <HAL_GPIO_Init+0x334>)
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002592:	69fb      	ldr	r3, [r7, #28]
 8002594:	3301      	adds	r3, #1
 8002596:	61fb      	str	r3, [r7, #28]
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	2b0f      	cmp	r3, #15
 800259c:	f67f ae90 	bls.w	80022c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80025a0:	bf00      	nop
 80025a2:	bf00      	nop
 80025a4:	3724      	adds	r7, #36	; 0x24
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	40023800 	.word	0x40023800
 80025b4:	40013800 	.word	0x40013800
 80025b8:	40020000 	.word	0x40020000
 80025bc:	40020400 	.word	0x40020400
 80025c0:	40020800 	.word	0x40020800
 80025c4:	40020c00 	.word	0x40020c00
 80025c8:	40021000 	.word	0x40021000
 80025cc:	40021400 	.word	0x40021400
 80025d0:	40021800 	.word	0x40021800
 80025d4:	40021c00 	.word	0x40021c00
 80025d8:	40013c00 	.word	0x40013c00

080025dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	460b      	mov	r3, r1
 80025e6:	807b      	strh	r3, [r7, #2]
 80025e8:	4613      	mov	r3, r2
 80025ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025ec:	787b      	ldrb	r3, [r7, #1]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d003      	beq.n	80025fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025f2:	887a      	ldrh	r2, [r7, #2]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025f8:	e003      	b.n	8002602 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025fa:	887b      	ldrh	r3, [r7, #2]
 80025fc:	041a      	lsls	r2, r3, #16
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	619a      	str	r2, [r3, #24]
}
 8002602:	bf00      	nop
 8002604:	370c      	adds	r7, #12
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
	...

08002610 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b086      	sub	sp, #24
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d101      	bne.n	8002622 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e267      	b.n	8002af2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0301 	and.w	r3, r3, #1
 800262a:	2b00      	cmp	r3, #0
 800262c:	d075      	beq.n	800271a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800262e:	4b88      	ldr	r3, [pc, #544]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	f003 030c 	and.w	r3, r3, #12
 8002636:	2b04      	cmp	r3, #4
 8002638:	d00c      	beq.n	8002654 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800263a:	4b85      	ldr	r3, [pc, #532]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002642:	2b08      	cmp	r3, #8
 8002644:	d112      	bne.n	800266c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002646:	4b82      	ldr	r3, [pc, #520]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800264e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002652:	d10b      	bne.n	800266c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002654:	4b7e      	ldr	r3, [pc, #504]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800265c:	2b00      	cmp	r3, #0
 800265e:	d05b      	beq.n	8002718 <HAL_RCC_OscConfig+0x108>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d157      	bne.n	8002718 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e242      	b.n	8002af2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002674:	d106      	bne.n	8002684 <HAL_RCC_OscConfig+0x74>
 8002676:	4b76      	ldr	r3, [pc, #472]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a75      	ldr	r2, [pc, #468]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 800267c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002680:	6013      	str	r3, [r2, #0]
 8002682:	e01d      	b.n	80026c0 <HAL_RCC_OscConfig+0xb0>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800268c:	d10c      	bne.n	80026a8 <HAL_RCC_OscConfig+0x98>
 800268e:	4b70      	ldr	r3, [pc, #448]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a6f      	ldr	r2, [pc, #444]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 8002694:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002698:	6013      	str	r3, [r2, #0]
 800269a:	4b6d      	ldr	r3, [pc, #436]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a6c      	ldr	r2, [pc, #432]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 80026a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026a4:	6013      	str	r3, [r2, #0]
 80026a6:	e00b      	b.n	80026c0 <HAL_RCC_OscConfig+0xb0>
 80026a8:	4b69      	ldr	r3, [pc, #420]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a68      	ldr	r2, [pc, #416]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 80026ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026b2:	6013      	str	r3, [r2, #0]
 80026b4:	4b66      	ldr	r3, [pc, #408]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a65      	ldr	r2, [pc, #404]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 80026ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d013      	beq.n	80026f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026c8:	f7ff fcce 	bl	8002068 <HAL_GetTick>
 80026cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ce:	e008      	b.n	80026e2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026d0:	f7ff fcca 	bl	8002068 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b64      	cmp	r3, #100	; 0x64
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e207      	b.n	8002af2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026e2:	4b5b      	ldr	r3, [pc, #364]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d0f0      	beq.n	80026d0 <HAL_RCC_OscConfig+0xc0>
 80026ee:	e014      	b.n	800271a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026f0:	f7ff fcba 	bl	8002068 <HAL_GetTick>
 80026f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026f6:	e008      	b.n	800270a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026f8:	f7ff fcb6 	bl	8002068 <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	2b64      	cmp	r3, #100	; 0x64
 8002704:	d901      	bls.n	800270a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e1f3      	b.n	8002af2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800270a:	4b51      	ldr	r3, [pc, #324]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d1f0      	bne.n	80026f8 <HAL_RCC_OscConfig+0xe8>
 8002716:	e000      	b.n	800271a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002718:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d063      	beq.n	80027ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002726:	4b4a      	ldr	r3, [pc, #296]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	f003 030c 	and.w	r3, r3, #12
 800272e:	2b00      	cmp	r3, #0
 8002730:	d00b      	beq.n	800274a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002732:	4b47      	ldr	r3, [pc, #284]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800273a:	2b08      	cmp	r3, #8
 800273c:	d11c      	bne.n	8002778 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800273e:	4b44      	ldr	r3, [pc, #272]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d116      	bne.n	8002778 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800274a:	4b41      	ldr	r3, [pc, #260]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0302 	and.w	r3, r3, #2
 8002752:	2b00      	cmp	r3, #0
 8002754:	d005      	beq.n	8002762 <HAL_RCC_OscConfig+0x152>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d001      	beq.n	8002762 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e1c7      	b.n	8002af2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002762:	4b3b      	ldr	r3, [pc, #236]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	691b      	ldr	r3, [r3, #16]
 800276e:	00db      	lsls	r3, r3, #3
 8002770:	4937      	ldr	r1, [pc, #220]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 8002772:	4313      	orrs	r3, r2
 8002774:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002776:	e03a      	b.n	80027ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d020      	beq.n	80027c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002780:	4b34      	ldr	r3, [pc, #208]	; (8002854 <HAL_RCC_OscConfig+0x244>)
 8002782:	2201      	movs	r2, #1
 8002784:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002786:	f7ff fc6f 	bl	8002068 <HAL_GetTick>
 800278a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800278c:	e008      	b.n	80027a0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800278e:	f7ff fc6b 	bl	8002068 <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b02      	cmp	r3, #2
 800279a:	d901      	bls.n	80027a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e1a8      	b.n	8002af2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027a0:	4b2b      	ldr	r3, [pc, #172]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0302 	and.w	r3, r3, #2
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d0f0      	beq.n	800278e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ac:	4b28      	ldr	r3, [pc, #160]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	691b      	ldr	r3, [r3, #16]
 80027b8:	00db      	lsls	r3, r3, #3
 80027ba:	4925      	ldr	r1, [pc, #148]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 80027bc:	4313      	orrs	r3, r2
 80027be:	600b      	str	r3, [r1, #0]
 80027c0:	e015      	b.n	80027ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027c2:	4b24      	ldr	r3, [pc, #144]	; (8002854 <HAL_RCC_OscConfig+0x244>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c8:	f7ff fc4e 	bl	8002068 <HAL_GetTick>
 80027cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027ce:	e008      	b.n	80027e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027d0:	f7ff fc4a 	bl	8002068 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d901      	bls.n	80027e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e187      	b.n	8002af2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027e2:	4b1b      	ldr	r3, [pc, #108]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0302 	and.w	r3, r3, #2
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d1f0      	bne.n	80027d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0308 	and.w	r3, r3, #8
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d036      	beq.n	8002868 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	695b      	ldr	r3, [r3, #20]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d016      	beq.n	8002830 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002802:	4b15      	ldr	r3, [pc, #84]	; (8002858 <HAL_RCC_OscConfig+0x248>)
 8002804:	2201      	movs	r2, #1
 8002806:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002808:	f7ff fc2e 	bl	8002068 <HAL_GetTick>
 800280c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800280e:	e008      	b.n	8002822 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002810:	f7ff fc2a 	bl	8002068 <HAL_GetTick>
 8002814:	4602      	mov	r2, r0
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	2b02      	cmp	r3, #2
 800281c:	d901      	bls.n	8002822 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e167      	b.n	8002af2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002822:	4b0b      	ldr	r3, [pc, #44]	; (8002850 <HAL_RCC_OscConfig+0x240>)
 8002824:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002826:	f003 0302 	and.w	r3, r3, #2
 800282a:	2b00      	cmp	r3, #0
 800282c:	d0f0      	beq.n	8002810 <HAL_RCC_OscConfig+0x200>
 800282e:	e01b      	b.n	8002868 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002830:	4b09      	ldr	r3, [pc, #36]	; (8002858 <HAL_RCC_OscConfig+0x248>)
 8002832:	2200      	movs	r2, #0
 8002834:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002836:	f7ff fc17 	bl	8002068 <HAL_GetTick>
 800283a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800283c:	e00e      	b.n	800285c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800283e:	f7ff fc13 	bl	8002068 <HAL_GetTick>
 8002842:	4602      	mov	r2, r0
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	2b02      	cmp	r3, #2
 800284a:	d907      	bls.n	800285c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800284c:	2303      	movs	r3, #3
 800284e:	e150      	b.n	8002af2 <HAL_RCC_OscConfig+0x4e2>
 8002850:	40023800 	.word	0x40023800
 8002854:	42470000 	.word	0x42470000
 8002858:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800285c:	4b88      	ldr	r3, [pc, #544]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 800285e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002860:	f003 0302 	and.w	r3, r3, #2
 8002864:	2b00      	cmp	r3, #0
 8002866:	d1ea      	bne.n	800283e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0304 	and.w	r3, r3, #4
 8002870:	2b00      	cmp	r3, #0
 8002872:	f000 8097 	beq.w	80029a4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002876:	2300      	movs	r3, #0
 8002878:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800287a:	4b81      	ldr	r3, [pc, #516]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 800287c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002882:	2b00      	cmp	r3, #0
 8002884:	d10f      	bne.n	80028a6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002886:	2300      	movs	r3, #0
 8002888:	60bb      	str	r3, [r7, #8]
 800288a:	4b7d      	ldr	r3, [pc, #500]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 800288c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288e:	4a7c      	ldr	r2, [pc, #496]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 8002890:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002894:	6413      	str	r3, [r2, #64]	; 0x40
 8002896:	4b7a      	ldr	r3, [pc, #488]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 8002898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800289e:	60bb      	str	r3, [r7, #8]
 80028a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028a2:	2301      	movs	r3, #1
 80028a4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028a6:	4b77      	ldr	r3, [pc, #476]	; (8002a84 <HAL_RCC_OscConfig+0x474>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d118      	bne.n	80028e4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028b2:	4b74      	ldr	r3, [pc, #464]	; (8002a84 <HAL_RCC_OscConfig+0x474>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a73      	ldr	r2, [pc, #460]	; (8002a84 <HAL_RCC_OscConfig+0x474>)
 80028b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028be:	f7ff fbd3 	bl	8002068 <HAL_GetTick>
 80028c2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028c4:	e008      	b.n	80028d8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028c6:	f7ff fbcf 	bl	8002068 <HAL_GetTick>
 80028ca:	4602      	mov	r2, r0
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d901      	bls.n	80028d8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80028d4:	2303      	movs	r3, #3
 80028d6:	e10c      	b.n	8002af2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028d8:	4b6a      	ldr	r3, [pc, #424]	; (8002a84 <HAL_RCC_OscConfig+0x474>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d0f0      	beq.n	80028c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d106      	bne.n	80028fa <HAL_RCC_OscConfig+0x2ea>
 80028ec:	4b64      	ldr	r3, [pc, #400]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 80028ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028f0:	4a63      	ldr	r2, [pc, #396]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 80028f2:	f043 0301 	orr.w	r3, r3, #1
 80028f6:	6713      	str	r3, [r2, #112]	; 0x70
 80028f8:	e01c      	b.n	8002934 <HAL_RCC_OscConfig+0x324>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	2b05      	cmp	r3, #5
 8002900:	d10c      	bne.n	800291c <HAL_RCC_OscConfig+0x30c>
 8002902:	4b5f      	ldr	r3, [pc, #380]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 8002904:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002906:	4a5e      	ldr	r2, [pc, #376]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 8002908:	f043 0304 	orr.w	r3, r3, #4
 800290c:	6713      	str	r3, [r2, #112]	; 0x70
 800290e:	4b5c      	ldr	r3, [pc, #368]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 8002910:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002912:	4a5b      	ldr	r2, [pc, #364]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 8002914:	f043 0301 	orr.w	r3, r3, #1
 8002918:	6713      	str	r3, [r2, #112]	; 0x70
 800291a:	e00b      	b.n	8002934 <HAL_RCC_OscConfig+0x324>
 800291c:	4b58      	ldr	r3, [pc, #352]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 800291e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002920:	4a57      	ldr	r2, [pc, #348]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 8002922:	f023 0301 	bic.w	r3, r3, #1
 8002926:	6713      	str	r3, [r2, #112]	; 0x70
 8002928:	4b55      	ldr	r3, [pc, #340]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 800292a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800292c:	4a54      	ldr	r2, [pc, #336]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 800292e:	f023 0304 	bic.w	r3, r3, #4
 8002932:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d015      	beq.n	8002968 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800293c:	f7ff fb94 	bl	8002068 <HAL_GetTick>
 8002940:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002942:	e00a      	b.n	800295a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002944:	f7ff fb90 	bl	8002068 <HAL_GetTick>
 8002948:	4602      	mov	r2, r0
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002952:	4293      	cmp	r3, r2
 8002954:	d901      	bls.n	800295a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002956:	2303      	movs	r3, #3
 8002958:	e0cb      	b.n	8002af2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800295a:	4b49      	ldr	r3, [pc, #292]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 800295c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	2b00      	cmp	r3, #0
 8002964:	d0ee      	beq.n	8002944 <HAL_RCC_OscConfig+0x334>
 8002966:	e014      	b.n	8002992 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002968:	f7ff fb7e 	bl	8002068 <HAL_GetTick>
 800296c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800296e:	e00a      	b.n	8002986 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002970:	f7ff fb7a 	bl	8002068 <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	f241 3288 	movw	r2, #5000	; 0x1388
 800297e:	4293      	cmp	r3, r2
 8002980:	d901      	bls.n	8002986 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e0b5      	b.n	8002af2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002986:	4b3e      	ldr	r3, [pc, #248]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 8002988:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800298a:	f003 0302 	and.w	r3, r3, #2
 800298e:	2b00      	cmp	r3, #0
 8002990:	d1ee      	bne.n	8002970 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002992:	7dfb      	ldrb	r3, [r7, #23]
 8002994:	2b01      	cmp	r3, #1
 8002996:	d105      	bne.n	80029a4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002998:	4b39      	ldr	r3, [pc, #228]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 800299a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299c:	4a38      	ldr	r2, [pc, #224]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 800299e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029a2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	699b      	ldr	r3, [r3, #24]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	f000 80a1 	beq.w	8002af0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029ae:	4b34      	ldr	r3, [pc, #208]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	f003 030c 	and.w	r3, r3, #12
 80029b6:	2b08      	cmp	r3, #8
 80029b8:	d05c      	beq.n	8002a74 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d141      	bne.n	8002a46 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029c2:	4b31      	ldr	r3, [pc, #196]	; (8002a88 <HAL_RCC_OscConfig+0x478>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c8:	f7ff fb4e 	bl	8002068 <HAL_GetTick>
 80029cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029ce:	e008      	b.n	80029e2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029d0:	f7ff fb4a 	bl	8002068 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d901      	bls.n	80029e2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e087      	b.n	8002af2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029e2:	4b27      	ldr	r3, [pc, #156]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d1f0      	bne.n	80029d0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	69da      	ldr	r2, [r3, #28]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6a1b      	ldr	r3, [r3, #32]
 80029f6:	431a      	orrs	r2, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029fc:	019b      	lsls	r3, r3, #6
 80029fe:	431a      	orrs	r2, r3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a04:	085b      	lsrs	r3, r3, #1
 8002a06:	3b01      	subs	r3, #1
 8002a08:	041b      	lsls	r3, r3, #16
 8002a0a:	431a      	orrs	r2, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a10:	061b      	lsls	r3, r3, #24
 8002a12:	491b      	ldr	r1, [pc, #108]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 8002a14:	4313      	orrs	r3, r2
 8002a16:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a18:	4b1b      	ldr	r3, [pc, #108]	; (8002a88 <HAL_RCC_OscConfig+0x478>)
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a1e:	f7ff fb23 	bl	8002068 <HAL_GetTick>
 8002a22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a24:	e008      	b.n	8002a38 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a26:	f7ff fb1f 	bl	8002068 <HAL_GetTick>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d901      	bls.n	8002a38 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e05c      	b.n	8002af2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a38:	4b11      	ldr	r3, [pc, #68]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d0f0      	beq.n	8002a26 <HAL_RCC_OscConfig+0x416>
 8002a44:	e054      	b.n	8002af0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a46:	4b10      	ldr	r3, [pc, #64]	; (8002a88 <HAL_RCC_OscConfig+0x478>)
 8002a48:	2200      	movs	r2, #0
 8002a4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a4c:	f7ff fb0c 	bl	8002068 <HAL_GetTick>
 8002a50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a52:	e008      	b.n	8002a66 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a54:	f7ff fb08 	bl	8002068 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e045      	b.n	8002af2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a66:	4b06      	ldr	r3, [pc, #24]	; (8002a80 <HAL_RCC_OscConfig+0x470>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d1f0      	bne.n	8002a54 <HAL_RCC_OscConfig+0x444>
 8002a72:	e03d      	b.n	8002af0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	699b      	ldr	r3, [r3, #24]
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d107      	bne.n	8002a8c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e038      	b.n	8002af2 <HAL_RCC_OscConfig+0x4e2>
 8002a80:	40023800 	.word	0x40023800
 8002a84:	40007000 	.word	0x40007000
 8002a88:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a8c:	4b1b      	ldr	r3, [pc, #108]	; (8002afc <HAL_RCC_OscConfig+0x4ec>)
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	699b      	ldr	r3, [r3, #24]
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d028      	beq.n	8002aec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d121      	bne.n	8002aec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d11a      	bne.n	8002aec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ab6:	68fa      	ldr	r2, [r7, #12]
 8002ab8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002abc:	4013      	ands	r3, r2
 8002abe:	687a      	ldr	r2, [r7, #4]
 8002ac0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002ac2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d111      	bne.n	8002aec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ad2:	085b      	lsrs	r3, r3, #1
 8002ad4:	3b01      	subs	r3, #1
 8002ad6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d107      	bne.n	8002aec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d001      	beq.n	8002af0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e000      	b.n	8002af2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3718      	adds	r7, #24
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	40023800 	.word	0x40023800

08002b00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d101      	bne.n	8002b14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e0cc      	b.n	8002cae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b14:	4b68      	ldr	r3, [pc, #416]	; (8002cb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0307 	and.w	r3, r3, #7
 8002b1c:	683a      	ldr	r2, [r7, #0]
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d90c      	bls.n	8002b3c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b22:	4b65      	ldr	r3, [pc, #404]	; (8002cb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b24:	683a      	ldr	r2, [r7, #0]
 8002b26:	b2d2      	uxtb	r2, r2
 8002b28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b2a:	4b63      	ldr	r3, [pc, #396]	; (8002cb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0307 	and.w	r3, r3, #7
 8002b32:	683a      	ldr	r2, [r7, #0]
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d001      	beq.n	8002b3c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e0b8      	b.n	8002cae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0302 	and.w	r3, r3, #2
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d020      	beq.n	8002b8a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0304 	and.w	r3, r3, #4
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d005      	beq.n	8002b60 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b54:	4b59      	ldr	r3, [pc, #356]	; (8002cbc <HAL_RCC_ClockConfig+0x1bc>)
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	4a58      	ldr	r2, [pc, #352]	; (8002cbc <HAL_RCC_ClockConfig+0x1bc>)
 8002b5a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002b5e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0308 	and.w	r3, r3, #8
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d005      	beq.n	8002b78 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b6c:	4b53      	ldr	r3, [pc, #332]	; (8002cbc <HAL_RCC_ClockConfig+0x1bc>)
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	4a52      	ldr	r2, [pc, #328]	; (8002cbc <HAL_RCC_ClockConfig+0x1bc>)
 8002b72:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002b76:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b78:	4b50      	ldr	r3, [pc, #320]	; (8002cbc <HAL_RCC_ClockConfig+0x1bc>)
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	494d      	ldr	r1, [pc, #308]	; (8002cbc <HAL_RCC_ClockConfig+0x1bc>)
 8002b86:	4313      	orrs	r3, r2
 8002b88:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0301 	and.w	r3, r3, #1
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d044      	beq.n	8002c20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d107      	bne.n	8002bae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b9e:	4b47      	ldr	r3, [pc, #284]	; (8002cbc <HAL_RCC_ClockConfig+0x1bc>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d119      	bne.n	8002bde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e07f      	b.n	8002cae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d003      	beq.n	8002bbe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bba:	2b03      	cmp	r3, #3
 8002bbc:	d107      	bne.n	8002bce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bbe:	4b3f      	ldr	r3, [pc, #252]	; (8002cbc <HAL_RCC_ClockConfig+0x1bc>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d109      	bne.n	8002bde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e06f      	b.n	8002cae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bce:	4b3b      	ldr	r3, [pc, #236]	; (8002cbc <HAL_RCC_ClockConfig+0x1bc>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0302 	and.w	r3, r3, #2
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d101      	bne.n	8002bde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e067      	b.n	8002cae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bde:	4b37      	ldr	r3, [pc, #220]	; (8002cbc <HAL_RCC_ClockConfig+0x1bc>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	f023 0203 	bic.w	r2, r3, #3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	4934      	ldr	r1, [pc, #208]	; (8002cbc <HAL_RCC_ClockConfig+0x1bc>)
 8002bec:	4313      	orrs	r3, r2
 8002bee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bf0:	f7ff fa3a 	bl	8002068 <HAL_GetTick>
 8002bf4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bf6:	e00a      	b.n	8002c0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bf8:	f7ff fa36 	bl	8002068 <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e04f      	b.n	8002cae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c0e:	4b2b      	ldr	r3, [pc, #172]	; (8002cbc <HAL_RCC_ClockConfig+0x1bc>)
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	f003 020c 	and.w	r2, r3, #12
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d1eb      	bne.n	8002bf8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c20:	4b25      	ldr	r3, [pc, #148]	; (8002cb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0307 	and.w	r3, r3, #7
 8002c28:	683a      	ldr	r2, [r7, #0]
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d20c      	bcs.n	8002c48 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c2e:	4b22      	ldr	r3, [pc, #136]	; (8002cb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002c30:	683a      	ldr	r2, [r7, #0]
 8002c32:	b2d2      	uxtb	r2, r2
 8002c34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c36:	4b20      	ldr	r3, [pc, #128]	; (8002cb8 <HAL_RCC_ClockConfig+0x1b8>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0307 	and.w	r3, r3, #7
 8002c3e:	683a      	ldr	r2, [r7, #0]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d001      	beq.n	8002c48 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e032      	b.n	8002cae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 0304 	and.w	r3, r3, #4
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d008      	beq.n	8002c66 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c54:	4b19      	ldr	r3, [pc, #100]	; (8002cbc <HAL_RCC_ClockConfig+0x1bc>)
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	4916      	ldr	r1, [pc, #88]	; (8002cbc <HAL_RCC_ClockConfig+0x1bc>)
 8002c62:	4313      	orrs	r3, r2
 8002c64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0308 	and.w	r3, r3, #8
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d009      	beq.n	8002c86 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c72:	4b12      	ldr	r3, [pc, #72]	; (8002cbc <HAL_RCC_ClockConfig+0x1bc>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	691b      	ldr	r3, [r3, #16]
 8002c7e:	00db      	lsls	r3, r3, #3
 8002c80:	490e      	ldr	r1, [pc, #56]	; (8002cbc <HAL_RCC_ClockConfig+0x1bc>)
 8002c82:	4313      	orrs	r3, r2
 8002c84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002c86:	f000 f821 	bl	8002ccc <HAL_RCC_GetSysClockFreq>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	4b0b      	ldr	r3, [pc, #44]	; (8002cbc <HAL_RCC_ClockConfig+0x1bc>)
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	091b      	lsrs	r3, r3, #4
 8002c92:	f003 030f 	and.w	r3, r3, #15
 8002c96:	490a      	ldr	r1, [pc, #40]	; (8002cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c98:	5ccb      	ldrb	r3, [r1, r3]
 8002c9a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c9e:	4a09      	ldr	r2, [pc, #36]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ca0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002ca2:	4b09      	ldr	r3, [pc, #36]	; (8002cc8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f7ff f99a 	bl	8001fe0 <HAL_InitTick>

  return HAL_OK;
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3710      	adds	r7, #16
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	40023c00 	.word	0x40023c00
 8002cbc:	40023800 	.word	0x40023800
 8002cc0:	080075a8 	.word	0x080075a8
 8002cc4:	20000000 	.word	0x20000000
 8002cc8:	20000004 	.word	0x20000004

08002ccc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ccc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cd0:	b090      	sub	sp, #64	; 0x40
 8002cd2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	637b      	str	r3, [r7, #52]	; 0x34
 8002cd8:	2300      	movs	r3, #0
 8002cda:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002cdc:	2300      	movs	r3, #0
 8002cde:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ce4:	4b59      	ldr	r3, [pc, #356]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x180>)
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	f003 030c 	and.w	r3, r3, #12
 8002cec:	2b08      	cmp	r3, #8
 8002cee:	d00d      	beq.n	8002d0c <HAL_RCC_GetSysClockFreq+0x40>
 8002cf0:	2b08      	cmp	r3, #8
 8002cf2:	f200 80a1 	bhi.w	8002e38 <HAL_RCC_GetSysClockFreq+0x16c>
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d002      	beq.n	8002d00 <HAL_RCC_GetSysClockFreq+0x34>
 8002cfa:	2b04      	cmp	r3, #4
 8002cfc:	d003      	beq.n	8002d06 <HAL_RCC_GetSysClockFreq+0x3a>
 8002cfe:	e09b      	b.n	8002e38 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d00:	4b53      	ldr	r3, [pc, #332]	; (8002e50 <HAL_RCC_GetSysClockFreq+0x184>)
 8002d02:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002d04:	e09b      	b.n	8002e3e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d06:	4b53      	ldr	r3, [pc, #332]	; (8002e54 <HAL_RCC_GetSysClockFreq+0x188>)
 8002d08:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002d0a:	e098      	b.n	8002e3e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d0c:	4b4f      	ldr	r3, [pc, #316]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x180>)
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002d14:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d16:	4b4d      	ldr	r3, [pc, #308]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x180>)
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d028      	beq.n	8002d74 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d22:	4b4a      	ldr	r3, [pc, #296]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x180>)
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	099b      	lsrs	r3, r3, #6
 8002d28:	2200      	movs	r2, #0
 8002d2a:	623b      	str	r3, [r7, #32]
 8002d2c:	627a      	str	r2, [r7, #36]	; 0x24
 8002d2e:	6a3b      	ldr	r3, [r7, #32]
 8002d30:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002d34:	2100      	movs	r1, #0
 8002d36:	4b47      	ldr	r3, [pc, #284]	; (8002e54 <HAL_RCC_GetSysClockFreq+0x188>)
 8002d38:	fb03 f201 	mul.w	r2, r3, r1
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	fb00 f303 	mul.w	r3, r0, r3
 8002d42:	4413      	add	r3, r2
 8002d44:	4a43      	ldr	r2, [pc, #268]	; (8002e54 <HAL_RCC_GetSysClockFreq+0x188>)
 8002d46:	fba0 1202 	umull	r1, r2, r0, r2
 8002d4a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002d4c:	460a      	mov	r2, r1
 8002d4e:	62ba      	str	r2, [r7, #40]	; 0x28
 8002d50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d52:	4413      	add	r3, r2
 8002d54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d58:	2200      	movs	r2, #0
 8002d5a:	61bb      	str	r3, [r7, #24]
 8002d5c:	61fa      	str	r2, [r7, #28]
 8002d5e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d62:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002d66:	f7fd ff1f 	bl	8000ba8 <__aeabi_uldivmod>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	460b      	mov	r3, r1
 8002d6e:	4613      	mov	r3, r2
 8002d70:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d72:	e053      	b.n	8002e1c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d74:	4b35      	ldr	r3, [pc, #212]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x180>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	099b      	lsrs	r3, r3, #6
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	613b      	str	r3, [r7, #16]
 8002d7e:	617a      	str	r2, [r7, #20]
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002d86:	f04f 0b00 	mov.w	fp, #0
 8002d8a:	4652      	mov	r2, sl
 8002d8c:	465b      	mov	r3, fp
 8002d8e:	f04f 0000 	mov.w	r0, #0
 8002d92:	f04f 0100 	mov.w	r1, #0
 8002d96:	0159      	lsls	r1, r3, #5
 8002d98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d9c:	0150      	lsls	r0, r2, #5
 8002d9e:	4602      	mov	r2, r0
 8002da0:	460b      	mov	r3, r1
 8002da2:	ebb2 080a 	subs.w	r8, r2, sl
 8002da6:	eb63 090b 	sbc.w	r9, r3, fp
 8002daa:	f04f 0200 	mov.w	r2, #0
 8002dae:	f04f 0300 	mov.w	r3, #0
 8002db2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002db6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002dba:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002dbe:	ebb2 0408 	subs.w	r4, r2, r8
 8002dc2:	eb63 0509 	sbc.w	r5, r3, r9
 8002dc6:	f04f 0200 	mov.w	r2, #0
 8002dca:	f04f 0300 	mov.w	r3, #0
 8002dce:	00eb      	lsls	r3, r5, #3
 8002dd0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002dd4:	00e2      	lsls	r2, r4, #3
 8002dd6:	4614      	mov	r4, r2
 8002dd8:	461d      	mov	r5, r3
 8002dda:	eb14 030a 	adds.w	r3, r4, sl
 8002dde:	603b      	str	r3, [r7, #0]
 8002de0:	eb45 030b 	adc.w	r3, r5, fp
 8002de4:	607b      	str	r3, [r7, #4]
 8002de6:	f04f 0200 	mov.w	r2, #0
 8002dea:	f04f 0300 	mov.w	r3, #0
 8002dee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002df2:	4629      	mov	r1, r5
 8002df4:	028b      	lsls	r3, r1, #10
 8002df6:	4621      	mov	r1, r4
 8002df8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002dfc:	4621      	mov	r1, r4
 8002dfe:	028a      	lsls	r2, r1, #10
 8002e00:	4610      	mov	r0, r2
 8002e02:	4619      	mov	r1, r3
 8002e04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e06:	2200      	movs	r2, #0
 8002e08:	60bb      	str	r3, [r7, #8]
 8002e0a:	60fa      	str	r2, [r7, #12]
 8002e0c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e10:	f7fd feca 	bl	8000ba8 <__aeabi_uldivmod>
 8002e14:	4602      	mov	r2, r0
 8002e16:	460b      	mov	r3, r1
 8002e18:	4613      	mov	r3, r2
 8002e1a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002e1c:	4b0b      	ldr	r3, [pc, #44]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x180>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	0c1b      	lsrs	r3, r3, #16
 8002e22:	f003 0303 	and.w	r3, r3, #3
 8002e26:	3301      	adds	r3, #1
 8002e28:	005b      	lsls	r3, r3, #1
 8002e2a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002e2c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e34:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002e36:	e002      	b.n	8002e3e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e38:	4b05      	ldr	r3, [pc, #20]	; (8002e50 <HAL_RCC_GetSysClockFreq+0x184>)
 8002e3a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002e3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3740      	adds	r7, #64	; 0x40
 8002e44:	46bd      	mov	sp, r7
 8002e46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e4a:	bf00      	nop
 8002e4c:	40023800 	.word	0x40023800
 8002e50:	00f42400 	.word	0x00f42400
 8002e54:	017d7840 	.word	0x017d7840

08002e58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e5c:	4b03      	ldr	r3, [pc, #12]	; (8002e6c <HAL_RCC_GetHCLKFreq+0x14>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	20000000 	.word	0x20000000

08002e70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002e74:	f7ff fff0 	bl	8002e58 <HAL_RCC_GetHCLKFreq>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	4b05      	ldr	r3, [pc, #20]	; (8002e90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	0a9b      	lsrs	r3, r3, #10
 8002e80:	f003 0307 	and.w	r3, r3, #7
 8002e84:	4903      	ldr	r1, [pc, #12]	; (8002e94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e86:	5ccb      	ldrb	r3, [r1, r3]
 8002e88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	40023800 	.word	0x40023800
 8002e94:	080075b8 	.word	0x080075b8

08002e98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002e9c:	f7ff ffdc 	bl	8002e58 <HAL_RCC_GetHCLKFreq>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	4b05      	ldr	r3, [pc, #20]	; (8002eb8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	0b5b      	lsrs	r3, r3, #13
 8002ea8:	f003 0307 	and.w	r3, r3, #7
 8002eac:	4903      	ldr	r1, [pc, #12]	; (8002ebc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002eae:	5ccb      	ldrb	r3, [r1, r3]
 8002eb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	40023800 	.word	0x40023800
 8002ebc:	080075b8 	.word	0x080075b8

08002ec0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d101      	bne.n	8002ed2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e041      	b.n	8002f56 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d106      	bne.n	8002eec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f7fe fe02 	bl	8001af0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2202      	movs	r2, #2
 8002ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	3304      	adds	r3, #4
 8002efc:	4619      	mov	r1, r3
 8002efe:	4610      	mov	r0, r2
 8002f00:	f000 fdf0 	bl	8003ae4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2201      	movs	r2, #1
 8002f08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2201      	movs	r2, #1
 8002f28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2201      	movs	r2, #1
 8002f30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2201      	movs	r2, #1
 8002f38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2201      	movs	r2, #1
 8002f48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2201      	movs	r2, #1
 8002f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f54:	2300      	movs	r3, #0
}
 8002f56:	4618      	mov	r0, r3
 8002f58:	3708      	adds	r7, #8
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}
	...

08002f60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b085      	sub	sp, #20
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d001      	beq.n	8002f78 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e04e      	b.n	8003016 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2202      	movs	r2, #2
 8002f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	68da      	ldr	r2, [r3, #12]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f042 0201 	orr.w	r2, r2, #1
 8002f8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a23      	ldr	r2, [pc, #140]	; (8003024 <HAL_TIM_Base_Start_IT+0xc4>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d022      	beq.n	8002fe0 <HAL_TIM_Base_Start_IT+0x80>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fa2:	d01d      	beq.n	8002fe0 <HAL_TIM_Base_Start_IT+0x80>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a1f      	ldr	r2, [pc, #124]	; (8003028 <HAL_TIM_Base_Start_IT+0xc8>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d018      	beq.n	8002fe0 <HAL_TIM_Base_Start_IT+0x80>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a1e      	ldr	r2, [pc, #120]	; (800302c <HAL_TIM_Base_Start_IT+0xcc>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d013      	beq.n	8002fe0 <HAL_TIM_Base_Start_IT+0x80>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a1c      	ldr	r2, [pc, #112]	; (8003030 <HAL_TIM_Base_Start_IT+0xd0>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d00e      	beq.n	8002fe0 <HAL_TIM_Base_Start_IT+0x80>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a1b      	ldr	r2, [pc, #108]	; (8003034 <HAL_TIM_Base_Start_IT+0xd4>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d009      	beq.n	8002fe0 <HAL_TIM_Base_Start_IT+0x80>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a19      	ldr	r2, [pc, #100]	; (8003038 <HAL_TIM_Base_Start_IT+0xd8>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d004      	beq.n	8002fe0 <HAL_TIM_Base_Start_IT+0x80>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a18      	ldr	r2, [pc, #96]	; (800303c <HAL_TIM_Base_Start_IT+0xdc>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d111      	bne.n	8003004 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	f003 0307 	and.w	r3, r3, #7
 8002fea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2b06      	cmp	r3, #6
 8002ff0:	d010      	beq.n	8003014 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f042 0201 	orr.w	r2, r2, #1
 8003000:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003002:	e007      	b.n	8003014 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f042 0201 	orr.w	r2, r2, #1
 8003012:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003014:	2300      	movs	r3, #0
}
 8003016:	4618      	mov	r0, r3
 8003018:	3714      	adds	r7, #20
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	40010000 	.word	0x40010000
 8003028:	40000400 	.word	0x40000400
 800302c:	40000800 	.word	0x40000800
 8003030:	40000c00 	.word	0x40000c00
 8003034:	40010400 	.word	0x40010400
 8003038:	40014000 	.word	0x40014000
 800303c:	40001800 	.word	0x40001800

08003040 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d101      	bne.n	8003052 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e041      	b.n	80030d6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003058:	b2db      	uxtb	r3, r3
 800305a:	2b00      	cmp	r3, #0
 800305c:	d106      	bne.n	800306c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f000 f839 	bl	80030de <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2202      	movs	r2, #2
 8003070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	3304      	adds	r3, #4
 800307c:	4619      	mov	r1, r3
 800307e:	4610      	mov	r0, r2
 8003080:	f000 fd30 	bl	8003ae4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2201      	movs	r2, #1
 80030b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2201      	movs	r2, #1
 80030b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80030d4:	2300      	movs	r3, #0
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3708      	adds	r7, #8
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}

080030de <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80030de:	b480      	push	{r7}
 80030e0:	b083      	sub	sp, #12
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80030e6:	bf00      	nop
 80030e8:	370c      	adds	r7, #12
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
	...

080030f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b084      	sub	sp, #16
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
 80030fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d109      	bne.n	8003118 <HAL_TIM_PWM_Start+0x24>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800310a:	b2db      	uxtb	r3, r3
 800310c:	2b01      	cmp	r3, #1
 800310e:	bf14      	ite	ne
 8003110:	2301      	movne	r3, #1
 8003112:	2300      	moveq	r3, #0
 8003114:	b2db      	uxtb	r3, r3
 8003116:	e022      	b.n	800315e <HAL_TIM_PWM_Start+0x6a>
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	2b04      	cmp	r3, #4
 800311c:	d109      	bne.n	8003132 <HAL_TIM_PWM_Start+0x3e>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003124:	b2db      	uxtb	r3, r3
 8003126:	2b01      	cmp	r3, #1
 8003128:	bf14      	ite	ne
 800312a:	2301      	movne	r3, #1
 800312c:	2300      	moveq	r3, #0
 800312e:	b2db      	uxtb	r3, r3
 8003130:	e015      	b.n	800315e <HAL_TIM_PWM_Start+0x6a>
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	2b08      	cmp	r3, #8
 8003136:	d109      	bne.n	800314c <HAL_TIM_PWM_Start+0x58>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800313e:	b2db      	uxtb	r3, r3
 8003140:	2b01      	cmp	r3, #1
 8003142:	bf14      	ite	ne
 8003144:	2301      	movne	r3, #1
 8003146:	2300      	moveq	r3, #0
 8003148:	b2db      	uxtb	r3, r3
 800314a:	e008      	b.n	800315e <HAL_TIM_PWM_Start+0x6a>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003152:	b2db      	uxtb	r3, r3
 8003154:	2b01      	cmp	r3, #1
 8003156:	bf14      	ite	ne
 8003158:	2301      	movne	r3, #1
 800315a:	2300      	moveq	r3, #0
 800315c:	b2db      	uxtb	r3, r3
 800315e:	2b00      	cmp	r3, #0
 8003160:	d001      	beq.n	8003166 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e07c      	b.n	8003260 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d104      	bne.n	8003176 <HAL_TIM_PWM_Start+0x82>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2202      	movs	r2, #2
 8003170:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003174:	e013      	b.n	800319e <HAL_TIM_PWM_Start+0xaa>
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	2b04      	cmp	r3, #4
 800317a:	d104      	bne.n	8003186 <HAL_TIM_PWM_Start+0x92>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2202      	movs	r2, #2
 8003180:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003184:	e00b      	b.n	800319e <HAL_TIM_PWM_Start+0xaa>
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	2b08      	cmp	r3, #8
 800318a:	d104      	bne.n	8003196 <HAL_TIM_PWM_Start+0xa2>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2202      	movs	r2, #2
 8003190:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003194:	e003      	b.n	800319e <HAL_TIM_PWM_Start+0xaa>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2202      	movs	r2, #2
 800319a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	2201      	movs	r2, #1
 80031a4:	6839      	ldr	r1, [r7, #0]
 80031a6:	4618      	mov	r0, r3
 80031a8:	f001 f817 	bl	80041da <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a2d      	ldr	r2, [pc, #180]	; (8003268 <HAL_TIM_PWM_Start+0x174>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d004      	beq.n	80031c0 <HAL_TIM_PWM_Start+0xcc>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a2c      	ldr	r2, [pc, #176]	; (800326c <HAL_TIM_PWM_Start+0x178>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d101      	bne.n	80031c4 <HAL_TIM_PWM_Start+0xd0>
 80031c0:	2301      	movs	r3, #1
 80031c2:	e000      	b.n	80031c6 <HAL_TIM_PWM_Start+0xd2>
 80031c4:	2300      	movs	r3, #0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d007      	beq.n	80031da <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80031d8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a22      	ldr	r2, [pc, #136]	; (8003268 <HAL_TIM_PWM_Start+0x174>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d022      	beq.n	800322a <HAL_TIM_PWM_Start+0x136>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031ec:	d01d      	beq.n	800322a <HAL_TIM_PWM_Start+0x136>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a1f      	ldr	r2, [pc, #124]	; (8003270 <HAL_TIM_PWM_Start+0x17c>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d018      	beq.n	800322a <HAL_TIM_PWM_Start+0x136>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a1d      	ldr	r2, [pc, #116]	; (8003274 <HAL_TIM_PWM_Start+0x180>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d013      	beq.n	800322a <HAL_TIM_PWM_Start+0x136>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a1c      	ldr	r2, [pc, #112]	; (8003278 <HAL_TIM_PWM_Start+0x184>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d00e      	beq.n	800322a <HAL_TIM_PWM_Start+0x136>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a16      	ldr	r2, [pc, #88]	; (800326c <HAL_TIM_PWM_Start+0x178>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d009      	beq.n	800322a <HAL_TIM_PWM_Start+0x136>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a18      	ldr	r2, [pc, #96]	; (800327c <HAL_TIM_PWM_Start+0x188>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d004      	beq.n	800322a <HAL_TIM_PWM_Start+0x136>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a16      	ldr	r2, [pc, #88]	; (8003280 <HAL_TIM_PWM_Start+0x18c>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d111      	bne.n	800324e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	f003 0307 	and.w	r3, r3, #7
 8003234:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2b06      	cmp	r3, #6
 800323a:	d010      	beq.n	800325e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f042 0201 	orr.w	r2, r2, #1
 800324a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800324c:	e007      	b.n	800325e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f042 0201 	orr.w	r2, r2, #1
 800325c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	3710      	adds	r7, #16
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	40010000 	.word	0x40010000
 800326c:	40010400 	.word	0x40010400
 8003270:	40000400 	.word	0x40000400
 8003274:	40000800 	.word	0x40000800
 8003278:	40000c00 	.word	0x40000c00
 800327c:	40014000 	.word	0x40014000
 8003280:	40001800 	.word	0x40001800

08003284 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b086      	sub	sp, #24
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d101      	bne.n	8003298 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e097      	b.n	80033c8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d106      	bne.n	80032b2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f7fe fc5b 	bl	8001b68 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2202      	movs	r2, #2
 80032b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	687a      	ldr	r2, [r7, #4]
 80032c2:	6812      	ldr	r2, [r2, #0]
 80032c4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80032c8:	f023 0307 	bic.w	r3, r3, #7
 80032cc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	3304      	adds	r3, #4
 80032d6:	4619      	mov	r1, r3
 80032d8:	4610      	mov	r0, r2
 80032da:	f000 fc03 	bl	8003ae4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	699b      	ldr	r3, [r3, #24]
 80032ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	6a1b      	ldr	r3, [r3, #32]
 80032f4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	697a      	ldr	r2, [r7, #20]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003306:	f023 0303 	bic.w	r3, r3, #3
 800330a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	689a      	ldr	r2, [r3, #8]
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	699b      	ldr	r3, [r3, #24]
 8003314:	021b      	lsls	r3, r3, #8
 8003316:	4313      	orrs	r3, r2
 8003318:	693a      	ldr	r2, [r7, #16]
 800331a:	4313      	orrs	r3, r2
 800331c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003324:	f023 030c 	bic.w	r3, r3, #12
 8003328:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003330:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003334:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	68da      	ldr	r2, [r3, #12]
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	69db      	ldr	r3, [r3, #28]
 800333e:	021b      	lsls	r3, r3, #8
 8003340:	4313      	orrs	r3, r2
 8003342:	693a      	ldr	r2, [r7, #16]
 8003344:	4313      	orrs	r3, r2
 8003346:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	691b      	ldr	r3, [r3, #16]
 800334c:	011a      	lsls	r2, r3, #4
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	6a1b      	ldr	r3, [r3, #32]
 8003352:	031b      	lsls	r3, r3, #12
 8003354:	4313      	orrs	r3, r2
 8003356:	693a      	ldr	r2, [r7, #16]
 8003358:	4313      	orrs	r3, r2
 800335a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003362:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800336a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	685a      	ldr	r2, [r3, #4]
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	695b      	ldr	r3, [r3, #20]
 8003374:	011b      	lsls	r3, r3, #4
 8003376:	4313      	orrs	r3, r2
 8003378:	68fa      	ldr	r2, [r7, #12]
 800337a:	4313      	orrs	r3, r2
 800337c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	697a      	ldr	r2, [r7, #20]
 8003384:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	693a      	ldr	r2, [r7, #16]
 800338c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2201      	movs	r2, #1
 800339a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2201      	movs	r2, #1
 80033a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2201      	movs	r2, #1
 80033aa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2201      	movs	r2, #1
 80033b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2201      	movs	r2, #1
 80033ba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2201      	movs	r2, #1
 80033c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80033c6:	2300      	movs	r3, #0
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3718      	adds	r7, #24
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80033e0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80033e8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80033f0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80033f8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d110      	bne.n	8003422 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003400:	7bfb      	ldrb	r3, [r7, #15]
 8003402:	2b01      	cmp	r3, #1
 8003404:	d102      	bne.n	800340c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003406:	7b7b      	ldrb	r3, [r7, #13]
 8003408:	2b01      	cmp	r3, #1
 800340a:	d001      	beq.n	8003410 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e069      	b.n	80034e4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2202      	movs	r2, #2
 8003414:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2202      	movs	r2, #2
 800341c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003420:	e031      	b.n	8003486 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	2b04      	cmp	r3, #4
 8003426:	d110      	bne.n	800344a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003428:	7bbb      	ldrb	r3, [r7, #14]
 800342a:	2b01      	cmp	r3, #1
 800342c:	d102      	bne.n	8003434 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800342e:	7b3b      	ldrb	r3, [r7, #12]
 8003430:	2b01      	cmp	r3, #1
 8003432:	d001      	beq.n	8003438 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	e055      	b.n	80034e4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2202      	movs	r2, #2
 800343c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2202      	movs	r2, #2
 8003444:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003448:	e01d      	b.n	8003486 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800344a:	7bfb      	ldrb	r3, [r7, #15]
 800344c:	2b01      	cmp	r3, #1
 800344e:	d108      	bne.n	8003462 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003450:	7bbb      	ldrb	r3, [r7, #14]
 8003452:	2b01      	cmp	r3, #1
 8003454:	d105      	bne.n	8003462 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003456:	7b7b      	ldrb	r3, [r7, #13]
 8003458:	2b01      	cmp	r3, #1
 800345a:	d102      	bne.n	8003462 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800345c:	7b3b      	ldrb	r3, [r7, #12]
 800345e:	2b01      	cmp	r3, #1
 8003460:	d001      	beq.n	8003466 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e03e      	b.n	80034e4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2202      	movs	r2, #2
 800346a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2202      	movs	r2, #2
 8003472:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2202      	movs	r2, #2
 800347a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2202      	movs	r2, #2
 8003482:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d003      	beq.n	8003494 <HAL_TIM_Encoder_Start+0xc4>
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	2b04      	cmp	r3, #4
 8003490:	d008      	beq.n	80034a4 <HAL_TIM_Encoder_Start+0xd4>
 8003492:	e00f      	b.n	80034b4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2201      	movs	r2, #1
 800349a:	2100      	movs	r1, #0
 800349c:	4618      	mov	r0, r3
 800349e:	f000 fe9c 	bl	80041da <TIM_CCxChannelCmd>
      break;
 80034a2:	e016      	b.n	80034d2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	2201      	movs	r2, #1
 80034aa:	2104      	movs	r1, #4
 80034ac:	4618      	mov	r0, r3
 80034ae:	f000 fe94 	bl	80041da <TIM_CCxChannelCmd>
      break;
 80034b2:	e00e      	b.n	80034d2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	2201      	movs	r2, #1
 80034ba:	2100      	movs	r1, #0
 80034bc:	4618      	mov	r0, r3
 80034be:	f000 fe8c 	bl	80041da <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	2201      	movs	r2, #1
 80034c8:	2104      	movs	r1, #4
 80034ca:	4618      	mov	r0, r3
 80034cc:	f000 fe85 	bl	80041da <TIM_CCxChannelCmd>
      break;
 80034d0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f042 0201 	orr.w	r2, r2, #1
 80034e0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80034e2:	2300      	movs	r3, #0
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3710      	adds	r7, #16
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}

080034ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b082      	sub	sp, #8
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	691b      	ldr	r3, [r3, #16]
 80034fa:	f003 0302 	and.w	r3, r3, #2
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d122      	bne.n	8003548 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	f003 0302 	and.w	r3, r3, #2
 800350c:	2b02      	cmp	r3, #2
 800350e:	d11b      	bne.n	8003548 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f06f 0202 	mvn.w	r2, #2
 8003518:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2201      	movs	r2, #1
 800351e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	699b      	ldr	r3, [r3, #24]
 8003526:	f003 0303 	and.w	r3, r3, #3
 800352a:	2b00      	cmp	r3, #0
 800352c:	d003      	beq.n	8003536 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f000 fab9 	bl	8003aa6 <HAL_TIM_IC_CaptureCallback>
 8003534:	e005      	b.n	8003542 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f000 faab 	bl	8003a92 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	f000 fabc 	bl	8003aba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2200      	movs	r2, #0
 8003546:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	691b      	ldr	r3, [r3, #16]
 800354e:	f003 0304 	and.w	r3, r3, #4
 8003552:	2b04      	cmp	r3, #4
 8003554:	d122      	bne.n	800359c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	f003 0304 	and.w	r3, r3, #4
 8003560:	2b04      	cmp	r3, #4
 8003562:	d11b      	bne.n	800359c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f06f 0204 	mvn.w	r2, #4
 800356c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2202      	movs	r2, #2
 8003572:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	699b      	ldr	r3, [r3, #24]
 800357a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800357e:	2b00      	cmp	r3, #0
 8003580:	d003      	beq.n	800358a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f000 fa8f 	bl	8003aa6 <HAL_TIM_IC_CaptureCallback>
 8003588:	e005      	b.n	8003596 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f000 fa81 	bl	8003a92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	f000 fa92 	bl	8003aba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2200      	movs	r2, #0
 800359a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	691b      	ldr	r3, [r3, #16]
 80035a2:	f003 0308 	and.w	r3, r3, #8
 80035a6:	2b08      	cmp	r3, #8
 80035a8:	d122      	bne.n	80035f0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	f003 0308 	and.w	r3, r3, #8
 80035b4:	2b08      	cmp	r3, #8
 80035b6:	d11b      	bne.n	80035f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f06f 0208 	mvn.w	r2, #8
 80035c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2204      	movs	r2, #4
 80035c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	69db      	ldr	r3, [r3, #28]
 80035ce:	f003 0303 	and.w	r3, r3, #3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d003      	beq.n	80035de <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f000 fa65 	bl	8003aa6 <HAL_TIM_IC_CaptureCallback>
 80035dc:	e005      	b.n	80035ea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f000 fa57 	bl	8003a92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f000 fa68 	bl	8003aba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	f003 0310 	and.w	r3, r3, #16
 80035fa:	2b10      	cmp	r3, #16
 80035fc:	d122      	bne.n	8003644 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	68db      	ldr	r3, [r3, #12]
 8003604:	f003 0310 	and.w	r3, r3, #16
 8003608:	2b10      	cmp	r3, #16
 800360a:	d11b      	bne.n	8003644 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f06f 0210 	mvn.w	r2, #16
 8003614:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2208      	movs	r2, #8
 800361a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	69db      	ldr	r3, [r3, #28]
 8003622:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003626:	2b00      	cmp	r3, #0
 8003628:	d003      	beq.n	8003632 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f000 fa3b 	bl	8003aa6 <HAL_TIM_IC_CaptureCallback>
 8003630:	e005      	b.n	800363e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f000 fa2d 	bl	8003a92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	f000 fa3e 	bl	8003aba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2200      	movs	r2, #0
 8003642:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	691b      	ldr	r3, [r3, #16]
 800364a:	f003 0301 	and.w	r3, r3, #1
 800364e:	2b01      	cmp	r3, #1
 8003650:	d10e      	bne.n	8003670 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	f003 0301 	and.w	r3, r3, #1
 800365c:	2b01      	cmp	r3, #1
 800365e:	d107      	bne.n	8003670 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f06f 0201 	mvn.w	r2, #1
 8003668:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f7fd ff4c 	bl	8001508 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	691b      	ldr	r3, [r3, #16]
 8003676:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800367a:	2b80      	cmp	r3, #128	; 0x80
 800367c:	d10e      	bne.n	800369c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003688:	2b80      	cmp	r3, #128	; 0x80
 800368a:	d107      	bne.n	800369c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003694:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f000 fe4a 	bl	8004330 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	691b      	ldr	r3, [r3, #16]
 80036a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036a6:	2b40      	cmp	r3, #64	; 0x40
 80036a8:	d10e      	bne.n	80036c8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036b4:	2b40      	cmp	r3, #64	; 0x40
 80036b6:	d107      	bne.n	80036c8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80036c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f000 fa03 	bl	8003ace <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	691b      	ldr	r3, [r3, #16]
 80036ce:	f003 0320 	and.w	r3, r3, #32
 80036d2:	2b20      	cmp	r3, #32
 80036d4:	d10e      	bne.n	80036f4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	f003 0320 	and.w	r3, r3, #32
 80036e0:	2b20      	cmp	r3, #32
 80036e2:	d107      	bne.n	80036f4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f06f 0220 	mvn.w	r2, #32
 80036ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	f000 fe14 	bl	800431c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80036f4:	bf00      	nop
 80036f6:	3708      	adds	r7, #8
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}

080036fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b086      	sub	sp, #24
 8003700:	af00      	add	r7, sp, #0
 8003702:	60f8      	str	r0, [r7, #12]
 8003704:	60b9      	str	r1, [r7, #8]
 8003706:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003708:	2300      	movs	r3, #0
 800370a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003712:	2b01      	cmp	r3, #1
 8003714:	d101      	bne.n	800371a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003716:	2302      	movs	r3, #2
 8003718:	e0ae      	b.n	8003878 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2201      	movs	r2, #1
 800371e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2b0c      	cmp	r3, #12
 8003726:	f200 809f 	bhi.w	8003868 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800372a:	a201      	add	r2, pc, #4	; (adr r2, 8003730 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800372c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003730:	08003765 	.word	0x08003765
 8003734:	08003869 	.word	0x08003869
 8003738:	08003869 	.word	0x08003869
 800373c:	08003869 	.word	0x08003869
 8003740:	080037a5 	.word	0x080037a5
 8003744:	08003869 	.word	0x08003869
 8003748:	08003869 	.word	0x08003869
 800374c:	08003869 	.word	0x08003869
 8003750:	080037e7 	.word	0x080037e7
 8003754:	08003869 	.word	0x08003869
 8003758:	08003869 	.word	0x08003869
 800375c:	08003869 	.word	0x08003869
 8003760:	08003827 	.word	0x08003827
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	68b9      	ldr	r1, [r7, #8]
 800376a:	4618      	mov	r0, r3
 800376c:	f000 fa5a 	bl	8003c24 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	699a      	ldr	r2, [r3, #24]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f042 0208 	orr.w	r2, r2, #8
 800377e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	699a      	ldr	r2, [r3, #24]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f022 0204 	bic.w	r2, r2, #4
 800378e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	6999      	ldr	r1, [r3, #24]
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	691a      	ldr	r2, [r3, #16]
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	430a      	orrs	r2, r1
 80037a0:	619a      	str	r2, [r3, #24]
      break;
 80037a2:	e064      	b.n	800386e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	68b9      	ldr	r1, [r7, #8]
 80037aa:	4618      	mov	r0, r3
 80037ac:	f000 faaa 	bl	8003d04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	699a      	ldr	r2, [r3, #24]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	699a      	ldr	r2, [r3, #24]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	6999      	ldr	r1, [r3, #24]
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	691b      	ldr	r3, [r3, #16]
 80037da:	021a      	lsls	r2, r3, #8
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	430a      	orrs	r2, r1
 80037e2:	619a      	str	r2, [r3, #24]
      break;
 80037e4:	e043      	b.n	800386e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	68b9      	ldr	r1, [r7, #8]
 80037ec:	4618      	mov	r0, r3
 80037ee:	f000 faff 	bl	8003df0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	69da      	ldr	r2, [r3, #28]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f042 0208 	orr.w	r2, r2, #8
 8003800:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	69da      	ldr	r2, [r3, #28]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f022 0204 	bic.w	r2, r2, #4
 8003810:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	69d9      	ldr	r1, [r3, #28]
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	691a      	ldr	r2, [r3, #16]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	430a      	orrs	r2, r1
 8003822:	61da      	str	r2, [r3, #28]
      break;
 8003824:	e023      	b.n	800386e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	68b9      	ldr	r1, [r7, #8]
 800382c:	4618      	mov	r0, r3
 800382e:	f000 fb53 	bl	8003ed8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	69da      	ldr	r2, [r3, #28]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003840:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	69da      	ldr	r2, [r3, #28]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003850:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	69d9      	ldr	r1, [r3, #28]
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	691b      	ldr	r3, [r3, #16]
 800385c:	021a      	lsls	r2, r3, #8
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	430a      	orrs	r2, r1
 8003864:	61da      	str	r2, [r3, #28]
      break;
 8003866:	e002      	b.n	800386e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	75fb      	strb	r3, [r7, #23]
      break;
 800386c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2200      	movs	r2, #0
 8003872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003876:	7dfb      	ldrb	r3, [r7, #23]
}
 8003878:	4618      	mov	r0, r3
 800387a:	3718      	adds	r7, #24
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}

08003880 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800388a:	2300      	movs	r3, #0
 800388c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003894:	2b01      	cmp	r3, #1
 8003896:	d101      	bne.n	800389c <HAL_TIM_ConfigClockSource+0x1c>
 8003898:	2302      	movs	r3, #2
 800389a:	e0b4      	b.n	8003a06 <HAL_TIM_ConfigClockSource+0x186>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2201      	movs	r2, #1
 80038a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2202      	movs	r2, #2
 80038a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80038ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80038c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	68ba      	ldr	r2, [r7, #8]
 80038ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038d4:	d03e      	beq.n	8003954 <HAL_TIM_ConfigClockSource+0xd4>
 80038d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038da:	f200 8087 	bhi.w	80039ec <HAL_TIM_ConfigClockSource+0x16c>
 80038de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038e2:	f000 8086 	beq.w	80039f2 <HAL_TIM_ConfigClockSource+0x172>
 80038e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038ea:	d87f      	bhi.n	80039ec <HAL_TIM_ConfigClockSource+0x16c>
 80038ec:	2b70      	cmp	r3, #112	; 0x70
 80038ee:	d01a      	beq.n	8003926 <HAL_TIM_ConfigClockSource+0xa6>
 80038f0:	2b70      	cmp	r3, #112	; 0x70
 80038f2:	d87b      	bhi.n	80039ec <HAL_TIM_ConfigClockSource+0x16c>
 80038f4:	2b60      	cmp	r3, #96	; 0x60
 80038f6:	d050      	beq.n	800399a <HAL_TIM_ConfigClockSource+0x11a>
 80038f8:	2b60      	cmp	r3, #96	; 0x60
 80038fa:	d877      	bhi.n	80039ec <HAL_TIM_ConfigClockSource+0x16c>
 80038fc:	2b50      	cmp	r3, #80	; 0x50
 80038fe:	d03c      	beq.n	800397a <HAL_TIM_ConfigClockSource+0xfa>
 8003900:	2b50      	cmp	r3, #80	; 0x50
 8003902:	d873      	bhi.n	80039ec <HAL_TIM_ConfigClockSource+0x16c>
 8003904:	2b40      	cmp	r3, #64	; 0x40
 8003906:	d058      	beq.n	80039ba <HAL_TIM_ConfigClockSource+0x13a>
 8003908:	2b40      	cmp	r3, #64	; 0x40
 800390a:	d86f      	bhi.n	80039ec <HAL_TIM_ConfigClockSource+0x16c>
 800390c:	2b30      	cmp	r3, #48	; 0x30
 800390e:	d064      	beq.n	80039da <HAL_TIM_ConfigClockSource+0x15a>
 8003910:	2b30      	cmp	r3, #48	; 0x30
 8003912:	d86b      	bhi.n	80039ec <HAL_TIM_ConfigClockSource+0x16c>
 8003914:	2b20      	cmp	r3, #32
 8003916:	d060      	beq.n	80039da <HAL_TIM_ConfigClockSource+0x15a>
 8003918:	2b20      	cmp	r3, #32
 800391a:	d867      	bhi.n	80039ec <HAL_TIM_ConfigClockSource+0x16c>
 800391c:	2b00      	cmp	r3, #0
 800391e:	d05c      	beq.n	80039da <HAL_TIM_ConfigClockSource+0x15a>
 8003920:	2b10      	cmp	r3, #16
 8003922:	d05a      	beq.n	80039da <HAL_TIM_ConfigClockSource+0x15a>
 8003924:	e062      	b.n	80039ec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6818      	ldr	r0, [r3, #0]
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	6899      	ldr	r1, [r3, #8]
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685a      	ldr	r2, [r3, #4]
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	f000 fc30 	bl	800419a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003948:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	68ba      	ldr	r2, [r7, #8]
 8003950:	609a      	str	r2, [r3, #8]
      break;
 8003952:	e04f      	b.n	80039f4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6818      	ldr	r0, [r3, #0]
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	6899      	ldr	r1, [r3, #8]
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685a      	ldr	r2, [r3, #4]
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	f000 fc19 	bl	800419a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	689a      	ldr	r2, [r3, #8]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003976:	609a      	str	r2, [r3, #8]
      break;
 8003978:	e03c      	b.n	80039f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6818      	ldr	r0, [r3, #0]
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	6859      	ldr	r1, [r3, #4]
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	461a      	mov	r2, r3
 8003988:	f000 fb8d 	bl	80040a6 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	2150      	movs	r1, #80	; 0x50
 8003992:	4618      	mov	r0, r3
 8003994:	f000 fbe6 	bl	8004164 <TIM_ITRx_SetConfig>
      break;
 8003998:	e02c      	b.n	80039f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6818      	ldr	r0, [r3, #0]
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	6859      	ldr	r1, [r3, #4]
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	461a      	mov	r2, r3
 80039a8:	f000 fbac 	bl	8004104 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	2160      	movs	r1, #96	; 0x60
 80039b2:	4618      	mov	r0, r3
 80039b4:	f000 fbd6 	bl	8004164 <TIM_ITRx_SetConfig>
      break;
 80039b8:	e01c      	b.n	80039f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6818      	ldr	r0, [r3, #0]
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	6859      	ldr	r1, [r3, #4]
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	68db      	ldr	r3, [r3, #12]
 80039c6:	461a      	mov	r2, r3
 80039c8:	f000 fb6d 	bl	80040a6 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	2140      	movs	r1, #64	; 0x40
 80039d2:	4618      	mov	r0, r3
 80039d4:	f000 fbc6 	bl	8004164 <TIM_ITRx_SetConfig>
      break;
 80039d8:	e00c      	b.n	80039f4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4619      	mov	r1, r3
 80039e4:	4610      	mov	r0, r2
 80039e6:	f000 fbbd 	bl	8004164 <TIM_ITRx_SetConfig>
      break;
 80039ea:	e003      	b.n	80039f4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	73fb      	strb	r3, [r7, #15]
      break;
 80039f0:	e000      	b.n	80039f4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80039f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2201      	movs	r2, #1
 80039f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003a04:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3710      	adds	r7, #16
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}

08003a0e <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003a0e:	b580      	push	{r7, lr}
 8003a10:	b082      	sub	sp, #8
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	6078      	str	r0, [r7, #4]
 8003a16:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a1e:	2b01      	cmp	r3, #1
 8003a20:	d101      	bne.n	8003a26 <HAL_TIM_SlaveConfigSynchro+0x18>
 8003a22:	2302      	movs	r3, #2
 8003a24:	e031      	b.n	8003a8a <HAL_TIM_SlaveConfigSynchro+0x7c>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2201      	movs	r2, #1
 8003a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2202      	movs	r2, #2
 8003a32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8003a36:	6839      	ldr	r1, [r7, #0]
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f000 faa3 	bl	8003f84 <TIM_SlaveTimer_SetConfig>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d009      	beq.n	8003a58 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2201      	movs	r2, #1
 8003a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e018      	b.n	8003a8a <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	68da      	ldr	r2, [r3, #12]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a66:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	68da      	ldr	r2, [r3, #12]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003a76:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2200      	movs	r2, #0
 8003a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3708      	adds	r7, #8
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}

08003a92 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a92:	b480      	push	{r7}
 8003a94:	b083      	sub	sp, #12
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a9a:	bf00      	nop
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr

08003aa6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003aa6:	b480      	push	{r7}
 8003aa8:	b083      	sub	sp, #12
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003aae:	bf00      	nop
 8003ab0:	370c      	adds	r7, #12
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr

08003aba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003aba:	b480      	push	{r7}
 8003abc:	b083      	sub	sp, #12
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ac2:	bf00      	nop
 8003ac4:	370c      	adds	r7, #12
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr

08003ace <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003ace:	b480      	push	{r7}
 8003ad0:	b083      	sub	sp, #12
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ad6:	bf00      	nop
 8003ad8:	370c      	adds	r7, #12
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr
	...

08003ae4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b085      	sub	sp, #20
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	4a40      	ldr	r2, [pc, #256]	; (8003bf8 <TIM_Base_SetConfig+0x114>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d013      	beq.n	8003b24 <TIM_Base_SetConfig+0x40>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b02:	d00f      	beq.n	8003b24 <TIM_Base_SetConfig+0x40>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	4a3d      	ldr	r2, [pc, #244]	; (8003bfc <TIM_Base_SetConfig+0x118>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d00b      	beq.n	8003b24 <TIM_Base_SetConfig+0x40>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	4a3c      	ldr	r2, [pc, #240]	; (8003c00 <TIM_Base_SetConfig+0x11c>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d007      	beq.n	8003b24 <TIM_Base_SetConfig+0x40>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	4a3b      	ldr	r2, [pc, #236]	; (8003c04 <TIM_Base_SetConfig+0x120>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d003      	beq.n	8003b24 <TIM_Base_SetConfig+0x40>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	4a3a      	ldr	r2, [pc, #232]	; (8003c08 <TIM_Base_SetConfig+0x124>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d108      	bne.n	8003b36 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	68fa      	ldr	r2, [r7, #12]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a2f      	ldr	r2, [pc, #188]	; (8003bf8 <TIM_Base_SetConfig+0x114>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d02b      	beq.n	8003b96 <TIM_Base_SetConfig+0xb2>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b44:	d027      	beq.n	8003b96 <TIM_Base_SetConfig+0xb2>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	4a2c      	ldr	r2, [pc, #176]	; (8003bfc <TIM_Base_SetConfig+0x118>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d023      	beq.n	8003b96 <TIM_Base_SetConfig+0xb2>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a2b      	ldr	r2, [pc, #172]	; (8003c00 <TIM_Base_SetConfig+0x11c>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d01f      	beq.n	8003b96 <TIM_Base_SetConfig+0xb2>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4a2a      	ldr	r2, [pc, #168]	; (8003c04 <TIM_Base_SetConfig+0x120>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d01b      	beq.n	8003b96 <TIM_Base_SetConfig+0xb2>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4a29      	ldr	r2, [pc, #164]	; (8003c08 <TIM_Base_SetConfig+0x124>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d017      	beq.n	8003b96 <TIM_Base_SetConfig+0xb2>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4a28      	ldr	r2, [pc, #160]	; (8003c0c <TIM_Base_SetConfig+0x128>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d013      	beq.n	8003b96 <TIM_Base_SetConfig+0xb2>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a27      	ldr	r2, [pc, #156]	; (8003c10 <TIM_Base_SetConfig+0x12c>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d00f      	beq.n	8003b96 <TIM_Base_SetConfig+0xb2>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	4a26      	ldr	r2, [pc, #152]	; (8003c14 <TIM_Base_SetConfig+0x130>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d00b      	beq.n	8003b96 <TIM_Base_SetConfig+0xb2>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a25      	ldr	r2, [pc, #148]	; (8003c18 <TIM_Base_SetConfig+0x134>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d007      	beq.n	8003b96 <TIM_Base_SetConfig+0xb2>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4a24      	ldr	r2, [pc, #144]	; (8003c1c <TIM_Base_SetConfig+0x138>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d003      	beq.n	8003b96 <TIM_Base_SetConfig+0xb2>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a23      	ldr	r2, [pc, #140]	; (8003c20 <TIM_Base_SetConfig+0x13c>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d108      	bne.n	8003ba8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	68fa      	ldr	r2, [r7, #12]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	695b      	ldr	r3, [r3, #20]
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	68fa      	ldr	r2, [r7, #12]
 8003bba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	689a      	ldr	r2, [r3, #8]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	4a0a      	ldr	r2, [pc, #40]	; (8003bf8 <TIM_Base_SetConfig+0x114>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d003      	beq.n	8003bdc <TIM_Base_SetConfig+0xf8>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	4a0c      	ldr	r2, [pc, #48]	; (8003c08 <TIM_Base_SetConfig+0x124>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d103      	bne.n	8003be4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	691a      	ldr	r2, [r3, #16]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2201      	movs	r2, #1
 8003be8:	615a      	str	r2, [r3, #20]
}
 8003bea:	bf00      	nop
 8003bec:	3714      	adds	r7, #20
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr
 8003bf6:	bf00      	nop
 8003bf8:	40010000 	.word	0x40010000
 8003bfc:	40000400 	.word	0x40000400
 8003c00:	40000800 	.word	0x40000800
 8003c04:	40000c00 	.word	0x40000c00
 8003c08:	40010400 	.word	0x40010400
 8003c0c:	40014000 	.word	0x40014000
 8003c10:	40014400 	.word	0x40014400
 8003c14:	40014800 	.word	0x40014800
 8003c18:	40001800 	.word	0x40001800
 8003c1c:	40001c00 	.word	0x40001c00
 8003c20:	40002000 	.word	0x40002000

08003c24 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b087      	sub	sp, #28
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
 8003c2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a1b      	ldr	r3, [r3, #32]
 8003c32:	f023 0201 	bic.w	r2, r3, #1
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6a1b      	ldr	r3, [r3, #32]
 8003c3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	699b      	ldr	r3, [r3, #24]
 8003c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f023 0303 	bic.w	r3, r3, #3
 8003c5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	68fa      	ldr	r2, [r7, #12]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	f023 0302 	bic.w	r3, r3, #2
 8003c6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	697a      	ldr	r2, [r7, #20]
 8003c74:	4313      	orrs	r3, r2
 8003c76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	4a20      	ldr	r2, [pc, #128]	; (8003cfc <TIM_OC1_SetConfig+0xd8>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d003      	beq.n	8003c88 <TIM_OC1_SetConfig+0x64>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	4a1f      	ldr	r2, [pc, #124]	; (8003d00 <TIM_OC1_SetConfig+0xdc>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d10c      	bne.n	8003ca2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	f023 0308 	bic.w	r3, r3, #8
 8003c8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	697a      	ldr	r2, [r7, #20]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	f023 0304 	bic.w	r3, r3, #4
 8003ca0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4a15      	ldr	r2, [pc, #84]	; (8003cfc <TIM_OC1_SetConfig+0xd8>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d003      	beq.n	8003cb2 <TIM_OC1_SetConfig+0x8e>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a14      	ldr	r2, [pc, #80]	; (8003d00 <TIM_OC1_SetConfig+0xdc>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d111      	bne.n	8003cd6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003cb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003cc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	695b      	ldr	r3, [r3, #20]
 8003cc6:	693a      	ldr	r2, [r7, #16]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	699b      	ldr	r3, [r3, #24]
 8003cd0:	693a      	ldr	r2, [r7, #16]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	693a      	ldr	r2, [r7, #16]
 8003cda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	685a      	ldr	r2, [r3, #4]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	697a      	ldr	r2, [r7, #20]
 8003cee:	621a      	str	r2, [r3, #32]
}
 8003cf0:	bf00      	nop
 8003cf2:	371c      	adds	r7, #28
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr
 8003cfc:	40010000 	.word	0x40010000
 8003d00:	40010400 	.word	0x40010400

08003d04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b087      	sub	sp, #28
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6a1b      	ldr	r3, [r3, #32]
 8003d12:	f023 0210 	bic.w	r2, r3, #16
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a1b      	ldr	r3, [r3, #32]
 8003d1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	699b      	ldr	r3, [r3, #24]
 8003d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	021b      	lsls	r3, r3, #8
 8003d42:	68fa      	ldr	r2, [r7, #12]
 8003d44:	4313      	orrs	r3, r2
 8003d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	f023 0320 	bic.w	r3, r3, #32
 8003d4e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	011b      	lsls	r3, r3, #4
 8003d56:	697a      	ldr	r2, [r7, #20]
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	4a22      	ldr	r2, [pc, #136]	; (8003de8 <TIM_OC2_SetConfig+0xe4>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d003      	beq.n	8003d6c <TIM_OC2_SetConfig+0x68>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	4a21      	ldr	r2, [pc, #132]	; (8003dec <TIM_OC2_SetConfig+0xe8>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d10d      	bne.n	8003d88 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	68db      	ldr	r3, [r3, #12]
 8003d78:	011b      	lsls	r3, r3, #4
 8003d7a:	697a      	ldr	r2, [r7, #20]
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d86:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	4a17      	ldr	r2, [pc, #92]	; (8003de8 <TIM_OC2_SetConfig+0xe4>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d003      	beq.n	8003d98 <TIM_OC2_SetConfig+0x94>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	4a16      	ldr	r2, [pc, #88]	; (8003dec <TIM_OC2_SetConfig+0xe8>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d113      	bne.n	8003dc0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003d9e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003da6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	695b      	ldr	r3, [r3, #20]
 8003dac:	009b      	lsls	r3, r3, #2
 8003dae:	693a      	ldr	r2, [r7, #16]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	699b      	ldr	r3, [r3, #24]
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	693a      	ldr	r2, [r7, #16]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	693a      	ldr	r2, [r7, #16]
 8003dc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	68fa      	ldr	r2, [r7, #12]
 8003dca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	685a      	ldr	r2, [r3, #4]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	697a      	ldr	r2, [r7, #20]
 8003dd8:	621a      	str	r2, [r3, #32]
}
 8003dda:	bf00      	nop
 8003ddc:	371c      	adds	r7, #28
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr
 8003de6:	bf00      	nop
 8003de8:	40010000 	.word	0x40010000
 8003dec:	40010400 	.word	0x40010400

08003df0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b087      	sub	sp, #28
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6a1b      	ldr	r3, [r3, #32]
 8003dfe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6a1b      	ldr	r3, [r3, #32]
 8003e0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	69db      	ldr	r3, [r3, #28]
 8003e16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	f023 0303 	bic.w	r3, r3, #3
 8003e26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	68fa      	ldr	r2, [r7, #12]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003e38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	021b      	lsls	r3, r3, #8
 8003e40:	697a      	ldr	r2, [r7, #20]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	4a21      	ldr	r2, [pc, #132]	; (8003ed0 <TIM_OC3_SetConfig+0xe0>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d003      	beq.n	8003e56 <TIM_OC3_SetConfig+0x66>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4a20      	ldr	r2, [pc, #128]	; (8003ed4 <TIM_OC3_SetConfig+0xe4>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d10d      	bne.n	8003e72 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003e5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	68db      	ldr	r3, [r3, #12]
 8003e62:	021b      	lsls	r3, r3, #8
 8003e64:	697a      	ldr	r2, [r7, #20]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a16      	ldr	r2, [pc, #88]	; (8003ed0 <TIM_OC3_SetConfig+0xe0>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d003      	beq.n	8003e82 <TIM_OC3_SetConfig+0x92>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a15      	ldr	r2, [pc, #84]	; (8003ed4 <TIM_OC3_SetConfig+0xe4>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d113      	bne.n	8003eaa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003e88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003e90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	695b      	ldr	r3, [r3, #20]
 8003e96:	011b      	lsls	r3, r3, #4
 8003e98:	693a      	ldr	r2, [r7, #16]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	699b      	ldr	r3, [r3, #24]
 8003ea2:	011b      	lsls	r3, r3, #4
 8003ea4:	693a      	ldr	r2, [r7, #16]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	693a      	ldr	r2, [r7, #16]
 8003eae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68fa      	ldr	r2, [r7, #12]
 8003eb4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	685a      	ldr	r2, [r3, #4]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	697a      	ldr	r2, [r7, #20]
 8003ec2:	621a      	str	r2, [r3, #32]
}
 8003ec4:	bf00      	nop
 8003ec6:	371c      	adds	r7, #28
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr
 8003ed0:	40010000 	.word	0x40010000
 8003ed4:	40010400 	.word	0x40010400

08003ed8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b087      	sub	sp, #28
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a1b      	ldr	r3, [r3, #32]
 8003ee6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6a1b      	ldr	r3, [r3, #32]
 8003ef2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	69db      	ldr	r3, [r3, #28]
 8003efe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	021b      	lsls	r3, r3, #8
 8003f16:	68fa      	ldr	r2, [r7, #12]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003f22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	031b      	lsls	r3, r3, #12
 8003f2a:	693a      	ldr	r2, [r7, #16]
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	4a12      	ldr	r2, [pc, #72]	; (8003f7c <TIM_OC4_SetConfig+0xa4>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d003      	beq.n	8003f40 <TIM_OC4_SetConfig+0x68>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a11      	ldr	r2, [pc, #68]	; (8003f80 <TIM_OC4_SetConfig+0xa8>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d109      	bne.n	8003f54 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003f46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	695b      	ldr	r3, [r3, #20]
 8003f4c:	019b      	lsls	r3, r3, #6
 8003f4e:	697a      	ldr	r2, [r7, #20]
 8003f50:	4313      	orrs	r3, r2
 8003f52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	697a      	ldr	r2, [r7, #20]
 8003f58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	68fa      	ldr	r2, [r7, #12]
 8003f5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	685a      	ldr	r2, [r3, #4]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	693a      	ldr	r2, [r7, #16]
 8003f6c:	621a      	str	r2, [r3, #32]
}
 8003f6e:	bf00      	nop
 8003f70:	371c      	adds	r7, #28
 8003f72:	46bd      	mov	sp, r7
 8003f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f78:	4770      	bx	lr
 8003f7a:	bf00      	nop
 8003f7c:	40010000 	.word	0x40010000
 8003f80:	40010400 	.word	0x40010400

08003f84 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b086      	sub	sp, #24
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
 8003f8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fa0:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	693a      	ldr	r2, [r7, #16]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	f023 0307 	bic.w	r3, r3, #7
 8003fb2:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	693a      	ldr	r2, [r7, #16]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	693a      	ldr	r2, [r7, #16]
 8003fc4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	2b70      	cmp	r3, #112	; 0x70
 8003fcc:	d01a      	beq.n	8004004 <TIM_SlaveTimer_SetConfig+0x80>
 8003fce:	2b70      	cmp	r3, #112	; 0x70
 8003fd0:	d860      	bhi.n	8004094 <TIM_SlaveTimer_SetConfig+0x110>
 8003fd2:	2b60      	cmp	r3, #96	; 0x60
 8003fd4:	d054      	beq.n	8004080 <TIM_SlaveTimer_SetConfig+0xfc>
 8003fd6:	2b60      	cmp	r3, #96	; 0x60
 8003fd8:	d85c      	bhi.n	8004094 <TIM_SlaveTimer_SetConfig+0x110>
 8003fda:	2b50      	cmp	r3, #80	; 0x50
 8003fdc:	d046      	beq.n	800406c <TIM_SlaveTimer_SetConfig+0xe8>
 8003fde:	2b50      	cmp	r3, #80	; 0x50
 8003fe0:	d858      	bhi.n	8004094 <TIM_SlaveTimer_SetConfig+0x110>
 8003fe2:	2b40      	cmp	r3, #64	; 0x40
 8003fe4:	d019      	beq.n	800401a <TIM_SlaveTimer_SetConfig+0x96>
 8003fe6:	2b40      	cmp	r3, #64	; 0x40
 8003fe8:	d854      	bhi.n	8004094 <TIM_SlaveTimer_SetConfig+0x110>
 8003fea:	2b30      	cmp	r3, #48	; 0x30
 8003fec:	d055      	beq.n	800409a <TIM_SlaveTimer_SetConfig+0x116>
 8003fee:	2b30      	cmp	r3, #48	; 0x30
 8003ff0:	d850      	bhi.n	8004094 <TIM_SlaveTimer_SetConfig+0x110>
 8003ff2:	2b20      	cmp	r3, #32
 8003ff4:	d051      	beq.n	800409a <TIM_SlaveTimer_SetConfig+0x116>
 8003ff6:	2b20      	cmp	r3, #32
 8003ff8:	d84c      	bhi.n	8004094 <TIM_SlaveTimer_SetConfig+0x110>
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d04d      	beq.n	800409a <TIM_SlaveTimer_SetConfig+0x116>
 8003ffe:	2b10      	cmp	r3, #16
 8004000:	d04b      	beq.n	800409a <TIM_SlaveTimer_SetConfig+0x116>
 8004002:	e047      	b.n	8004094 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6818      	ldr	r0, [r3, #0]
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	68d9      	ldr	r1, [r3, #12]
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	689a      	ldr	r2, [r3, #8]
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	691b      	ldr	r3, [r3, #16]
 8004014:	f000 f8c1 	bl	800419a <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8004018:	e040      	b.n	800409c <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2b05      	cmp	r3, #5
 8004020:	d101      	bne.n	8004026 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	e03b      	b.n	800409e <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	6a1b      	ldr	r3, [r3, #32]
 800402c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	6a1a      	ldr	r2, [r3, #32]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f022 0201 	bic.w	r2, r2, #1
 800403c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	699b      	ldr	r3, [r3, #24]
 8004044:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800404c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	011b      	lsls	r3, r3, #4
 8004054:	68ba      	ldr	r2, [r7, #8]
 8004056:	4313      	orrs	r3, r2
 8004058:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	68ba      	ldr	r2, [r7, #8]
 8004060:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	68fa      	ldr	r2, [r7, #12]
 8004068:	621a      	str	r2, [r3, #32]
      break;
 800406a:	e017      	b.n	800409c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6818      	ldr	r0, [r3, #0]
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	6899      	ldr	r1, [r3, #8]
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	691b      	ldr	r3, [r3, #16]
 8004078:	461a      	mov	r2, r3
 800407a:	f000 f814 	bl	80040a6 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800407e:	e00d      	b.n	800409c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6818      	ldr	r0, [r3, #0]
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	6899      	ldr	r1, [r3, #8]
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	691b      	ldr	r3, [r3, #16]
 800408c:	461a      	mov	r2, r3
 800408e:	f000 f839 	bl	8004104 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8004092:	e003      	b.n	800409c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	75fb      	strb	r3, [r7, #23]
      break;
 8004098:	e000      	b.n	800409c <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800409a:	bf00      	nop
  }

  return status;
 800409c:	7dfb      	ldrb	r3, [r7, #23]
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3718      	adds	r7, #24
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}

080040a6 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040a6:	b480      	push	{r7}
 80040a8:	b087      	sub	sp, #28
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	60f8      	str	r0, [r7, #12]
 80040ae:	60b9      	str	r1, [r7, #8]
 80040b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	6a1b      	ldr	r3, [r3, #32]
 80040b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6a1b      	ldr	r3, [r3, #32]
 80040bc:	f023 0201 	bic.w	r2, r3, #1
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	699b      	ldr	r3, [r3, #24]
 80040c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80040d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	011b      	lsls	r3, r3, #4
 80040d6:	693a      	ldr	r2, [r7, #16]
 80040d8:	4313      	orrs	r3, r2
 80040da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	f023 030a 	bic.w	r3, r3, #10
 80040e2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80040e4:	697a      	ldr	r2, [r7, #20]
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	693a      	ldr	r2, [r7, #16]
 80040f0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	697a      	ldr	r2, [r7, #20]
 80040f6:	621a      	str	r2, [r3, #32]
}
 80040f8:	bf00      	nop
 80040fa:	371c      	adds	r7, #28
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr

08004104 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004104:	b480      	push	{r7}
 8004106:	b087      	sub	sp, #28
 8004108:	af00      	add	r7, sp, #0
 800410a:	60f8      	str	r0, [r7, #12]
 800410c:	60b9      	str	r1, [r7, #8]
 800410e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6a1b      	ldr	r3, [r3, #32]
 8004114:	f023 0210 	bic.w	r2, r3, #16
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	699b      	ldr	r3, [r3, #24]
 8004120:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	6a1b      	ldr	r3, [r3, #32]
 8004126:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800412e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	031b      	lsls	r3, r3, #12
 8004134:	697a      	ldr	r2, [r7, #20]
 8004136:	4313      	orrs	r3, r2
 8004138:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004140:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	011b      	lsls	r3, r3, #4
 8004146:	693a      	ldr	r2, [r7, #16]
 8004148:	4313      	orrs	r3, r2
 800414a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	697a      	ldr	r2, [r7, #20]
 8004150:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	693a      	ldr	r2, [r7, #16]
 8004156:	621a      	str	r2, [r3, #32]
}
 8004158:	bf00      	nop
 800415a:	371c      	adds	r7, #28
 800415c:	46bd      	mov	sp, r7
 800415e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004162:	4770      	bx	lr

08004164 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004164:	b480      	push	{r7}
 8004166:	b085      	sub	sp, #20
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800417a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800417c:	683a      	ldr	r2, [r7, #0]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	4313      	orrs	r3, r2
 8004182:	f043 0307 	orr.w	r3, r3, #7
 8004186:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	68fa      	ldr	r2, [r7, #12]
 800418c:	609a      	str	r2, [r3, #8]
}
 800418e:	bf00      	nop
 8004190:	3714      	adds	r7, #20
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr

0800419a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800419a:	b480      	push	{r7}
 800419c:	b087      	sub	sp, #28
 800419e:	af00      	add	r7, sp, #0
 80041a0:	60f8      	str	r0, [r7, #12]
 80041a2:	60b9      	str	r1, [r7, #8]
 80041a4:	607a      	str	r2, [r7, #4]
 80041a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80041b4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	021a      	lsls	r2, r3, #8
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	431a      	orrs	r2, r3
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	4313      	orrs	r3, r2
 80041c2:	697a      	ldr	r2, [r7, #20]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	697a      	ldr	r2, [r7, #20]
 80041cc:	609a      	str	r2, [r3, #8]
}
 80041ce:	bf00      	nop
 80041d0:	371c      	adds	r7, #28
 80041d2:	46bd      	mov	sp, r7
 80041d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d8:	4770      	bx	lr

080041da <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80041da:	b480      	push	{r7}
 80041dc:	b087      	sub	sp, #28
 80041de:	af00      	add	r7, sp, #0
 80041e0:	60f8      	str	r0, [r7, #12]
 80041e2:	60b9      	str	r1, [r7, #8]
 80041e4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	f003 031f 	and.w	r3, r3, #31
 80041ec:	2201      	movs	r2, #1
 80041ee:	fa02 f303 	lsl.w	r3, r2, r3
 80041f2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6a1a      	ldr	r2, [r3, #32]
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	43db      	mvns	r3, r3
 80041fc:	401a      	ands	r2, r3
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6a1a      	ldr	r2, [r3, #32]
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	f003 031f 	and.w	r3, r3, #31
 800420c:	6879      	ldr	r1, [r7, #4]
 800420e:	fa01 f303 	lsl.w	r3, r1, r3
 8004212:	431a      	orrs	r2, r3
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	621a      	str	r2, [r3, #32]
}
 8004218:	bf00      	nop
 800421a:	371c      	adds	r7, #28
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr

08004224 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004224:	b480      	push	{r7}
 8004226:	b085      	sub	sp, #20
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
 800422c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004234:	2b01      	cmp	r3, #1
 8004236:	d101      	bne.n	800423c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004238:	2302      	movs	r3, #2
 800423a:	e05a      	b.n	80042f2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2202      	movs	r2, #2
 8004248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004262:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	68fa      	ldr	r2, [r7, #12]
 800426a:	4313      	orrs	r3, r2
 800426c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68fa      	ldr	r2, [r7, #12]
 8004274:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a21      	ldr	r2, [pc, #132]	; (8004300 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d022      	beq.n	80042c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004288:	d01d      	beq.n	80042c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a1d      	ldr	r2, [pc, #116]	; (8004304 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d018      	beq.n	80042c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a1b      	ldr	r2, [pc, #108]	; (8004308 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d013      	beq.n	80042c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a1a      	ldr	r2, [pc, #104]	; (800430c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d00e      	beq.n	80042c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a18      	ldr	r2, [pc, #96]	; (8004310 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d009      	beq.n	80042c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a17      	ldr	r2, [pc, #92]	; (8004314 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d004      	beq.n	80042c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a15      	ldr	r2, [pc, #84]	; (8004318 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d10c      	bne.n	80042e0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80042cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	68ba      	ldr	r2, [r7, #8]
 80042d4:	4313      	orrs	r3, r2
 80042d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	68ba      	ldr	r2, [r7, #8]
 80042de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2201      	movs	r2, #1
 80042e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2200      	movs	r2, #0
 80042ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80042f0:	2300      	movs	r3, #0
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3714      	adds	r7, #20
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr
 80042fe:	bf00      	nop
 8004300:	40010000 	.word	0x40010000
 8004304:	40000400 	.word	0x40000400
 8004308:	40000800 	.word	0x40000800
 800430c:	40000c00 	.word	0x40000c00
 8004310:	40010400 	.word	0x40010400
 8004314:	40014000 	.word	0x40014000
 8004318:	40001800 	.word	0x40001800

0800431c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800431c:	b480      	push	{r7}
 800431e:	b083      	sub	sp, #12
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004324:	bf00      	nop
 8004326:	370c      	adds	r7, #12
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004330:	b480      	push	{r7}
 8004332:	b083      	sub	sp, #12
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004338:	bf00      	nop
 800433a:	370c      	adds	r7, #12
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr

08004344 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b082      	sub	sp, #8
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d101      	bne.n	8004356 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e03f      	b.n	80043d6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800435c:	b2db      	uxtb	r3, r3
 800435e:	2b00      	cmp	r3, #0
 8004360:	d106      	bne.n	8004370 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f7fd fcb4 	bl	8001cd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2224      	movs	r2, #36	; 0x24
 8004374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	68da      	ldr	r2, [r3, #12]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004386:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004388:	6878      	ldr	r0, [r7, #4]
 800438a:	f000 f929 	bl	80045e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	691a      	ldr	r2, [r3, #16]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800439c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	695a      	ldr	r2, [r3, #20]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80043ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	68da      	ldr	r2, [r3, #12]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80043bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2200      	movs	r2, #0
 80043c2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2220      	movs	r2, #32
 80043c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2220      	movs	r2, #32
 80043d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3708      	adds	r7, #8
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}

080043de <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043de:	b580      	push	{r7, lr}
 80043e0:	b08a      	sub	sp, #40	; 0x28
 80043e2:	af02      	add	r7, sp, #8
 80043e4:	60f8      	str	r0, [r7, #12]
 80043e6:	60b9      	str	r1, [r7, #8]
 80043e8:	603b      	str	r3, [r7, #0]
 80043ea:	4613      	mov	r3, r2
 80043ec:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80043ee:	2300      	movs	r3, #0
 80043f0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	2b20      	cmp	r3, #32
 80043fc:	d17c      	bne.n	80044f8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d002      	beq.n	800440a <HAL_UART_Transmit+0x2c>
 8004404:	88fb      	ldrh	r3, [r7, #6]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d101      	bne.n	800440e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e075      	b.n	80044fa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004414:	2b01      	cmp	r3, #1
 8004416:	d101      	bne.n	800441c <HAL_UART_Transmit+0x3e>
 8004418:	2302      	movs	r3, #2
 800441a:	e06e      	b.n	80044fa <HAL_UART_Transmit+0x11c>
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2200      	movs	r2, #0
 8004428:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2221      	movs	r2, #33	; 0x21
 800442e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004432:	f7fd fe19 	bl	8002068 <HAL_GetTick>
 8004436:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	88fa      	ldrh	r2, [r7, #6]
 800443c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	88fa      	ldrh	r2, [r7, #6]
 8004442:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800444c:	d108      	bne.n	8004460 <HAL_UART_Transmit+0x82>
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	691b      	ldr	r3, [r3, #16]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d104      	bne.n	8004460 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004456:	2300      	movs	r3, #0
 8004458:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	61bb      	str	r3, [r7, #24]
 800445e:	e003      	b.n	8004468 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004464:	2300      	movs	r3, #0
 8004466:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2200      	movs	r2, #0
 800446c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004470:	e02a      	b.n	80044c8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	9300      	str	r3, [sp, #0]
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	2200      	movs	r2, #0
 800447a:	2180      	movs	r1, #128	; 0x80
 800447c:	68f8      	ldr	r0, [r7, #12]
 800447e:	f000 f840 	bl	8004502 <UART_WaitOnFlagUntilTimeout>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d001      	beq.n	800448c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e036      	b.n	80044fa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800448c:	69fb      	ldr	r3, [r7, #28]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d10b      	bne.n	80044aa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004492:	69bb      	ldr	r3, [r7, #24]
 8004494:	881b      	ldrh	r3, [r3, #0]
 8004496:	461a      	mov	r2, r3
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	3302      	adds	r3, #2
 80044a6:	61bb      	str	r3, [r7, #24]
 80044a8:	e007      	b.n	80044ba <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80044aa:	69fb      	ldr	r3, [r7, #28]
 80044ac:	781a      	ldrb	r2, [r3, #0]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80044b4:	69fb      	ldr	r3, [r7, #28]
 80044b6:	3301      	adds	r3, #1
 80044b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044be:	b29b      	uxth	r3, r3
 80044c0:	3b01      	subs	r3, #1
 80044c2:	b29a      	uxth	r2, r3
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d1cf      	bne.n	8004472 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	9300      	str	r3, [sp, #0]
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	2200      	movs	r2, #0
 80044da:	2140      	movs	r1, #64	; 0x40
 80044dc:	68f8      	ldr	r0, [r7, #12]
 80044de:	f000 f810 	bl	8004502 <UART_WaitOnFlagUntilTimeout>
 80044e2:	4603      	mov	r3, r0
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d001      	beq.n	80044ec <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80044e8:	2303      	movs	r3, #3
 80044ea:	e006      	b.n	80044fa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2220      	movs	r2, #32
 80044f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80044f4:	2300      	movs	r3, #0
 80044f6:	e000      	b.n	80044fa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80044f8:	2302      	movs	r3, #2
  }
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3720      	adds	r7, #32
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}

08004502 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004502:	b580      	push	{r7, lr}
 8004504:	b090      	sub	sp, #64	; 0x40
 8004506:	af00      	add	r7, sp, #0
 8004508:	60f8      	str	r0, [r7, #12]
 800450a:	60b9      	str	r1, [r7, #8]
 800450c:	603b      	str	r3, [r7, #0]
 800450e:	4613      	mov	r3, r2
 8004510:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004512:	e050      	b.n	80045b6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004514:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004516:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800451a:	d04c      	beq.n	80045b6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800451c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800451e:	2b00      	cmp	r3, #0
 8004520:	d007      	beq.n	8004532 <UART_WaitOnFlagUntilTimeout+0x30>
 8004522:	f7fd fda1 	bl	8002068 <HAL_GetTick>
 8004526:	4602      	mov	r2, r0
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	1ad3      	subs	r3, r2, r3
 800452c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800452e:	429a      	cmp	r2, r3
 8004530:	d241      	bcs.n	80045b6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	330c      	adds	r3, #12
 8004538:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800453a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800453c:	e853 3f00 	ldrex	r3, [r3]
 8004540:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004544:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004548:	63fb      	str	r3, [r7, #60]	; 0x3c
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	330c      	adds	r3, #12
 8004550:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004552:	637a      	str	r2, [r7, #52]	; 0x34
 8004554:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004556:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004558:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800455a:	e841 2300 	strex	r3, r2, [r1]
 800455e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004562:	2b00      	cmp	r3, #0
 8004564:	d1e5      	bne.n	8004532 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	3314      	adds	r3, #20
 800456c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	e853 3f00 	ldrex	r3, [r3]
 8004574:	613b      	str	r3, [r7, #16]
   return(result);
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	f023 0301 	bic.w	r3, r3, #1
 800457c:	63bb      	str	r3, [r7, #56]	; 0x38
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	3314      	adds	r3, #20
 8004584:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004586:	623a      	str	r2, [r7, #32]
 8004588:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800458a:	69f9      	ldr	r1, [r7, #28]
 800458c:	6a3a      	ldr	r2, [r7, #32]
 800458e:	e841 2300 	strex	r3, r2, [r1]
 8004592:	61bb      	str	r3, [r7, #24]
   return(result);
 8004594:	69bb      	ldr	r3, [r7, #24]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d1e5      	bne.n	8004566 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2220      	movs	r2, #32
 800459e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2220      	movs	r2, #32
 80045a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2200      	movs	r2, #0
 80045ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80045b2:	2303      	movs	r3, #3
 80045b4:	e00f      	b.n	80045d6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	4013      	ands	r3, r2
 80045c0:	68ba      	ldr	r2, [r7, #8]
 80045c2:	429a      	cmp	r2, r3
 80045c4:	bf0c      	ite	eq
 80045c6:	2301      	moveq	r3, #1
 80045c8:	2300      	movne	r3, #0
 80045ca:	b2db      	uxtb	r3, r3
 80045cc:	461a      	mov	r2, r3
 80045ce:	79fb      	ldrb	r3, [r7, #7]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d09f      	beq.n	8004514 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80045d4:	2300      	movs	r3, #0
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3740      	adds	r7, #64	; 0x40
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
	...

080045e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045e4:	b0c0      	sub	sp, #256	; 0x100
 80045e6:	af00      	add	r7, sp, #0
 80045e8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	691b      	ldr	r3, [r3, #16]
 80045f4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80045f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045fc:	68d9      	ldr	r1, [r3, #12]
 80045fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	ea40 0301 	orr.w	r3, r0, r1
 8004608:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800460a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800460e:	689a      	ldr	r2, [r3, #8]
 8004610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004614:	691b      	ldr	r3, [r3, #16]
 8004616:	431a      	orrs	r2, r3
 8004618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800461c:	695b      	ldr	r3, [r3, #20]
 800461e:	431a      	orrs	r2, r3
 8004620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004624:	69db      	ldr	r3, [r3, #28]
 8004626:	4313      	orrs	r3, r2
 8004628:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800462c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004638:	f021 010c 	bic.w	r1, r1, #12
 800463c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004646:	430b      	orrs	r3, r1
 8004648:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800464a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	695b      	ldr	r3, [r3, #20]
 8004652:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004656:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800465a:	6999      	ldr	r1, [r3, #24]
 800465c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	ea40 0301 	orr.w	r3, r0, r1
 8004666:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	4b8f      	ldr	r3, [pc, #572]	; (80048ac <UART_SetConfig+0x2cc>)
 8004670:	429a      	cmp	r2, r3
 8004672:	d005      	beq.n	8004680 <UART_SetConfig+0xa0>
 8004674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	4b8d      	ldr	r3, [pc, #564]	; (80048b0 <UART_SetConfig+0x2d0>)
 800467c:	429a      	cmp	r2, r3
 800467e:	d104      	bne.n	800468a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004680:	f7fe fc0a 	bl	8002e98 <HAL_RCC_GetPCLK2Freq>
 8004684:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004688:	e003      	b.n	8004692 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800468a:	f7fe fbf1 	bl	8002e70 <HAL_RCC_GetPCLK1Freq>
 800468e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004692:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004696:	69db      	ldr	r3, [r3, #28]
 8004698:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800469c:	f040 810c 	bne.w	80048b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80046a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80046a4:	2200      	movs	r2, #0
 80046a6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80046aa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80046ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80046b2:	4622      	mov	r2, r4
 80046b4:	462b      	mov	r3, r5
 80046b6:	1891      	adds	r1, r2, r2
 80046b8:	65b9      	str	r1, [r7, #88]	; 0x58
 80046ba:	415b      	adcs	r3, r3
 80046bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80046be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80046c2:	4621      	mov	r1, r4
 80046c4:	eb12 0801 	adds.w	r8, r2, r1
 80046c8:	4629      	mov	r1, r5
 80046ca:	eb43 0901 	adc.w	r9, r3, r1
 80046ce:	f04f 0200 	mov.w	r2, #0
 80046d2:	f04f 0300 	mov.w	r3, #0
 80046d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046e2:	4690      	mov	r8, r2
 80046e4:	4699      	mov	r9, r3
 80046e6:	4623      	mov	r3, r4
 80046e8:	eb18 0303 	adds.w	r3, r8, r3
 80046ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80046f0:	462b      	mov	r3, r5
 80046f2:	eb49 0303 	adc.w	r3, r9, r3
 80046f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80046fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	2200      	movs	r2, #0
 8004702:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004706:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800470a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800470e:	460b      	mov	r3, r1
 8004710:	18db      	adds	r3, r3, r3
 8004712:	653b      	str	r3, [r7, #80]	; 0x50
 8004714:	4613      	mov	r3, r2
 8004716:	eb42 0303 	adc.w	r3, r2, r3
 800471a:	657b      	str	r3, [r7, #84]	; 0x54
 800471c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004720:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004724:	f7fc fa40 	bl	8000ba8 <__aeabi_uldivmod>
 8004728:	4602      	mov	r2, r0
 800472a:	460b      	mov	r3, r1
 800472c:	4b61      	ldr	r3, [pc, #388]	; (80048b4 <UART_SetConfig+0x2d4>)
 800472e:	fba3 2302 	umull	r2, r3, r3, r2
 8004732:	095b      	lsrs	r3, r3, #5
 8004734:	011c      	lsls	r4, r3, #4
 8004736:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800473a:	2200      	movs	r2, #0
 800473c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004740:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004744:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004748:	4642      	mov	r2, r8
 800474a:	464b      	mov	r3, r9
 800474c:	1891      	adds	r1, r2, r2
 800474e:	64b9      	str	r1, [r7, #72]	; 0x48
 8004750:	415b      	adcs	r3, r3
 8004752:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004754:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004758:	4641      	mov	r1, r8
 800475a:	eb12 0a01 	adds.w	sl, r2, r1
 800475e:	4649      	mov	r1, r9
 8004760:	eb43 0b01 	adc.w	fp, r3, r1
 8004764:	f04f 0200 	mov.w	r2, #0
 8004768:	f04f 0300 	mov.w	r3, #0
 800476c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004770:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004774:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004778:	4692      	mov	sl, r2
 800477a:	469b      	mov	fp, r3
 800477c:	4643      	mov	r3, r8
 800477e:	eb1a 0303 	adds.w	r3, sl, r3
 8004782:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004786:	464b      	mov	r3, r9
 8004788:	eb4b 0303 	adc.w	r3, fp, r3
 800478c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800479c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80047a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80047a4:	460b      	mov	r3, r1
 80047a6:	18db      	adds	r3, r3, r3
 80047a8:	643b      	str	r3, [r7, #64]	; 0x40
 80047aa:	4613      	mov	r3, r2
 80047ac:	eb42 0303 	adc.w	r3, r2, r3
 80047b0:	647b      	str	r3, [r7, #68]	; 0x44
 80047b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80047b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80047ba:	f7fc f9f5 	bl	8000ba8 <__aeabi_uldivmod>
 80047be:	4602      	mov	r2, r0
 80047c0:	460b      	mov	r3, r1
 80047c2:	4611      	mov	r1, r2
 80047c4:	4b3b      	ldr	r3, [pc, #236]	; (80048b4 <UART_SetConfig+0x2d4>)
 80047c6:	fba3 2301 	umull	r2, r3, r3, r1
 80047ca:	095b      	lsrs	r3, r3, #5
 80047cc:	2264      	movs	r2, #100	; 0x64
 80047ce:	fb02 f303 	mul.w	r3, r2, r3
 80047d2:	1acb      	subs	r3, r1, r3
 80047d4:	00db      	lsls	r3, r3, #3
 80047d6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80047da:	4b36      	ldr	r3, [pc, #216]	; (80048b4 <UART_SetConfig+0x2d4>)
 80047dc:	fba3 2302 	umull	r2, r3, r3, r2
 80047e0:	095b      	lsrs	r3, r3, #5
 80047e2:	005b      	lsls	r3, r3, #1
 80047e4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80047e8:	441c      	add	r4, r3
 80047ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80047ee:	2200      	movs	r2, #0
 80047f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80047f4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80047f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80047fc:	4642      	mov	r2, r8
 80047fe:	464b      	mov	r3, r9
 8004800:	1891      	adds	r1, r2, r2
 8004802:	63b9      	str	r1, [r7, #56]	; 0x38
 8004804:	415b      	adcs	r3, r3
 8004806:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004808:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800480c:	4641      	mov	r1, r8
 800480e:	1851      	adds	r1, r2, r1
 8004810:	6339      	str	r1, [r7, #48]	; 0x30
 8004812:	4649      	mov	r1, r9
 8004814:	414b      	adcs	r3, r1
 8004816:	637b      	str	r3, [r7, #52]	; 0x34
 8004818:	f04f 0200 	mov.w	r2, #0
 800481c:	f04f 0300 	mov.w	r3, #0
 8004820:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004824:	4659      	mov	r1, fp
 8004826:	00cb      	lsls	r3, r1, #3
 8004828:	4651      	mov	r1, sl
 800482a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800482e:	4651      	mov	r1, sl
 8004830:	00ca      	lsls	r2, r1, #3
 8004832:	4610      	mov	r0, r2
 8004834:	4619      	mov	r1, r3
 8004836:	4603      	mov	r3, r0
 8004838:	4642      	mov	r2, r8
 800483a:	189b      	adds	r3, r3, r2
 800483c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004840:	464b      	mov	r3, r9
 8004842:	460a      	mov	r2, r1
 8004844:	eb42 0303 	adc.w	r3, r2, r3
 8004848:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800484c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004858:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800485c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004860:	460b      	mov	r3, r1
 8004862:	18db      	adds	r3, r3, r3
 8004864:	62bb      	str	r3, [r7, #40]	; 0x28
 8004866:	4613      	mov	r3, r2
 8004868:	eb42 0303 	adc.w	r3, r2, r3
 800486c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800486e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004872:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004876:	f7fc f997 	bl	8000ba8 <__aeabi_uldivmod>
 800487a:	4602      	mov	r2, r0
 800487c:	460b      	mov	r3, r1
 800487e:	4b0d      	ldr	r3, [pc, #52]	; (80048b4 <UART_SetConfig+0x2d4>)
 8004880:	fba3 1302 	umull	r1, r3, r3, r2
 8004884:	095b      	lsrs	r3, r3, #5
 8004886:	2164      	movs	r1, #100	; 0x64
 8004888:	fb01 f303 	mul.w	r3, r1, r3
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	00db      	lsls	r3, r3, #3
 8004890:	3332      	adds	r3, #50	; 0x32
 8004892:	4a08      	ldr	r2, [pc, #32]	; (80048b4 <UART_SetConfig+0x2d4>)
 8004894:	fba2 2303 	umull	r2, r3, r2, r3
 8004898:	095b      	lsrs	r3, r3, #5
 800489a:	f003 0207 	and.w	r2, r3, #7
 800489e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4422      	add	r2, r4
 80048a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80048a8:	e105      	b.n	8004ab6 <UART_SetConfig+0x4d6>
 80048aa:	bf00      	nop
 80048ac:	40011000 	.word	0x40011000
 80048b0:	40011400 	.word	0x40011400
 80048b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80048b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80048bc:	2200      	movs	r2, #0
 80048be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80048c2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80048c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80048ca:	4642      	mov	r2, r8
 80048cc:	464b      	mov	r3, r9
 80048ce:	1891      	adds	r1, r2, r2
 80048d0:	6239      	str	r1, [r7, #32]
 80048d2:	415b      	adcs	r3, r3
 80048d4:	627b      	str	r3, [r7, #36]	; 0x24
 80048d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80048da:	4641      	mov	r1, r8
 80048dc:	1854      	adds	r4, r2, r1
 80048de:	4649      	mov	r1, r9
 80048e0:	eb43 0501 	adc.w	r5, r3, r1
 80048e4:	f04f 0200 	mov.w	r2, #0
 80048e8:	f04f 0300 	mov.w	r3, #0
 80048ec:	00eb      	lsls	r3, r5, #3
 80048ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048f2:	00e2      	lsls	r2, r4, #3
 80048f4:	4614      	mov	r4, r2
 80048f6:	461d      	mov	r5, r3
 80048f8:	4643      	mov	r3, r8
 80048fa:	18e3      	adds	r3, r4, r3
 80048fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004900:	464b      	mov	r3, r9
 8004902:	eb45 0303 	adc.w	r3, r5, r3
 8004906:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800490a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	2200      	movs	r2, #0
 8004912:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004916:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800491a:	f04f 0200 	mov.w	r2, #0
 800491e:	f04f 0300 	mov.w	r3, #0
 8004922:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004926:	4629      	mov	r1, r5
 8004928:	008b      	lsls	r3, r1, #2
 800492a:	4621      	mov	r1, r4
 800492c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004930:	4621      	mov	r1, r4
 8004932:	008a      	lsls	r2, r1, #2
 8004934:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004938:	f7fc f936 	bl	8000ba8 <__aeabi_uldivmod>
 800493c:	4602      	mov	r2, r0
 800493e:	460b      	mov	r3, r1
 8004940:	4b60      	ldr	r3, [pc, #384]	; (8004ac4 <UART_SetConfig+0x4e4>)
 8004942:	fba3 2302 	umull	r2, r3, r3, r2
 8004946:	095b      	lsrs	r3, r3, #5
 8004948:	011c      	lsls	r4, r3, #4
 800494a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800494e:	2200      	movs	r2, #0
 8004950:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004954:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004958:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800495c:	4642      	mov	r2, r8
 800495e:	464b      	mov	r3, r9
 8004960:	1891      	adds	r1, r2, r2
 8004962:	61b9      	str	r1, [r7, #24]
 8004964:	415b      	adcs	r3, r3
 8004966:	61fb      	str	r3, [r7, #28]
 8004968:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800496c:	4641      	mov	r1, r8
 800496e:	1851      	adds	r1, r2, r1
 8004970:	6139      	str	r1, [r7, #16]
 8004972:	4649      	mov	r1, r9
 8004974:	414b      	adcs	r3, r1
 8004976:	617b      	str	r3, [r7, #20]
 8004978:	f04f 0200 	mov.w	r2, #0
 800497c:	f04f 0300 	mov.w	r3, #0
 8004980:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004984:	4659      	mov	r1, fp
 8004986:	00cb      	lsls	r3, r1, #3
 8004988:	4651      	mov	r1, sl
 800498a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800498e:	4651      	mov	r1, sl
 8004990:	00ca      	lsls	r2, r1, #3
 8004992:	4610      	mov	r0, r2
 8004994:	4619      	mov	r1, r3
 8004996:	4603      	mov	r3, r0
 8004998:	4642      	mov	r2, r8
 800499a:	189b      	adds	r3, r3, r2
 800499c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80049a0:	464b      	mov	r3, r9
 80049a2:	460a      	mov	r2, r1
 80049a4:	eb42 0303 	adc.w	r3, r2, r3
 80049a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80049ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	2200      	movs	r2, #0
 80049b4:	67bb      	str	r3, [r7, #120]	; 0x78
 80049b6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80049b8:	f04f 0200 	mov.w	r2, #0
 80049bc:	f04f 0300 	mov.w	r3, #0
 80049c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80049c4:	4649      	mov	r1, r9
 80049c6:	008b      	lsls	r3, r1, #2
 80049c8:	4641      	mov	r1, r8
 80049ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80049ce:	4641      	mov	r1, r8
 80049d0:	008a      	lsls	r2, r1, #2
 80049d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80049d6:	f7fc f8e7 	bl	8000ba8 <__aeabi_uldivmod>
 80049da:	4602      	mov	r2, r0
 80049dc:	460b      	mov	r3, r1
 80049de:	4b39      	ldr	r3, [pc, #228]	; (8004ac4 <UART_SetConfig+0x4e4>)
 80049e0:	fba3 1302 	umull	r1, r3, r3, r2
 80049e4:	095b      	lsrs	r3, r3, #5
 80049e6:	2164      	movs	r1, #100	; 0x64
 80049e8:	fb01 f303 	mul.w	r3, r1, r3
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	011b      	lsls	r3, r3, #4
 80049f0:	3332      	adds	r3, #50	; 0x32
 80049f2:	4a34      	ldr	r2, [pc, #208]	; (8004ac4 <UART_SetConfig+0x4e4>)
 80049f4:	fba2 2303 	umull	r2, r3, r2, r3
 80049f8:	095b      	lsrs	r3, r3, #5
 80049fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80049fe:	441c      	add	r4, r3
 8004a00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a04:	2200      	movs	r2, #0
 8004a06:	673b      	str	r3, [r7, #112]	; 0x70
 8004a08:	677a      	str	r2, [r7, #116]	; 0x74
 8004a0a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004a0e:	4642      	mov	r2, r8
 8004a10:	464b      	mov	r3, r9
 8004a12:	1891      	adds	r1, r2, r2
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	415b      	adcs	r3, r3
 8004a18:	60fb      	str	r3, [r7, #12]
 8004a1a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a1e:	4641      	mov	r1, r8
 8004a20:	1851      	adds	r1, r2, r1
 8004a22:	6039      	str	r1, [r7, #0]
 8004a24:	4649      	mov	r1, r9
 8004a26:	414b      	adcs	r3, r1
 8004a28:	607b      	str	r3, [r7, #4]
 8004a2a:	f04f 0200 	mov.w	r2, #0
 8004a2e:	f04f 0300 	mov.w	r3, #0
 8004a32:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004a36:	4659      	mov	r1, fp
 8004a38:	00cb      	lsls	r3, r1, #3
 8004a3a:	4651      	mov	r1, sl
 8004a3c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a40:	4651      	mov	r1, sl
 8004a42:	00ca      	lsls	r2, r1, #3
 8004a44:	4610      	mov	r0, r2
 8004a46:	4619      	mov	r1, r3
 8004a48:	4603      	mov	r3, r0
 8004a4a:	4642      	mov	r2, r8
 8004a4c:	189b      	adds	r3, r3, r2
 8004a4e:	66bb      	str	r3, [r7, #104]	; 0x68
 8004a50:	464b      	mov	r3, r9
 8004a52:	460a      	mov	r2, r1
 8004a54:	eb42 0303 	adc.w	r3, r2, r3
 8004a58:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004a5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	663b      	str	r3, [r7, #96]	; 0x60
 8004a64:	667a      	str	r2, [r7, #100]	; 0x64
 8004a66:	f04f 0200 	mov.w	r2, #0
 8004a6a:	f04f 0300 	mov.w	r3, #0
 8004a6e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004a72:	4649      	mov	r1, r9
 8004a74:	008b      	lsls	r3, r1, #2
 8004a76:	4641      	mov	r1, r8
 8004a78:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a7c:	4641      	mov	r1, r8
 8004a7e:	008a      	lsls	r2, r1, #2
 8004a80:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004a84:	f7fc f890 	bl	8000ba8 <__aeabi_uldivmod>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	460b      	mov	r3, r1
 8004a8c:	4b0d      	ldr	r3, [pc, #52]	; (8004ac4 <UART_SetConfig+0x4e4>)
 8004a8e:	fba3 1302 	umull	r1, r3, r3, r2
 8004a92:	095b      	lsrs	r3, r3, #5
 8004a94:	2164      	movs	r1, #100	; 0x64
 8004a96:	fb01 f303 	mul.w	r3, r1, r3
 8004a9a:	1ad3      	subs	r3, r2, r3
 8004a9c:	011b      	lsls	r3, r3, #4
 8004a9e:	3332      	adds	r3, #50	; 0x32
 8004aa0:	4a08      	ldr	r2, [pc, #32]	; (8004ac4 <UART_SetConfig+0x4e4>)
 8004aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa6:	095b      	lsrs	r3, r3, #5
 8004aa8:	f003 020f 	and.w	r2, r3, #15
 8004aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4422      	add	r2, r4
 8004ab4:	609a      	str	r2, [r3, #8]
}
 8004ab6:	bf00      	nop
 8004ab8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004abc:	46bd      	mov	sp, r7
 8004abe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ac2:	bf00      	nop
 8004ac4:	51eb851f 	.word	0x51eb851f

08004ac8 <__errno>:
 8004ac8:	4b01      	ldr	r3, [pc, #4]	; (8004ad0 <__errno+0x8>)
 8004aca:	6818      	ldr	r0, [r3, #0]
 8004acc:	4770      	bx	lr
 8004ace:	bf00      	nop
 8004ad0:	2000000c 	.word	0x2000000c

08004ad4 <__libc_init_array>:
 8004ad4:	b570      	push	{r4, r5, r6, lr}
 8004ad6:	4d0d      	ldr	r5, [pc, #52]	; (8004b0c <__libc_init_array+0x38>)
 8004ad8:	4c0d      	ldr	r4, [pc, #52]	; (8004b10 <__libc_init_array+0x3c>)
 8004ada:	1b64      	subs	r4, r4, r5
 8004adc:	10a4      	asrs	r4, r4, #2
 8004ade:	2600      	movs	r6, #0
 8004ae0:	42a6      	cmp	r6, r4
 8004ae2:	d109      	bne.n	8004af8 <__libc_init_array+0x24>
 8004ae4:	4d0b      	ldr	r5, [pc, #44]	; (8004b14 <__libc_init_array+0x40>)
 8004ae6:	4c0c      	ldr	r4, [pc, #48]	; (8004b18 <__libc_init_array+0x44>)
 8004ae8:	f002 fd4e 	bl	8007588 <_init>
 8004aec:	1b64      	subs	r4, r4, r5
 8004aee:	10a4      	asrs	r4, r4, #2
 8004af0:	2600      	movs	r6, #0
 8004af2:	42a6      	cmp	r6, r4
 8004af4:	d105      	bne.n	8004b02 <__libc_init_array+0x2e>
 8004af6:	bd70      	pop	{r4, r5, r6, pc}
 8004af8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004afc:	4798      	blx	r3
 8004afe:	3601      	adds	r6, #1
 8004b00:	e7ee      	b.n	8004ae0 <__libc_init_array+0xc>
 8004b02:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b06:	4798      	blx	r3
 8004b08:	3601      	adds	r6, #1
 8004b0a:	e7f2      	b.n	8004af2 <__libc_init_array+0x1e>
 8004b0c:	080079a4 	.word	0x080079a4
 8004b10:	080079a4 	.word	0x080079a4
 8004b14:	080079a4 	.word	0x080079a4
 8004b18:	080079a8 	.word	0x080079a8

08004b1c <memset>:
 8004b1c:	4402      	add	r2, r0
 8004b1e:	4603      	mov	r3, r0
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d100      	bne.n	8004b26 <memset+0xa>
 8004b24:	4770      	bx	lr
 8004b26:	f803 1b01 	strb.w	r1, [r3], #1
 8004b2a:	e7f9      	b.n	8004b20 <memset+0x4>

08004b2c <__cvt>:
 8004b2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b30:	ec55 4b10 	vmov	r4, r5, d0
 8004b34:	2d00      	cmp	r5, #0
 8004b36:	460e      	mov	r6, r1
 8004b38:	4619      	mov	r1, r3
 8004b3a:	462b      	mov	r3, r5
 8004b3c:	bfbb      	ittet	lt
 8004b3e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004b42:	461d      	movlt	r5, r3
 8004b44:	2300      	movge	r3, #0
 8004b46:	232d      	movlt	r3, #45	; 0x2d
 8004b48:	700b      	strb	r3, [r1, #0]
 8004b4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b4c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004b50:	4691      	mov	r9, r2
 8004b52:	f023 0820 	bic.w	r8, r3, #32
 8004b56:	bfbc      	itt	lt
 8004b58:	4622      	movlt	r2, r4
 8004b5a:	4614      	movlt	r4, r2
 8004b5c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004b60:	d005      	beq.n	8004b6e <__cvt+0x42>
 8004b62:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004b66:	d100      	bne.n	8004b6a <__cvt+0x3e>
 8004b68:	3601      	adds	r6, #1
 8004b6a:	2102      	movs	r1, #2
 8004b6c:	e000      	b.n	8004b70 <__cvt+0x44>
 8004b6e:	2103      	movs	r1, #3
 8004b70:	ab03      	add	r3, sp, #12
 8004b72:	9301      	str	r3, [sp, #4]
 8004b74:	ab02      	add	r3, sp, #8
 8004b76:	9300      	str	r3, [sp, #0]
 8004b78:	ec45 4b10 	vmov	d0, r4, r5
 8004b7c:	4653      	mov	r3, sl
 8004b7e:	4632      	mov	r2, r6
 8004b80:	f000 fce2 	bl	8005548 <_dtoa_r>
 8004b84:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004b88:	4607      	mov	r7, r0
 8004b8a:	d102      	bne.n	8004b92 <__cvt+0x66>
 8004b8c:	f019 0f01 	tst.w	r9, #1
 8004b90:	d022      	beq.n	8004bd8 <__cvt+0xac>
 8004b92:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004b96:	eb07 0906 	add.w	r9, r7, r6
 8004b9a:	d110      	bne.n	8004bbe <__cvt+0x92>
 8004b9c:	783b      	ldrb	r3, [r7, #0]
 8004b9e:	2b30      	cmp	r3, #48	; 0x30
 8004ba0:	d10a      	bne.n	8004bb8 <__cvt+0x8c>
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	4620      	mov	r0, r4
 8004ba8:	4629      	mov	r1, r5
 8004baa:	f7fb ff8d 	bl	8000ac8 <__aeabi_dcmpeq>
 8004bae:	b918      	cbnz	r0, 8004bb8 <__cvt+0x8c>
 8004bb0:	f1c6 0601 	rsb	r6, r6, #1
 8004bb4:	f8ca 6000 	str.w	r6, [sl]
 8004bb8:	f8da 3000 	ldr.w	r3, [sl]
 8004bbc:	4499      	add	r9, r3
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	4620      	mov	r0, r4
 8004bc4:	4629      	mov	r1, r5
 8004bc6:	f7fb ff7f 	bl	8000ac8 <__aeabi_dcmpeq>
 8004bca:	b108      	cbz	r0, 8004bd0 <__cvt+0xa4>
 8004bcc:	f8cd 900c 	str.w	r9, [sp, #12]
 8004bd0:	2230      	movs	r2, #48	; 0x30
 8004bd2:	9b03      	ldr	r3, [sp, #12]
 8004bd4:	454b      	cmp	r3, r9
 8004bd6:	d307      	bcc.n	8004be8 <__cvt+0xbc>
 8004bd8:	9b03      	ldr	r3, [sp, #12]
 8004bda:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004bdc:	1bdb      	subs	r3, r3, r7
 8004bde:	4638      	mov	r0, r7
 8004be0:	6013      	str	r3, [r2, #0]
 8004be2:	b004      	add	sp, #16
 8004be4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004be8:	1c59      	adds	r1, r3, #1
 8004bea:	9103      	str	r1, [sp, #12]
 8004bec:	701a      	strb	r2, [r3, #0]
 8004bee:	e7f0      	b.n	8004bd2 <__cvt+0xa6>

08004bf0 <__exponent>:
 8004bf0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	2900      	cmp	r1, #0
 8004bf6:	bfb8      	it	lt
 8004bf8:	4249      	neglt	r1, r1
 8004bfa:	f803 2b02 	strb.w	r2, [r3], #2
 8004bfe:	bfb4      	ite	lt
 8004c00:	222d      	movlt	r2, #45	; 0x2d
 8004c02:	222b      	movge	r2, #43	; 0x2b
 8004c04:	2909      	cmp	r1, #9
 8004c06:	7042      	strb	r2, [r0, #1]
 8004c08:	dd2a      	ble.n	8004c60 <__exponent+0x70>
 8004c0a:	f10d 0407 	add.w	r4, sp, #7
 8004c0e:	46a4      	mov	ip, r4
 8004c10:	270a      	movs	r7, #10
 8004c12:	46a6      	mov	lr, r4
 8004c14:	460a      	mov	r2, r1
 8004c16:	fb91 f6f7 	sdiv	r6, r1, r7
 8004c1a:	fb07 1516 	mls	r5, r7, r6, r1
 8004c1e:	3530      	adds	r5, #48	; 0x30
 8004c20:	2a63      	cmp	r2, #99	; 0x63
 8004c22:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8004c26:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004c2a:	4631      	mov	r1, r6
 8004c2c:	dcf1      	bgt.n	8004c12 <__exponent+0x22>
 8004c2e:	3130      	adds	r1, #48	; 0x30
 8004c30:	f1ae 0502 	sub.w	r5, lr, #2
 8004c34:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004c38:	1c44      	adds	r4, r0, #1
 8004c3a:	4629      	mov	r1, r5
 8004c3c:	4561      	cmp	r1, ip
 8004c3e:	d30a      	bcc.n	8004c56 <__exponent+0x66>
 8004c40:	f10d 0209 	add.w	r2, sp, #9
 8004c44:	eba2 020e 	sub.w	r2, r2, lr
 8004c48:	4565      	cmp	r5, ip
 8004c4a:	bf88      	it	hi
 8004c4c:	2200      	movhi	r2, #0
 8004c4e:	4413      	add	r3, r2
 8004c50:	1a18      	subs	r0, r3, r0
 8004c52:	b003      	add	sp, #12
 8004c54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004c5a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004c5e:	e7ed      	b.n	8004c3c <__exponent+0x4c>
 8004c60:	2330      	movs	r3, #48	; 0x30
 8004c62:	3130      	adds	r1, #48	; 0x30
 8004c64:	7083      	strb	r3, [r0, #2]
 8004c66:	70c1      	strb	r1, [r0, #3]
 8004c68:	1d03      	adds	r3, r0, #4
 8004c6a:	e7f1      	b.n	8004c50 <__exponent+0x60>

08004c6c <_printf_float>:
 8004c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c70:	ed2d 8b02 	vpush	{d8}
 8004c74:	b08d      	sub	sp, #52	; 0x34
 8004c76:	460c      	mov	r4, r1
 8004c78:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004c7c:	4616      	mov	r6, r2
 8004c7e:	461f      	mov	r7, r3
 8004c80:	4605      	mov	r5, r0
 8004c82:	f001 fb45 	bl	8006310 <_localeconv_r>
 8004c86:	f8d0 a000 	ldr.w	sl, [r0]
 8004c8a:	4650      	mov	r0, sl
 8004c8c:	f7fb faa0 	bl	80001d0 <strlen>
 8004c90:	2300      	movs	r3, #0
 8004c92:	930a      	str	r3, [sp, #40]	; 0x28
 8004c94:	6823      	ldr	r3, [r4, #0]
 8004c96:	9305      	str	r3, [sp, #20]
 8004c98:	f8d8 3000 	ldr.w	r3, [r8]
 8004c9c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004ca0:	3307      	adds	r3, #7
 8004ca2:	f023 0307 	bic.w	r3, r3, #7
 8004ca6:	f103 0208 	add.w	r2, r3, #8
 8004caa:	f8c8 2000 	str.w	r2, [r8]
 8004cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cb2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004cb6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004cba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004cbe:	9307      	str	r3, [sp, #28]
 8004cc0:	f8cd 8018 	str.w	r8, [sp, #24]
 8004cc4:	ee08 0a10 	vmov	s16, r0
 8004cc8:	4b9f      	ldr	r3, [pc, #636]	; (8004f48 <_printf_float+0x2dc>)
 8004cca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004cce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004cd2:	f7fb ff2b 	bl	8000b2c <__aeabi_dcmpun>
 8004cd6:	bb88      	cbnz	r0, 8004d3c <_printf_float+0xd0>
 8004cd8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004cdc:	4b9a      	ldr	r3, [pc, #616]	; (8004f48 <_printf_float+0x2dc>)
 8004cde:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004ce2:	f7fb ff05 	bl	8000af0 <__aeabi_dcmple>
 8004ce6:	bb48      	cbnz	r0, 8004d3c <_printf_float+0xd0>
 8004ce8:	2200      	movs	r2, #0
 8004cea:	2300      	movs	r3, #0
 8004cec:	4640      	mov	r0, r8
 8004cee:	4649      	mov	r1, r9
 8004cf0:	f7fb fef4 	bl	8000adc <__aeabi_dcmplt>
 8004cf4:	b110      	cbz	r0, 8004cfc <_printf_float+0x90>
 8004cf6:	232d      	movs	r3, #45	; 0x2d
 8004cf8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004cfc:	4b93      	ldr	r3, [pc, #588]	; (8004f4c <_printf_float+0x2e0>)
 8004cfe:	4894      	ldr	r0, [pc, #592]	; (8004f50 <_printf_float+0x2e4>)
 8004d00:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004d04:	bf94      	ite	ls
 8004d06:	4698      	movls	r8, r3
 8004d08:	4680      	movhi	r8, r0
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	6123      	str	r3, [r4, #16]
 8004d0e:	9b05      	ldr	r3, [sp, #20]
 8004d10:	f023 0204 	bic.w	r2, r3, #4
 8004d14:	6022      	str	r2, [r4, #0]
 8004d16:	f04f 0900 	mov.w	r9, #0
 8004d1a:	9700      	str	r7, [sp, #0]
 8004d1c:	4633      	mov	r3, r6
 8004d1e:	aa0b      	add	r2, sp, #44	; 0x2c
 8004d20:	4621      	mov	r1, r4
 8004d22:	4628      	mov	r0, r5
 8004d24:	f000 f9d8 	bl	80050d8 <_printf_common>
 8004d28:	3001      	adds	r0, #1
 8004d2a:	f040 8090 	bne.w	8004e4e <_printf_float+0x1e2>
 8004d2e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d32:	b00d      	add	sp, #52	; 0x34
 8004d34:	ecbd 8b02 	vpop	{d8}
 8004d38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d3c:	4642      	mov	r2, r8
 8004d3e:	464b      	mov	r3, r9
 8004d40:	4640      	mov	r0, r8
 8004d42:	4649      	mov	r1, r9
 8004d44:	f7fb fef2 	bl	8000b2c <__aeabi_dcmpun>
 8004d48:	b140      	cbz	r0, 8004d5c <_printf_float+0xf0>
 8004d4a:	464b      	mov	r3, r9
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	bfbc      	itt	lt
 8004d50:	232d      	movlt	r3, #45	; 0x2d
 8004d52:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004d56:	487f      	ldr	r0, [pc, #508]	; (8004f54 <_printf_float+0x2e8>)
 8004d58:	4b7f      	ldr	r3, [pc, #508]	; (8004f58 <_printf_float+0x2ec>)
 8004d5a:	e7d1      	b.n	8004d00 <_printf_float+0x94>
 8004d5c:	6863      	ldr	r3, [r4, #4]
 8004d5e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004d62:	9206      	str	r2, [sp, #24]
 8004d64:	1c5a      	adds	r2, r3, #1
 8004d66:	d13f      	bne.n	8004de8 <_printf_float+0x17c>
 8004d68:	2306      	movs	r3, #6
 8004d6a:	6063      	str	r3, [r4, #4]
 8004d6c:	9b05      	ldr	r3, [sp, #20]
 8004d6e:	6861      	ldr	r1, [r4, #4]
 8004d70:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004d74:	2300      	movs	r3, #0
 8004d76:	9303      	str	r3, [sp, #12]
 8004d78:	ab0a      	add	r3, sp, #40	; 0x28
 8004d7a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004d7e:	ab09      	add	r3, sp, #36	; 0x24
 8004d80:	ec49 8b10 	vmov	d0, r8, r9
 8004d84:	9300      	str	r3, [sp, #0]
 8004d86:	6022      	str	r2, [r4, #0]
 8004d88:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004d8c:	4628      	mov	r0, r5
 8004d8e:	f7ff fecd 	bl	8004b2c <__cvt>
 8004d92:	9b06      	ldr	r3, [sp, #24]
 8004d94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004d96:	2b47      	cmp	r3, #71	; 0x47
 8004d98:	4680      	mov	r8, r0
 8004d9a:	d108      	bne.n	8004dae <_printf_float+0x142>
 8004d9c:	1cc8      	adds	r0, r1, #3
 8004d9e:	db02      	blt.n	8004da6 <_printf_float+0x13a>
 8004da0:	6863      	ldr	r3, [r4, #4]
 8004da2:	4299      	cmp	r1, r3
 8004da4:	dd41      	ble.n	8004e2a <_printf_float+0x1be>
 8004da6:	f1ab 0b02 	sub.w	fp, fp, #2
 8004daa:	fa5f fb8b 	uxtb.w	fp, fp
 8004dae:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004db2:	d820      	bhi.n	8004df6 <_printf_float+0x18a>
 8004db4:	3901      	subs	r1, #1
 8004db6:	465a      	mov	r2, fp
 8004db8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004dbc:	9109      	str	r1, [sp, #36]	; 0x24
 8004dbe:	f7ff ff17 	bl	8004bf0 <__exponent>
 8004dc2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004dc4:	1813      	adds	r3, r2, r0
 8004dc6:	2a01      	cmp	r2, #1
 8004dc8:	4681      	mov	r9, r0
 8004dca:	6123      	str	r3, [r4, #16]
 8004dcc:	dc02      	bgt.n	8004dd4 <_printf_float+0x168>
 8004dce:	6822      	ldr	r2, [r4, #0]
 8004dd0:	07d2      	lsls	r2, r2, #31
 8004dd2:	d501      	bpl.n	8004dd8 <_printf_float+0x16c>
 8004dd4:	3301      	adds	r3, #1
 8004dd6:	6123      	str	r3, [r4, #16]
 8004dd8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d09c      	beq.n	8004d1a <_printf_float+0xae>
 8004de0:	232d      	movs	r3, #45	; 0x2d
 8004de2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004de6:	e798      	b.n	8004d1a <_printf_float+0xae>
 8004de8:	9a06      	ldr	r2, [sp, #24]
 8004dea:	2a47      	cmp	r2, #71	; 0x47
 8004dec:	d1be      	bne.n	8004d6c <_printf_float+0x100>
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d1bc      	bne.n	8004d6c <_printf_float+0x100>
 8004df2:	2301      	movs	r3, #1
 8004df4:	e7b9      	b.n	8004d6a <_printf_float+0xfe>
 8004df6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004dfa:	d118      	bne.n	8004e2e <_printf_float+0x1c2>
 8004dfc:	2900      	cmp	r1, #0
 8004dfe:	6863      	ldr	r3, [r4, #4]
 8004e00:	dd0b      	ble.n	8004e1a <_printf_float+0x1ae>
 8004e02:	6121      	str	r1, [r4, #16]
 8004e04:	b913      	cbnz	r3, 8004e0c <_printf_float+0x1a0>
 8004e06:	6822      	ldr	r2, [r4, #0]
 8004e08:	07d0      	lsls	r0, r2, #31
 8004e0a:	d502      	bpl.n	8004e12 <_printf_float+0x1a6>
 8004e0c:	3301      	adds	r3, #1
 8004e0e:	440b      	add	r3, r1
 8004e10:	6123      	str	r3, [r4, #16]
 8004e12:	65a1      	str	r1, [r4, #88]	; 0x58
 8004e14:	f04f 0900 	mov.w	r9, #0
 8004e18:	e7de      	b.n	8004dd8 <_printf_float+0x16c>
 8004e1a:	b913      	cbnz	r3, 8004e22 <_printf_float+0x1b6>
 8004e1c:	6822      	ldr	r2, [r4, #0]
 8004e1e:	07d2      	lsls	r2, r2, #31
 8004e20:	d501      	bpl.n	8004e26 <_printf_float+0x1ba>
 8004e22:	3302      	adds	r3, #2
 8004e24:	e7f4      	b.n	8004e10 <_printf_float+0x1a4>
 8004e26:	2301      	movs	r3, #1
 8004e28:	e7f2      	b.n	8004e10 <_printf_float+0x1a4>
 8004e2a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004e2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e30:	4299      	cmp	r1, r3
 8004e32:	db05      	blt.n	8004e40 <_printf_float+0x1d4>
 8004e34:	6823      	ldr	r3, [r4, #0]
 8004e36:	6121      	str	r1, [r4, #16]
 8004e38:	07d8      	lsls	r0, r3, #31
 8004e3a:	d5ea      	bpl.n	8004e12 <_printf_float+0x1a6>
 8004e3c:	1c4b      	adds	r3, r1, #1
 8004e3e:	e7e7      	b.n	8004e10 <_printf_float+0x1a4>
 8004e40:	2900      	cmp	r1, #0
 8004e42:	bfd4      	ite	le
 8004e44:	f1c1 0202 	rsble	r2, r1, #2
 8004e48:	2201      	movgt	r2, #1
 8004e4a:	4413      	add	r3, r2
 8004e4c:	e7e0      	b.n	8004e10 <_printf_float+0x1a4>
 8004e4e:	6823      	ldr	r3, [r4, #0]
 8004e50:	055a      	lsls	r2, r3, #21
 8004e52:	d407      	bmi.n	8004e64 <_printf_float+0x1f8>
 8004e54:	6923      	ldr	r3, [r4, #16]
 8004e56:	4642      	mov	r2, r8
 8004e58:	4631      	mov	r1, r6
 8004e5a:	4628      	mov	r0, r5
 8004e5c:	47b8      	blx	r7
 8004e5e:	3001      	adds	r0, #1
 8004e60:	d12c      	bne.n	8004ebc <_printf_float+0x250>
 8004e62:	e764      	b.n	8004d2e <_printf_float+0xc2>
 8004e64:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004e68:	f240 80e0 	bls.w	800502c <_printf_float+0x3c0>
 8004e6c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004e70:	2200      	movs	r2, #0
 8004e72:	2300      	movs	r3, #0
 8004e74:	f7fb fe28 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e78:	2800      	cmp	r0, #0
 8004e7a:	d034      	beq.n	8004ee6 <_printf_float+0x27a>
 8004e7c:	4a37      	ldr	r2, [pc, #220]	; (8004f5c <_printf_float+0x2f0>)
 8004e7e:	2301      	movs	r3, #1
 8004e80:	4631      	mov	r1, r6
 8004e82:	4628      	mov	r0, r5
 8004e84:	47b8      	blx	r7
 8004e86:	3001      	adds	r0, #1
 8004e88:	f43f af51 	beq.w	8004d2e <_printf_float+0xc2>
 8004e8c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004e90:	429a      	cmp	r2, r3
 8004e92:	db02      	blt.n	8004e9a <_printf_float+0x22e>
 8004e94:	6823      	ldr	r3, [r4, #0]
 8004e96:	07d8      	lsls	r0, r3, #31
 8004e98:	d510      	bpl.n	8004ebc <_printf_float+0x250>
 8004e9a:	ee18 3a10 	vmov	r3, s16
 8004e9e:	4652      	mov	r2, sl
 8004ea0:	4631      	mov	r1, r6
 8004ea2:	4628      	mov	r0, r5
 8004ea4:	47b8      	blx	r7
 8004ea6:	3001      	adds	r0, #1
 8004ea8:	f43f af41 	beq.w	8004d2e <_printf_float+0xc2>
 8004eac:	f04f 0800 	mov.w	r8, #0
 8004eb0:	f104 091a 	add.w	r9, r4, #26
 8004eb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004eb6:	3b01      	subs	r3, #1
 8004eb8:	4543      	cmp	r3, r8
 8004eba:	dc09      	bgt.n	8004ed0 <_printf_float+0x264>
 8004ebc:	6823      	ldr	r3, [r4, #0]
 8004ebe:	079b      	lsls	r3, r3, #30
 8004ec0:	f100 8105 	bmi.w	80050ce <_printf_float+0x462>
 8004ec4:	68e0      	ldr	r0, [r4, #12]
 8004ec6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ec8:	4298      	cmp	r0, r3
 8004eca:	bfb8      	it	lt
 8004ecc:	4618      	movlt	r0, r3
 8004ece:	e730      	b.n	8004d32 <_printf_float+0xc6>
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	464a      	mov	r2, r9
 8004ed4:	4631      	mov	r1, r6
 8004ed6:	4628      	mov	r0, r5
 8004ed8:	47b8      	blx	r7
 8004eda:	3001      	adds	r0, #1
 8004edc:	f43f af27 	beq.w	8004d2e <_printf_float+0xc2>
 8004ee0:	f108 0801 	add.w	r8, r8, #1
 8004ee4:	e7e6      	b.n	8004eb4 <_printf_float+0x248>
 8004ee6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	dc39      	bgt.n	8004f60 <_printf_float+0x2f4>
 8004eec:	4a1b      	ldr	r2, [pc, #108]	; (8004f5c <_printf_float+0x2f0>)
 8004eee:	2301      	movs	r3, #1
 8004ef0:	4631      	mov	r1, r6
 8004ef2:	4628      	mov	r0, r5
 8004ef4:	47b8      	blx	r7
 8004ef6:	3001      	adds	r0, #1
 8004ef8:	f43f af19 	beq.w	8004d2e <_printf_float+0xc2>
 8004efc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f00:	4313      	orrs	r3, r2
 8004f02:	d102      	bne.n	8004f0a <_printf_float+0x29e>
 8004f04:	6823      	ldr	r3, [r4, #0]
 8004f06:	07d9      	lsls	r1, r3, #31
 8004f08:	d5d8      	bpl.n	8004ebc <_printf_float+0x250>
 8004f0a:	ee18 3a10 	vmov	r3, s16
 8004f0e:	4652      	mov	r2, sl
 8004f10:	4631      	mov	r1, r6
 8004f12:	4628      	mov	r0, r5
 8004f14:	47b8      	blx	r7
 8004f16:	3001      	adds	r0, #1
 8004f18:	f43f af09 	beq.w	8004d2e <_printf_float+0xc2>
 8004f1c:	f04f 0900 	mov.w	r9, #0
 8004f20:	f104 0a1a 	add.w	sl, r4, #26
 8004f24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f26:	425b      	negs	r3, r3
 8004f28:	454b      	cmp	r3, r9
 8004f2a:	dc01      	bgt.n	8004f30 <_printf_float+0x2c4>
 8004f2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f2e:	e792      	b.n	8004e56 <_printf_float+0x1ea>
 8004f30:	2301      	movs	r3, #1
 8004f32:	4652      	mov	r2, sl
 8004f34:	4631      	mov	r1, r6
 8004f36:	4628      	mov	r0, r5
 8004f38:	47b8      	blx	r7
 8004f3a:	3001      	adds	r0, #1
 8004f3c:	f43f aef7 	beq.w	8004d2e <_printf_float+0xc2>
 8004f40:	f109 0901 	add.w	r9, r9, #1
 8004f44:	e7ee      	b.n	8004f24 <_printf_float+0x2b8>
 8004f46:	bf00      	nop
 8004f48:	7fefffff 	.word	0x7fefffff
 8004f4c:	080075c4 	.word	0x080075c4
 8004f50:	080075c8 	.word	0x080075c8
 8004f54:	080075d0 	.word	0x080075d0
 8004f58:	080075cc 	.word	0x080075cc
 8004f5c:	080075d4 	.word	0x080075d4
 8004f60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f62:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f64:	429a      	cmp	r2, r3
 8004f66:	bfa8      	it	ge
 8004f68:	461a      	movge	r2, r3
 8004f6a:	2a00      	cmp	r2, #0
 8004f6c:	4691      	mov	r9, r2
 8004f6e:	dc37      	bgt.n	8004fe0 <_printf_float+0x374>
 8004f70:	f04f 0b00 	mov.w	fp, #0
 8004f74:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f78:	f104 021a 	add.w	r2, r4, #26
 8004f7c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f7e:	9305      	str	r3, [sp, #20]
 8004f80:	eba3 0309 	sub.w	r3, r3, r9
 8004f84:	455b      	cmp	r3, fp
 8004f86:	dc33      	bgt.n	8004ff0 <_printf_float+0x384>
 8004f88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	db3b      	blt.n	8005008 <_printf_float+0x39c>
 8004f90:	6823      	ldr	r3, [r4, #0]
 8004f92:	07da      	lsls	r2, r3, #31
 8004f94:	d438      	bmi.n	8005008 <_printf_float+0x39c>
 8004f96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f98:	9a05      	ldr	r2, [sp, #20]
 8004f9a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004f9c:	1a9a      	subs	r2, r3, r2
 8004f9e:	eba3 0901 	sub.w	r9, r3, r1
 8004fa2:	4591      	cmp	r9, r2
 8004fa4:	bfa8      	it	ge
 8004fa6:	4691      	movge	r9, r2
 8004fa8:	f1b9 0f00 	cmp.w	r9, #0
 8004fac:	dc35      	bgt.n	800501a <_printf_float+0x3ae>
 8004fae:	f04f 0800 	mov.w	r8, #0
 8004fb2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004fb6:	f104 0a1a 	add.w	sl, r4, #26
 8004fba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004fbe:	1a9b      	subs	r3, r3, r2
 8004fc0:	eba3 0309 	sub.w	r3, r3, r9
 8004fc4:	4543      	cmp	r3, r8
 8004fc6:	f77f af79 	ble.w	8004ebc <_printf_float+0x250>
 8004fca:	2301      	movs	r3, #1
 8004fcc:	4652      	mov	r2, sl
 8004fce:	4631      	mov	r1, r6
 8004fd0:	4628      	mov	r0, r5
 8004fd2:	47b8      	blx	r7
 8004fd4:	3001      	adds	r0, #1
 8004fd6:	f43f aeaa 	beq.w	8004d2e <_printf_float+0xc2>
 8004fda:	f108 0801 	add.w	r8, r8, #1
 8004fde:	e7ec      	b.n	8004fba <_printf_float+0x34e>
 8004fe0:	4613      	mov	r3, r2
 8004fe2:	4631      	mov	r1, r6
 8004fe4:	4642      	mov	r2, r8
 8004fe6:	4628      	mov	r0, r5
 8004fe8:	47b8      	blx	r7
 8004fea:	3001      	adds	r0, #1
 8004fec:	d1c0      	bne.n	8004f70 <_printf_float+0x304>
 8004fee:	e69e      	b.n	8004d2e <_printf_float+0xc2>
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	4631      	mov	r1, r6
 8004ff4:	4628      	mov	r0, r5
 8004ff6:	9205      	str	r2, [sp, #20]
 8004ff8:	47b8      	blx	r7
 8004ffa:	3001      	adds	r0, #1
 8004ffc:	f43f ae97 	beq.w	8004d2e <_printf_float+0xc2>
 8005000:	9a05      	ldr	r2, [sp, #20]
 8005002:	f10b 0b01 	add.w	fp, fp, #1
 8005006:	e7b9      	b.n	8004f7c <_printf_float+0x310>
 8005008:	ee18 3a10 	vmov	r3, s16
 800500c:	4652      	mov	r2, sl
 800500e:	4631      	mov	r1, r6
 8005010:	4628      	mov	r0, r5
 8005012:	47b8      	blx	r7
 8005014:	3001      	adds	r0, #1
 8005016:	d1be      	bne.n	8004f96 <_printf_float+0x32a>
 8005018:	e689      	b.n	8004d2e <_printf_float+0xc2>
 800501a:	9a05      	ldr	r2, [sp, #20]
 800501c:	464b      	mov	r3, r9
 800501e:	4442      	add	r2, r8
 8005020:	4631      	mov	r1, r6
 8005022:	4628      	mov	r0, r5
 8005024:	47b8      	blx	r7
 8005026:	3001      	adds	r0, #1
 8005028:	d1c1      	bne.n	8004fae <_printf_float+0x342>
 800502a:	e680      	b.n	8004d2e <_printf_float+0xc2>
 800502c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800502e:	2a01      	cmp	r2, #1
 8005030:	dc01      	bgt.n	8005036 <_printf_float+0x3ca>
 8005032:	07db      	lsls	r3, r3, #31
 8005034:	d538      	bpl.n	80050a8 <_printf_float+0x43c>
 8005036:	2301      	movs	r3, #1
 8005038:	4642      	mov	r2, r8
 800503a:	4631      	mov	r1, r6
 800503c:	4628      	mov	r0, r5
 800503e:	47b8      	blx	r7
 8005040:	3001      	adds	r0, #1
 8005042:	f43f ae74 	beq.w	8004d2e <_printf_float+0xc2>
 8005046:	ee18 3a10 	vmov	r3, s16
 800504a:	4652      	mov	r2, sl
 800504c:	4631      	mov	r1, r6
 800504e:	4628      	mov	r0, r5
 8005050:	47b8      	blx	r7
 8005052:	3001      	adds	r0, #1
 8005054:	f43f ae6b 	beq.w	8004d2e <_printf_float+0xc2>
 8005058:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800505c:	2200      	movs	r2, #0
 800505e:	2300      	movs	r3, #0
 8005060:	f7fb fd32 	bl	8000ac8 <__aeabi_dcmpeq>
 8005064:	b9d8      	cbnz	r0, 800509e <_printf_float+0x432>
 8005066:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005068:	f108 0201 	add.w	r2, r8, #1
 800506c:	3b01      	subs	r3, #1
 800506e:	4631      	mov	r1, r6
 8005070:	4628      	mov	r0, r5
 8005072:	47b8      	blx	r7
 8005074:	3001      	adds	r0, #1
 8005076:	d10e      	bne.n	8005096 <_printf_float+0x42a>
 8005078:	e659      	b.n	8004d2e <_printf_float+0xc2>
 800507a:	2301      	movs	r3, #1
 800507c:	4652      	mov	r2, sl
 800507e:	4631      	mov	r1, r6
 8005080:	4628      	mov	r0, r5
 8005082:	47b8      	blx	r7
 8005084:	3001      	adds	r0, #1
 8005086:	f43f ae52 	beq.w	8004d2e <_printf_float+0xc2>
 800508a:	f108 0801 	add.w	r8, r8, #1
 800508e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005090:	3b01      	subs	r3, #1
 8005092:	4543      	cmp	r3, r8
 8005094:	dcf1      	bgt.n	800507a <_printf_float+0x40e>
 8005096:	464b      	mov	r3, r9
 8005098:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800509c:	e6dc      	b.n	8004e58 <_printf_float+0x1ec>
 800509e:	f04f 0800 	mov.w	r8, #0
 80050a2:	f104 0a1a 	add.w	sl, r4, #26
 80050a6:	e7f2      	b.n	800508e <_printf_float+0x422>
 80050a8:	2301      	movs	r3, #1
 80050aa:	4642      	mov	r2, r8
 80050ac:	e7df      	b.n	800506e <_printf_float+0x402>
 80050ae:	2301      	movs	r3, #1
 80050b0:	464a      	mov	r2, r9
 80050b2:	4631      	mov	r1, r6
 80050b4:	4628      	mov	r0, r5
 80050b6:	47b8      	blx	r7
 80050b8:	3001      	adds	r0, #1
 80050ba:	f43f ae38 	beq.w	8004d2e <_printf_float+0xc2>
 80050be:	f108 0801 	add.w	r8, r8, #1
 80050c2:	68e3      	ldr	r3, [r4, #12]
 80050c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80050c6:	1a5b      	subs	r3, r3, r1
 80050c8:	4543      	cmp	r3, r8
 80050ca:	dcf0      	bgt.n	80050ae <_printf_float+0x442>
 80050cc:	e6fa      	b.n	8004ec4 <_printf_float+0x258>
 80050ce:	f04f 0800 	mov.w	r8, #0
 80050d2:	f104 0919 	add.w	r9, r4, #25
 80050d6:	e7f4      	b.n	80050c2 <_printf_float+0x456>

080050d8 <_printf_common>:
 80050d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050dc:	4616      	mov	r6, r2
 80050de:	4699      	mov	r9, r3
 80050e0:	688a      	ldr	r2, [r1, #8]
 80050e2:	690b      	ldr	r3, [r1, #16]
 80050e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80050e8:	4293      	cmp	r3, r2
 80050ea:	bfb8      	it	lt
 80050ec:	4613      	movlt	r3, r2
 80050ee:	6033      	str	r3, [r6, #0]
 80050f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80050f4:	4607      	mov	r7, r0
 80050f6:	460c      	mov	r4, r1
 80050f8:	b10a      	cbz	r2, 80050fe <_printf_common+0x26>
 80050fa:	3301      	adds	r3, #1
 80050fc:	6033      	str	r3, [r6, #0]
 80050fe:	6823      	ldr	r3, [r4, #0]
 8005100:	0699      	lsls	r1, r3, #26
 8005102:	bf42      	ittt	mi
 8005104:	6833      	ldrmi	r3, [r6, #0]
 8005106:	3302      	addmi	r3, #2
 8005108:	6033      	strmi	r3, [r6, #0]
 800510a:	6825      	ldr	r5, [r4, #0]
 800510c:	f015 0506 	ands.w	r5, r5, #6
 8005110:	d106      	bne.n	8005120 <_printf_common+0x48>
 8005112:	f104 0a19 	add.w	sl, r4, #25
 8005116:	68e3      	ldr	r3, [r4, #12]
 8005118:	6832      	ldr	r2, [r6, #0]
 800511a:	1a9b      	subs	r3, r3, r2
 800511c:	42ab      	cmp	r3, r5
 800511e:	dc26      	bgt.n	800516e <_printf_common+0x96>
 8005120:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005124:	1e13      	subs	r3, r2, #0
 8005126:	6822      	ldr	r2, [r4, #0]
 8005128:	bf18      	it	ne
 800512a:	2301      	movne	r3, #1
 800512c:	0692      	lsls	r2, r2, #26
 800512e:	d42b      	bmi.n	8005188 <_printf_common+0xb0>
 8005130:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005134:	4649      	mov	r1, r9
 8005136:	4638      	mov	r0, r7
 8005138:	47c0      	blx	r8
 800513a:	3001      	adds	r0, #1
 800513c:	d01e      	beq.n	800517c <_printf_common+0xa4>
 800513e:	6823      	ldr	r3, [r4, #0]
 8005140:	68e5      	ldr	r5, [r4, #12]
 8005142:	6832      	ldr	r2, [r6, #0]
 8005144:	f003 0306 	and.w	r3, r3, #6
 8005148:	2b04      	cmp	r3, #4
 800514a:	bf08      	it	eq
 800514c:	1aad      	subeq	r5, r5, r2
 800514e:	68a3      	ldr	r3, [r4, #8]
 8005150:	6922      	ldr	r2, [r4, #16]
 8005152:	bf0c      	ite	eq
 8005154:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005158:	2500      	movne	r5, #0
 800515a:	4293      	cmp	r3, r2
 800515c:	bfc4      	itt	gt
 800515e:	1a9b      	subgt	r3, r3, r2
 8005160:	18ed      	addgt	r5, r5, r3
 8005162:	2600      	movs	r6, #0
 8005164:	341a      	adds	r4, #26
 8005166:	42b5      	cmp	r5, r6
 8005168:	d11a      	bne.n	80051a0 <_printf_common+0xc8>
 800516a:	2000      	movs	r0, #0
 800516c:	e008      	b.n	8005180 <_printf_common+0xa8>
 800516e:	2301      	movs	r3, #1
 8005170:	4652      	mov	r2, sl
 8005172:	4649      	mov	r1, r9
 8005174:	4638      	mov	r0, r7
 8005176:	47c0      	blx	r8
 8005178:	3001      	adds	r0, #1
 800517a:	d103      	bne.n	8005184 <_printf_common+0xac>
 800517c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005180:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005184:	3501      	adds	r5, #1
 8005186:	e7c6      	b.n	8005116 <_printf_common+0x3e>
 8005188:	18e1      	adds	r1, r4, r3
 800518a:	1c5a      	adds	r2, r3, #1
 800518c:	2030      	movs	r0, #48	; 0x30
 800518e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005192:	4422      	add	r2, r4
 8005194:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005198:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800519c:	3302      	adds	r3, #2
 800519e:	e7c7      	b.n	8005130 <_printf_common+0x58>
 80051a0:	2301      	movs	r3, #1
 80051a2:	4622      	mov	r2, r4
 80051a4:	4649      	mov	r1, r9
 80051a6:	4638      	mov	r0, r7
 80051a8:	47c0      	blx	r8
 80051aa:	3001      	adds	r0, #1
 80051ac:	d0e6      	beq.n	800517c <_printf_common+0xa4>
 80051ae:	3601      	adds	r6, #1
 80051b0:	e7d9      	b.n	8005166 <_printf_common+0x8e>
	...

080051b4 <_printf_i>:
 80051b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051b8:	7e0f      	ldrb	r7, [r1, #24]
 80051ba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80051bc:	2f78      	cmp	r7, #120	; 0x78
 80051be:	4691      	mov	r9, r2
 80051c0:	4680      	mov	r8, r0
 80051c2:	460c      	mov	r4, r1
 80051c4:	469a      	mov	sl, r3
 80051c6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80051ca:	d807      	bhi.n	80051dc <_printf_i+0x28>
 80051cc:	2f62      	cmp	r7, #98	; 0x62
 80051ce:	d80a      	bhi.n	80051e6 <_printf_i+0x32>
 80051d0:	2f00      	cmp	r7, #0
 80051d2:	f000 80d8 	beq.w	8005386 <_printf_i+0x1d2>
 80051d6:	2f58      	cmp	r7, #88	; 0x58
 80051d8:	f000 80a3 	beq.w	8005322 <_printf_i+0x16e>
 80051dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80051e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80051e4:	e03a      	b.n	800525c <_printf_i+0xa8>
 80051e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80051ea:	2b15      	cmp	r3, #21
 80051ec:	d8f6      	bhi.n	80051dc <_printf_i+0x28>
 80051ee:	a101      	add	r1, pc, #4	; (adr r1, 80051f4 <_printf_i+0x40>)
 80051f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80051f4:	0800524d 	.word	0x0800524d
 80051f8:	08005261 	.word	0x08005261
 80051fc:	080051dd 	.word	0x080051dd
 8005200:	080051dd 	.word	0x080051dd
 8005204:	080051dd 	.word	0x080051dd
 8005208:	080051dd 	.word	0x080051dd
 800520c:	08005261 	.word	0x08005261
 8005210:	080051dd 	.word	0x080051dd
 8005214:	080051dd 	.word	0x080051dd
 8005218:	080051dd 	.word	0x080051dd
 800521c:	080051dd 	.word	0x080051dd
 8005220:	0800536d 	.word	0x0800536d
 8005224:	08005291 	.word	0x08005291
 8005228:	0800534f 	.word	0x0800534f
 800522c:	080051dd 	.word	0x080051dd
 8005230:	080051dd 	.word	0x080051dd
 8005234:	0800538f 	.word	0x0800538f
 8005238:	080051dd 	.word	0x080051dd
 800523c:	08005291 	.word	0x08005291
 8005240:	080051dd 	.word	0x080051dd
 8005244:	080051dd 	.word	0x080051dd
 8005248:	08005357 	.word	0x08005357
 800524c:	682b      	ldr	r3, [r5, #0]
 800524e:	1d1a      	adds	r2, r3, #4
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	602a      	str	r2, [r5, #0]
 8005254:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005258:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800525c:	2301      	movs	r3, #1
 800525e:	e0a3      	b.n	80053a8 <_printf_i+0x1f4>
 8005260:	6820      	ldr	r0, [r4, #0]
 8005262:	6829      	ldr	r1, [r5, #0]
 8005264:	0606      	lsls	r6, r0, #24
 8005266:	f101 0304 	add.w	r3, r1, #4
 800526a:	d50a      	bpl.n	8005282 <_printf_i+0xce>
 800526c:	680e      	ldr	r6, [r1, #0]
 800526e:	602b      	str	r3, [r5, #0]
 8005270:	2e00      	cmp	r6, #0
 8005272:	da03      	bge.n	800527c <_printf_i+0xc8>
 8005274:	232d      	movs	r3, #45	; 0x2d
 8005276:	4276      	negs	r6, r6
 8005278:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800527c:	485e      	ldr	r0, [pc, #376]	; (80053f8 <_printf_i+0x244>)
 800527e:	230a      	movs	r3, #10
 8005280:	e019      	b.n	80052b6 <_printf_i+0x102>
 8005282:	680e      	ldr	r6, [r1, #0]
 8005284:	602b      	str	r3, [r5, #0]
 8005286:	f010 0f40 	tst.w	r0, #64	; 0x40
 800528a:	bf18      	it	ne
 800528c:	b236      	sxthne	r6, r6
 800528e:	e7ef      	b.n	8005270 <_printf_i+0xbc>
 8005290:	682b      	ldr	r3, [r5, #0]
 8005292:	6820      	ldr	r0, [r4, #0]
 8005294:	1d19      	adds	r1, r3, #4
 8005296:	6029      	str	r1, [r5, #0]
 8005298:	0601      	lsls	r1, r0, #24
 800529a:	d501      	bpl.n	80052a0 <_printf_i+0xec>
 800529c:	681e      	ldr	r6, [r3, #0]
 800529e:	e002      	b.n	80052a6 <_printf_i+0xf2>
 80052a0:	0646      	lsls	r6, r0, #25
 80052a2:	d5fb      	bpl.n	800529c <_printf_i+0xe8>
 80052a4:	881e      	ldrh	r6, [r3, #0]
 80052a6:	4854      	ldr	r0, [pc, #336]	; (80053f8 <_printf_i+0x244>)
 80052a8:	2f6f      	cmp	r7, #111	; 0x6f
 80052aa:	bf0c      	ite	eq
 80052ac:	2308      	moveq	r3, #8
 80052ae:	230a      	movne	r3, #10
 80052b0:	2100      	movs	r1, #0
 80052b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80052b6:	6865      	ldr	r5, [r4, #4]
 80052b8:	60a5      	str	r5, [r4, #8]
 80052ba:	2d00      	cmp	r5, #0
 80052bc:	bfa2      	ittt	ge
 80052be:	6821      	ldrge	r1, [r4, #0]
 80052c0:	f021 0104 	bicge.w	r1, r1, #4
 80052c4:	6021      	strge	r1, [r4, #0]
 80052c6:	b90e      	cbnz	r6, 80052cc <_printf_i+0x118>
 80052c8:	2d00      	cmp	r5, #0
 80052ca:	d04d      	beq.n	8005368 <_printf_i+0x1b4>
 80052cc:	4615      	mov	r5, r2
 80052ce:	fbb6 f1f3 	udiv	r1, r6, r3
 80052d2:	fb03 6711 	mls	r7, r3, r1, r6
 80052d6:	5dc7      	ldrb	r7, [r0, r7]
 80052d8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80052dc:	4637      	mov	r7, r6
 80052de:	42bb      	cmp	r3, r7
 80052e0:	460e      	mov	r6, r1
 80052e2:	d9f4      	bls.n	80052ce <_printf_i+0x11a>
 80052e4:	2b08      	cmp	r3, #8
 80052e6:	d10b      	bne.n	8005300 <_printf_i+0x14c>
 80052e8:	6823      	ldr	r3, [r4, #0]
 80052ea:	07de      	lsls	r6, r3, #31
 80052ec:	d508      	bpl.n	8005300 <_printf_i+0x14c>
 80052ee:	6923      	ldr	r3, [r4, #16]
 80052f0:	6861      	ldr	r1, [r4, #4]
 80052f2:	4299      	cmp	r1, r3
 80052f4:	bfde      	ittt	le
 80052f6:	2330      	movle	r3, #48	; 0x30
 80052f8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80052fc:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005300:	1b52      	subs	r2, r2, r5
 8005302:	6122      	str	r2, [r4, #16]
 8005304:	f8cd a000 	str.w	sl, [sp]
 8005308:	464b      	mov	r3, r9
 800530a:	aa03      	add	r2, sp, #12
 800530c:	4621      	mov	r1, r4
 800530e:	4640      	mov	r0, r8
 8005310:	f7ff fee2 	bl	80050d8 <_printf_common>
 8005314:	3001      	adds	r0, #1
 8005316:	d14c      	bne.n	80053b2 <_printf_i+0x1fe>
 8005318:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800531c:	b004      	add	sp, #16
 800531e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005322:	4835      	ldr	r0, [pc, #212]	; (80053f8 <_printf_i+0x244>)
 8005324:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005328:	6829      	ldr	r1, [r5, #0]
 800532a:	6823      	ldr	r3, [r4, #0]
 800532c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005330:	6029      	str	r1, [r5, #0]
 8005332:	061d      	lsls	r5, r3, #24
 8005334:	d514      	bpl.n	8005360 <_printf_i+0x1ac>
 8005336:	07df      	lsls	r7, r3, #31
 8005338:	bf44      	itt	mi
 800533a:	f043 0320 	orrmi.w	r3, r3, #32
 800533e:	6023      	strmi	r3, [r4, #0]
 8005340:	b91e      	cbnz	r6, 800534a <_printf_i+0x196>
 8005342:	6823      	ldr	r3, [r4, #0]
 8005344:	f023 0320 	bic.w	r3, r3, #32
 8005348:	6023      	str	r3, [r4, #0]
 800534a:	2310      	movs	r3, #16
 800534c:	e7b0      	b.n	80052b0 <_printf_i+0xfc>
 800534e:	6823      	ldr	r3, [r4, #0]
 8005350:	f043 0320 	orr.w	r3, r3, #32
 8005354:	6023      	str	r3, [r4, #0]
 8005356:	2378      	movs	r3, #120	; 0x78
 8005358:	4828      	ldr	r0, [pc, #160]	; (80053fc <_printf_i+0x248>)
 800535a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800535e:	e7e3      	b.n	8005328 <_printf_i+0x174>
 8005360:	0659      	lsls	r1, r3, #25
 8005362:	bf48      	it	mi
 8005364:	b2b6      	uxthmi	r6, r6
 8005366:	e7e6      	b.n	8005336 <_printf_i+0x182>
 8005368:	4615      	mov	r5, r2
 800536a:	e7bb      	b.n	80052e4 <_printf_i+0x130>
 800536c:	682b      	ldr	r3, [r5, #0]
 800536e:	6826      	ldr	r6, [r4, #0]
 8005370:	6961      	ldr	r1, [r4, #20]
 8005372:	1d18      	adds	r0, r3, #4
 8005374:	6028      	str	r0, [r5, #0]
 8005376:	0635      	lsls	r5, r6, #24
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	d501      	bpl.n	8005380 <_printf_i+0x1cc>
 800537c:	6019      	str	r1, [r3, #0]
 800537e:	e002      	b.n	8005386 <_printf_i+0x1d2>
 8005380:	0670      	lsls	r0, r6, #25
 8005382:	d5fb      	bpl.n	800537c <_printf_i+0x1c8>
 8005384:	8019      	strh	r1, [r3, #0]
 8005386:	2300      	movs	r3, #0
 8005388:	6123      	str	r3, [r4, #16]
 800538a:	4615      	mov	r5, r2
 800538c:	e7ba      	b.n	8005304 <_printf_i+0x150>
 800538e:	682b      	ldr	r3, [r5, #0]
 8005390:	1d1a      	adds	r2, r3, #4
 8005392:	602a      	str	r2, [r5, #0]
 8005394:	681d      	ldr	r5, [r3, #0]
 8005396:	6862      	ldr	r2, [r4, #4]
 8005398:	2100      	movs	r1, #0
 800539a:	4628      	mov	r0, r5
 800539c:	f7fa ff20 	bl	80001e0 <memchr>
 80053a0:	b108      	cbz	r0, 80053a6 <_printf_i+0x1f2>
 80053a2:	1b40      	subs	r0, r0, r5
 80053a4:	6060      	str	r0, [r4, #4]
 80053a6:	6863      	ldr	r3, [r4, #4]
 80053a8:	6123      	str	r3, [r4, #16]
 80053aa:	2300      	movs	r3, #0
 80053ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053b0:	e7a8      	b.n	8005304 <_printf_i+0x150>
 80053b2:	6923      	ldr	r3, [r4, #16]
 80053b4:	462a      	mov	r2, r5
 80053b6:	4649      	mov	r1, r9
 80053b8:	4640      	mov	r0, r8
 80053ba:	47d0      	blx	sl
 80053bc:	3001      	adds	r0, #1
 80053be:	d0ab      	beq.n	8005318 <_printf_i+0x164>
 80053c0:	6823      	ldr	r3, [r4, #0]
 80053c2:	079b      	lsls	r3, r3, #30
 80053c4:	d413      	bmi.n	80053ee <_printf_i+0x23a>
 80053c6:	68e0      	ldr	r0, [r4, #12]
 80053c8:	9b03      	ldr	r3, [sp, #12]
 80053ca:	4298      	cmp	r0, r3
 80053cc:	bfb8      	it	lt
 80053ce:	4618      	movlt	r0, r3
 80053d0:	e7a4      	b.n	800531c <_printf_i+0x168>
 80053d2:	2301      	movs	r3, #1
 80053d4:	4632      	mov	r2, r6
 80053d6:	4649      	mov	r1, r9
 80053d8:	4640      	mov	r0, r8
 80053da:	47d0      	blx	sl
 80053dc:	3001      	adds	r0, #1
 80053de:	d09b      	beq.n	8005318 <_printf_i+0x164>
 80053e0:	3501      	adds	r5, #1
 80053e2:	68e3      	ldr	r3, [r4, #12]
 80053e4:	9903      	ldr	r1, [sp, #12]
 80053e6:	1a5b      	subs	r3, r3, r1
 80053e8:	42ab      	cmp	r3, r5
 80053ea:	dcf2      	bgt.n	80053d2 <_printf_i+0x21e>
 80053ec:	e7eb      	b.n	80053c6 <_printf_i+0x212>
 80053ee:	2500      	movs	r5, #0
 80053f0:	f104 0619 	add.w	r6, r4, #25
 80053f4:	e7f5      	b.n	80053e2 <_printf_i+0x22e>
 80053f6:	bf00      	nop
 80053f8:	080075d6 	.word	0x080075d6
 80053fc:	080075e7 	.word	0x080075e7

08005400 <iprintf>:
 8005400:	b40f      	push	{r0, r1, r2, r3}
 8005402:	4b0a      	ldr	r3, [pc, #40]	; (800542c <iprintf+0x2c>)
 8005404:	b513      	push	{r0, r1, r4, lr}
 8005406:	681c      	ldr	r4, [r3, #0]
 8005408:	b124      	cbz	r4, 8005414 <iprintf+0x14>
 800540a:	69a3      	ldr	r3, [r4, #24]
 800540c:	b913      	cbnz	r3, 8005414 <iprintf+0x14>
 800540e:	4620      	mov	r0, r4
 8005410:	f000 fee0 	bl	80061d4 <__sinit>
 8005414:	ab05      	add	r3, sp, #20
 8005416:	9a04      	ldr	r2, [sp, #16]
 8005418:	68a1      	ldr	r1, [r4, #8]
 800541a:	9301      	str	r3, [sp, #4]
 800541c:	4620      	mov	r0, r4
 800541e:	f001 fc39 	bl	8006c94 <_vfiprintf_r>
 8005422:	b002      	add	sp, #8
 8005424:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005428:	b004      	add	sp, #16
 800542a:	4770      	bx	lr
 800542c:	2000000c 	.word	0x2000000c

08005430 <quorem>:
 8005430:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005434:	6903      	ldr	r3, [r0, #16]
 8005436:	690c      	ldr	r4, [r1, #16]
 8005438:	42a3      	cmp	r3, r4
 800543a:	4607      	mov	r7, r0
 800543c:	f2c0 8081 	blt.w	8005542 <quorem+0x112>
 8005440:	3c01      	subs	r4, #1
 8005442:	f101 0814 	add.w	r8, r1, #20
 8005446:	f100 0514 	add.w	r5, r0, #20
 800544a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800544e:	9301      	str	r3, [sp, #4]
 8005450:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005454:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005458:	3301      	adds	r3, #1
 800545a:	429a      	cmp	r2, r3
 800545c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005460:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005464:	fbb2 f6f3 	udiv	r6, r2, r3
 8005468:	d331      	bcc.n	80054ce <quorem+0x9e>
 800546a:	f04f 0e00 	mov.w	lr, #0
 800546e:	4640      	mov	r0, r8
 8005470:	46ac      	mov	ip, r5
 8005472:	46f2      	mov	sl, lr
 8005474:	f850 2b04 	ldr.w	r2, [r0], #4
 8005478:	b293      	uxth	r3, r2
 800547a:	fb06 e303 	mla	r3, r6, r3, lr
 800547e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005482:	b29b      	uxth	r3, r3
 8005484:	ebaa 0303 	sub.w	r3, sl, r3
 8005488:	f8dc a000 	ldr.w	sl, [ip]
 800548c:	0c12      	lsrs	r2, r2, #16
 800548e:	fa13 f38a 	uxtah	r3, r3, sl
 8005492:	fb06 e202 	mla	r2, r6, r2, lr
 8005496:	9300      	str	r3, [sp, #0]
 8005498:	9b00      	ldr	r3, [sp, #0]
 800549a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800549e:	b292      	uxth	r2, r2
 80054a0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80054a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80054a8:	f8bd 3000 	ldrh.w	r3, [sp]
 80054ac:	4581      	cmp	r9, r0
 80054ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80054b2:	f84c 3b04 	str.w	r3, [ip], #4
 80054b6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80054ba:	d2db      	bcs.n	8005474 <quorem+0x44>
 80054bc:	f855 300b 	ldr.w	r3, [r5, fp]
 80054c0:	b92b      	cbnz	r3, 80054ce <quorem+0x9e>
 80054c2:	9b01      	ldr	r3, [sp, #4]
 80054c4:	3b04      	subs	r3, #4
 80054c6:	429d      	cmp	r5, r3
 80054c8:	461a      	mov	r2, r3
 80054ca:	d32e      	bcc.n	800552a <quorem+0xfa>
 80054cc:	613c      	str	r4, [r7, #16]
 80054ce:	4638      	mov	r0, r7
 80054d0:	f001 f9be 	bl	8006850 <__mcmp>
 80054d4:	2800      	cmp	r0, #0
 80054d6:	db24      	blt.n	8005522 <quorem+0xf2>
 80054d8:	3601      	adds	r6, #1
 80054da:	4628      	mov	r0, r5
 80054dc:	f04f 0c00 	mov.w	ip, #0
 80054e0:	f858 2b04 	ldr.w	r2, [r8], #4
 80054e4:	f8d0 e000 	ldr.w	lr, [r0]
 80054e8:	b293      	uxth	r3, r2
 80054ea:	ebac 0303 	sub.w	r3, ip, r3
 80054ee:	0c12      	lsrs	r2, r2, #16
 80054f0:	fa13 f38e 	uxtah	r3, r3, lr
 80054f4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80054f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80054fc:	b29b      	uxth	r3, r3
 80054fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005502:	45c1      	cmp	r9, r8
 8005504:	f840 3b04 	str.w	r3, [r0], #4
 8005508:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800550c:	d2e8      	bcs.n	80054e0 <quorem+0xb0>
 800550e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005512:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005516:	b922      	cbnz	r2, 8005522 <quorem+0xf2>
 8005518:	3b04      	subs	r3, #4
 800551a:	429d      	cmp	r5, r3
 800551c:	461a      	mov	r2, r3
 800551e:	d30a      	bcc.n	8005536 <quorem+0x106>
 8005520:	613c      	str	r4, [r7, #16]
 8005522:	4630      	mov	r0, r6
 8005524:	b003      	add	sp, #12
 8005526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800552a:	6812      	ldr	r2, [r2, #0]
 800552c:	3b04      	subs	r3, #4
 800552e:	2a00      	cmp	r2, #0
 8005530:	d1cc      	bne.n	80054cc <quorem+0x9c>
 8005532:	3c01      	subs	r4, #1
 8005534:	e7c7      	b.n	80054c6 <quorem+0x96>
 8005536:	6812      	ldr	r2, [r2, #0]
 8005538:	3b04      	subs	r3, #4
 800553a:	2a00      	cmp	r2, #0
 800553c:	d1f0      	bne.n	8005520 <quorem+0xf0>
 800553e:	3c01      	subs	r4, #1
 8005540:	e7eb      	b.n	800551a <quorem+0xea>
 8005542:	2000      	movs	r0, #0
 8005544:	e7ee      	b.n	8005524 <quorem+0xf4>
	...

08005548 <_dtoa_r>:
 8005548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800554c:	ed2d 8b04 	vpush	{d8-d9}
 8005550:	ec57 6b10 	vmov	r6, r7, d0
 8005554:	b093      	sub	sp, #76	; 0x4c
 8005556:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005558:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800555c:	9106      	str	r1, [sp, #24]
 800555e:	ee10 aa10 	vmov	sl, s0
 8005562:	4604      	mov	r4, r0
 8005564:	9209      	str	r2, [sp, #36]	; 0x24
 8005566:	930c      	str	r3, [sp, #48]	; 0x30
 8005568:	46bb      	mov	fp, r7
 800556a:	b975      	cbnz	r5, 800558a <_dtoa_r+0x42>
 800556c:	2010      	movs	r0, #16
 800556e:	f000 fed7 	bl	8006320 <malloc>
 8005572:	4602      	mov	r2, r0
 8005574:	6260      	str	r0, [r4, #36]	; 0x24
 8005576:	b920      	cbnz	r0, 8005582 <_dtoa_r+0x3a>
 8005578:	4ba7      	ldr	r3, [pc, #668]	; (8005818 <_dtoa_r+0x2d0>)
 800557a:	21ea      	movs	r1, #234	; 0xea
 800557c:	48a7      	ldr	r0, [pc, #668]	; (800581c <_dtoa_r+0x2d4>)
 800557e:	f001 fddf 	bl	8007140 <__assert_func>
 8005582:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005586:	6005      	str	r5, [r0, #0]
 8005588:	60c5      	str	r5, [r0, #12]
 800558a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800558c:	6819      	ldr	r1, [r3, #0]
 800558e:	b151      	cbz	r1, 80055a6 <_dtoa_r+0x5e>
 8005590:	685a      	ldr	r2, [r3, #4]
 8005592:	604a      	str	r2, [r1, #4]
 8005594:	2301      	movs	r3, #1
 8005596:	4093      	lsls	r3, r2
 8005598:	608b      	str	r3, [r1, #8]
 800559a:	4620      	mov	r0, r4
 800559c:	f000 ff16 	bl	80063cc <_Bfree>
 80055a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80055a2:	2200      	movs	r2, #0
 80055a4:	601a      	str	r2, [r3, #0]
 80055a6:	1e3b      	subs	r3, r7, #0
 80055a8:	bfaa      	itet	ge
 80055aa:	2300      	movge	r3, #0
 80055ac:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80055b0:	f8c8 3000 	strge.w	r3, [r8]
 80055b4:	4b9a      	ldr	r3, [pc, #616]	; (8005820 <_dtoa_r+0x2d8>)
 80055b6:	bfbc      	itt	lt
 80055b8:	2201      	movlt	r2, #1
 80055ba:	f8c8 2000 	strlt.w	r2, [r8]
 80055be:	ea33 030b 	bics.w	r3, r3, fp
 80055c2:	d11b      	bne.n	80055fc <_dtoa_r+0xb4>
 80055c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80055c6:	f242 730f 	movw	r3, #9999	; 0x270f
 80055ca:	6013      	str	r3, [r2, #0]
 80055cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80055d0:	4333      	orrs	r3, r6
 80055d2:	f000 8592 	beq.w	80060fa <_dtoa_r+0xbb2>
 80055d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80055d8:	b963      	cbnz	r3, 80055f4 <_dtoa_r+0xac>
 80055da:	4b92      	ldr	r3, [pc, #584]	; (8005824 <_dtoa_r+0x2dc>)
 80055dc:	e022      	b.n	8005624 <_dtoa_r+0xdc>
 80055de:	4b92      	ldr	r3, [pc, #584]	; (8005828 <_dtoa_r+0x2e0>)
 80055e0:	9301      	str	r3, [sp, #4]
 80055e2:	3308      	adds	r3, #8
 80055e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80055e6:	6013      	str	r3, [r2, #0]
 80055e8:	9801      	ldr	r0, [sp, #4]
 80055ea:	b013      	add	sp, #76	; 0x4c
 80055ec:	ecbd 8b04 	vpop	{d8-d9}
 80055f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055f4:	4b8b      	ldr	r3, [pc, #556]	; (8005824 <_dtoa_r+0x2dc>)
 80055f6:	9301      	str	r3, [sp, #4]
 80055f8:	3303      	adds	r3, #3
 80055fa:	e7f3      	b.n	80055e4 <_dtoa_r+0x9c>
 80055fc:	2200      	movs	r2, #0
 80055fe:	2300      	movs	r3, #0
 8005600:	4650      	mov	r0, sl
 8005602:	4659      	mov	r1, fp
 8005604:	f7fb fa60 	bl	8000ac8 <__aeabi_dcmpeq>
 8005608:	ec4b ab19 	vmov	d9, sl, fp
 800560c:	4680      	mov	r8, r0
 800560e:	b158      	cbz	r0, 8005628 <_dtoa_r+0xe0>
 8005610:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005612:	2301      	movs	r3, #1
 8005614:	6013      	str	r3, [r2, #0]
 8005616:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005618:	2b00      	cmp	r3, #0
 800561a:	f000 856b 	beq.w	80060f4 <_dtoa_r+0xbac>
 800561e:	4883      	ldr	r0, [pc, #524]	; (800582c <_dtoa_r+0x2e4>)
 8005620:	6018      	str	r0, [r3, #0]
 8005622:	1e43      	subs	r3, r0, #1
 8005624:	9301      	str	r3, [sp, #4]
 8005626:	e7df      	b.n	80055e8 <_dtoa_r+0xa0>
 8005628:	ec4b ab10 	vmov	d0, sl, fp
 800562c:	aa10      	add	r2, sp, #64	; 0x40
 800562e:	a911      	add	r1, sp, #68	; 0x44
 8005630:	4620      	mov	r0, r4
 8005632:	f001 f9b3 	bl	800699c <__d2b>
 8005636:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800563a:	ee08 0a10 	vmov	s16, r0
 800563e:	2d00      	cmp	r5, #0
 8005640:	f000 8084 	beq.w	800574c <_dtoa_r+0x204>
 8005644:	ee19 3a90 	vmov	r3, s19
 8005648:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800564c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005650:	4656      	mov	r6, sl
 8005652:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005656:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800565a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800565e:	4b74      	ldr	r3, [pc, #464]	; (8005830 <_dtoa_r+0x2e8>)
 8005660:	2200      	movs	r2, #0
 8005662:	4630      	mov	r0, r6
 8005664:	4639      	mov	r1, r7
 8005666:	f7fa fe0f 	bl	8000288 <__aeabi_dsub>
 800566a:	a365      	add	r3, pc, #404	; (adr r3, 8005800 <_dtoa_r+0x2b8>)
 800566c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005670:	f7fa ffc2 	bl	80005f8 <__aeabi_dmul>
 8005674:	a364      	add	r3, pc, #400	; (adr r3, 8005808 <_dtoa_r+0x2c0>)
 8005676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800567a:	f7fa fe07 	bl	800028c <__adddf3>
 800567e:	4606      	mov	r6, r0
 8005680:	4628      	mov	r0, r5
 8005682:	460f      	mov	r7, r1
 8005684:	f7fa ff4e 	bl	8000524 <__aeabi_i2d>
 8005688:	a361      	add	r3, pc, #388	; (adr r3, 8005810 <_dtoa_r+0x2c8>)
 800568a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800568e:	f7fa ffb3 	bl	80005f8 <__aeabi_dmul>
 8005692:	4602      	mov	r2, r0
 8005694:	460b      	mov	r3, r1
 8005696:	4630      	mov	r0, r6
 8005698:	4639      	mov	r1, r7
 800569a:	f7fa fdf7 	bl	800028c <__adddf3>
 800569e:	4606      	mov	r6, r0
 80056a0:	460f      	mov	r7, r1
 80056a2:	f7fb fa59 	bl	8000b58 <__aeabi_d2iz>
 80056a6:	2200      	movs	r2, #0
 80056a8:	9000      	str	r0, [sp, #0]
 80056aa:	2300      	movs	r3, #0
 80056ac:	4630      	mov	r0, r6
 80056ae:	4639      	mov	r1, r7
 80056b0:	f7fb fa14 	bl	8000adc <__aeabi_dcmplt>
 80056b4:	b150      	cbz	r0, 80056cc <_dtoa_r+0x184>
 80056b6:	9800      	ldr	r0, [sp, #0]
 80056b8:	f7fa ff34 	bl	8000524 <__aeabi_i2d>
 80056bc:	4632      	mov	r2, r6
 80056be:	463b      	mov	r3, r7
 80056c0:	f7fb fa02 	bl	8000ac8 <__aeabi_dcmpeq>
 80056c4:	b910      	cbnz	r0, 80056cc <_dtoa_r+0x184>
 80056c6:	9b00      	ldr	r3, [sp, #0]
 80056c8:	3b01      	subs	r3, #1
 80056ca:	9300      	str	r3, [sp, #0]
 80056cc:	9b00      	ldr	r3, [sp, #0]
 80056ce:	2b16      	cmp	r3, #22
 80056d0:	d85a      	bhi.n	8005788 <_dtoa_r+0x240>
 80056d2:	9a00      	ldr	r2, [sp, #0]
 80056d4:	4b57      	ldr	r3, [pc, #348]	; (8005834 <_dtoa_r+0x2ec>)
 80056d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80056da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056de:	ec51 0b19 	vmov	r0, r1, d9
 80056e2:	f7fb f9fb 	bl	8000adc <__aeabi_dcmplt>
 80056e6:	2800      	cmp	r0, #0
 80056e8:	d050      	beq.n	800578c <_dtoa_r+0x244>
 80056ea:	9b00      	ldr	r3, [sp, #0]
 80056ec:	3b01      	subs	r3, #1
 80056ee:	9300      	str	r3, [sp, #0]
 80056f0:	2300      	movs	r3, #0
 80056f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80056f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80056f6:	1b5d      	subs	r5, r3, r5
 80056f8:	1e6b      	subs	r3, r5, #1
 80056fa:	9305      	str	r3, [sp, #20]
 80056fc:	bf45      	ittet	mi
 80056fe:	f1c5 0301 	rsbmi	r3, r5, #1
 8005702:	9304      	strmi	r3, [sp, #16]
 8005704:	2300      	movpl	r3, #0
 8005706:	2300      	movmi	r3, #0
 8005708:	bf4c      	ite	mi
 800570a:	9305      	strmi	r3, [sp, #20]
 800570c:	9304      	strpl	r3, [sp, #16]
 800570e:	9b00      	ldr	r3, [sp, #0]
 8005710:	2b00      	cmp	r3, #0
 8005712:	db3d      	blt.n	8005790 <_dtoa_r+0x248>
 8005714:	9b05      	ldr	r3, [sp, #20]
 8005716:	9a00      	ldr	r2, [sp, #0]
 8005718:	920a      	str	r2, [sp, #40]	; 0x28
 800571a:	4413      	add	r3, r2
 800571c:	9305      	str	r3, [sp, #20]
 800571e:	2300      	movs	r3, #0
 8005720:	9307      	str	r3, [sp, #28]
 8005722:	9b06      	ldr	r3, [sp, #24]
 8005724:	2b09      	cmp	r3, #9
 8005726:	f200 8089 	bhi.w	800583c <_dtoa_r+0x2f4>
 800572a:	2b05      	cmp	r3, #5
 800572c:	bfc4      	itt	gt
 800572e:	3b04      	subgt	r3, #4
 8005730:	9306      	strgt	r3, [sp, #24]
 8005732:	9b06      	ldr	r3, [sp, #24]
 8005734:	f1a3 0302 	sub.w	r3, r3, #2
 8005738:	bfcc      	ite	gt
 800573a:	2500      	movgt	r5, #0
 800573c:	2501      	movle	r5, #1
 800573e:	2b03      	cmp	r3, #3
 8005740:	f200 8087 	bhi.w	8005852 <_dtoa_r+0x30a>
 8005744:	e8df f003 	tbb	[pc, r3]
 8005748:	59383a2d 	.word	0x59383a2d
 800574c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005750:	441d      	add	r5, r3
 8005752:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005756:	2b20      	cmp	r3, #32
 8005758:	bfc1      	itttt	gt
 800575a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800575e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005762:	fa0b f303 	lslgt.w	r3, fp, r3
 8005766:	fa26 f000 	lsrgt.w	r0, r6, r0
 800576a:	bfda      	itte	le
 800576c:	f1c3 0320 	rsble	r3, r3, #32
 8005770:	fa06 f003 	lslle.w	r0, r6, r3
 8005774:	4318      	orrgt	r0, r3
 8005776:	f7fa fec5 	bl	8000504 <__aeabi_ui2d>
 800577a:	2301      	movs	r3, #1
 800577c:	4606      	mov	r6, r0
 800577e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005782:	3d01      	subs	r5, #1
 8005784:	930e      	str	r3, [sp, #56]	; 0x38
 8005786:	e76a      	b.n	800565e <_dtoa_r+0x116>
 8005788:	2301      	movs	r3, #1
 800578a:	e7b2      	b.n	80056f2 <_dtoa_r+0x1aa>
 800578c:	900b      	str	r0, [sp, #44]	; 0x2c
 800578e:	e7b1      	b.n	80056f4 <_dtoa_r+0x1ac>
 8005790:	9b04      	ldr	r3, [sp, #16]
 8005792:	9a00      	ldr	r2, [sp, #0]
 8005794:	1a9b      	subs	r3, r3, r2
 8005796:	9304      	str	r3, [sp, #16]
 8005798:	4253      	negs	r3, r2
 800579a:	9307      	str	r3, [sp, #28]
 800579c:	2300      	movs	r3, #0
 800579e:	930a      	str	r3, [sp, #40]	; 0x28
 80057a0:	e7bf      	b.n	8005722 <_dtoa_r+0x1da>
 80057a2:	2300      	movs	r3, #0
 80057a4:	9308      	str	r3, [sp, #32]
 80057a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	dc55      	bgt.n	8005858 <_dtoa_r+0x310>
 80057ac:	2301      	movs	r3, #1
 80057ae:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80057b2:	461a      	mov	r2, r3
 80057b4:	9209      	str	r2, [sp, #36]	; 0x24
 80057b6:	e00c      	b.n	80057d2 <_dtoa_r+0x28a>
 80057b8:	2301      	movs	r3, #1
 80057ba:	e7f3      	b.n	80057a4 <_dtoa_r+0x25c>
 80057bc:	2300      	movs	r3, #0
 80057be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80057c0:	9308      	str	r3, [sp, #32]
 80057c2:	9b00      	ldr	r3, [sp, #0]
 80057c4:	4413      	add	r3, r2
 80057c6:	9302      	str	r3, [sp, #8]
 80057c8:	3301      	adds	r3, #1
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	9303      	str	r3, [sp, #12]
 80057ce:	bfb8      	it	lt
 80057d0:	2301      	movlt	r3, #1
 80057d2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80057d4:	2200      	movs	r2, #0
 80057d6:	6042      	str	r2, [r0, #4]
 80057d8:	2204      	movs	r2, #4
 80057da:	f102 0614 	add.w	r6, r2, #20
 80057de:	429e      	cmp	r6, r3
 80057e0:	6841      	ldr	r1, [r0, #4]
 80057e2:	d93d      	bls.n	8005860 <_dtoa_r+0x318>
 80057e4:	4620      	mov	r0, r4
 80057e6:	f000 fdb1 	bl	800634c <_Balloc>
 80057ea:	9001      	str	r0, [sp, #4]
 80057ec:	2800      	cmp	r0, #0
 80057ee:	d13b      	bne.n	8005868 <_dtoa_r+0x320>
 80057f0:	4b11      	ldr	r3, [pc, #68]	; (8005838 <_dtoa_r+0x2f0>)
 80057f2:	4602      	mov	r2, r0
 80057f4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80057f8:	e6c0      	b.n	800557c <_dtoa_r+0x34>
 80057fa:	2301      	movs	r3, #1
 80057fc:	e7df      	b.n	80057be <_dtoa_r+0x276>
 80057fe:	bf00      	nop
 8005800:	636f4361 	.word	0x636f4361
 8005804:	3fd287a7 	.word	0x3fd287a7
 8005808:	8b60c8b3 	.word	0x8b60c8b3
 800580c:	3fc68a28 	.word	0x3fc68a28
 8005810:	509f79fb 	.word	0x509f79fb
 8005814:	3fd34413 	.word	0x3fd34413
 8005818:	08007605 	.word	0x08007605
 800581c:	0800761c 	.word	0x0800761c
 8005820:	7ff00000 	.word	0x7ff00000
 8005824:	08007601 	.word	0x08007601
 8005828:	080075f8 	.word	0x080075f8
 800582c:	080075d5 	.word	0x080075d5
 8005830:	3ff80000 	.word	0x3ff80000
 8005834:	08007770 	.word	0x08007770
 8005838:	08007677 	.word	0x08007677
 800583c:	2501      	movs	r5, #1
 800583e:	2300      	movs	r3, #0
 8005840:	9306      	str	r3, [sp, #24]
 8005842:	9508      	str	r5, [sp, #32]
 8005844:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005848:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800584c:	2200      	movs	r2, #0
 800584e:	2312      	movs	r3, #18
 8005850:	e7b0      	b.n	80057b4 <_dtoa_r+0x26c>
 8005852:	2301      	movs	r3, #1
 8005854:	9308      	str	r3, [sp, #32]
 8005856:	e7f5      	b.n	8005844 <_dtoa_r+0x2fc>
 8005858:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800585a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800585e:	e7b8      	b.n	80057d2 <_dtoa_r+0x28a>
 8005860:	3101      	adds	r1, #1
 8005862:	6041      	str	r1, [r0, #4]
 8005864:	0052      	lsls	r2, r2, #1
 8005866:	e7b8      	b.n	80057da <_dtoa_r+0x292>
 8005868:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800586a:	9a01      	ldr	r2, [sp, #4]
 800586c:	601a      	str	r2, [r3, #0]
 800586e:	9b03      	ldr	r3, [sp, #12]
 8005870:	2b0e      	cmp	r3, #14
 8005872:	f200 809d 	bhi.w	80059b0 <_dtoa_r+0x468>
 8005876:	2d00      	cmp	r5, #0
 8005878:	f000 809a 	beq.w	80059b0 <_dtoa_r+0x468>
 800587c:	9b00      	ldr	r3, [sp, #0]
 800587e:	2b00      	cmp	r3, #0
 8005880:	dd32      	ble.n	80058e8 <_dtoa_r+0x3a0>
 8005882:	4ab7      	ldr	r2, [pc, #732]	; (8005b60 <_dtoa_r+0x618>)
 8005884:	f003 030f 	and.w	r3, r3, #15
 8005888:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800588c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005890:	9b00      	ldr	r3, [sp, #0]
 8005892:	05d8      	lsls	r0, r3, #23
 8005894:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005898:	d516      	bpl.n	80058c8 <_dtoa_r+0x380>
 800589a:	4bb2      	ldr	r3, [pc, #712]	; (8005b64 <_dtoa_r+0x61c>)
 800589c:	ec51 0b19 	vmov	r0, r1, d9
 80058a0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80058a4:	f7fa ffd2 	bl	800084c <__aeabi_ddiv>
 80058a8:	f007 070f 	and.w	r7, r7, #15
 80058ac:	4682      	mov	sl, r0
 80058ae:	468b      	mov	fp, r1
 80058b0:	2503      	movs	r5, #3
 80058b2:	4eac      	ldr	r6, [pc, #688]	; (8005b64 <_dtoa_r+0x61c>)
 80058b4:	b957      	cbnz	r7, 80058cc <_dtoa_r+0x384>
 80058b6:	4642      	mov	r2, r8
 80058b8:	464b      	mov	r3, r9
 80058ba:	4650      	mov	r0, sl
 80058bc:	4659      	mov	r1, fp
 80058be:	f7fa ffc5 	bl	800084c <__aeabi_ddiv>
 80058c2:	4682      	mov	sl, r0
 80058c4:	468b      	mov	fp, r1
 80058c6:	e028      	b.n	800591a <_dtoa_r+0x3d2>
 80058c8:	2502      	movs	r5, #2
 80058ca:	e7f2      	b.n	80058b2 <_dtoa_r+0x36a>
 80058cc:	07f9      	lsls	r1, r7, #31
 80058ce:	d508      	bpl.n	80058e2 <_dtoa_r+0x39a>
 80058d0:	4640      	mov	r0, r8
 80058d2:	4649      	mov	r1, r9
 80058d4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80058d8:	f7fa fe8e 	bl	80005f8 <__aeabi_dmul>
 80058dc:	3501      	adds	r5, #1
 80058de:	4680      	mov	r8, r0
 80058e0:	4689      	mov	r9, r1
 80058e2:	107f      	asrs	r7, r7, #1
 80058e4:	3608      	adds	r6, #8
 80058e6:	e7e5      	b.n	80058b4 <_dtoa_r+0x36c>
 80058e8:	f000 809b 	beq.w	8005a22 <_dtoa_r+0x4da>
 80058ec:	9b00      	ldr	r3, [sp, #0]
 80058ee:	4f9d      	ldr	r7, [pc, #628]	; (8005b64 <_dtoa_r+0x61c>)
 80058f0:	425e      	negs	r6, r3
 80058f2:	4b9b      	ldr	r3, [pc, #620]	; (8005b60 <_dtoa_r+0x618>)
 80058f4:	f006 020f 	and.w	r2, r6, #15
 80058f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80058fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005900:	ec51 0b19 	vmov	r0, r1, d9
 8005904:	f7fa fe78 	bl	80005f8 <__aeabi_dmul>
 8005908:	1136      	asrs	r6, r6, #4
 800590a:	4682      	mov	sl, r0
 800590c:	468b      	mov	fp, r1
 800590e:	2300      	movs	r3, #0
 8005910:	2502      	movs	r5, #2
 8005912:	2e00      	cmp	r6, #0
 8005914:	d17a      	bne.n	8005a0c <_dtoa_r+0x4c4>
 8005916:	2b00      	cmp	r3, #0
 8005918:	d1d3      	bne.n	80058c2 <_dtoa_r+0x37a>
 800591a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800591c:	2b00      	cmp	r3, #0
 800591e:	f000 8082 	beq.w	8005a26 <_dtoa_r+0x4de>
 8005922:	4b91      	ldr	r3, [pc, #580]	; (8005b68 <_dtoa_r+0x620>)
 8005924:	2200      	movs	r2, #0
 8005926:	4650      	mov	r0, sl
 8005928:	4659      	mov	r1, fp
 800592a:	f7fb f8d7 	bl	8000adc <__aeabi_dcmplt>
 800592e:	2800      	cmp	r0, #0
 8005930:	d079      	beq.n	8005a26 <_dtoa_r+0x4de>
 8005932:	9b03      	ldr	r3, [sp, #12]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d076      	beq.n	8005a26 <_dtoa_r+0x4de>
 8005938:	9b02      	ldr	r3, [sp, #8]
 800593a:	2b00      	cmp	r3, #0
 800593c:	dd36      	ble.n	80059ac <_dtoa_r+0x464>
 800593e:	9b00      	ldr	r3, [sp, #0]
 8005940:	4650      	mov	r0, sl
 8005942:	4659      	mov	r1, fp
 8005944:	1e5f      	subs	r7, r3, #1
 8005946:	2200      	movs	r2, #0
 8005948:	4b88      	ldr	r3, [pc, #544]	; (8005b6c <_dtoa_r+0x624>)
 800594a:	f7fa fe55 	bl	80005f8 <__aeabi_dmul>
 800594e:	9e02      	ldr	r6, [sp, #8]
 8005950:	4682      	mov	sl, r0
 8005952:	468b      	mov	fp, r1
 8005954:	3501      	adds	r5, #1
 8005956:	4628      	mov	r0, r5
 8005958:	f7fa fde4 	bl	8000524 <__aeabi_i2d>
 800595c:	4652      	mov	r2, sl
 800595e:	465b      	mov	r3, fp
 8005960:	f7fa fe4a 	bl	80005f8 <__aeabi_dmul>
 8005964:	4b82      	ldr	r3, [pc, #520]	; (8005b70 <_dtoa_r+0x628>)
 8005966:	2200      	movs	r2, #0
 8005968:	f7fa fc90 	bl	800028c <__adddf3>
 800596c:	46d0      	mov	r8, sl
 800596e:	46d9      	mov	r9, fp
 8005970:	4682      	mov	sl, r0
 8005972:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005976:	2e00      	cmp	r6, #0
 8005978:	d158      	bne.n	8005a2c <_dtoa_r+0x4e4>
 800597a:	4b7e      	ldr	r3, [pc, #504]	; (8005b74 <_dtoa_r+0x62c>)
 800597c:	2200      	movs	r2, #0
 800597e:	4640      	mov	r0, r8
 8005980:	4649      	mov	r1, r9
 8005982:	f7fa fc81 	bl	8000288 <__aeabi_dsub>
 8005986:	4652      	mov	r2, sl
 8005988:	465b      	mov	r3, fp
 800598a:	4680      	mov	r8, r0
 800598c:	4689      	mov	r9, r1
 800598e:	f7fb f8c3 	bl	8000b18 <__aeabi_dcmpgt>
 8005992:	2800      	cmp	r0, #0
 8005994:	f040 8295 	bne.w	8005ec2 <_dtoa_r+0x97a>
 8005998:	4652      	mov	r2, sl
 800599a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800599e:	4640      	mov	r0, r8
 80059a0:	4649      	mov	r1, r9
 80059a2:	f7fb f89b 	bl	8000adc <__aeabi_dcmplt>
 80059a6:	2800      	cmp	r0, #0
 80059a8:	f040 8289 	bne.w	8005ebe <_dtoa_r+0x976>
 80059ac:	ec5b ab19 	vmov	sl, fp, d9
 80059b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	f2c0 8148 	blt.w	8005c48 <_dtoa_r+0x700>
 80059b8:	9a00      	ldr	r2, [sp, #0]
 80059ba:	2a0e      	cmp	r2, #14
 80059bc:	f300 8144 	bgt.w	8005c48 <_dtoa_r+0x700>
 80059c0:	4b67      	ldr	r3, [pc, #412]	; (8005b60 <_dtoa_r+0x618>)
 80059c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80059c6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80059ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	f280 80d5 	bge.w	8005b7c <_dtoa_r+0x634>
 80059d2:	9b03      	ldr	r3, [sp, #12]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	f300 80d1 	bgt.w	8005b7c <_dtoa_r+0x634>
 80059da:	f040 826f 	bne.w	8005ebc <_dtoa_r+0x974>
 80059de:	4b65      	ldr	r3, [pc, #404]	; (8005b74 <_dtoa_r+0x62c>)
 80059e0:	2200      	movs	r2, #0
 80059e2:	4640      	mov	r0, r8
 80059e4:	4649      	mov	r1, r9
 80059e6:	f7fa fe07 	bl	80005f8 <__aeabi_dmul>
 80059ea:	4652      	mov	r2, sl
 80059ec:	465b      	mov	r3, fp
 80059ee:	f7fb f889 	bl	8000b04 <__aeabi_dcmpge>
 80059f2:	9e03      	ldr	r6, [sp, #12]
 80059f4:	4637      	mov	r7, r6
 80059f6:	2800      	cmp	r0, #0
 80059f8:	f040 8245 	bne.w	8005e86 <_dtoa_r+0x93e>
 80059fc:	9d01      	ldr	r5, [sp, #4]
 80059fe:	2331      	movs	r3, #49	; 0x31
 8005a00:	f805 3b01 	strb.w	r3, [r5], #1
 8005a04:	9b00      	ldr	r3, [sp, #0]
 8005a06:	3301      	adds	r3, #1
 8005a08:	9300      	str	r3, [sp, #0]
 8005a0a:	e240      	b.n	8005e8e <_dtoa_r+0x946>
 8005a0c:	07f2      	lsls	r2, r6, #31
 8005a0e:	d505      	bpl.n	8005a1c <_dtoa_r+0x4d4>
 8005a10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a14:	f7fa fdf0 	bl	80005f8 <__aeabi_dmul>
 8005a18:	3501      	adds	r5, #1
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	1076      	asrs	r6, r6, #1
 8005a1e:	3708      	adds	r7, #8
 8005a20:	e777      	b.n	8005912 <_dtoa_r+0x3ca>
 8005a22:	2502      	movs	r5, #2
 8005a24:	e779      	b.n	800591a <_dtoa_r+0x3d2>
 8005a26:	9f00      	ldr	r7, [sp, #0]
 8005a28:	9e03      	ldr	r6, [sp, #12]
 8005a2a:	e794      	b.n	8005956 <_dtoa_r+0x40e>
 8005a2c:	9901      	ldr	r1, [sp, #4]
 8005a2e:	4b4c      	ldr	r3, [pc, #304]	; (8005b60 <_dtoa_r+0x618>)
 8005a30:	4431      	add	r1, r6
 8005a32:	910d      	str	r1, [sp, #52]	; 0x34
 8005a34:	9908      	ldr	r1, [sp, #32]
 8005a36:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005a3a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005a3e:	2900      	cmp	r1, #0
 8005a40:	d043      	beq.n	8005aca <_dtoa_r+0x582>
 8005a42:	494d      	ldr	r1, [pc, #308]	; (8005b78 <_dtoa_r+0x630>)
 8005a44:	2000      	movs	r0, #0
 8005a46:	f7fa ff01 	bl	800084c <__aeabi_ddiv>
 8005a4a:	4652      	mov	r2, sl
 8005a4c:	465b      	mov	r3, fp
 8005a4e:	f7fa fc1b 	bl	8000288 <__aeabi_dsub>
 8005a52:	9d01      	ldr	r5, [sp, #4]
 8005a54:	4682      	mov	sl, r0
 8005a56:	468b      	mov	fp, r1
 8005a58:	4649      	mov	r1, r9
 8005a5a:	4640      	mov	r0, r8
 8005a5c:	f7fb f87c 	bl	8000b58 <__aeabi_d2iz>
 8005a60:	4606      	mov	r6, r0
 8005a62:	f7fa fd5f 	bl	8000524 <__aeabi_i2d>
 8005a66:	4602      	mov	r2, r0
 8005a68:	460b      	mov	r3, r1
 8005a6a:	4640      	mov	r0, r8
 8005a6c:	4649      	mov	r1, r9
 8005a6e:	f7fa fc0b 	bl	8000288 <__aeabi_dsub>
 8005a72:	3630      	adds	r6, #48	; 0x30
 8005a74:	f805 6b01 	strb.w	r6, [r5], #1
 8005a78:	4652      	mov	r2, sl
 8005a7a:	465b      	mov	r3, fp
 8005a7c:	4680      	mov	r8, r0
 8005a7e:	4689      	mov	r9, r1
 8005a80:	f7fb f82c 	bl	8000adc <__aeabi_dcmplt>
 8005a84:	2800      	cmp	r0, #0
 8005a86:	d163      	bne.n	8005b50 <_dtoa_r+0x608>
 8005a88:	4642      	mov	r2, r8
 8005a8a:	464b      	mov	r3, r9
 8005a8c:	4936      	ldr	r1, [pc, #216]	; (8005b68 <_dtoa_r+0x620>)
 8005a8e:	2000      	movs	r0, #0
 8005a90:	f7fa fbfa 	bl	8000288 <__aeabi_dsub>
 8005a94:	4652      	mov	r2, sl
 8005a96:	465b      	mov	r3, fp
 8005a98:	f7fb f820 	bl	8000adc <__aeabi_dcmplt>
 8005a9c:	2800      	cmp	r0, #0
 8005a9e:	f040 80b5 	bne.w	8005c0c <_dtoa_r+0x6c4>
 8005aa2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005aa4:	429d      	cmp	r5, r3
 8005aa6:	d081      	beq.n	80059ac <_dtoa_r+0x464>
 8005aa8:	4b30      	ldr	r3, [pc, #192]	; (8005b6c <_dtoa_r+0x624>)
 8005aaa:	2200      	movs	r2, #0
 8005aac:	4650      	mov	r0, sl
 8005aae:	4659      	mov	r1, fp
 8005ab0:	f7fa fda2 	bl	80005f8 <__aeabi_dmul>
 8005ab4:	4b2d      	ldr	r3, [pc, #180]	; (8005b6c <_dtoa_r+0x624>)
 8005ab6:	4682      	mov	sl, r0
 8005ab8:	468b      	mov	fp, r1
 8005aba:	4640      	mov	r0, r8
 8005abc:	4649      	mov	r1, r9
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f7fa fd9a 	bl	80005f8 <__aeabi_dmul>
 8005ac4:	4680      	mov	r8, r0
 8005ac6:	4689      	mov	r9, r1
 8005ac8:	e7c6      	b.n	8005a58 <_dtoa_r+0x510>
 8005aca:	4650      	mov	r0, sl
 8005acc:	4659      	mov	r1, fp
 8005ace:	f7fa fd93 	bl	80005f8 <__aeabi_dmul>
 8005ad2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ad4:	9d01      	ldr	r5, [sp, #4]
 8005ad6:	930f      	str	r3, [sp, #60]	; 0x3c
 8005ad8:	4682      	mov	sl, r0
 8005ada:	468b      	mov	fp, r1
 8005adc:	4649      	mov	r1, r9
 8005ade:	4640      	mov	r0, r8
 8005ae0:	f7fb f83a 	bl	8000b58 <__aeabi_d2iz>
 8005ae4:	4606      	mov	r6, r0
 8005ae6:	f7fa fd1d 	bl	8000524 <__aeabi_i2d>
 8005aea:	3630      	adds	r6, #48	; 0x30
 8005aec:	4602      	mov	r2, r0
 8005aee:	460b      	mov	r3, r1
 8005af0:	4640      	mov	r0, r8
 8005af2:	4649      	mov	r1, r9
 8005af4:	f7fa fbc8 	bl	8000288 <__aeabi_dsub>
 8005af8:	f805 6b01 	strb.w	r6, [r5], #1
 8005afc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005afe:	429d      	cmp	r5, r3
 8005b00:	4680      	mov	r8, r0
 8005b02:	4689      	mov	r9, r1
 8005b04:	f04f 0200 	mov.w	r2, #0
 8005b08:	d124      	bne.n	8005b54 <_dtoa_r+0x60c>
 8005b0a:	4b1b      	ldr	r3, [pc, #108]	; (8005b78 <_dtoa_r+0x630>)
 8005b0c:	4650      	mov	r0, sl
 8005b0e:	4659      	mov	r1, fp
 8005b10:	f7fa fbbc 	bl	800028c <__adddf3>
 8005b14:	4602      	mov	r2, r0
 8005b16:	460b      	mov	r3, r1
 8005b18:	4640      	mov	r0, r8
 8005b1a:	4649      	mov	r1, r9
 8005b1c:	f7fa fffc 	bl	8000b18 <__aeabi_dcmpgt>
 8005b20:	2800      	cmp	r0, #0
 8005b22:	d173      	bne.n	8005c0c <_dtoa_r+0x6c4>
 8005b24:	4652      	mov	r2, sl
 8005b26:	465b      	mov	r3, fp
 8005b28:	4913      	ldr	r1, [pc, #76]	; (8005b78 <_dtoa_r+0x630>)
 8005b2a:	2000      	movs	r0, #0
 8005b2c:	f7fa fbac 	bl	8000288 <__aeabi_dsub>
 8005b30:	4602      	mov	r2, r0
 8005b32:	460b      	mov	r3, r1
 8005b34:	4640      	mov	r0, r8
 8005b36:	4649      	mov	r1, r9
 8005b38:	f7fa ffd0 	bl	8000adc <__aeabi_dcmplt>
 8005b3c:	2800      	cmp	r0, #0
 8005b3e:	f43f af35 	beq.w	80059ac <_dtoa_r+0x464>
 8005b42:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005b44:	1e6b      	subs	r3, r5, #1
 8005b46:	930f      	str	r3, [sp, #60]	; 0x3c
 8005b48:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005b4c:	2b30      	cmp	r3, #48	; 0x30
 8005b4e:	d0f8      	beq.n	8005b42 <_dtoa_r+0x5fa>
 8005b50:	9700      	str	r7, [sp, #0]
 8005b52:	e049      	b.n	8005be8 <_dtoa_r+0x6a0>
 8005b54:	4b05      	ldr	r3, [pc, #20]	; (8005b6c <_dtoa_r+0x624>)
 8005b56:	f7fa fd4f 	bl	80005f8 <__aeabi_dmul>
 8005b5a:	4680      	mov	r8, r0
 8005b5c:	4689      	mov	r9, r1
 8005b5e:	e7bd      	b.n	8005adc <_dtoa_r+0x594>
 8005b60:	08007770 	.word	0x08007770
 8005b64:	08007748 	.word	0x08007748
 8005b68:	3ff00000 	.word	0x3ff00000
 8005b6c:	40240000 	.word	0x40240000
 8005b70:	401c0000 	.word	0x401c0000
 8005b74:	40140000 	.word	0x40140000
 8005b78:	3fe00000 	.word	0x3fe00000
 8005b7c:	9d01      	ldr	r5, [sp, #4]
 8005b7e:	4656      	mov	r6, sl
 8005b80:	465f      	mov	r7, fp
 8005b82:	4642      	mov	r2, r8
 8005b84:	464b      	mov	r3, r9
 8005b86:	4630      	mov	r0, r6
 8005b88:	4639      	mov	r1, r7
 8005b8a:	f7fa fe5f 	bl	800084c <__aeabi_ddiv>
 8005b8e:	f7fa ffe3 	bl	8000b58 <__aeabi_d2iz>
 8005b92:	4682      	mov	sl, r0
 8005b94:	f7fa fcc6 	bl	8000524 <__aeabi_i2d>
 8005b98:	4642      	mov	r2, r8
 8005b9a:	464b      	mov	r3, r9
 8005b9c:	f7fa fd2c 	bl	80005f8 <__aeabi_dmul>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	460b      	mov	r3, r1
 8005ba4:	4630      	mov	r0, r6
 8005ba6:	4639      	mov	r1, r7
 8005ba8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8005bac:	f7fa fb6c 	bl	8000288 <__aeabi_dsub>
 8005bb0:	f805 6b01 	strb.w	r6, [r5], #1
 8005bb4:	9e01      	ldr	r6, [sp, #4]
 8005bb6:	9f03      	ldr	r7, [sp, #12]
 8005bb8:	1bae      	subs	r6, r5, r6
 8005bba:	42b7      	cmp	r7, r6
 8005bbc:	4602      	mov	r2, r0
 8005bbe:	460b      	mov	r3, r1
 8005bc0:	d135      	bne.n	8005c2e <_dtoa_r+0x6e6>
 8005bc2:	f7fa fb63 	bl	800028c <__adddf3>
 8005bc6:	4642      	mov	r2, r8
 8005bc8:	464b      	mov	r3, r9
 8005bca:	4606      	mov	r6, r0
 8005bcc:	460f      	mov	r7, r1
 8005bce:	f7fa ffa3 	bl	8000b18 <__aeabi_dcmpgt>
 8005bd2:	b9d0      	cbnz	r0, 8005c0a <_dtoa_r+0x6c2>
 8005bd4:	4642      	mov	r2, r8
 8005bd6:	464b      	mov	r3, r9
 8005bd8:	4630      	mov	r0, r6
 8005bda:	4639      	mov	r1, r7
 8005bdc:	f7fa ff74 	bl	8000ac8 <__aeabi_dcmpeq>
 8005be0:	b110      	cbz	r0, 8005be8 <_dtoa_r+0x6a0>
 8005be2:	f01a 0f01 	tst.w	sl, #1
 8005be6:	d110      	bne.n	8005c0a <_dtoa_r+0x6c2>
 8005be8:	4620      	mov	r0, r4
 8005bea:	ee18 1a10 	vmov	r1, s16
 8005bee:	f000 fbed 	bl	80063cc <_Bfree>
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	9800      	ldr	r0, [sp, #0]
 8005bf6:	702b      	strb	r3, [r5, #0]
 8005bf8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005bfa:	3001      	adds	r0, #1
 8005bfc:	6018      	str	r0, [r3, #0]
 8005bfe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	f43f acf1 	beq.w	80055e8 <_dtoa_r+0xa0>
 8005c06:	601d      	str	r5, [r3, #0]
 8005c08:	e4ee      	b.n	80055e8 <_dtoa_r+0xa0>
 8005c0a:	9f00      	ldr	r7, [sp, #0]
 8005c0c:	462b      	mov	r3, r5
 8005c0e:	461d      	mov	r5, r3
 8005c10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c14:	2a39      	cmp	r2, #57	; 0x39
 8005c16:	d106      	bne.n	8005c26 <_dtoa_r+0x6de>
 8005c18:	9a01      	ldr	r2, [sp, #4]
 8005c1a:	429a      	cmp	r2, r3
 8005c1c:	d1f7      	bne.n	8005c0e <_dtoa_r+0x6c6>
 8005c1e:	9901      	ldr	r1, [sp, #4]
 8005c20:	2230      	movs	r2, #48	; 0x30
 8005c22:	3701      	adds	r7, #1
 8005c24:	700a      	strb	r2, [r1, #0]
 8005c26:	781a      	ldrb	r2, [r3, #0]
 8005c28:	3201      	adds	r2, #1
 8005c2a:	701a      	strb	r2, [r3, #0]
 8005c2c:	e790      	b.n	8005b50 <_dtoa_r+0x608>
 8005c2e:	4ba6      	ldr	r3, [pc, #664]	; (8005ec8 <_dtoa_r+0x980>)
 8005c30:	2200      	movs	r2, #0
 8005c32:	f7fa fce1 	bl	80005f8 <__aeabi_dmul>
 8005c36:	2200      	movs	r2, #0
 8005c38:	2300      	movs	r3, #0
 8005c3a:	4606      	mov	r6, r0
 8005c3c:	460f      	mov	r7, r1
 8005c3e:	f7fa ff43 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c42:	2800      	cmp	r0, #0
 8005c44:	d09d      	beq.n	8005b82 <_dtoa_r+0x63a>
 8005c46:	e7cf      	b.n	8005be8 <_dtoa_r+0x6a0>
 8005c48:	9a08      	ldr	r2, [sp, #32]
 8005c4a:	2a00      	cmp	r2, #0
 8005c4c:	f000 80d7 	beq.w	8005dfe <_dtoa_r+0x8b6>
 8005c50:	9a06      	ldr	r2, [sp, #24]
 8005c52:	2a01      	cmp	r2, #1
 8005c54:	f300 80ba 	bgt.w	8005dcc <_dtoa_r+0x884>
 8005c58:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005c5a:	2a00      	cmp	r2, #0
 8005c5c:	f000 80b2 	beq.w	8005dc4 <_dtoa_r+0x87c>
 8005c60:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005c64:	9e07      	ldr	r6, [sp, #28]
 8005c66:	9d04      	ldr	r5, [sp, #16]
 8005c68:	9a04      	ldr	r2, [sp, #16]
 8005c6a:	441a      	add	r2, r3
 8005c6c:	9204      	str	r2, [sp, #16]
 8005c6e:	9a05      	ldr	r2, [sp, #20]
 8005c70:	2101      	movs	r1, #1
 8005c72:	441a      	add	r2, r3
 8005c74:	4620      	mov	r0, r4
 8005c76:	9205      	str	r2, [sp, #20]
 8005c78:	f000 fc60 	bl	800653c <__i2b>
 8005c7c:	4607      	mov	r7, r0
 8005c7e:	2d00      	cmp	r5, #0
 8005c80:	dd0c      	ble.n	8005c9c <_dtoa_r+0x754>
 8005c82:	9b05      	ldr	r3, [sp, #20]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	dd09      	ble.n	8005c9c <_dtoa_r+0x754>
 8005c88:	42ab      	cmp	r3, r5
 8005c8a:	9a04      	ldr	r2, [sp, #16]
 8005c8c:	bfa8      	it	ge
 8005c8e:	462b      	movge	r3, r5
 8005c90:	1ad2      	subs	r2, r2, r3
 8005c92:	9204      	str	r2, [sp, #16]
 8005c94:	9a05      	ldr	r2, [sp, #20]
 8005c96:	1aed      	subs	r5, r5, r3
 8005c98:	1ad3      	subs	r3, r2, r3
 8005c9a:	9305      	str	r3, [sp, #20]
 8005c9c:	9b07      	ldr	r3, [sp, #28]
 8005c9e:	b31b      	cbz	r3, 8005ce8 <_dtoa_r+0x7a0>
 8005ca0:	9b08      	ldr	r3, [sp, #32]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	f000 80af 	beq.w	8005e06 <_dtoa_r+0x8be>
 8005ca8:	2e00      	cmp	r6, #0
 8005caa:	dd13      	ble.n	8005cd4 <_dtoa_r+0x78c>
 8005cac:	4639      	mov	r1, r7
 8005cae:	4632      	mov	r2, r6
 8005cb0:	4620      	mov	r0, r4
 8005cb2:	f000 fd03 	bl	80066bc <__pow5mult>
 8005cb6:	ee18 2a10 	vmov	r2, s16
 8005cba:	4601      	mov	r1, r0
 8005cbc:	4607      	mov	r7, r0
 8005cbe:	4620      	mov	r0, r4
 8005cc0:	f000 fc52 	bl	8006568 <__multiply>
 8005cc4:	ee18 1a10 	vmov	r1, s16
 8005cc8:	4680      	mov	r8, r0
 8005cca:	4620      	mov	r0, r4
 8005ccc:	f000 fb7e 	bl	80063cc <_Bfree>
 8005cd0:	ee08 8a10 	vmov	s16, r8
 8005cd4:	9b07      	ldr	r3, [sp, #28]
 8005cd6:	1b9a      	subs	r2, r3, r6
 8005cd8:	d006      	beq.n	8005ce8 <_dtoa_r+0x7a0>
 8005cda:	ee18 1a10 	vmov	r1, s16
 8005cde:	4620      	mov	r0, r4
 8005ce0:	f000 fcec 	bl	80066bc <__pow5mult>
 8005ce4:	ee08 0a10 	vmov	s16, r0
 8005ce8:	2101      	movs	r1, #1
 8005cea:	4620      	mov	r0, r4
 8005cec:	f000 fc26 	bl	800653c <__i2b>
 8005cf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	4606      	mov	r6, r0
 8005cf6:	f340 8088 	ble.w	8005e0a <_dtoa_r+0x8c2>
 8005cfa:	461a      	mov	r2, r3
 8005cfc:	4601      	mov	r1, r0
 8005cfe:	4620      	mov	r0, r4
 8005d00:	f000 fcdc 	bl	80066bc <__pow5mult>
 8005d04:	9b06      	ldr	r3, [sp, #24]
 8005d06:	2b01      	cmp	r3, #1
 8005d08:	4606      	mov	r6, r0
 8005d0a:	f340 8081 	ble.w	8005e10 <_dtoa_r+0x8c8>
 8005d0e:	f04f 0800 	mov.w	r8, #0
 8005d12:	6933      	ldr	r3, [r6, #16]
 8005d14:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005d18:	6918      	ldr	r0, [r3, #16]
 8005d1a:	f000 fbbf 	bl	800649c <__hi0bits>
 8005d1e:	f1c0 0020 	rsb	r0, r0, #32
 8005d22:	9b05      	ldr	r3, [sp, #20]
 8005d24:	4418      	add	r0, r3
 8005d26:	f010 001f 	ands.w	r0, r0, #31
 8005d2a:	f000 8092 	beq.w	8005e52 <_dtoa_r+0x90a>
 8005d2e:	f1c0 0320 	rsb	r3, r0, #32
 8005d32:	2b04      	cmp	r3, #4
 8005d34:	f340 808a 	ble.w	8005e4c <_dtoa_r+0x904>
 8005d38:	f1c0 001c 	rsb	r0, r0, #28
 8005d3c:	9b04      	ldr	r3, [sp, #16]
 8005d3e:	4403      	add	r3, r0
 8005d40:	9304      	str	r3, [sp, #16]
 8005d42:	9b05      	ldr	r3, [sp, #20]
 8005d44:	4403      	add	r3, r0
 8005d46:	4405      	add	r5, r0
 8005d48:	9305      	str	r3, [sp, #20]
 8005d4a:	9b04      	ldr	r3, [sp, #16]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	dd07      	ble.n	8005d60 <_dtoa_r+0x818>
 8005d50:	ee18 1a10 	vmov	r1, s16
 8005d54:	461a      	mov	r2, r3
 8005d56:	4620      	mov	r0, r4
 8005d58:	f000 fd0a 	bl	8006770 <__lshift>
 8005d5c:	ee08 0a10 	vmov	s16, r0
 8005d60:	9b05      	ldr	r3, [sp, #20]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	dd05      	ble.n	8005d72 <_dtoa_r+0x82a>
 8005d66:	4631      	mov	r1, r6
 8005d68:	461a      	mov	r2, r3
 8005d6a:	4620      	mov	r0, r4
 8005d6c:	f000 fd00 	bl	8006770 <__lshift>
 8005d70:	4606      	mov	r6, r0
 8005d72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d06e      	beq.n	8005e56 <_dtoa_r+0x90e>
 8005d78:	ee18 0a10 	vmov	r0, s16
 8005d7c:	4631      	mov	r1, r6
 8005d7e:	f000 fd67 	bl	8006850 <__mcmp>
 8005d82:	2800      	cmp	r0, #0
 8005d84:	da67      	bge.n	8005e56 <_dtoa_r+0x90e>
 8005d86:	9b00      	ldr	r3, [sp, #0]
 8005d88:	3b01      	subs	r3, #1
 8005d8a:	ee18 1a10 	vmov	r1, s16
 8005d8e:	9300      	str	r3, [sp, #0]
 8005d90:	220a      	movs	r2, #10
 8005d92:	2300      	movs	r3, #0
 8005d94:	4620      	mov	r0, r4
 8005d96:	f000 fb3b 	bl	8006410 <__multadd>
 8005d9a:	9b08      	ldr	r3, [sp, #32]
 8005d9c:	ee08 0a10 	vmov	s16, r0
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	f000 81b1 	beq.w	8006108 <_dtoa_r+0xbc0>
 8005da6:	2300      	movs	r3, #0
 8005da8:	4639      	mov	r1, r7
 8005daa:	220a      	movs	r2, #10
 8005dac:	4620      	mov	r0, r4
 8005dae:	f000 fb2f 	bl	8006410 <__multadd>
 8005db2:	9b02      	ldr	r3, [sp, #8]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	4607      	mov	r7, r0
 8005db8:	f300 808e 	bgt.w	8005ed8 <_dtoa_r+0x990>
 8005dbc:	9b06      	ldr	r3, [sp, #24]
 8005dbe:	2b02      	cmp	r3, #2
 8005dc0:	dc51      	bgt.n	8005e66 <_dtoa_r+0x91e>
 8005dc2:	e089      	b.n	8005ed8 <_dtoa_r+0x990>
 8005dc4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005dc6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005dca:	e74b      	b.n	8005c64 <_dtoa_r+0x71c>
 8005dcc:	9b03      	ldr	r3, [sp, #12]
 8005dce:	1e5e      	subs	r6, r3, #1
 8005dd0:	9b07      	ldr	r3, [sp, #28]
 8005dd2:	42b3      	cmp	r3, r6
 8005dd4:	bfbf      	itttt	lt
 8005dd6:	9b07      	ldrlt	r3, [sp, #28]
 8005dd8:	9607      	strlt	r6, [sp, #28]
 8005dda:	1af2      	sublt	r2, r6, r3
 8005ddc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005dde:	bfb6      	itet	lt
 8005de0:	189b      	addlt	r3, r3, r2
 8005de2:	1b9e      	subge	r6, r3, r6
 8005de4:	930a      	strlt	r3, [sp, #40]	; 0x28
 8005de6:	9b03      	ldr	r3, [sp, #12]
 8005de8:	bfb8      	it	lt
 8005dea:	2600      	movlt	r6, #0
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	bfb7      	itett	lt
 8005df0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8005df4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8005df8:	1a9d      	sublt	r5, r3, r2
 8005dfa:	2300      	movlt	r3, #0
 8005dfc:	e734      	b.n	8005c68 <_dtoa_r+0x720>
 8005dfe:	9e07      	ldr	r6, [sp, #28]
 8005e00:	9d04      	ldr	r5, [sp, #16]
 8005e02:	9f08      	ldr	r7, [sp, #32]
 8005e04:	e73b      	b.n	8005c7e <_dtoa_r+0x736>
 8005e06:	9a07      	ldr	r2, [sp, #28]
 8005e08:	e767      	b.n	8005cda <_dtoa_r+0x792>
 8005e0a:	9b06      	ldr	r3, [sp, #24]
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	dc18      	bgt.n	8005e42 <_dtoa_r+0x8fa>
 8005e10:	f1ba 0f00 	cmp.w	sl, #0
 8005e14:	d115      	bne.n	8005e42 <_dtoa_r+0x8fa>
 8005e16:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005e1a:	b993      	cbnz	r3, 8005e42 <_dtoa_r+0x8fa>
 8005e1c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005e20:	0d1b      	lsrs	r3, r3, #20
 8005e22:	051b      	lsls	r3, r3, #20
 8005e24:	b183      	cbz	r3, 8005e48 <_dtoa_r+0x900>
 8005e26:	9b04      	ldr	r3, [sp, #16]
 8005e28:	3301      	adds	r3, #1
 8005e2a:	9304      	str	r3, [sp, #16]
 8005e2c:	9b05      	ldr	r3, [sp, #20]
 8005e2e:	3301      	adds	r3, #1
 8005e30:	9305      	str	r3, [sp, #20]
 8005e32:	f04f 0801 	mov.w	r8, #1
 8005e36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	f47f af6a 	bne.w	8005d12 <_dtoa_r+0x7ca>
 8005e3e:	2001      	movs	r0, #1
 8005e40:	e76f      	b.n	8005d22 <_dtoa_r+0x7da>
 8005e42:	f04f 0800 	mov.w	r8, #0
 8005e46:	e7f6      	b.n	8005e36 <_dtoa_r+0x8ee>
 8005e48:	4698      	mov	r8, r3
 8005e4a:	e7f4      	b.n	8005e36 <_dtoa_r+0x8ee>
 8005e4c:	f43f af7d 	beq.w	8005d4a <_dtoa_r+0x802>
 8005e50:	4618      	mov	r0, r3
 8005e52:	301c      	adds	r0, #28
 8005e54:	e772      	b.n	8005d3c <_dtoa_r+0x7f4>
 8005e56:	9b03      	ldr	r3, [sp, #12]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	dc37      	bgt.n	8005ecc <_dtoa_r+0x984>
 8005e5c:	9b06      	ldr	r3, [sp, #24]
 8005e5e:	2b02      	cmp	r3, #2
 8005e60:	dd34      	ble.n	8005ecc <_dtoa_r+0x984>
 8005e62:	9b03      	ldr	r3, [sp, #12]
 8005e64:	9302      	str	r3, [sp, #8]
 8005e66:	9b02      	ldr	r3, [sp, #8]
 8005e68:	b96b      	cbnz	r3, 8005e86 <_dtoa_r+0x93e>
 8005e6a:	4631      	mov	r1, r6
 8005e6c:	2205      	movs	r2, #5
 8005e6e:	4620      	mov	r0, r4
 8005e70:	f000 face 	bl	8006410 <__multadd>
 8005e74:	4601      	mov	r1, r0
 8005e76:	4606      	mov	r6, r0
 8005e78:	ee18 0a10 	vmov	r0, s16
 8005e7c:	f000 fce8 	bl	8006850 <__mcmp>
 8005e80:	2800      	cmp	r0, #0
 8005e82:	f73f adbb 	bgt.w	80059fc <_dtoa_r+0x4b4>
 8005e86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e88:	9d01      	ldr	r5, [sp, #4]
 8005e8a:	43db      	mvns	r3, r3
 8005e8c:	9300      	str	r3, [sp, #0]
 8005e8e:	f04f 0800 	mov.w	r8, #0
 8005e92:	4631      	mov	r1, r6
 8005e94:	4620      	mov	r0, r4
 8005e96:	f000 fa99 	bl	80063cc <_Bfree>
 8005e9a:	2f00      	cmp	r7, #0
 8005e9c:	f43f aea4 	beq.w	8005be8 <_dtoa_r+0x6a0>
 8005ea0:	f1b8 0f00 	cmp.w	r8, #0
 8005ea4:	d005      	beq.n	8005eb2 <_dtoa_r+0x96a>
 8005ea6:	45b8      	cmp	r8, r7
 8005ea8:	d003      	beq.n	8005eb2 <_dtoa_r+0x96a>
 8005eaa:	4641      	mov	r1, r8
 8005eac:	4620      	mov	r0, r4
 8005eae:	f000 fa8d 	bl	80063cc <_Bfree>
 8005eb2:	4639      	mov	r1, r7
 8005eb4:	4620      	mov	r0, r4
 8005eb6:	f000 fa89 	bl	80063cc <_Bfree>
 8005eba:	e695      	b.n	8005be8 <_dtoa_r+0x6a0>
 8005ebc:	2600      	movs	r6, #0
 8005ebe:	4637      	mov	r7, r6
 8005ec0:	e7e1      	b.n	8005e86 <_dtoa_r+0x93e>
 8005ec2:	9700      	str	r7, [sp, #0]
 8005ec4:	4637      	mov	r7, r6
 8005ec6:	e599      	b.n	80059fc <_dtoa_r+0x4b4>
 8005ec8:	40240000 	.word	0x40240000
 8005ecc:	9b08      	ldr	r3, [sp, #32]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	f000 80ca 	beq.w	8006068 <_dtoa_r+0xb20>
 8005ed4:	9b03      	ldr	r3, [sp, #12]
 8005ed6:	9302      	str	r3, [sp, #8]
 8005ed8:	2d00      	cmp	r5, #0
 8005eda:	dd05      	ble.n	8005ee8 <_dtoa_r+0x9a0>
 8005edc:	4639      	mov	r1, r7
 8005ede:	462a      	mov	r2, r5
 8005ee0:	4620      	mov	r0, r4
 8005ee2:	f000 fc45 	bl	8006770 <__lshift>
 8005ee6:	4607      	mov	r7, r0
 8005ee8:	f1b8 0f00 	cmp.w	r8, #0
 8005eec:	d05b      	beq.n	8005fa6 <_dtoa_r+0xa5e>
 8005eee:	6879      	ldr	r1, [r7, #4]
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	f000 fa2b 	bl	800634c <_Balloc>
 8005ef6:	4605      	mov	r5, r0
 8005ef8:	b928      	cbnz	r0, 8005f06 <_dtoa_r+0x9be>
 8005efa:	4b87      	ldr	r3, [pc, #540]	; (8006118 <_dtoa_r+0xbd0>)
 8005efc:	4602      	mov	r2, r0
 8005efe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005f02:	f7ff bb3b 	b.w	800557c <_dtoa_r+0x34>
 8005f06:	693a      	ldr	r2, [r7, #16]
 8005f08:	3202      	adds	r2, #2
 8005f0a:	0092      	lsls	r2, r2, #2
 8005f0c:	f107 010c 	add.w	r1, r7, #12
 8005f10:	300c      	adds	r0, #12
 8005f12:	f000 fa0d 	bl	8006330 <memcpy>
 8005f16:	2201      	movs	r2, #1
 8005f18:	4629      	mov	r1, r5
 8005f1a:	4620      	mov	r0, r4
 8005f1c:	f000 fc28 	bl	8006770 <__lshift>
 8005f20:	9b01      	ldr	r3, [sp, #4]
 8005f22:	f103 0901 	add.w	r9, r3, #1
 8005f26:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8005f2a:	4413      	add	r3, r2
 8005f2c:	9305      	str	r3, [sp, #20]
 8005f2e:	f00a 0301 	and.w	r3, sl, #1
 8005f32:	46b8      	mov	r8, r7
 8005f34:	9304      	str	r3, [sp, #16]
 8005f36:	4607      	mov	r7, r0
 8005f38:	4631      	mov	r1, r6
 8005f3a:	ee18 0a10 	vmov	r0, s16
 8005f3e:	f7ff fa77 	bl	8005430 <quorem>
 8005f42:	4641      	mov	r1, r8
 8005f44:	9002      	str	r0, [sp, #8]
 8005f46:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005f4a:	ee18 0a10 	vmov	r0, s16
 8005f4e:	f000 fc7f 	bl	8006850 <__mcmp>
 8005f52:	463a      	mov	r2, r7
 8005f54:	9003      	str	r0, [sp, #12]
 8005f56:	4631      	mov	r1, r6
 8005f58:	4620      	mov	r0, r4
 8005f5a:	f000 fc95 	bl	8006888 <__mdiff>
 8005f5e:	68c2      	ldr	r2, [r0, #12]
 8005f60:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8005f64:	4605      	mov	r5, r0
 8005f66:	bb02      	cbnz	r2, 8005faa <_dtoa_r+0xa62>
 8005f68:	4601      	mov	r1, r0
 8005f6a:	ee18 0a10 	vmov	r0, s16
 8005f6e:	f000 fc6f 	bl	8006850 <__mcmp>
 8005f72:	4602      	mov	r2, r0
 8005f74:	4629      	mov	r1, r5
 8005f76:	4620      	mov	r0, r4
 8005f78:	9207      	str	r2, [sp, #28]
 8005f7a:	f000 fa27 	bl	80063cc <_Bfree>
 8005f7e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8005f82:	ea43 0102 	orr.w	r1, r3, r2
 8005f86:	9b04      	ldr	r3, [sp, #16]
 8005f88:	430b      	orrs	r3, r1
 8005f8a:	464d      	mov	r5, r9
 8005f8c:	d10f      	bne.n	8005fae <_dtoa_r+0xa66>
 8005f8e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005f92:	d02a      	beq.n	8005fea <_dtoa_r+0xaa2>
 8005f94:	9b03      	ldr	r3, [sp, #12]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	dd02      	ble.n	8005fa0 <_dtoa_r+0xa58>
 8005f9a:	9b02      	ldr	r3, [sp, #8]
 8005f9c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8005fa0:	f88b a000 	strb.w	sl, [fp]
 8005fa4:	e775      	b.n	8005e92 <_dtoa_r+0x94a>
 8005fa6:	4638      	mov	r0, r7
 8005fa8:	e7ba      	b.n	8005f20 <_dtoa_r+0x9d8>
 8005faa:	2201      	movs	r2, #1
 8005fac:	e7e2      	b.n	8005f74 <_dtoa_r+0xa2c>
 8005fae:	9b03      	ldr	r3, [sp, #12]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	db04      	blt.n	8005fbe <_dtoa_r+0xa76>
 8005fb4:	9906      	ldr	r1, [sp, #24]
 8005fb6:	430b      	orrs	r3, r1
 8005fb8:	9904      	ldr	r1, [sp, #16]
 8005fba:	430b      	orrs	r3, r1
 8005fbc:	d122      	bne.n	8006004 <_dtoa_r+0xabc>
 8005fbe:	2a00      	cmp	r2, #0
 8005fc0:	ddee      	ble.n	8005fa0 <_dtoa_r+0xa58>
 8005fc2:	ee18 1a10 	vmov	r1, s16
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	4620      	mov	r0, r4
 8005fca:	f000 fbd1 	bl	8006770 <__lshift>
 8005fce:	4631      	mov	r1, r6
 8005fd0:	ee08 0a10 	vmov	s16, r0
 8005fd4:	f000 fc3c 	bl	8006850 <__mcmp>
 8005fd8:	2800      	cmp	r0, #0
 8005fda:	dc03      	bgt.n	8005fe4 <_dtoa_r+0xa9c>
 8005fdc:	d1e0      	bne.n	8005fa0 <_dtoa_r+0xa58>
 8005fde:	f01a 0f01 	tst.w	sl, #1
 8005fe2:	d0dd      	beq.n	8005fa0 <_dtoa_r+0xa58>
 8005fe4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005fe8:	d1d7      	bne.n	8005f9a <_dtoa_r+0xa52>
 8005fea:	2339      	movs	r3, #57	; 0x39
 8005fec:	f88b 3000 	strb.w	r3, [fp]
 8005ff0:	462b      	mov	r3, r5
 8005ff2:	461d      	mov	r5, r3
 8005ff4:	3b01      	subs	r3, #1
 8005ff6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005ffa:	2a39      	cmp	r2, #57	; 0x39
 8005ffc:	d071      	beq.n	80060e2 <_dtoa_r+0xb9a>
 8005ffe:	3201      	adds	r2, #1
 8006000:	701a      	strb	r2, [r3, #0]
 8006002:	e746      	b.n	8005e92 <_dtoa_r+0x94a>
 8006004:	2a00      	cmp	r2, #0
 8006006:	dd07      	ble.n	8006018 <_dtoa_r+0xad0>
 8006008:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800600c:	d0ed      	beq.n	8005fea <_dtoa_r+0xaa2>
 800600e:	f10a 0301 	add.w	r3, sl, #1
 8006012:	f88b 3000 	strb.w	r3, [fp]
 8006016:	e73c      	b.n	8005e92 <_dtoa_r+0x94a>
 8006018:	9b05      	ldr	r3, [sp, #20]
 800601a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800601e:	4599      	cmp	r9, r3
 8006020:	d047      	beq.n	80060b2 <_dtoa_r+0xb6a>
 8006022:	ee18 1a10 	vmov	r1, s16
 8006026:	2300      	movs	r3, #0
 8006028:	220a      	movs	r2, #10
 800602a:	4620      	mov	r0, r4
 800602c:	f000 f9f0 	bl	8006410 <__multadd>
 8006030:	45b8      	cmp	r8, r7
 8006032:	ee08 0a10 	vmov	s16, r0
 8006036:	f04f 0300 	mov.w	r3, #0
 800603a:	f04f 020a 	mov.w	r2, #10
 800603e:	4641      	mov	r1, r8
 8006040:	4620      	mov	r0, r4
 8006042:	d106      	bne.n	8006052 <_dtoa_r+0xb0a>
 8006044:	f000 f9e4 	bl	8006410 <__multadd>
 8006048:	4680      	mov	r8, r0
 800604a:	4607      	mov	r7, r0
 800604c:	f109 0901 	add.w	r9, r9, #1
 8006050:	e772      	b.n	8005f38 <_dtoa_r+0x9f0>
 8006052:	f000 f9dd 	bl	8006410 <__multadd>
 8006056:	4639      	mov	r1, r7
 8006058:	4680      	mov	r8, r0
 800605a:	2300      	movs	r3, #0
 800605c:	220a      	movs	r2, #10
 800605e:	4620      	mov	r0, r4
 8006060:	f000 f9d6 	bl	8006410 <__multadd>
 8006064:	4607      	mov	r7, r0
 8006066:	e7f1      	b.n	800604c <_dtoa_r+0xb04>
 8006068:	9b03      	ldr	r3, [sp, #12]
 800606a:	9302      	str	r3, [sp, #8]
 800606c:	9d01      	ldr	r5, [sp, #4]
 800606e:	ee18 0a10 	vmov	r0, s16
 8006072:	4631      	mov	r1, r6
 8006074:	f7ff f9dc 	bl	8005430 <quorem>
 8006078:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800607c:	9b01      	ldr	r3, [sp, #4]
 800607e:	f805 ab01 	strb.w	sl, [r5], #1
 8006082:	1aea      	subs	r2, r5, r3
 8006084:	9b02      	ldr	r3, [sp, #8]
 8006086:	4293      	cmp	r3, r2
 8006088:	dd09      	ble.n	800609e <_dtoa_r+0xb56>
 800608a:	ee18 1a10 	vmov	r1, s16
 800608e:	2300      	movs	r3, #0
 8006090:	220a      	movs	r2, #10
 8006092:	4620      	mov	r0, r4
 8006094:	f000 f9bc 	bl	8006410 <__multadd>
 8006098:	ee08 0a10 	vmov	s16, r0
 800609c:	e7e7      	b.n	800606e <_dtoa_r+0xb26>
 800609e:	9b02      	ldr	r3, [sp, #8]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	bfc8      	it	gt
 80060a4:	461d      	movgt	r5, r3
 80060a6:	9b01      	ldr	r3, [sp, #4]
 80060a8:	bfd8      	it	le
 80060aa:	2501      	movle	r5, #1
 80060ac:	441d      	add	r5, r3
 80060ae:	f04f 0800 	mov.w	r8, #0
 80060b2:	ee18 1a10 	vmov	r1, s16
 80060b6:	2201      	movs	r2, #1
 80060b8:	4620      	mov	r0, r4
 80060ba:	f000 fb59 	bl	8006770 <__lshift>
 80060be:	4631      	mov	r1, r6
 80060c0:	ee08 0a10 	vmov	s16, r0
 80060c4:	f000 fbc4 	bl	8006850 <__mcmp>
 80060c8:	2800      	cmp	r0, #0
 80060ca:	dc91      	bgt.n	8005ff0 <_dtoa_r+0xaa8>
 80060cc:	d102      	bne.n	80060d4 <_dtoa_r+0xb8c>
 80060ce:	f01a 0f01 	tst.w	sl, #1
 80060d2:	d18d      	bne.n	8005ff0 <_dtoa_r+0xaa8>
 80060d4:	462b      	mov	r3, r5
 80060d6:	461d      	mov	r5, r3
 80060d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80060dc:	2a30      	cmp	r2, #48	; 0x30
 80060de:	d0fa      	beq.n	80060d6 <_dtoa_r+0xb8e>
 80060e0:	e6d7      	b.n	8005e92 <_dtoa_r+0x94a>
 80060e2:	9a01      	ldr	r2, [sp, #4]
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d184      	bne.n	8005ff2 <_dtoa_r+0xaaa>
 80060e8:	9b00      	ldr	r3, [sp, #0]
 80060ea:	3301      	adds	r3, #1
 80060ec:	9300      	str	r3, [sp, #0]
 80060ee:	2331      	movs	r3, #49	; 0x31
 80060f0:	7013      	strb	r3, [r2, #0]
 80060f2:	e6ce      	b.n	8005e92 <_dtoa_r+0x94a>
 80060f4:	4b09      	ldr	r3, [pc, #36]	; (800611c <_dtoa_r+0xbd4>)
 80060f6:	f7ff ba95 	b.w	8005624 <_dtoa_r+0xdc>
 80060fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	f47f aa6e 	bne.w	80055de <_dtoa_r+0x96>
 8006102:	4b07      	ldr	r3, [pc, #28]	; (8006120 <_dtoa_r+0xbd8>)
 8006104:	f7ff ba8e 	b.w	8005624 <_dtoa_r+0xdc>
 8006108:	9b02      	ldr	r3, [sp, #8]
 800610a:	2b00      	cmp	r3, #0
 800610c:	dcae      	bgt.n	800606c <_dtoa_r+0xb24>
 800610e:	9b06      	ldr	r3, [sp, #24]
 8006110:	2b02      	cmp	r3, #2
 8006112:	f73f aea8 	bgt.w	8005e66 <_dtoa_r+0x91e>
 8006116:	e7a9      	b.n	800606c <_dtoa_r+0xb24>
 8006118:	08007677 	.word	0x08007677
 800611c:	080075d4 	.word	0x080075d4
 8006120:	080075f8 	.word	0x080075f8

08006124 <std>:
 8006124:	2300      	movs	r3, #0
 8006126:	b510      	push	{r4, lr}
 8006128:	4604      	mov	r4, r0
 800612a:	e9c0 3300 	strd	r3, r3, [r0]
 800612e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006132:	6083      	str	r3, [r0, #8]
 8006134:	8181      	strh	r1, [r0, #12]
 8006136:	6643      	str	r3, [r0, #100]	; 0x64
 8006138:	81c2      	strh	r2, [r0, #14]
 800613a:	6183      	str	r3, [r0, #24]
 800613c:	4619      	mov	r1, r3
 800613e:	2208      	movs	r2, #8
 8006140:	305c      	adds	r0, #92	; 0x5c
 8006142:	f7fe fceb 	bl	8004b1c <memset>
 8006146:	4b05      	ldr	r3, [pc, #20]	; (800615c <std+0x38>)
 8006148:	6263      	str	r3, [r4, #36]	; 0x24
 800614a:	4b05      	ldr	r3, [pc, #20]	; (8006160 <std+0x3c>)
 800614c:	62a3      	str	r3, [r4, #40]	; 0x28
 800614e:	4b05      	ldr	r3, [pc, #20]	; (8006164 <std+0x40>)
 8006150:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006152:	4b05      	ldr	r3, [pc, #20]	; (8006168 <std+0x44>)
 8006154:	6224      	str	r4, [r4, #32]
 8006156:	6323      	str	r3, [r4, #48]	; 0x30
 8006158:	bd10      	pop	{r4, pc}
 800615a:	bf00      	nop
 800615c:	08006f15 	.word	0x08006f15
 8006160:	08006f37 	.word	0x08006f37
 8006164:	08006f6f 	.word	0x08006f6f
 8006168:	08006f93 	.word	0x08006f93

0800616c <_cleanup_r>:
 800616c:	4901      	ldr	r1, [pc, #4]	; (8006174 <_cleanup_r+0x8>)
 800616e:	f000 b8af 	b.w	80062d0 <_fwalk_reent>
 8006172:	bf00      	nop
 8006174:	080072a9 	.word	0x080072a9

08006178 <__sfmoreglue>:
 8006178:	b570      	push	{r4, r5, r6, lr}
 800617a:	2268      	movs	r2, #104	; 0x68
 800617c:	1e4d      	subs	r5, r1, #1
 800617e:	4355      	muls	r5, r2
 8006180:	460e      	mov	r6, r1
 8006182:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006186:	f000 fce7 	bl	8006b58 <_malloc_r>
 800618a:	4604      	mov	r4, r0
 800618c:	b140      	cbz	r0, 80061a0 <__sfmoreglue+0x28>
 800618e:	2100      	movs	r1, #0
 8006190:	e9c0 1600 	strd	r1, r6, [r0]
 8006194:	300c      	adds	r0, #12
 8006196:	60a0      	str	r0, [r4, #8]
 8006198:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800619c:	f7fe fcbe 	bl	8004b1c <memset>
 80061a0:	4620      	mov	r0, r4
 80061a2:	bd70      	pop	{r4, r5, r6, pc}

080061a4 <__sfp_lock_acquire>:
 80061a4:	4801      	ldr	r0, [pc, #4]	; (80061ac <__sfp_lock_acquire+0x8>)
 80061a6:	f000 b8b8 	b.w	800631a <__retarget_lock_acquire_recursive>
 80061aa:	bf00      	nop
 80061ac:	20000429 	.word	0x20000429

080061b0 <__sfp_lock_release>:
 80061b0:	4801      	ldr	r0, [pc, #4]	; (80061b8 <__sfp_lock_release+0x8>)
 80061b2:	f000 b8b3 	b.w	800631c <__retarget_lock_release_recursive>
 80061b6:	bf00      	nop
 80061b8:	20000429 	.word	0x20000429

080061bc <__sinit_lock_acquire>:
 80061bc:	4801      	ldr	r0, [pc, #4]	; (80061c4 <__sinit_lock_acquire+0x8>)
 80061be:	f000 b8ac 	b.w	800631a <__retarget_lock_acquire_recursive>
 80061c2:	bf00      	nop
 80061c4:	2000042a 	.word	0x2000042a

080061c8 <__sinit_lock_release>:
 80061c8:	4801      	ldr	r0, [pc, #4]	; (80061d0 <__sinit_lock_release+0x8>)
 80061ca:	f000 b8a7 	b.w	800631c <__retarget_lock_release_recursive>
 80061ce:	bf00      	nop
 80061d0:	2000042a 	.word	0x2000042a

080061d4 <__sinit>:
 80061d4:	b510      	push	{r4, lr}
 80061d6:	4604      	mov	r4, r0
 80061d8:	f7ff fff0 	bl	80061bc <__sinit_lock_acquire>
 80061dc:	69a3      	ldr	r3, [r4, #24]
 80061de:	b11b      	cbz	r3, 80061e8 <__sinit+0x14>
 80061e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061e4:	f7ff bff0 	b.w	80061c8 <__sinit_lock_release>
 80061e8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80061ec:	6523      	str	r3, [r4, #80]	; 0x50
 80061ee:	4b13      	ldr	r3, [pc, #76]	; (800623c <__sinit+0x68>)
 80061f0:	4a13      	ldr	r2, [pc, #76]	; (8006240 <__sinit+0x6c>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	62a2      	str	r2, [r4, #40]	; 0x28
 80061f6:	42a3      	cmp	r3, r4
 80061f8:	bf04      	itt	eq
 80061fa:	2301      	moveq	r3, #1
 80061fc:	61a3      	streq	r3, [r4, #24]
 80061fe:	4620      	mov	r0, r4
 8006200:	f000 f820 	bl	8006244 <__sfp>
 8006204:	6060      	str	r0, [r4, #4]
 8006206:	4620      	mov	r0, r4
 8006208:	f000 f81c 	bl	8006244 <__sfp>
 800620c:	60a0      	str	r0, [r4, #8]
 800620e:	4620      	mov	r0, r4
 8006210:	f000 f818 	bl	8006244 <__sfp>
 8006214:	2200      	movs	r2, #0
 8006216:	60e0      	str	r0, [r4, #12]
 8006218:	2104      	movs	r1, #4
 800621a:	6860      	ldr	r0, [r4, #4]
 800621c:	f7ff ff82 	bl	8006124 <std>
 8006220:	68a0      	ldr	r0, [r4, #8]
 8006222:	2201      	movs	r2, #1
 8006224:	2109      	movs	r1, #9
 8006226:	f7ff ff7d 	bl	8006124 <std>
 800622a:	68e0      	ldr	r0, [r4, #12]
 800622c:	2202      	movs	r2, #2
 800622e:	2112      	movs	r1, #18
 8006230:	f7ff ff78 	bl	8006124 <std>
 8006234:	2301      	movs	r3, #1
 8006236:	61a3      	str	r3, [r4, #24]
 8006238:	e7d2      	b.n	80061e0 <__sinit+0xc>
 800623a:	bf00      	nop
 800623c:	080075c0 	.word	0x080075c0
 8006240:	0800616d 	.word	0x0800616d

08006244 <__sfp>:
 8006244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006246:	4607      	mov	r7, r0
 8006248:	f7ff ffac 	bl	80061a4 <__sfp_lock_acquire>
 800624c:	4b1e      	ldr	r3, [pc, #120]	; (80062c8 <__sfp+0x84>)
 800624e:	681e      	ldr	r6, [r3, #0]
 8006250:	69b3      	ldr	r3, [r6, #24]
 8006252:	b913      	cbnz	r3, 800625a <__sfp+0x16>
 8006254:	4630      	mov	r0, r6
 8006256:	f7ff ffbd 	bl	80061d4 <__sinit>
 800625a:	3648      	adds	r6, #72	; 0x48
 800625c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006260:	3b01      	subs	r3, #1
 8006262:	d503      	bpl.n	800626c <__sfp+0x28>
 8006264:	6833      	ldr	r3, [r6, #0]
 8006266:	b30b      	cbz	r3, 80062ac <__sfp+0x68>
 8006268:	6836      	ldr	r6, [r6, #0]
 800626a:	e7f7      	b.n	800625c <__sfp+0x18>
 800626c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006270:	b9d5      	cbnz	r5, 80062a8 <__sfp+0x64>
 8006272:	4b16      	ldr	r3, [pc, #88]	; (80062cc <__sfp+0x88>)
 8006274:	60e3      	str	r3, [r4, #12]
 8006276:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800627a:	6665      	str	r5, [r4, #100]	; 0x64
 800627c:	f000 f84c 	bl	8006318 <__retarget_lock_init_recursive>
 8006280:	f7ff ff96 	bl	80061b0 <__sfp_lock_release>
 8006284:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006288:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800628c:	6025      	str	r5, [r4, #0]
 800628e:	61a5      	str	r5, [r4, #24]
 8006290:	2208      	movs	r2, #8
 8006292:	4629      	mov	r1, r5
 8006294:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006298:	f7fe fc40 	bl	8004b1c <memset>
 800629c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80062a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80062a4:	4620      	mov	r0, r4
 80062a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80062a8:	3468      	adds	r4, #104	; 0x68
 80062aa:	e7d9      	b.n	8006260 <__sfp+0x1c>
 80062ac:	2104      	movs	r1, #4
 80062ae:	4638      	mov	r0, r7
 80062b0:	f7ff ff62 	bl	8006178 <__sfmoreglue>
 80062b4:	4604      	mov	r4, r0
 80062b6:	6030      	str	r0, [r6, #0]
 80062b8:	2800      	cmp	r0, #0
 80062ba:	d1d5      	bne.n	8006268 <__sfp+0x24>
 80062bc:	f7ff ff78 	bl	80061b0 <__sfp_lock_release>
 80062c0:	230c      	movs	r3, #12
 80062c2:	603b      	str	r3, [r7, #0]
 80062c4:	e7ee      	b.n	80062a4 <__sfp+0x60>
 80062c6:	bf00      	nop
 80062c8:	080075c0 	.word	0x080075c0
 80062cc:	ffff0001 	.word	0xffff0001

080062d0 <_fwalk_reent>:
 80062d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062d4:	4606      	mov	r6, r0
 80062d6:	4688      	mov	r8, r1
 80062d8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80062dc:	2700      	movs	r7, #0
 80062de:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80062e2:	f1b9 0901 	subs.w	r9, r9, #1
 80062e6:	d505      	bpl.n	80062f4 <_fwalk_reent+0x24>
 80062e8:	6824      	ldr	r4, [r4, #0]
 80062ea:	2c00      	cmp	r4, #0
 80062ec:	d1f7      	bne.n	80062de <_fwalk_reent+0xe>
 80062ee:	4638      	mov	r0, r7
 80062f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062f4:	89ab      	ldrh	r3, [r5, #12]
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d907      	bls.n	800630a <_fwalk_reent+0x3a>
 80062fa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80062fe:	3301      	adds	r3, #1
 8006300:	d003      	beq.n	800630a <_fwalk_reent+0x3a>
 8006302:	4629      	mov	r1, r5
 8006304:	4630      	mov	r0, r6
 8006306:	47c0      	blx	r8
 8006308:	4307      	orrs	r7, r0
 800630a:	3568      	adds	r5, #104	; 0x68
 800630c:	e7e9      	b.n	80062e2 <_fwalk_reent+0x12>
	...

08006310 <_localeconv_r>:
 8006310:	4800      	ldr	r0, [pc, #0]	; (8006314 <_localeconv_r+0x4>)
 8006312:	4770      	bx	lr
 8006314:	20000160 	.word	0x20000160

08006318 <__retarget_lock_init_recursive>:
 8006318:	4770      	bx	lr

0800631a <__retarget_lock_acquire_recursive>:
 800631a:	4770      	bx	lr

0800631c <__retarget_lock_release_recursive>:
 800631c:	4770      	bx	lr
	...

08006320 <malloc>:
 8006320:	4b02      	ldr	r3, [pc, #8]	; (800632c <malloc+0xc>)
 8006322:	4601      	mov	r1, r0
 8006324:	6818      	ldr	r0, [r3, #0]
 8006326:	f000 bc17 	b.w	8006b58 <_malloc_r>
 800632a:	bf00      	nop
 800632c:	2000000c 	.word	0x2000000c

08006330 <memcpy>:
 8006330:	440a      	add	r2, r1
 8006332:	4291      	cmp	r1, r2
 8006334:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006338:	d100      	bne.n	800633c <memcpy+0xc>
 800633a:	4770      	bx	lr
 800633c:	b510      	push	{r4, lr}
 800633e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006342:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006346:	4291      	cmp	r1, r2
 8006348:	d1f9      	bne.n	800633e <memcpy+0xe>
 800634a:	bd10      	pop	{r4, pc}

0800634c <_Balloc>:
 800634c:	b570      	push	{r4, r5, r6, lr}
 800634e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006350:	4604      	mov	r4, r0
 8006352:	460d      	mov	r5, r1
 8006354:	b976      	cbnz	r6, 8006374 <_Balloc+0x28>
 8006356:	2010      	movs	r0, #16
 8006358:	f7ff ffe2 	bl	8006320 <malloc>
 800635c:	4602      	mov	r2, r0
 800635e:	6260      	str	r0, [r4, #36]	; 0x24
 8006360:	b920      	cbnz	r0, 800636c <_Balloc+0x20>
 8006362:	4b18      	ldr	r3, [pc, #96]	; (80063c4 <_Balloc+0x78>)
 8006364:	4818      	ldr	r0, [pc, #96]	; (80063c8 <_Balloc+0x7c>)
 8006366:	2166      	movs	r1, #102	; 0x66
 8006368:	f000 feea 	bl	8007140 <__assert_func>
 800636c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006370:	6006      	str	r6, [r0, #0]
 8006372:	60c6      	str	r6, [r0, #12]
 8006374:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006376:	68f3      	ldr	r3, [r6, #12]
 8006378:	b183      	cbz	r3, 800639c <_Balloc+0x50>
 800637a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800637c:	68db      	ldr	r3, [r3, #12]
 800637e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006382:	b9b8      	cbnz	r0, 80063b4 <_Balloc+0x68>
 8006384:	2101      	movs	r1, #1
 8006386:	fa01 f605 	lsl.w	r6, r1, r5
 800638a:	1d72      	adds	r2, r6, #5
 800638c:	0092      	lsls	r2, r2, #2
 800638e:	4620      	mov	r0, r4
 8006390:	f000 fb60 	bl	8006a54 <_calloc_r>
 8006394:	b160      	cbz	r0, 80063b0 <_Balloc+0x64>
 8006396:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800639a:	e00e      	b.n	80063ba <_Balloc+0x6e>
 800639c:	2221      	movs	r2, #33	; 0x21
 800639e:	2104      	movs	r1, #4
 80063a0:	4620      	mov	r0, r4
 80063a2:	f000 fb57 	bl	8006a54 <_calloc_r>
 80063a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80063a8:	60f0      	str	r0, [r6, #12]
 80063aa:	68db      	ldr	r3, [r3, #12]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d1e4      	bne.n	800637a <_Balloc+0x2e>
 80063b0:	2000      	movs	r0, #0
 80063b2:	bd70      	pop	{r4, r5, r6, pc}
 80063b4:	6802      	ldr	r2, [r0, #0]
 80063b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80063ba:	2300      	movs	r3, #0
 80063bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80063c0:	e7f7      	b.n	80063b2 <_Balloc+0x66>
 80063c2:	bf00      	nop
 80063c4:	08007605 	.word	0x08007605
 80063c8:	080076e8 	.word	0x080076e8

080063cc <_Bfree>:
 80063cc:	b570      	push	{r4, r5, r6, lr}
 80063ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80063d0:	4605      	mov	r5, r0
 80063d2:	460c      	mov	r4, r1
 80063d4:	b976      	cbnz	r6, 80063f4 <_Bfree+0x28>
 80063d6:	2010      	movs	r0, #16
 80063d8:	f7ff ffa2 	bl	8006320 <malloc>
 80063dc:	4602      	mov	r2, r0
 80063de:	6268      	str	r0, [r5, #36]	; 0x24
 80063e0:	b920      	cbnz	r0, 80063ec <_Bfree+0x20>
 80063e2:	4b09      	ldr	r3, [pc, #36]	; (8006408 <_Bfree+0x3c>)
 80063e4:	4809      	ldr	r0, [pc, #36]	; (800640c <_Bfree+0x40>)
 80063e6:	218a      	movs	r1, #138	; 0x8a
 80063e8:	f000 feaa 	bl	8007140 <__assert_func>
 80063ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80063f0:	6006      	str	r6, [r0, #0]
 80063f2:	60c6      	str	r6, [r0, #12]
 80063f4:	b13c      	cbz	r4, 8006406 <_Bfree+0x3a>
 80063f6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80063f8:	6862      	ldr	r2, [r4, #4]
 80063fa:	68db      	ldr	r3, [r3, #12]
 80063fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006400:	6021      	str	r1, [r4, #0]
 8006402:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006406:	bd70      	pop	{r4, r5, r6, pc}
 8006408:	08007605 	.word	0x08007605
 800640c:	080076e8 	.word	0x080076e8

08006410 <__multadd>:
 8006410:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006414:	690d      	ldr	r5, [r1, #16]
 8006416:	4607      	mov	r7, r0
 8006418:	460c      	mov	r4, r1
 800641a:	461e      	mov	r6, r3
 800641c:	f101 0c14 	add.w	ip, r1, #20
 8006420:	2000      	movs	r0, #0
 8006422:	f8dc 3000 	ldr.w	r3, [ip]
 8006426:	b299      	uxth	r1, r3
 8006428:	fb02 6101 	mla	r1, r2, r1, r6
 800642c:	0c1e      	lsrs	r6, r3, #16
 800642e:	0c0b      	lsrs	r3, r1, #16
 8006430:	fb02 3306 	mla	r3, r2, r6, r3
 8006434:	b289      	uxth	r1, r1
 8006436:	3001      	adds	r0, #1
 8006438:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800643c:	4285      	cmp	r5, r0
 800643e:	f84c 1b04 	str.w	r1, [ip], #4
 8006442:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006446:	dcec      	bgt.n	8006422 <__multadd+0x12>
 8006448:	b30e      	cbz	r6, 800648e <__multadd+0x7e>
 800644a:	68a3      	ldr	r3, [r4, #8]
 800644c:	42ab      	cmp	r3, r5
 800644e:	dc19      	bgt.n	8006484 <__multadd+0x74>
 8006450:	6861      	ldr	r1, [r4, #4]
 8006452:	4638      	mov	r0, r7
 8006454:	3101      	adds	r1, #1
 8006456:	f7ff ff79 	bl	800634c <_Balloc>
 800645a:	4680      	mov	r8, r0
 800645c:	b928      	cbnz	r0, 800646a <__multadd+0x5a>
 800645e:	4602      	mov	r2, r0
 8006460:	4b0c      	ldr	r3, [pc, #48]	; (8006494 <__multadd+0x84>)
 8006462:	480d      	ldr	r0, [pc, #52]	; (8006498 <__multadd+0x88>)
 8006464:	21b5      	movs	r1, #181	; 0xb5
 8006466:	f000 fe6b 	bl	8007140 <__assert_func>
 800646a:	6922      	ldr	r2, [r4, #16]
 800646c:	3202      	adds	r2, #2
 800646e:	f104 010c 	add.w	r1, r4, #12
 8006472:	0092      	lsls	r2, r2, #2
 8006474:	300c      	adds	r0, #12
 8006476:	f7ff ff5b 	bl	8006330 <memcpy>
 800647a:	4621      	mov	r1, r4
 800647c:	4638      	mov	r0, r7
 800647e:	f7ff ffa5 	bl	80063cc <_Bfree>
 8006482:	4644      	mov	r4, r8
 8006484:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006488:	3501      	adds	r5, #1
 800648a:	615e      	str	r6, [r3, #20]
 800648c:	6125      	str	r5, [r4, #16]
 800648e:	4620      	mov	r0, r4
 8006490:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006494:	08007677 	.word	0x08007677
 8006498:	080076e8 	.word	0x080076e8

0800649c <__hi0bits>:
 800649c:	0c03      	lsrs	r3, r0, #16
 800649e:	041b      	lsls	r3, r3, #16
 80064a0:	b9d3      	cbnz	r3, 80064d8 <__hi0bits+0x3c>
 80064a2:	0400      	lsls	r0, r0, #16
 80064a4:	2310      	movs	r3, #16
 80064a6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80064aa:	bf04      	itt	eq
 80064ac:	0200      	lsleq	r0, r0, #8
 80064ae:	3308      	addeq	r3, #8
 80064b0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80064b4:	bf04      	itt	eq
 80064b6:	0100      	lsleq	r0, r0, #4
 80064b8:	3304      	addeq	r3, #4
 80064ba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80064be:	bf04      	itt	eq
 80064c0:	0080      	lsleq	r0, r0, #2
 80064c2:	3302      	addeq	r3, #2
 80064c4:	2800      	cmp	r0, #0
 80064c6:	db05      	blt.n	80064d4 <__hi0bits+0x38>
 80064c8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80064cc:	f103 0301 	add.w	r3, r3, #1
 80064d0:	bf08      	it	eq
 80064d2:	2320      	moveq	r3, #32
 80064d4:	4618      	mov	r0, r3
 80064d6:	4770      	bx	lr
 80064d8:	2300      	movs	r3, #0
 80064da:	e7e4      	b.n	80064a6 <__hi0bits+0xa>

080064dc <__lo0bits>:
 80064dc:	6803      	ldr	r3, [r0, #0]
 80064de:	f013 0207 	ands.w	r2, r3, #7
 80064e2:	4601      	mov	r1, r0
 80064e4:	d00b      	beq.n	80064fe <__lo0bits+0x22>
 80064e6:	07da      	lsls	r2, r3, #31
 80064e8:	d423      	bmi.n	8006532 <__lo0bits+0x56>
 80064ea:	0798      	lsls	r0, r3, #30
 80064ec:	bf49      	itett	mi
 80064ee:	085b      	lsrmi	r3, r3, #1
 80064f0:	089b      	lsrpl	r3, r3, #2
 80064f2:	2001      	movmi	r0, #1
 80064f4:	600b      	strmi	r3, [r1, #0]
 80064f6:	bf5c      	itt	pl
 80064f8:	600b      	strpl	r3, [r1, #0]
 80064fa:	2002      	movpl	r0, #2
 80064fc:	4770      	bx	lr
 80064fe:	b298      	uxth	r0, r3
 8006500:	b9a8      	cbnz	r0, 800652e <__lo0bits+0x52>
 8006502:	0c1b      	lsrs	r3, r3, #16
 8006504:	2010      	movs	r0, #16
 8006506:	b2da      	uxtb	r2, r3
 8006508:	b90a      	cbnz	r2, 800650e <__lo0bits+0x32>
 800650a:	3008      	adds	r0, #8
 800650c:	0a1b      	lsrs	r3, r3, #8
 800650e:	071a      	lsls	r2, r3, #28
 8006510:	bf04      	itt	eq
 8006512:	091b      	lsreq	r3, r3, #4
 8006514:	3004      	addeq	r0, #4
 8006516:	079a      	lsls	r2, r3, #30
 8006518:	bf04      	itt	eq
 800651a:	089b      	lsreq	r3, r3, #2
 800651c:	3002      	addeq	r0, #2
 800651e:	07da      	lsls	r2, r3, #31
 8006520:	d403      	bmi.n	800652a <__lo0bits+0x4e>
 8006522:	085b      	lsrs	r3, r3, #1
 8006524:	f100 0001 	add.w	r0, r0, #1
 8006528:	d005      	beq.n	8006536 <__lo0bits+0x5a>
 800652a:	600b      	str	r3, [r1, #0]
 800652c:	4770      	bx	lr
 800652e:	4610      	mov	r0, r2
 8006530:	e7e9      	b.n	8006506 <__lo0bits+0x2a>
 8006532:	2000      	movs	r0, #0
 8006534:	4770      	bx	lr
 8006536:	2020      	movs	r0, #32
 8006538:	4770      	bx	lr
	...

0800653c <__i2b>:
 800653c:	b510      	push	{r4, lr}
 800653e:	460c      	mov	r4, r1
 8006540:	2101      	movs	r1, #1
 8006542:	f7ff ff03 	bl	800634c <_Balloc>
 8006546:	4602      	mov	r2, r0
 8006548:	b928      	cbnz	r0, 8006556 <__i2b+0x1a>
 800654a:	4b05      	ldr	r3, [pc, #20]	; (8006560 <__i2b+0x24>)
 800654c:	4805      	ldr	r0, [pc, #20]	; (8006564 <__i2b+0x28>)
 800654e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006552:	f000 fdf5 	bl	8007140 <__assert_func>
 8006556:	2301      	movs	r3, #1
 8006558:	6144      	str	r4, [r0, #20]
 800655a:	6103      	str	r3, [r0, #16]
 800655c:	bd10      	pop	{r4, pc}
 800655e:	bf00      	nop
 8006560:	08007677 	.word	0x08007677
 8006564:	080076e8 	.word	0x080076e8

08006568 <__multiply>:
 8006568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800656c:	4691      	mov	r9, r2
 800656e:	690a      	ldr	r2, [r1, #16]
 8006570:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006574:	429a      	cmp	r2, r3
 8006576:	bfb8      	it	lt
 8006578:	460b      	movlt	r3, r1
 800657a:	460c      	mov	r4, r1
 800657c:	bfbc      	itt	lt
 800657e:	464c      	movlt	r4, r9
 8006580:	4699      	movlt	r9, r3
 8006582:	6927      	ldr	r7, [r4, #16]
 8006584:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006588:	68a3      	ldr	r3, [r4, #8]
 800658a:	6861      	ldr	r1, [r4, #4]
 800658c:	eb07 060a 	add.w	r6, r7, sl
 8006590:	42b3      	cmp	r3, r6
 8006592:	b085      	sub	sp, #20
 8006594:	bfb8      	it	lt
 8006596:	3101      	addlt	r1, #1
 8006598:	f7ff fed8 	bl	800634c <_Balloc>
 800659c:	b930      	cbnz	r0, 80065ac <__multiply+0x44>
 800659e:	4602      	mov	r2, r0
 80065a0:	4b44      	ldr	r3, [pc, #272]	; (80066b4 <__multiply+0x14c>)
 80065a2:	4845      	ldr	r0, [pc, #276]	; (80066b8 <__multiply+0x150>)
 80065a4:	f240 115d 	movw	r1, #349	; 0x15d
 80065a8:	f000 fdca 	bl	8007140 <__assert_func>
 80065ac:	f100 0514 	add.w	r5, r0, #20
 80065b0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80065b4:	462b      	mov	r3, r5
 80065b6:	2200      	movs	r2, #0
 80065b8:	4543      	cmp	r3, r8
 80065ba:	d321      	bcc.n	8006600 <__multiply+0x98>
 80065bc:	f104 0314 	add.w	r3, r4, #20
 80065c0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80065c4:	f109 0314 	add.w	r3, r9, #20
 80065c8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80065cc:	9202      	str	r2, [sp, #8]
 80065ce:	1b3a      	subs	r2, r7, r4
 80065d0:	3a15      	subs	r2, #21
 80065d2:	f022 0203 	bic.w	r2, r2, #3
 80065d6:	3204      	adds	r2, #4
 80065d8:	f104 0115 	add.w	r1, r4, #21
 80065dc:	428f      	cmp	r7, r1
 80065de:	bf38      	it	cc
 80065e0:	2204      	movcc	r2, #4
 80065e2:	9201      	str	r2, [sp, #4]
 80065e4:	9a02      	ldr	r2, [sp, #8]
 80065e6:	9303      	str	r3, [sp, #12]
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d80c      	bhi.n	8006606 <__multiply+0x9e>
 80065ec:	2e00      	cmp	r6, #0
 80065ee:	dd03      	ble.n	80065f8 <__multiply+0x90>
 80065f0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d05a      	beq.n	80066ae <__multiply+0x146>
 80065f8:	6106      	str	r6, [r0, #16]
 80065fa:	b005      	add	sp, #20
 80065fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006600:	f843 2b04 	str.w	r2, [r3], #4
 8006604:	e7d8      	b.n	80065b8 <__multiply+0x50>
 8006606:	f8b3 a000 	ldrh.w	sl, [r3]
 800660a:	f1ba 0f00 	cmp.w	sl, #0
 800660e:	d024      	beq.n	800665a <__multiply+0xf2>
 8006610:	f104 0e14 	add.w	lr, r4, #20
 8006614:	46a9      	mov	r9, r5
 8006616:	f04f 0c00 	mov.w	ip, #0
 800661a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800661e:	f8d9 1000 	ldr.w	r1, [r9]
 8006622:	fa1f fb82 	uxth.w	fp, r2
 8006626:	b289      	uxth	r1, r1
 8006628:	fb0a 110b 	mla	r1, sl, fp, r1
 800662c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006630:	f8d9 2000 	ldr.w	r2, [r9]
 8006634:	4461      	add	r1, ip
 8006636:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800663a:	fb0a c20b 	mla	r2, sl, fp, ip
 800663e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006642:	b289      	uxth	r1, r1
 8006644:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006648:	4577      	cmp	r7, lr
 800664a:	f849 1b04 	str.w	r1, [r9], #4
 800664e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006652:	d8e2      	bhi.n	800661a <__multiply+0xb2>
 8006654:	9a01      	ldr	r2, [sp, #4]
 8006656:	f845 c002 	str.w	ip, [r5, r2]
 800665a:	9a03      	ldr	r2, [sp, #12]
 800665c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006660:	3304      	adds	r3, #4
 8006662:	f1b9 0f00 	cmp.w	r9, #0
 8006666:	d020      	beq.n	80066aa <__multiply+0x142>
 8006668:	6829      	ldr	r1, [r5, #0]
 800666a:	f104 0c14 	add.w	ip, r4, #20
 800666e:	46ae      	mov	lr, r5
 8006670:	f04f 0a00 	mov.w	sl, #0
 8006674:	f8bc b000 	ldrh.w	fp, [ip]
 8006678:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800667c:	fb09 220b 	mla	r2, r9, fp, r2
 8006680:	4492      	add	sl, r2
 8006682:	b289      	uxth	r1, r1
 8006684:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006688:	f84e 1b04 	str.w	r1, [lr], #4
 800668c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006690:	f8be 1000 	ldrh.w	r1, [lr]
 8006694:	0c12      	lsrs	r2, r2, #16
 8006696:	fb09 1102 	mla	r1, r9, r2, r1
 800669a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800669e:	4567      	cmp	r7, ip
 80066a0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80066a4:	d8e6      	bhi.n	8006674 <__multiply+0x10c>
 80066a6:	9a01      	ldr	r2, [sp, #4]
 80066a8:	50a9      	str	r1, [r5, r2]
 80066aa:	3504      	adds	r5, #4
 80066ac:	e79a      	b.n	80065e4 <__multiply+0x7c>
 80066ae:	3e01      	subs	r6, #1
 80066b0:	e79c      	b.n	80065ec <__multiply+0x84>
 80066b2:	bf00      	nop
 80066b4:	08007677 	.word	0x08007677
 80066b8:	080076e8 	.word	0x080076e8

080066bc <__pow5mult>:
 80066bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066c0:	4615      	mov	r5, r2
 80066c2:	f012 0203 	ands.w	r2, r2, #3
 80066c6:	4606      	mov	r6, r0
 80066c8:	460f      	mov	r7, r1
 80066ca:	d007      	beq.n	80066dc <__pow5mult+0x20>
 80066cc:	4c25      	ldr	r4, [pc, #148]	; (8006764 <__pow5mult+0xa8>)
 80066ce:	3a01      	subs	r2, #1
 80066d0:	2300      	movs	r3, #0
 80066d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80066d6:	f7ff fe9b 	bl	8006410 <__multadd>
 80066da:	4607      	mov	r7, r0
 80066dc:	10ad      	asrs	r5, r5, #2
 80066de:	d03d      	beq.n	800675c <__pow5mult+0xa0>
 80066e0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80066e2:	b97c      	cbnz	r4, 8006704 <__pow5mult+0x48>
 80066e4:	2010      	movs	r0, #16
 80066e6:	f7ff fe1b 	bl	8006320 <malloc>
 80066ea:	4602      	mov	r2, r0
 80066ec:	6270      	str	r0, [r6, #36]	; 0x24
 80066ee:	b928      	cbnz	r0, 80066fc <__pow5mult+0x40>
 80066f0:	4b1d      	ldr	r3, [pc, #116]	; (8006768 <__pow5mult+0xac>)
 80066f2:	481e      	ldr	r0, [pc, #120]	; (800676c <__pow5mult+0xb0>)
 80066f4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80066f8:	f000 fd22 	bl	8007140 <__assert_func>
 80066fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006700:	6004      	str	r4, [r0, #0]
 8006702:	60c4      	str	r4, [r0, #12]
 8006704:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006708:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800670c:	b94c      	cbnz	r4, 8006722 <__pow5mult+0x66>
 800670e:	f240 2171 	movw	r1, #625	; 0x271
 8006712:	4630      	mov	r0, r6
 8006714:	f7ff ff12 	bl	800653c <__i2b>
 8006718:	2300      	movs	r3, #0
 800671a:	f8c8 0008 	str.w	r0, [r8, #8]
 800671e:	4604      	mov	r4, r0
 8006720:	6003      	str	r3, [r0, #0]
 8006722:	f04f 0900 	mov.w	r9, #0
 8006726:	07eb      	lsls	r3, r5, #31
 8006728:	d50a      	bpl.n	8006740 <__pow5mult+0x84>
 800672a:	4639      	mov	r1, r7
 800672c:	4622      	mov	r2, r4
 800672e:	4630      	mov	r0, r6
 8006730:	f7ff ff1a 	bl	8006568 <__multiply>
 8006734:	4639      	mov	r1, r7
 8006736:	4680      	mov	r8, r0
 8006738:	4630      	mov	r0, r6
 800673a:	f7ff fe47 	bl	80063cc <_Bfree>
 800673e:	4647      	mov	r7, r8
 8006740:	106d      	asrs	r5, r5, #1
 8006742:	d00b      	beq.n	800675c <__pow5mult+0xa0>
 8006744:	6820      	ldr	r0, [r4, #0]
 8006746:	b938      	cbnz	r0, 8006758 <__pow5mult+0x9c>
 8006748:	4622      	mov	r2, r4
 800674a:	4621      	mov	r1, r4
 800674c:	4630      	mov	r0, r6
 800674e:	f7ff ff0b 	bl	8006568 <__multiply>
 8006752:	6020      	str	r0, [r4, #0]
 8006754:	f8c0 9000 	str.w	r9, [r0]
 8006758:	4604      	mov	r4, r0
 800675a:	e7e4      	b.n	8006726 <__pow5mult+0x6a>
 800675c:	4638      	mov	r0, r7
 800675e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006762:	bf00      	nop
 8006764:	08007838 	.word	0x08007838
 8006768:	08007605 	.word	0x08007605
 800676c:	080076e8 	.word	0x080076e8

08006770 <__lshift>:
 8006770:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006774:	460c      	mov	r4, r1
 8006776:	6849      	ldr	r1, [r1, #4]
 8006778:	6923      	ldr	r3, [r4, #16]
 800677a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800677e:	68a3      	ldr	r3, [r4, #8]
 8006780:	4607      	mov	r7, r0
 8006782:	4691      	mov	r9, r2
 8006784:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006788:	f108 0601 	add.w	r6, r8, #1
 800678c:	42b3      	cmp	r3, r6
 800678e:	db0b      	blt.n	80067a8 <__lshift+0x38>
 8006790:	4638      	mov	r0, r7
 8006792:	f7ff fddb 	bl	800634c <_Balloc>
 8006796:	4605      	mov	r5, r0
 8006798:	b948      	cbnz	r0, 80067ae <__lshift+0x3e>
 800679a:	4602      	mov	r2, r0
 800679c:	4b2a      	ldr	r3, [pc, #168]	; (8006848 <__lshift+0xd8>)
 800679e:	482b      	ldr	r0, [pc, #172]	; (800684c <__lshift+0xdc>)
 80067a0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80067a4:	f000 fccc 	bl	8007140 <__assert_func>
 80067a8:	3101      	adds	r1, #1
 80067aa:	005b      	lsls	r3, r3, #1
 80067ac:	e7ee      	b.n	800678c <__lshift+0x1c>
 80067ae:	2300      	movs	r3, #0
 80067b0:	f100 0114 	add.w	r1, r0, #20
 80067b4:	f100 0210 	add.w	r2, r0, #16
 80067b8:	4618      	mov	r0, r3
 80067ba:	4553      	cmp	r3, sl
 80067bc:	db37      	blt.n	800682e <__lshift+0xbe>
 80067be:	6920      	ldr	r0, [r4, #16]
 80067c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80067c4:	f104 0314 	add.w	r3, r4, #20
 80067c8:	f019 091f 	ands.w	r9, r9, #31
 80067cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80067d0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80067d4:	d02f      	beq.n	8006836 <__lshift+0xc6>
 80067d6:	f1c9 0e20 	rsb	lr, r9, #32
 80067da:	468a      	mov	sl, r1
 80067dc:	f04f 0c00 	mov.w	ip, #0
 80067e0:	681a      	ldr	r2, [r3, #0]
 80067e2:	fa02 f209 	lsl.w	r2, r2, r9
 80067e6:	ea42 020c 	orr.w	r2, r2, ip
 80067ea:	f84a 2b04 	str.w	r2, [sl], #4
 80067ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80067f2:	4298      	cmp	r0, r3
 80067f4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80067f8:	d8f2      	bhi.n	80067e0 <__lshift+0x70>
 80067fa:	1b03      	subs	r3, r0, r4
 80067fc:	3b15      	subs	r3, #21
 80067fe:	f023 0303 	bic.w	r3, r3, #3
 8006802:	3304      	adds	r3, #4
 8006804:	f104 0215 	add.w	r2, r4, #21
 8006808:	4290      	cmp	r0, r2
 800680a:	bf38      	it	cc
 800680c:	2304      	movcc	r3, #4
 800680e:	f841 c003 	str.w	ip, [r1, r3]
 8006812:	f1bc 0f00 	cmp.w	ip, #0
 8006816:	d001      	beq.n	800681c <__lshift+0xac>
 8006818:	f108 0602 	add.w	r6, r8, #2
 800681c:	3e01      	subs	r6, #1
 800681e:	4638      	mov	r0, r7
 8006820:	612e      	str	r6, [r5, #16]
 8006822:	4621      	mov	r1, r4
 8006824:	f7ff fdd2 	bl	80063cc <_Bfree>
 8006828:	4628      	mov	r0, r5
 800682a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800682e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006832:	3301      	adds	r3, #1
 8006834:	e7c1      	b.n	80067ba <__lshift+0x4a>
 8006836:	3904      	subs	r1, #4
 8006838:	f853 2b04 	ldr.w	r2, [r3], #4
 800683c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006840:	4298      	cmp	r0, r3
 8006842:	d8f9      	bhi.n	8006838 <__lshift+0xc8>
 8006844:	e7ea      	b.n	800681c <__lshift+0xac>
 8006846:	bf00      	nop
 8006848:	08007677 	.word	0x08007677
 800684c:	080076e8 	.word	0x080076e8

08006850 <__mcmp>:
 8006850:	b530      	push	{r4, r5, lr}
 8006852:	6902      	ldr	r2, [r0, #16]
 8006854:	690c      	ldr	r4, [r1, #16]
 8006856:	1b12      	subs	r2, r2, r4
 8006858:	d10e      	bne.n	8006878 <__mcmp+0x28>
 800685a:	f100 0314 	add.w	r3, r0, #20
 800685e:	3114      	adds	r1, #20
 8006860:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006864:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006868:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800686c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006870:	42a5      	cmp	r5, r4
 8006872:	d003      	beq.n	800687c <__mcmp+0x2c>
 8006874:	d305      	bcc.n	8006882 <__mcmp+0x32>
 8006876:	2201      	movs	r2, #1
 8006878:	4610      	mov	r0, r2
 800687a:	bd30      	pop	{r4, r5, pc}
 800687c:	4283      	cmp	r3, r0
 800687e:	d3f3      	bcc.n	8006868 <__mcmp+0x18>
 8006880:	e7fa      	b.n	8006878 <__mcmp+0x28>
 8006882:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006886:	e7f7      	b.n	8006878 <__mcmp+0x28>

08006888 <__mdiff>:
 8006888:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800688c:	460c      	mov	r4, r1
 800688e:	4606      	mov	r6, r0
 8006890:	4611      	mov	r1, r2
 8006892:	4620      	mov	r0, r4
 8006894:	4690      	mov	r8, r2
 8006896:	f7ff ffdb 	bl	8006850 <__mcmp>
 800689a:	1e05      	subs	r5, r0, #0
 800689c:	d110      	bne.n	80068c0 <__mdiff+0x38>
 800689e:	4629      	mov	r1, r5
 80068a0:	4630      	mov	r0, r6
 80068a2:	f7ff fd53 	bl	800634c <_Balloc>
 80068a6:	b930      	cbnz	r0, 80068b6 <__mdiff+0x2e>
 80068a8:	4b3a      	ldr	r3, [pc, #232]	; (8006994 <__mdiff+0x10c>)
 80068aa:	4602      	mov	r2, r0
 80068ac:	f240 2132 	movw	r1, #562	; 0x232
 80068b0:	4839      	ldr	r0, [pc, #228]	; (8006998 <__mdiff+0x110>)
 80068b2:	f000 fc45 	bl	8007140 <__assert_func>
 80068b6:	2301      	movs	r3, #1
 80068b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80068bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068c0:	bfa4      	itt	ge
 80068c2:	4643      	movge	r3, r8
 80068c4:	46a0      	movge	r8, r4
 80068c6:	4630      	mov	r0, r6
 80068c8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80068cc:	bfa6      	itte	ge
 80068ce:	461c      	movge	r4, r3
 80068d0:	2500      	movge	r5, #0
 80068d2:	2501      	movlt	r5, #1
 80068d4:	f7ff fd3a 	bl	800634c <_Balloc>
 80068d8:	b920      	cbnz	r0, 80068e4 <__mdiff+0x5c>
 80068da:	4b2e      	ldr	r3, [pc, #184]	; (8006994 <__mdiff+0x10c>)
 80068dc:	4602      	mov	r2, r0
 80068de:	f44f 7110 	mov.w	r1, #576	; 0x240
 80068e2:	e7e5      	b.n	80068b0 <__mdiff+0x28>
 80068e4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80068e8:	6926      	ldr	r6, [r4, #16]
 80068ea:	60c5      	str	r5, [r0, #12]
 80068ec:	f104 0914 	add.w	r9, r4, #20
 80068f0:	f108 0514 	add.w	r5, r8, #20
 80068f4:	f100 0e14 	add.w	lr, r0, #20
 80068f8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80068fc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006900:	f108 0210 	add.w	r2, r8, #16
 8006904:	46f2      	mov	sl, lr
 8006906:	2100      	movs	r1, #0
 8006908:	f859 3b04 	ldr.w	r3, [r9], #4
 800690c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006910:	fa1f f883 	uxth.w	r8, r3
 8006914:	fa11 f18b 	uxtah	r1, r1, fp
 8006918:	0c1b      	lsrs	r3, r3, #16
 800691a:	eba1 0808 	sub.w	r8, r1, r8
 800691e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006922:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006926:	fa1f f888 	uxth.w	r8, r8
 800692a:	1419      	asrs	r1, r3, #16
 800692c:	454e      	cmp	r6, r9
 800692e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006932:	f84a 3b04 	str.w	r3, [sl], #4
 8006936:	d8e7      	bhi.n	8006908 <__mdiff+0x80>
 8006938:	1b33      	subs	r3, r6, r4
 800693a:	3b15      	subs	r3, #21
 800693c:	f023 0303 	bic.w	r3, r3, #3
 8006940:	3304      	adds	r3, #4
 8006942:	3415      	adds	r4, #21
 8006944:	42a6      	cmp	r6, r4
 8006946:	bf38      	it	cc
 8006948:	2304      	movcc	r3, #4
 800694a:	441d      	add	r5, r3
 800694c:	4473      	add	r3, lr
 800694e:	469e      	mov	lr, r3
 8006950:	462e      	mov	r6, r5
 8006952:	4566      	cmp	r6, ip
 8006954:	d30e      	bcc.n	8006974 <__mdiff+0xec>
 8006956:	f10c 0203 	add.w	r2, ip, #3
 800695a:	1b52      	subs	r2, r2, r5
 800695c:	f022 0203 	bic.w	r2, r2, #3
 8006960:	3d03      	subs	r5, #3
 8006962:	45ac      	cmp	ip, r5
 8006964:	bf38      	it	cc
 8006966:	2200      	movcc	r2, #0
 8006968:	441a      	add	r2, r3
 800696a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800696e:	b17b      	cbz	r3, 8006990 <__mdiff+0x108>
 8006970:	6107      	str	r7, [r0, #16]
 8006972:	e7a3      	b.n	80068bc <__mdiff+0x34>
 8006974:	f856 8b04 	ldr.w	r8, [r6], #4
 8006978:	fa11 f288 	uxtah	r2, r1, r8
 800697c:	1414      	asrs	r4, r2, #16
 800697e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006982:	b292      	uxth	r2, r2
 8006984:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006988:	f84e 2b04 	str.w	r2, [lr], #4
 800698c:	1421      	asrs	r1, r4, #16
 800698e:	e7e0      	b.n	8006952 <__mdiff+0xca>
 8006990:	3f01      	subs	r7, #1
 8006992:	e7ea      	b.n	800696a <__mdiff+0xe2>
 8006994:	08007677 	.word	0x08007677
 8006998:	080076e8 	.word	0x080076e8

0800699c <__d2b>:
 800699c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80069a0:	4689      	mov	r9, r1
 80069a2:	2101      	movs	r1, #1
 80069a4:	ec57 6b10 	vmov	r6, r7, d0
 80069a8:	4690      	mov	r8, r2
 80069aa:	f7ff fccf 	bl	800634c <_Balloc>
 80069ae:	4604      	mov	r4, r0
 80069b0:	b930      	cbnz	r0, 80069c0 <__d2b+0x24>
 80069b2:	4602      	mov	r2, r0
 80069b4:	4b25      	ldr	r3, [pc, #148]	; (8006a4c <__d2b+0xb0>)
 80069b6:	4826      	ldr	r0, [pc, #152]	; (8006a50 <__d2b+0xb4>)
 80069b8:	f240 310a 	movw	r1, #778	; 0x30a
 80069bc:	f000 fbc0 	bl	8007140 <__assert_func>
 80069c0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80069c4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80069c8:	bb35      	cbnz	r5, 8006a18 <__d2b+0x7c>
 80069ca:	2e00      	cmp	r6, #0
 80069cc:	9301      	str	r3, [sp, #4]
 80069ce:	d028      	beq.n	8006a22 <__d2b+0x86>
 80069d0:	4668      	mov	r0, sp
 80069d2:	9600      	str	r6, [sp, #0]
 80069d4:	f7ff fd82 	bl	80064dc <__lo0bits>
 80069d8:	9900      	ldr	r1, [sp, #0]
 80069da:	b300      	cbz	r0, 8006a1e <__d2b+0x82>
 80069dc:	9a01      	ldr	r2, [sp, #4]
 80069de:	f1c0 0320 	rsb	r3, r0, #32
 80069e2:	fa02 f303 	lsl.w	r3, r2, r3
 80069e6:	430b      	orrs	r3, r1
 80069e8:	40c2      	lsrs	r2, r0
 80069ea:	6163      	str	r3, [r4, #20]
 80069ec:	9201      	str	r2, [sp, #4]
 80069ee:	9b01      	ldr	r3, [sp, #4]
 80069f0:	61a3      	str	r3, [r4, #24]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	bf14      	ite	ne
 80069f6:	2202      	movne	r2, #2
 80069f8:	2201      	moveq	r2, #1
 80069fa:	6122      	str	r2, [r4, #16]
 80069fc:	b1d5      	cbz	r5, 8006a34 <__d2b+0x98>
 80069fe:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006a02:	4405      	add	r5, r0
 8006a04:	f8c9 5000 	str.w	r5, [r9]
 8006a08:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006a0c:	f8c8 0000 	str.w	r0, [r8]
 8006a10:	4620      	mov	r0, r4
 8006a12:	b003      	add	sp, #12
 8006a14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a18:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006a1c:	e7d5      	b.n	80069ca <__d2b+0x2e>
 8006a1e:	6161      	str	r1, [r4, #20]
 8006a20:	e7e5      	b.n	80069ee <__d2b+0x52>
 8006a22:	a801      	add	r0, sp, #4
 8006a24:	f7ff fd5a 	bl	80064dc <__lo0bits>
 8006a28:	9b01      	ldr	r3, [sp, #4]
 8006a2a:	6163      	str	r3, [r4, #20]
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	6122      	str	r2, [r4, #16]
 8006a30:	3020      	adds	r0, #32
 8006a32:	e7e3      	b.n	80069fc <__d2b+0x60>
 8006a34:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006a38:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006a3c:	f8c9 0000 	str.w	r0, [r9]
 8006a40:	6918      	ldr	r0, [r3, #16]
 8006a42:	f7ff fd2b 	bl	800649c <__hi0bits>
 8006a46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006a4a:	e7df      	b.n	8006a0c <__d2b+0x70>
 8006a4c:	08007677 	.word	0x08007677
 8006a50:	080076e8 	.word	0x080076e8

08006a54 <_calloc_r>:
 8006a54:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006a56:	fba1 2402 	umull	r2, r4, r1, r2
 8006a5a:	b94c      	cbnz	r4, 8006a70 <_calloc_r+0x1c>
 8006a5c:	4611      	mov	r1, r2
 8006a5e:	9201      	str	r2, [sp, #4]
 8006a60:	f000 f87a 	bl	8006b58 <_malloc_r>
 8006a64:	9a01      	ldr	r2, [sp, #4]
 8006a66:	4605      	mov	r5, r0
 8006a68:	b930      	cbnz	r0, 8006a78 <_calloc_r+0x24>
 8006a6a:	4628      	mov	r0, r5
 8006a6c:	b003      	add	sp, #12
 8006a6e:	bd30      	pop	{r4, r5, pc}
 8006a70:	220c      	movs	r2, #12
 8006a72:	6002      	str	r2, [r0, #0]
 8006a74:	2500      	movs	r5, #0
 8006a76:	e7f8      	b.n	8006a6a <_calloc_r+0x16>
 8006a78:	4621      	mov	r1, r4
 8006a7a:	f7fe f84f 	bl	8004b1c <memset>
 8006a7e:	e7f4      	b.n	8006a6a <_calloc_r+0x16>

08006a80 <_free_r>:
 8006a80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006a82:	2900      	cmp	r1, #0
 8006a84:	d044      	beq.n	8006b10 <_free_r+0x90>
 8006a86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a8a:	9001      	str	r0, [sp, #4]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	f1a1 0404 	sub.w	r4, r1, #4
 8006a92:	bfb8      	it	lt
 8006a94:	18e4      	addlt	r4, r4, r3
 8006a96:	f000 fcdf 	bl	8007458 <__malloc_lock>
 8006a9a:	4a1e      	ldr	r2, [pc, #120]	; (8006b14 <_free_r+0x94>)
 8006a9c:	9801      	ldr	r0, [sp, #4]
 8006a9e:	6813      	ldr	r3, [r2, #0]
 8006aa0:	b933      	cbnz	r3, 8006ab0 <_free_r+0x30>
 8006aa2:	6063      	str	r3, [r4, #4]
 8006aa4:	6014      	str	r4, [r2, #0]
 8006aa6:	b003      	add	sp, #12
 8006aa8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006aac:	f000 bcda 	b.w	8007464 <__malloc_unlock>
 8006ab0:	42a3      	cmp	r3, r4
 8006ab2:	d908      	bls.n	8006ac6 <_free_r+0x46>
 8006ab4:	6825      	ldr	r5, [r4, #0]
 8006ab6:	1961      	adds	r1, r4, r5
 8006ab8:	428b      	cmp	r3, r1
 8006aba:	bf01      	itttt	eq
 8006abc:	6819      	ldreq	r1, [r3, #0]
 8006abe:	685b      	ldreq	r3, [r3, #4]
 8006ac0:	1949      	addeq	r1, r1, r5
 8006ac2:	6021      	streq	r1, [r4, #0]
 8006ac4:	e7ed      	b.n	8006aa2 <_free_r+0x22>
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	b10b      	cbz	r3, 8006ad0 <_free_r+0x50>
 8006acc:	42a3      	cmp	r3, r4
 8006ace:	d9fa      	bls.n	8006ac6 <_free_r+0x46>
 8006ad0:	6811      	ldr	r1, [r2, #0]
 8006ad2:	1855      	adds	r5, r2, r1
 8006ad4:	42a5      	cmp	r5, r4
 8006ad6:	d10b      	bne.n	8006af0 <_free_r+0x70>
 8006ad8:	6824      	ldr	r4, [r4, #0]
 8006ada:	4421      	add	r1, r4
 8006adc:	1854      	adds	r4, r2, r1
 8006ade:	42a3      	cmp	r3, r4
 8006ae0:	6011      	str	r1, [r2, #0]
 8006ae2:	d1e0      	bne.n	8006aa6 <_free_r+0x26>
 8006ae4:	681c      	ldr	r4, [r3, #0]
 8006ae6:	685b      	ldr	r3, [r3, #4]
 8006ae8:	6053      	str	r3, [r2, #4]
 8006aea:	4421      	add	r1, r4
 8006aec:	6011      	str	r1, [r2, #0]
 8006aee:	e7da      	b.n	8006aa6 <_free_r+0x26>
 8006af0:	d902      	bls.n	8006af8 <_free_r+0x78>
 8006af2:	230c      	movs	r3, #12
 8006af4:	6003      	str	r3, [r0, #0]
 8006af6:	e7d6      	b.n	8006aa6 <_free_r+0x26>
 8006af8:	6825      	ldr	r5, [r4, #0]
 8006afa:	1961      	adds	r1, r4, r5
 8006afc:	428b      	cmp	r3, r1
 8006afe:	bf04      	itt	eq
 8006b00:	6819      	ldreq	r1, [r3, #0]
 8006b02:	685b      	ldreq	r3, [r3, #4]
 8006b04:	6063      	str	r3, [r4, #4]
 8006b06:	bf04      	itt	eq
 8006b08:	1949      	addeq	r1, r1, r5
 8006b0a:	6021      	streq	r1, [r4, #0]
 8006b0c:	6054      	str	r4, [r2, #4]
 8006b0e:	e7ca      	b.n	8006aa6 <_free_r+0x26>
 8006b10:	b003      	add	sp, #12
 8006b12:	bd30      	pop	{r4, r5, pc}
 8006b14:	2000042c 	.word	0x2000042c

08006b18 <sbrk_aligned>:
 8006b18:	b570      	push	{r4, r5, r6, lr}
 8006b1a:	4e0e      	ldr	r6, [pc, #56]	; (8006b54 <sbrk_aligned+0x3c>)
 8006b1c:	460c      	mov	r4, r1
 8006b1e:	6831      	ldr	r1, [r6, #0]
 8006b20:	4605      	mov	r5, r0
 8006b22:	b911      	cbnz	r1, 8006b2a <sbrk_aligned+0x12>
 8006b24:	f000 f9e6 	bl	8006ef4 <_sbrk_r>
 8006b28:	6030      	str	r0, [r6, #0]
 8006b2a:	4621      	mov	r1, r4
 8006b2c:	4628      	mov	r0, r5
 8006b2e:	f000 f9e1 	bl	8006ef4 <_sbrk_r>
 8006b32:	1c43      	adds	r3, r0, #1
 8006b34:	d00a      	beq.n	8006b4c <sbrk_aligned+0x34>
 8006b36:	1cc4      	adds	r4, r0, #3
 8006b38:	f024 0403 	bic.w	r4, r4, #3
 8006b3c:	42a0      	cmp	r0, r4
 8006b3e:	d007      	beq.n	8006b50 <sbrk_aligned+0x38>
 8006b40:	1a21      	subs	r1, r4, r0
 8006b42:	4628      	mov	r0, r5
 8006b44:	f000 f9d6 	bl	8006ef4 <_sbrk_r>
 8006b48:	3001      	adds	r0, #1
 8006b4a:	d101      	bne.n	8006b50 <sbrk_aligned+0x38>
 8006b4c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006b50:	4620      	mov	r0, r4
 8006b52:	bd70      	pop	{r4, r5, r6, pc}
 8006b54:	20000430 	.word	0x20000430

08006b58 <_malloc_r>:
 8006b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b5c:	1ccd      	adds	r5, r1, #3
 8006b5e:	f025 0503 	bic.w	r5, r5, #3
 8006b62:	3508      	adds	r5, #8
 8006b64:	2d0c      	cmp	r5, #12
 8006b66:	bf38      	it	cc
 8006b68:	250c      	movcc	r5, #12
 8006b6a:	2d00      	cmp	r5, #0
 8006b6c:	4607      	mov	r7, r0
 8006b6e:	db01      	blt.n	8006b74 <_malloc_r+0x1c>
 8006b70:	42a9      	cmp	r1, r5
 8006b72:	d905      	bls.n	8006b80 <_malloc_r+0x28>
 8006b74:	230c      	movs	r3, #12
 8006b76:	603b      	str	r3, [r7, #0]
 8006b78:	2600      	movs	r6, #0
 8006b7a:	4630      	mov	r0, r6
 8006b7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b80:	4e2e      	ldr	r6, [pc, #184]	; (8006c3c <_malloc_r+0xe4>)
 8006b82:	f000 fc69 	bl	8007458 <__malloc_lock>
 8006b86:	6833      	ldr	r3, [r6, #0]
 8006b88:	461c      	mov	r4, r3
 8006b8a:	bb34      	cbnz	r4, 8006bda <_malloc_r+0x82>
 8006b8c:	4629      	mov	r1, r5
 8006b8e:	4638      	mov	r0, r7
 8006b90:	f7ff ffc2 	bl	8006b18 <sbrk_aligned>
 8006b94:	1c43      	adds	r3, r0, #1
 8006b96:	4604      	mov	r4, r0
 8006b98:	d14d      	bne.n	8006c36 <_malloc_r+0xde>
 8006b9a:	6834      	ldr	r4, [r6, #0]
 8006b9c:	4626      	mov	r6, r4
 8006b9e:	2e00      	cmp	r6, #0
 8006ba0:	d140      	bne.n	8006c24 <_malloc_r+0xcc>
 8006ba2:	6823      	ldr	r3, [r4, #0]
 8006ba4:	4631      	mov	r1, r6
 8006ba6:	4638      	mov	r0, r7
 8006ba8:	eb04 0803 	add.w	r8, r4, r3
 8006bac:	f000 f9a2 	bl	8006ef4 <_sbrk_r>
 8006bb0:	4580      	cmp	r8, r0
 8006bb2:	d13a      	bne.n	8006c2a <_malloc_r+0xd2>
 8006bb4:	6821      	ldr	r1, [r4, #0]
 8006bb6:	3503      	adds	r5, #3
 8006bb8:	1a6d      	subs	r5, r5, r1
 8006bba:	f025 0503 	bic.w	r5, r5, #3
 8006bbe:	3508      	adds	r5, #8
 8006bc0:	2d0c      	cmp	r5, #12
 8006bc2:	bf38      	it	cc
 8006bc4:	250c      	movcc	r5, #12
 8006bc6:	4629      	mov	r1, r5
 8006bc8:	4638      	mov	r0, r7
 8006bca:	f7ff ffa5 	bl	8006b18 <sbrk_aligned>
 8006bce:	3001      	adds	r0, #1
 8006bd0:	d02b      	beq.n	8006c2a <_malloc_r+0xd2>
 8006bd2:	6823      	ldr	r3, [r4, #0]
 8006bd4:	442b      	add	r3, r5
 8006bd6:	6023      	str	r3, [r4, #0]
 8006bd8:	e00e      	b.n	8006bf8 <_malloc_r+0xa0>
 8006bda:	6822      	ldr	r2, [r4, #0]
 8006bdc:	1b52      	subs	r2, r2, r5
 8006bde:	d41e      	bmi.n	8006c1e <_malloc_r+0xc6>
 8006be0:	2a0b      	cmp	r2, #11
 8006be2:	d916      	bls.n	8006c12 <_malloc_r+0xba>
 8006be4:	1961      	adds	r1, r4, r5
 8006be6:	42a3      	cmp	r3, r4
 8006be8:	6025      	str	r5, [r4, #0]
 8006bea:	bf18      	it	ne
 8006bec:	6059      	strne	r1, [r3, #4]
 8006bee:	6863      	ldr	r3, [r4, #4]
 8006bf0:	bf08      	it	eq
 8006bf2:	6031      	streq	r1, [r6, #0]
 8006bf4:	5162      	str	r2, [r4, r5]
 8006bf6:	604b      	str	r3, [r1, #4]
 8006bf8:	4638      	mov	r0, r7
 8006bfa:	f104 060b 	add.w	r6, r4, #11
 8006bfe:	f000 fc31 	bl	8007464 <__malloc_unlock>
 8006c02:	f026 0607 	bic.w	r6, r6, #7
 8006c06:	1d23      	adds	r3, r4, #4
 8006c08:	1af2      	subs	r2, r6, r3
 8006c0a:	d0b6      	beq.n	8006b7a <_malloc_r+0x22>
 8006c0c:	1b9b      	subs	r3, r3, r6
 8006c0e:	50a3      	str	r3, [r4, r2]
 8006c10:	e7b3      	b.n	8006b7a <_malloc_r+0x22>
 8006c12:	6862      	ldr	r2, [r4, #4]
 8006c14:	42a3      	cmp	r3, r4
 8006c16:	bf0c      	ite	eq
 8006c18:	6032      	streq	r2, [r6, #0]
 8006c1a:	605a      	strne	r2, [r3, #4]
 8006c1c:	e7ec      	b.n	8006bf8 <_malloc_r+0xa0>
 8006c1e:	4623      	mov	r3, r4
 8006c20:	6864      	ldr	r4, [r4, #4]
 8006c22:	e7b2      	b.n	8006b8a <_malloc_r+0x32>
 8006c24:	4634      	mov	r4, r6
 8006c26:	6876      	ldr	r6, [r6, #4]
 8006c28:	e7b9      	b.n	8006b9e <_malloc_r+0x46>
 8006c2a:	230c      	movs	r3, #12
 8006c2c:	603b      	str	r3, [r7, #0]
 8006c2e:	4638      	mov	r0, r7
 8006c30:	f000 fc18 	bl	8007464 <__malloc_unlock>
 8006c34:	e7a1      	b.n	8006b7a <_malloc_r+0x22>
 8006c36:	6025      	str	r5, [r4, #0]
 8006c38:	e7de      	b.n	8006bf8 <_malloc_r+0xa0>
 8006c3a:	bf00      	nop
 8006c3c:	2000042c 	.word	0x2000042c

08006c40 <__sfputc_r>:
 8006c40:	6893      	ldr	r3, [r2, #8]
 8006c42:	3b01      	subs	r3, #1
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	b410      	push	{r4}
 8006c48:	6093      	str	r3, [r2, #8]
 8006c4a:	da08      	bge.n	8006c5e <__sfputc_r+0x1e>
 8006c4c:	6994      	ldr	r4, [r2, #24]
 8006c4e:	42a3      	cmp	r3, r4
 8006c50:	db01      	blt.n	8006c56 <__sfputc_r+0x16>
 8006c52:	290a      	cmp	r1, #10
 8006c54:	d103      	bne.n	8006c5e <__sfputc_r+0x1e>
 8006c56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c5a:	f000 b99f 	b.w	8006f9c <__swbuf_r>
 8006c5e:	6813      	ldr	r3, [r2, #0]
 8006c60:	1c58      	adds	r0, r3, #1
 8006c62:	6010      	str	r0, [r2, #0]
 8006c64:	7019      	strb	r1, [r3, #0]
 8006c66:	4608      	mov	r0, r1
 8006c68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c6c:	4770      	bx	lr

08006c6e <__sfputs_r>:
 8006c6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c70:	4606      	mov	r6, r0
 8006c72:	460f      	mov	r7, r1
 8006c74:	4614      	mov	r4, r2
 8006c76:	18d5      	adds	r5, r2, r3
 8006c78:	42ac      	cmp	r4, r5
 8006c7a:	d101      	bne.n	8006c80 <__sfputs_r+0x12>
 8006c7c:	2000      	movs	r0, #0
 8006c7e:	e007      	b.n	8006c90 <__sfputs_r+0x22>
 8006c80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c84:	463a      	mov	r2, r7
 8006c86:	4630      	mov	r0, r6
 8006c88:	f7ff ffda 	bl	8006c40 <__sfputc_r>
 8006c8c:	1c43      	adds	r3, r0, #1
 8006c8e:	d1f3      	bne.n	8006c78 <__sfputs_r+0xa>
 8006c90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006c94 <_vfiprintf_r>:
 8006c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c98:	460d      	mov	r5, r1
 8006c9a:	b09d      	sub	sp, #116	; 0x74
 8006c9c:	4614      	mov	r4, r2
 8006c9e:	4698      	mov	r8, r3
 8006ca0:	4606      	mov	r6, r0
 8006ca2:	b118      	cbz	r0, 8006cac <_vfiprintf_r+0x18>
 8006ca4:	6983      	ldr	r3, [r0, #24]
 8006ca6:	b90b      	cbnz	r3, 8006cac <_vfiprintf_r+0x18>
 8006ca8:	f7ff fa94 	bl	80061d4 <__sinit>
 8006cac:	4b89      	ldr	r3, [pc, #548]	; (8006ed4 <_vfiprintf_r+0x240>)
 8006cae:	429d      	cmp	r5, r3
 8006cb0:	d11b      	bne.n	8006cea <_vfiprintf_r+0x56>
 8006cb2:	6875      	ldr	r5, [r6, #4]
 8006cb4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006cb6:	07d9      	lsls	r1, r3, #31
 8006cb8:	d405      	bmi.n	8006cc6 <_vfiprintf_r+0x32>
 8006cba:	89ab      	ldrh	r3, [r5, #12]
 8006cbc:	059a      	lsls	r2, r3, #22
 8006cbe:	d402      	bmi.n	8006cc6 <_vfiprintf_r+0x32>
 8006cc0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006cc2:	f7ff fb2a 	bl	800631a <__retarget_lock_acquire_recursive>
 8006cc6:	89ab      	ldrh	r3, [r5, #12]
 8006cc8:	071b      	lsls	r3, r3, #28
 8006cca:	d501      	bpl.n	8006cd0 <_vfiprintf_r+0x3c>
 8006ccc:	692b      	ldr	r3, [r5, #16]
 8006cce:	b9eb      	cbnz	r3, 8006d0c <_vfiprintf_r+0x78>
 8006cd0:	4629      	mov	r1, r5
 8006cd2:	4630      	mov	r0, r6
 8006cd4:	f000 f9c6 	bl	8007064 <__swsetup_r>
 8006cd8:	b1c0      	cbz	r0, 8006d0c <_vfiprintf_r+0x78>
 8006cda:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006cdc:	07dc      	lsls	r4, r3, #31
 8006cde:	d50e      	bpl.n	8006cfe <_vfiprintf_r+0x6a>
 8006ce0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ce4:	b01d      	add	sp, #116	; 0x74
 8006ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cea:	4b7b      	ldr	r3, [pc, #492]	; (8006ed8 <_vfiprintf_r+0x244>)
 8006cec:	429d      	cmp	r5, r3
 8006cee:	d101      	bne.n	8006cf4 <_vfiprintf_r+0x60>
 8006cf0:	68b5      	ldr	r5, [r6, #8]
 8006cf2:	e7df      	b.n	8006cb4 <_vfiprintf_r+0x20>
 8006cf4:	4b79      	ldr	r3, [pc, #484]	; (8006edc <_vfiprintf_r+0x248>)
 8006cf6:	429d      	cmp	r5, r3
 8006cf8:	bf08      	it	eq
 8006cfa:	68f5      	ldreq	r5, [r6, #12]
 8006cfc:	e7da      	b.n	8006cb4 <_vfiprintf_r+0x20>
 8006cfe:	89ab      	ldrh	r3, [r5, #12]
 8006d00:	0598      	lsls	r0, r3, #22
 8006d02:	d4ed      	bmi.n	8006ce0 <_vfiprintf_r+0x4c>
 8006d04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d06:	f7ff fb09 	bl	800631c <__retarget_lock_release_recursive>
 8006d0a:	e7e9      	b.n	8006ce0 <_vfiprintf_r+0x4c>
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	9309      	str	r3, [sp, #36]	; 0x24
 8006d10:	2320      	movs	r3, #32
 8006d12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006d16:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d1a:	2330      	movs	r3, #48	; 0x30
 8006d1c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006ee0 <_vfiprintf_r+0x24c>
 8006d20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006d24:	f04f 0901 	mov.w	r9, #1
 8006d28:	4623      	mov	r3, r4
 8006d2a:	469a      	mov	sl, r3
 8006d2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d30:	b10a      	cbz	r2, 8006d36 <_vfiprintf_r+0xa2>
 8006d32:	2a25      	cmp	r2, #37	; 0x25
 8006d34:	d1f9      	bne.n	8006d2a <_vfiprintf_r+0x96>
 8006d36:	ebba 0b04 	subs.w	fp, sl, r4
 8006d3a:	d00b      	beq.n	8006d54 <_vfiprintf_r+0xc0>
 8006d3c:	465b      	mov	r3, fp
 8006d3e:	4622      	mov	r2, r4
 8006d40:	4629      	mov	r1, r5
 8006d42:	4630      	mov	r0, r6
 8006d44:	f7ff ff93 	bl	8006c6e <__sfputs_r>
 8006d48:	3001      	adds	r0, #1
 8006d4a:	f000 80aa 	beq.w	8006ea2 <_vfiprintf_r+0x20e>
 8006d4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d50:	445a      	add	r2, fp
 8006d52:	9209      	str	r2, [sp, #36]	; 0x24
 8006d54:	f89a 3000 	ldrb.w	r3, [sl]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	f000 80a2 	beq.w	8006ea2 <_vfiprintf_r+0x20e>
 8006d5e:	2300      	movs	r3, #0
 8006d60:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006d64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006d68:	f10a 0a01 	add.w	sl, sl, #1
 8006d6c:	9304      	str	r3, [sp, #16]
 8006d6e:	9307      	str	r3, [sp, #28]
 8006d70:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006d74:	931a      	str	r3, [sp, #104]	; 0x68
 8006d76:	4654      	mov	r4, sl
 8006d78:	2205      	movs	r2, #5
 8006d7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d7e:	4858      	ldr	r0, [pc, #352]	; (8006ee0 <_vfiprintf_r+0x24c>)
 8006d80:	f7f9 fa2e 	bl	80001e0 <memchr>
 8006d84:	9a04      	ldr	r2, [sp, #16]
 8006d86:	b9d8      	cbnz	r0, 8006dc0 <_vfiprintf_r+0x12c>
 8006d88:	06d1      	lsls	r1, r2, #27
 8006d8a:	bf44      	itt	mi
 8006d8c:	2320      	movmi	r3, #32
 8006d8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d92:	0713      	lsls	r3, r2, #28
 8006d94:	bf44      	itt	mi
 8006d96:	232b      	movmi	r3, #43	; 0x2b
 8006d98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d9c:	f89a 3000 	ldrb.w	r3, [sl]
 8006da0:	2b2a      	cmp	r3, #42	; 0x2a
 8006da2:	d015      	beq.n	8006dd0 <_vfiprintf_r+0x13c>
 8006da4:	9a07      	ldr	r2, [sp, #28]
 8006da6:	4654      	mov	r4, sl
 8006da8:	2000      	movs	r0, #0
 8006daa:	f04f 0c0a 	mov.w	ip, #10
 8006dae:	4621      	mov	r1, r4
 8006db0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006db4:	3b30      	subs	r3, #48	; 0x30
 8006db6:	2b09      	cmp	r3, #9
 8006db8:	d94e      	bls.n	8006e58 <_vfiprintf_r+0x1c4>
 8006dba:	b1b0      	cbz	r0, 8006dea <_vfiprintf_r+0x156>
 8006dbc:	9207      	str	r2, [sp, #28]
 8006dbe:	e014      	b.n	8006dea <_vfiprintf_r+0x156>
 8006dc0:	eba0 0308 	sub.w	r3, r0, r8
 8006dc4:	fa09 f303 	lsl.w	r3, r9, r3
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	9304      	str	r3, [sp, #16]
 8006dcc:	46a2      	mov	sl, r4
 8006dce:	e7d2      	b.n	8006d76 <_vfiprintf_r+0xe2>
 8006dd0:	9b03      	ldr	r3, [sp, #12]
 8006dd2:	1d19      	adds	r1, r3, #4
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	9103      	str	r1, [sp, #12]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	bfbb      	ittet	lt
 8006ddc:	425b      	neglt	r3, r3
 8006dde:	f042 0202 	orrlt.w	r2, r2, #2
 8006de2:	9307      	strge	r3, [sp, #28]
 8006de4:	9307      	strlt	r3, [sp, #28]
 8006de6:	bfb8      	it	lt
 8006de8:	9204      	strlt	r2, [sp, #16]
 8006dea:	7823      	ldrb	r3, [r4, #0]
 8006dec:	2b2e      	cmp	r3, #46	; 0x2e
 8006dee:	d10c      	bne.n	8006e0a <_vfiprintf_r+0x176>
 8006df0:	7863      	ldrb	r3, [r4, #1]
 8006df2:	2b2a      	cmp	r3, #42	; 0x2a
 8006df4:	d135      	bne.n	8006e62 <_vfiprintf_r+0x1ce>
 8006df6:	9b03      	ldr	r3, [sp, #12]
 8006df8:	1d1a      	adds	r2, r3, #4
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	9203      	str	r2, [sp, #12]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	bfb8      	it	lt
 8006e02:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006e06:	3402      	adds	r4, #2
 8006e08:	9305      	str	r3, [sp, #20]
 8006e0a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006ef0 <_vfiprintf_r+0x25c>
 8006e0e:	7821      	ldrb	r1, [r4, #0]
 8006e10:	2203      	movs	r2, #3
 8006e12:	4650      	mov	r0, sl
 8006e14:	f7f9 f9e4 	bl	80001e0 <memchr>
 8006e18:	b140      	cbz	r0, 8006e2c <_vfiprintf_r+0x198>
 8006e1a:	2340      	movs	r3, #64	; 0x40
 8006e1c:	eba0 000a 	sub.w	r0, r0, sl
 8006e20:	fa03 f000 	lsl.w	r0, r3, r0
 8006e24:	9b04      	ldr	r3, [sp, #16]
 8006e26:	4303      	orrs	r3, r0
 8006e28:	3401      	adds	r4, #1
 8006e2a:	9304      	str	r3, [sp, #16]
 8006e2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e30:	482c      	ldr	r0, [pc, #176]	; (8006ee4 <_vfiprintf_r+0x250>)
 8006e32:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006e36:	2206      	movs	r2, #6
 8006e38:	f7f9 f9d2 	bl	80001e0 <memchr>
 8006e3c:	2800      	cmp	r0, #0
 8006e3e:	d03f      	beq.n	8006ec0 <_vfiprintf_r+0x22c>
 8006e40:	4b29      	ldr	r3, [pc, #164]	; (8006ee8 <_vfiprintf_r+0x254>)
 8006e42:	bb1b      	cbnz	r3, 8006e8c <_vfiprintf_r+0x1f8>
 8006e44:	9b03      	ldr	r3, [sp, #12]
 8006e46:	3307      	adds	r3, #7
 8006e48:	f023 0307 	bic.w	r3, r3, #7
 8006e4c:	3308      	adds	r3, #8
 8006e4e:	9303      	str	r3, [sp, #12]
 8006e50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e52:	443b      	add	r3, r7
 8006e54:	9309      	str	r3, [sp, #36]	; 0x24
 8006e56:	e767      	b.n	8006d28 <_vfiprintf_r+0x94>
 8006e58:	fb0c 3202 	mla	r2, ip, r2, r3
 8006e5c:	460c      	mov	r4, r1
 8006e5e:	2001      	movs	r0, #1
 8006e60:	e7a5      	b.n	8006dae <_vfiprintf_r+0x11a>
 8006e62:	2300      	movs	r3, #0
 8006e64:	3401      	adds	r4, #1
 8006e66:	9305      	str	r3, [sp, #20]
 8006e68:	4619      	mov	r1, r3
 8006e6a:	f04f 0c0a 	mov.w	ip, #10
 8006e6e:	4620      	mov	r0, r4
 8006e70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006e74:	3a30      	subs	r2, #48	; 0x30
 8006e76:	2a09      	cmp	r2, #9
 8006e78:	d903      	bls.n	8006e82 <_vfiprintf_r+0x1ee>
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d0c5      	beq.n	8006e0a <_vfiprintf_r+0x176>
 8006e7e:	9105      	str	r1, [sp, #20]
 8006e80:	e7c3      	b.n	8006e0a <_vfiprintf_r+0x176>
 8006e82:	fb0c 2101 	mla	r1, ip, r1, r2
 8006e86:	4604      	mov	r4, r0
 8006e88:	2301      	movs	r3, #1
 8006e8a:	e7f0      	b.n	8006e6e <_vfiprintf_r+0x1da>
 8006e8c:	ab03      	add	r3, sp, #12
 8006e8e:	9300      	str	r3, [sp, #0]
 8006e90:	462a      	mov	r2, r5
 8006e92:	4b16      	ldr	r3, [pc, #88]	; (8006eec <_vfiprintf_r+0x258>)
 8006e94:	a904      	add	r1, sp, #16
 8006e96:	4630      	mov	r0, r6
 8006e98:	f7fd fee8 	bl	8004c6c <_printf_float>
 8006e9c:	4607      	mov	r7, r0
 8006e9e:	1c78      	adds	r0, r7, #1
 8006ea0:	d1d6      	bne.n	8006e50 <_vfiprintf_r+0x1bc>
 8006ea2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006ea4:	07d9      	lsls	r1, r3, #31
 8006ea6:	d405      	bmi.n	8006eb4 <_vfiprintf_r+0x220>
 8006ea8:	89ab      	ldrh	r3, [r5, #12]
 8006eaa:	059a      	lsls	r2, r3, #22
 8006eac:	d402      	bmi.n	8006eb4 <_vfiprintf_r+0x220>
 8006eae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006eb0:	f7ff fa34 	bl	800631c <__retarget_lock_release_recursive>
 8006eb4:	89ab      	ldrh	r3, [r5, #12]
 8006eb6:	065b      	lsls	r3, r3, #25
 8006eb8:	f53f af12 	bmi.w	8006ce0 <_vfiprintf_r+0x4c>
 8006ebc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006ebe:	e711      	b.n	8006ce4 <_vfiprintf_r+0x50>
 8006ec0:	ab03      	add	r3, sp, #12
 8006ec2:	9300      	str	r3, [sp, #0]
 8006ec4:	462a      	mov	r2, r5
 8006ec6:	4b09      	ldr	r3, [pc, #36]	; (8006eec <_vfiprintf_r+0x258>)
 8006ec8:	a904      	add	r1, sp, #16
 8006eca:	4630      	mov	r0, r6
 8006ecc:	f7fe f972 	bl	80051b4 <_printf_i>
 8006ed0:	e7e4      	b.n	8006e9c <_vfiprintf_r+0x208>
 8006ed2:	bf00      	nop
 8006ed4:	080076a8 	.word	0x080076a8
 8006ed8:	080076c8 	.word	0x080076c8
 8006edc:	08007688 	.word	0x08007688
 8006ee0:	08007844 	.word	0x08007844
 8006ee4:	0800784e 	.word	0x0800784e
 8006ee8:	08004c6d 	.word	0x08004c6d
 8006eec:	08006c6f 	.word	0x08006c6f
 8006ef0:	0800784a 	.word	0x0800784a

08006ef4 <_sbrk_r>:
 8006ef4:	b538      	push	{r3, r4, r5, lr}
 8006ef6:	4d06      	ldr	r5, [pc, #24]	; (8006f10 <_sbrk_r+0x1c>)
 8006ef8:	2300      	movs	r3, #0
 8006efa:	4604      	mov	r4, r0
 8006efc:	4608      	mov	r0, r1
 8006efe:	602b      	str	r3, [r5, #0]
 8006f00:	f7fa ffda 	bl	8001eb8 <_sbrk>
 8006f04:	1c43      	adds	r3, r0, #1
 8006f06:	d102      	bne.n	8006f0e <_sbrk_r+0x1a>
 8006f08:	682b      	ldr	r3, [r5, #0]
 8006f0a:	b103      	cbz	r3, 8006f0e <_sbrk_r+0x1a>
 8006f0c:	6023      	str	r3, [r4, #0]
 8006f0e:	bd38      	pop	{r3, r4, r5, pc}
 8006f10:	20000434 	.word	0x20000434

08006f14 <__sread>:
 8006f14:	b510      	push	{r4, lr}
 8006f16:	460c      	mov	r4, r1
 8006f18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f1c:	f000 faa8 	bl	8007470 <_read_r>
 8006f20:	2800      	cmp	r0, #0
 8006f22:	bfab      	itete	ge
 8006f24:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006f26:	89a3      	ldrhlt	r3, [r4, #12]
 8006f28:	181b      	addge	r3, r3, r0
 8006f2a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006f2e:	bfac      	ite	ge
 8006f30:	6563      	strge	r3, [r4, #84]	; 0x54
 8006f32:	81a3      	strhlt	r3, [r4, #12]
 8006f34:	bd10      	pop	{r4, pc}

08006f36 <__swrite>:
 8006f36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f3a:	461f      	mov	r7, r3
 8006f3c:	898b      	ldrh	r3, [r1, #12]
 8006f3e:	05db      	lsls	r3, r3, #23
 8006f40:	4605      	mov	r5, r0
 8006f42:	460c      	mov	r4, r1
 8006f44:	4616      	mov	r6, r2
 8006f46:	d505      	bpl.n	8006f54 <__swrite+0x1e>
 8006f48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f4c:	2302      	movs	r3, #2
 8006f4e:	2200      	movs	r2, #0
 8006f50:	f000 f9f8 	bl	8007344 <_lseek_r>
 8006f54:	89a3      	ldrh	r3, [r4, #12]
 8006f56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f5a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f5e:	81a3      	strh	r3, [r4, #12]
 8006f60:	4632      	mov	r2, r6
 8006f62:	463b      	mov	r3, r7
 8006f64:	4628      	mov	r0, r5
 8006f66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f6a:	f000 b869 	b.w	8007040 <_write_r>

08006f6e <__sseek>:
 8006f6e:	b510      	push	{r4, lr}
 8006f70:	460c      	mov	r4, r1
 8006f72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f76:	f000 f9e5 	bl	8007344 <_lseek_r>
 8006f7a:	1c43      	adds	r3, r0, #1
 8006f7c:	89a3      	ldrh	r3, [r4, #12]
 8006f7e:	bf15      	itete	ne
 8006f80:	6560      	strne	r0, [r4, #84]	; 0x54
 8006f82:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006f86:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006f8a:	81a3      	strheq	r3, [r4, #12]
 8006f8c:	bf18      	it	ne
 8006f8e:	81a3      	strhne	r3, [r4, #12]
 8006f90:	bd10      	pop	{r4, pc}

08006f92 <__sclose>:
 8006f92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f96:	f000 b8f1 	b.w	800717c <_close_r>
	...

08006f9c <__swbuf_r>:
 8006f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f9e:	460e      	mov	r6, r1
 8006fa0:	4614      	mov	r4, r2
 8006fa2:	4605      	mov	r5, r0
 8006fa4:	b118      	cbz	r0, 8006fae <__swbuf_r+0x12>
 8006fa6:	6983      	ldr	r3, [r0, #24]
 8006fa8:	b90b      	cbnz	r3, 8006fae <__swbuf_r+0x12>
 8006faa:	f7ff f913 	bl	80061d4 <__sinit>
 8006fae:	4b21      	ldr	r3, [pc, #132]	; (8007034 <__swbuf_r+0x98>)
 8006fb0:	429c      	cmp	r4, r3
 8006fb2:	d12b      	bne.n	800700c <__swbuf_r+0x70>
 8006fb4:	686c      	ldr	r4, [r5, #4]
 8006fb6:	69a3      	ldr	r3, [r4, #24]
 8006fb8:	60a3      	str	r3, [r4, #8]
 8006fba:	89a3      	ldrh	r3, [r4, #12]
 8006fbc:	071a      	lsls	r2, r3, #28
 8006fbe:	d52f      	bpl.n	8007020 <__swbuf_r+0x84>
 8006fc0:	6923      	ldr	r3, [r4, #16]
 8006fc2:	b36b      	cbz	r3, 8007020 <__swbuf_r+0x84>
 8006fc4:	6923      	ldr	r3, [r4, #16]
 8006fc6:	6820      	ldr	r0, [r4, #0]
 8006fc8:	1ac0      	subs	r0, r0, r3
 8006fca:	6963      	ldr	r3, [r4, #20]
 8006fcc:	b2f6      	uxtb	r6, r6
 8006fce:	4283      	cmp	r3, r0
 8006fd0:	4637      	mov	r7, r6
 8006fd2:	dc04      	bgt.n	8006fde <__swbuf_r+0x42>
 8006fd4:	4621      	mov	r1, r4
 8006fd6:	4628      	mov	r0, r5
 8006fd8:	f000 f966 	bl	80072a8 <_fflush_r>
 8006fdc:	bb30      	cbnz	r0, 800702c <__swbuf_r+0x90>
 8006fde:	68a3      	ldr	r3, [r4, #8]
 8006fe0:	3b01      	subs	r3, #1
 8006fe2:	60a3      	str	r3, [r4, #8]
 8006fe4:	6823      	ldr	r3, [r4, #0]
 8006fe6:	1c5a      	adds	r2, r3, #1
 8006fe8:	6022      	str	r2, [r4, #0]
 8006fea:	701e      	strb	r6, [r3, #0]
 8006fec:	6963      	ldr	r3, [r4, #20]
 8006fee:	3001      	adds	r0, #1
 8006ff0:	4283      	cmp	r3, r0
 8006ff2:	d004      	beq.n	8006ffe <__swbuf_r+0x62>
 8006ff4:	89a3      	ldrh	r3, [r4, #12]
 8006ff6:	07db      	lsls	r3, r3, #31
 8006ff8:	d506      	bpl.n	8007008 <__swbuf_r+0x6c>
 8006ffa:	2e0a      	cmp	r6, #10
 8006ffc:	d104      	bne.n	8007008 <__swbuf_r+0x6c>
 8006ffe:	4621      	mov	r1, r4
 8007000:	4628      	mov	r0, r5
 8007002:	f000 f951 	bl	80072a8 <_fflush_r>
 8007006:	b988      	cbnz	r0, 800702c <__swbuf_r+0x90>
 8007008:	4638      	mov	r0, r7
 800700a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800700c:	4b0a      	ldr	r3, [pc, #40]	; (8007038 <__swbuf_r+0x9c>)
 800700e:	429c      	cmp	r4, r3
 8007010:	d101      	bne.n	8007016 <__swbuf_r+0x7a>
 8007012:	68ac      	ldr	r4, [r5, #8]
 8007014:	e7cf      	b.n	8006fb6 <__swbuf_r+0x1a>
 8007016:	4b09      	ldr	r3, [pc, #36]	; (800703c <__swbuf_r+0xa0>)
 8007018:	429c      	cmp	r4, r3
 800701a:	bf08      	it	eq
 800701c:	68ec      	ldreq	r4, [r5, #12]
 800701e:	e7ca      	b.n	8006fb6 <__swbuf_r+0x1a>
 8007020:	4621      	mov	r1, r4
 8007022:	4628      	mov	r0, r5
 8007024:	f000 f81e 	bl	8007064 <__swsetup_r>
 8007028:	2800      	cmp	r0, #0
 800702a:	d0cb      	beq.n	8006fc4 <__swbuf_r+0x28>
 800702c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007030:	e7ea      	b.n	8007008 <__swbuf_r+0x6c>
 8007032:	bf00      	nop
 8007034:	080076a8 	.word	0x080076a8
 8007038:	080076c8 	.word	0x080076c8
 800703c:	08007688 	.word	0x08007688

08007040 <_write_r>:
 8007040:	b538      	push	{r3, r4, r5, lr}
 8007042:	4d07      	ldr	r5, [pc, #28]	; (8007060 <_write_r+0x20>)
 8007044:	4604      	mov	r4, r0
 8007046:	4608      	mov	r0, r1
 8007048:	4611      	mov	r1, r2
 800704a:	2200      	movs	r2, #0
 800704c:	602a      	str	r2, [r5, #0]
 800704e:	461a      	mov	r2, r3
 8007050:	f7f9 ff2c 	bl	8000eac <_write>
 8007054:	1c43      	adds	r3, r0, #1
 8007056:	d102      	bne.n	800705e <_write_r+0x1e>
 8007058:	682b      	ldr	r3, [r5, #0]
 800705a:	b103      	cbz	r3, 800705e <_write_r+0x1e>
 800705c:	6023      	str	r3, [r4, #0]
 800705e:	bd38      	pop	{r3, r4, r5, pc}
 8007060:	20000434 	.word	0x20000434

08007064 <__swsetup_r>:
 8007064:	4b32      	ldr	r3, [pc, #200]	; (8007130 <__swsetup_r+0xcc>)
 8007066:	b570      	push	{r4, r5, r6, lr}
 8007068:	681d      	ldr	r5, [r3, #0]
 800706a:	4606      	mov	r6, r0
 800706c:	460c      	mov	r4, r1
 800706e:	b125      	cbz	r5, 800707a <__swsetup_r+0x16>
 8007070:	69ab      	ldr	r3, [r5, #24]
 8007072:	b913      	cbnz	r3, 800707a <__swsetup_r+0x16>
 8007074:	4628      	mov	r0, r5
 8007076:	f7ff f8ad 	bl	80061d4 <__sinit>
 800707a:	4b2e      	ldr	r3, [pc, #184]	; (8007134 <__swsetup_r+0xd0>)
 800707c:	429c      	cmp	r4, r3
 800707e:	d10f      	bne.n	80070a0 <__swsetup_r+0x3c>
 8007080:	686c      	ldr	r4, [r5, #4]
 8007082:	89a3      	ldrh	r3, [r4, #12]
 8007084:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007088:	0719      	lsls	r1, r3, #28
 800708a:	d42c      	bmi.n	80070e6 <__swsetup_r+0x82>
 800708c:	06dd      	lsls	r5, r3, #27
 800708e:	d411      	bmi.n	80070b4 <__swsetup_r+0x50>
 8007090:	2309      	movs	r3, #9
 8007092:	6033      	str	r3, [r6, #0]
 8007094:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007098:	81a3      	strh	r3, [r4, #12]
 800709a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800709e:	e03e      	b.n	800711e <__swsetup_r+0xba>
 80070a0:	4b25      	ldr	r3, [pc, #148]	; (8007138 <__swsetup_r+0xd4>)
 80070a2:	429c      	cmp	r4, r3
 80070a4:	d101      	bne.n	80070aa <__swsetup_r+0x46>
 80070a6:	68ac      	ldr	r4, [r5, #8]
 80070a8:	e7eb      	b.n	8007082 <__swsetup_r+0x1e>
 80070aa:	4b24      	ldr	r3, [pc, #144]	; (800713c <__swsetup_r+0xd8>)
 80070ac:	429c      	cmp	r4, r3
 80070ae:	bf08      	it	eq
 80070b0:	68ec      	ldreq	r4, [r5, #12]
 80070b2:	e7e6      	b.n	8007082 <__swsetup_r+0x1e>
 80070b4:	0758      	lsls	r0, r3, #29
 80070b6:	d512      	bpl.n	80070de <__swsetup_r+0x7a>
 80070b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80070ba:	b141      	cbz	r1, 80070ce <__swsetup_r+0x6a>
 80070bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80070c0:	4299      	cmp	r1, r3
 80070c2:	d002      	beq.n	80070ca <__swsetup_r+0x66>
 80070c4:	4630      	mov	r0, r6
 80070c6:	f7ff fcdb 	bl	8006a80 <_free_r>
 80070ca:	2300      	movs	r3, #0
 80070cc:	6363      	str	r3, [r4, #52]	; 0x34
 80070ce:	89a3      	ldrh	r3, [r4, #12]
 80070d0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80070d4:	81a3      	strh	r3, [r4, #12]
 80070d6:	2300      	movs	r3, #0
 80070d8:	6063      	str	r3, [r4, #4]
 80070da:	6923      	ldr	r3, [r4, #16]
 80070dc:	6023      	str	r3, [r4, #0]
 80070de:	89a3      	ldrh	r3, [r4, #12]
 80070e0:	f043 0308 	orr.w	r3, r3, #8
 80070e4:	81a3      	strh	r3, [r4, #12]
 80070e6:	6923      	ldr	r3, [r4, #16]
 80070e8:	b94b      	cbnz	r3, 80070fe <__swsetup_r+0x9a>
 80070ea:	89a3      	ldrh	r3, [r4, #12]
 80070ec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80070f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070f4:	d003      	beq.n	80070fe <__swsetup_r+0x9a>
 80070f6:	4621      	mov	r1, r4
 80070f8:	4630      	mov	r0, r6
 80070fa:	f000 f95b 	bl	80073b4 <__smakebuf_r>
 80070fe:	89a0      	ldrh	r0, [r4, #12]
 8007100:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007104:	f010 0301 	ands.w	r3, r0, #1
 8007108:	d00a      	beq.n	8007120 <__swsetup_r+0xbc>
 800710a:	2300      	movs	r3, #0
 800710c:	60a3      	str	r3, [r4, #8]
 800710e:	6963      	ldr	r3, [r4, #20]
 8007110:	425b      	negs	r3, r3
 8007112:	61a3      	str	r3, [r4, #24]
 8007114:	6923      	ldr	r3, [r4, #16]
 8007116:	b943      	cbnz	r3, 800712a <__swsetup_r+0xc6>
 8007118:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800711c:	d1ba      	bne.n	8007094 <__swsetup_r+0x30>
 800711e:	bd70      	pop	{r4, r5, r6, pc}
 8007120:	0781      	lsls	r1, r0, #30
 8007122:	bf58      	it	pl
 8007124:	6963      	ldrpl	r3, [r4, #20]
 8007126:	60a3      	str	r3, [r4, #8]
 8007128:	e7f4      	b.n	8007114 <__swsetup_r+0xb0>
 800712a:	2000      	movs	r0, #0
 800712c:	e7f7      	b.n	800711e <__swsetup_r+0xba>
 800712e:	bf00      	nop
 8007130:	2000000c 	.word	0x2000000c
 8007134:	080076a8 	.word	0x080076a8
 8007138:	080076c8 	.word	0x080076c8
 800713c:	08007688 	.word	0x08007688

08007140 <__assert_func>:
 8007140:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007142:	4614      	mov	r4, r2
 8007144:	461a      	mov	r2, r3
 8007146:	4b09      	ldr	r3, [pc, #36]	; (800716c <__assert_func+0x2c>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	4605      	mov	r5, r0
 800714c:	68d8      	ldr	r0, [r3, #12]
 800714e:	b14c      	cbz	r4, 8007164 <__assert_func+0x24>
 8007150:	4b07      	ldr	r3, [pc, #28]	; (8007170 <__assert_func+0x30>)
 8007152:	9100      	str	r1, [sp, #0]
 8007154:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007158:	4906      	ldr	r1, [pc, #24]	; (8007174 <__assert_func+0x34>)
 800715a:	462b      	mov	r3, r5
 800715c:	f000 f8e0 	bl	8007320 <fiprintf>
 8007160:	f000 f9a5 	bl	80074ae <abort>
 8007164:	4b04      	ldr	r3, [pc, #16]	; (8007178 <__assert_func+0x38>)
 8007166:	461c      	mov	r4, r3
 8007168:	e7f3      	b.n	8007152 <__assert_func+0x12>
 800716a:	bf00      	nop
 800716c:	2000000c 	.word	0x2000000c
 8007170:	08007855 	.word	0x08007855
 8007174:	08007862 	.word	0x08007862
 8007178:	08007890 	.word	0x08007890

0800717c <_close_r>:
 800717c:	b538      	push	{r3, r4, r5, lr}
 800717e:	4d06      	ldr	r5, [pc, #24]	; (8007198 <_close_r+0x1c>)
 8007180:	2300      	movs	r3, #0
 8007182:	4604      	mov	r4, r0
 8007184:	4608      	mov	r0, r1
 8007186:	602b      	str	r3, [r5, #0]
 8007188:	f7fa fe61 	bl	8001e4e <_close>
 800718c:	1c43      	adds	r3, r0, #1
 800718e:	d102      	bne.n	8007196 <_close_r+0x1a>
 8007190:	682b      	ldr	r3, [r5, #0]
 8007192:	b103      	cbz	r3, 8007196 <_close_r+0x1a>
 8007194:	6023      	str	r3, [r4, #0]
 8007196:	bd38      	pop	{r3, r4, r5, pc}
 8007198:	20000434 	.word	0x20000434

0800719c <__sflush_r>:
 800719c:	898a      	ldrh	r2, [r1, #12]
 800719e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071a2:	4605      	mov	r5, r0
 80071a4:	0710      	lsls	r0, r2, #28
 80071a6:	460c      	mov	r4, r1
 80071a8:	d458      	bmi.n	800725c <__sflush_r+0xc0>
 80071aa:	684b      	ldr	r3, [r1, #4]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	dc05      	bgt.n	80071bc <__sflush_r+0x20>
 80071b0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	dc02      	bgt.n	80071bc <__sflush_r+0x20>
 80071b6:	2000      	movs	r0, #0
 80071b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80071be:	2e00      	cmp	r6, #0
 80071c0:	d0f9      	beq.n	80071b6 <__sflush_r+0x1a>
 80071c2:	2300      	movs	r3, #0
 80071c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80071c8:	682f      	ldr	r7, [r5, #0]
 80071ca:	602b      	str	r3, [r5, #0]
 80071cc:	d032      	beq.n	8007234 <__sflush_r+0x98>
 80071ce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80071d0:	89a3      	ldrh	r3, [r4, #12]
 80071d2:	075a      	lsls	r2, r3, #29
 80071d4:	d505      	bpl.n	80071e2 <__sflush_r+0x46>
 80071d6:	6863      	ldr	r3, [r4, #4]
 80071d8:	1ac0      	subs	r0, r0, r3
 80071da:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80071dc:	b10b      	cbz	r3, 80071e2 <__sflush_r+0x46>
 80071de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80071e0:	1ac0      	subs	r0, r0, r3
 80071e2:	2300      	movs	r3, #0
 80071e4:	4602      	mov	r2, r0
 80071e6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80071e8:	6a21      	ldr	r1, [r4, #32]
 80071ea:	4628      	mov	r0, r5
 80071ec:	47b0      	blx	r6
 80071ee:	1c43      	adds	r3, r0, #1
 80071f0:	89a3      	ldrh	r3, [r4, #12]
 80071f2:	d106      	bne.n	8007202 <__sflush_r+0x66>
 80071f4:	6829      	ldr	r1, [r5, #0]
 80071f6:	291d      	cmp	r1, #29
 80071f8:	d82c      	bhi.n	8007254 <__sflush_r+0xb8>
 80071fa:	4a2a      	ldr	r2, [pc, #168]	; (80072a4 <__sflush_r+0x108>)
 80071fc:	40ca      	lsrs	r2, r1
 80071fe:	07d6      	lsls	r6, r2, #31
 8007200:	d528      	bpl.n	8007254 <__sflush_r+0xb8>
 8007202:	2200      	movs	r2, #0
 8007204:	6062      	str	r2, [r4, #4]
 8007206:	04d9      	lsls	r1, r3, #19
 8007208:	6922      	ldr	r2, [r4, #16]
 800720a:	6022      	str	r2, [r4, #0]
 800720c:	d504      	bpl.n	8007218 <__sflush_r+0x7c>
 800720e:	1c42      	adds	r2, r0, #1
 8007210:	d101      	bne.n	8007216 <__sflush_r+0x7a>
 8007212:	682b      	ldr	r3, [r5, #0]
 8007214:	b903      	cbnz	r3, 8007218 <__sflush_r+0x7c>
 8007216:	6560      	str	r0, [r4, #84]	; 0x54
 8007218:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800721a:	602f      	str	r7, [r5, #0]
 800721c:	2900      	cmp	r1, #0
 800721e:	d0ca      	beq.n	80071b6 <__sflush_r+0x1a>
 8007220:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007224:	4299      	cmp	r1, r3
 8007226:	d002      	beq.n	800722e <__sflush_r+0x92>
 8007228:	4628      	mov	r0, r5
 800722a:	f7ff fc29 	bl	8006a80 <_free_r>
 800722e:	2000      	movs	r0, #0
 8007230:	6360      	str	r0, [r4, #52]	; 0x34
 8007232:	e7c1      	b.n	80071b8 <__sflush_r+0x1c>
 8007234:	6a21      	ldr	r1, [r4, #32]
 8007236:	2301      	movs	r3, #1
 8007238:	4628      	mov	r0, r5
 800723a:	47b0      	blx	r6
 800723c:	1c41      	adds	r1, r0, #1
 800723e:	d1c7      	bne.n	80071d0 <__sflush_r+0x34>
 8007240:	682b      	ldr	r3, [r5, #0]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d0c4      	beq.n	80071d0 <__sflush_r+0x34>
 8007246:	2b1d      	cmp	r3, #29
 8007248:	d001      	beq.n	800724e <__sflush_r+0xb2>
 800724a:	2b16      	cmp	r3, #22
 800724c:	d101      	bne.n	8007252 <__sflush_r+0xb6>
 800724e:	602f      	str	r7, [r5, #0]
 8007250:	e7b1      	b.n	80071b6 <__sflush_r+0x1a>
 8007252:	89a3      	ldrh	r3, [r4, #12]
 8007254:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007258:	81a3      	strh	r3, [r4, #12]
 800725a:	e7ad      	b.n	80071b8 <__sflush_r+0x1c>
 800725c:	690f      	ldr	r7, [r1, #16]
 800725e:	2f00      	cmp	r7, #0
 8007260:	d0a9      	beq.n	80071b6 <__sflush_r+0x1a>
 8007262:	0793      	lsls	r3, r2, #30
 8007264:	680e      	ldr	r6, [r1, #0]
 8007266:	bf08      	it	eq
 8007268:	694b      	ldreq	r3, [r1, #20]
 800726a:	600f      	str	r7, [r1, #0]
 800726c:	bf18      	it	ne
 800726e:	2300      	movne	r3, #0
 8007270:	eba6 0807 	sub.w	r8, r6, r7
 8007274:	608b      	str	r3, [r1, #8]
 8007276:	f1b8 0f00 	cmp.w	r8, #0
 800727a:	dd9c      	ble.n	80071b6 <__sflush_r+0x1a>
 800727c:	6a21      	ldr	r1, [r4, #32]
 800727e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007280:	4643      	mov	r3, r8
 8007282:	463a      	mov	r2, r7
 8007284:	4628      	mov	r0, r5
 8007286:	47b0      	blx	r6
 8007288:	2800      	cmp	r0, #0
 800728a:	dc06      	bgt.n	800729a <__sflush_r+0xfe>
 800728c:	89a3      	ldrh	r3, [r4, #12]
 800728e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007292:	81a3      	strh	r3, [r4, #12]
 8007294:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007298:	e78e      	b.n	80071b8 <__sflush_r+0x1c>
 800729a:	4407      	add	r7, r0
 800729c:	eba8 0800 	sub.w	r8, r8, r0
 80072a0:	e7e9      	b.n	8007276 <__sflush_r+0xda>
 80072a2:	bf00      	nop
 80072a4:	20400001 	.word	0x20400001

080072a8 <_fflush_r>:
 80072a8:	b538      	push	{r3, r4, r5, lr}
 80072aa:	690b      	ldr	r3, [r1, #16]
 80072ac:	4605      	mov	r5, r0
 80072ae:	460c      	mov	r4, r1
 80072b0:	b913      	cbnz	r3, 80072b8 <_fflush_r+0x10>
 80072b2:	2500      	movs	r5, #0
 80072b4:	4628      	mov	r0, r5
 80072b6:	bd38      	pop	{r3, r4, r5, pc}
 80072b8:	b118      	cbz	r0, 80072c2 <_fflush_r+0x1a>
 80072ba:	6983      	ldr	r3, [r0, #24]
 80072bc:	b90b      	cbnz	r3, 80072c2 <_fflush_r+0x1a>
 80072be:	f7fe ff89 	bl	80061d4 <__sinit>
 80072c2:	4b14      	ldr	r3, [pc, #80]	; (8007314 <_fflush_r+0x6c>)
 80072c4:	429c      	cmp	r4, r3
 80072c6:	d11b      	bne.n	8007300 <_fflush_r+0x58>
 80072c8:	686c      	ldr	r4, [r5, #4]
 80072ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d0ef      	beq.n	80072b2 <_fflush_r+0xa>
 80072d2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80072d4:	07d0      	lsls	r0, r2, #31
 80072d6:	d404      	bmi.n	80072e2 <_fflush_r+0x3a>
 80072d8:	0599      	lsls	r1, r3, #22
 80072da:	d402      	bmi.n	80072e2 <_fflush_r+0x3a>
 80072dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80072de:	f7ff f81c 	bl	800631a <__retarget_lock_acquire_recursive>
 80072e2:	4628      	mov	r0, r5
 80072e4:	4621      	mov	r1, r4
 80072e6:	f7ff ff59 	bl	800719c <__sflush_r>
 80072ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80072ec:	07da      	lsls	r2, r3, #31
 80072ee:	4605      	mov	r5, r0
 80072f0:	d4e0      	bmi.n	80072b4 <_fflush_r+0xc>
 80072f2:	89a3      	ldrh	r3, [r4, #12]
 80072f4:	059b      	lsls	r3, r3, #22
 80072f6:	d4dd      	bmi.n	80072b4 <_fflush_r+0xc>
 80072f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80072fa:	f7ff f80f 	bl	800631c <__retarget_lock_release_recursive>
 80072fe:	e7d9      	b.n	80072b4 <_fflush_r+0xc>
 8007300:	4b05      	ldr	r3, [pc, #20]	; (8007318 <_fflush_r+0x70>)
 8007302:	429c      	cmp	r4, r3
 8007304:	d101      	bne.n	800730a <_fflush_r+0x62>
 8007306:	68ac      	ldr	r4, [r5, #8]
 8007308:	e7df      	b.n	80072ca <_fflush_r+0x22>
 800730a:	4b04      	ldr	r3, [pc, #16]	; (800731c <_fflush_r+0x74>)
 800730c:	429c      	cmp	r4, r3
 800730e:	bf08      	it	eq
 8007310:	68ec      	ldreq	r4, [r5, #12]
 8007312:	e7da      	b.n	80072ca <_fflush_r+0x22>
 8007314:	080076a8 	.word	0x080076a8
 8007318:	080076c8 	.word	0x080076c8
 800731c:	08007688 	.word	0x08007688

08007320 <fiprintf>:
 8007320:	b40e      	push	{r1, r2, r3}
 8007322:	b503      	push	{r0, r1, lr}
 8007324:	4601      	mov	r1, r0
 8007326:	ab03      	add	r3, sp, #12
 8007328:	4805      	ldr	r0, [pc, #20]	; (8007340 <fiprintf+0x20>)
 800732a:	f853 2b04 	ldr.w	r2, [r3], #4
 800732e:	6800      	ldr	r0, [r0, #0]
 8007330:	9301      	str	r3, [sp, #4]
 8007332:	f7ff fcaf 	bl	8006c94 <_vfiprintf_r>
 8007336:	b002      	add	sp, #8
 8007338:	f85d eb04 	ldr.w	lr, [sp], #4
 800733c:	b003      	add	sp, #12
 800733e:	4770      	bx	lr
 8007340:	2000000c 	.word	0x2000000c

08007344 <_lseek_r>:
 8007344:	b538      	push	{r3, r4, r5, lr}
 8007346:	4d07      	ldr	r5, [pc, #28]	; (8007364 <_lseek_r+0x20>)
 8007348:	4604      	mov	r4, r0
 800734a:	4608      	mov	r0, r1
 800734c:	4611      	mov	r1, r2
 800734e:	2200      	movs	r2, #0
 8007350:	602a      	str	r2, [r5, #0]
 8007352:	461a      	mov	r2, r3
 8007354:	f7fa fda2 	bl	8001e9c <_lseek>
 8007358:	1c43      	adds	r3, r0, #1
 800735a:	d102      	bne.n	8007362 <_lseek_r+0x1e>
 800735c:	682b      	ldr	r3, [r5, #0]
 800735e:	b103      	cbz	r3, 8007362 <_lseek_r+0x1e>
 8007360:	6023      	str	r3, [r4, #0]
 8007362:	bd38      	pop	{r3, r4, r5, pc}
 8007364:	20000434 	.word	0x20000434

08007368 <__swhatbuf_r>:
 8007368:	b570      	push	{r4, r5, r6, lr}
 800736a:	460e      	mov	r6, r1
 800736c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007370:	2900      	cmp	r1, #0
 8007372:	b096      	sub	sp, #88	; 0x58
 8007374:	4614      	mov	r4, r2
 8007376:	461d      	mov	r5, r3
 8007378:	da08      	bge.n	800738c <__swhatbuf_r+0x24>
 800737a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800737e:	2200      	movs	r2, #0
 8007380:	602a      	str	r2, [r5, #0]
 8007382:	061a      	lsls	r2, r3, #24
 8007384:	d410      	bmi.n	80073a8 <__swhatbuf_r+0x40>
 8007386:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800738a:	e00e      	b.n	80073aa <__swhatbuf_r+0x42>
 800738c:	466a      	mov	r2, sp
 800738e:	f000 f895 	bl	80074bc <_fstat_r>
 8007392:	2800      	cmp	r0, #0
 8007394:	dbf1      	blt.n	800737a <__swhatbuf_r+0x12>
 8007396:	9a01      	ldr	r2, [sp, #4]
 8007398:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800739c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80073a0:	425a      	negs	r2, r3
 80073a2:	415a      	adcs	r2, r3
 80073a4:	602a      	str	r2, [r5, #0]
 80073a6:	e7ee      	b.n	8007386 <__swhatbuf_r+0x1e>
 80073a8:	2340      	movs	r3, #64	; 0x40
 80073aa:	2000      	movs	r0, #0
 80073ac:	6023      	str	r3, [r4, #0]
 80073ae:	b016      	add	sp, #88	; 0x58
 80073b0:	bd70      	pop	{r4, r5, r6, pc}
	...

080073b4 <__smakebuf_r>:
 80073b4:	898b      	ldrh	r3, [r1, #12]
 80073b6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80073b8:	079d      	lsls	r5, r3, #30
 80073ba:	4606      	mov	r6, r0
 80073bc:	460c      	mov	r4, r1
 80073be:	d507      	bpl.n	80073d0 <__smakebuf_r+0x1c>
 80073c0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80073c4:	6023      	str	r3, [r4, #0]
 80073c6:	6123      	str	r3, [r4, #16]
 80073c8:	2301      	movs	r3, #1
 80073ca:	6163      	str	r3, [r4, #20]
 80073cc:	b002      	add	sp, #8
 80073ce:	bd70      	pop	{r4, r5, r6, pc}
 80073d0:	ab01      	add	r3, sp, #4
 80073d2:	466a      	mov	r2, sp
 80073d4:	f7ff ffc8 	bl	8007368 <__swhatbuf_r>
 80073d8:	9900      	ldr	r1, [sp, #0]
 80073da:	4605      	mov	r5, r0
 80073dc:	4630      	mov	r0, r6
 80073de:	f7ff fbbb 	bl	8006b58 <_malloc_r>
 80073e2:	b948      	cbnz	r0, 80073f8 <__smakebuf_r+0x44>
 80073e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073e8:	059a      	lsls	r2, r3, #22
 80073ea:	d4ef      	bmi.n	80073cc <__smakebuf_r+0x18>
 80073ec:	f023 0303 	bic.w	r3, r3, #3
 80073f0:	f043 0302 	orr.w	r3, r3, #2
 80073f4:	81a3      	strh	r3, [r4, #12]
 80073f6:	e7e3      	b.n	80073c0 <__smakebuf_r+0xc>
 80073f8:	4b0d      	ldr	r3, [pc, #52]	; (8007430 <__smakebuf_r+0x7c>)
 80073fa:	62b3      	str	r3, [r6, #40]	; 0x28
 80073fc:	89a3      	ldrh	r3, [r4, #12]
 80073fe:	6020      	str	r0, [r4, #0]
 8007400:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007404:	81a3      	strh	r3, [r4, #12]
 8007406:	9b00      	ldr	r3, [sp, #0]
 8007408:	6163      	str	r3, [r4, #20]
 800740a:	9b01      	ldr	r3, [sp, #4]
 800740c:	6120      	str	r0, [r4, #16]
 800740e:	b15b      	cbz	r3, 8007428 <__smakebuf_r+0x74>
 8007410:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007414:	4630      	mov	r0, r6
 8007416:	f000 f863 	bl	80074e0 <_isatty_r>
 800741a:	b128      	cbz	r0, 8007428 <__smakebuf_r+0x74>
 800741c:	89a3      	ldrh	r3, [r4, #12]
 800741e:	f023 0303 	bic.w	r3, r3, #3
 8007422:	f043 0301 	orr.w	r3, r3, #1
 8007426:	81a3      	strh	r3, [r4, #12]
 8007428:	89a0      	ldrh	r0, [r4, #12]
 800742a:	4305      	orrs	r5, r0
 800742c:	81a5      	strh	r5, [r4, #12]
 800742e:	e7cd      	b.n	80073cc <__smakebuf_r+0x18>
 8007430:	0800616d 	.word	0x0800616d

08007434 <__ascii_mbtowc>:
 8007434:	b082      	sub	sp, #8
 8007436:	b901      	cbnz	r1, 800743a <__ascii_mbtowc+0x6>
 8007438:	a901      	add	r1, sp, #4
 800743a:	b142      	cbz	r2, 800744e <__ascii_mbtowc+0x1a>
 800743c:	b14b      	cbz	r3, 8007452 <__ascii_mbtowc+0x1e>
 800743e:	7813      	ldrb	r3, [r2, #0]
 8007440:	600b      	str	r3, [r1, #0]
 8007442:	7812      	ldrb	r2, [r2, #0]
 8007444:	1e10      	subs	r0, r2, #0
 8007446:	bf18      	it	ne
 8007448:	2001      	movne	r0, #1
 800744a:	b002      	add	sp, #8
 800744c:	4770      	bx	lr
 800744e:	4610      	mov	r0, r2
 8007450:	e7fb      	b.n	800744a <__ascii_mbtowc+0x16>
 8007452:	f06f 0001 	mvn.w	r0, #1
 8007456:	e7f8      	b.n	800744a <__ascii_mbtowc+0x16>

08007458 <__malloc_lock>:
 8007458:	4801      	ldr	r0, [pc, #4]	; (8007460 <__malloc_lock+0x8>)
 800745a:	f7fe bf5e 	b.w	800631a <__retarget_lock_acquire_recursive>
 800745e:	bf00      	nop
 8007460:	20000428 	.word	0x20000428

08007464 <__malloc_unlock>:
 8007464:	4801      	ldr	r0, [pc, #4]	; (800746c <__malloc_unlock+0x8>)
 8007466:	f7fe bf59 	b.w	800631c <__retarget_lock_release_recursive>
 800746a:	bf00      	nop
 800746c:	20000428 	.word	0x20000428

08007470 <_read_r>:
 8007470:	b538      	push	{r3, r4, r5, lr}
 8007472:	4d07      	ldr	r5, [pc, #28]	; (8007490 <_read_r+0x20>)
 8007474:	4604      	mov	r4, r0
 8007476:	4608      	mov	r0, r1
 8007478:	4611      	mov	r1, r2
 800747a:	2200      	movs	r2, #0
 800747c:	602a      	str	r2, [r5, #0]
 800747e:	461a      	mov	r2, r3
 8007480:	f7fa fcc8 	bl	8001e14 <_read>
 8007484:	1c43      	adds	r3, r0, #1
 8007486:	d102      	bne.n	800748e <_read_r+0x1e>
 8007488:	682b      	ldr	r3, [r5, #0]
 800748a:	b103      	cbz	r3, 800748e <_read_r+0x1e>
 800748c:	6023      	str	r3, [r4, #0]
 800748e:	bd38      	pop	{r3, r4, r5, pc}
 8007490:	20000434 	.word	0x20000434

08007494 <__ascii_wctomb>:
 8007494:	b149      	cbz	r1, 80074aa <__ascii_wctomb+0x16>
 8007496:	2aff      	cmp	r2, #255	; 0xff
 8007498:	bf85      	ittet	hi
 800749a:	238a      	movhi	r3, #138	; 0x8a
 800749c:	6003      	strhi	r3, [r0, #0]
 800749e:	700a      	strbls	r2, [r1, #0]
 80074a0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80074a4:	bf98      	it	ls
 80074a6:	2001      	movls	r0, #1
 80074a8:	4770      	bx	lr
 80074aa:	4608      	mov	r0, r1
 80074ac:	4770      	bx	lr

080074ae <abort>:
 80074ae:	b508      	push	{r3, lr}
 80074b0:	2006      	movs	r0, #6
 80074b2:	f000 f84d 	bl	8007550 <raise>
 80074b6:	2001      	movs	r0, #1
 80074b8:	f7fa fca2 	bl	8001e00 <_exit>

080074bc <_fstat_r>:
 80074bc:	b538      	push	{r3, r4, r5, lr}
 80074be:	4d07      	ldr	r5, [pc, #28]	; (80074dc <_fstat_r+0x20>)
 80074c0:	2300      	movs	r3, #0
 80074c2:	4604      	mov	r4, r0
 80074c4:	4608      	mov	r0, r1
 80074c6:	4611      	mov	r1, r2
 80074c8:	602b      	str	r3, [r5, #0]
 80074ca:	f7fa fccc 	bl	8001e66 <_fstat>
 80074ce:	1c43      	adds	r3, r0, #1
 80074d0:	d102      	bne.n	80074d8 <_fstat_r+0x1c>
 80074d2:	682b      	ldr	r3, [r5, #0]
 80074d4:	b103      	cbz	r3, 80074d8 <_fstat_r+0x1c>
 80074d6:	6023      	str	r3, [r4, #0]
 80074d8:	bd38      	pop	{r3, r4, r5, pc}
 80074da:	bf00      	nop
 80074dc:	20000434 	.word	0x20000434

080074e0 <_isatty_r>:
 80074e0:	b538      	push	{r3, r4, r5, lr}
 80074e2:	4d06      	ldr	r5, [pc, #24]	; (80074fc <_isatty_r+0x1c>)
 80074e4:	2300      	movs	r3, #0
 80074e6:	4604      	mov	r4, r0
 80074e8:	4608      	mov	r0, r1
 80074ea:	602b      	str	r3, [r5, #0]
 80074ec:	f7fa fccb 	bl	8001e86 <_isatty>
 80074f0:	1c43      	adds	r3, r0, #1
 80074f2:	d102      	bne.n	80074fa <_isatty_r+0x1a>
 80074f4:	682b      	ldr	r3, [r5, #0]
 80074f6:	b103      	cbz	r3, 80074fa <_isatty_r+0x1a>
 80074f8:	6023      	str	r3, [r4, #0]
 80074fa:	bd38      	pop	{r3, r4, r5, pc}
 80074fc:	20000434 	.word	0x20000434

08007500 <_raise_r>:
 8007500:	291f      	cmp	r1, #31
 8007502:	b538      	push	{r3, r4, r5, lr}
 8007504:	4604      	mov	r4, r0
 8007506:	460d      	mov	r5, r1
 8007508:	d904      	bls.n	8007514 <_raise_r+0x14>
 800750a:	2316      	movs	r3, #22
 800750c:	6003      	str	r3, [r0, #0]
 800750e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007512:	bd38      	pop	{r3, r4, r5, pc}
 8007514:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007516:	b112      	cbz	r2, 800751e <_raise_r+0x1e>
 8007518:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800751c:	b94b      	cbnz	r3, 8007532 <_raise_r+0x32>
 800751e:	4620      	mov	r0, r4
 8007520:	f000 f830 	bl	8007584 <_getpid_r>
 8007524:	462a      	mov	r2, r5
 8007526:	4601      	mov	r1, r0
 8007528:	4620      	mov	r0, r4
 800752a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800752e:	f000 b817 	b.w	8007560 <_kill_r>
 8007532:	2b01      	cmp	r3, #1
 8007534:	d00a      	beq.n	800754c <_raise_r+0x4c>
 8007536:	1c59      	adds	r1, r3, #1
 8007538:	d103      	bne.n	8007542 <_raise_r+0x42>
 800753a:	2316      	movs	r3, #22
 800753c:	6003      	str	r3, [r0, #0]
 800753e:	2001      	movs	r0, #1
 8007540:	e7e7      	b.n	8007512 <_raise_r+0x12>
 8007542:	2400      	movs	r4, #0
 8007544:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007548:	4628      	mov	r0, r5
 800754a:	4798      	blx	r3
 800754c:	2000      	movs	r0, #0
 800754e:	e7e0      	b.n	8007512 <_raise_r+0x12>

08007550 <raise>:
 8007550:	4b02      	ldr	r3, [pc, #8]	; (800755c <raise+0xc>)
 8007552:	4601      	mov	r1, r0
 8007554:	6818      	ldr	r0, [r3, #0]
 8007556:	f7ff bfd3 	b.w	8007500 <_raise_r>
 800755a:	bf00      	nop
 800755c:	2000000c 	.word	0x2000000c

08007560 <_kill_r>:
 8007560:	b538      	push	{r3, r4, r5, lr}
 8007562:	4d07      	ldr	r5, [pc, #28]	; (8007580 <_kill_r+0x20>)
 8007564:	2300      	movs	r3, #0
 8007566:	4604      	mov	r4, r0
 8007568:	4608      	mov	r0, r1
 800756a:	4611      	mov	r1, r2
 800756c:	602b      	str	r3, [r5, #0]
 800756e:	f7fa fc37 	bl	8001de0 <_kill>
 8007572:	1c43      	adds	r3, r0, #1
 8007574:	d102      	bne.n	800757c <_kill_r+0x1c>
 8007576:	682b      	ldr	r3, [r5, #0]
 8007578:	b103      	cbz	r3, 800757c <_kill_r+0x1c>
 800757a:	6023      	str	r3, [r4, #0]
 800757c:	bd38      	pop	{r3, r4, r5, pc}
 800757e:	bf00      	nop
 8007580:	20000434 	.word	0x20000434

08007584 <_getpid_r>:
 8007584:	f7fa bc24 	b.w	8001dd0 <_getpid>

08007588 <_init>:
 8007588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800758a:	bf00      	nop
 800758c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800758e:	bc08      	pop	{r3}
 8007590:	469e      	mov	lr, r3
 8007592:	4770      	bx	lr

08007594 <_fini>:
 8007594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007596:	bf00      	nop
 8007598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800759a:	bc08      	pop	{r3}
 800759c:	469e      	mov	lr, r3
 800759e:	4770      	bx	lr
