0.7
2020.2
May 22 2025
00:13:55
C:/Users/user/Documents/GitHub/Remote_Register_Bank/Remote_Register_Bank.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/user/Documents/GitHub/Remote_Register_Bank/Remote_Register_Bank.srcs/sources_1/imports/new/uart_rx_core.v,1762066455,verilog,,C:/Users/user/Documents/GitHub/Remote_Register_Bank/Remote_Register_Bank.srcs/sources_1/imports/new/uart_tx_core.v,,uart_rx_core,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/user/Documents/GitHub/Remote_Register_Bank/Remote_Register_Bank.srcs/sources_1/imports/new/uart_tx_core.v,1761886504,verilog,,C:/Users/user/Downloads/top_module.v,,uart_tx_core,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/user/Downloads/top_module.v,1762066616,verilog,,,,uart_reg_bank_top,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
