
---------- Begin Simulation Statistics ----------
final_tick                               26727500000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     80                       # Simulator instruction rate (inst/s)
host_mem_usage                                 677980                       # Number of bytes of host memory used
host_op_rate                                       93                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.73                       # Real time elapsed on the host
host_tick_rate                           426076256427                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        5027                       # Number of instructions simulated
sim_ops                                          5831                       # Number of ops (including micro ops) simulated
sim_seconds                                 26.727500                       # Number of seconds simulated
sim_ticks                                26727500000000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             19.688841                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                     367                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1864                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               373                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1317                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  9                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             135                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              126                       # Number of indirect misses.
system.cpu.branchPred.lookups                    2199                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     237                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           62                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                        5027                       # Number of instructions committed
system.cpu.committedOps                          5831                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.126716                       # CPI: cycles per instruction
system.cpu.discardedOps                          1236                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions               5384                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              1799                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions              845                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                             651                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.470209                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                            10691                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    3789     64.98%     64.98% # Class of committed instruction
system.cpu.op_class_0::IntMult                      4      0.07%     65.05% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                3      0.05%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::MemRead                   1085     18.61%     83.71% # Class of committed instruction
system.cpu.op_class_0::MemWrite                   950     16.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                     5831                       # Class of committed instruction
system.cpu.tickCycles                           10040                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          101                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           555                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 26727500000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                451                       # Transaction distribution
system.membus.trans_dist::WritebackClean           61                       # Transaction distribution
system.membus.trans_dist::ReadExReq                43                       # Transaction distribution
system.membus.trans_dist::ReadExResp               43                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            347                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           104                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        26112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         9408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   35520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               494                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.105263                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.307203                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     442     89.47%     89.47% # Request fanout histogram
system.membus.snoop_fanout::1                      52     10.53%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 494                       # Request fanout histogram
system.membus.reqLayer0.occupancy              799000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1909170                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy             815222                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 26727500000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          22208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           9408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              31616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        22208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22208                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 494                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst               831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data               352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                  1183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst          831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data              352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                 1183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000032500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      38.965000032500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6866329                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 17                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         494                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         49                       # Number of write requests accepted
system.mem_ctrls.readBursts                       494                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       49                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      8799750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                17931000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18069.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36819.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        4                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      12                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                26.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   494                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   49                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     66.094070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.205979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    16.254109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-95          479     97.96%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-159            6      1.23%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-223            2      0.41%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-287            2      0.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          489                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    435.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  31168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   31616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  26687500000000                       # Total gap between requests
system.mem_ctrls.avgGap                  49148250460.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        21760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         9408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 814.142736881489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 351.997006828173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 43.101674305491                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          347                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          147                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           49                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12158750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      5772250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 162045001348000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35039.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39267.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 3307040843836.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     3.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               806820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               428835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              806820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2109845839920.000244                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     385639958100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     9938610561600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       12434098402095                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.217413                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 25834597804250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 892489780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    412415750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2684640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1426920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2670360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              93960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2109845839920.000244                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     386098536210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     9938224390560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       12434175642570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.220303                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 25833588603250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 892489780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1421616750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                2500000000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    26727500000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 26727500000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         2211                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2211                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2211                       # number of overall hits
system.cpu.icache.overall_hits::total            2211                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          347                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            347                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          347                       # number of overall misses
system.cpu.icache.overall_misses::total           347                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 4337500000000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 4337500000000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 4337500000000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 4337500000000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2558                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2558                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2558                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2558                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.135653                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.135653                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.135653                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.135653                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  12500000000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  12500000000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  12500000000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  12500000000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           61                       # number of writebacks
system.cpu.icache.writebacks::total                61                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          347                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          347                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 1749123327000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 1749123327000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 1749123327000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 1749123327000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.135653                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.135653                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.135653                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.135653                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 5040701230.547550                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 5040701230.547550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 5040701230.547550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 5040701230.547550                       # average overall mshr miss latency
system.cpu.icache.replacements                     61                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         2211                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2211                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          347                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           347                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 4337500000000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 4337500000000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2558                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2558                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.135653                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.135653                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  12500000000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  12500000000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 1749123327000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 1749123327000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.135653                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.135653                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 5040701230.547550                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 5040701230.547550                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 26727500000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           169.769650                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2558                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               347                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.371758                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        7500063000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   169.769650                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.331581                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.331581                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          286                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          286                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              5463                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             5463                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 26727500000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 26727500000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 26727500000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1988                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1988                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1988                       # number of overall hits
system.cpu.dcache.overall_hits::total            1988                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          172                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            172                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          172                       # number of overall misses
system.cpu.dcache.overall_misses::total           172                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 2087500100000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2087500100000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 2087500100000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2087500100000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2160                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2160                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2160                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2160                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.079630                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.079630                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.079630                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.079630                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 12136628488.372093                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12136628488.372093                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 12136628488.372093                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12136628488.372093                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           25                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           25                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          147                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          147                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 757571318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 757571318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 757571318000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 757571318000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.068056                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.068056                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.068056                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.068056                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 5153546380.952381                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 5153546380.952381                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 5153546380.952381                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 5153546380.952381                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          109                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           109                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 1350000020000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1350000020000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1235                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1235                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.088259                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.088259                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12385321284.403669                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12385321284.403669                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 542568251000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 542568251000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.084211                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.084211                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 5217002413.461538                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 5217002413.461538                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           63                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           63                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 737500080000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 737500080000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          925                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          925                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.068108                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.068108                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 11706350476.190475                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11706350476.190475                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 215003067000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 215003067000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046486                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046486                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 5000071325.581395                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 5000071325.581395                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           11                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           11                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 26727500000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            93.719294                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2157                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               147                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.673469                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       33205163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    93.719294                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.091523                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.091523                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          147                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.143555                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              4511                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             4511                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 26727500000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 26727500000000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
