
Neopixel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000adf4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000650  0800afc8  0800afc8  0000bfc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b618  0800b618  0000d078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b618  0800b618  0000c618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b620  0800b620  0000d078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b620  0800b620  0000c620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b624  0800b624  0000c624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  0800b628  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000048c  20000078  0800b6a0  0000d078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000504  0800b6a0  0000d504  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013053  00000000  00000000  0000d0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002899  00000000  00000000  000200fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011c0  00000000  00000000  00022998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e05  00000000  00000000  00023b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024d5f  00000000  00000000  0002495d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016269  00000000  00000000  000496bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2b92  00000000  00000000  0005f925  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001424b7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005868  00000000  00000000  001424fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  00147d64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000078 	.word	0x20000078
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800afac 	.word	0x0800afac

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000007c 	.word	0x2000007c
 800020c:	0800afac 	.word	0x0800afac

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2f>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b90:	bf24      	itt	cs
 8000b92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b9a:	d90d      	bls.n	8000bb8 <__aeabi_d2f+0x30>
 8000b9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ba0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ba4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ba8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bb0:	bf08      	it	eq
 8000bb2:	f020 0001 	biceq.w	r0, r0, #1
 8000bb6:	4770      	bx	lr
 8000bb8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bbc:	d121      	bne.n	8000c02 <__aeabi_d2f+0x7a>
 8000bbe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bc2:	bfbc      	itt	lt
 8000bc4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	4770      	bxlt	lr
 8000bca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bce:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bd2:	f1c2 0218 	rsb	r2, r2, #24
 8000bd6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bda:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bde:	fa20 f002 	lsr.w	r0, r0, r2
 8000be2:	bf18      	it	ne
 8000be4:	f040 0001 	orrne.w	r0, r0, #1
 8000be8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bf0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bf4:	ea40 000c 	orr.w	r0, r0, ip
 8000bf8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bfc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c00:	e7cc      	b.n	8000b9c <__aeabi_d2f+0x14>
 8000c02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c06:	d107      	bne.n	8000c18 <__aeabi_d2f+0x90>
 8000c08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c0c:	bf1e      	ittt	ne
 8000c0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c16:	4770      	bxne	lr
 8000c18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop

08000c28 <__aeabi_uldivmod>:
 8000c28:	b953      	cbnz	r3, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2a:	b94a      	cbnz	r2, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bf08      	it	eq
 8000c30:	2800      	cmpeq	r0, #0
 8000c32:	bf1c      	itt	ne
 8000c34:	f04f 31ff 	movne.w	r1, #4294967295
 8000c38:	f04f 30ff 	movne.w	r0, #4294967295
 8000c3c:	f000 b988 	b.w	8000f50 <__aeabi_idiv0>
 8000c40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c48:	f000 f806 	bl	8000c58 <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9d08      	ldr	r5, [sp, #32]
 8000c5e:	468e      	mov	lr, r1
 8000c60:	4604      	mov	r4, r0
 8000c62:	4688      	mov	r8, r1
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d14a      	bne.n	8000cfe <__udivmoddi4+0xa6>
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	4617      	mov	r7, r2
 8000c6c:	d962      	bls.n	8000d34 <__udivmoddi4+0xdc>
 8000c6e:	fab2 f682 	clz	r6, r2
 8000c72:	b14e      	cbz	r6, 8000c88 <__udivmoddi4+0x30>
 8000c74:	f1c6 0320 	rsb	r3, r6, #32
 8000c78:	fa01 f806 	lsl.w	r8, r1, r6
 8000c7c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c80:	40b7      	lsls	r7, r6
 8000c82:	ea43 0808 	orr.w	r8, r3, r8
 8000c86:	40b4      	lsls	r4, r6
 8000c88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c8c:	fa1f fc87 	uxth.w	ip, r7
 8000c90:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c94:	0c23      	lsrs	r3, r4, #16
 8000c96:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c9a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c9e:	fb01 f20c 	mul.w	r2, r1, ip
 8000ca2:	429a      	cmp	r2, r3
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0x62>
 8000ca6:	18fb      	adds	r3, r7, r3
 8000ca8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cac:	f080 80ea 	bcs.w	8000e84 <__udivmoddi4+0x22c>
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	f240 80e7 	bls.w	8000e84 <__udivmoddi4+0x22c>
 8000cb6:	3902      	subs	r1, #2
 8000cb8:	443b      	add	r3, r7
 8000cba:	1a9a      	subs	r2, r3, r2
 8000cbc:	b2a3      	uxth	r3, r4
 8000cbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cca:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cce:	459c      	cmp	ip, r3
 8000cd0:	d909      	bls.n	8000ce6 <__udivmoddi4+0x8e>
 8000cd2:	18fb      	adds	r3, r7, r3
 8000cd4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cd8:	f080 80d6 	bcs.w	8000e88 <__udivmoddi4+0x230>
 8000cdc:	459c      	cmp	ip, r3
 8000cde:	f240 80d3 	bls.w	8000e88 <__udivmoddi4+0x230>
 8000ce2:	443b      	add	r3, r7
 8000ce4:	3802      	subs	r0, #2
 8000ce6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cea:	eba3 030c 	sub.w	r3, r3, ip
 8000cee:	2100      	movs	r1, #0
 8000cf0:	b11d      	cbz	r5, 8000cfa <__udivmoddi4+0xa2>
 8000cf2:	40f3      	lsrs	r3, r6
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d905      	bls.n	8000d0e <__udivmoddi4+0xb6>
 8000d02:	b10d      	cbz	r5, 8000d08 <__udivmoddi4+0xb0>
 8000d04:	e9c5 0100 	strd	r0, r1, [r5]
 8000d08:	2100      	movs	r1, #0
 8000d0a:	4608      	mov	r0, r1
 8000d0c:	e7f5      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d0e:	fab3 f183 	clz	r1, r3
 8000d12:	2900      	cmp	r1, #0
 8000d14:	d146      	bne.n	8000da4 <__udivmoddi4+0x14c>
 8000d16:	4573      	cmp	r3, lr
 8000d18:	d302      	bcc.n	8000d20 <__udivmoddi4+0xc8>
 8000d1a:	4282      	cmp	r2, r0
 8000d1c:	f200 8105 	bhi.w	8000f2a <__udivmoddi4+0x2d2>
 8000d20:	1a84      	subs	r4, r0, r2
 8000d22:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d26:	2001      	movs	r0, #1
 8000d28:	4690      	mov	r8, r2
 8000d2a:	2d00      	cmp	r5, #0
 8000d2c:	d0e5      	beq.n	8000cfa <__udivmoddi4+0xa2>
 8000d2e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d32:	e7e2      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d34:	2a00      	cmp	r2, #0
 8000d36:	f000 8090 	beq.w	8000e5a <__udivmoddi4+0x202>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	f040 80a4 	bne.w	8000e8c <__udivmoddi4+0x234>
 8000d44:	1a8a      	subs	r2, r1, r2
 8000d46:	0c03      	lsrs	r3, r0, #16
 8000d48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4c:	b280      	uxth	r0, r0
 8000d4e:	b2bc      	uxth	r4, r7
 8000d50:	2101      	movs	r1, #1
 8000d52:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d56:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d5e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d907      	bls.n	8000d76 <__udivmoddi4+0x11e>
 8000d66:	18fb      	adds	r3, r7, r3
 8000d68:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x11c>
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	f200 80e0 	bhi.w	8000f34 <__udivmoddi4+0x2dc>
 8000d74:	46c4      	mov	ip, r8
 8000d76:	1a9b      	subs	r3, r3, r2
 8000d78:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d7c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d80:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d84:	fb02 f404 	mul.w	r4, r2, r4
 8000d88:	429c      	cmp	r4, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x144>
 8000d8c:	18fb      	adds	r3, r7, r3
 8000d8e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x142>
 8000d94:	429c      	cmp	r4, r3
 8000d96:	f200 80ca 	bhi.w	8000f2e <__udivmoddi4+0x2d6>
 8000d9a:	4602      	mov	r2, r0
 8000d9c:	1b1b      	subs	r3, r3, r4
 8000d9e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000da2:	e7a5      	b.n	8000cf0 <__udivmoddi4+0x98>
 8000da4:	f1c1 0620 	rsb	r6, r1, #32
 8000da8:	408b      	lsls	r3, r1
 8000daa:	fa22 f706 	lsr.w	r7, r2, r6
 8000dae:	431f      	orrs	r7, r3
 8000db0:	fa0e f401 	lsl.w	r4, lr, r1
 8000db4:	fa20 f306 	lsr.w	r3, r0, r6
 8000db8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dbc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000dc0:	4323      	orrs	r3, r4
 8000dc2:	fa00 f801 	lsl.w	r8, r0, r1
 8000dc6:	fa1f fc87 	uxth.w	ip, r7
 8000dca:	fbbe f0f9 	udiv	r0, lr, r9
 8000dce:	0c1c      	lsrs	r4, r3, #16
 8000dd0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dd4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dd8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	fa02 f201 	lsl.w	r2, r2, r1
 8000de2:	d909      	bls.n	8000df8 <__udivmoddi4+0x1a0>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dea:	f080 809c 	bcs.w	8000f26 <__udivmoddi4+0x2ce>
 8000dee:	45a6      	cmp	lr, r4
 8000df0:	f240 8099 	bls.w	8000f26 <__udivmoddi4+0x2ce>
 8000df4:	3802      	subs	r0, #2
 8000df6:	443c      	add	r4, r7
 8000df8:	eba4 040e 	sub.w	r4, r4, lr
 8000dfc:	fa1f fe83 	uxth.w	lr, r3
 8000e00:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e04:	fb09 4413 	mls	r4, r9, r3, r4
 8000e08:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e0c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e10:	45a4      	cmp	ip, r4
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x1ce>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e1a:	f080 8082 	bcs.w	8000f22 <__udivmoddi4+0x2ca>
 8000e1e:	45a4      	cmp	ip, r4
 8000e20:	d97f      	bls.n	8000f22 <__udivmoddi4+0x2ca>
 8000e22:	3b02      	subs	r3, #2
 8000e24:	443c      	add	r4, r7
 8000e26:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e2a:	eba4 040c 	sub.w	r4, r4, ip
 8000e2e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e32:	4564      	cmp	r4, ip
 8000e34:	4673      	mov	r3, lr
 8000e36:	46e1      	mov	r9, ip
 8000e38:	d362      	bcc.n	8000f00 <__udivmoddi4+0x2a8>
 8000e3a:	d05f      	beq.n	8000efc <__udivmoddi4+0x2a4>
 8000e3c:	b15d      	cbz	r5, 8000e56 <__udivmoddi4+0x1fe>
 8000e3e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e42:	eb64 0409 	sbc.w	r4, r4, r9
 8000e46:	fa04 f606 	lsl.w	r6, r4, r6
 8000e4a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e4e:	431e      	orrs	r6, r3
 8000e50:	40cc      	lsrs	r4, r1
 8000e52:	e9c5 6400 	strd	r6, r4, [r5]
 8000e56:	2100      	movs	r1, #0
 8000e58:	e74f      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000e5a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e5e:	0c01      	lsrs	r1, r0, #16
 8000e60:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e64:	b280      	uxth	r0, r0
 8000e66:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e6a:	463b      	mov	r3, r7
 8000e6c:	4638      	mov	r0, r7
 8000e6e:	463c      	mov	r4, r7
 8000e70:	46b8      	mov	r8, r7
 8000e72:	46be      	mov	lr, r7
 8000e74:	2620      	movs	r6, #32
 8000e76:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e7a:	eba2 0208 	sub.w	r2, r2, r8
 8000e7e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e82:	e766      	b.n	8000d52 <__udivmoddi4+0xfa>
 8000e84:	4601      	mov	r1, r0
 8000e86:	e718      	b.n	8000cba <__udivmoddi4+0x62>
 8000e88:	4610      	mov	r0, r2
 8000e8a:	e72c      	b.n	8000ce6 <__udivmoddi4+0x8e>
 8000e8c:	f1c6 0220 	rsb	r2, r6, #32
 8000e90:	fa2e f302 	lsr.w	r3, lr, r2
 8000e94:	40b7      	lsls	r7, r6
 8000e96:	40b1      	lsls	r1, r6
 8000e98:	fa20 f202 	lsr.w	r2, r0, r2
 8000e9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ea0:	430a      	orrs	r2, r1
 8000ea2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ea6:	b2bc      	uxth	r4, r7
 8000ea8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb08 f904 	mul.w	r9, r8, r4
 8000eb6:	40b0      	lsls	r0, r6
 8000eb8:	4589      	cmp	r9, r1
 8000eba:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ebe:	b280      	uxth	r0, r0
 8000ec0:	d93e      	bls.n	8000f40 <__udivmoddi4+0x2e8>
 8000ec2:	1879      	adds	r1, r7, r1
 8000ec4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ec8:	d201      	bcs.n	8000ece <__udivmoddi4+0x276>
 8000eca:	4589      	cmp	r9, r1
 8000ecc:	d81f      	bhi.n	8000f0e <__udivmoddi4+0x2b6>
 8000ece:	eba1 0109 	sub.w	r1, r1, r9
 8000ed2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ed6:	fb09 f804 	mul.w	r8, r9, r4
 8000eda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ede:	b292      	uxth	r2, r2
 8000ee0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee4:	4542      	cmp	r2, r8
 8000ee6:	d229      	bcs.n	8000f3c <__udivmoddi4+0x2e4>
 8000ee8:	18ba      	adds	r2, r7, r2
 8000eea:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eee:	d2c4      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef0:	4542      	cmp	r2, r8
 8000ef2:	d2c2      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ef8:	443a      	add	r2, r7
 8000efa:	e7be      	b.n	8000e7a <__udivmoddi4+0x222>
 8000efc:	45f0      	cmp	r8, lr
 8000efe:	d29d      	bcs.n	8000e3c <__udivmoddi4+0x1e4>
 8000f00:	ebbe 0302 	subs.w	r3, lr, r2
 8000f04:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f08:	3801      	subs	r0, #1
 8000f0a:	46e1      	mov	r9, ip
 8000f0c:	e796      	b.n	8000e3c <__udivmoddi4+0x1e4>
 8000f0e:	eba7 0909 	sub.w	r9, r7, r9
 8000f12:	4449      	add	r1, r9
 8000f14:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f18:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1c:	fb09 f804 	mul.w	r8, r9, r4
 8000f20:	e7db      	b.n	8000eda <__udivmoddi4+0x282>
 8000f22:	4673      	mov	r3, lr
 8000f24:	e77f      	b.n	8000e26 <__udivmoddi4+0x1ce>
 8000f26:	4650      	mov	r0, sl
 8000f28:	e766      	b.n	8000df8 <__udivmoddi4+0x1a0>
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	e6fd      	b.n	8000d2a <__udivmoddi4+0xd2>
 8000f2e:	443b      	add	r3, r7
 8000f30:	3a02      	subs	r2, #2
 8000f32:	e733      	b.n	8000d9c <__udivmoddi4+0x144>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	443b      	add	r3, r7
 8000f3a:	e71c      	b.n	8000d76 <__udivmoddi4+0x11e>
 8000f3c:	4649      	mov	r1, r9
 8000f3e:	e79c      	b.n	8000e7a <__udivmoddi4+0x222>
 8000f40:	eba1 0109 	sub.w	r1, r1, r9
 8000f44:	46c4      	mov	ip, r8
 8000f46:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4a:	fb09 f804 	mul.w	r8, r9, r4
 8000f4e:	e7c4      	b.n	8000eda <__udivmoddi4+0x282>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <setPixelColor>:
uint8_t datasentflag = 0;

extern float brilloled;

//carga un RGB_Color deseado al led desado
void setPixelColor(uint16_t n, uint8_t r, uint8_t g, uint8_t b) {
 8000f54:	b490      	push	{r4, r7}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4604      	mov	r4, r0
 8000f5c:	4608      	mov	r0, r1
 8000f5e:	4611      	mov	r1, r2
 8000f60:	461a      	mov	r2, r3
 8000f62:	4623      	mov	r3, r4
 8000f64:	80fb      	strh	r3, [r7, #6]
 8000f66:	4603      	mov	r3, r0
 8000f68:	717b      	strb	r3, [r7, #5]
 8000f6a:	460b      	mov	r3, r1
 8000f6c:	713b      	strb	r3, [r7, #4]
 8000f6e:	4613      	mov	r3, r2
 8000f70:	70fb      	strb	r3, [r7, #3]
	LED_Data[n][0] = n;
 8000f72:	88fb      	ldrh	r3, [r7, #6]
 8000f74:	88fa      	ldrh	r2, [r7, #6]
 8000f76:	b2d1      	uxtb	r1, r2
 8000f78:	4a0c      	ldr	r2, [pc, #48]	@ (8000fac <setPixelColor+0x58>)
 8000f7a:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
	LED_Data[n][1] = g;
 8000f7e:	88fb      	ldrh	r3, [r7, #6]
 8000f80:	4a0a      	ldr	r2, [pc, #40]	@ (8000fac <setPixelColor+0x58>)
 8000f82:	009b      	lsls	r3, r3, #2
 8000f84:	4413      	add	r3, r2
 8000f86:	793a      	ldrb	r2, [r7, #4]
 8000f88:	705a      	strb	r2, [r3, #1]
	LED_Data[n][2] = r;
 8000f8a:	88fb      	ldrh	r3, [r7, #6]
 8000f8c:	4a07      	ldr	r2, [pc, #28]	@ (8000fac <setPixelColor+0x58>)
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	4413      	add	r3, r2
 8000f92:	797a      	ldrb	r2, [r7, #5]
 8000f94:	709a      	strb	r2, [r3, #2]
	LED_Data[n][3] = b;
 8000f96:	88fb      	ldrh	r3, [r7, #6]
 8000f98:	4a04      	ldr	r2, [pc, #16]	@ (8000fac <setPixelColor+0x58>)
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	4413      	add	r3, r2
 8000f9e:	78fa      	ldrb	r2, [r7, #3]
 8000fa0:	70da      	strb	r2, [r3, #3]

}
 8000fa2:	bf00      	nop
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bc90      	pop	{r4, r7}
 8000faa:	4770      	bx	lr
 8000fac:	20000094 	.word	0x20000094

08000fb0 <setBrightness>:

void setBrightness(uint8_t b) {
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	71fb      	strb	r3, [r7, #7]

	if (b > 100)
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	2b64      	cmp	r3, #100	@ 0x64
 8000fbe:	d901      	bls.n	8000fc4 <setBrightness+0x14>
		b = 100;
 8000fc0:	2364      	movs	r3, #100	@ 0x64
 8000fc2:	71fb      	strb	r3, [r7, #7]
	brilloled = b;
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
 8000fc6:	ee07 3a90 	vmov	s15, r3
 8000fca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fce:	4b1e      	ldr	r3, [pc, #120]	@ (8001048 <setBrightness+0x98>)
 8000fd0:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < numPixels; i++) {
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	60fb      	str	r3, [r7, #12]
 8000fd8:	e02d      	b.n	8001036 <setBrightness+0x86>
		LED_Mod[i][0] = LED_Data[i][0];
 8000fda:	4a1c      	ldr	r2, [pc, #112]	@ (800104c <setBrightness+0x9c>)
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	f812 1023 	ldrb.w	r1, [r2, r3, lsl #2]
 8000fe2:	4a1b      	ldr	r2, [pc, #108]	@ (8001050 <setBrightness+0xa0>)
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		for (uint8_t j = 1; j < 4; j++) {
 8000fea:	2301      	movs	r3, #1
 8000fec:	72fb      	strb	r3, [r7, #11]
 8000fee:	e01c      	b.n	800102a <setBrightness+0x7a>
			// Aplicar correccin gamma y brillo
			int8_t brill = Gamma_correccion(LED_Data[i][j], brilloled);
 8000ff0:	7afb      	ldrb	r3, [r7, #11]
 8000ff2:	4916      	ldr	r1, [pc, #88]	@ (800104c <setBrightness+0x9c>)
 8000ff4:	68fa      	ldr	r2, [r7, #12]
 8000ff6:	0092      	lsls	r2, r2, #2
 8000ff8:	440a      	add	r2, r1
 8000ffa:	4413      	add	r3, r2
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	4a12      	ldr	r2, [pc, #72]	@ (8001048 <setBrightness+0x98>)
 8001000:	edd2 7a00 	vldr	s15, [r2]
 8001004:	eeb0 0a67 	vmov.f32	s0, s15
 8001008:	4618      	mov	r0, r3
 800100a:	f000 f901 	bl	8001210 <Gamma_correccion>
 800100e:	4603      	mov	r3, r0
 8001010:	72bb      	strb	r3, [r7, #10]
			LED_Mod[i][j] = brill;
 8001012:	7afb      	ldrb	r3, [r7, #11]
 8001014:	7ab8      	ldrb	r0, [r7, #10]
 8001016:	490e      	ldr	r1, [pc, #56]	@ (8001050 <setBrightness+0xa0>)
 8001018:	68fa      	ldr	r2, [r7, #12]
 800101a:	0092      	lsls	r2, r2, #2
 800101c:	440a      	add	r2, r1
 800101e:	4413      	add	r3, r2
 8001020:	4602      	mov	r2, r0
 8001022:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 1; j < 4; j++) {
 8001024:	7afb      	ldrb	r3, [r7, #11]
 8001026:	3301      	adds	r3, #1
 8001028:	72fb      	strb	r3, [r7, #11]
 800102a:	7afb      	ldrb	r3, [r7, #11]
 800102c:	2b03      	cmp	r3, #3
 800102e:	d9df      	bls.n	8000ff0 <setBrightness+0x40>
	for (int i = 0; i < numPixels; i++) {
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	3301      	adds	r3, #1
 8001034:	60fb      	str	r3, [r7, #12]
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	2b03      	cmp	r3, #3
 800103a:	ddce      	ble.n	8000fda <setBrightness+0x2a>
		}
	}

}
 800103c:	bf00      	nop
 800103e:	bf00      	nop
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	20000000 	.word	0x20000000
 800104c:	20000094 	.word	0x20000094
 8001050:	200000a4 	.word	0x200000a4

08001054 <pixelShow>:

void pixelShow(void) {
 8001054:	b580      	push	{r7, lr}
 8001056:	b088      	sub	sp, #32
 8001058:	af00      	add	r7, sp, #0
	uint32_t RGB_Color = 0;
 800105a:	2300      	movs	r3, #0
 800105c:	60bb      	str	r3, [r7, #8]
	uint32_t indx = 0;
 800105e:	2300      	movs	r3, #0
 8001060:	61fb      	str	r3, [r7, #28]

	for (int i = 0; i < numPixels; i++) {
 8001062:	2300      	movs	r3, #0
 8001064:	61bb      	str	r3, [r7, #24]
 8001066:	e061      	b.n	800112c <pixelShow+0xd8>

		LED_Mod[i][0] = LED_Data[i][0];
 8001068:	4a4d      	ldr	r2, [pc, #308]	@ (80011a0 <pixelShow+0x14c>)
 800106a:	69bb      	ldr	r3, [r7, #24]
 800106c:	f812 1023 	ldrb.w	r1, [r2, r3, lsl #2]
 8001070:	4a4c      	ldr	r2, [pc, #304]	@ (80011a4 <pixelShow+0x150>)
 8001072:	69bb      	ldr	r3, [r7, #24]
 8001074:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		for (uint8_t j = 1; j < 4; j++) {
 8001078:	2301      	movs	r3, #1
 800107a:	75fb      	strb	r3, [r7, #23]
 800107c:	e01c      	b.n	80010b8 <pixelShow+0x64>
			// Aplicar correccin gamma y brillo
			int8_t brill = Gamma_correccion(LED_Data[i][j], brilloled);
 800107e:	7dfb      	ldrb	r3, [r7, #23]
 8001080:	4947      	ldr	r1, [pc, #284]	@ (80011a0 <pixelShow+0x14c>)
 8001082:	69ba      	ldr	r2, [r7, #24]
 8001084:	0092      	lsls	r2, r2, #2
 8001086:	440a      	add	r2, r1
 8001088:	4413      	add	r3, r2
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	4a46      	ldr	r2, [pc, #280]	@ (80011a8 <pixelShow+0x154>)
 800108e:	edd2 7a00 	vldr	s15, [r2]
 8001092:	eeb0 0a67 	vmov.f32	s0, s15
 8001096:	4618      	mov	r0, r3
 8001098:	f000 f8ba 	bl	8001210 <Gamma_correccion>
 800109c:	4603      	mov	r3, r0
 800109e:	70fb      	strb	r3, [r7, #3]
			LED_Mod[i][j] = brill;
 80010a0:	7dfb      	ldrb	r3, [r7, #23]
 80010a2:	78f8      	ldrb	r0, [r7, #3]
 80010a4:	493f      	ldr	r1, [pc, #252]	@ (80011a4 <pixelShow+0x150>)
 80010a6:	69ba      	ldr	r2, [r7, #24]
 80010a8:	0092      	lsls	r2, r2, #2
 80010aa:	440a      	add	r2, r1
 80010ac:	4413      	add	r3, r2
 80010ae:	4602      	mov	r2, r0
 80010b0:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 1; j < 4; j++) {
 80010b2:	7dfb      	ldrb	r3, [r7, #23]
 80010b4:	3301      	adds	r3, #1
 80010b6:	75fb      	strb	r3, [r7, #23]
 80010b8:	7dfb      	ldrb	r3, [r7, #23]
 80010ba:	2b03      	cmp	r3, #3
 80010bc:	d9df      	bls.n	800107e <pixelShow+0x2a>
		}

		RGB_Color = ((LED_Mod[i][1] << 16) | (LED_Mod[i][2] << 8)
 80010be:	4a39      	ldr	r2, [pc, #228]	@ (80011a4 <pixelShow+0x150>)
 80010c0:	69bb      	ldr	r3, [r7, #24]
 80010c2:	009b      	lsls	r3, r3, #2
 80010c4:	4413      	add	r3, r2
 80010c6:	785b      	ldrb	r3, [r3, #1]
 80010c8:	041a      	lsls	r2, r3, #16
 80010ca:	4936      	ldr	r1, [pc, #216]	@ (80011a4 <pixelShow+0x150>)
 80010cc:	69bb      	ldr	r3, [r7, #24]
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	440b      	add	r3, r1
 80010d2:	789b      	ldrb	r3, [r3, #2]
 80010d4:	021b      	lsls	r3, r3, #8
 80010d6:	431a      	orrs	r2, r3
				| (LED_Mod[i][3]));
 80010d8:	4932      	ldr	r1, [pc, #200]	@ (80011a4 <pixelShow+0x150>)
 80010da:	69bb      	ldr	r3, [r7, #24]
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	440b      	add	r3, r1
 80010e0:	78db      	ldrb	r3, [r3, #3]
 80010e2:	4313      	orrs	r3, r2
		RGB_Color = ((LED_Mod[i][1] << 16) | (LED_Mod[i][2] << 8)
 80010e4:	60bb      	str	r3, [r7, #8]

		for (int i = 23; i >= 0; i--) {
 80010e6:	2317      	movs	r3, #23
 80010e8:	613b      	str	r3, [r7, #16]
 80010ea:	e019      	b.n	8001120 <pixelShow+0xcc>
			if (RGB_Color & (1 << i)) {
 80010ec:	2201      	movs	r2, #1
 80010ee:	693b      	ldr	r3, [r7, #16]
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	461a      	mov	r2, r3
 80010f6:	68bb      	ldr	r3, [r7, #8]
 80010f8:	4013      	ands	r3, r2
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d005      	beq.n	800110a <pixelShow+0xb6>
				pwmData[indx] = CCR_1;  // Poner 1
 80010fe:	4a2b      	ldr	r2, [pc, #172]	@ (80011ac <pixelShow+0x158>)
 8001100:	69fb      	ldr	r3, [r7, #28]
 8001102:	2143      	movs	r1, #67	@ 0x43
 8001104:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001108:	e004      	b.n	8001114 <pixelShow+0xc0>
			} else
				pwmData[indx] = CCR_0; // Poner 0
 800110a:	4a28      	ldr	r2, [pc, #160]	@ (80011ac <pixelShow+0x158>)
 800110c:	69fb      	ldr	r3, [r7, #28]
 800110e:	2122      	movs	r1, #34	@ 0x22
 8001110:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			indx++;
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	3301      	adds	r3, #1
 8001118:	61fb      	str	r3, [r7, #28]
		for (int i = 23; i >= 0; i--) {
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	3b01      	subs	r3, #1
 800111e:	613b      	str	r3, [r7, #16]
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	2b00      	cmp	r3, #0
 8001124:	dae2      	bge.n	80010ec <pixelShow+0x98>
	for (int i = 0; i < numPixels; i++) {
 8001126:	69bb      	ldr	r3, [r7, #24]
 8001128:	3301      	adds	r3, #1
 800112a:	61bb      	str	r3, [r7, #24]
 800112c:	69bb      	ldr	r3, [r7, #24]
 800112e:	2b03      	cmp	r3, #3
 8001130:	dd9a      	ble.n	8001068 <pixelShow+0x14>
		}

	}
	for (int i = 0; i < 50; i++) {
 8001132:	2300      	movs	r3, #0
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	e00a      	b.n	800114e <pixelShow+0xfa>
		pwmData[indx] = 0;
 8001138:	4a1c      	ldr	r2, [pc, #112]	@ (80011ac <pixelShow+0x158>)
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	2100      	movs	r1, #0
 800113e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		indx++;
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	3301      	adds	r3, #1
 8001146:	61fb      	str	r3, [r7, #28]
	for (int i = 0; i < 50; i++) {
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	3301      	adds	r3, #1
 800114c:	60fb      	str	r3, [r7, #12]
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	2b31      	cmp	r3, #49	@ 0x31
 8001152:	ddf1      	ble.n	8001138 <pixelShow+0xe4>
	}
	HAL_TIM_PWM_Start_DMA(&neoPixel_timer, neoPixel_canal, (uint32_t*) pwmData, indx);
 8001154:	69fb      	ldr	r3, [r7, #28]
 8001156:	b29b      	uxth	r3, r3
 8001158:	4a14      	ldr	r2, [pc, #80]	@ (80011ac <pixelShow+0x158>)
 800115a:	2100      	movs	r1, #0
 800115c:	4814      	ldr	r0, [pc, #80]	@ (80011b0 <pixelShow+0x15c>)
 800115e:	f006 fa17 	bl	8007590 <HAL_TIM_PWM_Start_DMA>

	// Timeout de 100ms para evitar bloqueo
	uint32_t timeout = HAL_GetTick() + 100;
 8001162:	f001 faaf 	bl	80026c4 <HAL_GetTick>
 8001166:	4603      	mov	r3, r0
 8001168:	3364      	adds	r3, #100	@ 0x64
 800116a:	607b      	str	r3, [r7, #4]
	while (!datasentflag && HAL_GetTick() < timeout);
 800116c:	bf00      	nop
 800116e:	4b11      	ldr	r3, [pc, #68]	@ (80011b4 <pixelShow+0x160>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d105      	bne.n	8001182 <pixelShow+0x12e>
 8001176:	f001 faa5 	bl	80026c4 <HAL_GetTick>
 800117a:	4602      	mov	r2, r0
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	4293      	cmp	r3, r2
 8001180:	d8f5      	bhi.n	800116e <pixelShow+0x11a>

	if (!datasentflag) {
 8001182:	4b0c      	ldr	r3, [pc, #48]	@ (80011b4 <pixelShow+0x160>)
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d103      	bne.n	8001192 <pixelShow+0x13e>
	    // Si no lleg el callback, forzar el stop
	    HAL_TIM_PWM_Stop_DMA(&neoPixel_timer, neoPixel_canal);
 800118a:	2100      	movs	r1, #0
 800118c:	4808      	ldr	r0, [pc, #32]	@ (80011b0 <pixelShow+0x15c>)
 800118e:	f006 fbc7 	bl	8007920 <HAL_TIM_PWM_Stop_DMA>
	}
	datasentflag = 0;
 8001192:	4b08      	ldr	r3, [pc, #32]	@ (80011b4 <pixelShow+0x160>)
 8001194:	2200      	movs	r2, #0
 8001196:	701a      	strb	r2, [r3, #0]
}
 8001198:	bf00      	nop
 800119a:	3720      	adds	r7, #32
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	20000094 	.word	0x20000094
 80011a4:	200000a4 	.word	0x200000a4
 80011a8:	20000000 	.word	0x20000000
 80011ac:	200000b4 	.word	0x200000b4
 80011b0:	20000278 	.word	0x20000278
 80011b4:	200001d8 	.word	0x200001d8

080011b8 <pixelClear>:

void pixelClear(void) {
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < numPixels; i++) {
 80011be:	2300      	movs	r3, #0
 80011c0:	71fb      	strb	r3, [r7, #7]
 80011c2:	e019      	b.n	80011f8 <pixelClear+0x40>
		LED_Data[i][0] = i;
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	4911      	ldr	r1, [pc, #68]	@ (800120c <pixelClear+0x54>)
 80011c8:	79fa      	ldrb	r2, [r7, #7]
 80011ca:	f801 2023 	strb.w	r2, [r1, r3, lsl #2]
		LED_Data[i][1] = 0;
 80011ce:	79fb      	ldrb	r3, [r7, #7]
 80011d0:	4a0e      	ldr	r2, [pc, #56]	@ (800120c <pixelClear+0x54>)
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	4413      	add	r3, r2
 80011d6:	2200      	movs	r2, #0
 80011d8:	705a      	strb	r2, [r3, #1]
		LED_Data[i][2] = 0;
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	4a0b      	ldr	r2, [pc, #44]	@ (800120c <pixelClear+0x54>)
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	4413      	add	r3, r2
 80011e2:	2200      	movs	r2, #0
 80011e4:	709a      	strb	r2, [r3, #2]
		LED_Data[i][3] = 0;
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	4a08      	ldr	r2, [pc, #32]	@ (800120c <pixelClear+0x54>)
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	4413      	add	r3, r2
 80011ee:	2200      	movs	r2, #0
 80011f0:	70da      	strb	r2, [r3, #3]
	for (uint8_t i = 0; i < numPixels; i++) {
 80011f2:	79fb      	ldrb	r3, [r7, #7]
 80011f4:	3301      	adds	r3, #1
 80011f6:	71fb      	strb	r3, [r7, #7]
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	2b03      	cmp	r3, #3
 80011fc:	d9e2      	bls.n	80011c4 <pixelClear+0xc>
	}
}
 80011fe:	bf00      	nop
 8001200:	bf00      	nop
 8001202:	370c      	adds	r7, #12
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr
 800120c:	20000094 	.word	0x20000094

08001210 <Gamma_correccion>:

uint8_t Gamma_correccion(uint8_t c, float b) {
 8001210:	b580      	push	{r7, lr}
 8001212:	b088      	sub	sp, #32
 8001214:	af00      	add	r7, sp, #0
 8001216:	4603      	mov	r3, r0
 8001218:	ed87 0a02 	vstr	s0, [r7, #8]
 800121c:	73fb      	strb	r3, [r7, #15]
	// Limitar el valor de brillo a un rango de 0 a 100
	if (b > 100.0f)
 800121e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001222:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8001308 <Gamma_correccion+0xf8>
 8001226:	eef4 7ac7 	vcmpe.f32	s15, s14
 800122a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800122e:	dd01      	ble.n	8001234 <Gamma_correccion+0x24>
		b = 100.0f;
 8001230:	4b36      	ldr	r3, [pc, #216]	@ (800130c <Gamma_correccion+0xfc>)
 8001232:	60bb      	str	r3, [r7, #8]
	if (b < 0.0f)
 8001234:	edd7 7a02 	vldr	s15, [r7, #8]
 8001238:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800123c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001240:	d502      	bpl.n	8001248 <Gamma_correccion+0x38>
		b = 0.0f;
 8001242:	f04f 0300 	mov.w	r3, #0
 8001246:	60bb      	str	r3, [r7, #8]

	// Normalizo el brillo al rango de 0.0 a 1.0
	float brillo_Factor = b / 100.0f;
 8001248:	ed97 7a02 	vldr	s14, [r7, #8]
 800124c:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8001308 <Gamma_correccion+0xf8>
 8001250:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001254:	edc7 7a06 	vstr	s15, [r7, #24]

	// aplica el facot
	float adjustedColor = c * brillo_Factor;
 8001258:	7bfb      	ldrb	r3, [r7, #15]
 800125a:	ee07 3a90 	vmov	s15, r3
 800125e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001262:	ed97 7a06 	vldr	s14, [r7, #24]
 8001266:	ee67 7a27 	vmul.f32	s15, s14, s15
 800126a:	edc7 7a05 	vstr	s15, [r7, #20]

	// formula de escalamiento gamma
	float gammaCorrectedColor = pow((adjustedColor / 255.0f), GAMMA) * 255.0f;
 800126e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001272:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001310 <Gamma_correccion+0x100>
 8001276:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800127a:	ee16 0a90 	vmov	r0, s13
 800127e:	f7ff f97b 	bl	8000578 <__aeabi_f2d>
 8001282:	4602      	mov	r2, r0
 8001284:	460b      	mov	r3, r1
 8001286:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 80012f8 <Gamma_correccion+0xe8>
 800128a:	ec43 2b10 	vmov	d0, r2, r3
 800128e:	f008 ff2f 	bl	800a0f0 <pow>
 8001292:	ec51 0b10 	vmov	r0, r1, d0
 8001296:	a31a      	add	r3, pc, #104	@ (adr r3, 8001300 <Gamma_correccion+0xf0>)
 8001298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800129c:	f7ff f9c4 	bl	8000628 <__aeabi_dmul>
 80012a0:	4602      	mov	r2, r0
 80012a2:	460b      	mov	r3, r1
 80012a4:	4610      	mov	r0, r2
 80012a6:	4619      	mov	r1, r3
 80012a8:	f7ff fc6e 	bl	8000b88 <__aeabi_d2f>
 80012ac:	4603      	mov	r3, r0
 80012ae:	61fb      	str	r3, [r7, #28]

	//analiza que este dentro los limites
	if (gammaCorrectedColor > 255.0f)
 80012b0:	edd7 7a07 	vldr	s15, [r7, #28]
 80012b4:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001310 <Gamma_correccion+0x100>
 80012b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c0:	dd01      	ble.n	80012c6 <Gamma_correccion+0xb6>
		gammaCorrectedColor = 255.0f;
 80012c2:	4b14      	ldr	r3, [pc, #80]	@ (8001314 <Gamma_correccion+0x104>)
 80012c4:	61fb      	str	r3, [r7, #28]
	if (gammaCorrectedColor < 0.0f)
 80012c6:	edd7 7a07 	vldr	s15, [r7, #28]
 80012ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d2:	d502      	bpl.n	80012da <Gamma_correccion+0xca>
		gammaCorrectedColor = 0.0f;
 80012d4:	f04f 0300 	mov.w	r3, #0
 80012d8:	61fb      	str	r3, [r7, #28]

	// lo regresa como 8 bit escalado
	return (uint8_t) gammaCorrectedColor;
 80012da:	edd7 7a07 	vldr	s15, [r7, #28]
 80012de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012e2:	edc7 7a01 	vstr	s15, [r7, #4]
 80012e6:	793b      	ldrb	r3, [r7, #4]
 80012e8:	b2db      	uxtb	r3, r3
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3720      	adds	r7, #32
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	f3af 8000 	nop.w
 80012f8:	a0000000 	.word	0xa0000000
 80012fc:	40019999 	.word	0x40019999
 8001300:	00000000 	.word	0x00000000
 8001304:	406fe000 	.word	0x406fe000
 8001308:	42c80000 	.word	0x42c80000
 800130c:	42c80000 	.word	0x42c80000
 8001310:	437f0000 	.word	0x437f0000
 8001314:	437f0000 	.word	0x437f0000

08001318 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&neoPixel_timer, neoPixel_canal);
 8001320:	2100      	movs	r1, #0
 8001322:	4805      	ldr	r0, [pc, #20]	@ (8001338 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8001324:	f006 fafc 	bl	8007920 <HAL_TIM_PWM_Stop_DMA>
	datasentflag = 1;
 8001328:	4b04      	ldr	r3, [pc, #16]	@ (800133c <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 800132a:	2201      	movs	r2, #1
 800132c:	701a      	strb	r2, [r3, #0]
}
 800132e:	bf00      	nop
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20000278 	.word	0x20000278
 800133c:	200001d8 	.word	0x200001d8

08001340 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Funcin para redirigir printf al UART
int _write(int file, char *ptr, int len) {
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	60f8      	str	r0, [r7, #12]
 8001348:	60b9      	str	r1, [r7, #8]
 800134a:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	b29a      	uxth	r2, r3
 8001350:	f04f 33ff 	mov.w	r3, #4294967295
 8001354:	68b9      	ldr	r1, [r7, #8]
 8001356:	4804      	ldr	r0, [pc, #16]	@ (8001368 <_write+0x28>)
 8001358:	f007 fb82 	bl	8008a60 <HAL_UART_Transmit>
    return len;
 800135c:	687b      	ldr	r3, [r7, #4]
}
 800135e:	4618      	mov	r0, r3
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	20000320 	.word	0x20000320

0800136c <LeerLDRsLocal>:

// Funcin auxiliar para leer LDRs locales
void LeerLDRsLocal(void) {
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 8001372:	4822      	ldr	r0, [pc, #136]	@ (80013fc <LeerLDRsLocal+0x90>)
 8001374:	f001 fa1a 	bl	80027ac <HAL_ADC_Start>

    for (int i = 0; i < 4; i++) {
 8001378:	2300      	movs	r3, #0
 800137a:	607b      	str	r3, [r7, #4]
 800137c:	e00f      	b.n	800139e <LeerLDRsLocal+0x32>
        HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800137e:	f04f 31ff 	mov.w	r1, #4294967295
 8001382:	481e      	ldr	r0, [pc, #120]	@ (80013fc <LeerLDRsLocal+0x90>)
 8001384:	f001 fb17 	bl	80029b6 <HAL_ADC_PollForConversion>
        ldrValues[i] = HAL_ADC_GetValue(&hadc1);
 8001388:	481c      	ldr	r0, [pc, #112]	@ (80013fc <LeerLDRsLocal+0x90>)
 800138a:	f001 fb9f 	bl	8002acc <HAL_ADC_GetValue>
 800138e:	4602      	mov	r2, r0
 8001390:	491b      	ldr	r1, [pc, #108]	@ (8001400 <LeerLDRsLocal+0x94>)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (int i = 0; i < 4; i++) {
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3301      	adds	r3, #1
 800139c:	607b      	str	r3, [r7, #4]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2b03      	cmp	r3, #3
 80013a2:	ddec      	ble.n	800137e <LeerLDRsLocal+0x12>
    }

    HAL_ADC_Stop(&hadc1);
 80013a4:	4815      	ldr	r0, [pc, #84]	@ (80013fc <LeerLDRsLocal+0x90>)
 80013a6:	f001 fad3 	bl	8002950 <HAL_ADC_Stop>

    // Calcular espacios libres locales
    espaciosLibresLocal = 0;
 80013aa:	4b16      	ldr	r3, [pc, #88]	@ (8001404 <LeerLDRsLocal+0x98>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 80013b0:	2300      	movs	r3, #0
 80013b2:	603b      	str	r3, [r7, #0]
 80013b4:	e01a      	b.n	80013ec <LeerLDRsLocal+0x80>
        if (ldrValues[i] > UMBRAL_LDR) {
 80013b6:	4a12      	ldr	r2, [pc, #72]	@ (8001400 <LeerLDRsLocal+0x94>)
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013be:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80013c2:	d90b      	bls.n	80013dc <LeerLDRsLocal+0x70>
            espaciosLibresLocal++;
 80013c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001404 <LeerLDRsLocal+0x98>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	3301      	adds	r3, #1
 80013ca:	b2da      	uxtb	r2, r3
 80013cc:	4b0d      	ldr	r3, [pc, #52]	@ (8001404 <LeerLDRsLocal+0x98>)
 80013ce:	701a      	strb	r2, [r3, #0]
            estadoParqueos[i] = 1;  // Libre
 80013d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001408 <LeerLDRsLocal+0x9c>)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	4413      	add	r3, r2
 80013d6:	2201      	movs	r2, #1
 80013d8:	701a      	strb	r2, [r3, #0]
 80013da:	e004      	b.n	80013e6 <LeerLDRsLocal+0x7a>
        } else {
            estadoParqueos[i] = 0;  // Ocupado
 80013dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001408 <LeerLDRsLocal+0x9c>)
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	4413      	add	r3, r2
 80013e2:	2200      	movs	r2, #0
 80013e4:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	3301      	adds	r3, #1
 80013ea:	603b      	str	r3, [r7, #0]
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	2b03      	cmp	r3, #3
 80013f0:	dde1      	ble.n	80013b6 <LeerLDRsLocal+0x4a>
        }
    }
}
 80013f2:	bf00      	nop
 80013f4:	bf00      	nop
 80013f6:	3708      	adds	r7, #8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	200001dc 	.word	0x200001dc
 8001400:	20000368 	.word	0x20000368
 8001404:	20000378 	.word	0x20000378
 8001408:	20000394 	.word	0x20000394

0800140c <ActualizarNeoPixelsLocal>:

// Funcin para actualizar NeoPixels locales
void ActualizarNeoPixelsLocal(void) {
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
    for (int i = 0; i < 4; i++) {
 8001412:	2300      	movs	r3, #0
 8001414:	607b      	str	r3, [r7, #4]
 8001416:	e018      	b.n	800144a <ActualizarNeoPixelsLocal+0x3e>
        if (ldrValues[i] > UMBRAL_LDR) {
 8001418:	4a10      	ldr	r2, [pc, #64]	@ (800145c <ActualizarNeoPixelsLocal+0x50>)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001420:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001424:	d907      	bls.n	8001436 <ActualizarNeoPixelsLocal+0x2a>
            setPixelColor(i, 0, 255, 0);  // Verde = libre
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	b298      	uxth	r0, r3
 800142a:	2300      	movs	r3, #0
 800142c:	22ff      	movs	r2, #255	@ 0xff
 800142e:	2100      	movs	r1, #0
 8001430:	f7ff fd90 	bl	8000f54 <setPixelColor>
 8001434:	e006      	b.n	8001444 <ActualizarNeoPixelsLocal+0x38>
        } else {
            setPixelColor(i, 255, 0, 0);  // Rojo = ocupado
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	b298      	uxth	r0, r3
 800143a:	2300      	movs	r3, #0
 800143c:	2200      	movs	r2, #0
 800143e:	21ff      	movs	r1, #255	@ 0xff
 8001440:	f7ff fd88 	bl	8000f54 <setPixelColor>
    for (int i = 0; i < 4; i++) {
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	3301      	adds	r3, #1
 8001448:	607b      	str	r3, [r7, #4]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2b03      	cmp	r3, #3
 800144e:	dde3      	ble.n	8001418 <ActualizarNeoPixelsLocal+0xc>
        }
    }
    pixelShow();
 8001450:	f7ff fe00 	bl	8001054 <pixelShow>
}
 8001454:	bf00      	nop
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20000368 	.word	0x20000368

08001460 <MostrarDigito>:

// Funcin para mostrar nmero en display 7 segmentos
void MostrarDigito(uint8_t numero) {
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	4603      	mov	r3, r0
 8001468:	71fb      	strb	r3, [r7, #7]
    if (numero > 9) numero = 9;
 800146a:	79fb      	ldrb	r3, [r7, #7]
 800146c:	2b09      	cmp	r3, #9
 800146e:	d901      	bls.n	8001474 <MostrarDigito+0x14>
 8001470:	2309      	movs	r3, #9
 8001472:	71fb      	strb	r3, [r7, #7]

    uint8_t segmentos = digitosDisplay[numero];
 8001474:	79fb      	ldrb	r3, [r7, #7]
 8001476:	4a29      	ldr	r2, [pc, #164]	@ (800151c <MostrarDigito+0xbc>)
 8001478:	5cd3      	ldrb	r3, [r2, r3]
 800147a:	73fb      	strb	r3, [r7, #15]

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, (segmentos & 0b00000001) ? GPIO_PIN_SET : GPIO_PIN_RESET); // a
 800147c:	7bfb      	ldrb	r3, [r7, #15]
 800147e:	f003 0301 	and.w	r3, r3, #1
 8001482:	b2db      	uxtb	r3, r3
 8001484:	461a      	mov	r2, r3
 8001486:	2101      	movs	r1, #1
 8001488:	4825      	ldr	r0, [pc, #148]	@ (8001520 <MostrarDigito+0xc0>)
 800148a:	f002 fba1 	bl	8003bd0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, (segmentos & 0b00000010) ? GPIO_PIN_SET : GPIO_PIN_RESET); // b
 800148e:	7bfb      	ldrb	r3, [r7, #15]
 8001490:	105b      	asrs	r3, r3, #1
 8001492:	b2db      	uxtb	r3, r3
 8001494:	f003 0301 	and.w	r3, r3, #1
 8001498:	b2db      	uxtb	r3, r3
 800149a:	461a      	mov	r2, r3
 800149c:	2104      	movs	r1, #4
 800149e:	4820      	ldr	r0, [pc, #128]	@ (8001520 <MostrarDigito+0xc0>)
 80014a0:	f002 fb96 	bl	8003bd0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, (segmentos & 0b00000100) ? GPIO_PIN_SET : GPIO_PIN_RESET); // c
 80014a4:	7bfb      	ldrb	r3, [r7, #15]
 80014a6:	109b      	asrs	r3, r3, #2
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	f003 0301 	and.w	r3, r3, #1
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	461a      	mov	r2, r3
 80014b2:	2101      	movs	r1, #1
 80014b4:	481b      	ldr	r0, [pc, #108]	@ (8001524 <MostrarDigito+0xc4>)
 80014b6:	f002 fb8b 	bl	8003bd0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, (segmentos & 0b00001000) ? GPIO_PIN_SET : GPIO_PIN_RESET); // d
 80014ba:	7bfb      	ldrb	r3, [r7, #15]
 80014bc:	10db      	asrs	r3, r3, #3
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	f003 0301 	and.w	r3, r3, #1
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	461a      	mov	r2, r3
 80014c8:	2110      	movs	r1, #16
 80014ca:	4815      	ldr	r0, [pc, #84]	@ (8001520 <MostrarDigito+0xc0>)
 80014cc:	f002 fb80 	bl	8003bd0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, (segmentos & 0b00010000) ? GPIO_PIN_SET : GPIO_PIN_RESET); // e
 80014d0:	7bfb      	ldrb	r3, [r7, #15]
 80014d2:	111b      	asrs	r3, r3, #4
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	f003 0301 	and.w	r3, r3, #1
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	461a      	mov	r2, r3
 80014de:	2120      	movs	r1, #32
 80014e0:	480f      	ldr	r0, [pc, #60]	@ (8001520 <MostrarDigito+0xc0>)
 80014e2:	f002 fb75 	bl	8003bd0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, (segmentos & 0b00100000) ? GPIO_PIN_SET : GPIO_PIN_RESET); // f
 80014e6:	7bfb      	ldrb	r3, [r7, #15]
 80014e8:	115b      	asrs	r3, r3, #5
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	f003 0301 	and.w	r3, r3, #1
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	461a      	mov	r2, r3
 80014f4:	2140      	movs	r1, #64	@ 0x40
 80014f6:	480a      	ldr	r0, [pc, #40]	@ (8001520 <MostrarDigito+0xc0>)
 80014f8:	f002 fb6a 	bl	8003bd0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, (segmentos & 0b01000000) ? GPIO_PIN_SET : GPIO_PIN_RESET); // g
 80014fc:	7bfb      	ldrb	r3, [r7, #15]
 80014fe:	119b      	asrs	r3, r3, #6
 8001500:	b2db      	uxtb	r3, r3
 8001502:	f003 0301 	and.w	r3, r3, #1
 8001506:	b2db      	uxtb	r3, r3
 8001508:	461a      	mov	r2, r3
 800150a:	2102      	movs	r1, #2
 800150c:	4805      	ldr	r0, [pc, #20]	@ (8001524 <MostrarDigito+0xc4>)
 800150e:	f002 fb5f 	bl	8003bd0 <HAL_GPIO_WritePin>
}
 8001512:	bf00      	nop
 8001514:	3710      	adds	r7, #16
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	20000004 	.word	0x20000004
 8001520:	40020400 	.word	0x40020400
 8001524:	40020800 	.word	0x40020800

08001528 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001528:	b5f0      	push	{r4, r5, r6, r7, lr}
 800152a:	b089      	sub	sp, #36	@ 0x24
 800152c:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800152e:	f001 f863 	bl	80025f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001532:	f000 f94b 	bl	80017cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001536:	f000 fb4b 	bl	8001bd0 <MX_GPIO_Init>
  MX_DMA_Init();
 800153a:	f000 fb29 	bl	8001b90 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800153e:	f000 fafd 	bl	8001b3c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001542:	f000 fa5b 	bl	80019fc <MX_TIM1_Init>
  MX_ADC1_Init();
 8001546:	f000 f9af 	bl	80018a8 <MX_ADC1_Init>
  MX_I2C2_Init();
 800154a:	f000 fa29 	bl	80019a0 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  printf("\r\n[I2C SCAN] Escaneando bus I2C...\r\n");
 800154e:	487b      	ldr	r0, [pc, #492]	@ (800173c <main+0x214>)
 8001550:	f007 ff6c 	bl	800942c <puts>
  for (uint8_t addr = 1; addr < 128; addr++) {
 8001554:	2301      	movs	r3, #1
 8001556:	71fb      	strb	r3, [r7, #7]
 8001558:	e013      	b.n	8001582 <main+0x5a>
      if (HAL_I2C_IsDeviceReady(&hi2c2, (addr << 1), 1, 10) == HAL_OK) {
 800155a:	79fb      	ldrb	r3, [r7, #7]
 800155c:	b29b      	uxth	r3, r3
 800155e:	005b      	lsls	r3, r3, #1
 8001560:	b299      	uxth	r1, r3
 8001562:	230a      	movs	r3, #10
 8001564:	2201      	movs	r2, #1
 8001566:	4876      	ldr	r0, [pc, #472]	@ (8001740 <main+0x218>)
 8001568:	f002 ffd6 	bl	8004518 <HAL_I2C_IsDeviceReady>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d104      	bne.n	800157c <main+0x54>
          printf("   Dispositivo encontrado en: 0x%02X\r\n", addr);
 8001572:	79fb      	ldrb	r3, [r7, #7]
 8001574:	4619      	mov	r1, r3
 8001576:	4873      	ldr	r0, [pc, #460]	@ (8001744 <main+0x21c>)
 8001578:	f007 fef0 	bl	800935c <iprintf>
  for (uint8_t addr = 1; addr < 128; addr++) {
 800157c:	79fb      	ldrb	r3, [r7, #7]
 800157e:	3301      	adds	r3, #1
 8001580:	71fb      	strb	r3, [r7, #7]
 8001582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001586:	2b00      	cmp	r3, #0
 8001588:	dae7      	bge.n	800155a <main+0x32>
      }
  }
  printf("[I2C SCAN] Escaneo completo\r\n\r\n");
 800158a:	486f      	ldr	r0, [pc, #444]	@ (8001748 <main+0x220>)
 800158c:	f007 ff4e 	bl	800942c <puts>

  //  VERIFICAR que el esclavo responde antes de continuar
  printf("\r\n[VERIFICACIN] Probando comunicacin con esclavo 0x%02X...\r\n", STM32_SLAVE_ADDRESS);
 8001590:	2104      	movs	r1, #4
 8001592:	486e      	ldr	r0, [pc, #440]	@ (800174c <main+0x224>)
 8001594:	f007 fee2 	bl	800935c <iprintf>
  HAL_Delay(100);
 8001598:	2064      	movs	r0, #100	@ 0x64
 800159a:	f001 f89f 	bl	80026dc <HAL_Delay>

  if (HAL_I2C_IsDeviceReady(&hi2c2, (STM32_SLAVE_ADDRESS << 1), 3, 100) == HAL_OK) {
 800159e:	2364      	movs	r3, #100	@ 0x64
 80015a0:	2203      	movs	r2, #3
 80015a2:	2108      	movs	r1, #8
 80015a4:	4866      	ldr	r0, [pc, #408]	@ (8001740 <main+0x218>)
 80015a6:	f002 ffb7 	bl	8004518 <HAL_I2C_IsDeviceReady>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d104      	bne.n	80015ba <main+0x92>
      printf("   Nucleo esclava (0x%02X) responde correctamente\r\n\r\n", STM32_SLAVE_ADDRESS);
 80015b0:	2104      	movs	r1, #4
 80015b2:	4867      	ldr	r0, [pc, #412]	@ (8001750 <main+0x228>)
 80015b4:	f007 fed2 	bl	800935c <iprintf>
 80015b8:	e012      	b.n	80015e0 <main+0xb8>
  } else {
      printf("   ADVERTENCIA: Nucleo esclava (0x%02X) NO responde\r\n", STM32_SLAVE_ADDRESS);
 80015ba:	2104      	movs	r1, #4
 80015bc:	4865      	ldr	r0, [pc, #404]	@ (8001754 <main+0x22c>)
 80015be:	f007 fecd 	bl	800935c <iprintf>
      printf("    Verifica:\r\n");
 80015c2:	4865      	ldr	r0, [pc, #404]	@ (8001758 <main+0x230>)
 80015c4:	f007 ff32 	bl	800942c <puts>
      printf("    - Esclavo programado y funcionando\r\n");
 80015c8:	4864      	ldr	r0, [pc, #400]	@ (800175c <main+0x234>)
 80015ca:	f007 ff2f 	bl	800942c <puts>
      printf("    - HAL_I2C_EnableListen_IT() llamado en el esclavo\r\n");
 80015ce:	4864      	ldr	r0, [pc, #400]	@ (8001760 <main+0x238>)
 80015d0:	f007 ff2c 	bl	800942c <puts>
      printf("    - Conexiones I2C y GND\r\n");
 80015d4:	4863      	ldr	r0, [pc, #396]	@ (8001764 <main+0x23c>)
 80015d6:	f007 ff29 	bl	800942c <puts>
      printf("    - Resistencias pull-up\r\n\r\n");
 80015da:	4863      	ldr	r0, [pc, #396]	@ (8001768 <main+0x240>)
 80015dc:	f007 ff26 	bl	800942c <puts>
  }

  printf("\r\n========================================\r\n");
 80015e0:	4862      	ldr	r0, [pc, #392]	@ (800176c <main+0x244>)
 80015e2:	f007 ff23 	bl	800942c <puts>
  printf("   Nucleo MAESTRO - Parqueo JJ\r\n");
 80015e6:	4862      	ldr	r0, [pc, #392]	@ (8001770 <main+0x248>)
 80015e8:	f007 ff20 	bl	800942c <puts>
  printf("   Control de espacios 1-4\r\n");
 80015ec:	4861      	ldr	r0, [pc, #388]	@ (8001774 <main+0x24c>)
 80015ee:	f007 ff1d 	bl	800942c <puts>
  printf("========================================\r\n\r\n");
 80015f2:	4861      	ldr	r0, [pc, #388]	@ (8001778 <main+0x250>)
 80015f4:	f007 ff1a 	bl	800942c <puts>

  MostrarDigito(0);
 80015f8:	2000      	movs	r0, #0
 80015fa:	f7ff ff31 	bl	8001460 <MostrarDigito>
  printf("Display 7 segmentos OK\r\n");
 80015fe:	485f      	ldr	r0, [pc, #380]	@ (800177c <main+0x254>)
 8001600:	f007 ff14 	bl	800942c <puts>

  setBrightness(50);
 8001604:	2032      	movs	r0, #50	@ 0x32
 8001606:	f7ff fcd3 	bl	8000fb0 <setBrightness>
  pixelClear();
 800160a:	f7ff fdd5 	bl	80011b8 <pixelClear>
  pixelShow();
 800160e:	f7ff fd21 	bl	8001054 <pixelShow>
  printf("NeoPixels OK\r\n");
 8001612:	485b      	ldr	r0, [pc, #364]	@ (8001780 <main+0x258>)
 8001614:	f007 ff0a 	bl	800942c <puts>

  printf("Umbral LDR: %d\r\n\r\n", UMBRAL_LDR);
 8001618:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800161c:	4859      	ldr	r0, [pc, #356]	@ (8001784 <main+0x25c>)
 800161e:	f007 fe9d 	bl	800935c <iprintf>

  printf("I2C Maestro inicializado\r\n");
 8001622:	4859      	ldr	r0, [pc, #356]	@ (8001788 <main+0x260>)
 8001624:	f007 ff02 	bl	800942c <puts>
  printf("  Nucleo Esclava: 0x%02X (Espacios 5-8)\r\n", STM32_SLAVE_ADDRESS);
 8001628:	2104      	movs	r1, #4
 800162a:	4858      	ldr	r0, [pc, #352]	@ (800178c <main+0x264>)
 800162c:	f007 fe96 	bl	800935c <iprintf>
  printf("  ESP32 Display:  0x%02X\r\n\r\n", ESP32_SLAVE_ADDRESS);
 8001630:	2128      	movs	r1, #40	@ 0x28
 8001632:	4857      	ldr	r0, [pc, #348]	@ (8001790 <main+0x268>)
 8001634:	f007 fe92 	bl	800935c <iprintf>

  printf("Iniciando monitoreo de 8 espacios...\r\n");
 8001638:	4856      	ldr	r0, [pc, #344]	@ (8001794 <main+0x26c>)
 800163a:	f007 fef7 	bl	800942c <puts>
  printf("========================================\r\n\r\n");
 800163e:	484e      	ldr	r0, [pc, #312]	@ (8001778 <main+0x250>)
 8001640:	f007 fef4 	bl	800942c <puts>

  memset(slave_data, 0, sizeof(slave_data));
 8001644:	2209      	movs	r2, #9
 8001646:	2100      	movs	r1, #0
 8001648:	4853      	ldr	r0, [pc, #332]	@ (8001798 <main+0x270>)
 800164a:	f007 ffcf 	bl	80095ec <memset>
  memset(esp32_data, 0, sizeof(esp32_data));
 800164e:	2209      	movs	r2, #9
 8001650:	2100      	movs	r1, #0
 8001652:	4852      	ldr	r0, [pc, #328]	@ (800179c <main+0x274>)
 8001654:	f007 ffca 	bl	80095ec <memset>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // 1. Leer sensores LOCALES (espacios 1-4)
	      LeerLDRsLocal();
 8001658:	f7ff fe88 	bl	800136c <LeerLDRsLocal>

	      // 2. Actualizar NeoPixels LOCALES
	      ActualizarNeoPixelsLocal();
 800165c:	f7ff fed6 	bl	800140c <ActualizarNeoPixelsLocal>

	      // 3. Leer datos de la Nucleo ESCLAVA cada 300ms
	      if (HAL_GetTick() - lastI2CRead >= 300) {
 8001660:	f001 f830 	bl	80026c4 <HAL_GetTick>
 8001664:	4602      	mov	r2, r0
 8001666:	4b4e      	ldr	r3, [pc, #312]	@ (80017a0 <main+0x278>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	1ad3      	subs	r3, r2, r3
 800166c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001670:	d35f      	bcc.n	8001732 <main+0x20a>
	          LeerDatosEsclavo();
 8001672:	f000 fb43 	bl	8001cfc <LeerDatosEsclavo>
	          HAL_Delay(10);
 8001676:	200a      	movs	r0, #10
 8001678:	f001 f830 	bl	80026dc <HAL_Delay>

	          ConsolidarDatos();
 800167c:	f000 fc16 	bl	8001eac <ConsolidarDatos>
	          HAL_Delay(10);
 8001680:	200a      	movs	r0, #10
 8001682:	f001 f82b 	bl	80026dc <HAL_Delay>

	          EnviarDatosESP32();
 8001686:	f000 fc45 	bl	8001f14 <EnviarDatosESP32>
	          HAL_Delay(10);
 800168a:	200a      	movs	r0, #10
 800168c:	f001 f826 	bl	80026dc <HAL_Delay>

	          EnviarDatosNucleoEsclava();
 8001690:	f000 fc6e 	bl	8001f70 <EnviarDatosNucleoEsclava>

	          // Debug completo
	          printf("[MAESTRO] Total: %d/8 | Local(1-4): %d/4 | Remoto(5-8): %d/4\r\n",
 8001694:	4b43      	ldr	r3, [pc, #268]	@ (80017a4 <main+0x27c>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	4619      	mov	r1, r3
 800169a:	4b43      	ldr	r3, [pc, #268]	@ (80017a8 <main+0x280>)
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	461a      	mov	r2, r3
 80016a0:	4b42      	ldr	r3, [pc, #264]	@ (80017ac <main+0x284>)
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	4842      	ldr	r0, [pc, #264]	@ (80017b0 <main+0x288>)
 80016a6:	f007 fe59 	bl	800935c <iprintf>
	                 espaciosLibresTotal, espaciosLibresLocal, espaciosLibresRemoto);

	          printf("  LDR Local:  [%4lu, %4lu, %4lu, %4lu]\r\n",
 80016aa:	4b42      	ldr	r3, [pc, #264]	@ (80017b4 <main+0x28c>)
 80016ac:	6819      	ldr	r1, [r3, #0]
 80016ae:	4b41      	ldr	r3, [pc, #260]	@ (80017b4 <main+0x28c>)
 80016b0:	685a      	ldr	r2, [r3, #4]
 80016b2:	4b40      	ldr	r3, [pc, #256]	@ (80017b4 <main+0x28c>)
 80016b4:	6898      	ldr	r0, [r3, #8]
 80016b6:	4b3f      	ldr	r3, [pc, #252]	@ (80017b4 <main+0x28c>)
 80016b8:	68db      	ldr	r3, [r3, #12]
 80016ba:	9300      	str	r3, [sp, #0]
 80016bc:	4603      	mov	r3, r0
 80016be:	483e      	ldr	r0, [pc, #248]	@ (80017b8 <main+0x290>)
 80016c0:	f007 fe4c 	bl	800935c <iprintf>
	                 ldrValues[0], ldrValues[1], ldrValues[2], ldrValues[3]);

	          printf("  LDR Remoto: [%4u, %4u, %4u, %4u]\r\n",
	                 ldr_values_slave[0], ldr_values_slave[1],
 80016c4:	4b3d      	ldr	r3, [pc, #244]	@ (80017bc <main+0x294>)
 80016c6:	881b      	ldrh	r3, [r3, #0]
	          printf("  LDR Remoto: [%4u, %4u, %4u, %4u]\r\n",
 80016c8:	4619      	mov	r1, r3
	                 ldr_values_slave[0], ldr_values_slave[1],
 80016ca:	4b3c      	ldr	r3, [pc, #240]	@ (80017bc <main+0x294>)
 80016cc:	885b      	ldrh	r3, [r3, #2]
	          printf("  LDR Remoto: [%4u, %4u, %4u, %4u]\r\n",
 80016ce:	461a      	mov	r2, r3
	                 ldr_values_slave[2], ldr_values_slave[3]);
 80016d0:	4b3a      	ldr	r3, [pc, #232]	@ (80017bc <main+0x294>)
 80016d2:	889b      	ldrh	r3, [r3, #4]
	          printf("  LDR Remoto: [%4u, %4u, %4u, %4u]\r\n",
 80016d4:	4618      	mov	r0, r3
	                 ldr_values_slave[2], ldr_values_slave[3]);
 80016d6:	4b39      	ldr	r3, [pc, #228]	@ (80017bc <main+0x294>)
 80016d8:	88db      	ldrh	r3, [r3, #6]
	          printf("  LDR Remoto: [%4u, %4u, %4u, %4u]\r\n",
 80016da:	9300      	str	r3, [sp, #0]
 80016dc:	4603      	mov	r3, r0
 80016de:	4838      	ldr	r0, [pc, #224]	@ (80017c0 <main+0x298>)
 80016e0:	f007 fe3c 	bl	800935c <iprintf>

	          printf("  Estado: [%d,%d,%d,%d,%d,%d,%d,%d]\r\n\r\n",
	                 estadoParqueos[0], estadoParqueos[1], estadoParqueos[2], estadoParqueos[3],
 80016e4:	4b37      	ldr	r3, [pc, #220]	@ (80017c4 <main+0x29c>)
 80016e6:	781b      	ldrb	r3, [r3, #0]
	          printf("  Estado: [%d,%d,%d,%d,%d,%d,%d,%d]\r\n\r\n",
 80016e8:	461d      	mov	r5, r3
	                 estadoParqueos[0], estadoParqueos[1], estadoParqueos[2], estadoParqueos[3],
 80016ea:	4b36      	ldr	r3, [pc, #216]	@ (80017c4 <main+0x29c>)
 80016ec:	785b      	ldrb	r3, [r3, #1]
	          printf("  Estado: [%d,%d,%d,%d,%d,%d,%d,%d]\r\n\r\n",
 80016ee:	461e      	mov	r6, r3
	                 estadoParqueos[0], estadoParqueos[1], estadoParqueos[2], estadoParqueos[3],
 80016f0:	4b34      	ldr	r3, [pc, #208]	@ (80017c4 <main+0x29c>)
 80016f2:	789b      	ldrb	r3, [r3, #2]
	          printf("  Estado: [%d,%d,%d,%d,%d,%d,%d,%d]\r\n\r\n",
 80016f4:	469c      	mov	ip, r3
	                 estadoParqueos[0], estadoParqueos[1], estadoParqueos[2], estadoParqueos[3],
 80016f6:	4b33      	ldr	r3, [pc, #204]	@ (80017c4 <main+0x29c>)
 80016f8:	78db      	ldrb	r3, [r3, #3]
	          printf("  Estado: [%d,%d,%d,%d,%d,%d,%d,%d]\r\n\r\n",
 80016fa:	461a      	mov	r2, r3
	                 estadoParqueos[4], estadoParqueos[5], estadoParqueos[6], estadoParqueos[7]);
 80016fc:	4b31      	ldr	r3, [pc, #196]	@ (80017c4 <main+0x29c>)
 80016fe:	791b      	ldrb	r3, [r3, #4]
	          printf("  Estado: [%d,%d,%d,%d,%d,%d,%d,%d]\r\n\r\n",
 8001700:	4619      	mov	r1, r3
	                 estadoParqueos[4], estadoParqueos[5], estadoParqueos[6], estadoParqueos[7]);
 8001702:	4b30      	ldr	r3, [pc, #192]	@ (80017c4 <main+0x29c>)
 8001704:	795b      	ldrb	r3, [r3, #5]
	          printf("  Estado: [%d,%d,%d,%d,%d,%d,%d,%d]\r\n\r\n",
 8001706:	4618      	mov	r0, r3
	                 estadoParqueos[4], estadoParqueos[5], estadoParqueos[6], estadoParqueos[7]);
 8001708:	4b2e      	ldr	r3, [pc, #184]	@ (80017c4 <main+0x29c>)
 800170a:	799b      	ldrb	r3, [r3, #6]
	          printf("  Estado: [%d,%d,%d,%d,%d,%d,%d,%d]\r\n\r\n",
 800170c:	461c      	mov	r4, r3
	                 estadoParqueos[4], estadoParqueos[5], estadoParqueos[6], estadoParqueos[7]);
 800170e:	4b2d      	ldr	r3, [pc, #180]	@ (80017c4 <main+0x29c>)
 8001710:	79db      	ldrb	r3, [r3, #7]
	          printf("  Estado: [%d,%d,%d,%d,%d,%d,%d,%d]\r\n\r\n",
 8001712:	9304      	str	r3, [sp, #16]
 8001714:	9403      	str	r4, [sp, #12]
 8001716:	9002      	str	r0, [sp, #8]
 8001718:	9101      	str	r1, [sp, #4]
 800171a:	9200      	str	r2, [sp, #0]
 800171c:	4663      	mov	r3, ip
 800171e:	4632      	mov	r2, r6
 8001720:	4629      	mov	r1, r5
 8001722:	4829      	ldr	r0, [pc, #164]	@ (80017c8 <main+0x2a0>)
 8001724:	f007 fe1a 	bl	800935c <iprintf>

	          lastI2CRead = HAL_GetTick();
 8001728:	f000 ffcc 	bl	80026c4 <HAL_GetTick>
 800172c:	4603      	mov	r3, r0
 800172e:	4a1c      	ldr	r2, [pc, #112]	@ (80017a0 <main+0x278>)
 8001730:	6013      	str	r3, [r2, #0]
	      }

	      HAL_Delay(200);
 8001732:	20c8      	movs	r0, #200	@ 0xc8
 8001734:	f000 ffd2 	bl	80026dc <HAL_Delay>
	      LeerLDRsLocal();
 8001738:	e78e      	b.n	8001658 <main+0x130>
 800173a:	bf00      	nop
 800173c:	0800afc8 	.word	0x0800afc8
 8001740:	20000224 	.word	0x20000224
 8001744:	0800afec 	.word	0x0800afec
 8001748:	0800b018 	.word	0x0800b018
 800174c:	0800b038 	.word	0x0800b038
 8001750:	0800b07c 	.word	0x0800b07c
 8001754:	0800b0b8 	.word	0x0800b0b8
 8001758:	0800b0f4 	.word	0x0800b0f4
 800175c:	0800b104 	.word	0x0800b104
 8001760:	0800b12c 	.word	0x0800b12c
 8001764:	0800b164 	.word	0x0800b164
 8001768:	0800b180 	.word	0x0800b180
 800176c:	0800b1a0 	.word	0x0800b1a0
 8001770:	0800b1cc 	.word	0x0800b1cc
 8001774:	0800b1ec 	.word	0x0800b1ec
 8001778:	0800b208 	.word	0x0800b208
 800177c:	0800b234 	.word	0x0800b234
 8001780:	0800b24c 	.word	0x0800b24c
 8001784:	0800b25c 	.word	0x0800b25c
 8001788:	0800b270 	.word	0x0800b270
 800178c:	0800b28c 	.word	0x0800b28c
 8001790:	0800b2b8 	.word	0x0800b2b8
 8001794:	0800b2d8 	.word	0x0800b2d8
 8001798:	2000037c 	.word	0x2000037c
 800179c:	2000039c 	.word	0x2000039c
 80017a0:	200003a8 	.word	0x200003a8
 80017a4:	20000391 	.word	0x20000391
 80017a8:	20000378 	.word	0x20000378
 80017ac:	20000390 	.word	0x20000390
 80017b0:	0800b300 	.word	0x0800b300
 80017b4:	20000368 	.word	0x20000368
 80017b8:	0800b340 	.word	0x0800b340
 80017bc:	20000388 	.word	0x20000388
 80017c0:	0800b36c 	.word	0x0800b36c
 80017c4:	20000394 	.word	0x20000394
 80017c8:	0800b394 	.word	0x0800b394

080017cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b094      	sub	sp, #80	@ 0x50
 80017d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017d2:	f107 031c 	add.w	r3, r7, #28
 80017d6:	2234      	movs	r2, #52	@ 0x34
 80017d8:	2100      	movs	r1, #0
 80017da:	4618      	mov	r0, r3
 80017dc:	f007 ff06 	bl	80095ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017e0:	f107 0308 	add.w	r3, r7, #8
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	60da      	str	r2, [r3, #12]
 80017ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017f0:	2300      	movs	r3, #0
 80017f2:	607b      	str	r3, [r7, #4]
 80017f4:	4b2a      	ldr	r3, [pc, #168]	@ (80018a0 <SystemClock_Config+0xd4>)
 80017f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f8:	4a29      	ldr	r2, [pc, #164]	@ (80018a0 <SystemClock_Config+0xd4>)
 80017fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001800:	4b27      	ldr	r3, [pc, #156]	@ (80018a0 <SystemClock_Config+0xd4>)
 8001802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001804:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001808:	607b      	str	r3, [r7, #4]
 800180a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800180c:	2300      	movs	r3, #0
 800180e:	603b      	str	r3, [r7, #0]
 8001810:	4b24      	ldr	r3, [pc, #144]	@ (80018a4 <SystemClock_Config+0xd8>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001818:	4a22      	ldr	r2, [pc, #136]	@ (80018a4 <SystemClock_Config+0xd8>)
 800181a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800181e:	6013      	str	r3, [r2, #0]
 8001820:	4b20      	ldr	r3, [pc, #128]	@ (80018a4 <SystemClock_Config+0xd8>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001828:	603b      	str	r3, [r7, #0]
 800182a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800182c:	2302      	movs	r3, #2
 800182e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001830:	2301      	movs	r3, #1
 8001832:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001834:	2310      	movs	r3, #16
 8001836:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001838:	2302      	movs	r3, #2
 800183a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800183c:	2300      	movs	r3, #0
 800183e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001840:	2310      	movs	r3, #16
 8001842:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001844:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001848:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800184a:	2304      	movs	r3, #4
 800184c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800184e:	2302      	movs	r3, #2
 8001850:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001852:	2302      	movs	r3, #2
 8001854:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001856:	f107 031c 	add.w	r3, r7, #28
 800185a:	4618      	mov	r0, r3
 800185c:	f005 fb52 	bl	8006f04 <HAL_RCC_OscConfig>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001866:	f000 fbe1 	bl	800202c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800186a:	230f      	movs	r3, #15
 800186c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800186e:	2302      	movs	r3, #2
 8001870:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001872:	2300      	movs	r3, #0
 8001874:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001876:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800187a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800187c:	2300      	movs	r3, #0
 800187e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001880:	f107 0308 	add.w	r3, r7, #8
 8001884:	2102      	movs	r1, #2
 8001886:	4618      	mov	r0, r3
 8001888:	f004 fff2 	bl	8006870 <HAL_RCC_ClockConfig>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001892:	f000 fbcb 	bl	800202c <Error_Handler>
  }
}
 8001896:	bf00      	nop
 8001898:	3750      	adds	r7, #80	@ 0x50
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40023800 	.word	0x40023800
 80018a4:	40007000 	.word	0x40007000

080018a8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b084      	sub	sp, #16
 80018ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018ae:	463b      	mov	r3, r7
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80018ba:	4b36      	ldr	r3, [pc, #216]	@ (8001994 <MX_ADC1_Init+0xec>)
 80018bc:	4a36      	ldr	r2, [pc, #216]	@ (8001998 <MX_ADC1_Init+0xf0>)
 80018be:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80018c0:	4b34      	ldr	r3, [pc, #208]	@ (8001994 <MX_ADC1_Init+0xec>)
 80018c2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80018c6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80018c8:	4b32      	ldr	r3, [pc, #200]	@ (8001994 <MX_ADC1_Init+0xec>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80018ce:	4b31      	ldr	r3, [pc, #196]	@ (8001994 <MX_ADC1_Init+0xec>)
 80018d0:	2201      	movs	r2, #1
 80018d2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80018d4:	4b2f      	ldr	r3, [pc, #188]	@ (8001994 <MX_ADC1_Init+0xec>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018da:	4b2e      	ldr	r3, [pc, #184]	@ (8001994 <MX_ADC1_Init+0xec>)
 80018dc:	2200      	movs	r2, #0
 80018de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001994 <MX_ADC1_Init+0xec>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018e8:	4b2a      	ldr	r3, [pc, #168]	@ (8001994 <MX_ADC1_Init+0xec>)
 80018ea:	4a2c      	ldr	r2, [pc, #176]	@ (800199c <MX_ADC1_Init+0xf4>)
 80018ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018ee:	4b29      	ldr	r3, [pc, #164]	@ (8001994 <MX_ADC1_Init+0xec>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 80018f4:	4b27      	ldr	r3, [pc, #156]	@ (8001994 <MX_ADC1_Init+0xec>)
 80018f6:	2204      	movs	r2, #4
 80018f8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80018fa:	4b26      	ldr	r3, [pc, #152]	@ (8001994 <MX_ADC1_Init+0xec>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001902:	4b24      	ldr	r3, [pc, #144]	@ (8001994 <MX_ADC1_Init+0xec>)
 8001904:	2201      	movs	r2, #1
 8001906:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001908:	4822      	ldr	r0, [pc, #136]	@ (8001994 <MX_ADC1_Init+0xec>)
 800190a:	f000 ff0b 	bl	8002724 <HAL_ADC_Init>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001914:	f000 fb8a 	bl	800202c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001918:	2300      	movs	r3, #0
 800191a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800191c:	2301      	movs	r3, #1
 800191e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001920:	2307      	movs	r3, #7
 8001922:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001924:	463b      	mov	r3, r7
 8001926:	4619      	mov	r1, r3
 8001928:	481a      	ldr	r0, [pc, #104]	@ (8001994 <MX_ADC1_Init+0xec>)
 800192a:	f001 f8dd 	bl	8002ae8 <HAL_ADC_ConfigChannel>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001934:	f000 fb7a 	bl	800202c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001938:	2301      	movs	r3, #1
 800193a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800193c:	2302      	movs	r3, #2
 800193e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001940:	463b      	mov	r3, r7
 8001942:	4619      	mov	r1, r3
 8001944:	4813      	ldr	r0, [pc, #76]	@ (8001994 <MX_ADC1_Init+0xec>)
 8001946:	f001 f8cf 	bl	8002ae8 <HAL_ADC_ConfigChannel>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001950:	f000 fb6c 	bl	800202c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001954:	2304      	movs	r3, #4
 8001956:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001958:	2303      	movs	r3, #3
 800195a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800195c:	463b      	mov	r3, r7
 800195e:	4619      	mov	r1, r3
 8001960:	480c      	ldr	r0, [pc, #48]	@ (8001994 <MX_ADC1_Init+0xec>)
 8001962:	f001 f8c1 	bl	8002ae8 <HAL_ADC_ConfigChannel>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800196c:	f000 fb5e 	bl	800202c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001970:	2306      	movs	r3, #6
 8001972:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001974:	2304      	movs	r3, #4
 8001976:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001978:	463b      	mov	r3, r7
 800197a:	4619      	mov	r1, r3
 800197c:	4805      	ldr	r0, [pc, #20]	@ (8001994 <MX_ADC1_Init+0xec>)
 800197e:	f001 f8b3 	bl	8002ae8 <HAL_ADC_ConfigChannel>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001988:	f000 fb50 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800198c:	bf00      	nop
 800198e:	3710      	adds	r7, #16
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	200001dc 	.word	0x200001dc
 8001998:	40012000 	.word	0x40012000
 800199c:	0f000001 	.word	0x0f000001

080019a0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80019a4:	4b12      	ldr	r3, [pc, #72]	@ (80019f0 <MX_I2C2_Init+0x50>)
 80019a6:	4a13      	ldr	r2, [pc, #76]	@ (80019f4 <MX_I2C2_Init+0x54>)
 80019a8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80019aa:	4b11      	ldr	r3, [pc, #68]	@ (80019f0 <MX_I2C2_Init+0x50>)
 80019ac:	4a12      	ldr	r2, [pc, #72]	@ (80019f8 <MX_I2C2_Init+0x58>)
 80019ae:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019b0:	4b0f      	ldr	r3, [pc, #60]	@ (80019f0 <MX_I2C2_Init+0x50>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80019b6:	4b0e      	ldr	r3, [pc, #56]	@ (80019f0 <MX_I2C2_Init+0x50>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019bc:	4b0c      	ldr	r3, [pc, #48]	@ (80019f0 <MX_I2C2_Init+0x50>)
 80019be:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019c2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019c4:	4b0a      	ldr	r3, [pc, #40]	@ (80019f0 <MX_I2C2_Init+0x50>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80019ca:	4b09      	ldr	r3, [pc, #36]	@ (80019f0 <MX_I2C2_Init+0x50>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019d0:	4b07      	ldr	r3, [pc, #28]	@ (80019f0 <MX_I2C2_Init+0x50>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019d6:	4b06      	ldr	r3, [pc, #24]	@ (80019f0 <MX_I2C2_Init+0x50>)
 80019d8:	2200      	movs	r2, #0
 80019da:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80019dc:	4804      	ldr	r0, [pc, #16]	@ (80019f0 <MX_I2C2_Init+0x50>)
 80019de:	f002 f911 	bl	8003c04 <HAL_I2C_Init>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80019e8:	f000 fb20 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80019ec:	bf00      	nop
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	20000224 	.word	0x20000224
 80019f4:	40005800 	.word	0x40005800
 80019f8:	000186a0 	.word	0x000186a0

080019fc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b096      	sub	sp, #88	@ 0x58
 8001a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a02:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	605a      	str	r2, [r3, #4]
 8001a0c:	609a      	str	r2, [r3, #8]
 8001a0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a10:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]
 8001a18:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a1e:	2200      	movs	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
 8001a22:	605a      	str	r2, [r3, #4]
 8001a24:	609a      	str	r2, [r3, #8]
 8001a26:	60da      	str	r2, [r3, #12]
 8001a28:	611a      	str	r2, [r3, #16]
 8001a2a:	615a      	str	r2, [r3, #20]
 8001a2c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a2e:	1d3b      	adds	r3, r7, #4
 8001a30:	2220      	movs	r2, #32
 8001a32:	2100      	movs	r1, #0
 8001a34:	4618      	mov	r0, r3
 8001a36:	f007 fdd9 	bl	80095ec <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a3a:	4b3e      	ldr	r3, [pc, #248]	@ (8001b34 <MX_TIM1_Init+0x138>)
 8001a3c:	4a3e      	ldr	r2, [pc, #248]	@ (8001b38 <MX_TIM1_Init+0x13c>)
 8001a3e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001a40:	4b3c      	ldr	r3, [pc, #240]	@ (8001b34 <MX_TIM1_Init+0x138>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a46:	4b3b      	ldr	r3, [pc, #236]	@ (8001b34 <MX_TIM1_Init+0x138>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 105-1;
 8001a4c:	4b39      	ldr	r3, [pc, #228]	@ (8001b34 <MX_TIM1_Init+0x138>)
 8001a4e:	2268      	movs	r2, #104	@ 0x68
 8001a50:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a52:	4b38      	ldr	r3, [pc, #224]	@ (8001b34 <MX_TIM1_Init+0x138>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a58:	4b36      	ldr	r3, [pc, #216]	@ (8001b34 <MX_TIM1_Init+0x138>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a5e:	4b35      	ldr	r3, [pc, #212]	@ (8001b34 <MX_TIM1_Init+0x138>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a64:	4833      	ldr	r0, [pc, #204]	@ (8001b34 <MX_TIM1_Init+0x138>)
 8001a66:	f005 fceb 	bl	8007440 <HAL_TIM_Base_Init>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001a70:	f000 fadc 	bl	800202c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a78:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a7a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001a7e:	4619      	mov	r1, r3
 8001a80:	482c      	ldr	r0, [pc, #176]	@ (8001b34 <MX_TIM1_Init+0x138>)
 8001a82:	f006 f9d1 	bl	8007e28 <HAL_TIM_ConfigClockSource>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001a8c:	f000 face 	bl	800202c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001a90:	4828      	ldr	r0, [pc, #160]	@ (8001b34 <MX_TIM1_Init+0x138>)
 8001a92:	f005 fd24 	bl	80074de <HAL_TIM_PWM_Init>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001a9c:	f000 fac6 	bl	800202c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001aa8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001aac:	4619      	mov	r1, r3
 8001aae:	4821      	ldr	r0, [pc, #132]	@ (8001b34 <MX_TIM1_Init+0x138>)
 8001ab0:	f006 fea4 	bl	80087fc <HAL_TIMEx_MasterConfigSynchronization>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001aba:	f000 fab7 	bl	800202c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001abe:	2360      	movs	r3, #96	@ 0x60
 8001ac0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001aca:	2300      	movs	r3, #0
 8001acc:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ada:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ade:	2200      	movs	r2, #0
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	4814      	ldr	r0, [pc, #80]	@ (8001b34 <MX_TIM1_Init+0x138>)
 8001ae4:	f006 f8de 	bl	8007ca4 <HAL_TIM_PWM_ConfigChannel>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001aee:	f000 fa9d 	bl	800202c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001af2:	2300      	movs	r3, #0
 8001af4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001af6:	2300      	movs	r3, #0
 8001af8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001afa:	2300      	movs	r3, #0
 8001afc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001afe:	2300      	movs	r3, #0
 8001b00:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b02:	2300      	movs	r3, #0
 8001b04:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b06:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b0a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b10:	1d3b      	adds	r3, r7, #4
 8001b12:	4619      	mov	r1, r3
 8001b14:	4807      	ldr	r0, [pc, #28]	@ (8001b34 <MX_TIM1_Init+0x138>)
 8001b16:	f006 feed 	bl	80088f4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d001      	beq.n	8001b24 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001b20:	f000 fa84 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001b24:	4803      	ldr	r0, [pc, #12]	@ (8001b34 <MX_TIM1_Init+0x138>)
 8001b26:	f000 fbc9 	bl	80022bc <HAL_TIM_MspPostInit>

}
 8001b2a:	bf00      	nop
 8001b2c:	3758      	adds	r7, #88	@ 0x58
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	20000278 	.word	0x20000278
 8001b38:	40010000 	.word	0x40010000

08001b3c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b40:	4b11      	ldr	r3, [pc, #68]	@ (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b42:	4a12      	ldr	r2, [pc, #72]	@ (8001b8c <MX_USART2_UART_Init+0x50>)
 8001b44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b46:	4b10      	ldr	r3, [pc, #64]	@ (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b54:	4b0c      	ldr	r3, [pc, #48]	@ (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b60:	4b09      	ldr	r3, [pc, #36]	@ (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b62:	220c      	movs	r2, #12
 8001b64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b66:	4b08      	ldr	r3, [pc, #32]	@ (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b6c:	4b06      	ldr	r3, [pc, #24]	@ (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b72:	4805      	ldr	r0, [pc, #20]	@ (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b74:	f006 ff24 	bl	80089c0 <HAL_UART_Init>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001b7e:	f000 fa55 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	20000320 	.word	0x20000320
 8001b8c:	40004400 	.word	0x40004400

08001b90 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001b96:	2300      	movs	r3, #0
 8001b98:	607b      	str	r3, [r7, #4]
 8001b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8001bcc <MX_DMA_Init+0x3c>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9e:	4a0b      	ldr	r2, [pc, #44]	@ (8001bcc <MX_DMA_Init+0x3c>)
 8001ba0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001ba4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ba6:	4b09      	ldr	r3, [pc, #36]	@ (8001bcc <MX_DMA_Init+0x3c>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001baa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bae:	607b      	str	r3, [r7, #4]
 8001bb0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	2039      	movs	r0, #57	@ 0x39
 8001bb8:	f001 fa9f 	bl	80030fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001bbc:	2039      	movs	r0, #57	@ 0x39
 8001bbe:	f001 fab8 	bl	8003132 <HAL_NVIC_EnableIRQ>

}
 8001bc2:	bf00      	nop
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40023800 	.word	0x40023800

08001bd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b08a      	sub	sp, #40	@ 0x28
 8001bd4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd6:	f107 0314 	add.w	r3, r7, #20
 8001bda:	2200      	movs	r2, #0
 8001bdc:	601a      	str	r2, [r3, #0]
 8001bde:	605a      	str	r2, [r3, #4]
 8001be0:	609a      	str	r2, [r3, #8]
 8001be2:	60da      	str	r2, [r3, #12]
 8001be4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001be6:	2300      	movs	r3, #0
 8001be8:	613b      	str	r3, [r7, #16]
 8001bea:	4b40      	ldr	r3, [pc, #256]	@ (8001cec <MX_GPIO_Init+0x11c>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bee:	4a3f      	ldr	r2, [pc, #252]	@ (8001cec <MX_GPIO_Init+0x11c>)
 8001bf0:	f043 0304 	orr.w	r3, r3, #4
 8001bf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bf6:	4b3d      	ldr	r3, [pc, #244]	@ (8001cec <MX_GPIO_Init+0x11c>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfa:	f003 0304 	and.w	r3, r3, #4
 8001bfe:	613b      	str	r3, [r7, #16]
 8001c00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	60fb      	str	r3, [r7, #12]
 8001c06:	4b39      	ldr	r3, [pc, #228]	@ (8001cec <MX_GPIO_Init+0x11c>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0a:	4a38      	ldr	r2, [pc, #224]	@ (8001cec <MX_GPIO_Init+0x11c>)
 8001c0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c12:	4b36      	ldr	r3, [pc, #216]	@ (8001cec <MX_GPIO_Init+0x11c>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60bb      	str	r3, [r7, #8]
 8001c22:	4b32      	ldr	r3, [pc, #200]	@ (8001cec <MX_GPIO_Init+0x11c>)
 8001c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c26:	4a31      	ldr	r2, [pc, #196]	@ (8001cec <MX_GPIO_Init+0x11c>)
 8001c28:	f043 0301 	orr.w	r3, r3, #1
 8001c2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c2e:	4b2f      	ldr	r3, [pc, #188]	@ (8001cec <MX_GPIO_Init+0x11c>)
 8001c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	60bb      	str	r3, [r7, #8]
 8001c38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	607b      	str	r3, [r7, #4]
 8001c3e:	4b2b      	ldr	r3, [pc, #172]	@ (8001cec <MX_GPIO_Init+0x11c>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c42:	4a2a      	ldr	r2, [pc, #168]	@ (8001cec <MX_GPIO_Init+0x11c>)
 8001c44:	f043 0302 	orr.w	r3, r3, #2
 8001c48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c4a:	4b28      	ldr	r3, [pc, #160]	@ (8001cec <MX_GPIO_Init+0x11c>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4e:	f003 0302 	and.w	r3, r3, #2
 8001c52:	607b      	str	r3, [r7, #4]
 8001c54:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SEG_C_Pin|SEG_G_Pin, GPIO_PIN_RESET);
 8001c56:	2200      	movs	r2, #0
 8001c58:	2103      	movs	r1, #3
 8001c5a:	4825      	ldr	r0, [pc, #148]	@ (8001cf0 <MX_GPIO_Init+0x120>)
 8001c5c:	f001 ffb8 	bl	8003bd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001c60:	2200      	movs	r2, #0
 8001c62:	2120      	movs	r1, #32
 8001c64:	4823      	ldr	r0, [pc, #140]	@ (8001cf4 <MX_GPIO_Init+0x124>)
 8001c66:	f001 ffb3 	bl	8003bd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_A_Pin|SEG_B_Pin|SEG_D_Pin|SEG_E_Pin
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	2175      	movs	r1, #117	@ 0x75
 8001c6e:	4822      	ldr	r0, [pc, #136]	@ (8001cf8 <MX_GPIO_Init+0x128>)
 8001c70:	f001 ffae 	bl	8003bd0 <HAL_GPIO_WritePin>
                          |SEG_F_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001c74:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c7a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001c7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c80:	2300      	movs	r3, #0
 8001c82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001c84:	f107 0314 	add.w	r3, r7, #20
 8001c88:	4619      	mov	r1, r3
 8001c8a:	4819      	ldr	r0, [pc, #100]	@ (8001cf0 <MX_GPIO_Init+0x120>)
 8001c8c:	f001 fe0c 	bl	80038a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_C_Pin SEG_G_Pin */
  GPIO_InitStruct.Pin = SEG_C_Pin|SEG_G_Pin;
 8001c90:	2303      	movs	r3, #3
 8001c92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c94:	2301      	movs	r3, #1
 8001c96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ca0:	f107 0314 	add.w	r3, r7, #20
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4812      	ldr	r0, [pc, #72]	@ (8001cf0 <MX_GPIO_Init+0x120>)
 8001ca8:	f001 fdfe 	bl	80038a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001cac:	2320      	movs	r3, #32
 8001cae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001cbc:	f107 0314 	add.w	r3, r7, #20
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	480c      	ldr	r0, [pc, #48]	@ (8001cf4 <MX_GPIO_Init+0x124>)
 8001cc4:	f001 fdf0 	bl	80038a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_A_Pin SEG_B_Pin SEG_D_Pin SEG_E_Pin
                           SEG_F_Pin */
  GPIO_InitStruct.Pin = SEG_A_Pin|SEG_B_Pin|SEG_D_Pin|SEG_E_Pin
 8001cc8:	2375      	movs	r3, #117	@ 0x75
 8001cca:	617b      	str	r3, [r7, #20]
                          |SEG_F_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cd8:	f107 0314 	add.w	r3, r7, #20
 8001cdc:	4619      	mov	r1, r3
 8001cde:	4806      	ldr	r0, [pc, #24]	@ (8001cf8 <MX_GPIO_Init+0x128>)
 8001ce0:	f001 fde2 	bl	80038a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001ce4:	bf00      	nop
 8001ce6:	3728      	adds	r7, #40	@ 0x28
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	40020800 	.word	0x40020800
 8001cf4:	40020000 	.word	0x40020000
 8001cf8:	40020400 	.word	0x40020400

08001cfc <LeerDatosEsclavo>:
 * Leer datos de la Nucleo ESCLAVA (espacios 5-8)
 * Formato esperado: 9 bytes
 * - Byte 0: espacios libres (0-4)
 * - Bytes 1-8: 4 valores uint16_t en little-endian (LDR values)
 */
void LeerDatosEsclavo(void) {
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b086      	sub	sp, #24
 8001d00:	af02      	add	r7, sp, #8
    HAL_StatusTypeDef status;

    //  AGREGAR: Pequeo delay antes de leer
    HAL_Delay(5);
 8001d02:	2005      	movs	r0, #5
 8001d04:	f000 fcea 	bl	80026dc <HAL_Delay>

    // Solicitar 9 bytes del esclavo
    status = HAL_I2C_Master_Receive(&hi2c2, (STM32_SLAVE_ADDRESS << 1),
 8001d08:	23c8      	movs	r3, #200	@ 0xc8
 8001d0a:	9300      	str	r3, [sp, #0]
 8001d0c:	2309      	movs	r3, #9
 8001d0e:	4a5c      	ldr	r2, [pc, #368]	@ (8001e80 <LeerDatosEsclavo+0x184>)
 8001d10:	2108      	movs	r1, #8
 8001d12:	485c      	ldr	r0, [pc, #368]	@ (8001e84 <LeerDatosEsclavo+0x188>)
 8001d14:	f002 f9ce 	bl	80040b4 <HAL_I2C_Master_Receive>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	70fb      	strb	r3, [r7, #3]
                                     slave_data, 9, 200);  //  Aumentar timeout a 200ms

    if (status == HAL_OK) {
 8001d1c:	78fb      	ldrb	r3, [r7, #3]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d175      	bne.n	8001e0e <LeerDatosEsclavo+0x112>
        // Parsear datos recibidos
        espaciosLibresRemoto = slave_data[0];
 8001d22:	4b57      	ldr	r3, [pc, #348]	@ (8001e80 <LeerDatosEsclavo+0x184>)
 8001d24:	781a      	ldrb	r2, [r3, #0]
 8001d26:	4b58      	ldr	r3, [pc, #352]	@ (8001e88 <LeerDatosEsclavo+0x18c>)
 8001d28:	701a      	strb	r2, [r3, #0]

        // Extraer valores LDR (little-endian: LSB primero, MSB despus)
        ldr_values_slave[0] = slave_data[1] | (slave_data[2] << 8);
 8001d2a:	4b55      	ldr	r3, [pc, #340]	@ (8001e80 <LeerDatosEsclavo+0x184>)
 8001d2c:	785b      	ldrb	r3, [r3, #1]
 8001d2e:	b21a      	sxth	r2, r3
 8001d30:	4b53      	ldr	r3, [pc, #332]	@ (8001e80 <LeerDatosEsclavo+0x184>)
 8001d32:	789b      	ldrb	r3, [r3, #2]
 8001d34:	b21b      	sxth	r3, r3
 8001d36:	021b      	lsls	r3, r3, #8
 8001d38:	b21b      	sxth	r3, r3
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	b21b      	sxth	r3, r3
 8001d3e:	b29a      	uxth	r2, r3
 8001d40:	4b52      	ldr	r3, [pc, #328]	@ (8001e8c <LeerDatosEsclavo+0x190>)
 8001d42:	801a      	strh	r2, [r3, #0]
        ldr_values_slave[1] = slave_data[3] | (slave_data[4] << 8);
 8001d44:	4b4e      	ldr	r3, [pc, #312]	@ (8001e80 <LeerDatosEsclavo+0x184>)
 8001d46:	78db      	ldrb	r3, [r3, #3]
 8001d48:	b21a      	sxth	r2, r3
 8001d4a:	4b4d      	ldr	r3, [pc, #308]	@ (8001e80 <LeerDatosEsclavo+0x184>)
 8001d4c:	791b      	ldrb	r3, [r3, #4]
 8001d4e:	b21b      	sxth	r3, r3
 8001d50:	021b      	lsls	r3, r3, #8
 8001d52:	b21b      	sxth	r3, r3
 8001d54:	4313      	orrs	r3, r2
 8001d56:	b21b      	sxth	r3, r3
 8001d58:	b29a      	uxth	r2, r3
 8001d5a:	4b4c      	ldr	r3, [pc, #304]	@ (8001e8c <LeerDatosEsclavo+0x190>)
 8001d5c:	805a      	strh	r2, [r3, #2]
        ldr_values_slave[2] = slave_data[5] | (slave_data[6] << 8);
 8001d5e:	4b48      	ldr	r3, [pc, #288]	@ (8001e80 <LeerDatosEsclavo+0x184>)
 8001d60:	795b      	ldrb	r3, [r3, #5]
 8001d62:	b21a      	sxth	r2, r3
 8001d64:	4b46      	ldr	r3, [pc, #280]	@ (8001e80 <LeerDatosEsclavo+0x184>)
 8001d66:	799b      	ldrb	r3, [r3, #6]
 8001d68:	b21b      	sxth	r3, r3
 8001d6a:	021b      	lsls	r3, r3, #8
 8001d6c:	b21b      	sxth	r3, r3
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	b21b      	sxth	r3, r3
 8001d72:	b29a      	uxth	r2, r3
 8001d74:	4b45      	ldr	r3, [pc, #276]	@ (8001e8c <LeerDatosEsclavo+0x190>)
 8001d76:	809a      	strh	r2, [r3, #4]
        ldr_values_slave[3] = slave_data[7] | (slave_data[8] << 8);
 8001d78:	4b41      	ldr	r3, [pc, #260]	@ (8001e80 <LeerDatosEsclavo+0x184>)
 8001d7a:	79db      	ldrb	r3, [r3, #7]
 8001d7c:	b21a      	sxth	r2, r3
 8001d7e:	4b40      	ldr	r3, [pc, #256]	@ (8001e80 <LeerDatosEsclavo+0x184>)
 8001d80:	7a1b      	ldrb	r3, [r3, #8]
 8001d82:	b21b      	sxth	r3, r3
 8001d84:	021b      	lsls	r3, r3, #8
 8001d86:	b21b      	sxth	r3, r3
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	b21b      	sxth	r3, r3
 8001d8c:	b29a      	uxth	r2, r3
 8001d8e:	4b3f      	ldr	r3, [pc, #252]	@ (8001e8c <LeerDatosEsclavo+0x190>)
 8001d90:	80da      	strh	r2, [r3, #6]

        //  CORREGIR: Actualizar estado segn convencin del esclavo
        // El esclavo enva: parking_status donde 0=libre, 1=ocupado
        // Pero necesitamos: estadoParqueos donde 1=libre, 0=ocupado
        for (int i = 0; i < 4; i++) {
 8001d92:	2300      	movs	r3, #0
 8001d94:	60fb      	str	r3, [r7, #12]
 8001d96:	e014      	b.n	8001dc2 <LeerDatosEsclavo+0xc6>
            if (ldr_values_slave[i] > UMBRAL_LDR) {
 8001d98:	4a3c      	ldr	r2, [pc, #240]	@ (8001e8c <LeerDatosEsclavo+0x190>)
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001da0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001da4:	d905      	bls.n	8001db2 <LeerDatosEsclavo+0xb6>
                estadoParqueos[4 + i] = 1;  // Libre (LDR alto = sin carro)
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	3304      	adds	r3, #4
 8001daa:	4a39      	ldr	r2, [pc, #228]	@ (8001e90 <LeerDatosEsclavo+0x194>)
 8001dac:	2101      	movs	r1, #1
 8001dae:	54d1      	strb	r1, [r2, r3]
 8001db0:	e004      	b.n	8001dbc <LeerDatosEsclavo+0xc0>
            } else {
                estadoParqueos[4 + i] = 0;  // Ocupado (LDR bajo = con carro)
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	3304      	adds	r3, #4
 8001db6:	4a36      	ldr	r2, [pc, #216]	@ (8001e90 <LeerDatosEsclavo+0x194>)
 8001db8:	2100      	movs	r1, #0
 8001dba:	54d1      	strb	r1, [r2, r3]
        for (int i = 0; i < 4; i++) {
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	60fb      	str	r3, [r7, #12]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	2b03      	cmp	r3, #3
 8001dc6:	dde7      	ble.n	8001d98 <LeerDatosEsclavo+0x9c>
            }
        }

        //  AGREGAR: Recalcular espaciosLibresRemoto basado en LDR
        espaciosLibresRemoto = 0;
 8001dc8:	4b2f      	ldr	r3, [pc, #188]	@ (8001e88 <LeerDatosEsclavo+0x18c>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	701a      	strb	r2, [r3, #0]
        for (int i = 4; i < 8; i++) {
 8001dce:	2304      	movs	r3, #4
 8001dd0:	60bb      	str	r3, [r7, #8]
 8001dd2:	e00e      	b.n	8001df2 <LeerDatosEsclavo+0xf6>
            if (estadoParqueos[i] == 1) espaciosLibresRemoto++;
 8001dd4:	4a2e      	ldr	r2, [pc, #184]	@ (8001e90 <LeerDatosEsclavo+0x194>)
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	4413      	add	r3, r2
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d105      	bne.n	8001dec <LeerDatosEsclavo+0xf0>
 8001de0:	4b29      	ldr	r3, [pc, #164]	@ (8001e88 <LeerDatosEsclavo+0x18c>)
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	3301      	adds	r3, #1
 8001de6:	b2da      	uxtb	r2, r3
 8001de8:	4b27      	ldr	r3, [pc, #156]	@ (8001e88 <LeerDatosEsclavo+0x18c>)
 8001dea:	701a      	strb	r2, [r3, #0]
        for (int i = 4; i < 8; i++) {
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	3301      	adds	r3, #1
 8001df0:	60bb      	str	r3, [r7, #8]
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	2b07      	cmp	r3, #7
 8001df6:	dded      	ble.n	8001dd4 <LeerDatosEsclavo+0xd8>
        }

        if (slave_error) {
 8001df8:	4b26      	ldr	r3, [pc, #152]	@ (8001e94 <LeerDatosEsclavo+0x198>)
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d03a      	beq.n	8001e76 <LeerDatosEsclavo+0x17a>
            printf("[OK] Comunicacin con Nucleo esclava restaurada\r\n");
 8001e00:	4825      	ldr	r0, [pc, #148]	@ (8001e98 <LeerDatosEsclavo+0x19c>)
 8001e02:	f007 fb13 	bl	800942c <puts>
            slave_error = false;
 8001e06:	4b23      	ldr	r3, [pc, #140]	@ (8001e94 <LeerDatosEsclavo+0x198>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	701a      	strb	r2, [r3, #0]
        espaciosLibresRemoto = 0;
        for (int i = 4; i < 8; i++) {
            estadoParqueos[i] = 0;
        }
    }
}
 8001e0c:	e033      	b.n	8001e76 <LeerDatosEsclavo+0x17a>
        if (!slave_error) {
 8001e0e:	4b21      	ldr	r3, [pc, #132]	@ (8001e94 <LeerDatosEsclavo+0x198>)
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	f083 0301 	eor.w	r3, r3, #1
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d01b      	beq.n	8001e54 <LeerDatosEsclavo+0x158>
            printf("[ERROR] No se pudo leer Nucleo esclava (0x%02X) - Status: %d\r\n",
 8001e1c:	78fb      	ldrb	r3, [r7, #3]
 8001e1e:	461a      	mov	r2, r3
 8001e20:	2104      	movs	r1, #4
 8001e22:	481e      	ldr	r0, [pc, #120]	@ (8001e9c <LeerDatosEsclavo+0x1a0>)
 8001e24:	f007 fa9a 	bl	800935c <iprintf>
            if (status == HAL_TIMEOUT) {
 8001e28:	78fb      	ldrb	r3, [r7, #3]
 8001e2a:	2b03      	cmp	r3, #3
 8001e2c:	d106      	bne.n	8001e3c <LeerDatosEsclavo+0x140>
                printf("  -> Timeout: El esclavo no responde\r\n");
 8001e2e:	481c      	ldr	r0, [pc, #112]	@ (8001ea0 <LeerDatosEsclavo+0x1a4>)
 8001e30:	f007 fafc 	bl	800942c <puts>
                printf("  -> Verifica que el esclavo tenga HAL_I2C_EnableListen_IT()\r\n");
 8001e34:	481b      	ldr	r0, [pc, #108]	@ (8001ea4 <LeerDatosEsclavo+0x1a8>)
 8001e36:	f007 faf9 	bl	800942c <puts>
 8001e3a:	e008      	b.n	8001e4e <LeerDatosEsclavo+0x152>
            } else if (status == HAL_ERROR) {
 8001e3c:	78fb      	ldrb	r3, [r7, #3]
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d105      	bne.n	8001e4e <LeerDatosEsclavo+0x152>
                printf("  -> Error I2C: Code 0x%08lX\r\n", hi2c2.ErrorCode);
 8001e42:	4b10      	ldr	r3, [pc, #64]	@ (8001e84 <LeerDatosEsclavo+0x188>)
 8001e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e46:	4619      	mov	r1, r3
 8001e48:	4817      	ldr	r0, [pc, #92]	@ (8001ea8 <LeerDatosEsclavo+0x1ac>)
 8001e4a:	f007 fa87 	bl	800935c <iprintf>
            slave_error = true;
 8001e4e:	4b11      	ldr	r3, [pc, #68]	@ (8001e94 <LeerDatosEsclavo+0x198>)
 8001e50:	2201      	movs	r2, #1
 8001e52:	701a      	strb	r2, [r3, #0]
        espaciosLibresRemoto = 0;
 8001e54:	4b0c      	ldr	r3, [pc, #48]	@ (8001e88 <LeerDatosEsclavo+0x18c>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	701a      	strb	r2, [r3, #0]
        for (int i = 4; i < 8; i++) {
 8001e5a:	2304      	movs	r3, #4
 8001e5c:	607b      	str	r3, [r7, #4]
 8001e5e:	e007      	b.n	8001e70 <LeerDatosEsclavo+0x174>
            estadoParqueos[i] = 0;
 8001e60:	4a0b      	ldr	r2, [pc, #44]	@ (8001e90 <LeerDatosEsclavo+0x194>)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4413      	add	r3, r2
 8001e66:	2200      	movs	r2, #0
 8001e68:	701a      	strb	r2, [r3, #0]
        for (int i = 4; i < 8; i++) {
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	607b      	str	r3, [r7, #4]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2b07      	cmp	r3, #7
 8001e74:	ddf4      	ble.n	8001e60 <LeerDatosEsclavo+0x164>
}
 8001e76:	bf00      	nop
 8001e78:	3710      	adds	r7, #16
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	2000037c 	.word	0x2000037c
 8001e84:	20000224 	.word	0x20000224
 8001e88:	20000390 	.word	0x20000390
 8001e8c:	20000388 	.word	0x20000388
 8001e90:	20000394 	.word	0x20000394
 8001e94:	200003ac 	.word	0x200003ac
 8001e98:	0800b3bc 	.word	0x0800b3bc
 8001e9c:	0800b3f0 	.word	0x0800b3f0
 8001ea0:	0800b430 	.word	0x0800b430
 8001ea4:	0800b458 	.word	0x0800b458
 8001ea8:	0800b498 	.word	0x0800b498

08001eac <ConsolidarDatos>:

/**
 * Consolidar datos de ambas Nucleos (local + remota)
 */
void ConsolidarDatos(void) {
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
    // Calcular total de espacios libres
    espaciosLibresTotal = espaciosLibresLocal + espaciosLibresRemoto;
 8001eb2:	4b13      	ldr	r3, [pc, #76]	@ (8001f00 <ConsolidarDatos+0x54>)
 8001eb4:	781a      	ldrb	r2, [r3, #0]
 8001eb6:	4b13      	ldr	r3, [pc, #76]	@ (8001f04 <ConsolidarDatos+0x58>)
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	4413      	add	r3, r2
 8001ebc:	b2da      	uxtb	r2, r3
 8001ebe:	4b12      	ldr	r3, [pc, #72]	@ (8001f08 <ConsolidarDatos+0x5c>)
 8001ec0:	701a      	strb	r2, [r3, #0]

    // Actualizar display local con el total
    MostrarDigito(espaciosLibresTotal);
 8001ec2:	4b11      	ldr	r3, [pc, #68]	@ (8001f08 <ConsolidarDatos+0x5c>)
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7ff faca 	bl	8001460 <MostrarDigito>

    // Preparar buffer para enviar al ESP32
    // Byte 0: Total de espacios libres
    esp32_data[0] = espaciosLibresTotal;
 8001ecc:	4b0e      	ldr	r3, [pc, #56]	@ (8001f08 <ConsolidarDatos+0x5c>)
 8001ece:	781a      	ldrb	r2, [r3, #0]
 8001ed0:	4b0e      	ldr	r3, [pc, #56]	@ (8001f0c <ConsolidarDatos+0x60>)
 8001ed2:	701a      	strb	r2, [r3, #0]

    // Bytes 1-8: Estado individual de cada parqueo (0=ocupado, 1=libre)
    for (int i = 0; i < 8; i++) {
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	607b      	str	r3, [r7, #4]
 8001ed8:	e00a      	b.n	8001ef0 <ConsolidarDatos+0x44>
        esp32_data[i + 1] = estadoParqueos[i];
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	3301      	adds	r3, #1
 8001ede:	490c      	ldr	r1, [pc, #48]	@ (8001f10 <ConsolidarDatos+0x64>)
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	440a      	add	r2, r1
 8001ee4:	7811      	ldrb	r1, [r2, #0]
 8001ee6:	4a09      	ldr	r2, [pc, #36]	@ (8001f0c <ConsolidarDatos+0x60>)
 8001ee8:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < 8; i++) {
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	3301      	adds	r3, #1
 8001eee:	607b      	str	r3, [r7, #4]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2b07      	cmp	r3, #7
 8001ef4:	ddf1      	ble.n	8001eda <ConsolidarDatos+0x2e>
    }
}
 8001ef6:	bf00      	nop
 8001ef8:	bf00      	nop
 8001efa:	3708      	adds	r7, #8
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	20000378 	.word	0x20000378
 8001f04:	20000390 	.word	0x20000390
 8001f08:	20000391 	.word	0x20000391
 8001f0c:	2000039c 	.word	0x2000039c
 8001f10:	20000394 	.word	0x20000394

08001f14 <EnviarDatosESP32>:

/**
 * Enviar datos consolidados al ESP32 por I2C
 * Formato: 9 bytes (1 byte total + 8 bytes estado)
 */
void EnviarDatosESP32(void) {
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af02      	add	r7, sp, #8
    HAL_StatusTypeDef status;

    // Enviar 9 bytes al ESP32
    status = HAL_I2C_Master_Transmit(&hi2c2, (ESP32_SLAVE_ADDRESS << 1),
 8001f1a:	2364      	movs	r3, #100	@ 0x64
 8001f1c:	9300      	str	r3, [sp, #0]
 8001f1e:	2309      	movs	r3, #9
 8001f20:	4a0f      	ldr	r2, [pc, #60]	@ (8001f60 <EnviarDatosESP32+0x4c>)
 8001f22:	2150      	movs	r1, #80	@ 0x50
 8001f24:	480f      	ldr	r0, [pc, #60]	@ (8001f64 <EnviarDatosESP32+0x50>)
 8001f26:	f001 ffc7 	bl	8003eb8 <HAL_I2C_Master_Transmit>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	71fb      	strb	r3, [r7, #7]
                                      esp32_data, 9, 100);

    if (status == HAL_OK) {
 8001f2e:	79fb      	ldrb	r3, [r7, #7]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d103      	bne.n	8001f3c <EnviarDatosESP32+0x28>
        esp32_error = false;
 8001f34:	4b0c      	ldr	r3, [pc, #48]	@ (8001f68 <EnviarDatosESP32+0x54>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	701a      	strb	r2, [r3, #0]
            printf("[ERROR] No se pudo enviar datos al ESP32 (0x%02X)\r\n",
                   ESP32_SLAVE_ADDRESS);
            esp32_error = true;
        }
    }
}
 8001f3a:	e00d      	b.n	8001f58 <EnviarDatosESP32+0x44>
        if (!esp32_error) {
 8001f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f68 <EnviarDatosESP32+0x54>)
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	f083 0301 	eor.w	r3, r3, #1
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d006      	beq.n	8001f58 <EnviarDatosESP32+0x44>
            printf("[ERROR] No se pudo enviar datos al ESP32 (0x%02X)\r\n",
 8001f4a:	2128      	movs	r1, #40	@ 0x28
 8001f4c:	4807      	ldr	r0, [pc, #28]	@ (8001f6c <EnviarDatosESP32+0x58>)
 8001f4e:	f007 fa05 	bl	800935c <iprintf>
            esp32_error = true;
 8001f52:	4b05      	ldr	r3, [pc, #20]	@ (8001f68 <EnviarDatosESP32+0x54>)
 8001f54:	2201      	movs	r2, #1
 8001f56:	701a      	strb	r2, [r3, #0]
}
 8001f58:	bf00      	nop
 8001f5a:	3708      	adds	r7, #8
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	2000039c 	.word	0x2000039c
 8001f64:	20000224 	.word	0x20000224
 8001f68:	200003ad 	.word	0x200003ad
 8001f6c:	0800b4b8 	.word	0x0800b4b8

08001f70 <EnviarDatosNucleoEsclava>:

void EnviarDatosNucleoEsclava(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b086      	sub	sp, #24
 8001f74:	af02      	add	r7, sp, #8
    uint8_t packet[10];
    packet[0] = CMD_DISPLAY_UPDATE;  // 0xA1
 8001f76:	23a1      	movs	r3, #161	@ 0xa1
 8001f78:	703b      	strb	r3, [r7, #0]
    packet[1] = espaciosLibresTotal;
 8001f7a:	4b25      	ldr	r3, [pc, #148]	@ (8002010 <EnviarDatosNucleoEsclava+0xa0>)
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	707b      	strb	r3, [r7, #1]

    for (int i = 0; i < 8; i++) {
 8001f80:	2300      	movs	r3, #0
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	e00c      	b.n	8001fa0 <EnviarDatosNucleoEsclava+0x30>
        packet[2 + i] = estadoParqueos[i]; // 1=libre, 0=ocupado
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	3302      	adds	r3, #2
 8001f8a:	4922      	ldr	r1, [pc, #136]	@ (8002014 <EnviarDatosNucleoEsclava+0xa4>)
 8001f8c:	68fa      	ldr	r2, [r7, #12]
 8001f8e:	440a      	add	r2, r1
 8001f90:	7812      	ldrb	r2, [r2, #0]
 8001f92:	3310      	adds	r3, #16
 8001f94:	443b      	add	r3, r7
 8001f96:	f803 2c10 	strb.w	r2, [r3, #-16]
    for (int i = 0; i < 8; i++) {
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	60fb      	str	r3, [r7, #12]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	2b07      	cmp	r3, #7
 8001fa4:	ddef      	ble.n	8001f86 <EnviarDatosNucleoEsclava+0x16>
    }

    //  AGREGAR: Delay antes de enviar
    HAL_Delay(5);
 8001fa6:	2005      	movs	r0, #5
 8001fa8:	f000 fb98 	bl	80026dc <HAL_Delay>

    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&hi2c2,
 8001fac:	463a      	mov	r2, r7
 8001fae:	23c8      	movs	r3, #200	@ 0xc8
 8001fb0:	9300      	str	r3, [sp, #0]
 8001fb2:	230a      	movs	r3, #10
 8001fb4:	2108      	movs	r1, #8
 8001fb6:	4818      	ldr	r0, [pc, #96]	@ (8002018 <EnviarDatosNucleoEsclava+0xa8>)
 8001fb8:	f001 ff7e 	bl	8003eb8 <HAL_I2C_Master_Transmit>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	72fb      	strb	r3, [r7, #11]
                                                        (STM32_SLAVE_ADDRESS << 1),
                                                        packet,
                                                        sizeof(packet),
                                                        200);  //  Timeout 200ms

    if (status != HAL_OK) {
 8001fc0:	7afb      	ldrb	r3, [r7, #11]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d015      	beq.n	8001ff2 <EnviarDatosNucleoEsclava+0x82>
        if (!slave_error) {
 8001fc6:	4b15      	ldr	r3, [pc, #84]	@ (800201c <EnviarDatosNucleoEsclava+0xac>)
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	f083 0301 	eor.w	r3, r3, #1
 8001fce:	b2db      	uxtb	r3, r3
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d018      	beq.n	8002006 <EnviarDatosNucleoEsclava+0x96>
            printf("[ERROR] No se pudo enviar CMD_DISPLAY_UPDATE a Nucleo esclava (0x%02X)\r\n",
 8001fd4:	2104      	movs	r1, #4
 8001fd6:	4812      	ldr	r0, [pc, #72]	@ (8002020 <EnviarDatosNucleoEsclava+0xb0>)
 8001fd8:	f007 f9c0 	bl	800935c <iprintf>
                   STM32_SLAVE_ADDRESS);
            printf("  -> Status: %d, ErrorCode: 0x%08lX\r\n", status, hi2c2.ErrorCode);
 8001fdc:	7afb      	ldrb	r3, [r7, #11]
 8001fde:	4a0e      	ldr	r2, [pc, #56]	@ (8002018 <EnviarDatosNucleoEsclava+0xa8>)
 8001fe0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	480f      	ldr	r0, [pc, #60]	@ (8002024 <EnviarDatosNucleoEsclava+0xb4>)
 8001fe6:	f007 f9b9 	bl	800935c <iprintf>
            slave_error = true;
 8001fea:	4b0c      	ldr	r3, [pc, #48]	@ (800201c <EnviarDatosNucleoEsclava+0xac>)
 8001fec:	2201      	movs	r2, #1
 8001fee:	701a      	strb	r2, [r3, #0]
        if (slave_error) {
            printf("[OK] Envo de comandos restaurado\r\n");
            slave_error = false;
        }
    }
}
 8001ff0:	e009      	b.n	8002006 <EnviarDatosNucleoEsclava+0x96>
        if (slave_error) {
 8001ff2:	4b0a      	ldr	r3, [pc, #40]	@ (800201c <EnviarDatosNucleoEsclava+0xac>)
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d005      	beq.n	8002006 <EnviarDatosNucleoEsclava+0x96>
            printf("[OK] Envo de comandos restaurado\r\n");
 8001ffa:	480b      	ldr	r0, [pc, #44]	@ (8002028 <EnviarDatosNucleoEsclava+0xb8>)
 8001ffc:	f007 fa16 	bl	800942c <puts>
            slave_error = false;
 8002000:	4b06      	ldr	r3, [pc, #24]	@ (800201c <EnviarDatosNucleoEsclava+0xac>)
 8002002:	2200      	movs	r2, #0
 8002004:	701a      	strb	r2, [r3, #0]
}
 8002006:	bf00      	nop
 8002008:	3710      	adds	r7, #16
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	20000391 	.word	0x20000391
 8002014:	20000394 	.word	0x20000394
 8002018:	20000224 	.word	0x20000224
 800201c:	200003ac 	.word	0x200003ac
 8002020:	0800b4ec 	.word	0x0800b4ec
 8002024:	0800b538 	.word	0x0800b538
 8002028:	0800b560 	.word	0x0800b560

0800202c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002030:	b672      	cpsid	i
}
 8002032:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002034:	bf00      	nop
 8002036:	e7fd      	b.n	8002034 <Error_Handler+0x8>

08002038 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800203e:	2300      	movs	r3, #0
 8002040:	607b      	str	r3, [r7, #4]
 8002042:	4b10      	ldr	r3, [pc, #64]	@ (8002084 <HAL_MspInit+0x4c>)
 8002044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002046:	4a0f      	ldr	r2, [pc, #60]	@ (8002084 <HAL_MspInit+0x4c>)
 8002048:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800204c:	6453      	str	r3, [r2, #68]	@ 0x44
 800204e:	4b0d      	ldr	r3, [pc, #52]	@ (8002084 <HAL_MspInit+0x4c>)
 8002050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002052:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002056:	607b      	str	r3, [r7, #4]
 8002058:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800205a:	2300      	movs	r3, #0
 800205c:	603b      	str	r3, [r7, #0]
 800205e:	4b09      	ldr	r3, [pc, #36]	@ (8002084 <HAL_MspInit+0x4c>)
 8002060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002062:	4a08      	ldr	r2, [pc, #32]	@ (8002084 <HAL_MspInit+0x4c>)
 8002064:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002068:	6413      	str	r3, [r2, #64]	@ 0x40
 800206a:	4b06      	ldr	r3, [pc, #24]	@ (8002084 <HAL_MspInit+0x4c>)
 800206c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002072:	603b      	str	r3, [r7, #0]
 8002074:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002076:	2007      	movs	r0, #7
 8002078:	f001 f834 	bl	80030e4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800207c:	bf00      	nop
 800207e:	3708      	adds	r7, #8
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}
 8002084:	40023800 	.word	0x40023800

08002088 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b08a      	sub	sp, #40	@ 0x28
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002090:	f107 0314 	add.w	r3, r7, #20
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	605a      	str	r2, [r3, #4]
 800209a:	609a      	str	r2, [r3, #8]
 800209c:	60da      	str	r2, [r3, #12]
 800209e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a17      	ldr	r2, [pc, #92]	@ (8002104 <HAL_ADC_MspInit+0x7c>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d127      	bne.n	80020fa <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	613b      	str	r3, [r7, #16]
 80020ae:	4b16      	ldr	r3, [pc, #88]	@ (8002108 <HAL_ADC_MspInit+0x80>)
 80020b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b2:	4a15      	ldr	r2, [pc, #84]	@ (8002108 <HAL_ADC_MspInit+0x80>)
 80020b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80020ba:	4b13      	ldr	r3, [pc, #76]	@ (8002108 <HAL_ADC_MspInit+0x80>)
 80020bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020c2:	613b      	str	r3, [r7, #16]
 80020c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	60fb      	str	r3, [r7, #12]
 80020ca:	4b0f      	ldr	r3, [pc, #60]	@ (8002108 <HAL_ADC_MspInit+0x80>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ce:	4a0e      	ldr	r2, [pc, #56]	@ (8002108 <HAL_ADC_MspInit+0x80>)
 80020d0:	f043 0301 	orr.w	r3, r3, #1
 80020d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002108 <HAL_ADC_MspInit+0x80>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020da:	f003 0301 	and.w	r3, r3, #1
 80020de:	60fb      	str	r3, [r7, #12]
 80020e0:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6;
 80020e2:	2353      	movs	r3, #83	@ 0x53
 80020e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020e6:	2303      	movs	r3, #3
 80020e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ea:	2300      	movs	r3, #0
 80020ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ee:	f107 0314 	add.w	r3, r7, #20
 80020f2:	4619      	mov	r1, r3
 80020f4:	4805      	ldr	r0, [pc, #20]	@ (800210c <HAL_ADC_MspInit+0x84>)
 80020f6:	f001 fbd7 	bl	80038a8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80020fa:	bf00      	nop
 80020fc:	3728      	adds	r7, #40	@ 0x28
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40012000 	.word	0x40012000
 8002108:	40023800 	.word	0x40023800
 800210c:	40020000 	.word	0x40020000

08002110 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b08a      	sub	sp, #40	@ 0x28
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002118:	f107 0314 	add.w	r3, r7, #20
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]
 8002120:	605a      	str	r2, [r3, #4]
 8002122:	609a      	str	r2, [r3, #8]
 8002124:	60da      	str	r2, [r3, #12]
 8002126:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a31      	ldr	r2, [pc, #196]	@ (80021f4 <HAL_I2C_MspInit+0xe4>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d15b      	bne.n	80021ea <HAL_I2C_MspInit+0xda>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	613b      	str	r3, [r7, #16]
 8002136:	4b30      	ldr	r3, [pc, #192]	@ (80021f8 <HAL_I2C_MspInit+0xe8>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213a:	4a2f      	ldr	r2, [pc, #188]	@ (80021f8 <HAL_I2C_MspInit+0xe8>)
 800213c:	f043 0302 	orr.w	r3, r3, #2
 8002140:	6313      	str	r3, [r2, #48]	@ 0x30
 8002142:	4b2d      	ldr	r3, [pc, #180]	@ (80021f8 <HAL_I2C_MspInit+0xe8>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002146:	f003 0302 	and.w	r3, r3, #2
 800214a:	613b      	str	r3, [r7, #16]
 800214c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800214e:	2300      	movs	r3, #0
 8002150:	60fb      	str	r3, [r7, #12]
 8002152:	4b29      	ldr	r3, [pc, #164]	@ (80021f8 <HAL_I2C_MspInit+0xe8>)
 8002154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002156:	4a28      	ldr	r2, [pc, #160]	@ (80021f8 <HAL_I2C_MspInit+0xe8>)
 8002158:	f043 0304 	orr.w	r3, r3, #4
 800215c:	6313      	str	r3, [r2, #48]	@ 0x30
 800215e:	4b26      	ldr	r3, [pc, #152]	@ (80021f8 <HAL_I2C_MspInit+0xe8>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002162:	f003 0304 	and.w	r3, r3, #4
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PC12     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800216a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800216e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002170:	2312      	movs	r3, #18
 8002172:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002174:	2300      	movs	r3, #0
 8002176:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002178:	2303      	movs	r3, #3
 800217a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800217c:	2304      	movs	r3, #4
 800217e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002180:	f107 0314 	add.w	r3, r7, #20
 8002184:	4619      	mov	r1, r3
 8002186:	481d      	ldr	r0, [pc, #116]	@ (80021fc <HAL_I2C_MspInit+0xec>)
 8002188:	f001 fb8e 	bl	80038a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800218c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002190:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002192:	2312      	movs	r3, #18
 8002194:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002196:	2300      	movs	r3, #0
 8002198:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800219a:	2303      	movs	r3, #3
 800219c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800219e:	2304      	movs	r3, #4
 80021a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021a2:	f107 0314 	add.w	r3, r7, #20
 80021a6:	4619      	mov	r1, r3
 80021a8:	4815      	ldr	r0, [pc, #84]	@ (8002200 <HAL_I2C_MspInit+0xf0>)
 80021aa:	f001 fb7d 	bl	80038a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80021ae:	2300      	movs	r3, #0
 80021b0:	60bb      	str	r3, [r7, #8]
 80021b2:	4b11      	ldr	r3, [pc, #68]	@ (80021f8 <HAL_I2C_MspInit+0xe8>)
 80021b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b6:	4a10      	ldr	r2, [pc, #64]	@ (80021f8 <HAL_I2C_MspInit+0xe8>)
 80021b8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80021bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80021be:	4b0e      	ldr	r3, [pc, #56]	@ (80021f8 <HAL_I2C_MspInit+0xe8>)
 80021c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021c6:	60bb      	str	r3, [r7, #8]
 80021c8:	68bb      	ldr	r3, [r7, #8]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 80021ca:	2200      	movs	r2, #0
 80021cc:	2100      	movs	r1, #0
 80021ce:	2021      	movs	r0, #33	@ 0x21
 80021d0:	f000 ff93 	bl	80030fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80021d4:	2021      	movs	r0, #33	@ 0x21
 80021d6:	f000 ffac 	bl	8003132 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 80021da:	2200      	movs	r2, #0
 80021dc:	2100      	movs	r1, #0
 80021de:	2022      	movs	r0, #34	@ 0x22
 80021e0:	f000 ff8b 	bl	80030fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 80021e4:	2022      	movs	r0, #34	@ 0x22
 80021e6:	f000 ffa4 	bl	8003132 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80021ea:	bf00      	nop
 80021ec:	3728      	adds	r7, #40	@ 0x28
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40005800 	.word	0x40005800
 80021f8:	40023800 	.word	0x40023800
 80021fc:	40020400 	.word	0x40020400
 8002200:	40020800 	.word	0x40020800

08002204 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a26      	ldr	r2, [pc, #152]	@ (80022ac <HAL_TIM_Base_MspInit+0xa8>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d146      	bne.n	80022a4 <HAL_TIM_Base_MspInit+0xa0>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	60fb      	str	r3, [r7, #12]
 800221a:	4b25      	ldr	r3, [pc, #148]	@ (80022b0 <HAL_TIM_Base_MspInit+0xac>)
 800221c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800221e:	4a24      	ldr	r2, [pc, #144]	@ (80022b0 <HAL_TIM_Base_MspInit+0xac>)
 8002220:	f043 0301 	orr.w	r3, r3, #1
 8002224:	6453      	str	r3, [r2, #68]	@ 0x44
 8002226:	4b22      	ldr	r3, [pc, #136]	@ (80022b0 <HAL_TIM_Base_MspInit+0xac>)
 8002228:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800222a:	f003 0301 	and.w	r3, r3, #1
 800222e:	60fb      	str	r3, [r7, #12]
 8002230:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream1;
 8002232:	4b20      	ldr	r3, [pc, #128]	@ (80022b4 <HAL_TIM_Base_MspInit+0xb0>)
 8002234:	4a20      	ldr	r2, [pc, #128]	@ (80022b8 <HAL_TIM_Base_MspInit+0xb4>)
 8002236:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8002238:	4b1e      	ldr	r3, [pc, #120]	@ (80022b4 <HAL_TIM_Base_MspInit+0xb0>)
 800223a:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800223e:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002240:	4b1c      	ldr	r3, [pc, #112]	@ (80022b4 <HAL_TIM_Base_MspInit+0xb0>)
 8002242:	2240      	movs	r2, #64	@ 0x40
 8002244:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002246:	4b1b      	ldr	r3, [pc, #108]	@ (80022b4 <HAL_TIM_Base_MspInit+0xb0>)
 8002248:	2200      	movs	r2, #0
 800224a:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800224c:	4b19      	ldr	r3, [pc, #100]	@ (80022b4 <HAL_TIM_Base_MspInit+0xb0>)
 800224e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002252:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002254:	4b17      	ldr	r3, [pc, #92]	@ (80022b4 <HAL_TIM_Base_MspInit+0xb0>)
 8002256:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800225a:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800225c:	4b15      	ldr	r3, [pc, #84]	@ (80022b4 <HAL_TIM_Base_MspInit+0xb0>)
 800225e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002262:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8002264:	4b13      	ldr	r3, [pc, #76]	@ (80022b4 <HAL_TIM_Base_MspInit+0xb0>)
 8002266:	2200      	movs	r2, #0
 8002268:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800226a:	4b12      	ldr	r3, [pc, #72]	@ (80022b4 <HAL_TIM_Base_MspInit+0xb0>)
 800226c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002270:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002272:	4b10      	ldr	r3, [pc, #64]	@ (80022b4 <HAL_TIM_Base_MspInit+0xb0>)
 8002274:	2200      	movs	r2, #0
 8002276:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8002278:	480e      	ldr	r0, [pc, #56]	@ (80022b4 <HAL_TIM_Base_MspInit+0xb0>)
 800227a:	f000 ff75 	bl	8003168 <HAL_DMA_Init>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <HAL_TIM_Base_MspInit+0x84>
    {
      Error_Handler();
 8002284:	f7ff fed2 	bl	800202c <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	4a0a      	ldr	r2, [pc, #40]	@ (80022b4 <HAL_TIM_Base_MspInit+0xb0>)
 800228c:	625a      	str	r2, [r3, #36]	@ 0x24
 800228e:	4a09      	ldr	r2, [pc, #36]	@ (80022b4 <HAL_TIM_Base_MspInit+0xb0>)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002294:	2200      	movs	r2, #0
 8002296:	2100      	movs	r1, #0
 8002298:	201b      	movs	r0, #27
 800229a:	f000 ff2e 	bl	80030fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800229e:	201b      	movs	r0, #27
 80022a0:	f000 ff47 	bl	8003132 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80022a4:	bf00      	nop
 80022a6:	3710      	adds	r7, #16
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	40010000 	.word	0x40010000
 80022b0:	40023800 	.word	0x40023800
 80022b4:	200002c0 	.word	0x200002c0
 80022b8:	40026428 	.word	0x40026428

080022bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b088      	sub	sp, #32
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c4:	f107 030c 	add.w	r3, r7, #12
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
 80022cc:	605a      	str	r2, [r3, #4]
 80022ce:	609a      	str	r2, [r3, #8]
 80022d0:	60da      	str	r2, [r3, #12]
 80022d2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a12      	ldr	r2, [pc, #72]	@ (8002324 <HAL_TIM_MspPostInit+0x68>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d11e      	bne.n	800231c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022de:	2300      	movs	r3, #0
 80022e0:	60bb      	str	r3, [r7, #8]
 80022e2:	4b11      	ldr	r3, [pc, #68]	@ (8002328 <HAL_TIM_MspPostInit+0x6c>)
 80022e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e6:	4a10      	ldr	r2, [pc, #64]	@ (8002328 <HAL_TIM_MspPostInit+0x6c>)
 80022e8:	f043 0301 	orr.w	r3, r3, #1
 80022ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002328 <HAL_TIM_MspPostInit+0x6c>)
 80022f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f2:	f003 0301 	and.w	r3, r3, #1
 80022f6:	60bb      	str	r3, [r7, #8]
 80022f8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80022fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022fe:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002300:	2302      	movs	r3, #2
 8002302:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002304:	2300      	movs	r3, #0
 8002306:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002308:	2300      	movs	r3, #0
 800230a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800230c:	2301      	movs	r3, #1
 800230e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002310:	f107 030c 	add.w	r3, r7, #12
 8002314:	4619      	mov	r1, r3
 8002316:	4805      	ldr	r0, [pc, #20]	@ (800232c <HAL_TIM_MspPostInit+0x70>)
 8002318:	f001 fac6 	bl	80038a8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800231c:	bf00      	nop
 800231e:	3720      	adds	r7, #32
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	40010000 	.word	0x40010000
 8002328:	40023800 	.word	0x40023800
 800232c:	40020000 	.word	0x40020000

08002330 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b08a      	sub	sp, #40	@ 0x28
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002338:	f107 0314 	add.w	r3, r7, #20
 800233c:	2200      	movs	r2, #0
 800233e:	601a      	str	r2, [r3, #0]
 8002340:	605a      	str	r2, [r3, #4]
 8002342:	609a      	str	r2, [r3, #8]
 8002344:	60da      	str	r2, [r3, #12]
 8002346:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a19      	ldr	r2, [pc, #100]	@ (80023b4 <HAL_UART_MspInit+0x84>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d12b      	bne.n	80023aa <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002352:	2300      	movs	r3, #0
 8002354:	613b      	str	r3, [r7, #16]
 8002356:	4b18      	ldr	r3, [pc, #96]	@ (80023b8 <HAL_UART_MspInit+0x88>)
 8002358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235a:	4a17      	ldr	r2, [pc, #92]	@ (80023b8 <HAL_UART_MspInit+0x88>)
 800235c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002360:	6413      	str	r3, [r2, #64]	@ 0x40
 8002362:	4b15      	ldr	r3, [pc, #84]	@ (80023b8 <HAL_UART_MspInit+0x88>)
 8002364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800236a:	613b      	str	r3, [r7, #16]
 800236c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800236e:	2300      	movs	r3, #0
 8002370:	60fb      	str	r3, [r7, #12]
 8002372:	4b11      	ldr	r3, [pc, #68]	@ (80023b8 <HAL_UART_MspInit+0x88>)
 8002374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002376:	4a10      	ldr	r2, [pc, #64]	@ (80023b8 <HAL_UART_MspInit+0x88>)
 8002378:	f043 0301 	orr.w	r3, r3, #1
 800237c:	6313      	str	r3, [r2, #48]	@ 0x30
 800237e:	4b0e      	ldr	r3, [pc, #56]	@ (80023b8 <HAL_UART_MspInit+0x88>)
 8002380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002382:	f003 0301 	and.w	r3, r3, #1
 8002386:	60fb      	str	r3, [r7, #12]
 8002388:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800238a:	230c      	movs	r3, #12
 800238c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800238e:	2302      	movs	r3, #2
 8002390:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002392:	2300      	movs	r3, #0
 8002394:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002396:	2303      	movs	r3, #3
 8002398:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800239a:	2307      	movs	r3, #7
 800239c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800239e:	f107 0314 	add.w	r3, r7, #20
 80023a2:	4619      	mov	r1, r3
 80023a4:	4805      	ldr	r0, [pc, #20]	@ (80023bc <HAL_UART_MspInit+0x8c>)
 80023a6:	f001 fa7f 	bl	80038a8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80023aa:	bf00      	nop
 80023ac:	3728      	adds	r7, #40	@ 0x28
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	40004400 	.word	0x40004400
 80023b8:	40023800 	.word	0x40023800
 80023bc:	40020000 	.word	0x40020000

080023c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023c4:	bf00      	nop
 80023c6:	e7fd      	b.n	80023c4 <NMI_Handler+0x4>

080023c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023cc:	bf00      	nop
 80023ce:	e7fd      	b.n	80023cc <HardFault_Handler+0x4>

080023d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023d4:	bf00      	nop
 80023d6:	e7fd      	b.n	80023d4 <MemManage_Handler+0x4>

080023d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023dc:	bf00      	nop
 80023de:	e7fd      	b.n	80023dc <BusFault_Handler+0x4>

080023e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023e4:	bf00      	nop
 80023e6:	e7fd      	b.n	80023e4 <UsageFault_Handler+0x4>

080023e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023ec:	bf00      	nop
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr

080023f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023f6:	b480      	push	{r7}
 80023f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023fa:	bf00      	nop
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr

08002404 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002408:	bf00      	nop
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr

08002412 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002412:	b580      	push	{r7, lr}
 8002414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002416:	f000 f941 	bl	800269c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800241a:	bf00      	nop
 800241c:	bd80      	pop	{r7, pc}
	...

08002420 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002424:	4802      	ldr	r0, [pc, #8]	@ (8002430 <TIM1_CC_IRQHandler+0x10>)
 8002426:	f005 fb4d 	bl	8007ac4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800242a:	bf00      	nop
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	20000278 	.word	0x20000278

08002434 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8002438:	4802      	ldr	r0, [pc, #8]	@ (8002444 <I2C2_EV_IRQHandler+0x10>)
 800243a:	f002 f99b 	bl	8004774 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 800243e:	bf00      	nop
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	20000224 	.word	0x20000224

08002448 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 800244c:	4802      	ldr	r0, [pc, #8]	@ (8002458 <I2C2_ER_IRQHandler+0x10>)
 800244e:	f002 fb02 	bl	8004a56 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8002452:	bf00      	nop
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	20000224 	.word	0x20000224

0800245c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8002460:	4802      	ldr	r0, [pc, #8]	@ (800246c <DMA2_Stream1_IRQHandler+0x10>)
 8002462:	f000 ffa9 	bl	80033b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002466:	bf00      	nop
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	200002c0 	.word	0x200002c0

08002470 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b086      	sub	sp, #24
 8002474:	af00      	add	r7, sp, #0
 8002476:	60f8      	str	r0, [r7, #12]
 8002478:	60b9      	str	r1, [r7, #8]
 800247a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800247c:	2300      	movs	r3, #0
 800247e:	617b      	str	r3, [r7, #20]
 8002480:	e00a      	b.n	8002498 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002482:	f3af 8000 	nop.w
 8002486:	4601      	mov	r1, r0
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	1c5a      	adds	r2, r3, #1
 800248c:	60ba      	str	r2, [r7, #8]
 800248e:	b2ca      	uxtb	r2, r1
 8002490:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	3301      	adds	r3, #1
 8002496:	617b      	str	r3, [r7, #20]
 8002498:	697a      	ldr	r2, [r7, #20]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	429a      	cmp	r2, r3
 800249e:	dbf0      	blt.n	8002482 <_read+0x12>
  }

  return len;
 80024a0:	687b      	ldr	r3, [r7, #4]
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3718      	adds	r7, #24
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <_close>:
  }
  return len;
}

int _close(int file)
{
 80024aa:	b480      	push	{r7}
 80024ac:	b083      	sub	sp, #12
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	370c      	adds	r7, #12
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr

080024c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024c2:	b480      	push	{r7}
 80024c4:	b083      	sub	sp, #12
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	6078      	str	r0, [r7, #4]
 80024ca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024d2:	605a      	str	r2, [r3, #4]
  return 0;
 80024d4:	2300      	movs	r3, #0
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	370c      	adds	r7, #12
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr

080024e2 <_isatty>:

int _isatty(int file)
{
 80024e2:	b480      	push	{r7}
 80024e4:	b083      	sub	sp, #12
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024ea:	2301      	movs	r3, #1
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b085      	sub	sp, #20
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	60b9      	str	r1, [r7, #8]
 8002502:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002504:	2300      	movs	r3, #0
}
 8002506:	4618      	mov	r0, r3
 8002508:	3714      	adds	r7, #20
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
	...

08002514 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b086      	sub	sp, #24
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800251c:	4a14      	ldr	r2, [pc, #80]	@ (8002570 <_sbrk+0x5c>)
 800251e:	4b15      	ldr	r3, [pc, #84]	@ (8002574 <_sbrk+0x60>)
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002528:	4b13      	ldr	r3, [pc, #76]	@ (8002578 <_sbrk+0x64>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d102      	bne.n	8002536 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002530:	4b11      	ldr	r3, [pc, #68]	@ (8002578 <_sbrk+0x64>)
 8002532:	4a12      	ldr	r2, [pc, #72]	@ (800257c <_sbrk+0x68>)
 8002534:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002536:	4b10      	ldr	r3, [pc, #64]	@ (8002578 <_sbrk+0x64>)
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4413      	add	r3, r2
 800253e:	693a      	ldr	r2, [r7, #16]
 8002540:	429a      	cmp	r2, r3
 8002542:	d207      	bcs.n	8002554 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002544:	f007 f8a0 	bl	8009688 <__errno>
 8002548:	4603      	mov	r3, r0
 800254a:	220c      	movs	r2, #12
 800254c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800254e:	f04f 33ff 	mov.w	r3, #4294967295
 8002552:	e009      	b.n	8002568 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002554:	4b08      	ldr	r3, [pc, #32]	@ (8002578 <_sbrk+0x64>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800255a:	4b07      	ldr	r3, [pc, #28]	@ (8002578 <_sbrk+0x64>)
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4413      	add	r3, r2
 8002562:	4a05      	ldr	r2, [pc, #20]	@ (8002578 <_sbrk+0x64>)
 8002564:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002566:	68fb      	ldr	r3, [r7, #12]
}
 8002568:	4618      	mov	r0, r3
 800256a:	3718      	adds	r7, #24
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	20020000 	.word	0x20020000
 8002574:	00000400 	.word	0x00000400
 8002578:	200003b0 	.word	0x200003b0
 800257c:	20000508 	.word	0x20000508

08002580 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002584:	4b06      	ldr	r3, [pc, #24]	@ (80025a0 <SystemInit+0x20>)
 8002586:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800258a:	4a05      	ldr	r2, [pc, #20]	@ (80025a0 <SystemInit+0x20>)
 800258c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002590:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002594:	bf00      	nop
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	e000ed00 	.word	0xe000ed00

080025a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80025a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80025dc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80025a8:	f7ff ffea 	bl	8002580 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025ac:	480c      	ldr	r0, [pc, #48]	@ (80025e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025ae:	490d      	ldr	r1, [pc, #52]	@ (80025e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025b0:	4a0d      	ldr	r2, [pc, #52]	@ (80025e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025b4:	e002      	b.n	80025bc <LoopCopyDataInit>

080025b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025ba:	3304      	adds	r3, #4

080025bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025c0:	d3f9      	bcc.n	80025b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025c2:	4a0a      	ldr	r2, [pc, #40]	@ (80025ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80025c4:	4c0a      	ldr	r4, [pc, #40]	@ (80025f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80025c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025c8:	e001      	b.n	80025ce <LoopFillZerobss>

080025ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025cc:	3204      	adds	r2, #4

080025ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025d0:	d3fb      	bcc.n	80025ca <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80025d2:	f007 f85f 	bl	8009694 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025d6:	f7fe ffa7 	bl	8001528 <main>
  bx  lr    
 80025da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80025dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80025e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025e4:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80025e8:	0800b628 	.word	0x0800b628
  ldr r2, =_sbss
 80025ec:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80025f0:	20000504 	.word	0x20000504

080025f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025f4:	e7fe      	b.n	80025f4 <ADC_IRQHandler>
	...

080025f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80025fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002638 <HAL_Init+0x40>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a0d      	ldr	r2, [pc, #52]	@ (8002638 <HAL_Init+0x40>)
 8002602:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002606:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002608:	4b0b      	ldr	r3, [pc, #44]	@ (8002638 <HAL_Init+0x40>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a0a      	ldr	r2, [pc, #40]	@ (8002638 <HAL_Init+0x40>)
 800260e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002612:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002614:	4b08      	ldr	r3, [pc, #32]	@ (8002638 <HAL_Init+0x40>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a07      	ldr	r2, [pc, #28]	@ (8002638 <HAL_Init+0x40>)
 800261a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800261e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002620:	2003      	movs	r0, #3
 8002622:	f000 fd5f 	bl	80030e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002626:	2000      	movs	r0, #0
 8002628:	f000 f808 	bl	800263c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800262c:	f7ff fd04 	bl	8002038 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	40023c00 	.word	0x40023c00

0800263c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002644:	4b12      	ldr	r3, [pc, #72]	@ (8002690 <HAL_InitTick+0x54>)
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	4b12      	ldr	r3, [pc, #72]	@ (8002694 <HAL_InitTick+0x58>)
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	4619      	mov	r1, r3
 800264e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002652:	fbb3 f3f1 	udiv	r3, r3, r1
 8002656:	fbb2 f3f3 	udiv	r3, r2, r3
 800265a:	4618      	mov	r0, r3
 800265c:	f000 fd77 	bl	800314e <HAL_SYSTICK_Config>
 8002660:	4603      	mov	r3, r0
 8002662:	2b00      	cmp	r3, #0
 8002664:	d001      	beq.n	800266a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e00e      	b.n	8002688 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2b0f      	cmp	r3, #15
 800266e:	d80a      	bhi.n	8002686 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002670:	2200      	movs	r2, #0
 8002672:	6879      	ldr	r1, [r7, #4]
 8002674:	f04f 30ff 	mov.w	r0, #4294967295
 8002678:	f000 fd3f 	bl	80030fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800267c:	4a06      	ldr	r2, [pc, #24]	@ (8002698 <HAL_InitTick+0x5c>)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002682:	2300      	movs	r3, #0
 8002684:	e000      	b.n	8002688 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
}
 8002688:	4618      	mov	r0, r3
 800268a:	3708      	adds	r7, #8
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	20000010 	.word	0x20000010
 8002694:	20000018 	.word	0x20000018
 8002698:	20000014 	.word	0x20000014

0800269c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800269c:	b480      	push	{r7}
 800269e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026a0:	4b06      	ldr	r3, [pc, #24]	@ (80026bc <HAL_IncTick+0x20>)
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	461a      	mov	r2, r3
 80026a6:	4b06      	ldr	r3, [pc, #24]	@ (80026c0 <HAL_IncTick+0x24>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4413      	add	r3, r2
 80026ac:	4a04      	ldr	r2, [pc, #16]	@ (80026c0 <HAL_IncTick+0x24>)
 80026ae:	6013      	str	r3, [r2, #0]
}
 80026b0:	bf00      	nop
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	20000018 	.word	0x20000018
 80026c0:	200003b4 	.word	0x200003b4

080026c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
  return uwTick;
 80026c8:	4b03      	ldr	r3, [pc, #12]	@ (80026d8 <HAL_GetTick+0x14>)
 80026ca:	681b      	ldr	r3, [r3, #0]
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr
 80026d6:	bf00      	nop
 80026d8:	200003b4 	.word	0x200003b4

080026dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026e4:	f7ff ffee 	bl	80026c4 <HAL_GetTick>
 80026e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026f4:	d005      	beq.n	8002702 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002720 <HAL_Delay+0x44>)
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	461a      	mov	r2, r3
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	4413      	add	r3, r2
 8002700:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002702:	bf00      	nop
 8002704:	f7ff ffde 	bl	80026c4 <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	68fa      	ldr	r2, [r7, #12]
 8002710:	429a      	cmp	r2, r3
 8002712:	d8f7      	bhi.n	8002704 <HAL_Delay+0x28>
  {
  }
}
 8002714:	bf00      	nop
 8002716:	bf00      	nop
 8002718:	3710      	adds	r7, #16
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	20000018 	.word	0x20000018

08002724 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b084      	sub	sp, #16
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800272c:	2300      	movs	r3, #0
 800272e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d101      	bne.n	800273a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e033      	b.n	80027a2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273e:	2b00      	cmp	r3, #0
 8002740:	d109      	bne.n	8002756 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f7ff fca0 	bl	8002088 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2200      	movs	r2, #0
 8002752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275a:	f003 0310 	and.w	r3, r3, #16
 800275e:	2b00      	cmp	r3, #0
 8002760:	d118      	bne.n	8002794 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002766:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800276a:	f023 0302 	bic.w	r3, r3, #2
 800276e:	f043 0202 	orr.w	r2, r3, #2
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f000 fae8 	bl	8002d4c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2200      	movs	r2, #0
 8002780:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002786:	f023 0303 	bic.w	r3, r3, #3
 800278a:	f043 0201 	orr.w	r2, r3, #1
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	641a      	str	r2, [r3, #64]	@ 0x40
 8002792:	e001      	b.n	8002798 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2200      	movs	r2, #0
 800279c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80027a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3710      	adds	r7, #16
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
	...

080027ac <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80027b4:	2300      	movs	r3, #0
 80027b6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d101      	bne.n	80027c6 <HAL_ADC_Start+0x1a>
 80027c2:	2302      	movs	r3, #2
 80027c4:	e0b2      	b.n	800292c <HAL_ADC_Start+0x180>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2201      	movs	r2, #1
 80027ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	f003 0301 	and.w	r3, r3, #1
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d018      	beq.n	800280e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	689a      	ldr	r2, [r3, #8]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f042 0201 	orr.w	r2, r2, #1
 80027ea:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80027ec:	4b52      	ldr	r3, [pc, #328]	@ (8002938 <HAL_ADC_Start+0x18c>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a52      	ldr	r2, [pc, #328]	@ (800293c <HAL_ADC_Start+0x190>)
 80027f2:	fba2 2303 	umull	r2, r3, r2, r3
 80027f6:	0c9a      	lsrs	r2, r3, #18
 80027f8:	4613      	mov	r3, r2
 80027fa:	005b      	lsls	r3, r3, #1
 80027fc:	4413      	add	r3, r2
 80027fe:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002800:	e002      	b.n	8002808 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	3b01      	subs	r3, #1
 8002806:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d1f9      	bne.n	8002802 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f003 0301 	and.w	r3, r3, #1
 8002818:	2b01      	cmp	r3, #1
 800281a:	d17a      	bne.n	8002912 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002820:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002824:	f023 0301 	bic.w	r3, r3, #1
 8002828:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800283a:	2b00      	cmp	r3, #0
 800283c:	d007      	beq.n	800284e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002842:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002846:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002852:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002856:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800285a:	d106      	bne.n	800286a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002860:	f023 0206 	bic.w	r2, r3, #6
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	645a      	str	r2, [r3, #68]	@ 0x44
 8002868:	e002      	b.n	8002870 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002878:	4b31      	ldr	r3, [pc, #196]	@ (8002940 <HAL_ADC_Start+0x194>)
 800287a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002884:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	f003 031f 	and.w	r3, r3, #31
 800288e:	2b00      	cmp	r3, #0
 8002890:	d12a      	bne.n	80028e8 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a2b      	ldr	r2, [pc, #172]	@ (8002944 <HAL_ADC_Start+0x198>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d015      	beq.n	80028c8 <HAL_ADC_Start+0x11c>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a29      	ldr	r2, [pc, #164]	@ (8002948 <HAL_ADC_Start+0x19c>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d105      	bne.n	80028b2 <HAL_ADC_Start+0x106>
 80028a6:	4b26      	ldr	r3, [pc, #152]	@ (8002940 <HAL_ADC_Start+0x194>)
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	f003 031f 	and.w	r3, r3, #31
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d00a      	beq.n	80028c8 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a25      	ldr	r2, [pc, #148]	@ (800294c <HAL_ADC_Start+0x1a0>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d136      	bne.n	800292a <HAL_ADC_Start+0x17e>
 80028bc:	4b20      	ldr	r3, [pc, #128]	@ (8002940 <HAL_ADC_Start+0x194>)
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f003 0310 	and.w	r3, r3, #16
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d130      	bne.n	800292a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d129      	bne.n	800292a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	689a      	ldr	r2, [r3, #8]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80028e4:	609a      	str	r2, [r3, #8]
 80028e6:	e020      	b.n	800292a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a15      	ldr	r2, [pc, #84]	@ (8002944 <HAL_ADC_Start+0x198>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d11b      	bne.n	800292a <HAL_ADC_Start+0x17e>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d114      	bne.n	800292a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	689a      	ldr	r2, [r3, #8]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800290e:	609a      	str	r2, [r3, #8]
 8002910:	e00b      	b.n	800292a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002916:	f043 0210 	orr.w	r2, r3, #16
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002922:	f043 0201 	orr.w	r2, r3, #1
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800292a:	2300      	movs	r3, #0
}
 800292c:	4618      	mov	r0, r3
 800292e:	3714      	adds	r7, #20
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr
 8002938:	20000010 	.word	0x20000010
 800293c:	431bde83 	.word	0x431bde83
 8002940:	40012300 	.word	0x40012300
 8002944:	40012000 	.word	0x40012000
 8002948:	40012100 	.word	0x40012100
 800294c:	40012200 	.word	0x40012200

08002950 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800295e:	2b01      	cmp	r3, #1
 8002960:	d101      	bne.n	8002966 <HAL_ADC_Stop+0x16>
 8002962:	2302      	movs	r3, #2
 8002964:	e021      	b.n	80029aa <HAL_ADC_Stop+0x5a>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2201      	movs	r2, #1
 800296a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	689a      	ldr	r2, [r3, #8]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f022 0201 	bic.w	r2, r2, #1
 800297c:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	f003 0301 	and.w	r3, r3, #1
 8002988:	2b00      	cmp	r3, #0
 800298a:	d109      	bne.n	80029a0 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002990:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002994:	f023 0301 	bic.w	r3, r3, #1
 8002998:	f043 0201 	orr.w	r2, r3, #1
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2200      	movs	r2, #0
 80029a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80029a8:	2300      	movs	r3, #0
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr

080029b6 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80029b6:	b580      	push	{r7, lr}
 80029b8:	b084      	sub	sp, #16
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
 80029be:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80029c0:	2300      	movs	r3, #0
 80029c2:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029d2:	d113      	bne.n	80029fc <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80029de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029e2:	d10b      	bne.n	80029fc <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e8:	f043 0220 	orr.w	r2, r3, #32
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e063      	b.n	8002ac4 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80029fc:	f7ff fe62 	bl	80026c4 <HAL_GetTick>
 8002a00:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002a02:	e021      	b.n	8002a48 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a0a:	d01d      	beq.n	8002a48 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d007      	beq.n	8002a22 <HAL_ADC_PollForConversion+0x6c>
 8002a12:	f7ff fe57 	bl	80026c4 <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d212      	bcs.n	8002a48 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 0302 	and.w	r3, r3, #2
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d00b      	beq.n	8002a48 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a34:	f043 0204 	orr.w	r2, r3, #4
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002a44:	2303      	movs	r3, #3
 8002a46:	e03d      	b.n	8002ac4 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d1d6      	bne.n	8002a04 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f06f 0212 	mvn.w	r2, #18
 8002a5e:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a64:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d123      	bne.n	8002ac2 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d11f      	bne.n	8002ac2 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a88:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d006      	beq.n	8002a9e <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d111      	bne.n	8002ac2 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d105      	bne.n	8002ac2 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aba:	f043 0201 	orr.w	r2, r3, #1
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002ac2:	2300      	movs	r3, #0
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3710      	adds	r7, #16
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
	...

08002ae8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b085      	sub	sp, #20
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002af2:	2300      	movs	r3, #0
 8002af4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d101      	bne.n	8002b04 <HAL_ADC_ConfigChannel+0x1c>
 8002b00:	2302      	movs	r3, #2
 8002b02:	e113      	b.n	8002d2c <HAL_ADC_ConfigChannel+0x244>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2b09      	cmp	r3, #9
 8002b12:	d925      	bls.n	8002b60 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	68d9      	ldr	r1, [r3, #12]
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	b29b      	uxth	r3, r3
 8002b20:	461a      	mov	r2, r3
 8002b22:	4613      	mov	r3, r2
 8002b24:	005b      	lsls	r3, r3, #1
 8002b26:	4413      	add	r3, r2
 8002b28:	3b1e      	subs	r3, #30
 8002b2a:	2207      	movs	r2, #7
 8002b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b30:	43da      	mvns	r2, r3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	400a      	ands	r2, r1
 8002b38:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	68d9      	ldr	r1, [r3, #12]
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	689a      	ldr	r2, [r3, #8]
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	b29b      	uxth	r3, r3
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	005b      	lsls	r3, r3, #1
 8002b50:	4403      	add	r3, r0
 8002b52:	3b1e      	subs	r3, #30
 8002b54:	409a      	lsls	r2, r3
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	60da      	str	r2, [r3, #12]
 8002b5e:	e022      	b.n	8002ba6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	6919      	ldr	r1, [r3, #16]
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	b29b      	uxth	r3, r3
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	4613      	mov	r3, r2
 8002b70:	005b      	lsls	r3, r3, #1
 8002b72:	4413      	add	r3, r2
 8002b74:	2207      	movs	r2, #7
 8002b76:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7a:	43da      	mvns	r2, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	400a      	ands	r2, r1
 8002b82:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	6919      	ldr	r1, [r3, #16]
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	689a      	ldr	r2, [r3, #8]
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	b29b      	uxth	r3, r3
 8002b94:	4618      	mov	r0, r3
 8002b96:	4603      	mov	r3, r0
 8002b98:	005b      	lsls	r3, r3, #1
 8002b9a:	4403      	add	r3, r0
 8002b9c:	409a      	lsls	r2, r3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	430a      	orrs	r2, r1
 8002ba4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	2b06      	cmp	r3, #6
 8002bac:	d824      	bhi.n	8002bf8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685a      	ldr	r2, [r3, #4]
 8002bb8:	4613      	mov	r3, r2
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	4413      	add	r3, r2
 8002bbe:	3b05      	subs	r3, #5
 8002bc0:	221f      	movs	r2, #31
 8002bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc6:	43da      	mvns	r2, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	400a      	ands	r2, r1
 8002bce:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	4618      	mov	r0, r3
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	685a      	ldr	r2, [r3, #4]
 8002be2:	4613      	mov	r3, r2
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	4413      	add	r3, r2
 8002be8:	3b05      	subs	r3, #5
 8002bea:	fa00 f203 	lsl.w	r2, r0, r3
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bf6:	e04c      	b.n	8002c92 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	2b0c      	cmp	r3, #12
 8002bfe:	d824      	bhi.n	8002c4a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	685a      	ldr	r2, [r3, #4]
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	4413      	add	r3, r2
 8002c10:	3b23      	subs	r3, #35	@ 0x23
 8002c12:	221f      	movs	r2, #31
 8002c14:	fa02 f303 	lsl.w	r3, r2, r3
 8002c18:	43da      	mvns	r2, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	400a      	ands	r2, r1
 8002c20:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	b29b      	uxth	r3, r3
 8002c2e:	4618      	mov	r0, r3
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	685a      	ldr	r2, [r3, #4]
 8002c34:	4613      	mov	r3, r2
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	4413      	add	r3, r2
 8002c3a:	3b23      	subs	r3, #35	@ 0x23
 8002c3c:	fa00 f203 	lsl.w	r2, r0, r3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	430a      	orrs	r2, r1
 8002c46:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c48:	e023      	b.n	8002c92 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	685a      	ldr	r2, [r3, #4]
 8002c54:	4613      	mov	r3, r2
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	4413      	add	r3, r2
 8002c5a:	3b41      	subs	r3, #65	@ 0x41
 8002c5c:	221f      	movs	r2, #31
 8002c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c62:	43da      	mvns	r2, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	400a      	ands	r2, r1
 8002c6a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	b29b      	uxth	r3, r3
 8002c78:	4618      	mov	r0, r3
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	685a      	ldr	r2, [r3, #4]
 8002c7e:	4613      	mov	r3, r2
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	4413      	add	r3, r2
 8002c84:	3b41      	subs	r3, #65	@ 0x41
 8002c86:	fa00 f203 	lsl.w	r2, r0, r3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	430a      	orrs	r2, r1
 8002c90:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c92:	4b29      	ldr	r3, [pc, #164]	@ (8002d38 <HAL_ADC_ConfigChannel+0x250>)
 8002c94:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a28      	ldr	r2, [pc, #160]	@ (8002d3c <HAL_ADC_ConfigChannel+0x254>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d10f      	bne.n	8002cc0 <HAL_ADC_ConfigChannel+0x1d8>
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2b12      	cmp	r3, #18
 8002ca6:	d10b      	bne.n	8002cc0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a1d      	ldr	r2, [pc, #116]	@ (8002d3c <HAL_ADC_ConfigChannel+0x254>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d12b      	bne.n	8002d22 <HAL_ADC_ConfigChannel+0x23a>
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a1c      	ldr	r2, [pc, #112]	@ (8002d40 <HAL_ADC_ConfigChannel+0x258>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d003      	beq.n	8002cdc <HAL_ADC_ConfigChannel+0x1f4>
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2b11      	cmp	r3, #17
 8002cda:	d122      	bne.n	8002d22 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a11      	ldr	r2, [pc, #68]	@ (8002d40 <HAL_ADC_ConfigChannel+0x258>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d111      	bne.n	8002d22 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002cfe:	4b11      	ldr	r3, [pc, #68]	@ (8002d44 <HAL_ADC_ConfigChannel+0x25c>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a11      	ldr	r2, [pc, #68]	@ (8002d48 <HAL_ADC_ConfigChannel+0x260>)
 8002d04:	fba2 2303 	umull	r2, r3, r2, r3
 8002d08:	0c9a      	lsrs	r2, r3, #18
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	4413      	add	r3, r2
 8002d10:	005b      	lsls	r3, r3, #1
 8002d12:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002d14:	e002      	b.n	8002d1c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	3b01      	subs	r3, #1
 8002d1a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d1f9      	bne.n	8002d16 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3714      	adds	r7, #20
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr
 8002d38:	40012300 	.word	0x40012300
 8002d3c:	40012000 	.word	0x40012000
 8002d40:	10000012 	.word	0x10000012
 8002d44:	20000010 	.word	0x20000010
 8002d48:	431bde83 	.word	0x431bde83

08002d4c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b085      	sub	sp, #20
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d54:	4b79      	ldr	r3, [pc, #484]	@ (8002f3c <ADC_Init+0x1f0>)
 8002d56:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	685a      	ldr	r2, [r3, #4]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	431a      	orrs	r2, r3
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	685a      	ldr	r2, [r3, #4]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d80:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	6859      	ldr	r1, [r3, #4]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	691b      	ldr	r3, [r3, #16]
 8002d8c:	021a      	lsls	r2, r3, #8
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	430a      	orrs	r2, r1
 8002d94:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	685a      	ldr	r2, [r3, #4]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002da4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	6859      	ldr	r1, [r3, #4]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689a      	ldr	r2, [r3, #8]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	430a      	orrs	r2, r1
 8002db6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	689a      	ldr	r2, [r3, #8]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002dc6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	6899      	ldr	r1, [r3, #8]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	68da      	ldr	r2, [r3, #12]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	430a      	orrs	r2, r1
 8002dd8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dde:	4a58      	ldr	r2, [pc, #352]	@ (8002f40 <ADC_Init+0x1f4>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d022      	beq.n	8002e2a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	689a      	ldr	r2, [r3, #8]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002df2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	6899      	ldr	r1, [r3, #8]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	430a      	orrs	r2, r1
 8002e04:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689a      	ldr	r2, [r3, #8]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002e14:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	6899      	ldr	r1, [r3, #8]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	430a      	orrs	r2, r1
 8002e26:	609a      	str	r2, [r3, #8]
 8002e28:	e00f      	b.n	8002e4a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	689a      	ldr	r2, [r3, #8]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002e38:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	689a      	ldr	r2, [r3, #8]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002e48:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	689a      	ldr	r2, [r3, #8]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f022 0202 	bic.w	r2, r2, #2
 8002e58:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	6899      	ldr	r1, [r3, #8]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	7e1b      	ldrb	r3, [r3, #24]
 8002e64:	005a      	lsls	r2, r3, #1
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d01b      	beq.n	8002eb0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	685a      	ldr	r2, [r3, #4]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e86:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	685a      	ldr	r2, [r3, #4]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002e96:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	6859      	ldr	r1, [r3, #4]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea2:	3b01      	subs	r3, #1
 8002ea4:	035a      	lsls	r2, r3, #13
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	605a      	str	r2, [r3, #4]
 8002eae:	e007      	b.n	8002ec0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	685a      	ldr	r2, [r3, #4]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ebe:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002ece:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	69db      	ldr	r3, [r3, #28]
 8002eda:	3b01      	subs	r3, #1
 8002edc:	051a      	lsls	r2, r3, #20
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	689a      	ldr	r2, [r3, #8]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002ef4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	6899      	ldr	r1, [r3, #8]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002f02:	025a      	lsls	r2, r3, #9
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	689a      	ldr	r2, [r3, #8]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f1a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	6899      	ldr	r1, [r3, #8]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	695b      	ldr	r3, [r3, #20]
 8002f26:	029a      	lsls	r2, r3, #10
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	430a      	orrs	r2, r1
 8002f2e:	609a      	str	r2, [r3, #8]
}
 8002f30:	bf00      	nop
 8002f32:	3714      	adds	r7, #20
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr
 8002f3c:	40012300 	.word	0x40012300
 8002f40:	0f000001 	.word	0x0f000001

08002f44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b085      	sub	sp, #20
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f003 0307 	and.w	r3, r3, #7
 8002f52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f54:	4b0c      	ldr	r3, [pc, #48]	@ (8002f88 <__NVIC_SetPriorityGrouping+0x44>)
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f5a:	68ba      	ldr	r2, [r7, #8]
 8002f5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f60:	4013      	ands	r3, r2
 8002f62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f6c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f76:	4a04      	ldr	r2, [pc, #16]	@ (8002f88 <__NVIC_SetPriorityGrouping+0x44>)
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	60d3      	str	r3, [r2, #12]
}
 8002f7c:	bf00      	nop
 8002f7e:	3714      	adds	r7, #20
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr
 8002f88:	e000ed00 	.word	0xe000ed00

08002f8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f90:	4b04      	ldr	r3, [pc, #16]	@ (8002fa4 <__NVIC_GetPriorityGrouping+0x18>)
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	0a1b      	lsrs	r3, r3, #8
 8002f96:	f003 0307 	and.w	r3, r3, #7
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr
 8002fa4:	e000ed00 	.word	0xe000ed00

08002fa8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	4603      	mov	r3, r0
 8002fb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	db0b      	blt.n	8002fd2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fba:	79fb      	ldrb	r3, [r7, #7]
 8002fbc:	f003 021f 	and.w	r2, r3, #31
 8002fc0:	4907      	ldr	r1, [pc, #28]	@ (8002fe0 <__NVIC_EnableIRQ+0x38>)
 8002fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc6:	095b      	lsrs	r3, r3, #5
 8002fc8:	2001      	movs	r0, #1
 8002fca:	fa00 f202 	lsl.w	r2, r0, r2
 8002fce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002fd2:	bf00      	nop
 8002fd4:	370c      	adds	r7, #12
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr
 8002fde:	bf00      	nop
 8002fe0:	e000e100 	.word	0xe000e100

08002fe4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b083      	sub	sp, #12
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	4603      	mov	r3, r0
 8002fec:	6039      	str	r1, [r7, #0]
 8002fee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ff0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	db0a      	blt.n	800300e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	b2da      	uxtb	r2, r3
 8002ffc:	490c      	ldr	r1, [pc, #48]	@ (8003030 <__NVIC_SetPriority+0x4c>)
 8002ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003002:	0112      	lsls	r2, r2, #4
 8003004:	b2d2      	uxtb	r2, r2
 8003006:	440b      	add	r3, r1
 8003008:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800300c:	e00a      	b.n	8003024 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	b2da      	uxtb	r2, r3
 8003012:	4908      	ldr	r1, [pc, #32]	@ (8003034 <__NVIC_SetPriority+0x50>)
 8003014:	79fb      	ldrb	r3, [r7, #7]
 8003016:	f003 030f 	and.w	r3, r3, #15
 800301a:	3b04      	subs	r3, #4
 800301c:	0112      	lsls	r2, r2, #4
 800301e:	b2d2      	uxtb	r2, r2
 8003020:	440b      	add	r3, r1
 8003022:	761a      	strb	r2, [r3, #24]
}
 8003024:	bf00      	nop
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr
 8003030:	e000e100 	.word	0xe000e100
 8003034:	e000ed00 	.word	0xe000ed00

08003038 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003038:	b480      	push	{r7}
 800303a:	b089      	sub	sp, #36	@ 0x24
 800303c:	af00      	add	r7, sp, #0
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f003 0307 	and.w	r3, r3, #7
 800304a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	f1c3 0307 	rsb	r3, r3, #7
 8003052:	2b04      	cmp	r3, #4
 8003054:	bf28      	it	cs
 8003056:	2304      	movcs	r3, #4
 8003058:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	3304      	adds	r3, #4
 800305e:	2b06      	cmp	r3, #6
 8003060:	d902      	bls.n	8003068 <NVIC_EncodePriority+0x30>
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	3b03      	subs	r3, #3
 8003066:	e000      	b.n	800306a <NVIC_EncodePriority+0x32>
 8003068:	2300      	movs	r3, #0
 800306a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800306c:	f04f 32ff 	mov.w	r2, #4294967295
 8003070:	69bb      	ldr	r3, [r7, #24]
 8003072:	fa02 f303 	lsl.w	r3, r2, r3
 8003076:	43da      	mvns	r2, r3
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	401a      	ands	r2, r3
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003080:	f04f 31ff 	mov.w	r1, #4294967295
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	fa01 f303 	lsl.w	r3, r1, r3
 800308a:	43d9      	mvns	r1, r3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003090:	4313      	orrs	r3, r2
         );
}
 8003092:	4618      	mov	r0, r3
 8003094:	3724      	adds	r7, #36	@ 0x24
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
	...

080030a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	3b01      	subs	r3, #1
 80030ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030b0:	d301      	bcc.n	80030b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030b2:	2301      	movs	r3, #1
 80030b4:	e00f      	b.n	80030d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030b6:	4a0a      	ldr	r2, [pc, #40]	@ (80030e0 <SysTick_Config+0x40>)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	3b01      	subs	r3, #1
 80030bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030be:	210f      	movs	r1, #15
 80030c0:	f04f 30ff 	mov.w	r0, #4294967295
 80030c4:	f7ff ff8e 	bl	8002fe4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030c8:	4b05      	ldr	r3, [pc, #20]	@ (80030e0 <SysTick_Config+0x40>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030ce:	4b04      	ldr	r3, [pc, #16]	@ (80030e0 <SysTick_Config+0x40>)
 80030d0:	2207      	movs	r2, #7
 80030d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030d4:	2300      	movs	r3, #0
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3708      	adds	r7, #8
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	e000e010 	.word	0xe000e010

080030e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f7ff ff29 	bl	8002f44 <__NVIC_SetPriorityGrouping>
}
 80030f2:	bf00      	nop
 80030f4:	3708      	adds	r7, #8
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}

080030fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030fa:	b580      	push	{r7, lr}
 80030fc:	b086      	sub	sp, #24
 80030fe:	af00      	add	r7, sp, #0
 8003100:	4603      	mov	r3, r0
 8003102:	60b9      	str	r1, [r7, #8]
 8003104:	607a      	str	r2, [r7, #4]
 8003106:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003108:	2300      	movs	r3, #0
 800310a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800310c:	f7ff ff3e 	bl	8002f8c <__NVIC_GetPriorityGrouping>
 8003110:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	68b9      	ldr	r1, [r7, #8]
 8003116:	6978      	ldr	r0, [r7, #20]
 8003118:	f7ff ff8e 	bl	8003038 <NVIC_EncodePriority>
 800311c:	4602      	mov	r2, r0
 800311e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003122:	4611      	mov	r1, r2
 8003124:	4618      	mov	r0, r3
 8003126:	f7ff ff5d 	bl	8002fe4 <__NVIC_SetPriority>
}
 800312a:	bf00      	nop
 800312c:	3718      	adds	r7, #24
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	b082      	sub	sp, #8
 8003136:	af00      	add	r7, sp, #0
 8003138:	4603      	mov	r3, r0
 800313a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800313c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff ff31 	bl	8002fa8 <__NVIC_EnableIRQ>
}
 8003146:	bf00      	nop
 8003148:	3708      	adds	r7, #8
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}

0800314e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800314e:	b580      	push	{r7, lr}
 8003150:	b082      	sub	sp, #8
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f7ff ffa2 	bl	80030a0 <SysTick_Config>
 800315c:	4603      	mov	r3, r0
}
 800315e:	4618      	mov	r0, r3
 8003160:	3708      	adds	r7, #8
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
	...

08003168 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b086      	sub	sp, #24
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003170:	2300      	movs	r3, #0
 8003172:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003174:	f7ff faa6 	bl	80026c4 <HAL_GetTick>
 8003178:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d101      	bne.n	8003184 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e099      	b.n	80032b8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2202      	movs	r2, #2
 8003188:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2200      	movs	r2, #0
 8003190:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f022 0201 	bic.w	r2, r2, #1
 80031a2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031a4:	e00f      	b.n	80031c6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031a6:	f7ff fa8d 	bl	80026c4 <HAL_GetTick>
 80031aa:	4602      	mov	r2, r0
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	1ad3      	subs	r3, r2, r3
 80031b0:	2b05      	cmp	r3, #5
 80031b2:	d908      	bls.n	80031c6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2220      	movs	r2, #32
 80031b8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2203      	movs	r2, #3
 80031be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e078      	b.n	80032b8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0301 	and.w	r3, r3, #1
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d1e8      	bne.n	80031a6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80031dc:	697a      	ldr	r2, [r7, #20]
 80031de:	4b38      	ldr	r3, [pc, #224]	@ (80032c0 <HAL_DMA_Init+0x158>)
 80031e0:	4013      	ands	r3, r2
 80031e2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	685a      	ldr	r2, [r3, #4]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	691b      	ldr	r3, [r3, #16]
 80031f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	699b      	ldr	r3, [r3, #24]
 8003204:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800320a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a1b      	ldr	r3, [r3, #32]
 8003210:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003212:	697a      	ldr	r2, [r7, #20]
 8003214:	4313      	orrs	r3, r2
 8003216:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800321c:	2b04      	cmp	r3, #4
 800321e:	d107      	bne.n	8003230 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003228:	4313      	orrs	r3, r2
 800322a:	697a      	ldr	r2, [r7, #20]
 800322c:	4313      	orrs	r3, r2
 800322e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	697a      	ldr	r2, [r7, #20]
 8003236:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	695b      	ldr	r3, [r3, #20]
 800323e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	f023 0307 	bic.w	r3, r3, #7
 8003246:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800324c:	697a      	ldr	r2, [r7, #20]
 800324e:	4313      	orrs	r3, r2
 8003250:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003256:	2b04      	cmp	r3, #4
 8003258:	d117      	bne.n	800328a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800325e:	697a      	ldr	r2, [r7, #20]
 8003260:	4313      	orrs	r3, r2
 8003262:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003268:	2b00      	cmp	r3, #0
 800326a:	d00e      	beq.n	800328a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	f000 fa9f 	bl	80037b0 <DMA_CheckFifoParam>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d008      	beq.n	800328a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2240      	movs	r2, #64	@ 0x40
 800327c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2201      	movs	r2, #1
 8003282:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003286:	2301      	movs	r3, #1
 8003288:	e016      	b.n	80032b8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	697a      	ldr	r2, [r7, #20]
 8003290:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f000 fa56 	bl	8003744 <DMA_CalcBaseAndBitshift>
 8003298:	4603      	mov	r3, r0
 800329a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032a0:	223f      	movs	r2, #63	@ 0x3f
 80032a2:	409a      	lsls	r2, r3
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2201      	movs	r2, #1
 80032b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3718      	adds	r7, #24
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	f010803f 	.word	0xf010803f

080032c4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b086      	sub	sp, #24
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	60b9      	str	r1, [r7, #8]
 80032ce:	607a      	str	r2, [r7, #4]
 80032d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032d2:	2300      	movs	r3, #0
 80032d4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032da:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d101      	bne.n	80032ea <HAL_DMA_Start_IT+0x26>
 80032e6:	2302      	movs	r3, #2
 80032e8:	e040      	b.n	800336c <HAL_DMA_Start_IT+0xa8>
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2201      	movs	r2, #1
 80032ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d12f      	bne.n	800335e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2202      	movs	r2, #2
 8003302:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2200      	movs	r2, #0
 800330a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	68b9      	ldr	r1, [r7, #8]
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f000 f9e8 	bl	80036e8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800331c:	223f      	movs	r2, #63	@ 0x3f
 800331e:	409a      	lsls	r2, r3
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f042 0216 	orr.w	r2, r2, #22
 8003332:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003338:	2b00      	cmp	r3, #0
 800333a:	d007      	beq.n	800334c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f042 0208 	orr.w	r2, r2, #8
 800334a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f042 0201 	orr.w	r2, r2, #1
 800335a:	601a      	str	r2, [r3, #0]
 800335c:	e005      	b.n	800336a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003366:	2302      	movs	r3, #2
 8003368:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800336a:	7dfb      	ldrb	r3, [r7, #23]
}
 800336c:	4618      	mov	r0, r3
 800336e:	3718      	adds	r7, #24
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003382:	b2db      	uxtb	r3, r3
 8003384:	2b02      	cmp	r3, #2
 8003386:	d004      	beq.n	8003392 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2280      	movs	r2, #128	@ 0x80
 800338c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e00c      	b.n	80033ac <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2205      	movs	r2, #5
 8003396:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f022 0201 	bic.w	r2, r2, #1
 80033a8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80033aa:	2300      	movs	r3, #0
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	370c      	adds	r7, #12
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr

080033b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b086      	sub	sp, #24
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80033c0:	2300      	movs	r3, #0
 80033c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80033c4:	4b8e      	ldr	r3, [pc, #568]	@ (8003600 <HAL_DMA_IRQHandler+0x248>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a8e      	ldr	r2, [pc, #568]	@ (8003604 <HAL_DMA_IRQHandler+0x24c>)
 80033ca:	fba2 2303 	umull	r2, r3, r2, r3
 80033ce:	0a9b      	lsrs	r3, r3, #10
 80033d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033e2:	2208      	movs	r2, #8
 80033e4:	409a      	lsls	r2, r3
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	4013      	ands	r3, r2
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d01a      	beq.n	8003424 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0304 	and.w	r3, r3, #4
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d013      	beq.n	8003424 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f022 0204 	bic.w	r2, r2, #4
 800340a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003410:	2208      	movs	r2, #8
 8003412:	409a      	lsls	r2, r3
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800341c:	f043 0201 	orr.w	r2, r3, #1
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003428:	2201      	movs	r2, #1
 800342a:	409a      	lsls	r2, r3
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	4013      	ands	r3, r2
 8003430:	2b00      	cmp	r3, #0
 8003432:	d012      	beq.n	800345a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	695b      	ldr	r3, [r3, #20]
 800343a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00b      	beq.n	800345a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003446:	2201      	movs	r2, #1
 8003448:	409a      	lsls	r2, r3
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003452:	f043 0202 	orr.w	r2, r3, #2
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800345e:	2204      	movs	r2, #4
 8003460:	409a      	lsls	r2, r3
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	4013      	ands	r3, r2
 8003466:	2b00      	cmp	r3, #0
 8003468:	d012      	beq.n	8003490 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0302 	and.w	r3, r3, #2
 8003474:	2b00      	cmp	r3, #0
 8003476:	d00b      	beq.n	8003490 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800347c:	2204      	movs	r2, #4
 800347e:	409a      	lsls	r2, r3
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003488:	f043 0204 	orr.w	r2, r3, #4
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003494:	2210      	movs	r2, #16
 8003496:	409a      	lsls	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	4013      	ands	r3, r2
 800349c:	2b00      	cmp	r3, #0
 800349e:	d043      	beq.n	8003528 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0308 	and.w	r3, r3, #8
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d03c      	beq.n	8003528 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034b2:	2210      	movs	r2, #16
 80034b4:	409a      	lsls	r2, r3
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d018      	beq.n	80034fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d108      	bne.n	80034e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d024      	beq.n	8003528 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	4798      	blx	r3
 80034e6:	e01f      	b.n	8003528 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d01b      	beq.n	8003528 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	4798      	blx	r3
 80034f8:	e016      	b.n	8003528 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003504:	2b00      	cmp	r3, #0
 8003506:	d107      	bne.n	8003518 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f022 0208 	bic.w	r2, r2, #8
 8003516:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800351c:	2b00      	cmp	r3, #0
 800351e:	d003      	beq.n	8003528 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800352c:	2220      	movs	r2, #32
 800352e:	409a      	lsls	r2, r3
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	4013      	ands	r3, r2
 8003534:	2b00      	cmp	r3, #0
 8003536:	f000 808f 	beq.w	8003658 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0310 	and.w	r3, r3, #16
 8003544:	2b00      	cmp	r3, #0
 8003546:	f000 8087 	beq.w	8003658 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800354e:	2220      	movs	r2, #32
 8003550:	409a      	lsls	r2, r3
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b05      	cmp	r3, #5
 8003560:	d136      	bne.n	80035d0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f022 0216 	bic.w	r2, r2, #22
 8003570:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	695a      	ldr	r2, [r3, #20]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003580:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003586:	2b00      	cmp	r3, #0
 8003588:	d103      	bne.n	8003592 <HAL_DMA_IRQHandler+0x1da>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800358e:	2b00      	cmp	r3, #0
 8003590:	d007      	beq.n	80035a2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f022 0208 	bic.w	r2, r2, #8
 80035a0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a6:	223f      	movs	r2, #63	@ 0x3f
 80035a8:	409a      	lsls	r2, r3
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2201      	movs	r2, #1
 80035b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d07e      	beq.n	80036c4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	4798      	blx	r3
        }
        return;
 80035ce:	e079      	b.n	80036c4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d01d      	beq.n	800361a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d10d      	bne.n	8003608 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d031      	beq.n	8003658 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	4798      	blx	r3
 80035fc:	e02c      	b.n	8003658 <HAL_DMA_IRQHandler+0x2a0>
 80035fe:	bf00      	nop
 8003600:	20000010 	.word	0x20000010
 8003604:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800360c:	2b00      	cmp	r3, #0
 800360e:	d023      	beq.n	8003658 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003614:	6878      	ldr	r0, [r7, #4]
 8003616:	4798      	blx	r3
 8003618:	e01e      	b.n	8003658 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003624:	2b00      	cmp	r3, #0
 8003626:	d10f      	bne.n	8003648 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f022 0210 	bic.w	r2, r2, #16
 8003636:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2200      	movs	r2, #0
 8003644:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800364c:	2b00      	cmp	r3, #0
 800364e:	d003      	beq.n	8003658 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003654:	6878      	ldr	r0, [r7, #4]
 8003656:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800365c:	2b00      	cmp	r3, #0
 800365e:	d032      	beq.n	80036c6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003664:	f003 0301 	and.w	r3, r3, #1
 8003668:	2b00      	cmp	r3, #0
 800366a:	d022      	beq.n	80036b2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2205      	movs	r2, #5
 8003670:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f022 0201 	bic.w	r2, r2, #1
 8003682:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	3301      	adds	r3, #1
 8003688:	60bb      	str	r3, [r7, #8]
 800368a:	697a      	ldr	r2, [r7, #20]
 800368c:	429a      	cmp	r2, r3
 800368e:	d307      	bcc.n	80036a0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0301 	and.w	r3, r3, #1
 800369a:	2b00      	cmp	r3, #0
 800369c:	d1f2      	bne.n	8003684 <HAL_DMA_IRQHandler+0x2cc>
 800369e:	e000      	b.n	80036a2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80036a0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2201      	movs	r2, #1
 80036a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2200      	movs	r2, #0
 80036ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d005      	beq.n	80036c6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	4798      	blx	r3
 80036c2:	e000      	b.n	80036c6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80036c4:	bf00      	nop
    }
  }
}
 80036c6:	3718      	adds	r7, #24
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}

080036cc <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036da:	b2db      	uxtb	r3, r3
}
 80036dc:	4618      	mov	r0, r3
 80036de:	370c      	adds	r7, #12
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr

080036e8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b085      	sub	sp, #20
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	60f8      	str	r0, [r7, #12]
 80036f0:	60b9      	str	r1, [r7, #8]
 80036f2:	607a      	str	r2, [r7, #4]
 80036f4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003704:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	683a      	ldr	r2, [r7, #0]
 800370c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	2b40      	cmp	r3, #64	@ 0x40
 8003714:	d108      	bne.n	8003728 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	687a      	ldr	r2, [r7, #4]
 800371c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	68ba      	ldr	r2, [r7, #8]
 8003724:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003726:	e007      	b.n	8003738 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	68ba      	ldr	r2, [r7, #8]
 800372e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	60da      	str	r2, [r3, #12]
}
 8003738:	bf00      	nop
 800373a:	3714      	adds	r7, #20
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr

08003744 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003744:	b480      	push	{r7}
 8003746:	b085      	sub	sp, #20
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	b2db      	uxtb	r3, r3
 8003752:	3b10      	subs	r3, #16
 8003754:	4a14      	ldr	r2, [pc, #80]	@ (80037a8 <DMA_CalcBaseAndBitshift+0x64>)
 8003756:	fba2 2303 	umull	r2, r3, r2, r3
 800375a:	091b      	lsrs	r3, r3, #4
 800375c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800375e:	4a13      	ldr	r2, [pc, #76]	@ (80037ac <DMA_CalcBaseAndBitshift+0x68>)
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	4413      	add	r3, r2
 8003764:	781b      	ldrb	r3, [r3, #0]
 8003766:	461a      	mov	r2, r3
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2b03      	cmp	r3, #3
 8003770:	d909      	bls.n	8003786 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800377a:	f023 0303 	bic.w	r3, r3, #3
 800377e:	1d1a      	adds	r2, r3, #4
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	659a      	str	r2, [r3, #88]	@ 0x58
 8003784:	e007      	b.n	8003796 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800378e:	f023 0303 	bic.w	r3, r3, #3
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800379a:	4618      	mov	r0, r3
 800379c:	3714      	adds	r7, #20
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr
 80037a6:	bf00      	nop
 80037a8:	aaaaaaab 	.word	0xaaaaaaab
 80037ac:	0800b59c 	.word	0x0800b59c

080037b0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b085      	sub	sp, #20
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037b8:	2300      	movs	r3, #0
 80037ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	699b      	ldr	r3, [r3, #24]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d11f      	bne.n	800380a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	2b03      	cmp	r3, #3
 80037ce:	d856      	bhi.n	800387e <DMA_CheckFifoParam+0xce>
 80037d0:	a201      	add	r2, pc, #4	@ (adr r2, 80037d8 <DMA_CheckFifoParam+0x28>)
 80037d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037d6:	bf00      	nop
 80037d8:	080037e9 	.word	0x080037e9
 80037dc:	080037fb 	.word	0x080037fb
 80037e0:	080037e9 	.word	0x080037e9
 80037e4:	0800387f 	.word	0x0800387f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d046      	beq.n	8003882 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037f8:	e043      	b.n	8003882 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037fe:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003802:	d140      	bne.n	8003886 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003808:	e03d      	b.n	8003886 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003812:	d121      	bne.n	8003858 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	2b03      	cmp	r3, #3
 8003818:	d837      	bhi.n	800388a <DMA_CheckFifoParam+0xda>
 800381a:	a201      	add	r2, pc, #4	@ (adr r2, 8003820 <DMA_CheckFifoParam+0x70>)
 800381c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003820:	08003831 	.word	0x08003831
 8003824:	08003837 	.word	0x08003837
 8003828:	08003831 	.word	0x08003831
 800382c:	08003849 	.word	0x08003849
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	73fb      	strb	r3, [r7, #15]
      break;
 8003834:	e030      	b.n	8003898 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800383a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d025      	beq.n	800388e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003846:	e022      	b.n	800388e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800384c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003850:	d11f      	bne.n	8003892 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003856:	e01c      	b.n	8003892 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	2b02      	cmp	r3, #2
 800385c:	d903      	bls.n	8003866 <DMA_CheckFifoParam+0xb6>
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	2b03      	cmp	r3, #3
 8003862:	d003      	beq.n	800386c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003864:	e018      	b.n	8003898 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	73fb      	strb	r3, [r7, #15]
      break;
 800386a:	e015      	b.n	8003898 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003870:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003874:	2b00      	cmp	r3, #0
 8003876:	d00e      	beq.n	8003896 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	73fb      	strb	r3, [r7, #15]
      break;
 800387c:	e00b      	b.n	8003896 <DMA_CheckFifoParam+0xe6>
      break;
 800387e:	bf00      	nop
 8003880:	e00a      	b.n	8003898 <DMA_CheckFifoParam+0xe8>
      break;
 8003882:	bf00      	nop
 8003884:	e008      	b.n	8003898 <DMA_CheckFifoParam+0xe8>
      break;
 8003886:	bf00      	nop
 8003888:	e006      	b.n	8003898 <DMA_CheckFifoParam+0xe8>
      break;
 800388a:	bf00      	nop
 800388c:	e004      	b.n	8003898 <DMA_CheckFifoParam+0xe8>
      break;
 800388e:	bf00      	nop
 8003890:	e002      	b.n	8003898 <DMA_CheckFifoParam+0xe8>
      break;   
 8003892:	bf00      	nop
 8003894:	e000      	b.n	8003898 <DMA_CheckFifoParam+0xe8>
      break;
 8003896:	bf00      	nop
    }
  } 
  
  return status; 
 8003898:	7bfb      	ldrb	r3, [r7, #15]
}
 800389a:	4618      	mov	r0, r3
 800389c:	3714      	adds	r7, #20
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr
 80038a6:	bf00      	nop

080038a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b089      	sub	sp, #36	@ 0x24
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038b2:	2300      	movs	r3, #0
 80038b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80038b6:	2300      	movs	r3, #0
 80038b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80038ba:	2300      	movs	r3, #0
 80038bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038be:	2300      	movs	r3, #0
 80038c0:	61fb      	str	r3, [r7, #28]
 80038c2:	e165      	b.n	8003b90 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80038c4:	2201      	movs	r2, #1
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	fa02 f303 	lsl.w	r3, r2, r3
 80038cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	697a      	ldr	r2, [r7, #20]
 80038d4:	4013      	ands	r3, r2
 80038d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80038d8:	693a      	ldr	r2, [r7, #16]
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	429a      	cmp	r2, r3
 80038de:	f040 8154 	bne.w	8003b8a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	f003 0303 	and.w	r3, r3, #3
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d005      	beq.n	80038fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d130      	bne.n	800395c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003900:	69fb      	ldr	r3, [r7, #28]
 8003902:	005b      	lsls	r3, r3, #1
 8003904:	2203      	movs	r2, #3
 8003906:	fa02 f303 	lsl.w	r3, r2, r3
 800390a:	43db      	mvns	r3, r3
 800390c:	69ba      	ldr	r2, [r7, #24]
 800390e:	4013      	ands	r3, r2
 8003910:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	68da      	ldr	r2, [r3, #12]
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	005b      	lsls	r3, r3, #1
 800391a:	fa02 f303 	lsl.w	r3, r2, r3
 800391e:	69ba      	ldr	r2, [r7, #24]
 8003920:	4313      	orrs	r3, r2
 8003922:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	69ba      	ldr	r2, [r7, #24]
 8003928:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003930:	2201      	movs	r2, #1
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	fa02 f303 	lsl.w	r3, r2, r3
 8003938:	43db      	mvns	r3, r3
 800393a:	69ba      	ldr	r2, [r7, #24]
 800393c:	4013      	ands	r3, r2
 800393e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	091b      	lsrs	r3, r3, #4
 8003946:	f003 0201 	and.w	r2, r3, #1
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	fa02 f303 	lsl.w	r3, r2, r3
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	4313      	orrs	r3, r2
 8003954:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	69ba      	ldr	r2, [r7, #24]
 800395a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f003 0303 	and.w	r3, r3, #3
 8003964:	2b03      	cmp	r3, #3
 8003966:	d017      	beq.n	8003998 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	005b      	lsls	r3, r3, #1
 8003972:	2203      	movs	r2, #3
 8003974:	fa02 f303 	lsl.w	r3, r2, r3
 8003978:	43db      	mvns	r3, r3
 800397a:	69ba      	ldr	r2, [r7, #24]
 800397c:	4013      	ands	r3, r2
 800397e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	689a      	ldr	r2, [r3, #8]
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	005b      	lsls	r3, r3, #1
 8003988:	fa02 f303 	lsl.w	r3, r2, r3
 800398c:	69ba      	ldr	r2, [r7, #24]
 800398e:	4313      	orrs	r3, r2
 8003990:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	69ba      	ldr	r2, [r7, #24]
 8003996:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f003 0303 	and.w	r3, r3, #3
 80039a0:	2b02      	cmp	r3, #2
 80039a2:	d123      	bne.n	80039ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	08da      	lsrs	r2, r3, #3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	3208      	adds	r2, #8
 80039ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	f003 0307 	and.w	r3, r3, #7
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	220f      	movs	r2, #15
 80039bc:	fa02 f303 	lsl.w	r3, r2, r3
 80039c0:	43db      	mvns	r3, r3
 80039c2:	69ba      	ldr	r2, [r7, #24]
 80039c4:	4013      	ands	r3, r2
 80039c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	691a      	ldr	r2, [r3, #16]
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	f003 0307 	and.w	r3, r3, #7
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	fa02 f303 	lsl.w	r3, r2, r3
 80039d8:	69ba      	ldr	r2, [r7, #24]
 80039da:	4313      	orrs	r3, r2
 80039dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	08da      	lsrs	r2, r3, #3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	3208      	adds	r2, #8
 80039e6:	69b9      	ldr	r1, [r7, #24]
 80039e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	005b      	lsls	r3, r3, #1
 80039f6:	2203      	movs	r2, #3
 80039f8:	fa02 f303 	lsl.w	r3, r2, r3
 80039fc:	43db      	mvns	r3, r3
 80039fe:	69ba      	ldr	r2, [r7, #24]
 8003a00:	4013      	ands	r3, r2
 8003a02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	f003 0203 	and.w	r2, r3, #3
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	005b      	lsls	r3, r3, #1
 8003a10:	fa02 f303 	lsl.w	r3, r2, r3
 8003a14:	69ba      	ldr	r2, [r7, #24]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	69ba      	ldr	r2, [r7, #24]
 8003a1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	f000 80ae 	beq.w	8003b8a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a2e:	2300      	movs	r3, #0
 8003a30:	60fb      	str	r3, [r7, #12]
 8003a32:	4b5d      	ldr	r3, [pc, #372]	@ (8003ba8 <HAL_GPIO_Init+0x300>)
 8003a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a36:	4a5c      	ldr	r2, [pc, #368]	@ (8003ba8 <HAL_GPIO_Init+0x300>)
 8003a38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a3e:	4b5a      	ldr	r3, [pc, #360]	@ (8003ba8 <HAL_GPIO_Init+0x300>)
 8003a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a46:	60fb      	str	r3, [r7, #12]
 8003a48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a4a:	4a58      	ldr	r2, [pc, #352]	@ (8003bac <HAL_GPIO_Init+0x304>)
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	089b      	lsrs	r3, r3, #2
 8003a50:	3302      	adds	r3, #2
 8003a52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	f003 0303 	and.w	r3, r3, #3
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	220f      	movs	r2, #15
 8003a62:	fa02 f303 	lsl.w	r3, r2, r3
 8003a66:	43db      	mvns	r3, r3
 8003a68:	69ba      	ldr	r2, [r7, #24]
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	4a4f      	ldr	r2, [pc, #316]	@ (8003bb0 <HAL_GPIO_Init+0x308>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d025      	beq.n	8003ac2 <HAL_GPIO_Init+0x21a>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	4a4e      	ldr	r2, [pc, #312]	@ (8003bb4 <HAL_GPIO_Init+0x30c>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d01f      	beq.n	8003abe <HAL_GPIO_Init+0x216>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	4a4d      	ldr	r2, [pc, #308]	@ (8003bb8 <HAL_GPIO_Init+0x310>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d019      	beq.n	8003aba <HAL_GPIO_Init+0x212>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4a4c      	ldr	r2, [pc, #304]	@ (8003bbc <HAL_GPIO_Init+0x314>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d013      	beq.n	8003ab6 <HAL_GPIO_Init+0x20e>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	4a4b      	ldr	r2, [pc, #300]	@ (8003bc0 <HAL_GPIO_Init+0x318>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d00d      	beq.n	8003ab2 <HAL_GPIO_Init+0x20a>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	4a4a      	ldr	r2, [pc, #296]	@ (8003bc4 <HAL_GPIO_Init+0x31c>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d007      	beq.n	8003aae <HAL_GPIO_Init+0x206>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	4a49      	ldr	r2, [pc, #292]	@ (8003bc8 <HAL_GPIO_Init+0x320>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d101      	bne.n	8003aaa <HAL_GPIO_Init+0x202>
 8003aa6:	2306      	movs	r3, #6
 8003aa8:	e00c      	b.n	8003ac4 <HAL_GPIO_Init+0x21c>
 8003aaa:	2307      	movs	r3, #7
 8003aac:	e00a      	b.n	8003ac4 <HAL_GPIO_Init+0x21c>
 8003aae:	2305      	movs	r3, #5
 8003ab0:	e008      	b.n	8003ac4 <HAL_GPIO_Init+0x21c>
 8003ab2:	2304      	movs	r3, #4
 8003ab4:	e006      	b.n	8003ac4 <HAL_GPIO_Init+0x21c>
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e004      	b.n	8003ac4 <HAL_GPIO_Init+0x21c>
 8003aba:	2302      	movs	r3, #2
 8003abc:	e002      	b.n	8003ac4 <HAL_GPIO_Init+0x21c>
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e000      	b.n	8003ac4 <HAL_GPIO_Init+0x21c>
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	69fa      	ldr	r2, [r7, #28]
 8003ac6:	f002 0203 	and.w	r2, r2, #3
 8003aca:	0092      	lsls	r2, r2, #2
 8003acc:	4093      	lsls	r3, r2
 8003ace:	69ba      	ldr	r2, [r7, #24]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ad4:	4935      	ldr	r1, [pc, #212]	@ (8003bac <HAL_GPIO_Init+0x304>)
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	089b      	lsrs	r3, r3, #2
 8003ada:	3302      	adds	r3, #2
 8003adc:	69ba      	ldr	r2, [r7, #24]
 8003ade:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003ae2:	4b3a      	ldr	r3, [pc, #232]	@ (8003bcc <HAL_GPIO_Init+0x324>)
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	43db      	mvns	r3, r3
 8003aec:	69ba      	ldr	r2, [r7, #24]
 8003aee:	4013      	ands	r3, r2
 8003af0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d003      	beq.n	8003b06 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003afe:	69ba      	ldr	r2, [r7, #24]
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b06:	4a31      	ldr	r2, [pc, #196]	@ (8003bcc <HAL_GPIO_Init+0x324>)
 8003b08:	69bb      	ldr	r3, [r7, #24]
 8003b0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b0c:	4b2f      	ldr	r3, [pc, #188]	@ (8003bcc <HAL_GPIO_Init+0x324>)
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	43db      	mvns	r3, r3
 8003b16:	69ba      	ldr	r2, [r7, #24]
 8003b18:	4013      	ands	r3, r2
 8003b1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d003      	beq.n	8003b30 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003b28:	69ba      	ldr	r2, [r7, #24]
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b30:	4a26      	ldr	r2, [pc, #152]	@ (8003bcc <HAL_GPIO_Init+0x324>)
 8003b32:	69bb      	ldr	r3, [r7, #24]
 8003b34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b36:	4b25      	ldr	r3, [pc, #148]	@ (8003bcc <HAL_GPIO_Init+0x324>)
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	43db      	mvns	r3, r3
 8003b40:	69ba      	ldr	r2, [r7, #24]
 8003b42:	4013      	ands	r3, r2
 8003b44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d003      	beq.n	8003b5a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003b52:	69ba      	ldr	r2, [r7, #24]
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b5a:	4a1c      	ldr	r2, [pc, #112]	@ (8003bcc <HAL_GPIO_Init+0x324>)
 8003b5c:	69bb      	ldr	r3, [r7, #24]
 8003b5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b60:	4b1a      	ldr	r3, [pc, #104]	@ (8003bcc <HAL_GPIO_Init+0x324>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	43db      	mvns	r3, r3
 8003b6a:	69ba      	ldr	r2, [r7, #24]
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d003      	beq.n	8003b84 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003b7c:	69ba      	ldr	r2, [r7, #24]
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	4313      	orrs	r3, r2
 8003b82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b84:	4a11      	ldr	r2, [pc, #68]	@ (8003bcc <HAL_GPIO_Init+0x324>)
 8003b86:	69bb      	ldr	r3, [r7, #24]
 8003b88:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b8a:	69fb      	ldr	r3, [r7, #28]
 8003b8c:	3301      	adds	r3, #1
 8003b8e:	61fb      	str	r3, [r7, #28]
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	2b0f      	cmp	r3, #15
 8003b94:	f67f ae96 	bls.w	80038c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b98:	bf00      	nop
 8003b9a:	bf00      	nop
 8003b9c:	3724      	adds	r7, #36	@ 0x24
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr
 8003ba6:	bf00      	nop
 8003ba8:	40023800 	.word	0x40023800
 8003bac:	40013800 	.word	0x40013800
 8003bb0:	40020000 	.word	0x40020000
 8003bb4:	40020400 	.word	0x40020400
 8003bb8:	40020800 	.word	0x40020800
 8003bbc:	40020c00 	.word	0x40020c00
 8003bc0:	40021000 	.word	0x40021000
 8003bc4:	40021400 	.word	0x40021400
 8003bc8:	40021800 	.word	0x40021800
 8003bcc:	40013c00 	.word	0x40013c00

08003bd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	460b      	mov	r3, r1
 8003bda:	807b      	strh	r3, [r7, #2]
 8003bdc:	4613      	mov	r3, r2
 8003bde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003be0:	787b      	ldrb	r3, [r7, #1]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d003      	beq.n	8003bee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003be6:	887a      	ldrh	r2, [r7, #2]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003bec:	e003      	b.n	8003bf6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003bee:	887b      	ldrh	r3, [r7, #2]
 8003bf0:	041a      	lsls	r2, r3, #16
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	619a      	str	r2, [r3, #24]
}
 8003bf6:	bf00      	nop
 8003bf8:	370c      	adds	r7, #12
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr
	...

08003c04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b084      	sub	sp, #16
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d101      	bne.n	8003c16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e12b      	b.n	8003e6e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d106      	bne.n	8003c30 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f7fe fa70 	bl	8002110 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2224      	movs	r2, #36	@ 0x24
 8003c34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f022 0201 	bic.w	r2, r2, #1
 8003c46:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c56:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c66:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003c68:	f002 fef4 	bl	8006a54 <HAL_RCC_GetPCLK1Freq>
 8003c6c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	4a81      	ldr	r2, [pc, #516]	@ (8003e78 <HAL_I2C_Init+0x274>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d807      	bhi.n	8003c88 <HAL_I2C_Init+0x84>
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	4a80      	ldr	r2, [pc, #512]	@ (8003e7c <HAL_I2C_Init+0x278>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	bf94      	ite	ls
 8003c80:	2301      	movls	r3, #1
 8003c82:	2300      	movhi	r3, #0
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	e006      	b.n	8003c96 <HAL_I2C_Init+0x92>
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	4a7d      	ldr	r2, [pc, #500]	@ (8003e80 <HAL_I2C_Init+0x27c>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	bf94      	ite	ls
 8003c90:	2301      	movls	r3, #1
 8003c92:	2300      	movhi	r3, #0
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d001      	beq.n	8003c9e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e0e7      	b.n	8003e6e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	4a78      	ldr	r2, [pc, #480]	@ (8003e84 <HAL_I2C_Init+0x280>)
 8003ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca6:	0c9b      	lsrs	r3, r3, #18
 8003ca8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	68ba      	ldr	r2, [r7, #8]
 8003cba:	430a      	orrs	r2, r1
 8003cbc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	6a1b      	ldr	r3, [r3, #32]
 8003cc4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	4a6a      	ldr	r2, [pc, #424]	@ (8003e78 <HAL_I2C_Init+0x274>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d802      	bhi.n	8003cd8 <HAL_I2C_Init+0xd4>
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	e009      	b.n	8003cec <HAL_I2C_Init+0xe8>
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003cde:	fb02 f303 	mul.w	r3, r2, r3
 8003ce2:	4a69      	ldr	r2, [pc, #420]	@ (8003e88 <HAL_I2C_Init+0x284>)
 8003ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce8:	099b      	lsrs	r3, r3, #6
 8003cea:	3301      	adds	r3, #1
 8003cec:	687a      	ldr	r2, [r7, #4]
 8003cee:	6812      	ldr	r2, [r2, #0]
 8003cf0:	430b      	orrs	r3, r1
 8003cf2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	69db      	ldr	r3, [r3, #28]
 8003cfa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003cfe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	495c      	ldr	r1, [pc, #368]	@ (8003e78 <HAL_I2C_Init+0x274>)
 8003d08:	428b      	cmp	r3, r1
 8003d0a:	d819      	bhi.n	8003d40 <HAL_I2C_Init+0x13c>
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	1e59      	subs	r1, r3, #1
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	005b      	lsls	r3, r3, #1
 8003d16:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d1a:	1c59      	adds	r1, r3, #1
 8003d1c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003d20:	400b      	ands	r3, r1
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d00a      	beq.n	8003d3c <HAL_I2C_Init+0x138>
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	1e59      	subs	r1, r3, #1
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	005b      	lsls	r3, r3, #1
 8003d30:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d34:	3301      	adds	r3, #1
 8003d36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d3a:	e051      	b.n	8003de0 <HAL_I2C_Init+0x1dc>
 8003d3c:	2304      	movs	r3, #4
 8003d3e:	e04f      	b.n	8003de0 <HAL_I2C_Init+0x1dc>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d111      	bne.n	8003d6c <HAL_I2C_Init+0x168>
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	1e58      	subs	r0, r3, #1
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6859      	ldr	r1, [r3, #4]
 8003d50:	460b      	mov	r3, r1
 8003d52:	005b      	lsls	r3, r3, #1
 8003d54:	440b      	add	r3, r1
 8003d56:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	bf0c      	ite	eq
 8003d64:	2301      	moveq	r3, #1
 8003d66:	2300      	movne	r3, #0
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	e012      	b.n	8003d92 <HAL_I2C_Init+0x18e>
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	1e58      	subs	r0, r3, #1
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6859      	ldr	r1, [r3, #4]
 8003d74:	460b      	mov	r3, r1
 8003d76:	009b      	lsls	r3, r3, #2
 8003d78:	440b      	add	r3, r1
 8003d7a:	0099      	lsls	r1, r3, #2
 8003d7c:	440b      	add	r3, r1
 8003d7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d82:	3301      	adds	r3, #1
 8003d84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	bf0c      	ite	eq
 8003d8c:	2301      	moveq	r3, #1
 8003d8e:	2300      	movne	r3, #0
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d001      	beq.n	8003d9a <HAL_I2C_Init+0x196>
 8003d96:	2301      	movs	r3, #1
 8003d98:	e022      	b.n	8003de0 <HAL_I2C_Init+0x1dc>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d10e      	bne.n	8003dc0 <HAL_I2C_Init+0x1bc>
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	1e58      	subs	r0, r3, #1
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6859      	ldr	r1, [r3, #4]
 8003daa:	460b      	mov	r3, r1
 8003dac:	005b      	lsls	r3, r3, #1
 8003dae:	440b      	add	r3, r1
 8003db0:	fbb0 f3f3 	udiv	r3, r0, r3
 8003db4:	3301      	adds	r3, #1
 8003db6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003dbe:	e00f      	b.n	8003de0 <HAL_I2C_Init+0x1dc>
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	1e58      	subs	r0, r3, #1
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6859      	ldr	r1, [r3, #4]
 8003dc8:	460b      	mov	r3, r1
 8003dca:	009b      	lsls	r3, r3, #2
 8003dcc:	440b      	add	r3, r1
 8003dce:	0099      	lsls	r1, r3, #2
 8003dd0:	440b      	add	r3, r1
 8003dd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dd6:	3301      	adds	r3, #1
 8003dd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ddc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003de0:	6879      	ldr	r1, [r7, #4]
 8003de2:	6809      	ldr	r1, [r1, #0]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	69da      	ldr	r2, [r3, #28]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6a1b      	ldr	r3, [r3, #32]
 8003dfa:	431a      	orrs	r2, r3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	430a      	orrs	r2, r1
 8003e02:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003e0e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	6911      	ldr	r1, [r2, #16]
 8003e16:	687a      	ldr	r2, [r7, #4]
 8003e18:	68d2      	ldr	r2, [r2, #12]
 8003e1a:	4311      	orrs	r1, r2
 8003e1c:	687a      	ldr	r2, [r7, #4]
 8003e1e:	6812      	ldr	r2, [r2, #0]
 8003e20:	430b      	orrs	r3, r1
 8003e22:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	68db      	ldr	r3, [r3, #12]
 8003e2a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	695a      	ldr	r2, [r3, #20]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	699b      	ldr	r3, [r3, #24]
 8003e36:	431a      	orrs	r2, r3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	430a      	orrs	r2, r1
 8003e3e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f042 0201 	orr.w	r2, r2, #1
 8003e4e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2200      	movs	r2, #0
 8003e54:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2220      	movs	r2, #32
 8003e5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2200      	movs	r2, #0
 8003e62:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2200      	movs	r2, #0
 8003e68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003e6c:	2300      	movs	r3, #0
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3710      	adds	r7, #16
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}
 8003e76:	bf00      	nop
 8003e78:	000186a0 	.word	0x000186a0
 8003e7c:	001e847f 	.word	0x001e847f
 8003e80:	003d08ff 	.word	0x003d08ff
 8003e84:	431bde83 	.word	0x431bde83
 8003e88:	10624dd3 	.word	0x10624dd3

08003e8c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e9e:	2b80      	cmp	r3, #128	@ 0x80
 8003ea0:	d103      	bne.n	8003eaa <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	611a      	str	r2, [r3, #16]
  }
}
 8003eaa:	bf00      	nop
 8003eac:	370c      	adds	r7, #12
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr
	...

08003eb8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b088      	sub	sp, #32
 8003ebc:	af02      	add	r7, sp, #8
 8003ebe:	60f8      	str	r0, [r7, #12]
 8003ec0:	607a      	str	r2, [r7, #4]
 8003ec2:	461a      	mov	r2, r3
 8003ec4:	460b      	mov	r3, r1
 8003ec6:	817b      	strh	r3, [r7, #10]
 8003ec8:	4613      	mov	r3, r2
 8003eca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ecc:	f7fe fbfa 	bl	80026c4 <HAL_GetTick>
 8003ed0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	2b20      	cmp	r3, #32
 8003edc:	f040 80e0 	bne.w	80040a0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	9300      	str	r3, [sp, #0]
 8003ee4:	2319      	movs	r3, #25
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	4970      	ldr	r1, [pc, #448]	@ (80040ac <HAL_I2C_Master_Transmit+0x1f4>)
 8003eea:	68f8      	ldr	r0, [r7, #12]
 8003eec:	f002 fa3c 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d001      	beq.n	8003efa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003ef6:	2302      	movs	r3, #2
 8003ef8:	e0d3      	b.n	80040a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d101      	bne.n	8003f08 <HAL_I2C_Master_Transmit+0x50>
 8003f04:	2302      	movs	r3, #2
 8003f06:	e0cc      	b.n	80040a2 <HAL_I2C_Master_Transmit+0x1ea>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0301 	and.w	r3, r3, #1
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d007      	beq.n	8003f2e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f042 0201 	orr.w	r2, r2, #1
 8003f2c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f3c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2221      	movs	r2, #33	@ 0x21
 8003f42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2210      	movs	r2, #16
 8003f4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2200      	movs	r2, #0
 8003f52:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	893a      	ldrh	r2, [r7, #8]
 8003f5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f64:	b29a      	uxth	r2, r3
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	4a50      	ldr	r2, [pc, #320]	@ (80040b0 <HAL_I2C_Master_Transmit+0x1f8>)
 8003f6e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003f70:	8979      	ldrh	r1, [r7, #10]
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	6a3a      	ldr	r2, [r7, #32]
 8003f76:	68f8      	ldr	r0, [r7, #12]
 8003f78:	f001 fffe 	bl	8005f78 <I2C_MasterRequestWrite>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d001      	beq.n	8003f86 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e08d      	b.n	80040a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f86:	2300      	movs	r3, #0
 8003f88:	613b      	str	r3, [r7, #16]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	695b      	ldr	r3, [r3, #20]
 8003f90:	613b      	str	r3, [r7, #16]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	699b      	ldr	r3, [r3, #24]
 8003f98:	613b      	str	r3, [r7, #16]
 8003f9a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003f9c:	e066      	b.n	800406c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f9e:	697a      	ldr	r2, [r7, #20]
 8003fa0:	6a39      	ldr	r1, [r7, #32]
 8003fa2:	68f8      	ldr	r0, [r7, #12]
 8003fa4:	f002 fafa 	bl	800659c <I2C_WaitOnTXEFlagUntilTimeout>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d00d      	beq.n	8003fca <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb2:	2b04      	cmp	r3, #4
 8003fb4:	d107      	bne.n	8003fc6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fc4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e06b      	b.n	80040a2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fce:	781a      	ldrb	r2, [r3, #0]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fda:	1c5a      	adds	r2, r3, #1
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fe4:	b29b      	uxth	r3, r3
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	b29a      	uxth	r2, r3
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ff2:	3b01      	subs	r3, #1
 8003ff4:	b29a      	uxth	r2, r3
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	695b      	ldr	r3, [r3, #20]
 8004000:	f003 0304 	and.w	r3, r3, #4
 8004004:	2b04      	cmp	r3, #4
 8004006:	d11b      	bne.n	8004040 <HAL_I2C_Master_Transmit+0x188>
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800400c:	2b00      	cmp	r3, #0
 800400e:	d017      	beq.n	8004040 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004014:	781a      	ldrb	r2, [r3, #0]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004020:	1c5a      	adds	r2, r3, #1
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800402a:	b29b      	uxth	r3, r3
 800402c:	3b01      	subs	r3, #1
 800402e:	b29a      	uxth	r2, r3
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004038:	3b01      	subs	r3, #1
 800403a:	b29a      	uxth	r2, r3
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004040:	697a      	ldr	r2, [r7, #20]
 8004042:	6a39      	ldr	r1, [r7, #32]
 8004044:	68f8      	ldr	r0, [r7, #12]
 8004046:	f002 faf1 	bl	800662c <I2C_WaitOnBTFFlagUntilTimeout>
 800404a:	4603      	mov	r3, r0
 800404c:	2b00      	cmp	r3, #0
 800404e:	d00d      	beq.n	800406c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004054:	2b04      	cmp	r3, #4
 8004056:	d107      	bne.n	8004068 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004066:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e01a      	b.n	80040a2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004070:	2b00      	cmp	r3, #0
 8004072:	d194      	bne.n	8003f9e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004082:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2220      	movs	r2, #32
 8004088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2200      	movs	r2, #0
 8004090:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2200      	movs	r2, #0
 8004098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800409c:	2300      	movs	r3, #0
 800409e:	e000      	b.n	80040a2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80040a0:	2302      	movs	r3, #2
  }
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3718      	adds	r7, #24
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	00100002 	.word	0x00100002
 80040b0:	ffff0000 	.word	0xffff0000

080040b4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b08c      	sub	sp, #48	@ 0x30
 80040b8:	af02      	add	r7, sp, #8
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	607a      	str	r2, [r7, #4]
 80040be:	461a      	mov	r2, r3
 80040c0:	460b      	mov	r3, r1
 80040c2:	817b      	strh	r3, [r7, #10]
 80040c4:	4613      	mov	r3, r2
 80040c6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80040c8:	f7fe fafc 	bl	80026c4 <HAL_GetTick>
 80040cc:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	2b20      	cmp	r3, #32
 80040d8:	f040 8217 	bne.w	800450a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80040dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040de:	9300      	str	r3, [sp, #0]
 80040e0:	2319      	movs	r3, #25
 80040e2:	2201      	movs	r2, #1
 80040e4:	497c      	ldr	r1, [pc, #496]	@ (80042d8 <HAL_I2C_Master_Receive+0x224>)
 80040e6:	68f8      	ldr	r0, [r7, #12]
 80040e8:	f002 f93e 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 80040ec:	4603      	mov	r3, r0
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d001      	beq.n	80040f6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80040f2:	2302      	movs	r3, #2
 80040f4:	e20a      	b.n	800450c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d101      	bne.n	8004104 <HAL_I2C_Master_Receive+0x50>
 8004100:	2302      	movs	r3, #2
 8004102:	e203      	b.n	800450c <HAL_I2C_Master_Receive+0x458>
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0301 	and.w	r3, r3, #1
 8004116:	2b01      	cmp	r3, #1
 8004118:	d007      	beq.n	800412a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f042 0201 	orr.w	r2, r2, #1
 8004128:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004138:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2222      	movs	r2, #34	@ 0x22
 800413e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2210      	movs	r2, #16
 8004146:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2200      	movs	r2, #0
 800414e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	893a      	ldrh	r2, [r7, #8]
 800415a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004160:	b29a      	uxth	r2, r3
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	4a5c      	ldr	r2, [pc, #368]	@ (80042dc <HAL_I2C_Master_Receive+0x228>)
 800416a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800416c:	8979      	ldrh	r1, [r7, #10]
 800416e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004170:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004172:	68f8      	ldr	r0, [r7, #12]
 8004174:	f001 ff82 	bl	800607c <I2C_MasterRequestRead>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d001      	beq.n	8004182 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e1c4      	b.n	800450c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004186:	2b00      	cmp	r3, #0
 8004188:	d113      	bne.n	80041b2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800418a:	2300      	movs	r3, #0
 800418c:	623b      	str	r3, [r7, #32]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	695b      	ldr	r3, [r3, #20]
 8004194:	623b      	str	r3, [r7, #32]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	699b      	ldr	r3, [r3, #24]
 800419c:	623b      	str	r3, [r7, #32]
 800419e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041ae:	601a      	str	r2, [r3, #0]
 80041b0:	e198      	b.n	80044e4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041b6:	2b01      	cmp	r3, #1
 80041b8:	d11b      	bne.n	80041f2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041ca:	2300      	movs	r3, #0
 80041cc:	61fb      	str	r3, [r7, #28]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	695b      	ldr	r3, [r3, #20]
 80041d4:	61fb      	str	r3, [r7, #28]
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	699b      	ldr	r3, [r3, #24]
 80041dc:	61fb      	str	r3, [r7, #28]
 80041de:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041ee:	601a      	str	r2, [r3, #0]
 80041f0:	e178      	b.n	80044e4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041f6:	2b02      	cmp	r3, #2
 80041f8:	d11b      	bne.n	8004232 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004208:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004218:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800421a:	2300      	movs	r3, #0
 800421c:	61bb      	str	r3, [r7, #24]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	695b      	ldr	r3, [r3, #20]
 8004224:	61bb      	str	r3, [r7, #24]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	699b      	ldr	r3, [r3, #24]
 800422c:	61bb      	str	r3, [r7, #24]
 800422e:	69bb      	ldr	r3, [r7, #24]
 8004230:	e158      	b.n	80044e4 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004240:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004242:	2300      	movs	r3, #0
 8004244:	617b      	str	r3, [r7, #20]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	695b      	ldr	r3, [r3, #20]
 800424c:	617b      	str	r3, [r7, #20]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	617b      	str	r3, [r7, #20]
 8004256:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004258:	e144      	b.n	80044e4 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800425e:	2b03      	cmp	r3, #3
 8004260:	f200 80f1 	bhi.w	8004446 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004268:	2b01      	cmp	r3, #1
 800426a:	d123      	bne.n	80042b4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800426c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800426e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004270:	68f8      	ldr	r0, [r7, #12]
 8004272:	f002 fa55 	bl	8006720 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004276:	4603      	mov	r3, r0
 8004278:	2b00      	cmp	r3, #0
 800427a:	d001      	beq.n	8004280 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e145      	b.n	800450c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	691a      	ldr	r2, [r3, #16]
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800428a:	b2d2      	uxtb	r2, r2
 800428c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004292:	1c5a      	adds	r2, r3, #1
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800429c:	3b01      	subs	r3, #1
 800429e:	b29a      	uxth	r2, r3
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	3b01      	subs	r3, #1
 80042ac:	b29a      	uxth	r2, r3
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80042b2:	e117      	b.n	80044e4 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042b8:	2b02      	cmp	r3, #2
 80042ba:	d14e      	bne.n	800435a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80042bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042be:	9300      	str	r3, [sp, #0]
 80042c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042c2:	2200      	movs	r2, #0
 80042c4:	4906      	ldr	r1, [pc, #24]	@ (80042e0 <HAL_I2C_Master_Receive+0x22c>)
 80042c6:	68f8      	ldr	r0, [r7, #12]
 80042c8:	f002 f84e 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 80042cc:	4603      	mov	r3, r0
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d008      	beq.n	80042e4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e11a      	b.n	800450c <HAL_I2C_Master_Receive+0x458>
 80042d6:	bf00      	nop
 80042d8:	00100002 	.word	0x00100002
 80042dc:	ffff0000 	.word	0xffff0000
 80042e0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	691a      	ldr	r2, [r3, #16]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042fe:	b2d2      	uxtb	r2, r2
 8004300:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004306:	1c5a      	adds	r2, r3, #1
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004310:	3b01      	subs	r3, #1
 8004312:	b29a      	uxth	r2, r3
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800431c:	b29b      	uxth	r3, r3
 800431e:	3b01      	subs	r3, #1
 8004320:	b29a      	uxth	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	691a      	ldr	r2, [r3, #16]
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004330:	b2d2      	uxtb	r2, r2
 8004332:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004338:	1c5a      	adds	r2, r3, #1
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004342:	3b01      	subs	r3, #1
 8004344:	b29a      	uxth	r2, r3
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800434e:	b29b      	uxth	r3, r3
 8004350:	3b01      	subs	r3, #1
 8004352:	b29a      	uxth	r2, r3
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004358:	e0c4      	b.n	80044e4 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800435a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800435c:	9300      	str	r3, [sp, #0]
 800435e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004360:	2200      	movs	r2, #0
 8004362:	496c      	ldr	r1, [pc, #432]	@ (8004514 <HAL_I2C_Master_Receive+0x460>)
 8004364:	68f8      	ldr	r0, [r7, #12]
 8004366:	f001 ffff 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d001      	beq.n	8004374 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e0cb      	b.n	800450c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004382:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	691a      	ldr	r2, [r3, #16]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800438e:	b2d2      	uxtb	r2, r2
 8004390:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004396:	1c5a      	adds	r2, r3, #1
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043a0:	3b01      	subs	r3, #1
 80043a2:	b29a      	uxth	r2, r3
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	3b01      	subs	r3, #1
 80043b0:	b29a      	uxth	r2, r3
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b8:	9300      	str	r3, [sp, #0]
 80043ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043bc:	2200      	movs	r2, #0
 80043be:	4955      	ldr	r1, [pc, #340]	@ (8004514 <HAL_I2C_Master_Receive+0x460>)
 80043c0:	68f8      	ldr	r0, [r7, #12]
 80043c2:	f001 ffd1 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d001      	beq.n	80043d0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e09d      	b.n	800450c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	691a      	ldr	r2, [r3, #16]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ea:	b2d2      	uxtb	r2, r2
 80043ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f2:	1c5a      	adds	r2, r3, #1
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043fc:	3b01      	subs	r3, #1
 80043fe:	b29a      	uxth	r2, r3
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004408:	b29b      	uxth	r3, r3
 800440a:	3b01      	subs	r3, #1
 800440c:	b29a      	uxth	r2, r3
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	691a      	ldr	r2, [r3, #16]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800441c:	b2d2      	uxtb	r2, r2
 800441e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004424:	1c5a      	adds	r2, r3, #1
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800442e:	3b01      	subs	r3, #1
 8004430:	b29a      	uxth	r2, r3
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800443a:	b29b      	uxth	r3, r3
 800443c:	3b01      	subs	r3, #1
 800443e:	b29a      	uxth	r2, r3
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004444:	e04e      	b.n	80044e4 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004446:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004448:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800444a:	68f8      	ldr	r0, [r7, #12]
 800444c:	f002 f968 	bl	8006720 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004450:	4603      	mov	r3, r0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d001      	beq.n	800445a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e058      	b.n	800450c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	691a      	ldr	r2, [r3, #16]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004464:	b2d2      	uxtb	r2, r2
 8004466:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800446c:	1c5a      	adds	r2, r3, #1
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004476:	3b01      	subs	r3, #1
 8004478:	b29a      	uxth	r2, r3
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004482:	b29b      	uxth	r3, r3
 8004484:	3b01      	subs	r3, #1
 8004486:	b29a      	uxth	r2, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	695b      	ldr	r3, [r3, #20]
 8004492:	f003 0304 	and.w	r3, r3, #4
 8004496:	2b04      	cmp	r3, #4
 8004498:	d124      	bne.n	80044e4 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800449e:	2b03      	cmp	r3, #3
 80044a0:	d107      	bne.n	80044b2 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044b0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	691a      	ldr	r2, [r3, #16]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044bc:	b2d2      	uxtb	r2, r2
 80044be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c4:	1c5a      	adds	r2, r3, #1
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044ce:	3b01      	subs	r3, #1
 80044d0:	b29a      	uxth	r2, r3
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044da:	b29b      	uxth	r3, r3
 80044dc:	3b01      	subs	r3, #1
 80044de:	b29a      	uxth	r2, r3
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	f47f aeb6 	bne.w	800425a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2220      	movs	r2, #32
 80044f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2200      	movs	r2, #0
 80044fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2200      	movs	r2, #0
 8004502:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004506:	2300      	movs	r3, #0
 8004508:	e000      	b.n	800450c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800450a:	2302      	movs	r3, #2
  }
}
 800450c:	4618      	mov	r0, r3
 800450e:	3728      	adds	r7, #40	@ 0x28
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}
 8004514:	00010004 	.word	0x00010004

08004518 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b08a      	sub	sp, #40	@ 0x28
 800451c:	af02      	add	r7, sp, #8
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	607a      	str	r2, [r7, #4]
 8004522:	603b      	str	r3, [r7, #0]
 8004524:	460b      	mov	r3, r1
 8004526:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004528:	f7fe f8cc 	bl	80026c4 <HAL_GetTick>
 800452c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800452e:	2300      	movs	r3, #0
 8004530:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004538:	b2db      	uxtb	r3, r3
 800453a:	2b20      	cmp	r3, #32
 800453c:	f040 8111 	bne.w	8004762 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	9300      	str	r3, [sp, #0]
 8004544:	2319      	movs	r3, #25
 8004546:	2201      	movs	r2, #1
 8004548:	4988      	ldr	r1, [pc, #544]	@ (800476c <HAL_I2C_IsDeviceReady+0x254>)
 800454a:	68f8      	ldr	r0, [r7, #12]
 800454c:	f001 ff0c 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 8004550:	4603      	mov	r3, r0
 8004552:	2b00      	cmp	r3, #0
 8004554:	d001      	beq.n	800455a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004556:	2302      	movs	r3, #2
 8004558:	e104      	b.n	8004764 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004560:	2b01      	cmp	r3, #1
 8004562:	d101      	bne.n	8004568 <HAL_I2C_IsDeviceReady+0x50>
 8004564:	2302      	movs	r3, #2
 8004566:	e0fd      	b.n	8004764 <HAL_I2C_IsDeviceReady+0x24c>
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 0301 	and.w	r3, r3, #1
 800457a:	2b01      	cmp	r3, #1
 800457c:	d007      	beq.n	800458e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f042 0201 	orr.w	r2, r2, #1
 800458c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800459c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2224      	movs	r2, #36	@ 0x24
 80045a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2200      	movs	r2, #0
 80045aa:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	4a70      	ldr	r2, [pc, #448]	@ (8004770 <HAL_I2C_IsDeviceReady+0x258>)
 80045b0:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80045c0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	9300      	str	r3, [sp, #0]
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	2200      	movs	r2, #0
 80045ca:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80045ce:	68f8      	ldr	r0, [r7, #12]
 80045d0:	f001 feca 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d00d      	beq.n	80045f6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045e8:	d103      	bne.n	80045f2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80045f0:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80045f2:	2303      	movs	r3, #3
 80045f4:	e0b6      	b.n	8004764 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80045f6:	897b      	ldrh	r3, [r7, #10]
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	461a      	mov	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004604:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004606:	f7fe f85d 	bl	80026c4 <HAL_GetTick>
 800460a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	695b      	ldr	r3, [r3, #20]
 8004612:	f003 0302 	and.w	r3, r3, #2
 8004616:	2b02      	cmp	r3, #2
 8004618:	bf0c      	ite	eq
 800461a:	2301      	moveq	r3, #1
 800461c:	2300      	movne	r3, #0
 800461e:	b2db      	uxtb	r3, r3
 8004620:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	695b      	ldr	r3, [r3, #20]
 8004628:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800462c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004630:	bf0c      	ite	eq
 8004632:	2301      	moveq	r3, #1
 8004634:	2300      	movne	r3, #0
 8004636:	b2db      	uxtb	r3, r3
 8004638:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800463a:	e025      	b.n	8004688 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800463c:	f7fe f842 	bl	80026c4 <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	69fb      	ldr	r3, [r7, #28]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	683a      	ldr	r2, [r7, #0]
 8004648:	429a      	cmp	r2, r3
 800464a:	d302      	bcc.n	8004652 <HAL_I2C_IsDeviceReady+0x13a>
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d103      	bne.n	800465a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	22a0      	movs	r2, #160	@ 0xa0
 8004656:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	695b      	ldr	r3, [r3, #20]
 8004660:	f003 0302 	and.w	r3, r3, #2
 8004664:	2b02      	cmp	r3, #2
 8004666:	bf0c      	ite	eq
 8004668:	2301      	moveq	r3, #1
 800466a:	2300      	movne	r3, #0
 800466c:	b2db      	uxtb	r3, r3
 800466e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	695b      	ldr	r3, [r3, #20]
 8004676:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800467a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800467e:	bf0c      	ite	eq
 8004680:	2301      	moveq	r3, #1
 8004682:	2300      	movne	r3, #0
 8004684:	b2db      	uxtb	r3, r3
 8004686:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800468e:	b2db      	uxtb	r3, r3
 8004690:	2ba0      	cmp	r3, #160	@ 0xa0
 8004692:	d005      	beq.n	80046a0 <HAL_I2C_IsDeviceReady+0x188>
 8004694:	7dfb      	ldrb	r3, [r7, #23]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d102      	bne.n	80046a0 <HAL_I2C_IsDeviceReady+0x188>
 800469a:	7dbb      	ldrb	r3, [r7, #22]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d0cd      	beq.n	800463c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2220      	movs	r2, #32
 80046a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	695b      	ldr	r3, [r3, #20]
 80046ae:	f003 0302 	and.w	r3, r3, #2
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d129      	bne.n	800470a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046c4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046c6:	2300      	movs	r3, #0
 80046c8:	613b      	str	r3, [r7, #16]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	695b      	ldr	r3, [r3, #20]
 80046d0:	613b      	str	r3, [r7, #16]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	699b      	ldr	r3, [r3, #24]
 80046d8:	613b      	str	r3, [r7, #16]
 80046da:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	9300      	str	r3, [sp, #0]
 80046e0:	2319      	movs	r3, #25
 80046e2:	2201      	movs	r2, #1
 80046e4:	4921      	ldr	r1, [pc, #132]	@ (800476c <HAL_I2C_IsDeviceReady+0x254>)
 80046e6:	68f8      	ldr	r0, [r7, #12]
 80046e8:	f001 fe3e 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d001      	beq.n	80046f6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	e036      	b.n	8004764 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2220      	movs	r2, #32
 80046fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2200      	movs	r2, #0
 8004702:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8004706:	2300      	movs	r3, #0
 8004708:	e02c      	b.n	8004764 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004718:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004722:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004724:	69fb      	ldr	r3, [r7, #28]
 8004726:	9300      	str	r3, [sp, #0]
 8004728:	2319      	movs	r3, #25
 800472a:	2201      	movs	r2, #1
 800472c:	490f      	ldr	r1, [pc, #60]	@ (800476c <HAL_I2C_IsDeviceReady+0x254>)
 800472e:	68f8      	ldr	r0, [r7, #12]
 8004730:	f001 fe1a 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 8004734:	4603      	mov	r3, r0
 8004736:	2b00      	cmp	r3, #0
 8004738:	d001      	beq.n	800473e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e012      	b.n	8004764 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800473e:	69bb      	ldr	r3, [r7, #24]
 8004740:	3301      	adds	r3, #1
 8004742:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004744:	69ba      	ldr	r2, [r7, #24]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	429a      	cmp	r2, r3
 800474a:	f4ff af32 	bcc.w	80045b2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2220      	movs	r2, #32
 8004752:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2200      	movs	r2, #0
 800475a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e000      	b.n	8004764 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004762:	2302      	movs	r3, #2
  }
}
 8004764:	4618      	mov	r0, r3
 8004766:	3720      	adds	r7, #32
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}
 800476c:	00100002 	.word	0x00100002
 8004770:	ffff0000 	.word	0xffff0000

08004774 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b088      	sub	sp, #32
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800477c:	2300      	movs	r3, #0
 800477e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800478c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004794:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800479c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800479e:	7bfb      	ldrb	r3, [r7, #15]
 80047a0:	2b10      	cmp	r3, #16
 80047a2:	d003      	beq.n	80047ac <HAL_I2C_EV_IRQHandler+0x38>
 80047a4:	7bfb      	ldrb	r3, [r7, #15]
 80047a6:	2b40      	cmp	r3, #64	@ 0x40
 80047a8:	f040 80c1 	bne.w	800492e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	699b      	ldr	r3, [r3, #24]
 80047b2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	695b      	ldr	r3, [r3, #20]
 80047ba:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	f003 0301 	and.w	r3, r3, #1
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d10d      	bne.n	80047e2 <HAL_I2C_EV_IRQHandler+0x6e>
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80047cc:	d003      	beq.n	80047d6 <HAL_I2C_EV_IRQHandler+0x62>
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80047d4:	d101      	bne.n	80047da <HAL_I2C_EV_IRQHandler+0x66>
 80047d6:	2301      	movs	r3, #1
 80047d8:	e000      	b.n	80047dc <HAL_I2C_EV_IRQHandler+0x68>
 80047da:	2300      	movs	r3, #0
 80047dc:	2b01      	cmp	r3, #1
 80047de:	f000 8132 	beq.w	8004a46 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	f003 0301 	and.w	r3, r3, #1
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d00c      	beq.n	8004806 <HAL_I2C_EV_IRQHandler+0x92>
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	0a5b      	lsrs	r3, r3, #9
 80047f0:	f003 0301 	and.w	r3, r3, #1
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d006      	beq.n	8004806 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f002 f81d 	bl	8006838 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f000 fd9b 	bl	800533a <I2C_Master_SB>
 8004804:	e092      	b.n	800492c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004806:	69fb      	ldr	r3, [r7, #28]
 8004808:	08db      	lsrs	r3, r3, #3
 800480a:	f003 0301 	and.w	r3, r3, #1
 800480e:	2b00      	cmp	r3, #0
 8004810:	d009      	beq.n	8004826 <HAL_I2C_EV_IRQHandler+0xb2>
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	0a5b      	lsrs	r3, r3, #9
 8004816:	f003 0301 	and.w	r3, r3, #1
 800481a:	2b00      	cmp	r3, #0
 800481c:	d003      	beq.n	8004826 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f000 fe11 	bl	8005446 <I2C_Master_ADD10>
 8004824:	e082      	b.n	800492c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004826:	69fb      	ldr	r3, [r7, #28]
 8004828:	085b      	lsrs	r3, r3, #1
 800482a:	f003 0301 	and.w	r3, r3, #1
 800482e:	2b00      	cmp	r3, #0
 8004830:	d009      	beq.n	8004846 <HAL_I2C_EV_IRQHandler+0xd2>
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	0a5b      	lsrs	r3, r3, #9
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	2b00      	cmp	r3, #0
 800483c:	d003      	beq.n	8004846 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f000 fe2b 	bl	800549a <I2C_Master_ADDR>
 8004844:	e072      	b.n	800492c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004846:	69bb      	ldr	r3, [r7, #24]
 8004848:	089b      	lsrs	r3, r3, #2
 800484a:	f003 0301 	and.w	r3, r3, #1
 800484e:	2b00      	cmp	r3, #0
 8004850:	d03b      	beq.n	80048ca <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800485c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004860:	f000 80f3 	beq.w	8004a4a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004864:	69fb      	ldr	r3, [r7, #28]
 8004866:	09db      	lsrs	r3, r3, #7
 8004868:	f003 0301 	and.w	r3, r3, #1
 800486c:	2b00      	cmp	r3, #0
 800486e:	d00f      	beq.n	8004890 <HAL_I2C_EV_IRQHandler+0x11c>
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	0a9b      	lsrs	r3, r3, #10
 8004874:	f003 0301 	and.w	r3, r3, #1
 8004878:	2b00      	cmp	r3, #0
 800487a:	d009      	beq.n	8004890 <HAL_I2C_EV_IRQHandler+0x11c>
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	089b      	lsrs	r3, r3, #2
 8004880:	f003 0301 	and.w	r3, r3, #1
 8004884:	2b00      	cmp	r3, #0
 8004886:	d103      	bne.n	8004890 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	f000 f9f3 	bl	8004c74 <I2C_MasterTransmit_TXE>
 800488e:	e04d      	b.n	800492c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	089b      	lsrs	r3, r3, #2
 8004894:	f003 0301 	and.w	r3, r3, #1
 8004898:	2b00      	cmp	r3, #0
 800489a:	f000 80d6 	beq.w	8004a4a <HAL_I2C_EV_IRQHandler+0x2d6>
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	0a5b      	lsrs	r3, r3, #9
 80048a2:	f003 0301 	and.w	r3, r3, #1
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	f000 80cf 	beq.w	8004a4a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80048ac:	7bbb      	ldrb	r3, [r7, #14]
 80048ae:	2b21      	cmp	r3, #33	@ 0x21
 80048b0:	d103      	bne.n	80048ba <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f000 fa7a 	bl	8004dac <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80048b8:	e0c7      	b.n	8004a4a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80048ba:	7bfb      	ldrb	r3, [r7, #15]
 80048bc:	2b40      	cmp	r3, #64	@ 0x40
 80048be:	f040 80c4 	bne.w	8004a4a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f000 fae8 	bl	8004e98 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80048c8:	e0bf      	b.n	8004a4a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80048d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048d8:	f000 80b7 	beq.w	8004a4a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80048dc:	69fb      	ldr	r3, [r7, #28]
 80048de:	099b      	lsrs	r3, r3, #6
 80048e0:	f003 0301 	and.w	r3, r3, #1
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d00f      	beq.n	8004908 <HAL_I2C_EV_IRQHandler+0x194>
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	0a9b      	lsrs	r3, r3, #10
 80048ec:	f003 0301 	and.w	r3, r3, #1
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d009      	beq.n	8004908 <HAL_I2C_EV_IRQHandler+0x194>
 80048f4:	69fb      	ldr	r3, [r7, #28]
 80048f6:	089b      	lsrs	r3, r3, #2
 80048f8:	f003 0301 	and.w	r3, r3, #1
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d103      	bne.n	8004908 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	f000 fb61 	bl	8004fc8 <I2C_MasterReceive_RXNE>
 8004906:	e011      	b.n	800492c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004908:	69fb      	ldr	r3, [r7, #28]
 800490a:	089b      	lsrs	r3, r3, #2
 800490c:	f003 0301 	and.w	r3, r3, #1
 8004910:	2b00      	cmp	r3, #0
 8004912:	f000 809a 	beq.w	8004a4a <HAL_I2C_EV_IRQHandler+0x2d6>
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	0a5b      	lsrs	r3, r3, #9
 800491a:	f003 0301 	and.w	r3, r3, #1
 800491e:	2b00      	cmp	r3, #0
 8004920:	f000 8093 	beq.w	8004a4a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004924:	6878      	ldr	r0, [r7, #4]
 8004926:	f000 fc17 	bl	8005158 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800492a:	e08e      	b.n	8004a4a <HAL_I2C_EV_IRQHandler+0x2d6>
 800492c:	e08d      	b.n	8004a4a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004932:	2b00      	cmp	r3, #0
 8004934:	d004      	beq.n	8004940 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	695b      	ldr	r3, [r3, #20]
 800493c:	61fb      	str	r3, [r7, #28]
 800493e:	e007      	b.n	8004950 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	699b      	ldr	r3, [r3, #24]
 8004946:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004950:	69fb      	ldr	r3, [r7, #28]
 8004952:	085b      	lsrs	r3, r3, #1
 8004954:	f003 0301 	and.w	r3, r3, #1
 8004958:	2b00      	cmp	r3, #0
 800495a:	d012      	beq.n	8004982 <HAL_I2C_EV_IRQHandler+0x20e>
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	0a5b      	lsrs	r3, r3, #9
 8004960:	f003 0301 	and.w	r3, r3, #1
 8004964:	2b00      	cmp	r3, #0
 8004966:	d00c      	beq.n	8004982 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800496c:	2b00      	cmp	r3, #0
 800496e:	d003      	beq.n	8004978 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	699b      	ldr	r3, [r3, #24]
 8004976:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004978:	69b9      	ldr	r1, [r7, #24]
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 ffdc 	bl	8005938 <I2C_Slave_ADDR>
 8004980:	e066      	b.n	8004a50 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	091b      	lsrs	r3, r3, #4
 8004986:	f003 0301 	and.w	r3, r3, #1
 800498a:	2b00      	cmp	r3, #0
 800498c:	d009      	beq.n	80049a2 <HAL_I2C_EV_IRQHandler+0x22e>
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	0a5b      	lsrs	r3, r3, #9
 8004992:	f003 0301 	and.w	r3, r3, #1
 8004996:	2b00      	cmp	r3, #0
 8004998:	d003      	beq.n	80049a2 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f001 f816 	bl	80059cc <I2C_Slave_STOPF>
 80049a0:	e056      	b.n	8004a50 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80049a2:	7bbb      	ldrb	r3, [r7, #14]
 80049a4:	2b21      	cmp	r3, #33	@ 0x21
 80049a6:	d002      	beq.n	80049ae <HAL_I2C_EV_IRQHandler+0x23a>
 80049a8:	7bbb      	ldrb	r3, [r7, #14]
 80049aa:	2b29      	cmp	r3, #41	@ 0x29
 80049ac:	d125      	bne.n	80049fa <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	09db      	lsrs	r3, r3, #7
 80049b2:	f003 0301 	and.w	r3, r3, #1
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d00f      	beq.n	80049da <HAL_I2C_EV_IRQHandler+0x266>
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	0a9b      	lsrs	r3, r3, #10
 80049be:	f003 0301 	and.w	r3, r3, #1
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d009      	beq.n	80049da <HAL_I2C_EV_IRQHandler+0x266>
 80049c6:	69fb      	ldr	r3, [r7, #28]
 80049c8:	089b      	lsrs	r3, r3, #2
 80049ca:	f003 0301 	and.w	r3, r3, #1
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d103      	bne.n	80049da <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f000 fef2 	bl	80057bc <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80049d8:	e039      	b.n	8004a4e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80049da:	69fb      	ldr	r3, [r7, #28]
 80049dc:	089b      	lsrs	r3, r3, #2
 80049de:	f003 0301 	and.w	r3, r3, #1
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d033      	beq.n	8004a4e <HAL_I2C_EV_IRQHandler+0x2da>
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	0a5b      	lsrs	r3, r3, #9
 80049ea:	f003 0301 	and.w	r3, r3, #1
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d02d      	beq.n	8004a4e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f000 ff1f 	bl	8005836 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80049f8:	e029      	b.n	8004a4e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80049fa:	69fb      	ldr	r3, [r7, #28]
 80049fc:	099b      	lsrs	r3, r3, #6
 80049fe:	f003 0301 	and.w	r3, r3, #1
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d00f      	beq.n	8004a26 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	0a9b      	lsrs	r3, r3, #10
 8004a0a:	f003 0301 	and.w	r3, r3, #1
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d009      	beq.n	8004a26 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004a12:	69fb      	ldr	r3, [r7, #28]
 8004a14:	089b      	lsrs	r3, r3, #2
 8004a16:	f003 0301 	and.w	r3, r3, #1
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d103      	bne.n	8004a26 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f000 ff2a 	bl	8005878 <I2C_SlaveReceive_RXNE>
 8004a24:	e014      	b.n	8004a50 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a26:	69fb      	ldr	r3, [r7, #28]
 8004a28:	089b      	lsrs	r3, r3, #2
 8004a2a:	f003 0301 	and.w	r3, r3, #1
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d00e      	beq.n	8004a50 <HAL_I2C_EV_IRQHandler+0x2dc>
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	0a5b      	lsrs	r3, r3, #9
 8004a36:	f003 0301 	and.w	r3, r3, #1
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d008      	beq.n	8004a50 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f000 ff58 	bl	80058f4 <I2C_SlaveReceive_BTF>
 8004a44:	e004      	b.n	8004a50 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8004a46:	bf00      	nop
 8004a48:	e002      	b.n	8004a50 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a4a:	bf00      	nop
 8004a4c:	e000      	b.n	8004a50 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004a4e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004a50:	3720      	adds	r7, #32
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}

08004a56 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004a56:	b580      	push	{r7, lr}
 8004a58:	b08a      	sub	sp, #40	@ 0x28
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	695b      	ldr	r3, [r3, #20]
 8004a64:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a78:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004a7a:	6a3b      	ldr	r3, [r7, #32]
 8004a7c:	0a1b      	lsrs	r3, r3, #8
 8004a7e:	f003 0301 	and.w	r3, r3, #1
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d00e      	beq.n	8004aa4 <HAL_I2C_ER_IRQHandler+0x4e>
 8004a86:	69fb      	ldr	r3, [r7, #28]
 8004a88:	0a1b      	lsrs	r3, r3, #8
 8004a8a:	f003 0301 	and.w	r3, r3, #1
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d008      	beq.n	8004aa4 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a94:	f043 0301 	orr.w	r3, r3, #1
 8004a98:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004aa2:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004aa4:	6a3b      	ldr	r3, [r7, #32]
 8004aa6:	0a5b      	lsrs	r3, r3, #9
 8004aa8:	f003 0301 	and.w	r3, r3, #1
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d00e      	beq.n	8004ace <HAL_I2C_ER_IRQHandler+0x78>
 8004ab0:	69fb      	ldr	r3, [r7, #28]
 8004ab2:	0a1b      	lsrs	r3, r3, #8
 8004ab4:	f003 0301 	and.w	r3, r3, #1
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d008      	beq.n	8004ace <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004abe:	f043 0302 	orr.w	r3, r3, #2
 8004ac2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8004acc:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004ace:	6a3b      	ldr	r3, [r7, #32]
 8004ad0:	0a9b      	lsrs	r3, r3, #10
 8004ad2:	f003 0301 	and.w	r3, r3, #1
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d03f      	beq.n	8004b5a <HAL_I2C_ER_IRQHandler+0x104>
 8004ada:	69fb      	ldr	r3, [r7, #28]
 8004adc:	0a1b      	lsrs	r3, r3, #8
 8004ade:	f003 0301 	and.w	r3, r3, #1
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d039      	beq.n	8004b5a <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8004ae6:	7efb      	ldrb	r3, [r7, #27]
 8004ae8:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004af8:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004afe:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004b00:	7ebb      	ldrb	r3, [r7, #26]
 8004b02:	2b20      	cmp	r3, #32
 8004b04:	d112      	bne.n	8004b2c <HAL_I2C_ER_IRQHandler+0xd6>
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d10f      	bne.n	8004b2c <HAL_I2C_ER_IRQHandler+0xd6>
 8004b0c:	7cfb      	ldrb	r3, [r7, #19]
 8004b0e:	2b21      	cmp	r3, #33	@ 0x21
 8004b10:	d008      	beq.n	8004b24 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004b12:	7cfb      	ldrb	r3, [r7, #19]
 8004b14:	2b29      	cmp	r3, #41	@ 0x29
 8004b16:	d005      	beq.n	8004b24 <HAL_I2C_ER_IRQHandler+0xce>
 8004b18:	7cfb      	ldrb	r3, [r7, #19]
 8004b1a:	2b28      	cmp	r3, #40	@ 0x28
 8004b1c:	d106      	bne.n	8004b2c <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2b21      	cmp	r3, #33	@ 0x21
 8004b22:	d103      	bne.n	8004b2c <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f001 f881 	bl	8005c2c <I2C_Slave_AF>
 8004b2a:	e016      	b.n	8004b5a <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b34:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8004b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b38:	f043 0304 	orr.w	r3, r3, #4
 8004b3c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004b3e:	7efb      	ldrb	r3, [r7, #27]
 8004b40:	2b10      	cmp	r3, #16
 8004b42:	d002      	beq.n	8004b4a <HAL_I2C_ER_IRQHandler+0xf4>
 8004b44:	7efb      	ldrb	r3, [r7, #27]
 8004b46:	2b40      	cmp	r3, #64	@ 0x40
 8004b48:	d107      	bne.n	8004b5a <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b58:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004b5a:	6a3b      	ldr	r3, [r7, #32]
 8004b5c:	0adb      	lsrs	r3, r3, #11
 8004b5e:	f003 0301 	and.w	r3, r3, #1
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00e      	beq.n	8004b84 <HAL_I2C_ER_IRQHandler+0x12e>
 8004b66:	69fb      	ldr	r3, [r7, #28]
 8004b68:	0a1b      	lsrs	r3, r3, #8
 8004b6a:	f003 0301 	and.w	r3, r3, #1
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d008      	beq.n	8004b84 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b74:	f043 0308 	orr.w	r3, r3, #8
 8004b78:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8004b82:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d008      	beq.n	8004b9c <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b90:	431a      	orrs	r2, r3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f001 f8bc 	bl	8005d14 <I2C_ITError>
  }
}
 8004b9c:	bf00      	nop
 8004b9e:	3728      	adds	r7, #40	@ 0x28
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}

08004ba4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b083      	sub	sp, #12
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004bac:	bf00      	nop
 8004bae:	370c      	adds	r7, #12
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb6:	4770      	bx	lr

08004bb8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004bc0:	bf00      	nop
 8004bc2:	370c      	adds	r7, #12
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr

08004bcc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004bd4:	bf00      	nop
 8004bd6:	370c      	adds	r7, #12
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr

08004be0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b083      	sub	sp, #12
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004be8:	bf00      	nop
 8004bea:	370c      	adds	r7, #12
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr

08004bf4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b083      	sub	sp, #12
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
 8004bfc:	460b      	mov	r3, r1
 8004bfe:	70fb      	strb	r3, [r7, #3]
 8004c00:	4613      	mov	r3, r2
 8004c02:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004c04:	bf00      	nop
 8004c06:	370c      	adds	r7, #12
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0e:	4770      	bx	lr

08004c10 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b083      	sub	sp, #12
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004c18:	bf00      	nop
 8004c1a:	370c      	adds	r7, #12
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr

08004c24 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b083      	sub	sp, #12
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004c2c:	bf00      	nop
 8004c2e:	370c      	adds	r7, #12
 8004c30:	46bd      	mov	sp, r7
 8004c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c36:	4770      	bx	lr

08004c38 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b083      	sub	sp, #12
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004c40:	bf00      	nop
 8004c42:	370c      	adds	r7, #12
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr

08004c4c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b083      	sub	sp, #12
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004c54:	bf00      	nop
 8004c56:	370c      	adds	r7, #12
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr

08004c60 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b083      	sub	sp, #12
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004c68:	bf00      	nop
 8004c6a:	370c      	adds	r7, #12
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b084      	sub	sp, #16
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c82:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004c8a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c90:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d150      	bne.n	8004d3c <I2C_MasterTransmit_TXE+0xc8>
 8004c9a:	7bfb      	ldrb	r3, [r7, #15]
 8004c9c:	2b21      	cmp	r3, #33	@ 0x21
 8004c9e:	d14d      	bne.n	8004d3c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	2b08      	cmp	r3, #8
 8004ca4:	d01d      	beq.n	8004ce2 <I2C_MasterTransmit_TXE+0x6e>
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	2b20      	cmp	r3, #32
 8004caa:	d01a      	beq.n	8004ce2 <I2C_MasterTransmit_TXE+0x6e>
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004cb2:	d016      	beq.n	8004ce2 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	685a      	ldr	r2, [r3, #4]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004cc2:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2211      	movs	r2, #17
 8004cc8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2220      	movs	r2, #32
 8004cd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f7ff ff62 	bl	8004ba4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004ce0:	e060      	b.n	8004da4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	685a      	ldr	r2, [r3, #4]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004cf0:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d00:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2220      	movs	r2, #32
 8004d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	2b40      	cmp	r3, #64	@ 0x40
 8004d1a:	d107      	bne.n	8004d2c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f7ff ff7d 	bl	8004c24 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004d2a:	e03b      	b.n	8004da4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f7ff ff35 	bl	8004ba4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004d3a:	e033      	b.n	8004da4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004d3c:	7bfb      	ldrb	r3, [r7, #15]
 8004d3e:	2b21      	cmp	r3, #33	@ 0x21
 8004d40:	d005      	beq.n	8004d4e <I2C_MasterTransmit_TXE+0xda>
 8004d42:	7bbb      	ldrb	r3, [r7, #14]
 8004d44:	2b40      	cmp	r3, #64	@ 0x40
 8004d46:	d12d      	bne.n	8004da4 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004d48:	7bfb      	ldrb	r3, [r7, #15]
 8004d4a:	2b22      	cmp	r3, #34	@ 0x22
 8004d4c:	d12a      	bne.n	8004da4 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d108      	bne.n	8004d6a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	685a      	ldr	r2, [r3, #4]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d66:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004d68:	e01c      	b.n	8004da4 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	2b40      	cmp	r3, #64	@ 0x40
 8004d74:	d103      	bne.n	8004d7e <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f000 f88e 	bl	8004e98 <I2C_MemoryTransmit_TXE_BTF>
}
 8004d7c:	e012      	b.n	8004da4 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d82:	781a      	ldrb	r2, [r3, #0]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d8e:	1c5a      	adds	r2, r3, #1
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	3b01      	subs	r3, #1
 8004d9c:	b29a      	uxth	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004da2:	e7ff      	b.n	8004da4 <I2C_MasterTransmit_TXE+0x130>
 8004da4:	bf00      	nop
 8004da6:	3710      	adds	r7, #16
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}

08004dac <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b084      	sub	sp, #16
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004db8:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	2b21      	cmp	r3, #33	@ 0x21
 8004dc4:	d164      	bne.n	8004e90 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dca:	b29b      	uxth	r3, r3
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d012      	beq.n	8004df6 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dd4:	781a      	ldrb	r2, [r3, #0]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de0:	1c5a      	adds	r2, r3, #1
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dea:	b29b      	uxth	r3, r3
 8004dec:	3b01      	subs	r3, #1
 8004dee:	b29a      	uxth	r2, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004df4:	e04c      	b.n	8004e90 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2b08      	cmp	r3, #8
 8004dfa:	d01d      	beq.n	8004e38 <I2C_MasterTransmit_BTF+0x8c>
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2b20      	cmp	r3, #32
 8004e00:	d01a      	beq.n	8004e38 <I2C_MasterTransmit_BTF+0x8c>
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004e08:	d016      	beq.n	8004e38 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	685a      	ldr	r2, [r3, #4]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004e18:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2211      	movs	r2, #17
 8004e1e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2200      	movs	r2, #0
 8004e24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2220      	movs	r2, #32
 8004e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	f7ff feb7 	bl	8004ba4 <HAL_I2C_MasterTxCpltCallback>
}
 8004e36:	e02b      	b.n	8004e90 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	685a      	ldr	r2, [r3, #4]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004e46:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e56:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2220      	movs	r2, #32
 8004e62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004e6c:	b2db      	uxtb	r3, r3
 8004e6e:	2b40      	cmp	r3, #64	@ 0x40
 8004e70:	d107      	bne.n	8004e82 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2200      	movs	r2, #0
 8004e76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f7ff fed2 	bl	8004c24 <HAL_I2C_MemTxCpltCallback>
}
 8004e80:	e006      	b.n	8004e90 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f7ff fe8a 	bl	8004ba4 <HAL_I2C_MasterTxCpltCallback>
}
 8004e90:	bf00      	nop
 8004e92:	3710      	adds	r7, #16
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}

08004e98 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b084      	sub	sp, #16
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ea6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d11d      	bne.n	8004eec <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d10b      	bne.n	8004ed0 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ebc:	b2da      	uxtb	r2, r3
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ec8:	1c9a      	adds	r2, r3, #2
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8004ece:	e077      	b.n	8004fc0 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	121b      	asrs	r3, r3, #8
 8004ed8:	b2da      	uxtb	r2, r3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ee4:	1c5a      	adds	r2, r3, #1
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004eea:	e069      	b.n	8004fc0 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d10b      	bne.n	8004f0c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ef8:	b2da      	uxtb	r2, r3
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f04:	1c5a      	adds	r2, r3, #1
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004f0a:	e059      	b.n	8004fc0 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f10:	2b02      	cmp	r3, #2
 8004f12:	d152      	bne.n	8004fba <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004f14:	7bfb      	ldrb	r3, [r7, #15]
 8004f16:	2b22      	cmp	r3, #34	@ 0x22
 8004f18:	d10d      	bne.n	8004f36 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f28:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f2e:	1c5a      	adds	r2, r3, #1
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004f34:	e044      	b.n	8004fc0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f3a:	b29b      	uxth	r3, r3
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d015      	beq.n	8004f6c <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004f40:	7bfb      	ldrb	r3, [r7, #15]
 8004f42:	2b21      	cmp	r3, #33	@ 0x21
 8004f44:	d112      	bne.n	8004f6c <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f4a:	781a      	ldrb	r2, [r3, #0]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f56:	1c5a      	adds	r2, r3, #1
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	3b01      	subs	r3, #1
 8004f64:	b29a      	uxth	r2, r3
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004f6a:	e029      	b.n	8004fc0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d124      	bne.n	8004fc0 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8004f76:	7bfb      	ldrb	r3, [r7, #15]
 8004f78:	2b21      	cmp	r3, #33	@ 0x21
 8004f7a:	d121      	bne.n	8004fc0 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	685a      	ldr	r2, [r3, #4]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004f8a:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f9a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2220      	movs	r2, #32
 8004fa6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2200      	movs	r2, #0
 8004fae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f7ff fe36 	bl	8004c24 <HAL_I2C_MemTxCpltCallback>
}
 8004fb8:	e002      	b.n	8004fc0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8004fba:	6878      	ldr	r0, [r7, #4]
 8004fbc:	f7fe ff66 	bl	8003e8c <I2C_Flush_DR>
}
 8004fc0:	bf00      	nop
 8004fc2:	3710      	adds	r7, #16
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}

08004fc8 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b084      	sub	sp, #16
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	2b22      	cmp	r3, #34	@ 0x22
 8004fda:	f040 80b9 	bne.w	8005150 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe2:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fe8:	b29b      	uxth	r3, r3
 8004fea:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	2b03      	cmp	r3, #3
 8004ff0:	d921      	bls.n	8005036 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	691a      	ldr	r2, [r3, #16]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ffc:	b2d2      	uxtb	r2, r2
 8004ffe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005004:	1c5a      	adds	r2, r3, #1
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800500e:	b29b      	uxth	r3, r3
 8005010:	3b01      	subs	r3, #1
 8005012:	b29a      	uxth	r2, r3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800501c:	b29b      	uxth	r3, r3
 800501e:	2b03      	cmp	r3, #3
 8005020:	f040 8096 	bne.w	8005150 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	685a      	ldr	r2, [r3, #4]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005032:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005034:	e08c      	b.n	8005150 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800503a:	2b02      	cmp	r3, #2
 800503c:	d07f      	beq.n	800513e <I2C_MasterReceive_RXNE+0x176>
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	2b01      	cmp	r3, #1
 8005042:	d002      	beq.n	800504a <I2C_MasterReceive_RXNE+0x82>
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d179      	bne.n	800513e <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f001 fb36 	bl	80066bc <I2C_WaitOnSTOPRequestThroughIT>
 8005050:	4603      	mov	r3, r0
 8005052:	2b00      	cmp	r3, #0
 8005054:	d14c      	bne.n	80050f0 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005064:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	685a      	ldr	r2, [r3, #4]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005074:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	691a      	ldr	r2, [r3, #16]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005080:	b2d2      	uxtb	r2, r2
 8005082:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005088:	1c5a      	adds	r2, r3, #1
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005092:	b29b      	uxth	r3, r3
 8005094:	3b01      	subs	r3, #1
 8005096:	b29a      	uxth	r2, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2220      	movs	r2, #32
 80050a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80050aa:	b2db      	uxtb	r3, r3
 80050ac:	2b40      	cmp	r3, #64	@ 0x40
 80050ae:	d10a      	bne.n	80050c6 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2200      	movs	r2, #0
 80050b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f7ff fdba 	bl	8004c38 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80050c4:	e044      	b.n	8005150 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2200      	movs	r2, #0
 80050ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2b08      	cmp	r3, #8
 80050d2:	d002      	beq.n	80050da <I2C_MasterReceive_RXNE+0x112>
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2b20      	cmp	r3, #32
 80050d8:	d103      	bne.n	80050e2 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	631a      	str	r2, [r3, #48]	@ 0x30
 80050e0:	e002      	b.n	80050e8 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2212      	movs	r2, #18
 80050e6:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f7ff fd65 	bl	8004bb8 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80050ee:	e02f      	b.n	8005150 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	685a      	ldr	r2, [r3, #4]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80050fe:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	691a      	ldr	r2, [r3, #16]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800510a:	b2d2      	uxtb	r2, r2
 800510c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005112:	1c5a      	adds	r2, r3, #1
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800511c:	b29b      	uxth	r3, r3
 800511e:	3b01      	subs	r3, #1
 8005120:	b29a      	uxth	r2, r3
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2220      	movs	r2, #32
 800512a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f7ff fd88 	bl	8004c4c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800513c:	e008      	b.n	8005150 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	685a      	ldr	r2, [r3, #4]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800514c:	605a      	str	r2, [r3, #4]
}
 800514e:	e7ff      	b.n	8005150 <I2C_MasterReceive_RXNE+0x188>
 8005150:	bf00      	nop
 8005152:	3710      	adds	r7, #16
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}

08005158 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b084      	sub	sp, #16
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005164:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800516a:	b29b      	uxth	r3, r3
 800516c:	2b04      	cmp	r3, #4
 800516e:	d11b      	bne.n	80051a8 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	685a      	ldr	r2, [r3, #4]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800517e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	691a      	ldr	r2, [r3, #16]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800518a:	b2d2      	uxtb	r2, r2
 800518c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005192:	1c5a      	adds	r2, r3, #1
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800519c:	b29b      	uxth	r3, r3
 800519e:	3b01      	subs	r3, #1
 80051a0:	b29a      	uxth	r2, r3
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80051a6:	e0c4      	b.n	8005332 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051ac:	b29b      	uxth	r3, r3
 80051ae:	2b03      	cmp	r3, #3
 80051b0:	d129      	bne.n	8005206 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	685a      	ldr	r2, [r3, #4]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051c0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2b04      	cmp	r3, #4
 80051c6:	d00a      	beq.n	80051de <I2C_MasterReceive_BTF+0x86>
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2b02      	cmp	r3, #2
 80051cc:	d007      	beq.n	80051de <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051dc:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	691a      	ldr	r2, [r3, #16]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051e8:	b2d2      	uxtb	r2, r2
 80051ea:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f0:	1c5a      	adds	r2, r3, #1
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051fa:	b29b      	uxth	r3, r3
 80051fc:	3b01      	subs	r3, #1
 80051fe:	b29a      	uxth	r2, r3
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005204:	e095      	b.n	8005332 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800520a:	b29b      	uxth	r3, r3
 800520c:	2b02      	cmp	r3, #2
 800520e:	d17d      	bne.n	800530c <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2b01      	cmp	r3, #1
 8005214:	d002      	beq.n	800521c <I2C_MasterReceive_BTF+0xc4>
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2b10      	cmp	r3, #16
 800521a:	d108      	bne.n	800522e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800522a:	601a      	str	r2, [r3, #0]
 800522c:	e016      	b.n	800525c <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2b04      	cmp	r3, #4
 8005232:	d002      	beq.n	800523a <I2C_MasterReceive_BTF+0xe2>
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2b02      	cmp	r3, #2
 8005238:	d108      	bne.n	800524c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005248:	601a      	str	r2, [r3, #0]
 800524a:	e007      	b.n	800525c <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800525a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	691a      	ldr	r2, [r3, #16]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005266:	b2d2      	uxtb	r2, r2
 8005268:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800526e:	1c5a      	adds	r2, r3, #1
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005278:	b29b      	uxth	r3, r3
 800527a:	3b01      	subs	r3, #1
 800527c:	b29a      	uxth	r2, r3
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	691a      	ldr	r2, [r3, #16]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800528c:	b2d2      	uxtb	r2, r2
 800528e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005294:	1c5a      	adds	r2, r3, #1
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800529e:	b29b      	uxth	r3, r3
 80052a0:	3b01      	subs	r3, #1
 80052a2:	b29a      	uxth	r2, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	685a      	ldr	r2, [r3, #4]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80052b6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2220      	movs	r2, #32
 80052bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	2b40      	cmp	r3, #64	@ 0x40
 80052ca:	d10a      	bne.n	80052e2 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2200      	movs	r2, #0
 80052d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2200      	movs	r2, #0
 80052d8:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f7ff fcac 	bl	8004c38 <HAL_I2C_MemRxCpltCallback>
}
 80052e0:	e027      	b.n	8005332 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2b08      	cmp	r3, #8
 80052ee:	d002      	beq.n	80052f6 <I2C_MasterReceive_BTF+0x19e>
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2b20      	cmp	r3, #32
 80052f4:	d103      	bne.n	80052fe <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2200      	movs	r2, #0
 80052fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80052fc:	e002      	b.n	8005304 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2212      	movs	r2, #18
 8005302:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	f7ff fc57 	bl	8004bb8 <HAL_I2C_MasterRxCpltCallback>
}
 800530a:	e012      	b.n	8005332 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	691a      	ldr	r2, [r3, #16]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005316:	b2d2      	uxtb	r2, r2
 8005318:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800531e:	1c5a      	adds	r2, r3, #1
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005328:	b29b      	uxth	r3, r3
 800532a:	3b01      	subs	r3, #1
 800532c:	b29a      	uxth	r2, r3
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005332:	bf00      	nop
 8005334:	3710      	adds	r7, #16
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}

0800533a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800533a:	b480      	push	{r7}
 800533c:	b083      	sub	sp, #12
 800533e:	af00      	add	r7, sp, #0
 8005340:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005348:	b2db      	uxtb	r3, r3
 800534a:	2b40      	cmp	r3, #64	@ 0x40
 800534c:	d117      	bne.n	800537e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005352:	2b00      	cmp	r3, #0
 8005354:	d109      	bne.n	800536a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800535a:	b2db      	uxtb	r3, r3
 800535c:	461a      	mov	r2, r3
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005366:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005368:	e067      	b.n	800543a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800536e:	b2db      	uxtb	r3, r3
 8005370:	f043 0301 	orr.w	r3, r3, #1
 8005374:	b2da      	uxtb	r2, r3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	611a      	str	r2, [r3, #16]
}
 800537c:	e05d      	b.n	800543a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	691b      	ldr	r3, [r3, #16]
 8005382:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005386:	d133      	bne.n	80053f0 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800538e:	b2db      	uxtb	r3, r3
 8005390:	2b21      	cmp	r3, #33	@ 0x21
 8005392:	d109      	bne.n	80053a8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005398:	b2db      	uxtb	r3, r3
 800539a:	461a      	mov	r2, r3
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80053a4:	611a      	str	r2, [r3, #16]
 80053a6:	e008      	b.n	80053ba <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	f043 0301 	orr.w	r3, r3, #1
 80053b2:	b2da      	uxtb	r2, r3
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d004      	beq.n	80053cc <I2C_Master_SB+0x92>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d108      	bne.n	80053de <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d032      	beq.n	800543a <I2C_Master_SB+0x100>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d02d      	beq.n	800543a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	685a      	ldr	r2, [r3, #4]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053ec:	605a      	str	r2, [r3, #4]
}
 80053ee:	e024      	b.n	800543a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d10e      	bne.n	8005416 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053fc:	b29b      	uxth	r3, r3
 80053fe:	11db      	asrs	r3, r3, #7
 8005400:	b2db      	uxtb	r3, r3
 8005402:	f003 0306 	and.w	r3, r3, #6
 8005406:	b2db      	uxtb	r3, r3
 8005408:	f063 030f 	orn	r3, r3, #15
 800540c:	b2da      	uxtb	r2, r3
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	611a      	str	r2, [r3, #16]
}
 8005414:	e011      	b.n	800543a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800541a:	2b01      	cmp	r3, #1
 800541c:	d10d      	bne.n	800543a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005422:	b29b      	uxth	r3, r3
 8005424:	11db      	asrs	r3, r3, #7
 8005426:	b2db      	uxtb	r3, r3
 8005428:	f003 0306 	and.w	r3, r3, #6
 800542c:	b2db      	uxtb	r3, r3
 800542e:	f063 030e 	orn	r3, r3, #14
 8005432:	b2da      	uxtb	r2, r3
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	611a      	str	r2, [r3, #16]
}
 800543a:	bf00      	nop
 800543c:	370c      	adds	r7, #12
 800543e:	46bd      	mov	sp, r7
 8005440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005444:	4770      	bx	lr

08005446 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005446:	b480      	push	{r7}
 8005448:	b083      	sub	sp, #12
 800544a:	af00      	add	r7, sp, #0
 800544c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005452:	b2da      	uxtb	r2, r3
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800545e:	2b00      	cmp	r3, #0
 8005460:	d004      	beq.n	800546c <I2C_Master_ADD10+0x26>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005468:	2b00      	cmp	r3, #0
 800546a:	d108      	bne.n	800547e <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005470:	2b00      	cmp	r3, #0
 8005472:	d00c      	beq.n	800548e <I2C_Master_ADD10+0x48>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005478:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800547a:	2b00      	cmp	r3, #0
 800547c:	d007      	beq.n	800548e <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	685a      	ldr	r2, [r3, #4]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800548c:	605a      	str	r2, [r3, #4]
  }
}
 800548e:	bf00      	nop
 8005490:	370c      	adds	r7, #12
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr

0800549a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800549a:	b480      	push	{r7}
 800549c:	b091      	sub	sp, #68	@ 0x44
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80054a8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054b6:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	2b22      	cmp	r3, #34	@ 0x22
 80054c2:	f040 8169 	bne.w	8005798 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d10f      	bne.n	80054ee <I2C_Master_ADDR+0x54>
 80054ce:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80054d2:	2b40      	cmp	r3, #64	@ 0x40
 80054d4:	d10b      	bne.n	80054ee <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054d6:	2300      	movs	r3, #0
 80054d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	695b      	ldr	r3, [r3, #20]
 80054e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	699b      	ldr	r3, [r3, #24]
 80054e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80054ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ec:	e160      	b.n	80057b0 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d11d      	bne.n	8005532 <I2C_Master_ADDR+0x98>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	691b      	ldr	r3, [r3, #16]
 80054fa:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80054fe:	d118      	bne.n	8005532 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005500:	2300      	movs	r3, #0
 8005502:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	695b      	ldr	r3, [r3, #20]
 800550a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	699b      	ldr	r3, [r3, #24]
 8005512:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005524:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800552a:	1c5a      	adds	r2, r3, #1
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	651a      	str	r2, [r3, #80]	@ 0x50
 8005530:	e13e      	b.n	80057b0 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005536:	b29b      	uxth	r3, r3
 8005538:	2b00      	cmp	r3, #0
 800553a:	d113      	bne.n	8005564 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800553c:	2300      	movs	r3, #0
 800553e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	695b      	ldr	r3, [r3, #20]
 8005546:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	699b      	ldr	r3, [r3, #24]
 800554e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005550:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005560:	601a      	str	r2, [r3, #0]
 8005562:	e115      	b.n	8005790 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005568:	b29b      	uxth	r3, r3
 800556a:	2b01      	cmp	r3, #1
 800556c:	f040 808a 	bne.w	8005684 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005572:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005576:	d137      	bne.n	80055e8 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	681a      	ldr	r2, [r3, #0]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005586:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	685b      	ldr	r3, [r3, #4]
 800558e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005592:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005596:	d113      	bne.n	80055c0 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055a6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055a8:	2300      	movs	r3, #0
 80055aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	695b      	ldr	r3, [r3, #20]
 80055b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	699b      	ldr	r3, [r3, #24]
 80055ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80055bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055be:	e0e7      	b.n	8005790 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055c0:	2300      	movs	r3, #0
 80055c2:	623b      	str	r3, [r7, #32]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	695b      	ldr	r3, [r3, #20]
 80055ca:	623b      	str	r3, [r7, #32]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	699b      	ldr	r3, [r3, #24]
 80055d2:	623b      	str	r3, [r7, #32]
 80055d4:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055e4:	601a      	str	r2, [r3, #0]
 80055e6:	e0d3      	b.n	8005790 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80055e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055ea:	2b08      	cmp	r3, #8
 80055ec:	d02e      	beq.n	800564c <I2C_Master_ADDR+0x1b2>
 80055ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055f0:	2b20      	cmp	r3, #32
 80055f2:	d02b      	beq.n	800564c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80055f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055f6:	2b12      	cmp	r3, #18
 80055f8:	d102      	bne.n	8005600 <I2C_Master_ADDR+0x166>
 80055fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d125      	bne.n	800564c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005602:	2b04      	cmp	r3, #4
 8005604:	d00e      	beq.n	8005624 <I2C_Master_ADDR+0x18a>
 8005606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005608:	2b02      	cmp	r3, #2
 800560a:	d00b      	beq.n	8005624 <I2C_Master_ADDR+0x18a>
 800560c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800560e:	2b10      	cmp	r3, #16
 8005610:	d008      	beq.n	8005624 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005620:	601a      	str	r2, [r3, #0]
 8005622:	e007      	b.n	8005634 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005632:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005634:	2300      	movs	r3, #0
 8005636:	61fb      	str	r3, [r7, #28]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	695b      	ldr	r3, [r3, #20]
 800563e:	61fb      	str	r3, [r7, #28]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	699b      	ldr	r3, [r3, #24]
 8005646:	61fb      	str	r3, [r7, #28]
 8005648:	69fb      	ldr	r3, [r7, #28]
 800564a:	e0a1      	b.n	8005790 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800565a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800565c:	2300      	movs	r3, #0
 800565e:	61bb      	str	r3, [r7, #24]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	695b      	ldr	r3, [r3, #20]
 8005666:	61bb      	str	r3, [r7, #24]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	699b      	ldr	r3, [r3, #24]
 800566e:	61bb      	str	r3, [r7, #24]
 8005670:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005680:	601a      	str	r2, [r3, #0]
 8005682:	e085      	b.n	8005790 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005688:	b29b      	uxth	r3, r3
 800568a:	2b02      	cmp	r3, #2
 800568c:	d14d      	bne.n	800572a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800568e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005690:	2b04      	cmp	r3, #4
 8005692:	d016      	beq.n	80056c2 <I2C_Master_ADDR+0x228>
 8005694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005696:	2b02      	cmp	r3, #2
 8005698:	d013      	beq.n	80056c2 <I2C_Master_ADDR+0x228>
 800569a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800569c:	2b10      	cmp	r3, #16
 800569e:	d010      	beq.n	80056c2 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056ae:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056be:	601a      	str	r2, [r3, #0]
 80056c0:	e007      	b.n	80056d2 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80056d0:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056e0:	d117      	bne.n	8005712 <I2C_Master_ADDR+0x278>
 80056e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056e4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80056e8:	d00b      	beq.n	8005702 <I2C_Master_ADDR+0x268>
 80056ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d008      	beq.n	8005702 <I2C_Master_ADDR+0x268>
 80056f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056f2:	2b08      	cmp	r3, #8
 80056f4:	d005      	beq.n	8005702 <I2C_Master_ADDR+0x268>
 80056f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056f8:	2b10      	cmp	r3, #16
 80056fa:	d002      	beq.n	8005702 <I2C_Master_ADDR+0x268>
 80056fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056fe:	2b20      	cmp	r3, #32
 8005700:	d107      	bne.n	8005712 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	685a      	ldr	r2, [r3, #4]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005710:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005712:	2300      	movs	r3, #0
 8005714:	617b      	str	r3, [r7, #20]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	695b      	ldr	r3, [r3, #20]
 800571c:	617b      	str	r3, [r7, #20]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	699b      	ldr	r3, [r3, #24]
 8005724:	617b      	str	r3, [r7, #20]
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	e032      	b.n	8005790 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005738:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005744:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005748:	d117      	bne.n	800577a <I2C_Master_ADDR+0x2e0>
 800574a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800574c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005750:	d00b      	beq.n	800576a <I2C_Master_ADDR+0x2d0>
 8005752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005754:	2b01      	cmp	r3, #1
 8005756:	d008      	beq.n	800576a <I2C_Master_ADDR+0x2d0>
 8005758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800575a:	2b08      	cmp	r3, #8
 800575c:	d005      	beq.n	800576a <I2C_Master_ADDR+0x2d0>
 800575e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005760:	2b10      	cmp	r3, #16
 8005762:	d002      	beq.n	800576a <I2C_Master_ADDR+0x2d0>
 8005764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005766:	2b20      	cmp	r3, #32
 8005768:	d107      	bne.n	800577a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	685a      	ldr	r2, [r3, #4]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005778:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800577a:	2300      	movs	r3, #0
 800577c:	613b      	str	r3, [r7, #16]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	695b      	ldr	r3, [r3, #20]
 8005784:	613b      	str	r3, [r7, #16]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	699b      	ldr	r3, [r3, #24]
 800578c:	613b      	str	r3, [r7, #16]
 800578e:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005796:	e00b      	b.n	80057b0 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005798:	2300      	movs	r3, #0
 800579a:	60fb      	str	r3, [r7, #12]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	695b      	ldr	r3, [r3, #20]
 80057a2:	60fb      	str	r3, [r7, #12]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	699b      	ldr	r3, [r3, #24]
 80057aa:	60fb      	str	r3, [r7, #12]
 80057ac:	68fb      	ldr	r3, [r7, #12]
}
 80057ae:	e7ff      	b.n	80057b0 <I2C_Master_ADDR+0x316>
 80057b0:	bf00      	nop
 80057b2:	3744      	adds	r7, #68	@ 0x44
 80057b4:	46bd      	mov	sp, r7
 80057b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ba:	4770      	bx	lr

080057bc <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b084      	sub	sp, #16
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057ca:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d02b      	beq.n	800582e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057da:	781a      	ldrb	r2, [r3, #0]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057e6:	1c5a      	adds	r2, r3, #1
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057f0:	b29b      	uxth	r3, r3
 80057f2:	3b01      	subs	r3, #1
 80057f4:	b29a      	uxth	r2, r3
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057fe:	b29b      	uxth	r3, r3
 8005800:	2b00      	cmp	r3, #0
 8005802:	d114      	bne.n	800582e <I2C_SlaveTransmit_TXE+0x72>
 8005804:	7bfb      	ldrb	r3, [r7, #15]
 8005806:	2b29      	cmp	r3, #41	@ 0x29
 8005808:	d111      	bne.n	800582e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	685a      	ldr	r2, [r3, #4]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005818:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2221      	movs	r2, #33	@ 0x21
 800581e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2228      	movs	r2, #40	@ 0x28
 8005824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f7ff f9cf 	bl	8004bcc <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800582e:	bf00      	nop
 8005830:	3710      	adds	r7, #16
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}

08005836 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005836:	b480      	push	{r7}
 8005838:	b083      	sub	sp, #12
 800583a:	af00      	add	r7, sp, #0
 800583c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005842:	b29b      	uxth	r3, r3
 8005844:	2b00      	cmp	r3, #0
 8005846:	d011      	beq.n	800586c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800584c:	781a      	ldrb	r2, [r3, #0]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005858:	1c5a      	adds	r2, r3, #1
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005862:	b29b      	uxth	r3, r3
 8005864:	3b01      	subs	r3, #1
 8005866:	b29a      	uxth	r2, r3
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800586c:	bf00      	nop
 800586e:	370c      	adds	r7, #12
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr

08005878 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b084      	sub	sp, #16
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005886:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800588c:	b29b      	uxth	r3, r3
 800588e:	2b00      	cmp	r3, #0
 8005890:	d02c      	beq.n	80058ec <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	691a      	ldr	r2, [r3, #16]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800589c:	b2d2      	uxtb	r2, r2
 800589e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058a4:	1c5a      	adds	r2, r3, #1
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	3b01      	subs	r3, #1
 80058b2:	b29a      	uxth	r2, r3
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058bc:	b29b      	uxth	r3, r3
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d114      	bne.n	80058ec <I2C_SlaveReceive_RXNE+0x74>
 80058c2:	7bfb      	ldrb	r3, [r7, #15]
 80058c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80058c6:	d111      	bne.n	80058ec <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	685a      	ldr	r2, [r3, #4]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058d6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2222      	movs	r2, #34	@ 0x22
 80058dc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2228      	movs	r2, #40	@ 0x28
 80058e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f7ff f97a 	bl	8004be0 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80058ec:	bf00      	nop
 80058ee:	3710      	adds	r7, #16
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}

080058f4 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b083      	sub	sp, #12
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005900:	b29b      	uxth	r3, r3
 8005902:	2b00      	cmp	r3, #0
 8005904:	d012      	beq.n	800592c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	691a      	ldr	r2, [r3, #16]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005910:	b2d2      	uxtb	r2, r2
 8005912:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005918:	1c5a      	adds	r2, r3, #1
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005922:	b29b      	uxth	r3, r3
 8005924:	3b01      	subs	r3, #1
 8005926:	b29a      	uxth	r2, r3
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800592c:	bf00      	nop
 800592e:	370c      	adds	r7, #12
 8005930:	46bd      	mov	sp, r7
 8005932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005936:	4770      	bx	lr

08005938 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b084      	sub	sp, #16
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
 8005940:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005942:	2300      	movs	r3, #0
 8005944:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800594c:	b2db      	uxtb	r3, r3
 800594e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005952:	2b28      	cmp	r3, #40	@ 0x28
 8005954:	d127      	bne.n	80059a6 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	685a      	ldr	r2, [r3, #4]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005964:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	089b      	lsrs	r3, r3, #2
 800596a:	f003 0301 	and.w	r3, r3, #1
 800596e:	2b00      	cmp	r3, #0
 8005970:	d101      	bne.n	8005976 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005972:	2301      	movs	r3, #1
 8005974:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	09db      	lsrs	r3, r3, #7
 800597a:	f003 0301 	and.w	r3, r3, #1
 800597e:	2b00      	cmp	r3, #0
 8005980:	d103      	bne.n	800598a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	68db      	ldr	r3, [r3, #12]
 8005986:	81bb      	strh	r3, [r7, #12]
 8005988:	e002      	b.n	8005990 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	699b      	ldr	r3, [r3, #24]
 800598e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2200      	movs	r2, #0
 8005994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005998:	89ba      	ldrh	r2, [r7, #12]
 800599a:	7bfb      	ldrb	r3, [r7, #15]
 800599c:	4619      	mov	r1, r3
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f7ff f928 	bl	8004bf4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80059a4:	e00e      	b.n	80059c4 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059a6:	2300      	movs	r3, #0
 80059a8:	60bb      	str	r3, [r7, #8]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	695b      	ldr	r3, [r3, #20]
 80059b0:	60bb      	str	r3, [r7, #8]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	699b      	ldr	r3, [r3, #24]
 80059b8:	60bb      	str	r3, [r7, #8]
 80059ba:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2200      	movs	r2, #0
 80059c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80059c4:	bf00      	nop
 80059c6:	3710      	adds	r7, #16
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}

080059cc <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b084      	sub	sp, #16
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059da:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	685a      	ldr	r2, [r3, #4]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80059ea:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80059ec:	2300      	movs	r3, #0
 80059ee:	60bb      	str	r3, [r7, #8]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	695b      	ldr	r3, [r3, #20]
 80059f6:	60bb      	str	r3, [r7, #8]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681a      	ldr	r2, [r3, #0]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f042 0201 	orr.w	r2, r2, #1
 8005a06:	601a      	str	r2, [r3, #0]
 8005a08:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a18:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a28:	d172      	bne.n	8005b10 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005a2a:	7bfb      	ldrb	r3, [r7, #15]
 8005a2c:	2b22      	cmp	r3, #34	@ 0x22
 8005a2e:	d002      	beq.n	8005a36 <I2C_Slave_STOPF+0x6a>
 8005a30:	7bfb      	ldrb	r3, [r7, #15]
 8005a32:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a34:	d135      	bne.n	8005aa2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	b29a      	uxth	r2, r3
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a48:	b29b      	uxth	r3, r3
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d005      	beq.n	8005a5a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a52:	f043 0204 	orr.w	r2, r3, #4
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	685a      	ldr	r2, [r3, #4]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a68:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f7fd fe2c 	bl	80036cc <HAL_DMA_GetState>
 8005a74:	4603      	mov	r3, r0
 8005a76:	2b01      	cmp	r3, #1
 8005a78:	d049      	beq.n	8005b0e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a7e:	4a69      	ldr	r2, [pc, #420]	@ (8005c24 <I2C_Slave_STOPF+0x258>)
 8005a80:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a86:	4618      	mov	r0, r3
 8005a88:	f7fd fc74 	bl	8003374 <HAL_DMA_Abort_IT>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d03d      	beq.n	8005b0e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a98:	687a      	ldr	r2, [r7, #4]
 8005a9a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005a9c:	4610      	mov	r0, r2
 8005a9e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005aa0:	e035      	b.n	8005b0e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	b29a      	uxth	r2, r3
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ab4:	b29b      	uxth	r3, r3
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d005      	beq.n	8005ac6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005abe:	f043 0204 	orr.w	r2, r3, #4
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	685a      	ldr	r2, [r3, #4]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ad4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ada:	4618      	mov	r0, r3
 8005adc:	f7fd fdf6 	bl	80036cc <HAL_DMA_GetState>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d014      	beq.n	8005b10 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005aea:	4a4e      	ldr	r2, [pc, #312]	@ (8005c24 <I2C_Slave_STOPF+0x258>)
 8005aec:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005af2:	4618      	mov	r0, r3
 8005af4:	f7fd fc3e 	bl	8003374 <HAL_DMA_Abort_IT>
 8005af8:	4603      	mov	r3, r0
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d008      	beq.n	8005b10 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b04:	687a      	ldr	r2, [r7, #4]
 8005b06:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005b08:	4610      	mov	r0, r2
 8005b0a:	4798      	blx	r3
 8005b0c:	e000      	b.n	8005b10 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005b0e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b14:	b29b      	uxth	r3, r3
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d03e      	beq.n	8005b98 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	695b      	ldr	r3, [r3, #20]
 8005b20:	f003 0304 	and.w	r3, r3, #4
 8005b24:	2b04      	cmp	r3, #4
 8005b26:	d112      	bne.n	8005b4e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	691a      	ldr	r2, [r3, #16]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b32:	b2d2      	uxtb	r2, r2
 8005b34:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b3a:	1c5a      	adds	r2, r3, #1
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	3b01      	subs	r3, #1
 8005b48:	b29a      	uxth	r2, r3
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	695b      	ldr	r3, [r3, #20]
 8005b54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b58:	2b40      	cmp	r3, #64	@ 0x40
 8005b5a:	d112      	bne.n	8005b82 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	691a      	ldr	r2, [r3, #16]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b66:	b2d2      	uxtb	r2, r2
 8005b68:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b6e:	1c5a      	adds	r2, r3, #1
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b78:	b29b      	uxth	r3, r3
 8005b7a:	3b01      	subs	r3, #1
 8005b7c:	b29a      	uxth	r2, r3
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b86:	b29b      	uxth	r3, r3
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d005      	beq.n	8005b98 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b90:	f043 0204 	orr.w	r2, r3, #4
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d003      	beq.n	8005ba8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f000 f8b7 	bl	8005d14 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005ba6:	e039      	b.n	8005c1c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005ba8:	7bfb      	ldrb	r3, [r7, #15]
 8005baa:	2b2a      	cmp	r3, #42	@ 0x2a
 8005bac:	d109      	bne.n	8005bc2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2228      	movs	r2, #40	@ 0x28
 8005bb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005bbc:	6878      	ldr	r0, [r7, #4]
 8005bbe:	f7ff f80f 	bl	8004be0 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	2b28      	cmp	r3, #40	@ 0x28
 8005bcc:	d111      	bne.n	8005bf2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a15      	ldr	r2, [pc, #84]	@ (8005c28 <I2C_Slave_STOPF+0x25c>)
 8005bd2:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2220      	movs	r2, #32
 8005bde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f7ff f810 	bl	8004c10 <HAL_I2C_ListenCpltCallback>
}
 8005bf0:	e014      	b.n	8005c1c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bf6:	2b22      	cmp	r3, #34	@ 0x22
 8005bf8:	d002      	beq.n	8005c00 <I2C_Slave_STOPF+0x234>
 8005bfa:	7bfb      	ldrb	r3, [r7, #15]
 8005bfc:	2b22      	cmp	r3, #34	@ 0x22
 8005bfe:	d10d      	bne.n	8005c1c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2220      	movs	r2, #32
 8005c0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2200      	movs	r2, #0
 8005c12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f7fe ffe2 	bl	8004be0 <HAL_I2C_SlaveRxCpltCallback>
}
 8005c1c:	bf00      	nop
 8005c1e:	3710      	adds	r7, #16
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}
 8005c24:	08006219 	.word	0x08006219
 8005c28:	ffff0000 	.word	0xffff0000

08005c2c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b084      	sub	sp, #16
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c3a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c40:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	2b08      	cmp	r3, #8
 8005c46:	d002      	beq.n	8005c4e <I2C_Slave_AF+0x22>
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	2b20      	cmp	r3, #32
 8005c4c:	d129      	bne.n	8005ca2 <I2C_Slave_AF+0x76>
 8005c4e:	7bfb      	ldrb	r3, [r7, #15]
 8005c50:	2b28      	cmp	r3, #40	@ 0x28
 8005c52:	d126      	bne.n	8005ca2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a2e      	ldr	r2, [pc, #184]	@ (8005d10 <I2C_Slave_AF+0xe4>)
 8005c58:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	685a      	ldr	r2, [r3, #4]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005c68:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005c72:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c82:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2220      	movs	r2, #32
 8005c8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2200      	movs	r2, #0
 8005c96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f7fe ffb8 	bl	8004c10 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005ca0:	e031      	b.n	8005d06 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005ca2:	7bfb      	ldrb	r3, [r7, #15]
 8005ca4:	2b21      	cmp	r3, #33	@ 0x21
 8005ca6:	d129      	bne.n	8005cfc <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4a19      	ldr	r2, [pc, #100]	@ (8005d10 <I2C_Slave_AF+0xe4>)
 8005cac:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2221      	movs	r2, #33	@ 0x21
 8005cb2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2220      	movs	r2, #32
 8005cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	685a      	ldr	r2, [r3, #4]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005cd2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005cdc:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cec:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f7fe f8cc 	bl	8003e8c <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005cf4:	6878      	ldr	r0, [r7, #4]
 8005cf6:	f7fe ff69 	bl	8004bcc <HAL_I2C_SlaveTxCpltCallback>
}
 8005cfa:	e004      	b.n	8005d06 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005d04:	615a      	str	r2, [r3, #20]
}
 8005d06:	bf00      	nop
 8005d08:	3710      	adds	r7, #16
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}
 8005d0e:	bf00      	nop
 8005d10:	ffff0000 	.word	0xffff0000

08005d14 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b084      	sub	sp, #16
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d22:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d2a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005d2c:	7bbb      	ldrb	r3, [r7, #14]
 8005d2e:	2b10      	cmp	r3, #16
 8005d30:	d002      	beq.n	8005d38 <I2C_ITError+0x24>
 8005d32:	7bbb      	ldrb	r3, [r7, #14]
 8005d34:	2b40      	cmp	r3, #64	@ 0x40
 8005d36:	d10a      	bne.n	8005d4e <I2C_ITError+0x3a>
 8005d38:	7bfb      	ldrb	r3, [r7, #15]
 8005d3a:	2b22      	cmp	r3, #34	@ 0x22
 8005d3c:	d107      	bne.n	8005d4e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005d4c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005d4e:	7bfb      	ldrb	r3, [r7, #15]
 8005d50:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005d54:	2b28      	cmp	r3, #40	@ 0x28
 8005d56:	d107      	bne.n	8005d68 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2228      	movs	r2, #40	@ 0x28
 8005d62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005d66:	e015      	b.n	8005d94 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d72:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d76:	d00a      	beq.n	8005d8e <I2C_ITError+0x7a>
 8005d78:	7bfb      	ldrb	r3, [r7, #15]
 8005d7a:	2b60      	cmp	r3, #96	@ 0x60
 8005d7c:	d007      	beq.n	8005d8e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2220      	movs	r2, #32
 8005d82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2200      	movs	r2, #0
 8005d92:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005da2:	d162      	bne.n	8005e6a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	685a      	ldr	r2, [r3, #4]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005db2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005db8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d020      	beq.n	8005e04 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dc6:	4a6a      	ldr	r2, [pc, #424]	@ (8005f70 <I2C_ITError+0x25c>)
 8005dc8:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f7fd fad0 	bl	8003374 <HAL_DMA_Abort_IT>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	f000 8089 	beq.w	8005eee <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	681a      	ldr	r2, [r3, #0]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f022 0201 	bic.w	r2, r2, #1
 8005dea:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2220      	movs	r2, #32
 8005df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005df8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005dfe:	4610      	mov	r0, r2
 8005e00:	4798      	blx	r3
 8005e02:	e074      	b.n	8005eee <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e08:	4a59      	ldr	r2, [pc, #356]	@ (8005f70 <I2C_ITError+0x25c>)
 8005e0a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e10:	4618      	mov	r0, r3
 8005e12:	f7fd faaf 	bl	8003374 <HAL_DMA_Abort_IT>
 8005e16:	4603      	mov	r3, r0
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d068      	beq.n	8005eee <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	695b      	ldr	r3, [r3, #20]
 8005e22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e26:	2b40      	cmp	r3, #64	@ 0x40
 8005e28:	d10b      	bne.n	8005e42 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	691a      	ldr	r2, [r3, #16]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e34:	b2d2      	uxtb	r2, r2
 8005e36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e3c:	1c5a      	adds	r2, r3, #1
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	681a      	ldr	r2, [r3, #0]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f022 0201 	bic.w	r2, r2, #1
 8005e50:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2220      	movs	r2, #32
 8005e56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e60:	687a      	ldr	r2, [r7, #4]
 8005e62:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005e64:	4610      	mov	r0, r2
 8005e66:	4798      	blx	r3
 8005e68:	e041      	b.n	8005eee <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	2b60      	cmp	r3, #96	@ 0x60
 8005e74:	d125      	bne.n	8005ec2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2220      	movs	r2, #32
 8005e7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2200      	movs	r2, #0
 8005e82:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	695b      	ldr	r3, [r3, #20]
 8005e8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e8e:	2b40      	cmp	r3, #64	@ 0x40
 8005e90:	d10b      	bne.n	8005eaa <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	691a      	ldr	r2, [r3, #16]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e9c:	b2d2      	uxtb	r2, r2
 8005e9e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ea4:	1c5a      	adds	r2, r3, #1
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f022 0201 	bic.w	r2, r2, #1
 8005eb8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f7fe fed0 	bl	8004c60 <HAL_I2C_AbortCpltCallback>
 8005ec0:	e015      	b.n	8005eee <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	695b      	ldr	r3, [r3, #20]
 8005ec8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ecc:	2b40      	cmp	r3, #64	@ 0x40
 8005ece:	d10b      	bne.n	8005ee8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	691a      	ldr	r2, [r3, #16]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eda:	b2d2      	uxtb	r2, r2
 8005edc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ee2:	1c5a      	adds	r2, r3, #1
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	f7fe feaf 	bl	8004c4c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ef2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	f003 0301 	and.w	r3, r3, #1
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d10e      	bne.n	8005f1c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d109      	bne.n	8005f1c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d104      	bne.n	8005f1c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d007      	beq.n	8005f2c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	685a      	ldr	r2, [r3, #4]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005f2a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f32:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f38:	f003 0304 	and.w	r3, r3, #4
 8005f3c:	2b04      	cmp	r3, #4
 8005f3e:	d113      	bne.n	8005f68 <I2C_ITError+0x254>
 8005f40:	7bfb      	ldrb	r3, [r7, #15]
 8005f42:	2b28      	cmp	r3, #40	@ 0x28
 8005f44:	d110      	bne.n	8005f68 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a0a      	ldr	r2, [pc, #40]	@ (8005f74 <I2C_ITError+0x260>)
 8005f4a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2220      	movs	r2, #32
 8005f56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f7fe fe54 	bl	8004c10 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005f68:	bf00      	nop
 8005f6a:	3710      	adds	r7, #16
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}
 8005f70:	08006219 	.word	0x08006219
 8005f74:	ffff0000 	.word	0xffff0000

08005f78 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b088      	sub	sp, #32
 8005f7c:	af02      	add	r7, sp, #8
 8005f7e:	60f8      	str	r0, [r7, #12]
 8005f80:	607a      	str	r2, [r7, #4]
 8005f82:	603b      	str	r3, [r7, #0]
 8005f84:	460b      	mov	r3, r1
 8005f86:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f8c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	2b08      	cmp	r3, #8
 8005f92:	d006      	beq.n	8005fa2 <I2C_MasterRequestWrite+0x2a>
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	2b01      	cmp	r3, #1
 8005f98:	d003      	beq.n	8005fa2 <I2C_MasterRequestWrite+0x2a>
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005fa0:	d108      	bne.n	8005fb4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005fb0:	601a      	str	r2, [r3, #0]
 8005fb2:	e00b      	b.n	8005fcc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fb8:	2b12      	cmp	r3, #18
 8005fba:	d107      	bne.n	8005fcc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005fca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	9300      	str	r3, [sp, #0]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005fd8:	68f8      	ldr	r0, [r7, #12]
 8005fda:	f000 f9c5 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 8005fde:	4603      	mov	r3, r0
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d00d      	beq.n	8006000 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ff2:	d103      	bne.n	8005ffc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ffa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005ffc:	2303      	movs	r3, #3
 8005ffe:	e035      	b.n	800606c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	691b      	ldr	r3, [r3, #16]
 8006004:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006008:	d108      	bne.n	800601c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800600a:	897b      	ldrh	r3, [r7, #10]
 800600c:	b2db      	uxtb	r3, r3
 800600e:	461a      	mov	r2, r3
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006018:	611a      	str	r2, [r3, #16]
 800601a:	e01b      	b.n	8006054 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800601c:	897b      	ldrh	r3, [r7, #10]
 800601e:	11db      	asrs	r3, r3, #7
 8006020:	b2db      	uxtb	r3, r3
 8006022:	f003 0306 	and.w	r3, r3, #6
 8006026:	b2db      	uxtb	r3, r3
 8006028:	f063 030f 	orn	r3, r3, #15
 800602c:	b2da      	uxtb	r2, r3
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	687a      	ldr	r2, [r7, #4]
 8006038:	490e      	ldr	r1, [pc, #56]	@ (8006074 <I2C_MasterRequestWrite+0xfc>)
 800603a:	68f8      	ldr	r0, [r7, #12]
 800603c:	f000 fa0e 	bl	800645c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006040:	4603      	mov	r3, r0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d001      	beq.n	800604a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006046:	2301      	movs	r3, #1
 8006048:	e010      	b.n	800606c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800604a:	897b      	ldrh	r3, [r7, #10]
 800604c:	b2da      	uxtb	r2, r3
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	687a      	ldr	r2, [r7, #4]
 8006058:	4907      	ldr	r1, [pc, #28]	@ (8006078 <I2C_MasterRequestWrite+0x100>)
 800605a:	68f8      	ldr	r0, [r7, #12]
 800605c:	f000 f9fe 	bl	800645c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006060:	4603      	mov	r3, r0
 8006062:	2b00      	cmp	r3, #0
 8006064:	d001      	beq.n	800606a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006066:	2301      	movs	r3, #1
 8006068:	e000      	b.n	800606c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800606a:	2300      	movs	r3, #0
}
 800606c:	4618      	mov	r0, r3
 800606e:	3718      	adds	r7, #24
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}
 8006074:	00010008 	.word	0x00010008
 8006078:	00010002 	.word	0x00010002

0800607c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b088      	sub	sp, #32
 8006080:	af02      	add	r7, sp, #8
 8006082:	60f8      	str	r0, [r7, #12]
 8006084:	607a      	str	r2, [r7, #4]
 8006086:	603b      	str	r3, [r7, #0]
 8006088:	460b      	mov	r3, r1
 800608a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006090:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80060a0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	2b08      	cmp	r3, #8
 80060a6:	d006      	beq.n	80060b6 <I2C_MasterRequestRead+0x3a>
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	d003      	beq.n	80060b6 <I2C_MasterRequestRead+0x3a>
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80060b4:	d108      	bne.n	80060c8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80060c4:	601a      	str	r2, [r3, #0]
 80060c6:	e00b      	b.n	80060e0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060cc:	2b11      	cmp	r3, #17
 80060ce:	d107      	bne.n	80060e0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80060de:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	9300      	str	r3, [sp, #0]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2200      	movs	r2, #0
 80060e8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80060ec:	68f8      	ldr	r0, [r7, #12]
 80060ee:	f000 f93b 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 80060f2:	4603      	mov	r3, r0
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d00d      	beq.n	8006114 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006102:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006106:	d103      	bne.n	8006110 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800610e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006110:	2303      	movs	r3, #3
 8006112:	e079      	b.n	8006208 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	691b      	ldr	r3, [r3, #16]
 8006118:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800611c:	d108      	bne.n	8006130 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800611e:	897b      	ldrh	r3, [r7, #10]
 8006120:	b2db      	uxtb	r3, r3
 8006122:	f043 0301 	orr.w	r3, r3, #1
 8006126:	b2da      	uxtb	r2, r3
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	611a      	str	r2, [r3, #16]
 800612e:	e05f      	b.n	80061f0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006130:	897b      	ldrh	r3, [r7, #10]
 8006132:	11db      	asrs	r3, r3, #7
 8006134:	b2db      	uxtb	r3, r3
 8006136:	f003 0306 	and.w	r3, r3, #6
 800613a:	b2db      	uxtb	r3, r3
 800613c:	f063 030f 	orn	r3, r3, #15
 8006140:	b2da      	uxtb	r2, r3
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	687a      	ldr	r2, [r7, #4]
 800614c:	4930      	ldr	r1, [pc, #192]	@ (8006210 <I2C_MasterRequestRead+0x194>)
 800614e:	68f8      	ldr	r0, [r7, #12]
 8006150:	f000 f984 	bl	800645c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006154:	4603      	mov	r3, r0
 8006156:	2b00      	cmp	r3, #0
 8006158:	d001      	beq.n	800615e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800615a:	2301      	movs	r3, #1
 800615c:	e054      	b.n	8006208 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800615e:	897b      	ldrh	r3, [r7, #10]
 8006160:	b2da      	uxtb	r2, r3
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	687a      	ldr	r2, [r7, #4]
 800616c:	4929      	ldr	r1, [pc, #164]	@ (8006214 <I2C_MasterRequestRead+0x198>)
 800616e:	68f8      	ldr	r0, [r7, #12]
 8006170:	f000 f974 	bl	800645c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006174:	4603      	mov	r3, r0
 8006176:	2b00      	cmp	r3, #0
 8006178:	d001      	beq.n	800617e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800617a:	2301      	movs	r3, #1
 800617c:	e044      	b.n	8006208 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800617e:	2300      	movs	r3, #0
 8006180:	613b      	str	r3, [r7, #16]
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	695b      	ldr	r3, [r3, #20]
 8006188:	613b      	str	r3, [r7, #16]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	699b      	ldr	r3, [r3, #24]
 8006190:	613b      	str	r3, [r7, #16]
 8006192:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80061a2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	9300      	str	r3, [sp, #0]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2200      	movs	r2, #0
 80061ac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80061b0:	68f8      	ldr	r0, [r7, #12]
 80061b2:	f000 f8d9 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 80061b6:	4603      	mov	r3, r0
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d00d      	beq.n	80061d8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061ca:	d103      	bne.n	80061d4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80061d2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80061d4:	2303      	movs	r3, #3
 80061d6:	e017      	b.n	8006208 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80061d8:	897b      	ldrh	r3, [r7, #10]
 80061da:	11db      	asrs	r3, r3, #7
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	f003 0306 	and.w	r3, r3, #6
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	f063 030e 	orn	r3, r3, #14
 80061e8:	b2da      	uxtb	r2, r3
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	687a      	ldr	r2, [r7, #4]
 80061f4:	4907      	ldr	r1, [pc, #28]	@ (8006214 <I2C_MasterRequestRead+0x198>)
 80061f6:	68f8      	ldr	r0, [r7, #12]
 80061f8:	f000 f930 	bl	800645c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80061fc:	4603      	mov	r3, r0
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d001      	beq.n	8006206 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006202:	2301      	movs	r3, #1
 8006204:	e000      	b.n	8006208 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006206:	2300      	movs	r3, #0
}
 8006208:	4618      	mov	r0, r3
 800620a:	3718      	adds	r7, #24
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}
 8006210:	00010008 	.word	0x00010008
 8006214:	00010002 	.word	0x00010002

08006218 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b086      	sub	sp, #24
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006220:	2300      	movs	r3, #0
 8006222:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006228:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006230:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006232:	4b4b      	ldr	r3, [pc, #300]	@ (8006360 <I2C_DMAAbort+0x148>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	08db      	lsrs	r3, r3, #3
 8006238:	4a4a      	ldr	r2, [pc, #296]	@ (8006364 <I2C_DMAAbort+0x14c>)
 800623a:	fba2 2303 	umull	r2, r3, r2, r3
 800623e:	0a1a      	lsrs	r2, r3, #8
 8006240:	4613      	mov	r3, r2
 8006242:	009b      	lsls	r3, r3, #2
 8006244:	4413      	add	r3, r2
 8006246:	00da      	lsls	r2, r3, #3
 8006248:	1ad3      	subs	r3, r2, r3
 800624a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d106      	bne.n	8006260 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006256:	f043 0220 	orr.w	r2, r3, #32
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800625e:	e00a      	b.n	8006276 <I2C_DMAAbort+0x5e>
    }
    count--;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	3b01      	subs	r3, #1
 8006264:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006270:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006274:	d0ea      	beq.n	800624c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800627a:	2b00      	cmp	r3, #0
 800627c:	d003      	beq.n	8006286 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006282:	2200      	movs	r2, #0
 8006284:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800628a:	2b00      	cmp	r3, #0
 800628c:	d003      	beq.n	8006296 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006292:	2200      	movs	r2, #0
 8006294:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	681a      	ldr	r2, [r3, #0]
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062a4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	2200      	movs	r2, #0
 80062aa:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d003      	beq.n	80062bc <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062b8:	2200      	movs	r2, #0
 80062ba:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d003      	beq.n	80062cc <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062c8:	2200      	movs	r2, #0
 80062ca:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f022 0201 	bic.w	r2, r2, #1
 80062da:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062e2:	b2db      	uxtb	r3, r3
 80062e4:	2b60      	cmp	r3, #96	@ 0x60
 80062e6:	d10e      	bne.n	8006306 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	2220      	movs	r2, #32
 80062ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	2200      	movs	r2, #0
 80062f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	2200      	movs	r2, #0
 80062fc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80062fe:	6978      	ldr	r0, [r7, #20]
 8006300:	f7fe fcae 	bl	8004c60 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006304:	e027      	b.n	8006356 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006306:	7cfb      	ldrb	r3, [r7, #19]
 8006308:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800630c:	2b28      	cmp	r3, #40	@ 0x28
 800630e:	d117      	bne.n	8006340 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	681a      	ldr	r2, [r3, #0]
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f042 0201 	orr.w	r2, r2, #1
 800631e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	681a      	ldr	r2, [r3, #0]
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800632e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	2200      	movs	r2, #0
 8006334:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	2228      	movs	r2, #40	@ 0x28
 800633a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800633e:	e007      	b.n	8006350 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	2220      	movs	r2, #32
 8006344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006348:	697b      	ldr	r3, [r7, #20]
 800634a:	2200      	movs	r2, #0
 800634c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006350:	6978      	ldr	r0, [r7, #20]
 8006352:	f7fe fc7b 	bl	8004c4c <HAL_I2C_ErrorCallback>
}
 8006356:	bf00      	nop
 8006358:	3718      	adds	r7, #24
 800635a:	46bd      	mov	sp, r7
 800635c:	bd80      	pop	{r7, pc}
 800635e:	bf00      	nop
 8006360:	20000010 	.word	0x20000010
 8006364:	14f8b589 	.word	0x14f8b589

08006368 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b084      	sub	sp, #16
 800636c:	af00      	add	r7, sp, #0
 800636e:	60f8      	str	r0, [r7, #12]
 8006370:	60b9      	str	r1, [r7, #8]
 8006372:	603b      	str	r3, [r7, #0]
 8006374:	4613      	mov	r3, r2
 8006376:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006378:	e048      	b.n	800640c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006380:	d044      	beq.n	800640c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006382:	f7fc f99f 	bl	80026c4 <HAL_GetTick>
 8006386:	4602      	mov	r2, r0
 8006388:	69bb      	ldr	r3, [r7, #24]
 800638a:	1ad3      	subs	r3, r2, r3
 800638c:	683a      	ldr	r2, [r7, #0]
 800638e:	429a      	cmp	r2, r3
 8006390:	d302      	bcc.n	8006398 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d139      	bne.n	800640c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	0c1b      	lsrs	r3, r3, #16
 800639c:	b2db      	uxtb	r3, r3
 800639e:	2b01      	cmp	r3, #1
 80063a0:	d10d      	bne.n	80063be <I2C_WaitOnFlagUntilTimeout+0x56>
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	695b      	ldr	r3, [r3, #20]
 80063a8:	43da      	mvns	r2, r3
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	4013      	ands	r3, r2
 80063ae:	b29b      	uxth	r3, r3
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	bf0c      	ite	eq
 80063b4:	2301      	moveq	r3, #1
 80063b6:	2300      	movne	r3, #0
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	461a      	mov	r2, r3
 80063bc:	e00c      	b.n	80063d8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	699b      	ldr	r3, [r3, #24]
 80063c4:	43da      	mvns	r2, r3
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	4013      	ands	r3, r2
 80063ca:	b29b      	uxth	r3, r3
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	bf0c      	ite	eq
 80063d0:	2301      	moveq	r3, #1
 80063d2:	2300      	movne	r3, #0
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	461a      	mov	r2, r3
 80063d8:	79fb      	ldrb	r3, [r7, #7]
 80063da:	429a      	cmp	r2, r3
 80063dc:	d116      	bne.n	800640c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2220      	movs	r2, #32
 80063e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063f8:	f043 0220 	orr.w	r2, r3, #32
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2200      	movs	r2, #0
 8006404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006408:	2301      	movs	r3, #1
 800640a:	e023      	b.n	8006454 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	0c1b      	lsrs	r3, r3, #16
 8006410:	b2db      	uxtb	r3, r3
 8006412:	2b01      	cmp	r3, #1
 8006414:	d10d      	bne.n	8006432 <I2C_WaitOnFlagUntilTimeout+0xca>
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	695b      	ldr	r3, [r3, #20]
 800641c:	43da      	mvns	r2, r3
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	4013      	ands	r3, r2
 8006422:	b29b      	uxth	r3, r3
 8006424:	2b00      	cmp	r3, #0
 8006426:	bf0c      	ite	eq
 8006428:	2301      	moveq	r3, #1
 800642a:	2300      	movne	r3, #0
 800642c:	b2db      	uxtb	r3, r3
 800642e:	461a      	mov	r2, r3
 8006430:	e00c      	b.n	800644c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	699b      	ldr	r3, [r3, #24]
 8006438:	43da      	mvns	r2, r3
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	4013      	ands	r3, r2
 800643e:	b29b      	uxth	r3, r3
 8006440:	2b00      	cmp	r3, #0
 8006442:	bf0c      	ite	eq
 8006444:	2301      	moveq	r3, #1
 8006446:	2300      	movne	r3, #0
 8006448:	b2db      	uxtb	r3, r3
 800644a:	461a      	mov	r2, r3
 800644c:	79fb      	ldrb	r3, [r7, #7]
 800644e:	429a      	cmp	r2, r3
 8006450:	d093      	beq.n	800637a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006452:	2300      	movs	r3, #0
}
 8006454:	4618      	mov	r0, r3
 8006456:	3710      	adds	r7, #16
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}

0800645c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b084      	sub	sp, #16
 8006460:	af00      	add	r7, sp, #0
 8006462:	60f8      	str	r0, [r7, #12]
 8006464:	60b9      	str	r1, [r7, #8]
 8006466:	607a      	str	r2, [r7, #4]
 8006468:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800646a:	e071      	b.n	8006550 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	695b      	ldr	r3, [r3, #20]
 8006472:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006476:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800647a:	d123      	bne.n	80064c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800648a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006494:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2200      	movs	r2, #0
 800649a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2220      	movs	r2, #32
 80064a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2200      	movs	r2, #0
 80064a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064b0:	f043 0204 	orr.w	r2, r3, #4
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2200      	movs	r2, #0
 80064bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80064c0:	2301      	movs	r3, #1
 80064c2:	e067      	b.n	8006594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ca:	d041      	beq.n	8006550 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064cc:	f7fc f8fa 	bl	80026c4 <HAL_GetTick>
 80064d0:	4602      	mov	r2, r0
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	1ad3      	subs	r3, r2, r3
 80064d6:	687a      	ldr	r2, [r7, #4]
 80064d8:	429a      	cmp	r2, r3
 80064da:	d302      	bcc.n	80064e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d136      	bne.n	8006550 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	0c1b      	lsrs	r3, r3, #16
 80064e6:	b2db      	uxtb	r3, r3
 80064e8:	2b01      	cmp	r3, #1
 80064ea:	d10c      	bne.n	8006506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	695b      	ldr	r3, [r3, #20]
 80064f2:	43da      	mvns	r2, r3
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	4013      	ands	r3, r2
 80064f8:	b29b      	uxth	r3, r3
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	bf14      	ite	ne
 80064fe:	2301      	movne	r3, #1
 8006500:	2300      	moveq	r3, #0
 8006502:	b2db      	uxtb	r3, r3
 8006504:	e00b      	b.n	800651e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	699b      	ldr	r3, [r3, #24]
 800650c:	43da      	mvns	r2, r3
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	4013      	ands	r3, r2
 8006512:	b29b      	uxth	r3, r3
 8006514:	2b00      	cmp	r3, #0
 8006516:	bf14      	ite	ne
 8006518:	2301      	movne	r3, #1
 800651a:	2300      	moveq	r3, #0
 800651c:	b2db      	uxtb	r3, r3
 800651e:	2b00      	cmp	r3, #0
 8006520:	d016      	beq.n	8006550 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2200      	movs	r2, #0
 8006526:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2220      	movs	r2, #32
 800652c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2200      	movs	r2, #0
 8006534:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800653c:	f043 0220 	orr.w	r2, r3, #32
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2200      	movs	r2, #0
 8006548:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800654c:	2301      	movs	r3, #1
 800654e:	e021      	b.n	8006594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	0c1b      	lsrs	r3, r3, #16
 8006554:	b2db      	uxtb	r3, r3
 8006556:	2b01      	cmp	r3, #1
 8006558:	d10c      	bne.n	8006574 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	695b      	ldr	r3, [r3, #20]
 8006560:	43da      	mvns	r2, r3
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	4013      	ands	r3, r2
 8006566:	b29b      	uxth	r3, r3
 8006568:	2b00      	cmp	r3, #0
 800656a:	bf14      	ite	ne
 800656c:	2301      	movne	r3, #1
 800656e:	2300      	moveq	r3, #0
 8006570:	b2db      	uxtb	r3, r3
 8006572:	e00b      	b.n	800658c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	699b      	ldr	r3, [r3, #24]
 800657a:	43da      	mvns	r2, r3
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	4013      	ands	r3, r2
 8006580:	b29b      	uxth	r3, r3
 8006582:	2b00      	cmp	r3, #0
 8006584:	bf14      	ite	ne
 8006586:	2301      	movne	r3, #1
 8006588:	2300      	moveq	r3, #0
 800658a:	b2db      	uxtb	r3, r3
 800658c:	2b00      	cmp	r3, #0
 800658e:	f47f af6d 	bne.w	800646c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006592:	2300      	movs	r3, #0
}
 8006594:	4618      	mov	r0, r3
 8006596:	3710      	adds	r7, #16
 8006598:	46bd      	mov	sp, r7
 800659a:	bd80      	pop	{r7, pc}

0800659c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b084      	sub	sp, #16
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	60f8      	str	r0, [r7, #12]
 80065a4:	60b9      	str	r1, [r7, #8]
 80065a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80065a8:	e034      	b.n	8006614 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80065aa:	68f8      	ldr	r0, [r7, #12]
 80065ac:	f000 f915 	bl	80067da <I2C_IsAcknowledgeFailed>
 80065b0:	4603      	mov	r3, r0
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d001      	beq.n	80065ba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80065b6:	2301      	movs	r3, #1
 80065b8:	e034      	b.n	8006624 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065c0:	d028      	beq.n	8006614 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065c2:	f7fc f87f 	bl	80026c4 <HAL_GetTick>
 80065c6:	4602      	mov	r2, r0
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	1ad3      	subs	r3, r2, r3
 80065cc:	68ba      	ldr	r2, [r7, #8]
 80065ce:	429a      	cmp	r2, r3
 80065d0:	d302      	bcc.n	80065d8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d11d      	bne.n	8006614 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	695b      	ldr	r3, [r3, #20]
 80065de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065e2:	2b80      	cmp	r3, #128	@ 0x80
 80065e4:	d016      	beq.n	8006614 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2200      	movs	r2, #0
 80065ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2220      	movs	r2, #32
 80065f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2200      	movs	r2, #0
 80065f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006600:	f043 0220 	orr.w	r2, r3, #32
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	2200      	movs	r2, #0
 800660c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006610:	2301      	movs	r3, #1
 8006612:	e007      	b.n	8006624 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	695b      	ldr	r3, [r3, #20]
 800661a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800661e:	2b80      	cmp	r3, #128	@ 0x80
 8006620:	d1c3      	bne.n	80065aa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006622:	2300      	movs	r3, #0
}
 8006624:	4618      	mov	r0, r3
 8006626:	3710      	adds	r7, #16
 8006628:	46bd      	mov	sp, r7
 800662a:	bd80      	pop	{r7, pc}

0800662c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b084      	sub	sp, #16
 8006630:	af00      	add	r7, sp, #0
 8006632:	60f8      	str	r0, [r7, #12]
 8006634:	60b9      	str	r1, [r7, #8]
 8006636:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006638:	e034      	b.n	80066a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800663a:	68f8      	ldr	r0, [r7, #12]
 800663c:	f000 f8cd 	bl	80067da <I2C_IsAcknowledgeFailed>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	d001      	beq.n	800664a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e034      	b.n	80066b4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006650:	d028      	beq.n	80066a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006652:	f7fc f837 	bl	80026c4 <HAL_GetTick>
 8006656:	4602      	mov	r2, r0
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	1ad3      	subs	r3, r2, r3
 800665c:	68ba      	ldr	r2, [r7, #8]
 800665e:	429a      	cmp	r2, r3
 8006660:	d302      	bcc.n	8006668 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d11d      	bne.n	80066a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	695b      	ldr	r3, [r3, #20]
 800666e:	f003 0304 	and.w	r3, r3, #4
 8006672:	2b04      	cmp	r3, #4
 8006674:	d016      	beq.n	80066a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	2200      	movs	r2, #0
 800667a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2220      	movs	r2, #32
 8006680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	2200      	movs	r2, #0
 8006688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006690:	f043 0220 	orr.w	r2, r3, #32
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2200      	movs	r2, #0
 800669c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80066a0:	2301      	movs	r3, #1
 80066a2:	e007      	b.n	80066b4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	695b      	ldr	r3, [r3, #20]
 80066aa:	f003 0304 	and.w	r3, r3, #4
 80066ae:	2b04      	cmp	r3, #4
 80066b0:	d1c3      	bne.n	800663a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80066b2:	2300      	movs	r3, #0
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3710      	adds	r7, #16
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80066bc:	b480      	push	{r7}
 80066be:	b085      	sub	sp, #20
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80066c4:	2300      	movs	r3, #0
 80066c6:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80066c8:	4b13      	ldr	r3, [pc, #76]	@ (8006718 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	08db      	lsrs	r3, r3, #3
 80066ce:	4a13      	ldr	r2, [pc, #76]	@ (800671c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80066d0:	fba2 2303 	umull	r2, r3, r2, r3
 80066d4:	0a1a      	lsrs	r2, r3, #8
 80066d6:	4613      	mov	r3, r2
 80066d8:	009b      	lsls	r3, r3, #2
 80066da:	4413      	add	r3, r2
 80066dc:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	3b01      	subs	r3, #1
 80066e2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d107      	bne.n	80066fa <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066ee:	f043 0220 	orr.w	r2, r3, #32
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	e008      	b.n	800670c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006704:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006708:	d0e9      	beq.n	80066de <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800670a:	2300      	movs	r3, #0
}
 800670c:	4618      	mov	r0, r3
 800670e:	3714      	adds	r7, #20
 8006710:	46bd      	mov	sp, r7
 8006712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006716:	4770      	bx	lr
 8006718:	20000010 	.word	0x20000010
 800671c:	14f8b589 	.word	0x14f8b589

08006720 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	60f8      	str	r0, [r7, #12]
 8006728:	60b9      	str	r1, [r7, #8]
 800672a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800672c:	e049      	b.n	80067c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	695b      	ldr	r3, [r3, #20]
 8006734:	f003 0310 	and.w	r3, r3, #16
 8006738:	2b10      	cmp	r3, #16
 800673a:	d119      	bne.n	8006770 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f06f 0210 	mvn.w	r2, #16
 8006744:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2200      	movs	r2, #0
 800674a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2220      	movs	r2, #32
 8006750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2200      	movs	r2, #0
 8006758:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	2200      	movs	r2, #0
 8006768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	e030      	b.n	80067d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006770:	f7fb ffa8 	bl	80026c4 <HAL_GetTick>
 8006774:	4602      	mov	r2, r0
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	1ad3      	subs	r3, r2, r3
 800677a:	68ba      	ldr	r2, [r7, #8]
 800677c:	429a      	cmp	r2, r3
 800677e:	d302      	bcc.n	8006786 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d11d      	bne.n	80067c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	695b      	ldr	r3, [r3, #20]
 800678c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006790:	2b40      	cmp	r3, #64	@ 0x40
 8006792:	d016      	beq.n	80067c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	2200      	movs	r2, #0
 8006798:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2220      	movs	r2, #32
 800679e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2200      	movs	r2, #0
 80067a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067ae:	f043 0220 	orr.w	r2, r3, #32
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2200      	movs	r2, #0
 80067ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e007      	b.n	80067d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	695b      	ldr	r3, [r3, #20]
 80067c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067cc:	2b40      	cmp	r3, #64	@ 0x40
 80067ce:	d1ae      	bne.n	800672e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80067d0:	2300      	movs	r3, #0
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3710      	adds	r7, #16
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}

080067da <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80067da:	b480      	push	{r7}
 80067dc:	b083      	sub	sp, #12
 80067de:	af00      	add	r7, sp, #0
 80067e0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	695b      	ldr	r3, [r3, #20]
 80067e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067f0:	d11b      	bne.n	800682a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80067fa:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2200      	movs	r2, #0
 8006800:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2220      	movs	r2, #32
 8006806:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2200      	movs	r2, #0
 800680e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006816:	f043 0204 	orr.w	r2, r3, #4
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2200      	movs	r2, #0
 8006822:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006826:	2301      	movs	r3, #1
 8006828:	e000      	b.n	800682c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800682a:	2300      	movs	r3, #0
}
 800682c:	4618      	mov	r0, r3
 800682e:	370c      	adds	r7, #12
 8006830:	46bd      	mov	sp, r7
 8006832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006836:	4770      	bx	lr

08006838 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006838:	b480      	push	{r7}
 800683a:	b083      	sub	sp, #12
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006844:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8006848:	d103      	bne.n	8006852 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2201      	movs	r2, #1
 800684e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006850:	e007      	b.n	8006862 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006856:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800685a:	d102      	bne.n	8006862 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2208      	movs	r2, #8
 8006860:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8006862:	bf00      	nop
 8006864:	370c      	adds	r7, #12
 8006866:	46bd      	mov	sp, r7
 8006868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686c:	4770      	bx	lr
	...

08006870 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b084      	sub	sp, #16
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d101      	bne.n	8006884 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006880:	2301      	movs	r3, #1
 8006882:	e0cc      	b.n	8006a1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006884:	4b68      	ldr	r3, [pc, #416]	@ (8006a28 <HAL_RCC_ClockConfig+0x1b8>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f003 030f 	and.w	r3, r3, #15
 800688c:	683a      	ldr	r2, [r7, #0]
 800688e:	429a      	cmp	r2, r3
 8006890:	d90c      	bls.n	80068ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006892:	4b65      	ldr	r3, [pc, #404]	@ (8006a28 <HAL_RCC_ClockConfig+0x1b8>)
 8006894:	683a      	ldr	r2, [r7, #0]
 8006896:	b2d2      	uxtb	r2, r2
 8006898:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800689a:	4b63      	ldr	r3, [pc, #396]	@ (8006a28 <HAL_RCC_ClockConfig+0x1b8>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f003 030f 	and.w	r3, r3, #15
 80068a2:	683a      	ldr	r2, [r7, #0]
 80068a4:	429a      	cmp	r2, r3
 80068a6:	d001      	beq.n	80068ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80068a8:	2301      	movs	r3, #1
 80068aa:	e0b8      	b.n	8006a1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f003 0302 	and.w	r3, r3, #2
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d020      	beq.n	80068fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f003 0304 	and.w	r3, r3, #4
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d005      	beq.n	80068d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80068c4:	4b59      	ldr	r3, [pc, #356]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	4a58      	ldr	r2, [pc, #352]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80068ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80068ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f003 0308 	and.w	r3, r3, #8
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d005      	beq.n	80068e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80068dc:	4b53      	ldr	r3, [pc, #332]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	4a52      	ldr	r2, [pc, #328]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80068e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80068e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068e8:	4b50      	ldr	r3, [pc, #320]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80068ea:	689b      	ldr	r3, [r3, #8]
 80068ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	689b      	ldr	r3, [r3, #8]
 80068f4:	494d      	ldr	r1, [pc, #308]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80068f6:	4313      	orrs	r3, r2
 80068f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f003 0301 	and.w	r3, r3, #1
 8006902:	2b00      	cmp	r3, #0
 8006904:	d044      	beq.n	8006990 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	2b01      	cmp	r3, #1
 800690c:	d107      	bne.n	800691e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800690e:	4b47      	ldr	r3, [pc, #284]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006916:	2b00      	cmp	r3, #0
 8006918:	d119      	bne.n	800694e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800691a:	2301      	movs	r3, #1
 800691c:	e07f      	b.n	8006a1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	2b02      	cmp	r3, #2
 8006924:	d003      	beq.n	800692e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800692a:	2b03      	cmp	r3, #3
 800692c:	d107      	bne.n	800693e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800692e:	4b3f      	ldr	r3, [pc, #252]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006936:	2b00      	cmp	r3, #0
 8006938:	d109      	bne.n	800694e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800693a:	2301      	movs	r3, #1
 800693c:	e06f      	b.n	8006a1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800693e:	4b3b      	ldr	r3, [pc, #236]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f003 0302 	and.w	r3, r3, #2
 8006946:	2b00      	cmp	r3, #0
 8006948:	d101      	bne.n	800694e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800694a:	2301      	movs	r3, #1
 800694c:	e067      	b.n	8006a1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800694e:	4b37      	ldr	r3, [pc, #220]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 8006950:	689b      	ldr	r3, [r3, #8]
 8006952:	f023 0203 	bic.w	r2, r3, #3
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	4934      	ldr	r1, [pc, #208]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 800695c:	4313      	orrs	r3, r2
 800695e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006960:	f7fb feb0 	bl	80026c4 <HAL_GetTick>
 8006964:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006966:	e00a      	b.n	800697e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006968:	f7fb feac 	bl	80026c4 <HAL_GetTick>
 800696c:	4602      	mov	r2, r0
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	1ad3      	subs	r3, r2, r3
 8006972:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006976:	4293      	cmp	r3, r2
 8006978:	d901      	bls.n	800697e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800697a:	2303      	movs	r3, #3
 800697c:	e04f      	b.n	8006a1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800697e:	4b2b      	ldr	r3, [pc, #172]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 8006980:	689b      	ldr	r3, [r3, #8]
 8006982:	f003 020c 	and.w	r2, r3, #12
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	009b      	lsls	r3, r3, #2
 800698c:	429a      	cmp	r2, r3
 800698e:	d1eb      	bne.n	8006968 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006990:	4b25      	ldr	r3, [pc, #148]	@ (8006a28 <HAL_RCC_ClockConfig+0x1b8>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f003 030f 	and.w	r3, r3, #15
 8006998:	683a      	ldr	r2, [r7, #0]
 800699a:	429a      	cmp	r2, r3
 800699c:	d20c      	bcs.n	80069b8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800699e:	4b22      	ldr	r3, [pc, #136]	@ (8006a28 <HAL_RCC_ClockConfig+0x1b8>)
 80069a0:	683a      	ldr	r2, [r7, #0]
 80069a2:	b2d2      	uxtb	r2, r2
 80069a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069a6:	4b20      	ldr	r3, [pc, #128]	@ (8006a28 <HAL_RCC_ClockConfig+0x1b8>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f003 030f 	and.w	r3, r3, #15
 80069ae:	683a      	ldr	r2, [r7, #0]
 80069b0:	429a      	cmp	r2, r3
 80069b2:	d001      	beq.n	80069b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80069b4:	2301      	movs	r3, #1
 80069b6:	e032      	b.n	8006a1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f003 0304 	and.w	r3, r3, #4
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d008      	beq.n	80069d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80069c4:	4b19      	ldr	r3, [pc, #100]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80069c6:	689b      	ldr	r3, [r3, #8]
 80069c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	68db      	ldr	r3, [r3, #12]
 80069d0:	4916      	ldr	r1, [pc, #88]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80069d2:	4313      	orrs	r3, r2
 80069d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f003 0308 	and.w	r3, r3, #8
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d009      	beq.n	80069f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80069e2:	4b12      	ldr	r3, [pc, #72]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80069e4:	689b      	ldr	r3, [r3, #8]
 80069e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	691b      	ldr	r3, [r3, #16]
 80069ee:	00db      	lsls	r3, r3, #3
 80069f0:	490e      	ldr	r1, [pc, #56]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80069f2:	4313      	orrs	r3, r2
 80069f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80069f6:	f000 f855 	bl	8006aa4 <HAL_RCC_GetSysClockFreq>
 80069fa:	4602      	mov	r2, r0
 80069fc:	4b0b      	ldr	r3, [pc, #44]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80069fe:	689b      	ldr	r3, [r3, #8]
 8006a00:	091b      	lsrs	r3, r3, #4
 8006a02:	f003 030f 	and.w	r3, r3, #15
 8006a06:	490a      	ldr	r1, [pc, #40]	@ (8006a30 <HAL_RCC_ClockConfig+0x1c0>)
 8006a08:	5ccb      	ldrb	r3, [r1, r3]
 8006a0a:	fa22 f303 	lsr.w	r3, r2, r3
 8006a0e:	4a09      	ldr	r2, [pc, #36]	@ (8006a34 <HAL_RCC_ClockConfig+0x1c4>)
 8006a10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006a12:	4b09      	ldr	r3, [pc, #36]	@ (8006a38 <HAL_RCC_ClockConfig+0x1c8>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4618      	mov	r0, r3
 8006a18:	f7fb fe10 	bl	800263c <HAL_InitTick>

  return HAL_OK;
 8006a1c:	2300      	movs	r3, #0
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3710      	adds	r7, #16
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}
 8006a26:	bf00      	nop
 8006a28:	40023c00 	.word	0x40023c00
 8006a2c:	40023800 	.word	0x40023800
 8006a30:	0800b584 	.word	0x0800b584
 8006a34:	20000010 	.word	0x20000010
 8006a38:	20000014 	.word	0x20000014

08006a3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a40:	4b03      	ldr	r3, [pc, #12]	@ (8006a50 <HAL_RCC_GetHCLKFreq+0x14>)
 8006a42:	681b      	ldr	r3, [r3, #0]
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr
 8006a4e:	bf00      	nop
 8006a50:	20000010 	.word	0x20000010

08006a54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006a58:	f7ff fff0 	bl	8006a3c <HAL_RCC_GetHCLKFreq>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	4b05      	ldr	r3, [pc, #20]	@ (8006a74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a60:	689b      	ldr	r3, [r3, #8]
 8006a62:	0a9b      	lsrs	r3, r3, #10
 8006a64:	f003 0307 	and.w	r3, r3, #7
 8006a68:	4903      	ldr	r1, [pc, #12]	@ (8006a78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a6a:	5ccb      	ldrb	r3, [r1, r3]
 8006a6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	bd80      	pop	{r7, pc}
 8006a74:	40023800 	.word	0x40023800
 8006a78:	0800b594 	.word	0x0800b594

08006a7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006a80:	f7ff ffdc 	bl	8006a3c <HAL_RCC_GetHCLKFreq>
 8006a84:	4602      	mov	r2, r0
 8006a86:	4b05      	ldr	r3, [pc, #20]	@ (8006a9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	0b5b      	lsrs	r3, r3, #13
 8006a8c:	f003 0307 	and.w	r3, r3, #7
 8006a90:	4903      	ldr	r1, [pc, #12]	@ (8006aa0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a92:	5ccb      	ldrb	r3, [r1, r3]
 8006a94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	bd80      	pop	{r7, pc}
 8006a9c:	40023800 	.word	0x40023800
 8006aa0:	0800b594 	.word	0x0800b594

08006aa4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006aa4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006aa8:	b0ae      	sub	sp, #184	@ 0xb8
 8006aaa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006aac:	2300      	movs	r3, #0
 8006aae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006aca:	4bcb      	ldr	r3, [pc, #812]	@ (8006df8 <HAL_RCC_GetSysClockFreq+0x354>)
 8006acc:	689b      	ldr	r3, [r3, #8]
 8006ace:	f003 030c 	and.w	r3, r3, #12
 8006ad2:	2b0c      	cmp	r3, #12
 8006ad4:	f200 8206 	bhi.w	8006ee4 <HAL_RCC_GetSysClockFreq+0x440>
 8006ad8:	a201      	add	r2, pc, #4	@ (adr r2, 8006ae0 <HAL_RCC_GetSysClockFreq+0x3c>)
 8006ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ade:	bf00      	nop
 8006ae0:	08006b15 	.word	0x08006b15
 8006ae4:	08006ee5 	.word	0x08006ee5
 8006ae8:	08006ee5 	.word	0x08006ee5
 8006aec:	08006ee5 	.word	0x08006ee5
 8006af0:	08006b1d 	.word	0x08006b1d
 8006af4:	08006ee5 	.word	0x08006ee5
 8006af8:	08006ee5 	.word	0x08006ee5
 8006afc:	08006ee5 	.word	0x08006ee5
 8006b00:	08006b25 	.word	0x08006b25
 8006b04:	08006ee5 	.word	0x08006ee5
 8006b08:	08006ee5 	.word	0x08006ee5
 8006b0c:	08006ee5 	.word	0x08006ee5
 8006b10:	08006d15 	.word	0x08006d15
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006b14:	4bb9      	ldr	r3, [pc, #740]	@ (8006dfc <HAL_RCC_GetSysClockFreq+0x358>)
 8006b16:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006b1a:	e1e7      	b.n	8006eec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006b1c:	4bb8      	ldr	r3, [pc, #736]	@ (8006e00 <HAL_RCC_GetSysClockFreq+0x35c>)
 8006b1e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006b22:	e1e3      	b.n	8006eec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006b24:	4bb4      	ldr	r3, [pc, #720]	@ (8006df8 <HAL_RCC_GetSysClockFreq+0x354>)
 8006b26:	685b      	ldr	r3, [r3, #4]
 8006b28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006b2c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006b30:	4bb1      	ldr	r3, [pc, #708]	@ (8006df8 <HAL_RCC_GetSysClockFreq+0x354>)
 8006b32:	685b      	ldr	r3, [r3, #4]
 8006b34:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d071      	beq.n	8006c20 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b3c:	4bae      	ldr	r3, [pc, #696]	@ (8006df8 <HAL_RCC_GetSysClockFreq+0x354>)
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	099b      	lsrs	r3, r3, #6
 8006b42:	2200      	movs	r2, #0
 8006b44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006b48:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8006b4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b54:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006b58:	2300      	movs	r3, #0
 8006b5a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006b5e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006b62:	4622      	mov	r2, r4
 8006b64:	462b      	mov	r3, r5
 8006b66:	f04f 0000 	mov.w	r0, #0
 8006b6a:	f04f 0100 	mov.w	r1, #0
 8006b6e:	0159      	lsls	r1, r3, #5
 8006b70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b74:	0150      	lsls	r0, r2, #5
 8006b76:	4602      	mov	r2, r0
 8006b78:	460b      	mov	r3, r1
 8006b7a:	4621      	mov	r1, r4
 8006b7c:	1a51      	subs	r1, r2, r1
 8006b7e:	6439      	str	r1, [r7, #64]	@ 0x40
 8006b80:	4629      	mov	r1, r5
 8006b82:	eb63 0301 	sbc.w	r3, r3, r1
 8006b86:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b88:	f04f 0200 	mov.w	r2, #0
 8006b8c:	f04f 0300 	mov.w	r3, #0
 8006b90:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8006b94:	4649      	mov	r1, r9
 8006b96:	018b      	lsls	r3, r1, #6
 8006b98:	4641      	mov	r1, r8
 8006b9a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006b9e:	4641      	mov	r1, r8
 8006ba0:	018a      	lsls	r2, r1, #6
 8006ba2:	4641      	mov	r1, r8
 8006ba4:	1a51      	subs	r1, r2, r1
 8006ba6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006ba8:	4649      	mov	r1, r9
 8006baa:	eb63 0301 	sbc.w	r3, r3, r1
 8006bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006bb0:	f04f 0200 	mov.w	r2, #0
 8006bb4:	f04f 0300 	mov.w	r3, #0
 8006bb8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8006bbc:	4649      	mov	r1, r9
 8006bbe:	00cb      	lsls	r3, r1, #3
 8006bc0:	4641      	mov	r1, r8
 8006bc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006bc6:	4641      	mov	r1, r8
 8006bc8:	00ca      	lsls	r2, r1, #3
 8006bca:	4610      	mov	r0, r2
 8006bcc:	4619      	mov	r1, r3
 8006bce:	4603      	mov	r3, r0
 8006bd0:	4622      	mov	r2, r4
 8006bd2:	189b      	adds	r3, r3, r2
 8006bd4:	633b      	str	r3, [r7, #48]	@ 0x30
 8006bd6:	462b      	mov	r3, r5
 8006bd8:	460a      	mov	r2, r1
 8006bda:	eb42 0303 	adc.w	r3, r2, r3
 8006bde:	637b      	str	r3, [r7, #52]	@ 0x34
 8006be0:	f04f 0200 	mov.w	r2, #0
 8006be4:	f04f 0300 	mov.w	r3, #0
 8006be8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006bec:	4629      	mov	r1, r5
 8006bee:	024b      	lsls	r3, r1, #9
 8006bf0:	4621      	mov	r1, r4
 8006bf2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006bf6:	4621      	mov	r1, r4
 8006bf8:	024a      	lsls	r2, r1, #9
 8006bfa:	4610      	mov	r0, r2
 8006bfc:	4619      	mov	r1, r3
 8006bfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c02:	2200      	movs	r2, #0
 8006c04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006c08:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006c0c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8006c10:	f7fa f80a 	bl	8000c28 <__aeabi_uldivmod>
 8006c14:	4602      	mov	r2, r0
 8006c16:	460b      	mov	r3, r1
 8006c18:	4613      	mov	r3, r2
 8006c1a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006c1e:	e067      	b.n	8006cf0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c20:	4b75      	ldr	r3, [pc, #468]	@ (8006df8 <HAL_RCC_GetSysClockFreq+0x354>)
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	099b      	lsrs	r3, r3, #6
 8006c26:	2200      	movs	r2, #0
 8006c28:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006c2c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8006c30:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006c34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c38:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006c3e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8006c42:	4622      	mov	r2, r4
 8006c44:	462b      	mov	r3, r5
 8006c46:	f04f 0000 	mov.w	r0, #0
 8006c4a:	f04f 0100 	mov.w	r1, #0
 8006c4e:	0159      	lsls	r1, r3, #5
 8006c50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c54:	0150      	lsls	r0, r2, #5
 8006c56:	4602      	mov	r2, r0
 8006c58:	460b      	mov	r3, r1
 8006c5a:	4621      	mov	r1, r4
 8006c5c:	1a51      	subs	r1, r2, r1
 8006c5e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006c60:	4629      	mov	r1, r5
 8006c62:	eb63 0301 	sbc.w	r3, r3, r1
 8006c66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c68:	f04f 0200 	mov.w	r2, #0
 8006c6c:	f04f 0300 	mov.w	r3, #0
 8006c70:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8006c74:	4649      	mov	r1, r9
 8006c76:	018b      	lsls	r3, r1, #6
 8006c78:	4641      	mov	r1, r8
 8006c7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006c7e:	4641      	mov	r1, r8
 8006c80:	018a      	lsls	r2, r1, #6
 8006c82:	4641      	mov	r1, r8
 8006c84:	ebb2 0a01 	subs.w	sl, r2, r1
 8006c88:	4649      	mov	r1, r9
 8006c8a:	eb63 0b01 	sbc.w	fp, r3, r1
 8006c8e:	f04f 0200 	mov.w	r2, #0
 8006c92:	f04f 0300 	mov.w	r3, #0
 8006c96:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006c9a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006c9e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ca2:	4692      	mov	sl, r2
 8006ca4:	469b      	mov	fp, r3
 8006ca6:	4623      	mov	r3, r4
 8006ca8:	eb1a 0303 	adds.w	r3, sl, r3
 8006cac:	623b      	str	r3, [r7, #32]
 8006cae:	462b      	mov	r3, r5
 8006cb0:	eb4b 0303 	adc.w	r3, fp, r3
 8006cb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006cb6:	f04f 0200 	mov.w	r2, #0
 8006cba:	f04f 0300 	mov.w	r3, #0
 8006cbe:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8006cc2:	4629      	mov	r1, r5
 8006cc4:	028b      	lsls	r3, r1, #10
 8006cc6:	4621      	mov	r1, r4
 8006cc8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006ccc:	4621      	mov	r1, r4
 8006cce:	028a      	lsls	r2, r1, #10
 8006cd0:	4610      	mov	r0, r2
 8006cd2:	4619      	mov	r1, r3
 8006cd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006cd8:	2200      	movs	r2, #0
 8006cda:	673b      	str	r3, [r7, #112]	@ 0x70
 8006cdc:	677a      	str	r2, [r7, #116]	@ 0x74
 8006cde:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8006ce2:	f7f9 ffa1 	bl	8000c28 <__aeabi_uldivmod>
 8006ce6:	4602      	mov	r2, r0
 8006ce8:	460b      	mov	r3, r1
 8006cea:	4613      	mov	r3, r2
 8006cec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006cf0:	4b41      	ldr	r3, [pc, #260]	@ (8006df8 <HAL_RCC_GetSysClockFreq+0x354>)
 8006cf2:	685b      	ldr	r3, [r3, #4]
 8006cf4:	0c1b      	lsrs	r3, r3, #16
 8006cf6:	f003 0303 	and.w	r3, r3, #3
 8006cfa:	3301      	adds	r3, #1
 8006cfc:	005b      	lsls	r3, r3, #1
 8006cfe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8006d02:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006d06:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d0e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006d12:	e0eb      	b.n	8006eec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006d14:	4b38      	ldr	r3, [pc, #224]	@ (8006df8 <HAL_RCC_GetSysClockFreq+0x354>)
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006d1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006d20:	4b35      	ldr	r3, [pc, #212]	@ (8006df8 <HAL_RCC_GetSysClockFreq+0x354>)
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d06b      	beq.n	8006e04 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d2c:	4b32      	ldr	r3, [pc, #200]	@ (8006df8 <HAL_RCC_GetSysClockFreq+0x354>)
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	099b      	lsrs	r3, r3, #6
 8006d32:	2200      	movs	r2, #0
 8006d34:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006d36:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006d38:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006d3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d3e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006d40:	2300      	movs	r3, #0
 8006d42:	667b      	str	r3, [r7, #100]	@ 0x64
 8006d44:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8006d48:	4622      	mov	r2, r4
 8006d4a:	462b      	mov	r3, r5
 8006d4c:	f04f 0000 	mov.w	r0, #0
 8006d50:	f04f 0100 	mov.w	r1, #0
 8006d54:	0159      	lsls	r1, r3, #5
 8006d56:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006d5a:	0150      	lsls	r0, r2, #5
 8006d5c:	4602      	mov	r2, r0
 8006d5e:	460b      	mov	r3, r1
 8006d60:	4621      	mov	r1, r4
 8006d62:	1a51      	subs	r1, r2, r1
 8006d64:	61b9      	str	r1, [r7, #24]
 8006d66:	4629      	mov	r1, r5
 8006d68:	eb63 0301 	sbc.w	r3, r3, r1
 8006d6c:	61fb      	str	r3, [r7, #28]
 8006d6e:	f04f 0200 	mov.w	r2, #0
 8006d72:	f04f 0300 	mov.w	r3, #0
 8006d76:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8006d7a:	4659      	mov	r1, fp
 8006d7c:	018b      	lsls	r3, r1, #6
 8006d7e:	4651      	mov	r1, sl
 8006d80:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006d84:	4651      	mov	r1, sl
 8006d86:	018a      	lsls	r2, r1, #6
 8006d88:	4651      	mov	r1, sl
 8006d8a:	ebb2 0801 	subs.w	r8, r2, r1
 8006d8e:	4659      	mov	r1, fp
 8006d90:	eb63 0901 	sbc.w	r9, r3, r1
 8006d94:	f04f 0200 	mov.w	r2, #0
 8006d98:	f04f 0300 	mov.w	r3, #0
 8006d9c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006da0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006da4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006da8:	4690      	mov	r8, r2
 8006daa:	4699      	mov	r9, r3
 8006dac:	4623      	mov	r3, r4
 8006dae:	eb18 0303 	adds.w	r3, r8, r3
 8006db2:	613b      	str	r3, [r7, #16]
 8006db4:	462b      	mov	r3, r5
 8006db6:	eb49 0303 	adc.w	r3, r9, r3
 8006dba:	617b      	str	r3, [r7, #20]
 8006dbc:	f04f 0200 	mov.w	r2, #0
 8006dc0:	f04f 0300 	mov.w	r3, #0
 8006dc4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8006dc8:	4629      	mov	r1, r5
 8006dca:	024b      	lsls	r3, r1, #9
 8006dcc:	4621      	mov	r1, r4
 8006dce:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006dd2:	4621      	mov	r1, r4
 8006dd4:	024a      	lsls	r2, r1, #9
 8006dd6:	4610      	mov	r0, r2
 8006dd8:	4619      	mov	r1, r3
 8006dda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006dde:	2200      	movs	r2, #0
 8006de0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006de2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8006de4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006de8:	f7f9 ff1e 	bl	8000c28 <__aeabi_uldivmod>
 8006dec:	4602      	mov	r2, r0
 8006dee:	460b      	mov	r3, r1
 8006df0:	4613      	mov	r3, r2
 8006df2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006df6:	e065      	b.n	8006ec4 <HAL_RCC_GetSysClockFreq+0x420>
 8006df8:	40023800 	.word	0x40023800
 8006dfc:	00f42400 	.word	0x00f42400
 8006e00:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e04:	4b3d      	ldr	r3, [pc, #244]	@ (8006efc <HAL_RCC_GetSysClockFreq+0x458>)
 8006e06:	685b      	ldr	r3, [r3, #4]
 8006e08:	099b      	lsrs	r3, r3, #6
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	4611      	mov	r1, r2
 8006e10:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006e14:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e16:	2300      	movs	r3, #0
 8006e18:	657b      	str	r3, [r7, #84]	@ 0x54
 8006e1a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8006e1e:	4642      	mov	r2, r8
 8006e20:	464b      	mov	r3, r9
 8006e22:	f04f 0000 	mov.w	r0, #0
 8006e26:	f04f 0100 	mov.w	r1, #0
 8006e2a:	0159      	lsls	r1, r3, #5
 8006e2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006e30:	0150      	lsls	r0, r2, #5
 8006e32:	4602      	mov	r2, r0
 8006e34:	460b      	mov	r3, r1
 8006e36:	4641      	mov	r1, r8
 8006e38:	1a51      	subs	r1, r2, r1
 8006e3a:	60b9      	str	r1, [r7, #8]
 8006e3c:	4649      	mov	r1, r9
 8006e3e:	eb63 0301 	sbc.w	r3, r3, r1
 8006e42:	60fb      	str	r3, [r7, #12]
 8006e44:	f04f 0200 	mov.w	r2, #0
 8006e48:	f04f 0300 	mov.w	r3, #0
 8006e4c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8006e50:	4659      	mov	r1, fp
 8006e52:	018b      	lsls	r3, r1, #6
 8006e54:	4651      	mov	r1, sl
 8006e56:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006e5a:	4651      	mov	r1, sl
 8006e5c:	018a      	lsls	r2, r1, #6
 8006e5e:	4651      	mov	r1, sl
 8006e60:	1a54      	subs	r4, r2, r1
 8006e62:	4659      	mov	r1, fp
 8006e64:	eb63 0501 	sbc.w	r5, r3, r1
 8006e68:	f04f 0200 	mov.w	r2, #0
 8006e6c:	f04f 0300 	mov.w	r3, #0
 8006e70:	00eb      	lsls	r3, r5, #3
 8006e72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006e76:	00e2      	lsls	r2, r4, #3
 8006e78:	4614      	mov	r4, r2
 8006e7a:	461d      	mov	r5, r3
 8006e7c:	4643      	mov	r3, r8
 8006e7e:	18e3      	adds	r3, r4, r3
 8006e80:	603b      	str	r3, [r7, #0]
 8006e82:	464b      	mov	r3, r9
 8006e84:	eb45 0303 	adc.w	r3, r5, r3
 8006e88:	607b      	str	r3, [r7, #4]
 8006e8a:	f04f 0200 	mov.w	r2, #0
 8006e8e:	f04f 0300 	mov.w	r3, #0
 8006e92:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006e96:	4629      	mov	r1, r5
 8006e98:	028b      	lsls	r3, r1, #10
 8006e9a:	4621      	mov	r1, r4
 8006e9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006ea0:	4621      	mov	r1, r4
 8006ea2:	028a      	lsls	r2, r1, #10
 8006ea4:	4610      	mov	r0, r2
 8006ea6:	4619      	mov	r1, r3
 8006ea8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006eac:	2200      	movs	r2, #0
 8006eae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006eb0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006eb2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006eb6:	f7f9 feb7 	bl	8000c28 <__aeabi_uldivmod>
 8006eba:	4602      	mov	r2, r0
 8006ebc:	460b      	mov	r3, r1
 8006ebe:	4613      	mov	r3, r2
 8006ec0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8006ec4:	4b0d      	ldr	r3, [pc, #52]	@ (8006efc <HAL_RCC_GetSysClockFreq+0x458>)
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	0f1b      	lsrs	r3, r3, #28
 8006eca:	f003 0307 	and.w	r3, r3, #7
 8006ece:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8006ed2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006ed6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ede:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006ee2:	e003      	b.n	8006eec <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006ee4:	4b06      	ldr	r3, [pc, #24]	@ (8006f00 <HAL_RCC_GetSysClockFreq+0x45c>)
 8006ee6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006eea:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006eec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	37b8      	adds	r7, #184	@ 0xb8
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006efa:	bf00      	nop
 8006efc:	40023800 	.word	0x40023800
 8006f00:	00f42400 	.word	0x00f42400

08006f04 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b086      	sub	sp, #24
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d101      	bne.n	8006f16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006f12:	2301      	movs	r3, #1
 8006f14:	e28d      	b.n	8007432 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f003 0301 	and.w	r3, r3, #1
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	f000 8083 	beq.w	800702a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006f24:	4b94      	ldr	r3, [pc, #592]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8006f26:	689b      	ldr	r3, [r3, #8]
 8006f28:	f003 030c 	and.w	r3, r3, #12
 8006f2c:	2b04      	cmp	r3, #4
 8006f2e:	d019      	beq.n	8006f64 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8006f30:	4b91      	ldr	r3, [pc, #580]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	f003 030c 	and.w	r3, r3, #12
        || \
 8006f38:	2b08      	cmp	r3, #8
 8006f3a:	d106      	bne.n	8006f4a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8006f3c:	4b8e      	ldr	r3, [pc, #568]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8006f3e:	685b      	ldr	r3, [r3, #4]
 8006f40:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f44:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f48:	d00c      	beq.n	8006f64 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006f4a:	4b8b      	ldr	r3, [pc, #556]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8006f52:	2b0c      	cmp	r3, #12
 8006f54:	d112      	bne.n	8006f7c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006f56:	4b88      	ldr	r3, [pc, #544]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8006f58:	685b      	ldr	r3, [r3, #4]
 8006f5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f62:	d10b      	bne.n	8006f7c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f64:	4b84      	ldr	r3, [pc, #528]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d05b      	beq.n	8007028 <HAL_RCC_OscConfig+0x124>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d157      	bne.n	8007028 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	e25a      	b.n	8007432 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	685b      	ldr	r3, [r3, #4]
 8006f80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f84:	d106      	bne.n	8006f94 <HAL_RCC_OscConfig+0x90>
 8006f86:	4b7c      	ldr	r3, [pc, #496]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a7b      	ldr	r2, [pc, #492]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8006f8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f90:	6013      	str	r3, [r2, #0]
 8006f92:	e01d      	b.n	8006fd0 <HAL_RCC_OscConfig+0xcc>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006f9c:	d10c      	bne.n	8006fb8 <HAL_RCC_OscConfig+0xb4>
 8006f9e:	4b76      	ldr	r3, [pc, #472]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a75      	ldr	r2, [pc, #468]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8006fa4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006fa8:	6013      	str	r3, [r2, #0]
 8006faa:	4b73      	ldr	r3, [pc, #460]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4a72      	ldr	r2, [pc, #456]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8006fb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006fb4:	6013      	str	r3, [r2, #0]
 8006fb6:	e00b      	b.n	8006fd0 <HAL_RCC_OscConfig+0xcc>
 8006fb8:	4b6f      	ldr	r3, [pc, #444]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a6e      	ldr	r2, [pc, #440]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8006fbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006fc2:	6013      	str	r3, [r2, #0]
 8006fc4:	4b6c      	ldr	r3, [pc, #432]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a6b      	ldr	r2, [pc, #428]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8006fca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006fce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d013      	beq.n	8007000 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fd8:	f7fb fb74 	bl	80026c4 <HAL_GetTick>
 8006fdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006fde:	e008      	b.n	8006ff2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006fe0:	f7fb fb70 	bl	80026c4 <HAL_GetTick>
 8006fe4:	4602      	mov	r2, r0
 8006fe6:	693b      	ldr	r3, [r7, #16]
 8006fe8:	1ad3      	subs	r3, r2, r3
 8006fea:	2b64      	cmp	r3, #100	@ 0x64
 8006fec:	d901      	bls.n	8006ff2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8006fee:	2303      	movs	r3, #3
 8006ff0:	e21f      	b.n	8007432 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ff2:	4b61      	ldr	r3, [pc, #388]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d0f0      	beq.n	8006fe0 <HAL_RCC_OscConfig+0xdc>
 8006ffe:	e014      	b.n	800702a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007000:	f7fb fb60 	bl	80026c4 <HAL_GetTick>
 8007004:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007006:	e008      	b.n	800701a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007008:	f7fb fb5c 	bl	80026c4 <HAL_GetTick>
 800700c:	4602      	mov	r2, r0
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	1ad3      	subs	r3, r2, r3
 8007012:	2b64      	cmp	r3, #100	@ 0x64
 8007014:	d901      	bls.n	800701a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8007016:	2303      	movs	r3, #3
 8007018:	e20b      	b.n	8007432 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800701a:	4b57      	ldr	r3, [pc, #348]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007022:	2b00      	cmp	r3, #0
 8007024:	d1f0      	bne.n	8007008 <HAL_RCC_OscConfig+0x104>
 8007026:	e000      	b.n	800702a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007028:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f003 0302 	and.w	r3, r3, #2
 8007032:	2b00      	cmp	r3, #0
 8007034:	d06f      	beq.n	8007116 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007036:	4b50      	ldr	r3, [pc, #320]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8007038:	689b      	ldr	r3, [r3, #8]
 800703a:	f003 030c 	and.w	r3, r3, #12
 800703e:	2b00      	cmp	r3, #0
 8007040:	d017      	beq.n	8007072 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007042:	4b4d      	ldr	r3, [pc, #308]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8007044:	689b      	ldr	r3, [r3, #8]
 8007046:	f003 030c 	and.w	r3, r3, #12
        || \
 800704a:	2b08      	cmp	r3, #8
 800704c:	d105      	bne.n	800705a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800704e:	4b4a      	ldr	r3, [pc, #296]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8007050:	685b      	ldr	r3, [r3, #4]
 8007052:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007056:	2b00      	cmp	r3, #0
 8007058:	d00b      	beq.n	8007072 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800705a:	4b47      	ldr	r3, [pc, #284]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007062:	2b0c      	cmp	r3, #12
 8007064:	d11c      	bne.n	80070a0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007066:	4b44      	ldr	r3, [pc, #272]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8007068:	685b      	ldr	r3, [r3, #4]
 800706a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800706e:	2b00      	cmp	r3, #0
 8007070:	d116      	bne.n	80070a0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007072:	4b41      	ldr	r3, [pc, #260]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f003 0302 	and.w	r3, r3, #2
 800707a:	2b00      	cmp	r3, #0
 800707c:	d005      	beq.n	800708a <HAL_RCC_OscConfig+0x186>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	68db      	ldr	r3, [r3, #12]
 8007082:	2b01      	cmp	r3, #1
 8007084:	d001      	beq.n	800708a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8007086:	2301      	movs	r3, #1
 8007088:	e1d3      	b.n	8007432 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800708a:	4b3b      	ldr	r3, [pc, #236]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	691b      	ldr	r3, [r3, #16]
 8007096:	00db      	lsls	r3, r3, #3
 8007098:	4937      	ldr	r1, [pc, #220]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 800709a:	4313      	orrs	r3, r2
 800709c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800709e:	e03a      	b.n	8007116 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	68db      	ldr	r3, [r3, #12]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d020      	beq.n	80070ea <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80070a8:	4b34      	ldr	r3, [pc, #208]	@ (800717c <HAL_RCC_OscConfig+0x278>)
 80070aa:	2201      	movs	r2, #1
 80070ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070ae:	f7fb fb09 	bl	80026c4 <HAL_GetTick>
 80070b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070b4:	e008      	b.n	80070c8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80070b6:	f7fb fb05 	bl	80026c4 <HAL_GetTick>
 80070ba:	4602      	mov	r2, r0
 80070bc:	693b      	ldr	r3, [r7, #16]
 80070be:	1ad3      	subs	r3, r2, r3
 80070c0:	2b02      	cmp	r3, #2
 80070c2:	d901      	bls.n	80070c8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80070c4:	2303      	movs	r3, #3
 80070c6:	e1b4      	b.n	8007432 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070c8:	4b2b      	ldr	r3, [pc, #172]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f003 0302 	and.w	r3, r3, #2
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d0f0      	beq.n	80070b6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070d4:	4b28      	ldr	r3, [pc, #160]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	691b      	ldr	r3, [r3, #16]
 80070e0:	00db      	lsls	r3, r3, #3
 80070e2:	4925      	ldr	r1, [pc, #148]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 80070e4:	4313      	orrs	r3, r2
 80070e6:	600b      	str	r3, [r1, #0]
 80070e8:	e015      	b.n	8007116 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80070ea:	4b24      	ldr	r3, [pc, #144]	@ (800717c <HAL_RCC_OscConfig+0x278>)
 80070ec:	2200      	movs	r2, #0
 80070ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070f0:	f7fb fae8 	bl	80026c4 <HAL_GetTick>
 80070f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80070f6:	e008      	b.n	800710a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80070f8:	f7fb fae4 	bl	80026c4 <HAL_GetTick>
 80070fc:	4602      	mov	r2, r0
 80070fe:	693b      	ldr	r3, [r7, #16]
 8007100:	1ad3      	subs	r3, r2, r3
 8007102:	2b02      	cmp	r3, #2
 8007104:	d901      	bls.n	800710a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007106:	2303      	movs	r3, #3
 8007108:	e193      	b.n	8007432 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800710a:	4b1b      	ldr	r3, [pc, #108]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f003 0302 	and.w	r3, r3, #2
 8007112:	2b00      	cmp	r3, #0
 8007114:	d1f0      	bne.n	80070f8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f003 0308 	and.w	r3, r3, #8
 800711e:	2b00      	cmp	r3, #0
 8007120:	d036      	beq.n	8007190 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	695b      	ldr	r3, [r3, #20]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d016      	beq.n	8007158 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800712a:	4b15      	ldr	r3, [pc, #84]	@ (8007180 <HAL_RCC_OscConfig+0x27c>)
 800712c:	2201      	movs	r2, #1
 800712e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007130:	f7fb fac8 	bl	80026c4 <HAL_GetTick>
 8007134:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007136:	e008      	b.n	800714a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007138:	f7fb fac4 	bl	80026c4 <HAL_GetTick>
 800713c:	4602      	mov	r2, r0
 800713e:	693b      	ldr	r3, [r7, #16]
 8007140:	1ad3      	subs	r3, r2, r3
 8007142:	2b02      	cmp	r3, #2
 8007144:	d901      	bls.n	800714a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8007146:	2303      	movs	r3, #3
 8007148:	e173      	b.n	8007432 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800714a:	4b0b      	ldr	r3, [pc, #44]	@ (8007178 <HAL_RCC_OscConfig+0x274>)
 800714c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800714e:	f003 0302 	and.w	r3, r3, #2
 8007152:	2b00      	cmp	r3, #0
 8007154:	d0f0      	beq.n	8007138 <HAL_RCC_OscConfig+0x234>
 8007156:	e01b      	b.n	8007190 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007158:	4b09      	ldr	r3, [pc, #36]	@ (8007180 <HAL_RCC_OscConfig+0x27c>)
 800715a:	2200      	movs	r2, #0
 800715c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800715e:	f7fb fab1 	bl	80026c4 <HAL_GetTick>
 8007162:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007164:	e00e      	b.n	8007184 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007166:	f7fb faad 	bl	80026c4 <HAL_GetTick>
 800716a:	4602      	mov	r2, r0
 800716c:	693b      	ldr	r3, [r7, #16]
 800716e:	1ad3      	subs	r3, r2, r3
 8007170:	2b02      	cmp	r3, #2
 8007172:	d907      	bls.n	8007184 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8007174:	2303      	movs	r3, #3
 8007176:	e15c      	b.n	8007432 <HAL_RCC_OscConfig+0x52e>
 8007178:	40023800 	.word	0x40023800
 800717c:	42470000 	.word	0x42470000
 8007180:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007184:	4b8a      	ldr	r3, [pc, #552]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 8007186:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007188:	f003 0302 	and.w	r3, r3, #2
 800718c:	2b00      	cmp	r3, #0
 800718e:	d1ea      	bne.n	8007166 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f003 0304 	and.w	r3, r3, #4
 8007198:	2b00      	cmp	r3, #0
 800719a:	f000 8097 	beq.w	80072cc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800719e:	2300      	movs	r3, #0
 80071a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80071a2:	4b83      	ldr	r3, [pc, #524]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 80071a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d10f      	bne.n	80071ce <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80071ae:	2300      	movs	r3, #0
 80071b0:	60bb      	str	r3, [r7, #8]
 80071b2:	4b7f      	ldr	r3, [pc, #508]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 80071b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071b6:	4a7e      	ldr	r2, [pc, #504]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 80071b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80071bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80071be:	4b7c      	ldr	r3, [pc, #496]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 80071c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80071c6:	60bb      	str	r3, [r7, #8]
 80071c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80071ca:	2301      	movs	r3, #1
 80071cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071ce:	4b79      	ldr	r3, [pc, #484]	@ (80073b4 <HAL_RCC_OscConfig+0x4b0>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d118      	bne.n	800720c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80071da:	4b76      	ldr	r3, [pc, #472]	@ (80073b4 <HAL_RCC_OscConfig+0x4b0>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4a75      	ldr	r2, [pc, #468]	@ (80073b4 <HAL_RCC_OscConfig+0x4b0>)
 80071e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80071e6:	f7fb fa6d 	bl	80026c4 <HAL_GetTick>
 80071ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071ec:	e008      	b.n	8007200 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80071ee:	f7fb fa69 	bl	80026c4 <HAL_GetTick>
 80071f2:	4602      	mov	r2, r0
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	1ad3      	subs	r3, r2, r3
 80071f8:	2b02      	cmp	r3, #2
 80071fa:	d901      	bls.n	8007200 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80071fc:	2303      	movs	r3, #3
 80071fe:	e118      	b.n	8007432 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007200:	4b6c      	ldr	r3, [pc, #432]	@ (80073b4 <HAL_RCC_OscConfig+0x4b0>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007208:	2b00      	cmp	r3, #0
 800720a:	d0f0      	beq.n	80071ee <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	689b      	ldr	r3, [r3, #8]
 8007210:	2b01      	cmp	r3, #1
 8007212:	d106      	bne.n	8007222 <HAL_RCC_OscConfig+0x31e>
 8007214:	4b66      	ldr	r3, [pc, #408]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 8007216:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007218:	4a65      	ldr	r2, [pc, #404]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 800721a:	f043 0301 	orr.w	r3, r3, #1
 800721e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007220:	e01c      	b.n	800725c <HAL_RCC_OscConfig+0x358>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	689b      	ldr	r3, [r3, #8]
 8007226:	2b05      	cmp	r3, #5
 8007228:	d10c      	bne.n	8007244 <HAL_RCC_OscConfig+0x340>
 800722a:	4b61      	ldr	r3, [pc, #388]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 800722c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800722e:	4a60      	ldr	r2, [pc, #384]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 8007230:	f043 0304 	orr.w	r3, r3, #4
 8007234:	6713      	str	r3, [r2, #112]	@ 0x70
 8007236:	4b5e      	ldr	r3, [pc, #376]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 8007238:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800723a:	4a5d      	ldr	r2, [pc, #372]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 800723c:	f043 0301 	orr.w	r3, r3, #1
 8007240:	6713      	str	r3, [r2, #112]	@ 0x70
 8007242:	e00b      	b.n	800725c <HAL_RCC_OscConfig+0x358>
 8007244:	4b5a      	ldr	r3, [pc, #360]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 8007246:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007248:	4a59      	ldr	r2, [pc, #356]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 800724a:	f023 0301 	bic.w	r3, r3, #1
 800724e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007250:	4b57      	ldr	r3, [pc, #348]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 8007252:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007254:	4a56      	ldr	r2, [pc, #344]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 8007256:	f023 0304 	bic.w	r3, r3, #4
 800725a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	689b      	ldr	r3, [r3, #8]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d015      	beq.n	8007290 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007264:	f7fb fa2e 	bl	80026c4 <HAL_GetTick>
 8007268:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800726a:	e00a      	b.n	8007282 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800726c:	f7fb fa2a 	bl	80026c4 <HAL_GetTick>
 8007270:	4602      	mov	r2, r0
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	1ad3      	subs	r3, r2, r3
 8007276:	f241 3288 	movw	r2, #5000	@ 0x1388
 800727a:	4293      	cmp	r3, r2
 800727c:	d901      	bls.n	8007282 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800727e:	2303      	movs	r3, #3
 8007280:	e0d7      	b.n	8007432 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007282:	4b4b      	ldr	r3, [pc, #300]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 8007284:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007286:	f003 0302 	and.w	r3, r3, #2
 800728a:	2b00      	cmp	r3, #0
 800728c:	d0ee      	beq.n	800726c <HAL_RCC_OscConfig+0x368>
 800728e:	e014      	b.n	80072ba <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007290:	f7fb fa18 	bl	80026c4 <HAL_GetTick>
 8007294:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007296:	e00a      	b.n	80072ae <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007298:	f7fb fa14 	bl	80026c4 <HAL_GetTick>
 800729c:	4602      	mov	r2, r0
 800729e:	693b      	ldr	r3, [r7, #16]
 80072a0:	1ad3      	subs	r3, r2, r3
 80072a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d901      	bls.n	80072ae <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80072aa:	2303      	movs	r3, #3
 80072ac:	e0c1      	b.n	8007432 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80072ae:	4b40      	ldr	r3, [pc, #256]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 80072b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072b2:	f003 0302 	and.w	r3, r3, #2
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d1ee      	bne.n	8007298 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80072ba:	7dfb      	ldrb	r3, [r7, #23]
 80072bc:	2b01      	cmp	r3, #1
 80072be:	d105      	bne.n	80072cc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80072c0:	4b3b      	ldr	r3, [pc, #236]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 80072c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072c4:	4a3a      	ldr	r2, [pc, #232]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 80072c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80072ca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	699b      	ldr	r3, [r3, #24]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	f000 80ad 	beq.w	8007430 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80072d6:	4b36      	ldr	r3, [pc, #216]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 80072d8:	689b      	ldr	r3, [r3, #8]
 80072da:	f003 030c 	and.w	r3, r3, #12
 80072de:	2b08      	cmp	r3, #8
 80072e0:	d060      	beq.n	80073a4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	699b      	ldr	r3, [r3, #24]
 80072e6:	2b02      	cmp	r3, #2
 80072e8:	d145      	bne.n	8007376 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072ea:	4b33      	ldr	r3, [pc, #204]	@ (80073b8 <HAL_RCC_OscConfig+0x4b4>)
 80072ec:	2200      	movs	r2, #0
 80072ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072f0:	f7fb f9e8 	bl	80026c4 <HAL_GetTick>
 80072f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072f6:	e008      	b.n	800730a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072f8:	f7fb f9e4 	bl	80026c4 <HAL_GetTick>
 80072fc:	4602      	mov	r2, r0
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	1ad3      	subs	r3, r2, r3
 8007302:	2b02      	cmp	r3, #2
 8007304:	d901      	bls.n	800730a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8007306:	2303      	movs	r3, #3
 8007308:	e093      	b.n	8007432 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800730a:	4b29      	ldr	r3, [pc, #164]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007312:	2b00      	cmp	r3, #0
 8007314:	d1f0      	bne.n	80072f8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	69da      	ldr	r2, [r3, #28]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6a1b      	ldr	r3, [r3, #32]
 800731e:	431a      	orrs	r2, r3
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007324:	019b      	lsls	r3, r3, #6
 8007326:	431a      	orrs	r2, r3
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800732c:	085b      	lsrs	r3, r3, #1
 800732e:	3b01      	subs	r3, #1
 8007330:	041b      	lsls	r3, r3, #16
 8007332:	431a      	orrs	r2, r3
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007338:	061b      	lsls	r3, r3, #24
 800733a:	431a      	orrs	r2, r3
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007340:	071b      	lsls	r3, r3, #28
 8007342:	491b      	ldr	r1, [pc, #108]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 8007344:	4313      	orrs	r3, r2
 8007346:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007348:	4b1b      	ldr	r3, [pc, #108]	@ (80073b8 <HAL_RCC_OscConfig+0x4b4>)
 800734a:	2201      	movs	r2, #1
 800734c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800734e:	f7fb f9b9 	bl	80026c4 <HAL_GetTick>
 8007352:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007354:	e008      	b.n	8007368 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007356:	f7fb f9b5 	bl	80026c4 <HAL_GetTick>
 800735a:	4602      	mov	r2, r0
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	1ad3      	subs	r3, r2, r3
 8007360:	2b02      	cmp	r3, #2
 8007362:	d901      	bls.n	8007368 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007364:	2303      	movs	r3, #3
 8007366:	e064      	b.n	8007432 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007368:	4b11      	ldr	r3, [pc, #68]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007370:	2b00      	cmp	r3, #0
 8007372:	d0f0      	beq.n	8007356 <HAL_RCC_OscConfig+0x452>
 8007374:	e05c      	b.n	8007430 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007376:	4b10      	ldr	r3, [pc, #64]	@ (80073b8 <HAL_RCC_OscConfig+0x4b4>)
 8007378:	2200      	movs	r2, #0
 800737a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800737c:	f7fb f9a2 	bl	80026c4 <HAL_GetTick>
 8007380:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007382:	e008      	b.n	8007396 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007384:	f7fb f99e 	bl	80026c4 <HAL_GetTick>
 8007388:	4602      	mov	r2, r0
 800738a:	693b      	ldr	r3, [r7, #16]
 800738c:	1ad3      	subs	r3, r2, r3
 800738e:	2b02      	cmp	r3, #2
 8007390:	d901      	bls.n	8007396 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8007392:	2303      	movs	r3, #3
 8007394:	e04d      	b.n	8007432 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007396:	4b06      	ldr	r3, [pc, #24]	@ (80073b0 <HAL_RCC_OscConfig+0x4ac>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d1f0      	bne.n	8007384 <HAL_RCC_OscConfig+0x480>
 80073a2:	e045      	b.n	8007430 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	699b      	ldr	r3, [r3, #24]
 80073a8:	2b01      	cmp	r3, #1
 80073aa:	d107      	bne.n	80073bc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80073ac:	2301      	movs	r3, #1
 80073ae:	e040      	b.n	8007432 <HAL_RCC_OscConfig+0x52e>
 80073b0:	40023800 	.word	0x40023800
 80073b4:	40007000 	.word	0x40007000
 80073b8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80073bc:	4b1f      	ldr	r3, [pc, #124]	@ (800743c <HAL_RCC_OscConfig+0x538>)
 80073be:	685b      	ldr	r3, [r3, #4]
 80073c0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	699b      	ldr	r3, [r3, #24]
 80073c6:	2b01      	cmp	r3, #1
 80073c8:	d030      	beq.n	800742c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80073d4:	429a      	cmp	r2, r3
 80073d6:	d129      	bne.n	800742c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80073e2:	429a      	cmp	r2, r3
 80073e4:	d122      	bne.n	800742c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80073e6:	68fa      	ldr	r2, [r7, #12]
 80073e8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80073ec:	4013      	ands	r3, r2
 80073ee:	687a      	ldr	r2, [r7, #4]
 80073f0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80073f2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d119      	bne.n	800742c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007402:	085b      	lsrs	r3, r3, #1
 8007404:	3b01      	subs	r3, #1
 8007406:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007408:	429a      	cmp	r2, r3
 800740a:	d10f      	bne.n	800742c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007416:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007418:	429a      	cmp	r2, r3
 800741a:	d107      	bne.n	800742c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007426:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007428:	429a      	cmp	r2, r3
 800742a:	d001      	beq.n	8007430 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800742c:	2301      	movs	r3, #1
 800742e:	e000      	b.n	8007432 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8007430:	2300      	movs	r3, #0
}
 8007432:	4618      	mov	r0, r3
 8007434:	3718      	adds	r7, #24
 8007436:	46bd      	mov	sp, r7
 8007438:	bd80      	pop	{r7, pc}
 800743a:	bf00      	nop
 800743c:	40023800 	.word	0x40023800

08007440 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b082      	sub	sp, #8
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d101      	bne.n	8007452 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800744e:	2301      	movs	r3, #1
 8007450:	e041      	b.n	80074d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007458:	b2db      	uxtb	r3, r3
 800745a:	2b00      	cmp	r3, #0
 800745c:	d106      	bne.n	800746c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2200      	movs	r2, #0
 8007462:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f7fa fecc 	bl	8002204 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2202      	movs	r2, #2
 8007470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681a      	ldr	r2, [r3, #0]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	3304      	adds	r3, #4
 800747c:	4619      	mov	r1, r3
 800747e:	4610      	mov	r0, r2
 8007480:	f000 fea6 	bl	80081d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2201      	movs	r2, #1
 8007488:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2201      	movs	r2, #1
 8007490:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2201      	movs	r2, #1
 8007498:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2201      	movs	r2, #1
 80074a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2201      	movs	r2, #1
 80074a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2201      	movs	r2, #1
 80074b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2201      	movs	r2, #1
 80074b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2201      	movs	r2, #1
 80074c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2201      	movs	r2, #1
 80074c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2201      	movs	r2, #1
 80074d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80074d4:	2300      	movs	r3, #0
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	3708      	adds	r7, #8
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}

080074de <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80074de:	b580      	push	{r7, lr}
 80074e0:	b082      	sub	sp, #8
 80074e2:	af00      	add	r7, sp, #0
 80074e4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d101      	bne.n	80074f0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80074ec:	2301      	movs	r3, #1
 80074ee:	e041      	b.n	8007574 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d106      	bne.n	800750a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2200      	movs	r2, #0
 8007500:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f000 f839 	bl	800757c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2202      	movs	r2, #2
 800750e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681a      	ldr	r2, [r3, #0]
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	3304      	adds	r3, #4
 800751a:	4619      	mov	r1, r3
 800751c:	4610      	mov	r0, r2
 800751e:	f000 fe57 	bl	80081d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2201      	movs	r2, #1
 8007526:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2201      	movs	r2, #1
 800752e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2201      	movs	r2, #1
 8007536:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2201      	movs	r2, #1
 800753e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2201      	movs	r2, #1
 8007546:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2201      	movs	r2, #1
 800754e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2201      	movs	r2, #1
 8007556:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2201      	movs	r2, #1
 800755e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2201      	movs	r2, #1
 8007566:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2201      	movs	r2, #1
 800756e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007572:	2300      	movs	r3, #0
}
 8007574:	4618      	mov	r0, r3
 8007576:	3708      	adds	r7, #8
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}

0800757c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800757c:	b480      	push	{r7}
 800757e:	b083      	sub	sp, #12
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007584:	bf00      	nop
 8007586:	370c      	adds	r7, #12
 8007588:	46bd      	mov	sp, r7
 800758a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758e:	4770      	bx	lr

08007590 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b086      	sub	sp, #24
 8007594:	af00      	add	r7, sp, #0
 8007596:	60f8      	str	r0, [r7, #12]
 8007598:	60b9      	str	r1, [r7, #8]
 800759a:	607a      	str	r2, [r7, #4]
 800759c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800759e:	2300      	movs	r3, #0
 80075a0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d109      	bne.n	80075bc <HAL_TIM_PWM_Start_DMA+0x2c>
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80075ae:	b2db      	uxtb	r3, r3
 80075b0:	2b02      	cmp	r3, #2
 80075b2:	bf0c      	ite	eq
 80075b4:	2301      	moveq	r3, #1
 80075b6:	2300      	movne	r3, #0
 80075b8:	b2db      	uxtb	r3, r3
 80075ba:	e022      	b.n	8007602 <HAL_TIM_PWM_Start_DMA+0x72>
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	2b04      	cmp	r3, #4
 80075c0:	d109      	bne.n	80075d6 <HAL_TIM_PWM_Start_DMA+0x46>
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80075c8:	b2db      	uxtb	r3, r3
 80075ca:	2b02      	cmp	r3, #2
 80075cc:	bf0c      	ite	eq
 80075ce:	2301      	moveq	r3, #1
 80075d0:	2300      	movne	r3, #0
 80075d2:	b2db      	uxtb	r3, r3
 80075d4:	e015      	b.n	8007602 <HAL_TIM_PWM_Start_DMA+0x72>
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	2b08      	cmp	r3, #8
 80075da:	d109      	bne.n	80075f0 <HAL_TIM_PWM_Start_DMA+0x60>
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80075e2:	b2db      	uxtb	r3, r3
 80075e4:	2b02      	cmp	r3, #2
 80075e6:	bf0c      	ite	eq
 80075e8:	2301      	moveq	r3, #1
 80075ea:	2300      	movne	r3, #0
 80075ec:	b2db      	uxtb	r3, r3
 80075ee:	e008      	b.n	8007602 <HAL_TIM_PWM_Start_DMA+0x72>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075f6:	b2db      	uxtb	r3, r3
 80075f8:	2b02      	cmp	r3, #2
 80075fa:	bf0c      	ite	eq
 80075fc:	2301      	moveq	r3, #1
 80075fe:	2300      	movne	r3, #0
 8007600:	b2db      	uxtb	r3, r3
 8007602:	2b00      	cmp	r3, #0
 8007604:	d001      	beq.n	800760a <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8007606:	2302      	movs	r3, #2
 8007608:	e171      	b.n	80078ee <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d109      	bne.n	8007624 <HAL_TIM_PWM_Start_DMA+0x94>
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007616:	b2db      	uxtb	r3, r3
 8007618:	2b01      	cmp	r3, #1
 800761a:	bf0c      	ite	eq
 800761c:	2301      	moveq	r3, #1
 800761e:	2300      	movne	r3, #0
 8007620:	b2db      	uxtb	r3, r3
 8007622:	e022      	b.n	800766a <HAL_TIM_PWM_Start_DMA+0xda>
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	2b04      	cmp	r3, #4
 8007628:	d109      	bne.n	800763e <HAL_TIM_PWM_Start_DMA+0xae>
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007630:	b2db      	uxtb	r3, r3
 8007632:	2b01      	cmp	r3, #1
 8007634:	bf0c      	ite	eq
 8007636:	2301      	moveq	r3, #1
 8007638:	2300      	movne	r3, #0
 800763a:	b2db      	uxtb	r3, r3
 800763c:	e015      	b.n	800766a <HAL_TIM_PWM_Start_DMA+0xda>
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	2b08      	cmp	r3, #8
 8007642:	d109      	bne.n	8007658 <HAL_TIM_PWM_Start_DMA+0xc8>
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800764a:	b2db      	uxtb	r3, r3
 800764c:	2b01      	cmp	r3, #1
 800764e:	bf0c      	ite	eq
 8007650:	2301      	moveq	r3, #1
 8007652:	2300      	movne	r3, #0
 8007654:	b2db      	uxtb	r3, r3
 8007656:	e008      	b.n	800766a <HAL_TIM_PWM_Start_DMA+0xda>
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800765e:	b2db      	uxtb	r3, r3
 8007660:	2b01      	cmp	r3, #1
 8007662:	bf0c      	ite	eq
 8007664:	2301      	moveq	r3, #1
 8007666:	2300      	movne	r3, #0
 8007668:	b2db      	uxtb	r3, r3
 800766a:	2b00      	cmp	r3, #0
 800766c:	d024      	beq.n	80076b8 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d002      	beq.n	800767a <HAL_TIM_PWM_Start_DMA+0xea>
 8007674:	887b      	ldrh	r3, [r7, #2]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d101      	bne.n	800767e <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 800767a:	2301      	movs	r3, #1
 800767c:	e137      	b.n	80078ee <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d104      	bne.n	800768e <HAL_TIM_PWM_Start_DMA+0xfe>
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	2202      	movs	r2, #2
 8007688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800768c:	e016      	b.n	80076bc <HAL_TIM_PWM_Start_DMA+0x12c>
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	2b04      	cmp	r3, #4
 8007692:	d104      	bne.n	800769e <HAL_TIM_PWM_Start_DMA+0x10e>
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	2202      	movs	r2, #2
 8007698:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800769c:	e00e      	b.n	80076bc <HAL_TIM_PWM_Start_DMA+0x12c>
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	2b08      	cmp	r3, #8
 80076a2:	d104      	bne.n	80076ae <HAL_TIM_PWM_Start_DMA+0x11e>
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	2202      	movs	r2, #2
 80076a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076ac:	e006      	b.n	80076bc <HAL_TIM_PWM_Start_DMA+0x12c>
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	2202      	movs	r2, #2
 80076b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80076b6:	e001      	b.n	80076bc <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 80076b8:	2301      	movs	r3, #1
 80076ba:	e118      	b.n	80078ee <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	2b0c      	cmp	r3, #12
 80076c0:	f200 80ae 	bhi.w	8007820 <HAL_TIM_PWM_Start_DMA+0x290>
 80076c4:	a201      	add	r2, pc, #4	@ (adr r2, 80076cc <HAL_TIM_PWM_Start_DMA+0x13c>)
 80076c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076ca:	bf00      	nop
 80076cc:	08007701 	.word	0x08007701
 80076d0:	08007821 	.word	0x08007821
 80076d4:	08007821 	.word	0x08007821
 80076d8:	08007821 	.word	0x08007821
 80076dc:	08007749 	.word	0x08007749
 80076e0:	08007821 	.word	0x08007821
 80076e4:	08007821 	.word	0x08007821
 80076e8:	08007821 	.word	0x08007821
 80076ec:	08007791 	.word	0x08007791
 80076f0:	08007821 	.word	0x08007821
 80076f4:	08007821 	.word	0x08007821
 80076f8:	08007821 	.word	0x08007821
 80076fc:	080077d9 	.word	0x080077d9
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007704:	4a7c      	ldr	r2, [pc, #496]	@ (80078f8 <HAL_TIM_PWM_Start_DMA+0x368>)
 8007706:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800770c:	4a7b      	ldr	r2, [pc, #492]	@ (80078fc <HAL_TIM_PWM_Start_DMA+0x36c>)
 800770e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007714:	4a7a      	ldr	r2, [pc, #488]	@ (8007900 <HAL_TIM_PWM_Start_DMA+0x370>)
 8007716:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800771c:	6879      	ldr	r1, [r7, #4]
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	3334      	adds	r3, #52	@ 0x34
 8007724:	461a      	mov	r2, r3
 8007726:	887b      	ldrh	r3, [r7, #2]
 8007728:	f7fb fdcc 	bl	80032c4 <HAL_DMA_Start_IT>
 800772c:	4603      	mov	r3, r0
 800772e:	2b00      	cmp	r3, #0
 8007730:	d001      	beq.n	8007736 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007732:	2301      	movs	r3, #1
 8007734:	e0db      	b.n	80078ee <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	68da      	ldr	r2, [r3, #12]
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007744:	60da      	str	r2, [r3, #12]
      break;
 8007746:	e06e      	b.n	8007826 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800774c:	4a6a      	ldr	r2, [pc, #424]	@ (80078f8 <HAL_TIM_PWM_Start_DMA+0x368>)
 800774e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007754:	4a69      	ldr	r2, [pc, #420]	@ (80078fc <HAL_TIM_PWM_Start_DMA+0x36c>)
 8007756:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800775c:	4a68      	ldr	r2, [pc, #416]	@ (8007900 <HAL_TIM_PWM_Start_DMA+0x370>)
 800775e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8007764:	6879      	ldr	r1, [r7, #4]
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	3338      	adds	r3, #56	@ 0x38
 800776c:	461a      	mov	r2, r3
 800776e:	887b      	ldrh	r3, [r7, #2]
 8007770:	f7fb fda8 	bl	80032c4 <HAL_DMA_Start_IT>
 8007774:	4603      	mov	r3, r0
 8007776:	2b00      	cmp	r3, #0
 8007778:	d001      	beq.n	800777e <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800777a:	2301      	movs	r3, #1
 800777c:	e0b7      	b.n	80078ee <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	68da      	ldr	r2, [r3, #12]
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800778c:	60da      	str	r2, [r3, #12]
      break;
 800778e:	e04a      	b.n	8007826 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007794:	4a58      	ldr	r2, [pc, #352]	@ (80078f8 <HAL_TIM_PWM_Start_DMA+0x368>)
 8007796:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800779c:	4a57      	ldr	r2, [pc, #348]	@ (80078fc <HAL_TIM_PWM_Start_DMA+0x36c>)
 800779e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077a4:	4a56      	ldr	r2, [pc, #344]	@ (8007900 <HAL_TIM_PWM_Start_DMA+0x370>)
 80077a6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80077ac:	6879      	ldr	r1, [r7, #4]
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	333c      	adds	r3, #60	@ 0x3c
 80077b4:	461a      	mov	r2, r3
 80077b6:	887b      	ldrh	r3, [r7, #2]
 80077b8:	f7fb fd84 	bl	80032c4 <HAL_DMA_Start_IT>
 80077bc:	4603      	mov	r3, r0
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d001      	beq.n	80077c6 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80077c2:	2301      	movs	r3, #1
 80077c4:	e093      	b.n	80078ee <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	68da      	ldr	r2, [r3, #12]
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80077d4:	60da      	str	r2, [r3, #12]
      break;
 80077d6:	e026      	b.n	8007826 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077dc:	4a46      	ldr	r2, [pc, #280]	@ (80078f8 <HAL_TIM_PWM_Start_DMA+0x368>)
 80077de:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077e4:	4a45      	ldr	r2, [pc, #276]	@ (80078fc <HAL_TIM_PWM_Start_DMA+0x36c>)
 80077e6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077ec:	4a44      	ldr	r2, [pc, #272]	@ (8007900 <HAL_TIM_PWM_Start_DMA+0x370>)
 80077ee:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80077f4:	6879      	ldr	r1, [r7, #4]
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	3340      	adds	r3, #64	@ 0x40
 80077fc:	461a      	mov	r2, r3
 80077fe:	887b      	ldrh	r3, [r7, #2]
 8007800:	f7fb fd60 	bl	80032c4 <HAL_DMA_Start_IT>
 8007804:	4603      	mov	r3, r0
 8007806:	2b00      	cmp	r3, #0
 8007808:	d001      	beq.n	800780e <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800780a:	2301      	movs	r3, #1
 800780c:	e06f      	b.n	80078ee <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	68da      	ldr	r2, [r3, #12]
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800781c:	60da      	str	r2, [r3, #12]
      break;
 800781e:	e002      	b.n	8007826 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8007820:	2301      	movs	r3, #1
 8007822:	75fb      	strb	r3, [r7, #23]
      break;
 8007824:	bf00      	nop
  }

  if (status == HAL_OK)
 8007826:	7dfb      	ldrb	r3, [r7, #23]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d15f      	bne.n	80078ec <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	2201      	movs	r2, #1
 8007832:	68b9      	ldr	r1, [r7, #8]
 8007834:	4618      	mov	r0, r3
 8007836:	f000 ffbb 	bl	80087b0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	4a31      	ldr	r2, [pc, #196]	@ (8007904 <HAL_TIM_PWM_Start_DMA+0x374>)
 8007840:	4293      	cmp	r3, r2
 8007842:	d004      	beq.n	800784e <HAL_TIM_PWM_Start_DMA+0x2be>
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	4a2f      	ldr	r2, [pc, #188]	@ (8007908 <HAL_TIM_PWM_Start_DMA+0x378>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d101      	bne.n	8007852 <HAL_TIM_PWM_Start_DMA+0x2c2>
 800784e:	2301      	movs	r3, #1
 8007850:	e000      	b.n	8007854 <HAL_TIM_PWM_Start_DMA+0x2c4>
 8007852:	2300      	movs	r3, #0
 8007854:	2b00      	cmp	r3, #0
 8007856:	d007      	beq.n	8007868 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007866:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4a25      	ldr	r2, [pc, #148]	@ (8007904 <HAL_TIM_PWM_Start_DMA+0x374>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d022      	beq.n	80078b8 <HAL_TIM_PWM_Start_DMA+0x328>
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800787a:	d01d      	beq.n	80078b8 <HAL_TIM_PWM_Start_DMA+0x328>
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a22      	ldr	r2, [pc, #136]	@ (800790c <HAL_TIM_PWM_Start_DMA+0x37c>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d018      	beq.n	80078b8 <HAL_TIM_PWM_Start_DMA+0x328>
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4a21      	ldr	r2, [pc, #132]	@ (8007910 <HAL_TIM_PWM_Start_DMA+0x380>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d013      	beq.n	80078b8 <HAL_TIM_PWM_Start_DMA+0x328>
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4a1f      	ldr	r2, [pc, #124]	@ (8007914 <HAL_TIM_PWM_Start_DMA+0x384>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d00e      	beq.n	80078b8 <HAL_TIM_PWM_Start_DMA+0x328>
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	4a1a      	ldr	r2, [pc, #104]	@ (8007908 <HAL_TIM_PWM_Start_DMA+0x378>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d009      	beq.n	80078b8 <HAL_TIM_PWM_Start_DMA+0x328>
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	4a1b      	ldr	r2, [pc, #108]	@ (8007918 <HAL_TIM_PWM_Start_DMA+0x388>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d004      	beq.n	80078b8 <HAL_TIM_PWM_Start_DMA+0x328>
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	4a1a      	ldr	r2, [pc, #104]	@ (800791c <HAL_TIM_PWM_Start_DMA+0x38c>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d111      	bne.n	80078dc <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	689b      	ldr	r3, [r3, #8]
 80078be:	f003 0307 	and.w	r3, r3, #7
 80078c2:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	2b06      	cmp	r3, #6
 80078c8:	d010      	beq.n	80078ec <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	681a      	ldr	r2, [r3, #0]
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f042 0201 	orr.w	r2, r2, #1
 80078d8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078da:	e007      	b.n	80078ec <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	681a      	ldr	r2, [r3, #0]
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f042 0201 	orr.w	r2, r2, #1
 80078ea:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80078ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80078ee:	4618      	mov	r0, r3
 80078f0:	3718      	adds	r7, #24
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}
 80078f6:	bf00      	nop
 80078f8:	080080c1 	.word	0x080080c1
 80078fc:	08008169 	.word	0x08008169
 8007900:	0800802f 	.word	0x0800802f
 8007904:	40010000 	.word	0x40010000
 8007908:	40010400 	.word	0x40010400
 800790c:	40000400 	.word	0x40000400
 8007910:	40000800 	.word	0x40000800
 8007914:	40000c00 	.word	0x40000c00
 8007918:	40014000 	.word	0x40014000
 800791c:	40001800 	.word	0x40001800

08007920 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b084      	sub	sp, #16
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
 8007928:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800792a:	2300      	movs	r3, #0
 800792c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	2b0c      	cmp	r3, #12
 8007932:	d855      	bhi.n	80079e0 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8007934:	a201      	add	r2, pc, #4	@ (adr r2, 800793c <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8007936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800793a:	bf00      	nop
 800793c:	08007971 	.word	0x08007971
 8007940:	080079e1 	.word	0x080079e1
 8007944:	080079e1 	.word	0x080079e1
 8007948:	080079e1 	.word	0x080079e1
 800794c:	0800798d 	.word	0x0800798d
 8007950:	080079e1 	.word	0x080079e1
 8007954:	080079e1 	.word	0x080079e1
 8007958:	080079e1 	.word	0x080079e1
 800795c:	080079a9 	.word	0x080079a9
 8007960:	080079e1 	.word	0x080079e1
 8007964:	080079e1 	.word	0x080079e1
 8007968:	080079e1 	.word	0x080079e1
 800796c:	080079c5 	.word	0x080079c5
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	68da      	ldr	r2, [r3, #12]
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800797e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007984:	4618      	mov	r0, r3
 8007986:	f7fb fcf5 	bl	8003374 <HAL_DMA_Abort_IT>
      break;
 800798a:	e02c      	b.n	80079e6 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	68da      	ldr	r2, [r3, #12]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800799a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079a0:	4618      	mov	r0, r3
 80079a2:	f7fb fce7 	bl	8003374 <HAL_DMA_Abort_IT>
      break;
 80079a6:	e01e      	b.n	80079e6 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	68da      	ldr	r2, [r3, #12]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80079b6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079bc:	4618      	mov	r0, r3
 80079be:	f7fb fcd9 	bl	8003374 <HAL_DMA_Abort_IT>
      break;
 80079c2:	e010      	b.n	80079e6 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	68da      	ldr	r2, [r3, #12]
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80079d2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079d8:	4618      	mov	r0, r3
 80079da:	f7fb fccb 	bl	8003374 <HAL_DMA_Abort_IT>
      break;
 80079de:	e002      	b.n	80079e6 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 80079e0:	2301      	movs	r3, #1
 80079e2:	73fb      	strb	r3, [r7, #15]
      break;
 80079e4:	bf00      	nop
  }

  if (status == HAL_OK)
 80079e6:	7bfb      	ldrb	r3, [r7, #15]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d161      	bne.n	8007ab0 <HAL_TIM_PWM_Stop_DMA+0x190>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	2200      	movs	r2, #0
 80079f2:	6839      	ldr	r1, [r7, #0]
 80079f4:	4618      	mov	r0, r3
 80079f6:	f000 fedb 	bl	80087b0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	4a2f      	ldr	r2, [pc, #188]	@ (8007abc <HAL_TIM_PWM_Stop_DMA+0x19c>)
 8007a00:	4293      	cmp	r3, r2
 8007a02:	d004      	beq.n	8007a0e <HAL_TIM_PWM_Stop_DMA+0xee>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	4a2d      	ldr	r2, [pc, #180]	@ (8007ac0 <HAL_TIM_PWM_Stop_DMA+0x1a0>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d101      	bne.n	8007a12 <HAL_TIM_PWM_Stop_DMA+0xf2>
 8007a0e:	2301      	movs	r3, #1
 8007a10:	e000      	b.n	8007a14 <HAL_TIM_PWM_Stop_DMA+0xf4>
 8007a12:	2300      	movs	r3, #0
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d017      	beq.n	8007a48 <HAL_TIM_PWM_Stop_DMA+0x128>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	6a1a      	ldr	r2, [r3, #32]
 8007a1e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007a22:	4013      	ands	r3, r2
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d10f      	bne.n	8007a48 <HAL_TIM_PWM_Stop_DMA+0x128>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	6a1a      	ldr	r2, [r3, #32]
 8007a2e:	f240 4344 	movw	r3, #1092	@ 0x444
 8007a32:	4013      	ands	r3, r2
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d107      	bne.n	8007a48 <HAL_TIM_PWM_Stop_DMA+0x128>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007a46:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	6a1a      	ldr	r2, [r3, #32]
 8007a4e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007a52:	4013      	ands	r3, r2
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d10f      	bne.n	8007a78 <HAL_TIM_PWM_Stop_DMA+0x158>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	6a1a      	ldr	r2, [r3, #32]
 8007a5e:	f240 4344 	movw	r3, #1092	@ 0x444
 8007a62:	4013      	ands	r3, r2
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d107      	bne.n	8007a78 <HAL_TIM_PWM_Stop_DMA+0x158>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f022 0201 	bic.w	r2, r2, #1
 8007a76:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d104      	bne.n	8007a88 <HAL_TIM_PWM_Stop_DMA+0x168>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2201      	movs	r2, #1
 8007a82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a86:	e013      	b.n	8007ab0 <HAL_TIM_PWM_Stop_DMA+0x190>
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	2b04      	cmp	r3, #4
 8007a8c:	d104      	bne.n	8007a98 <HAL_TIM_PWM_Stop_DMA+0x178>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2201      	movs	r2, #1
 8007a92:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a96:	e00b      	b.n	8007ab0 <HAL_TIM_PWM_Stop_DMA+0x190>
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	2b08      	cmp	r3, #8
 8007a9c:	d104      	bne.n	8007aa8 <HAL_TIM_PWM_Stop_DMA+0x188>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2201      	movs	r2, #1
 8007aa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007aa6:	e003      	b.n	8007ab0 <HAL_TIM_PWM_Stop_DMA+0x190>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2201      	movs	r2, #1
 8007aac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8007ab0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3710      	adds	r7, #16
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	bf00      	nop
 8007abc:	40010000 	.word	0x40010000
 8007ac0:	40010400 	.word	0x40010400

08007ac4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b084      	sub	sp, #16
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	68db      	ldr	r3, [r3, #12]
 8007ad2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	691b      	ldr	r3, [r3, #16]
 8007ada:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	f003 0302 	and.w	r3, r3, #2
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d020      	beq.n	8007b28 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	f003 0302 	and.w	r3, r3, #2
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d01b      	beq.n	8007b28 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f06f 0202 	mvn.w	r2, #2
 8007af8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2201      	movs	r2, #1
 8007afe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	699b      	ldr	r3, [r3, #24]
 8007b06:	f003 0303 	and.w	r3, r3, #3
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d003      	beq.n	8007b16 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	f000 fa65 	bl	8007fde <HAL_TIM_IC_CaptureCallback>
 8007b14:	e005      	b.n	8007b22 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f000 fa57 	bl	8007fca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f7f9 fbfb 	bl	8001318 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2200      	movs	r2, #0
 8007b26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	f003 0304 	and.w	r3, r3, #4
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d020      	beq.n	8007b74 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f003 0304 	and.w	r3, r3, #4
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d01b      	beq.n	8007b74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f06f 0204 	mvn.w	r2, #4
 8007b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2202      	movs	r2, #2
 8007b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	699b      	ldr	r3, [r3, #24]
 8007b52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d003      	beq.n	8007b62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b5a:	6878      	ldr	r0, [r7, #4]
 8007b5c:	f000 fa3f 	bl	8007fde <HAL_TIM_IC_CaptureCallback>
 8007b60:	e005      	b.n	8007b6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	f000 fa31 	bl	8007fca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b68:	6878      	ldr	r0, [r7, #4]
 8007b6a:	f7f9 fbd5 	bl	8001318 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2200      	movs	r2, #0
 8007b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	f003 0308 	and.w	r3, r3, #8
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d020      	beq.n	8007bc0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	f003 0308 	and.w	r3, r3, #8
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d01b      	beq.n	8007bc0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f06f 0208 	mvn.w	r2, #8
 8007b90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2204      	movs	r2, #4
 8007b96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	69db      	ldr	r3, [r3, #28]
 8007b9e:	f003 0303 	and.w	r3, r3, #3
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d003      	beq.n	8007bae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ba6:	6878      	ldr	r0, [r7, #4]
 8007ba8:	f000 fa19 	bl	8007fde <HAL_TIM_IC_CaptureCallback>
 8007bac:	e005      	b.n	8007bba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bae:	6878      	ldr	r0, [r7, #4]
 8007bb0:	f000 fa0b 	bl	8007fca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f7f9 fbaf 	bl	8001318 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007bc0:	68bb      	ldr	r3, [r7, #8]
 8007bc2:	f003 0310 	and.w	r3, r3, #16
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d020      	beq.n	8007c0c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	f003 0310 	and.w	r3, r3, #16
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d01b      	beq.n	8007c0c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f06f 0210 	mvn.w	r2, #16
 8007bdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2208      	movs	r2, #8
 8007be2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	69db      	ldr	r3, [r3, #28]
 8007bea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d003      	beq.n	8007bfa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bf2:	6878      	ldr	r0, [r7, #4]
 8007bf4:	f000 f9f3 	bl	8007fde <HAL_TIM_IC_CaptureCallback>
 8007bf8:	e005      	b.n	8007c06 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f000 f9e5 	bl	8007fca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c00:	6878      	ldr	r0, [r7, #4]
 8007c02:	f7f9 fb89 	bl	8001318 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	f003 0301 	and.w	r3, r3, #1
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d00c      	beq.n	8007c30 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	f003 0301 	and.w	r3, r3, #1
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d007      	beq.n	8007c30 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f06f 0201 	mvn.w	r2, #1
 8007c28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f000 f9c3 	bl	8007fb6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d00c      	beq.n	8007c54 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d007      	beq.n	8007c54 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007c4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f000 feac 	bl	80089ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d00c      	beq.n	8007c78 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d007      	beq.n	8007c78 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007c70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007c72:	6878      	ldr	r0, [r7, #4]
 8007c74:	f000 f9c7 	bl	8008006 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	f003 0320 	and.w	r3, r3, #32
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d00c      	beq.n	8007c9c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	f003 0320 	and.w	r3, r3, #32
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d007      	beq.n	8007c9c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f06f 0220 	mvn.w	r2, #32
 8007c94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f000 fe7e 	bl	8008998 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007c9c:	bf00      	nop
 8007c9e:	3710      	adds	r7, #16
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}

08007ca4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b086      	sub	sp, #24
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	60f8      	str	r0, [r7, #12]
 8007cac:	60b9      	str	r1, [r7, #8]
 8007cae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007cba:	2b01      	cmp	r3, #1
 8007cbc:	d101      	bne.n	8007cc2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007cbe:	2302      	movs	r3, #2
 8007cc0:	e0ae      	b.n	8007e20 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	2201      	movs	r2, #1
 8007cc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2b0c      	cmp	r3, #12
 8007cce:	f200 809f 	bhi.w	8007e10 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007cd2:	a201      	add	r2, pc, #4	@ (adr r2, 8007cd8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cd8:	08007d0d 	.word	0x08007d0d
 8007cdc:	08007e11 	.word	0x08007e11
 8007ce0:	08007e11 	.word	0x08007e11
 8007ce4:	08007e11 	.word	0x08007e11
 8007ce8:	08007d4d 	.word	0x08007d4d
 8007cec:	08007e11 	.word	0x08007e11
 8007cf0:	08007e11 	.word	0x08007e11
 8007cf4:	08007e11 	.word	0x08007e11
 8007cf8:	08007d8f 	.word	0x08007d8f
 8007cfc:	08007e11 	.word	0x08007e11
 8007d00:	08007e11 	.word	0x08007e11
 8007d04:	08007e11 	.word	0x08007e11
 8007d08:	08007dcf 	.word	0x08007dcf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	68b9      	ldr	r1, [r7, #8]
 8007d12:	4618      	mov	r0, r3
 8007d14:	f000 fb02 	bl	800831c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	699a      	ldr	r2, [r3, #24]
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f042 0208 	orr.w	r2, r2, #8
 8007d26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	699a      	ldr	r2, [r3, #24]
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f022 0204 	bic.w	r2, r2, #4
 8007d36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	6999      	ldr	r1, [r3, #24]
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	691a      	ldr	r2, [r3, #16]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	430a      	orrs	r2, r1
 8007d48:	619a      	str	r2, [r3, #24]
      break;
 8007d4a:	e064      	b.n	8007e16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	68b9      	ldr	r1, [r7, #8]
 8007d52:	4618      	mov	r0, r3
 8007d54:	f000 fb52 	bl	80083fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	699a      	ldr	r2, [r3, #24]
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007d66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	699a      	ldr	r2, [r3, #24]
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	6999      	ldr	r1, [r3, #24]
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	691b      	ldr	r3, [r3, #16]
 8007d82:	021a      	lsls	r2, r3, #8
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	430a      	orrs	r2, r1
 8007d8a:	619a      	str	r2, [r3, #24]
      break;
 8007d8c:	e043      	b.n	8007e16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	68b9      	ldr	r1, [r7, #8]
 8007d94:	4618      	mov	r0, r3
 8007d96:	f000 fba7 	bl	80084e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	69da      	ldr	r2, [r3, #28]
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f042 0208 	orr.w	r2, r2, #8
 8007da8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	69da      	ldr	r2, [r3, #28]
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f022 0204 	bic.w	r2, r2, #4
 8007db8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	69d9      	ldr	r1, [r3, #28]
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	691a      	ldr	r2, [r3, #16]
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	430a      	orrs	r2, r1
 8007dca:	61da      	str	r2, [r3, #28]
      break;
 8007dcc:	e023      	b.n	8007e16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	68b9      	ldr	r1, [r7, #8]
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	f000 fbfb 	bl	80085d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	69da      	ldr	r2, [r3, #28]
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007de8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	69da      	ldr	r2, [r3, #28]
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007df8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	69d9      	ldr	r1, [r3, #28]
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	691b      	ldr	r3, [r3, #16]
 8007e04:	021a      	lsls	r2, r3, #8
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	430a      	orrs	r2, r1
 8007e0c:	61da      	str	r2, [r3, #28]
      break;
 8007e0e:	e002      	b.n	8007e16 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007e10:	2301      	movs	r3, #1
 8007e12:	75fb      	strb	r3, [r7, #23]
      break;
 8007e14:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007e1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3718      	adds	r7, #24
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}

08007e28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b084      	sub	sp, #16
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
 8007e30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007e32:	2300      	movs	r3, #0
 8007e34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e3c:	2b01      	cmp	r3, #1
 8007e3e:	d101      	bne.n	8007e44 <HAL_TIM_ConfigClockSource+0x1c>
 8007e40:	2302      	movs	r3, #2
 8007e42:	e0b4      	b.n	8007fae <HAL_TIM_ConfigClockSource+0x186>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2201      	movs	r2, #1
 8007e48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2202      	movs	r2, #2
 8007e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	689b      	ldr	r3, [r3, #8]
 8007e5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007e62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007e6a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	68ba      	ldr	r2, [r7, #8]
 8007e72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e7c:	d03e      	beq.n	8007efc <HAL_TIM_ConfigClockSource+0xd4>
 8007e7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e82:	f200 8087 	bhi.w	8007f94 <HAL_TIM_ConfigClockSource+0x16c>
 8007e86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e8a:	f000 8086 	beq.w	8007f9a <HAL_TIM_ConfigClockSource+0x172>
 8007e8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e92:	d87f      	bhi.n	8007f94 <HAL_TIM_ConfigClockSource+0x16c>
 8007e94:	2b70      	cmp	r3, #112	@ 0x70
 8007e96:	d01a      	beq.n	8007ece <HAL_TIM_ConfigClockSource+0xa6>
 8007e98:	2b70      	cmp	r3, #112	@ 0x70
 8007e9a:	d87b      	bhi.n	8007f94 <HAL_TIM_ConfigClockSource+0x16c>
 8007e9c:	2b60      	cmp	r3, #96	@ 0x60
 8007e9e:	d050      	beq.n	8007f42 <HAL_TIM_ConfigClockSource+0x11a>
 8007ea0:	2b60      	cmp	r3, #96	@ 0x60
 8007ea2:	d877      	bhi.n	8007f94 <HAL_TIM_ConfigClockSource+0x16c>
 8007ea4:	2b50      	cmp	r3, #80	@ 0x50
 8007ea6:	d03c      	beq.n	8007f22 <HAL_TIM_ConfigClockSource+0xfa>
 8007ea8:	2b50      	cmp	r3, #80	@ 0x50
 8007eaa:	d873      	bhi.n	8007f94 <HAL_TIM_ConfigClockSource+0x16c>
 8007eac:	2b40      	cmp	r3, #64	@ 0x40
 8007eae:	d058      	beq.n	8007f62 <HAL_TIM_ConfigClockSource+0x13a>
 8007eb0:	2b40      	cmp	r3, #64	@ 0x40
 8007eb2:	d86f      	bhi.n	8007f94 <HAL_TIM_ConfigClockSource+0x16c>
 8007eb4:	2b30      	cmp	r3, #48	@ 0x30
 8007eb6:	d064      	beq.n	8007f82 <HAL_TIM_ConfigClockSource+0x15a>
 8007eb8:	2b30      	cmp	r3, #48	@ 0x30
 8007eba:	d86b      	bhi.n	8007f94 <HAL_TIM_ConfigClockSource+0x16c>
 8007ebc:	2b20      	cmp	r3, #32
 8007ebe:	d060      	beq.n	8007f82 <HAL_TIM_ConfigClockSource+0x15a>
 8007ec0:	2b20      	cmp	r3, #32
 8007ec2:	d867      	bhi.n	8007f94 <HAL_TIM_ConfigClockSource+0x16c>
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d05c      	beq.n	8007f82 <HAL_TIM_ConfigClockSource+0x15a>
 8007ec8:	2b10      	cmp	r3, #16
 8007eca:	d05a      	beq.n	8007f82 <HAL_TIM_ConfigClockSource+0x15a>
 8007ecc:	e062      	b.n	8007f94 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007ede:	f000 fc47 	bl	8008770 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	689b      	ldr	r3, [r3, #8]
 8007ee8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007eea:	68bb      	ldr	r3, [r7, #8]
 8007eec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007ef0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	68ba      	ldr	r2, [r7, #8]
 8007ef8:	609a      	str	r2, [r3, #8]
      break;
 8007efa:	e04f      	b.n	8007f9c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007f0c:	f000 fc30 	bl	8008770 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	689a      	ldr	r2, [r3, #8]
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007f1e:	609a      	str	r2, [r3, #8]
      break;
 8007f20:	e03c      	b.n	8007f9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f2e:	461a      	mov	r2, r3
 8007f30:	f000 fba4 	bl	800867c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	2150      	movs	r1, #80	@ 0x50
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	f000 fbfd 	bl	800873a <TIM_ITRx_SetConfig>
      break;
 8007f40:	e02c      	b.n	8007f9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007f4e:	461a      	mov	r2, r3
 8007f50:	f000 fbc3 	bl	80086da <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	2160      	movs	r1, #96	@ 0x60
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	f000 fbed 	bl	800873a <TIM_ITRx_SetConfig>
      break;
 8007f60:	e01c      	b.n	8007f9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f6e:	461a      	mov	r2, r3
 8007f70:	f000 fb84 	bl	800867c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	2140      	movs	r1, #64	@ 0x40
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f000 fbdd 	bl	800873a <TIM_ITRx_SetConfig>
      break;
 8007f80:	e00c      	b.n	8007f9c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681a      	ldr	r2, [r3, #0]
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4619      	mov	r1, r3
 8007f8c:	4610      	mov	r0, r2
 8007f8e:	f000 fbd4 	bl	800873a <TIM_ITRx_SetConfig>
      break;
 8007f92:	e003      	b.n	8007f9c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007f94:	2301      	movs	r3, #1
 8007f96:	73fb      	strb	r3, [r7, #15]
      break;
 8007f98:	e000      	b.n	8007f9c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007f9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3710      	adds	r7, #16
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}

08007fb6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007fb6:	b480      	push	{r7}
 8007fb8:	b083      	sub	sp, #12
 8007fba:	af00      	add	r7, sp, #0
 8007fbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007fbe:	bf00      	nop
 8007fc0:	370c      	adds	r7, #12
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc8:	4770      	bx	lr

08007fca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007fca:	b480      	push	{r7}
 8007fcc:	b083      	sub	sp, #12
 8007fce:	af00      	add	r7, sp, #0
 8007fd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007fd2:	bf00      	nop
 8007fd4:	370c      	adds	r7, #12
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fdc:	4770      	bx	lr

08007fde <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007fde:	b480      	push	{r7}
 8007fe0:	b083      	sub	sp, #12
 8007fe2:	af00      	add	r7, sp, #0
 8007fe4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007fe6:	bf00      	nop
 8007fe8:	370c      	adds	r7, #12
 8007fea:	46bd      	mov	sp, r7
 8007fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff0:	4770      	bx	lr

08007ff2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007ff2:	b480      	push	{r7}
 8007ff4:	b083      	sub	sp, #12
 8007ff6:	af00      	add	r7, sp, #0
 8007ff8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8007ffa:	bf00      	nop
 8007ffc:	370c      	adds	r7, #12
 8007ffe:	46bd      	mov	sp, r7
 8008000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008004:	4770      	bx	lr

08008006 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008006:	b480      	push	{r7}
 8008008:	b083      	sub	sp, #12
 800800a:	af00      	add	r7, sp, #0
 800800c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800800e:	bf00      	nop
 8008010:	370c      	adds	r7, #12
 8008012:	46bd      	mov	sp, r7
 8008014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008018:	4770      	bx	lr

0800801a <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800801a:	b480      	push	{r7}
 800801c:	b083      	sub	sp, #12
 800801e:	af00      	add	r7, sp, #0
 8008020:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8008022:	bf00      	nop
 8008024:	370c      	adds	r7, #12
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr

0800802e <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800802e:	b580      	push	{r7, lr}
 8008030:	b084      	sub	sp, #16
 8008032:	af00      	add	r7, sp, #0
 8008034:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800803a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008040:	687a      	ldr	r2, [r7, #4]
 8008042:	429a      	cmp	r2, r3
 8008044:	d107      	bne.n	8008056 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	2201      	movs	r2, #1
 800804a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	2201      	movs	r2, #1
 8008050:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008054:	e02a      	b.n	80080ac <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800805a:	687a      	ldr	r2, [r7, #4]
 800805c:	429a      	cmp	r2, r3
 800805e:	d107      	bne.n	8008070 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	2202      	movs	r2, #2
 8008064:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	2201      	movs	r2, #1
 800806a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800806e:	e01d      	b.n	80080ac <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008074:	687a      	ldr	r2, [r7, #4]
 8008076:	429a      	cmp	r2, r3
 8008078:	d107      	bne.n	800808a <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	2204      	movs	r2, #4
 800807e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	2201      	movs	r2, #1
 8008084:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008088:	e010      	b.n	80080ac <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800808e:	687a      	ldr	r2, [r7, #4]
 8008090:	429a      	cmp	r2, r3
 8008092:	d107      	bne.n	80080a4 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	2208      	movs	r2, #8
 8008098:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	2201      	movs	r2, #1
 800809e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80080a2:	e003      	b.n	80080ac <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	2201      	movs	r2, #1
 80080a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80080ac:	68f8      	ldr	r0, [r7, #12]
 80080ae:	f7ff ffb4 	bl	800801a <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	2200      	movs	r2, #0
 80080b6:	771a      	strb	r2, [r3, #28]
}
 80080b8:	bf00      	nop
 80080ba:	3710      	adds	r7, #16
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}

080080c0 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b084      	sub	sp, #16
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080cc:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080d2:	687a      	ldr	r2, [r7, #4]
 80080d4:	429a      	cmp	r2, r3
 80080d6:	d10b      	bne.n	80080f0 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	2201      	movs	r2, #1
 80080dc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	69db      	ldr	r3, [r3, #28]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d136      	bne.n	8008154 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	2201      	movs	r2, #1
 80080ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80080ee:	e031      	b.n	8008154 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080f4:	687a      	ldr	r2, [r7, #4]
 80080f6:	429a      	cmp	r2, r3
 80080f8:	d10b      	bne.n	8008112 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	2202      	movs	r2, #2
 80080fe:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	69db      	ldr	r3, [r3, #28]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d125      	bne.n	8008154 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2201      	movs	r2, #1
 800810c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008110:	e020      	b.n	8008154 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008116:	687a      	ldr	r2, [r7, #4]
 8008118:	429a      	cmp	r2, r3
 800811a:	d10b      	bne.n	8008134 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	2204      	movs	r2, #4
 8008120:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	69db      	ldr	r3, [r3, #28]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d114      	bne.n	8008154 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	2201      	movs	r2, #1
 800812e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008132:	e00f      	b.n	8008154 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008138:	687a      	ldr	r2, [r7, #4]
 800813a:	429a      	cmp	r2, r3
 800813c:	d10a      	bne.n	8008154 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	2208      	movs	r2, #8
 8008142:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	69db      	ldr	r3, [r3, #28]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d103      	bne.n	8008154 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	2201      	movs	r2, #1
 8008150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008154:	68f8      	ldr	r0, [r7, #12]
 8008156:	f7f9 f8df 	bl	8001318 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	2200      	movs	r2, #0
 800815e:	771a      	strb	r2, [r3, #28]
}
 8008160:	bf00      	nop
 8008162:	3710      	adds	r7, #16
 8008164:	46bd      	mov	sp, r7
 8008166:	bd80      	pop	{r7, pc}

08008168 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b084      	sub	sp, #16
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008174:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800817a:	687a      	ldr	r2, [r7, #4]
 800817c:	429a      	cmp	r2, r3
 800817e:	d103      	bne.n	8008188 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	2201      	movs	r2, #1
 8008184:	771a      	strb	r2, [r3, #28]
 8008186:	e019      	b.n	80081bc <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800818c:	687a      	ldr	r2, [r7, #4]
 800818e:	429a      	cmp	r2, r3
 8008190:	d103      	bne.n	800819a <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	2202      	movs	r2, #2
 8008196:	771a      	strb	r2, [r3, #28]
 8008198:	e010      	b.n	80081bc <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800819e:	687a      	ldr	r2, [r7, #4]
 80081a0:	429a      	cmp	r2, r3
 80081a2:	d103      	bne.n	80081ac <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	2204      	movs	r2, #4
 80081a8:	771a      	strb	r2, [r3, #28]
 80081aa:	e007      	b.n	80081bc <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081b0:	687a      	ldr	r2, [r7, #4]
 80081b2:	429a      	cmp	r2, r3
 80081b4:	d102      	bne.n	80081bc <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	2208      	movs	r2, #8
 80081ba:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80081bc:	68f8      	ldr	r0, [r7, #12]
 80081be:	f7ff ff18 	bl	8007ff2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	2200      	movs	r2, #0
 80081c6:	771a      	strb	r2, [r3, #28]
}
 80081c8:	bf00      	nop
 80081ca:	3710      	adds	r7, #16
 80081cc:	46bd      	mov	sp, r7
 80081ce:	bd80      	pop	{r7, pc}

080081d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80081d0:	b480      	push	{r7}
 80081d2:	b085      	sub	sp, #20
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
 80081d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	4a43      	ldr	r2, [pc, #268]	@ (80082f0 <TIM_Base_SetConfig+0x120>)
 80081e4:	4293      	cmp	r3, r2
 80081e6:	d013      	beq.n	8008210 <TIM_Base_SetConfig+0x40>
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081ee:	d00f      	beq.n	8008210 <TIM_Base_SetConfig+0x40>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	4a40      	ldr	r2, [pc, #256]	@ (80082f4 <TIM_Base_SetConfig+0x124>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d00b      	beq.n	8008210 <TIM_Base_SetConfig+0x40>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	4a3f      	ldr	r2, [pc, #252]	@ (80082f8 <TIM_Base_SetConfig+0x128>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d007      	beq.n	8008210 <TIM_Base_SetConfig+0x40>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	4a3e      	ldr	r2, [pc, #248]	@ (80082fc <TIM_Base_SetConfig+0x12c>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d003      	beq.n	8008210 <TIM_Base_SetConfig+0x40>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	4a3d      	ldr	r2, [pc, #244]	@ (8008300 <TIM_Base_SetConfig+0x130>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d108      	bne.n	8008222 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008216:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	685b      	ldr	r3, [r3, #4]
 800821c:	68fa      	ldr	r2, [r7, #12]
 800821e:	4313      	orrs	r3, r2
 8008220:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	4a32      	ldr	r2, [pc, #200]	@ (80082f0 <TIM_Base_SetConfig+0x120>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d02b      	beq.n	8008282 <TIM_Base_SetConfig+0xb2>
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008230:	d027      	beq.n	8008282 <TIM_Base_SetConfig+0xb2>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	4a2f      	ldr	r2, [pc, #188]	@ (80082f4 <TIM_Base_SetConfig+0x124>)
 8008236:	4293      	cmp	r3, r2
 8008238:	d023      	beq.n	8008282 <TIM_Base_SetConfig+0xb2>
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	4a2e      	ldr	r2, [pc, #184]	@ (80082f8 <TIM_Base_SetConfig+0x128>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d01f      	beq.n	8008282 <TIM_Base_SetConfig+0xb2>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	4a2d      	ldr	r2, [pc, #180]	@ (80082fc <TIM_Base_SetConfig+0x12c>)
 8008246:	4293      	cmp	r3, r2
 8008248:	d01b      	beq.n	8008282 <TIM_Base_SetConfig+0xb2>
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	4a2c      	ldr	r2, [pc, #176]	@ (8008300 <TIM_Base_SetConfig+0x130>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d017      	beq.n	8008282 <TIM_Base_SetConfig+0xb2>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	4a2b      	ldr	r2, [pc, #172]	@ (8008304 <TIM_Base_SetConfig+0x134>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d013      	beq.n	8008282 <TIM_Base_SetConfig+0xb2>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	4a2a      	ldr	r2, [pc, #168]	@ (8008308 <TIM_Base_SetConfig+0x138>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d00f      	beq.n	8008282 <TIM_Base_SetConfig+0xb2>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	4a29      	ldr	r2, [pc, #164]	@ (800830c <TIM_Base_SetConfig+0x13c>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d00b      	beq.n	8008282 <TIM_Base_SetConfig+0xb2>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	4a28      	ldr	r2, [pc, #160]	@ (8008310 <TIM_Base_SetConfig+0x140>)
 800826e:	4293      	cmp	r3, r2
 8008270:	d007      	beq.n	8008282 <TIM_Base_SetConfig+0xb2>
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	4a27      	ldr	r2, [pc, #156]	@ (8008314 <TIM_Base_SetConfig+0x144>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d003      	beq.n	8008282 <TIM_Base_SetConfig+0xb2>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	4a26      	ldr	r2, [pc, #152]	@ (8008318 <TIM_Base_SetConfig+0x148>)
 800827e:	4293      	cmp	r3, r2
 8008280:	d108      	bne.n	8008294 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008288:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	68db      	ldr	r3, [r3, #12]
 800828e:	68fa      	ldr	r2, [r7, #12]
 8008290:	4313      	orrs	r3, r2
 8008292:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	695b      	ldr	r3, [r3, #20]
 800829e:	4313      	orrs	r3, r2
 80082a0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	689a      	ldr	r2, [r3, #8]
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	681a      	ldr	r2, [r3, #0]
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	4a0e      	ldr	r2, [pc, #56]	@ (80082f0 <TIM_Base_SetConfig+0x120>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d003      	beq.n	80082c2 <TIM_Base_SetConfig+0xf2>
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	4a10      	ldr	r2, [pc, #64]	@ (8008300 <TIM_Base_SetConfig+0x130>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d103      	bne.n	80082ca <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	691a      	ldr	r2, [r3, #16]
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f043 0204 	orr.w	r2, r3, #4
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2201      	movs	r2, #1
 80082da:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	68fa      	ldr	r2, [r7, #12]
 80082e0:	601a      	str	r2, [r3, #0]
}
 80082e2:	bf00      	nop
 80082e4:	3714      	adds	r7, #20
 80082e6:	46bd      	mov	sp, r7
 80082e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ec:	4770      	bx	lr
 80082ee:	bf00      	nop
 80082f0:	40010000 	.word	0x40010000
 80082f4:	40000400 	.word	0x40000400
 80082f8:	40000800 	.word	0x40000800
 80082fc:	40000c00 	.word	0x40000c00
 8008300:	40010400 	.word	0x40010400
 8008304:	40014000 	.word	0x40014000
 8008308:	40014400 	.word	0x40014400
 800830c:	40014800 	.word	0x40014800
 8008310:	40001800 	.word	0x40001800
 8008314:	40001c00 	.word	0x40001c00
 8008318:	40002000 	.word	0x40002000

0800831c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800831c:	b480      	push	{r7}
 800831e:	b087      	sub	sp, #28
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
 8008324:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6a1b      	ldr	r3, [r3, #32]
 800832a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6a1b      	ldr	r3, [r3, #32]
 8008330:	f023 0201 	bic.w	r2, r3, #1
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	685b      	ldr	r3, [r3, #4]
 800833c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	699b      	ldr	r3, [r3, #24]
 8008342:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800834a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	f023 0303 	bic.w	r3, r3, #3
 8008352:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	68fa      	ldr	r2, [r7, #12]
 800835a:	4313      	orrs	r3, r2
 800835c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	f023 0302 	bic.w	r3, r3, #2
 8008364:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	697a      	ldr	r2, [r7, #20]
 800836c:	4313      	orrs	r3, r2
 800836e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	4a20      	ldr	r2, [pc, #128]	@ (80083f4 <TIM_OC1_SetConfig+0xd8>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d003      	beq.n	8008380 <TIM_OC1_SetConfig+0x64>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	4a1f      	ldr	r2, [pc, #124]	@ (80083f8 <TIM_OC1_SetConfig+0xdc>)
 800837c:	4293      	cmp	r3, r2
 800837e:	d10c      	bne.n	800839a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008380:	697b      	ldr	r3, [r7, #20]
 8008382:	f023 0308 	bic.w	r3, r3, #8
 8008386:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	68db      	ldr	r3, [r3, #12]
 800838c:	697a      	ldr	r2, [r7, #20]
 800838e:	4313      	orrs	r3, r2
 8008390:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	f023 0304 	bic.w	r3, r3, #4
 8008398:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	4a15      	ldr	r2, [pc, #84]	@ (80083f4 <TIM_OC1_SetConfig+0xd8>)
 800839e:	4293      	cmp	r3, r2
 80083a0:	d003      	beq.n	80083aa <TIM_OC1_SetConfig+0x8e>
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	4a14      	ldr	r2, [pc, #80]	@ (80083f8 <TIM_OC1_SetConfig+0xdc>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d111      	bne.n	80083ce <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80083b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80083b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	695b      	ldr	r3, [r3, #20]
 80083be:	693a      	ldr	r2, [r7, #16]
 80083c0:	4313      	orrs	r3, r2
 80083c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	699b      	ldr	r3, [r3, #24]
 80083c8:	693a      	ldr	r2, [r7, #16]
 80083ca:	4313      	orrs	r3, r2
 80083cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	693a      	ldr	r2, [r7, #16]
 80083d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	68fa      	ldr	r2, [r7, #12]
 80083d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	685a      	ldr	r2, [r3, #4]
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	697a      	ldr	r2, [r7, #20]
 80083e6:	621a      	str	r2, [r3, #32]
}
 80083e8:	bf00      	nop
 80083ea:	371c      	adds	r7, #28
 80083ec:	46bd      	mov	sp, r7
 80083ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f2:	4770      	bx	lr
 80083f4:	40010000 	.word	0x40010000
 80083f8:	40010400 	.word	0x40010400

080083fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80083fc:	b480      	push	{r7}
 80083fe:	b087      	sub	sp, #28
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
 8008404:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6a1b      	ldr	r3, [r3, #32]
 800840a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	6a1b      	ldr	r3, [r3, #32]
 8008410:	f023 0210 	bic.w	r2, r3, #16
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	685b      	ldr	r3, [r3, #4]
 800841c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	699b      	ldr	r3, [r3, #24]
 8008422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800842a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008432:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	021b      	lsls	r3, r3, #8
 800843a:	68fa      	ldr	r2, [r7, #12]
 800843c:	4313      	orrs	r3, r2
 800843e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	f023 0320 	bic.w	r3, r3, #32
 8008446:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	689b      	ldr	r3, [r3, #8]
 800844c:	011b      	lsls	r3, r3, #4
 800844e:	697a      	ldr	r2, [r7, #20]
 8008450:	4313      	orrs	r3, r2
 8008452:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	4a22      	ldr	r2, [pc, #136]	@ (80084e0 <TIM_OC2_SetConfig+0xe4>)
 8008458:	4293      	cmp	r3, r2
 800845a:	d003      	beq.n	8008464 <TIM_OC2_SetConfig+0x68>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	4a21      	ldr	r2, [pc, #132]	@ (80084e4 <TIM_OC2_SetConfig+0xe8>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d10d      	bne.n	8008480 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008464:	697b      	ldr	r3, [r7, #20]
 8008466:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800846a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	68db      	ldr	r3, [r3, #12]
 8008470:	011b      	lsls	r3, r3, #4
 8008472:	697a      	ldr	r2, [r7, #20]
 8008474:	4313      	orrs	r3, r2
 8008476:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008478:	697b      	ldr	r3, [r7, #20]
 800847a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800847e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	4a17      	ldr	r2, [pc, #92]	@ (80084e0 <TIM_OC2_SetConfig+0xe4>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d003      	beq.n	8008490 <TIM_OC2_SetConfig+0x94>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	4a16      	ldr	r2, [pc, #88]	@ (80084e4 <TIM_OC2_SetConfig+0xe8>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d113      	bne.n	80084b8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008496:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008498:	693b      	ldr	r3, [r7, #16]
 800849a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800849e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	695b      	ldr	r3, [r3, #20]
 80084a4:	009b      	lsls	r3, r3, #2
 80084a6:	693a      	ldr	r2, [r7, #16]
 80084a8:	4313      	orrs	r3, r2
 80084aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	699b      	ldr	r3, [r3, #24]
 80084b0:	009b      	lsls	r3, r3, #2
 80084b2:	693a      	ldr	r2, [r7, #16]
 80084b4:	4313      	orrs	r3, r2
 80084b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	693a      	ldr	r2, [r7, #16]
 80084bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	68fa      	ldr	r2, [r7, #12]
 80084c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	685a      	ldr	r2, [r3, #4]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	697a      	ldr	r2, [r7, #20]
 80084d0:	621a      	str	r2, [r3, #32]
}
 80084d2:	bf00      	nop
 80084d4:	371c      	adds	r7, #28
 80084d6:	46bd      	mov	sp, r7
 80084d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084dc:	4770      	bx	lr
 80084de:	bf00      	nop
 80084e0:	40010000 	.word	0x40010000
 80084e4:	40010400 	.word	0x40010400

080084e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b087      	sub	sp, #28
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
 80084f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6a1b      	ldr	r3, [r3, #32]
 80084f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6a1b      	ldr	r3, [r3, #32]
 80084fc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	69db      	ldr	r3, [r3, #28]
 800850e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	f023 0303 	bic.w	r3, r3, #3
 800851e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	68fa      	ldr	r2, [r7, #12]
 8008526:	4313      	orrs	r3, r2
 8008528:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800852a:	697b      	ldr	r3, [r7, #20]
 800852c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008530:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	689b      	ldr	r3, [r3, #8]
 8008536:	021b      	lsls	r3, r3, #8
 8008538:	697a      	ldr	r2, [r7, #20]
 800853a:	4313      	orrs	r3, r2
 800853c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	4a21      	ldr	r2, [pc, #132]	@ (80085c8 <TIM_OC3_SetConfig+0xe0>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d003      	beq.n	800854e <TIM_OC3_SetConfig+0x66>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	4a20      	ldr	r2, [pc, #128]	@ (80085cc <TIM_OC3_SetConfig+0xe4>)
 800854a:	4293      	cmp	r3, r2
 800854c:	d10d      	bne.n	800856a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800854e:	697b      	ldr	r3, [r7, #20]
 8008550:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008554:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	68db      	ldr	r3, [r3, #12]
 800855a:	021b      	lsls	r3, r3, #8
 800855c:	697a      	ldr	r2, [r7, #20]
 800855e:	4313      	orrs	r3, r2
 8008560:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008568:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	4a16      	ldr	r2, [pc, #88]	@ (80085c8 <TIM_OC3_SetConfig+0xe0>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d003      	beq.n	800857a <TIM_OC3_SetConfig+0x92>
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	4a15      	ldr	r2, [pc, #84]	@ (80085cc <TIM_OC3_SetConfig+0xe4>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d113      	bne.n	80085a2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008580:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008582:	693b      	ldr	r3, [r7, #16]
 8008584:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008588:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	695b      	ldr	r3, [r3, #20]
 800858e:	011b      	lsls	r3, r3, #4
 8008590:	693a      	ldr	r2, [r7, #16]
 8008592:	4313      	orrs	r3, r2
 8008594:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	699b      	ldr	r3, [r3, #24]
 800859a:	011b      	lsls	r3, r3, #4
 800859c:	693a      	ldr	r2, [r7, #16]
 800859e:	4313      	orrs	r3, r2
 80085a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	693a      	ldr	r2, [r7, #16]
 80085a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	68fa      	ldr	r2, [r7, #12]
 80085ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	685a      	ldr	r2, [r3, #4]
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	697a      	ldr	r2, [r7, #20]
 80085ba:	621a      	str	r2, [r3, #32]
}
 80085bc:	bf00      	nop
 80085be:	371c      	adds	r7, #28
 80085c0:	46bd      	mov	sp, r7
 80085c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c6:	4770      	bx	lr
 80085c8:	40010000 	.word	0x40010000
 80085cc:	40010400 	.word	0x40010400

080085d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80085d0:	b480      	push	{r7}
 80085d2:	b087      	sub	sp, #28
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6a1b      	ldr	r3, [r3, #32]
 80085de:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	6a1b      	ldr	r3, [r3, #32]
 80085e4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	685b      	ldr	r3, [r3, #4]
 80085f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	69db      	ldr	r3, [r3, #28]
 80085f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80085fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008606:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	021b      	lsls	r3, r3, #8
 800860e:	68fa      	ldr	r2, [r7, #12]
 8008610:	4313      	orrs	r3, r2
 8008612:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800861a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	689b      	ldr	r3, [r3, #8]
 8008620:	031b      	lsls	r3, r3, #12
 8008622:	693a      	ldr	r2, [r7, #16]
 8008624:	4313      	orrs	r3, r2
 8008626:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	4a12      	ldr	r2, [pc, #72]	@ (8008674 <TIM_OC4_SetConfig+0xa4>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d003      	beq.n	8008638 <TIM_OC4_SetConfig+0x68>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	4a11      	ldr	r2, [pc, #68]	@ (8008678 <TIM_OC4_SetConfig+0xa8>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d109      	bne.n	800864c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800863e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	695b      	ldr	r3, [r3, #20]
 8008644:	019b      	lsls	r3, r3, #6
 8008646:	697a      	ldr	r2, [r7, #20]
 8008648:	4313      	orrs	r3, r2
 800864a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	697a      	ldr	r2, [r7, #20]
 8008650:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	68fa      	ldr	r2, [r7, #12]
 8008656:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	685a      	ldr	r2, [r3, #4]
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	693a      	ldr	r2, [r7, #16]
 8008664:	621a      	str	r2, [r3, #32]
}
 8008666:	bf00      	nop
 8008668:	371c      	adds	r7, #28
 800866a:	46bd      	mov	sp, r7
 800866c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008670:	4770      	bx	lr
 8008672:	bf00      	nop
 8008674:	40010000 	.word	0x40010000
 8008678:	40010400 	.word	0x40010400

0800867c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800867c:	b480      	push	{r7}
 800867e:	b087      	sub	sp, #28
 8008680:	af00      	add	r7, sp, #0
 8008682:	60f8      	str	r0, [r7, #12]
 8008684:	60b9      	str	r1, [r7, #8]
 8008686:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	6a1b      	ldr	r3, [r3, #32]
 800868c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	6a1b      	ldr	r3, [r3, #32]
 8008692:	f023 0201 	bic.w	r2, r3, #1
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	699b      	ldr	r3, [r3, #24]
 800869e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80086a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	011b      	lsls	r3, r3, #4
 80086ac:	693a      	ldr	r2, [r7, #16]
 80086ae:	4313      	orrs	r3, r2
 80086b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	f023 030a 	bic.w	r3, r3, #10
 80086b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80086ba:	697a      	ldr	r2, [r7, #20]
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	4313      	orrs	r3, r2
 80086c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	693a      	ldr	r2, [r7, #16]
 80086c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	697a      	ldr	r2, [r7, #20]
 80086cc:	621a      	str	r2, [r3, #32]
}
 80086ce:	bf00      	nop
 80086d0:	371c      	adds	r7, #28
 80086d2:	46bd      	mov	sp, r7
 80086d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d8:	4770      	bx	lr

080086da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80086da:	b480      	push	{r7}
 80086dc:	b087      	sub	sp, #28
 80086de:	af00      	add	r7, sp, #0
 80086e0:	60f8      	str	r0, [r7, #12]
 80086e2:	60b9      	str	r1, [r7, #8]
 80086e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	6a1b      	ldr	r3, [r3, #32]
 80086ea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	6a1b      	ldr	r3, [r3, #32]
 80086f0:	f023 0210 	bic.w	r2, r3, #16
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	699b      	ldr	r3, [r3, #24]
 80086fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80086fe:	693b      	ldr	r3, [r7, #16]
 8008700:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008704:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	031b      	lsls	r3, r3, #12
 800870a:	693a      	ldr	r2, [r7, #16]
 800870c:	4313      	orrs	r3, r2
 800870e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008710:	697b      	ldr	r3, [r7, #20]
 8008712:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008716:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	011b      	lsls	r3, r3, #4
 800871c:	697a      	ldr	r2, [r7, #20]
 800871e:	4313      	orrs	r3, r2
 8008720:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	693a      	ldr	r2, [r7, #16]
 8008726:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	697a      	ldr	r2, [r7, #20]
 800872c:	621a      	str	r2, [r3, #32]
}
 800872e:	bf00      	nop
 8008730:	371c      	adds	r7, #28
 8008732:	46bd      	mov	sp, r7
 8008734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008738:	4770      	bx	lr

0800873a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800873a:	b480      	push	{r7}
 800873c:	b085      	sub	sp, #20
 800873e:	af00      	add	r7, sp, #0
 8008740:	6078      	str	r0, [r7, #4]
 8008742:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	689b      	ldr	r3, [r3, #8]
 8008748:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008750:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008752:	683a      	ldr	r2, [r7, #0]
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	4313      	orrs	r3, r2
 8008758:	f043 0307 	orr.w	r3, r3, #7
 800875c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	68fa      	ldr	r2, [r7, #12]
 8008762:	609a      	str	r2, [r3, #8]
}
 8008764:	bf00      	nop
 8008766:	3714      	adds	r7, #20
 8008768:	46bd      	mov	sp, r7
 800876a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876e:	4770      	bx	lr

08008770 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008770:	b480      	push	{r7}
 8008772:	b087      	sub	sp, #28
 8008774:	af00      	add	r7, sp, #0
 8008776:	60f8      	str	r0, [r7, #12]
 8008778:	60b9      	str	r1, [r7, #8]
 800877a:	607a      	str	r2, [r7, #4]
 800877c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	689b      	ldr	r3, [r3, #8]
 8008782:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008784:	697b      	ldr	r3, [r7, #20]
 8008786:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800878a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	021a      	lsls	r2, r3, #8
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	431a      	orrs	r2, r3
 8008794:	68bb      	ldr	r3, [r7, #8]
 8008796:	4313      	orrs	r3, r2
 8008798:	697a      	ldr	r2, [r7, #20]
 800879a:	4313      	orrs	r3, r2
 800879c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	697a      	ldr	r2, [r7, #20]
 80087a2:	609a      	str	r2, [r3, #8]
}
 80087a4:	bf00      	nop
 80087a6:	371c      	adds	r7, #28
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr

080087b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b087      	sub	sp, #28
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	60f8      	str	r0, [r7, #12]
 80087b8:	60b9      	str	r1, [r7, #8]
 80087ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	f003 031f 	and.w	r3, r3, #31
 80087c2:	2201      	movs	r2, #1
 80087c4:	fa02 f303 	lsl.w	r3, r2, r3
 80087c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	6a1a      	ldr	r2, [r3, #32]
 80087ce:	697b      	ldr	r3, [r7, #20]
 80087d0:	43db      	mvns	r3, r3
 80087d2:	401a      	ands	r2, r3
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	6a1a      	ldr	r2, [r3, #32]
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	f003 031f 	and.w	r3, r3, #31
 80087e2:	6879      	ldr	r1, [r7, #4]
 80087e4:	fa01 f303 	lsl.w	r3, r1, r3
 80087e8:	431a      	orrs	r2, r3
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	621a      	str	r2, [r3, #32]
}
 80087ee:	bf00      	nop
 80087f0:	371c      	adds	r7, #28
 80087f2:	46bd      	mov	sp, r7
 80087f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f8:	4770      	bx	lr
	...

080087fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80087fc:	b480      	push	{r7}
 80087fe:	b085      	sub	sp, #20
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
 8008804:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800880c:	2b01      	cmp	r3, #1
 800880e:	d101      	bne.n	8008814 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008810:	2302      	movs	r3, #2
 8008812:	e05a      	b.n	80088ca <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2201      	movs	r2, #1
 8008818:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2202      	movs	r2, #2
 8008820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	685b      	ldr	r3, [r3, #4]
 800882a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	689b      	ldr	r3, [r3, #8]
 8008832:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800883a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	68fa      	ldr	r2, [r7, #12]
 8008842:	4313      	orrs	r3, r2
 8008844:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	68fa      	ldr	r2, [r7, #12]
 800884c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	4a21      	ldr	r2, [pc, #132]	@ (80088d8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008854:	4293      	cmp	r3, r2
 8008856:	d022      	beq.n	800889e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008860:	d01d      	beq.n	800889e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	4a1d      	ldr	r2, [pc, #116]	@ (80088dc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008868:	4293      	cmp	r3, r2
 800886a:	d018      	beq.n	800889e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	4a1b      	ldr	r2, [pc, #108]	@ (80088e0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008872:	4293      	cmp	r3, r2
 8008874:	d013      	beq.n	800889e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	4a1a      	ldr	r2, [pc, #104]	@ (80088e4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800887c:	4293      	cmp	r3, r2
 800887e:	d00e      	beq.n	800889e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	4a18      	ldr	r2, [pc, #96]	@ (80088e8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008886:	4293      	cmp	r3, r2
 8008888:	d009      	beq.n	800889e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	4a17      	ldr	r2, [pc, #92]	@ (80088ec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008890:	4293      	cmp	r3, r2
 8008892:	d004      	beq.n	800889e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	4a15      	ldr	r2, [pc, #84]	@ (80088f0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800889a:	4293      	cmp	r3, r2
 800889c:	d10c      	bne.n	80088b8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80088a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	685b      	ldr	r3, [r3, #4]
 80088aa:	68ba      	ldr	r2, [r7, #8]
 80088ac:	4313      	orrs	r3, r2
 80088ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	68ba      	ldr	r2, [r7, #8]
 80088b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2201      	movs	r2, #1
 80088bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2200      	movs	r2, #0
 80088c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80088c8:	2300      	movs	r3, #0
}
 80088ca:	4618      	mov	r0, r3
 80088cc:	3714      	adds	r7, #20
 80088ce:	46bd      	mov	sp, r7
 80088d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d4:	4770      	bx	lr
 80088d6:	bf00      	nop
 80088d8:	40010000 	.word	0x40010000
 80088dc:	40000400 	.word	0x40000400
 80088e0:	40000800 	.word	0x40000800
 80088e4:	40000c00 	.word	0x40000c00
 80088e8:	40010400 	.word	0x40010400
 80088ec:	40014000 	.word	0x40014000
 80088f0:	40001800 	.word	0x40001800

080088f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80088f4:	b480      	push	{r7}
 80088f6:	b085      	sub	sp, #20
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
 80088fc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80088fe:	2300      	movs	r3, #0
 8008900:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008908:	2b01      	cmp	r3, #1
 800890a:	d101      	bne.n	8008910 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800890c:	2302      	movs	r3, #2
 800890e:	e03d      	b.n	800898c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2201      	movs	r2, #1
 8008914:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	68db      	ldr	r3, [r3, #12]
 8008922:	4313      	orrs	r3, r2
 8008924:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	689b      	ldr	r3, [r3, #8]
 8008930:	4313      	orrs	r3, r2
 8008932:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	685b      	ldr	r3, [r3, #4]
 800893e:	4313      	orrs	r3, r2
 8008940:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4313      	orrs	r3, r2
 800894e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	691b      	ldr	r3, [r3, #16]
 800895a:	4313      	orrs	r3, r2
 800895c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	695b      	ldr	r3, [r3, #20]
 8008968:	4313      	orrs	r3, r2
 800896a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	69db      	ldr	r3, [r3, #28]
 8008976:	4313      	orrs	r3, r2
 8008978:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	68fa      	ldr	r2, [r7, #12]
 8008980:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2200      	movs	r2, #0
 8008986:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800898a:	2300      	movs	r3, #0
}
 800898c:	4618      	mov	r0, r3
 800898e:	3714      	adds	r7, #20
 8008990:	46bd      	mov	sp, r7
 8008992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008996:	4770      	bx	lr

08008998 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008998:	b480      	push	{r7}
 800899a:	b083      	sub	sp, #12
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80089a0:	bf00      	nop
 80089a2:	370c      	adds	r7, #12
 80089a4:	46bd      	mov	sp, r7
 80089a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089aa:	4770      	bx	lr

080089ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80089ac:	b480      	push	{r7}
 80089ae:	b083      	sub	sp, #12
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80089b4:	bf00      	nop
 80089b6:	370c      	adds	r7, #12
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr

080089c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b082      	sub	sp, #8
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d101      	bne.n	80089d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80089ce:	2301      	movs	r3, #1
 80089d0:	e042      	b.n	8008a58 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d106      	bne.n	80089ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2200      	movs	r2, #0
 80089e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f7f9 fca2 	bl	8002330 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2224      	movs	r2, #36	@ 0x24
 80089f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	68da      	ldr	r2, [r3, #12]
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008a02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f000 f973 	bl	8008cf0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	691a      	ldr	r2, [r3, #16]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008a18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	695a      	ldr	r2, [r3, #20]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008a28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	68da      	ldr	r2, [r3, #12]
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008a38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2220      	movs	r2, #32
 8008a44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2220      	movs	r2, #32
 8008a4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2200      	movs	r2, #0
 8008a54:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008a56:	2300      	movs	r3, #0
}
 8008a58:	4618      	mov	r0, r3
 8008a5a:	3708      	adds	r7, #8
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	bd80      	pop	{r7, pc}

08008a60 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b08a      	sub	sp, #40	@ 0x28
 8008a64:	af02      	add	r7, sp, #8
 8008a66:	60f8      	str	r0, [r7, #12]
 8008a68:	60b9      	str	r1, [r7, #8]
 8008a6a:	603b      	str	r3, [r7, #0]
 8008a6c:	4613      	mov	r3, r2
 8008a6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008a70:	2300      	movs	r3, #0
 8008a72:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a7a:	b2db      	uxtb	r3, r3
 8008a7c:	2b20      	cmp	r3, #32
 8008a7e:	d175      	bne.n	8008b6c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a80:	68bb      	ldr	r3, [r7, #8]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d002      	beq.n	8008a8c <HAL_UART_Transmit+0x2c>
 8008a86:	88fb      	ldrh	r3, [r7, #6]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d101      	bne.n	8008a90 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008a8c:	2301      	movs	r3, #1
 8008a8e:	e06e      	b.n	8008b6e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	2200      	movs	r2, #0
 8008a94:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	2221      	movs	r2, #33	@ 0x21
 8008a9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008a9e:	f7f9 fe11 	bl	80026c4 <HAL_GetTick>
 8008aa2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	88fa      	ldrh	r2, [r7, #6]
 8008aa8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	88fa      	ldrh	r2, [r7, #6]
 8008aae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	689b      	ldr	r3, [r3, #8]
 8008ab4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ab8:	d108      	bne.n	8008acc <HAL_UART_Transmit+0x6c>
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	691b      	ldr	r3, [r3, #16]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d104      	bne.n	8008acc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008ac6:	68bb      	ldr	r3, [r7, #8]
 8008ac8:	61bb      	str	r3, [r7, #24]
 8008aca:	e003      	b.n	8008ad4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008ad4:	e02e      	b.n	8008b34 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	9300      	str	r3, [sp, #0]
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	2200      	movs	r2, #0
 8008ade:	2180      	movs	r1, #128	@ 0x80
 8008ae0:	68f8      	ldr	r0, [r7, #12]
 8008ae2:	f000 f848 	bl	8008b76 <UART_WaitOnFlagUntilTimeout>
 8008ae6:	4603      	mov	r3, r0
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d005      	beq.n	8008af8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	2220      	movs	r2, #32
 8008af0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008af4:	2303      	movs	r3, #3
 8008af6:	e03a      	b.n	8008b6e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008af8:	69fb      	ldr	r3, [r7, #28]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d10b      	bne.n	8008b16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008afe:	69bb      	ldr	r3, [r7, #24]
 8008b00:	881b      	ldrh	r3, [r3, #0]
 8008b02:	461a      	mov	r2, r3
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008b0c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008b0e:	69bb      	ldr	r3, [r7, #24]
 8008b10:	3302      	adds	r3, #2
 8008b12:	61bb      	str	r3, [r7, #24]
 8008b14:	e007      	b.n	8008b26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008b16:	69fb      	ldr	r3, [r7, #28]
 8008b18:	781a      	ldrb	r2, [r3, #0]
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008b20:	69fb      	ldr	r3, [r7, #28]
 8008b22:	3301      	adds	r3, #1
 8008b24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008b2a:	b29b      	uxth	r3, r3
 8008b2c:	3b01      	subs	r3, #1
 8008b2e:	b29a      	uxth	r2, r3
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008b38:	b29b      	uxth	r3, r3
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d1cb      	bne.n	8008ad6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	9300      	str	r3, [sp, #0]
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	2200      	movs	r2, #0
 8008b46:	2140      	movs	r1, #64	@ 0x40
 8008b48:	68f8      	ldr	r0, [r7, #12]
 8008b4a:	f000 f814 	bl	8008b76 <UART_WaitOnFlagUntilTimeout>
 8008b4e:	4603      	mov	r3, r0
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d005      	beq.n	8008b60 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	2220      	movs	r2, #32
 8008b58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008b5c:	2303      	movs	r3, #3
 8008b5e:	e006      	b.n	8008b6e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	2220      	movs	r2, #32
 8008b64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008b68:	2300      	movs	r3, #0
 8008b6a:	e000      	b.n	8008b6e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008b6c:	2302      	movs	r3, #2
  }
}
 8008b6e:	4618      	mov	r0, r3
 8008b70:	3720      	adds	r7, #32
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bd80      	pop	{r7, pc}

08008b76 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008b76:	b580      	push	{r7, lr}
 8008b78:	b086      	sub	sp, #24
 8008b7a:	af00      	add	r7, sp, #0
 8008b7c:	60f8      	str	r0, [r7, #12]
 8008b7e:	60b9      	str	r1, [r7, #8]
 8008b80:	603b      	str	r3, [r7, #0]
 8008b82:	4613      	mov	r3, r2
 8008b84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b86:	e03b      	b.n	8008c00 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b88:	6a3b      	ldr	r3, [r7, #32]
 8008b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b8e:	d037      	beq.n	8008c00 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b90:	f7f9 fd98 	bl	80026c4 <HAL_GetTick>
 8008b94:	4602      	mov	r2, r0
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	1ad3      	subs	r3, r2, r3
 8008b9a:	6a3a      	ldr	r2, [r7, #32]
 8008b9c:	429a      	cmp	r2, r3
 8008b9e:	d302      	bcc.n	8008ba6 <UART_WaitOnFlagUntilTimeout+0x30>
 8008ba0:	6a3b      	ldr	r3, [r7, #32]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d101      	bne.n	8008baa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008ba6:	2303      	movs	r3, #3
 8008ba8:	e03a      	b.n	8008c20 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	68db      	ldr	r3, [r3, #12]
 8008bb0:	f003 0304 	and.w	r3, r3, #4
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d023      	beq.n	8008c00 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	2b80      	cmp	r3, #128	@ 0x80
 8008bbc:	d020      	beq.n	8008c00 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	2b40      	cmp	r3, #64	@ 0x40
 8008bc2:	d01d      	beq.n	8008c00 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f003 0308 	and.w	r3, r3, #8
 8008bce:	2b08      	cmp	r3, #8
 8008bd0:	d116      	bne.n	8008c00 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	617b      	str	r3, [r7, #20]
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	617b      	str	r3, [r7, #20]
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	685b      	ldr	r3, [r3, #4]
 8008be4:	617b      	str	r3, [r7, #20]
 8008be6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008be8:	68f8      	ldr	r0, [r7, #12]
 8008bea:	f000 f81d 	bl	8008c28 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	2208      	movs	r2, #8
 8008bf2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	e00f      	b.n	8008c20 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	681a      	ldr	r2, [r3, #0]
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	4013      	ands	r3, r2
 8008c0a:	68ba      	ldr	r2, [r7, #8]
 8008c0c:	429a      	cmp	r2, r3
 8008c0e:	bf0c      	ite	eq
 8008c10:	2301      	moveq	r3, #1
 8008c12:	2300      	movne	r3, #0
 8008c14:	b2db      	uxtb	r3, r3
 8008c16:	461a      	mov	r2, r3
 8008c18:	79fb      	ldrb	r3, [r7, #7]
 8008c1a:	429a      	cmp	r2, r3
 8008c1c:	d0b4      	beq.n	8008b88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008c1e:	2300      	movs	r3, #0
}
 8008c20:	4618      	mov	r0, r3
 8008c22:	3718      	adds	r7, #24
 8008c24:	46bd      	mov	sp, r7
 8008c26:	bd80      	pop	{r7, pc}

08008c28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b095      	sub	sp, #84	@ 0x54
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	330c      	adds	r3, #12
 8008c36:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c3a:	e853 3f00 	ldrex	r3, [r3]
 8008c3e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008c46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	330c      	adds	r3, #12
 8008c4e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008c50:	643a      	str	r2, [r7, #64]	@ 0x40
 8008c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c54:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008c56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008c58:	e841 2300 	strex	r3, r2, [r1]
 8008c5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008c5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d1e5      	bne.n	8008c30 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	3314      	adds	r3, #20
 8008c6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c6c:	6a3b      	ldr	r3, [r7, #32]
 8008c6e:	e853 3f00 	ldrex	r3, [r3]
 8008c72:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c74:	69fb      	ldr	r3, [r7, #28]
 8008c76:	f023 0301 	bic.w	r3, r3, #1
 8008c7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	3314      	adds	r3, #20
 8008c82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008c84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008c86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008c8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c8c:	e841 2300 	strex	r3, r2, [r1]
 8008c90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d1e5      	bne.n	8008c64 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c9c:	2b01      	cmp	r3, #1
 8008c9e:	d119      	bne.n	8008cd4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	330c      	adds	r3, #12
 8008ca6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	e853 3f00 	ldrex	r3, [r3]
 8008cae:	60bb      	str	r3, [r7, #8]
   return(result);
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	f023 0310 	bic.w	r3, r3, #16
 8008cb6:	647b      	str	r3, [r7, #68]	@ 0x44
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	330c      	adds	r3, #12
 8008cbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008cc0:	61ba      	str	r2, [r7, #24]
 8008cc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cc4:	6979      	ldr	r1, [r7, #20]
 8008cc6:	69ba      	ldr	r2, [r7, #24]
 8008cc8:	e841 2300 	strex	r3, r2, [r1]
 8008ccc:	613b      	str	r3, [r7, #16]
   return(result);
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d1e5      	bne.n	8008ca0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2220      	movs	r2, #32
 8008cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2200      	movs	r2, #0
 8008ce0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008ce2:	bf00      	nop
 8008ce4:	3754      	adds	r7, #84	@ 0x54
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cec:	4770      	bx	lr
	...

08008cf0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008cf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008cf4:	b0c0      	sub	sp, #256	@ 0x100
 8008cf6:	af00      	add	r7, sp, #0
 8008cf8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	691b      	ldr	r3, [r3, #16]
 8008d04:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d0c:	68d9      	ldr	r1, [r3, #12]
 8008d0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d12:	681a      	ldr	r2, [r3, #0]
 8008d14:	ea40 0301 	orr.w	r3, r0, r1
 8008d18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d1e:	689a      	ldr	r2, [r3, #8]
 8008d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d24:	691b      	ldr	r3, [r3, #16]
 8008d26:	431a      	orrs	r2, r3
 8008d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d2c:	695b      	ldr	r3, [r3, #20]
 8008d2e:	431a      	orrs	r2, r3
 8008d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d34:	69db      	ldr	r3, [r3, #28]
 8008d36:	4313      	orrs	r3, r2
 8008d38:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	68db      	ldr	r3, [r3, #12]
 8008d44:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008d48:	f021 010c 	bic.w	r1, r1, #12
 8008d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d50:	681a      	ldr	r2, [r3, #0]
 8008d52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008d56:	430b      	orrs	r3, r1
 8008d58:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008d5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	695b      	ldr	r3, [r3, #20]
 8008d62:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008d66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d6a:	6999      	ldr	r1, [r3, #24]
 8008d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d70:	681a      	ldr	r2, [r3, #0]
 8008d72:	ea40 0301 	orr.w	r3, r0, r1
 8008d76:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008d78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d7c:	681a      	ldr	r2, [r3, #0]
 8008d7e:	4b8f      	ldr	r3, [pc, #572]	@ (8008fbc <UART_SetConfig+0x2cc>)
 8008d80:	429a      	cmp	r2, r3
 8008d82:	d005      	beq.n	8008d90 <UART_SetConfig+0xa0>
 8008d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d88:	681a      	ldr	r2, [r3, #0]
 8008d8a:	4b8d      	ldr	r3, [pc, #564]	@ (8008fc0 <UART_SetConfig+0x2d0>)
 8008d8c:	429a      	cmp	r2, r3
 8008d8e:	d104      	bne.n	8008d9a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008d90:	f7fd fe74 	bl	8006a7c <HAL_RCC_GetPCLK2Freq>
 8008d94:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008d98:	e003      	b.n	8008da2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008d9a:	f7fd fe5b 	bl	8006a54 <HAL_RCC_GetPCLK1Freq>
 8008d9e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008da2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008da6:	69db      	ldr	r3, [r3, #28]
 8008da8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008dac:	f040 810c 	bne.w	8008fc8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008db0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008db4:	2200      	movs	r2, #0
 8008db6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008dba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008dbe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008dc2:	4622      	mov	r2, r4
 8008dc4:	462b      	mov	r3, r5
 8008dc6:	1891      	adds	r1, r2, r2
 8008dc8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008dca:	415b      	adcs	r3, r3
 8008dcc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008dce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008dd2:	4621      	mov	r1, r4
 8008dd4:	eb12 0801 	adds.w	r8, r2, r1
 8008dd8:	4629      	mov	r1, r5
 8008dda:	eb43 0901 	adc.w	r9, r3, r1
 8008dde:	f04f 0200 	mov.w	r2, #0
 8008de2:	f04f 0300 	mov.w	r3, #0
 8008de6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008dea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008dee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008df2:	4690      	mov	r8, r2
 8008df4:	4699      	mov	r9, r3
 8008df6:	4623      	mov	r3, r4
 8008df8:	eb18 0303 	adds.w	r3, r8, r3
 8008dfc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008e00:	462b      	mov	r3, r5
 8008e02:	eb49 0303 	adc.w	r3, r9, r3
 8008e06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008e0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	2200      	movs	r2, #0
 8008e12:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008e16:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008e1a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008e1e:	460b      	mov	r3, r1
 8008e20:	18db      	adds	r3, r3, r3
 8008e22:	653b      	str	r3, [r7, #80]	@ 0x50
 8008e24:	4613      	mov	r3, r2
 8008e26:	eb42 0303 	adc.w	r3, r2, r3
 8008e2a:	657b      	str	r3, [r7, #84]	@ 0x54
 8008e2c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008e30:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008e34:	f7f7 fef8 	bl	8000c28 <__aeabi_uldivmod>
 8008e38:	4602      	mov	r2, r0
 8008e3a:	460b      	mov	r3, r1
 8008e3c:	4b61      	ldr	r3, [pc, #388]	@ (8008fc4 <UART_SetConfig+0x2d4>)
 8008e3e:	fba3 2302 	umull	r2, r3, r3, r2
 8008e42:	095b      	lsrs	r3, r3, #5
 8008e44:	011c      	lsls	r4, r3, #4
 8008e46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008e50:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008e54:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008e58:	4642      	mov	r2, r8
 8008e5a:	464b      	mov	r3, r9
 8008e5c:	1891      	adds	r1, r2, r2
 8008e5e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008e60:	415b      	adcs	r3, r3
 8008e62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e64:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008e68:	4641      	mov	r1, r8
 8008e6a:	eb12 0a01 	adds.w	sl, r2, r1
 8008e6e:	4649      	mov	r1, r9
 8008e70:	eb43 0b01 	adc.w	fp, r3, r1
 8008e74:	f04f 0200 	mov.w	r2, #0
 8008e78:	f04f 0300 	mov.w	r3, #0
 8008e7c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008e80:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008e84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008e88:	4692      	mov	sl, r2
 8008e8a:	469b      	mov	fp, r3
 8008e8c:	4643      	mov	r3, r8
 8008e8e:	eb1a 0303 	adds.w	r3, sl, r3
 8008e92:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008e96:	464b      	mov	r3, r9
 8008e98:	eb4b 0303 	adc.w	r3, fp, r3
 8008e9c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ea4:	685b      	ldr	r3, [r3, #4]
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008eac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008eb0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008eb4:	460b      	mov	r3, r1
 8008eb6:	18db      	adds	r3, r3, r3
 8008eb8:	643b      	str	r3, [r7, #64]	@ 0x40
 8008eba:	4613      	mov	r3, r2
 8008ebc:	eb42 0303 	adc.w	r3, r2, r3
 8008ec0:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ec2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008ec6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008eca:	f7f7 fead 	bl	8000c28 <__aeabi_uldivmod>
 8008ece:	4602      	mov	r2, r0
 8008ed0:	460b      	mov	r3, r1
 8008ed2:	4611      	mov	r1, r2
 8008ed4:	4b3b      	ldr	r3, [pc, #236]	@ (8008fc4 <UART_SetConfig+0x2d4>)
 8008ed6:	fba3 2301 	umull	r2, r3, r3, r1
 8008eda:	095b      	lsrs	r3, r3, #5
 8008edc:	2264      	movs	r2, #100	@ 0x64
 8008ede:	fb02 f303 	mul.w	r3, r2, r3
 8008ee2:	1acb      	subs	r3, r1, r3
 8008ee4:	00db      	lsls	r3, r3, #3
 8008ee6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008eea:	4b36      	ldr	r3, [pc, #216]	@ (8008fc4 <UART_SetConfig+0x2d4>)
 8008eec:	fba3 2302 	umull	r2, r3, r3, r2
 8008ef0:	095b      	lsrs	r3, r3, #5
 8008ef2:	005b      	lsls	r3, r3, #1
 8008ef4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008ef8:	441c      	add	r4, r3
 8008efa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008efe:	2200      	movs	r2, #0
 8008f00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008f04:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008f08:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008f0c:	4642      	mov	r2, r8
 8008f0e:	464b      	mov	r3, r9
 8008f10:	1891      	adds	r1, r2, r2
 8008f12:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008f14:	415b      	adcs	r3, r3
 8008f16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008f18:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008f1c:	4641      	mov	r1, r8
 8008f1e:	1851      	adds	r1, r2, r1
 8008f20:	6339      	str	r1, [r7, #48]	@ 0x30
 8008f22:	4649      	mov	r1, r9
 8008f24:	414b      	adcs	r3, r1
 8008f26:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f28:	f04f 0200 	mov.w	r2, #0
 8008f2c:	f04f 0300 	mov.w	r3, #0
 8008f30:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008f34:	4659      	mov	r1, fp
 8008f36:	00cb      	lsls	r3, r1, #3
 8008f38:	4651      	mov	r1, sl
 8008f3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008f3e:	4651      	mov	r1, sl
 8008f40:	00ca      	lsls	r2, r1, #3
 8008f42:	4610      	mov	r0, r2
 8008f44:	4619      	mov	r1, r3
 8008f46:	4603      	mov	r3, r0
 8008f48:	4642      	mov	r2, r8
 8008f4a:	189b      	adds	r3, r3, r2
 8008f4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008f50:	464b      	mov	r3, r9
 8008f52:	460a      	mov	r2, r1
 8008f54:	eb42 0303 	adc.w	r3, r2, r3
 8008f58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f60:	685b      	ldr	r3, [r3, #4]
 8008f62:	2200      	movs	r2, #0
 8008f64:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008f68:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008f6c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008f70:	460b      	mov	r3, r1
 8008f72:	18db      	adds	r3, r3, r3
 8008f74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f76:	4613      	mov	r3, r2
 8008f78:	eb42 0303 	adc.w	r3, r2, r3
 8008f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f7e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008f82:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008f86:	f7f7 fe4f 	bl	8000c28 <__aeabi_uldivmod>
 8008f8a:	4602      	mov	r2, r0
 8008f8c:	460b      	mov	r3, r1
 8008f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8008fc4 <UART_SetConfig+0x2d4>)
 8008f90:	fba3 1302 	umull	r1, r3, r3, r2
 8008f94:	095b      	lsrs	r3, r3, #5
 8008f96:	2164      	movs	r1, #100	@ 0x64
 8008f98:	fb01 f303 	mul.w	r3, r1, r3
 8008f9c:	1ad3      	subs	r3, r2, r3
 8008f9e:	00db      	lsls	r3, r3, #3
 8008fa0:	3332      	adds	r3, #50	@ 0x32
 8008fa2:	4a08      	ldr	r2, [pc, #32]	@ (8008fc4 <UART_SetConfig+0x2d4>)
 8008fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8008fa8:	095b      	lsrs	r3, r3, #5
 8008faa:	f003 0207 	and.w	r2, r3, #7
 8008fae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	4422      	add	r2, r4
 8008fb6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008fb8:	e106      	b.n	80091c8 <UART_SetConfig+0x4d8>
 8008fba:	bf00      	nop
 8008fbc:	40011000 	.word	0x40011000
 8008fc0:	40011400 	.word	0x40011400
 8008fc4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008fc8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008fcc:	2200      	movs	r2, #0
 8008fce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008fd2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008fd6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008fda:	4642      	mov	r2, r8
 8008fdc:	464b      	mov	r3, r9
 8008fde:	1891      	adds	r1, r2, r2
 8008fe0:	6239      	str	r1, [r7, #32]
 8008fe2:	415b      	adcs	r3, r3
 8008fe4:	627b      	str	r3, [r7, #36]	@ 0x24
 8008fe6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008fea:	4641      	mov	r1, r8
 8008fec:	1854      	adds	r4, r2, r1
 8008fee:	4649      	mov	r1, r9
 8008ff0:	eb43 0501 	adc.w	r5, r3, r1
 8008ff4:	f04f 0200 	mov.w	r2, #0
 8008ff8:	f04f 0300 	mov.w	r3, #0
 8008ffc:	00eb      	lsls	r3, r5, #3
 8008ffe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009002:	00e2      	lsls	r2, r4, #3
 8009004:	4614      	mov	r4, r2
 8009006:	461d      	mov	r5, r3
 8009008:	4643      	mov	r3, r8
 800900a:	18e3      	adds	r3, r4, r3
 800900c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009010:	464b      	mov	r3, r9
 8009012:	eb45 0303 	adc.w	r3, r5, r3
 8009016:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800901a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800901e:	685b      	ldr	r3, [r3, #4]
 8009020:	2200      	movs	r2, #0
 8009022:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009026:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800902a:	f04f 0200 	mov.w	r2, #0
 800902e:	f04f 0300 	mov.w	r3, #0
 8009032:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009036:	4629      	mov	r1, r5
 8009038:	008b      	lsls	r3, r1, #2
 800903a:	4621      	mov	r1, r4
 800903c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009040:	4621      	mov	r1, r4
 8009042:	008a      	lsls	r2, r1, #2
 8009044:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009048:	f7f7 fdee 	bl	8000c28 <__aeabi_uldivmod>
 800904c:	4602      	mov	r2, r0
 800904e:	460b      	mov	r3, r1
 8009050:	4b60      	ldr	r3, [pc, #384]	@ (80091d4 <UART_SetConfig+0x4e4>)
 8009052:	fba3 2302 	umull	r2, r3, r3, r2
 8009056:	095b      	lsrs	r3, r3, #5
 8009058:	011c      	lsls	r4, r3, #4
 800905a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800905e:	2200      	movs	r2, #0
 8009060:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009064:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009068:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800906c:	4642      	mov	r2, r8
 800906e:	464b      	mov	r3, r9
 8009070:	1891      	adds	r1, r2, r2
 8009072:	61b9      	str	r1, [r7, #24]
 8009074:	415b      	adcs	r3, r3
 8009076:	61fb      	str	r3, [r7, #28]
 8009078:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800907c:	4641      	mov	r1, r8
 800907e:	1851      	adds	r1, r2, r1
 8009080:	6139      	str	r1, [r7, #16]
 8009082:	4649      	mov	r1, r9
 8009084:	414b      	adcs	r3, r1
 8009086:	617b      	str	r3, [r7, #20]
 8009088:	f04f 0200 	mov.w	r2, #0
 800908c:	f04f 0300 	mov.w	r3, #0
 8009090:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009094:	4659      	mov	r1, fp
 8009096:	00cb      	lsls	r3, r1, #3
 8009098:	4651      	mov	r1, sl
 800909a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800909e:	4651      	mov	r1, sl
 80090a0:	00ca      	lsls	r2, r1, #3
 80090a2:	4610      	mov	r0, r2
 80090a4:	4619      	mov	r1, r3
 80090a6:	4603      	mov	r3, r0
 80090a8:	4642      	mov	r2, r8
 80090aa:	189b      	adds	r3, r3, r2
 80090ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80090b0:	464b      	mov	r3, r9
 80090b2:	460a      	mov	r2, r1
 80090b4:	eb42 0303 	adc.w	r3, r2, r3
 80090b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80090bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090c0:	685b      	ldr	r3, [r3, #4]
 80090c2:	2200      	movs	r2, #0
 80090c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80090c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80090c8:	f04f 0200 	mov.w	r2, #0
 80090cc:	f04f 0300 	mov.w	r3, #0
 80090d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80090d4:	4649      	mov	r1, r9
 80090d6:	008b      	lsls	r3, r1, #2
 80090d8:	4641      	mov	r1, r8
 80090da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80090de:	4641      	mov	r1, r8
 80090e0:	008a      	lsls	r2, r1, #2
 80090e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80090e6:	f7f7 fd9f 	bl	8000c28 <__aeabi_uldivmod>
 80090ea:	4602      	mov	r2, r0
 80090ec:	460b      	mov	r3, r1
 80090ee:	4611      	mov	r1, r2
 80090f0:	4b38      	ldr	r3, [pc, #224]	@ (80091d4 <UART_SetConfig+0x4e4>)
 80090f2:	fba3 2301 	umull	r2, r3, r3, r1
 80090f6:	095b      	lsrs	r3, r3, #5
 80090f8:	2264      	movs	r2, #100	@ 0x64
 80090fa:	fb02 f303 	mul.w	r3, r2, r3
 80090fe:	1acb      	subs	r3, r1, r3
 8009100:	011b      	lsls	r3, r3, #4
 8009102:	3332      	adds	r3, #50	@ 0x32
 8009104:	4a33      	ldr	r2, [pc, #204]	@ (80091d4 <UART_SetConfig+0x4e4>)
 8009106:	fba2 2303 	umull	r2, r3, r2, r3
 800910a:	095b      	lsrs	r3, r3, #5
 800910c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009110:	441c      	add	r4, r3
 8009112:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009116:	2200      	movs	r2, #0
 8009118:	673b      	str	r3, [r7, #112]	@ 0x70
 800911a:	677a      	str	r2, [r7, #116]	@ 0x74
 800911c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009120:	4642      	mov	r2, r8
 8009122:	464b      	mov	r3, r9
 8009124:	1891      	adds	r1, r2, r2
 8009126:	60b9      	str	r1, [r7, #8]
 8009128:	415b      	adcs	r3, r3
 800912a:	60fb      	str	r3, [r7, #12]
 800912c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009130:	4641      	mov	r1, r8
 8009132:	1851      	adds	r1, r2, r1
 8009134:	6039      	str	r1, [r7, #0]
 8009136:	4649      	mov	r1, r9
 8009138:	414b      	adcs	r3, r1
 800913a:	607b      	str	r3, [r7, #4]
 800913c:	f04f 0200 	mov.w	r2, #0
 8009140:	f04f 0300 	mov.w	r3, #0
 8009144:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009148:	4659      	mov	r1, fp
 800914a:	00cb      	lsls	r3, r1, #3
 800914c:	4651      	mov	r1, sl
 800914e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009152:	4651      	mov	r1, sl
 8009154:	00ca      	lsls	r2, r1, #3
 8009156:	4610      	mov	r0, r2
 8009158:	4619      	mov	r1, r3
 800915a:	4603      	mov	r3, r0
 800915c:	4642      	mov	r2, r8
 800915e:	189b      	adds	r3, r3, r2
 8009160:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009162:	464b      	mov	r3, r9
 8009164:	460a      	mov	r2, r1
 8009166:	eb42 0303 	adc.w	r3, r2, r3
 800916a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800916c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009170:	685b      	ldr	r3, [r3, #4]
 8009172:	2200      	movs	r2, #0
 8009174:	663b      	str	r3, [r7, #96]	@ 0x60
 8009176:	667a      	str	r2, [r7, #100]	@ 0x64
 8009178:	f04f 0200 	mov.w	r2, #0
 800917c:	f04f 0300 	mov.w	r3, #0
 8009180:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009184:	4649      	mov	r1, r9
 8009186:	008b      	lsls	r3, r1, #2
 8009188:	4641      	mov	r1, r8
 800918a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800918e:	4641      	mov	r1, r8
 8009190:	008a      	lsls	r2, r1, #2
 8009192:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009196:	f7f7 fd47 	bl	8000c28 <__aeabi_uldivmod>
 800919a:	4602      	mov	r2, r0
 800919c:	460b      	mov	r3, r1
 800919e:	4b0d      	ldr	r3, [pc, #52]	@ (80091d4 <UART_SetConfig+0x4e4>)
 80091a0:	fba3 1302 	umull	r1, r3, r3, r2
 80091a4:	095b      	lsrs	r3, r3, #5
 80091a6:	2164      	movs	r1, #100	@ 0x64
 80091a8:	fb01 f303 	mul.w	r3, r1, r3
 80091ac:	1ad3      	subs	r3, r2, r3
 80091ae:	011b      	lsls	r3, r3, #4
 80091b0:	3332      	adds	r3, #50	@ 0x32
 80091b2:	4a08      	ldr	r2, [pc, #32]	@ (80091d4 <UART_SetConfig+0x4e4>)
 80091b4:	fba2 2303 	umull	r2, r3, r2, r3
 80091b8:	095b      	lsrs	r3, r3, #5
 80091ba:	f003 020f 	and.w	r2, r3, #15
 80091be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	4422      	add	r2, r4
 80091c6:	609a      	str	r2, [r3, #8]
}
 80091c8:	bf00      	nop
 80091ca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80091ce:	46bd      	mov	sp, r7
 80091d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80091d4:	51eb851f 	.word	0x51eb851f

080091d8 <std>:
 80091d8:	2300      	movs	r3, #0
 80091da:	b510      	push	{r4, lr}
 80091dc:	4604      	mov	r4, r0
 80091de:	e9c0 3300 	strd	r3, r3, [r0]
 80091e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80091e6:	6083      	str	r3, [r0, #8]
 80091e8:	8181      	strh	r1, [r0, #12]
 80091ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80091ec:	81c2      	strh	r2, [r0, #14]
 80091ee:	6183      	str	r3, [r0, #24]
 80091f0:	4619      	mov	r1, r3
 80091f2:	2208      	movs	r2, #8
 80091f4:	305c      	adds	r0, #92	@ 0x5c
 80091f6:	f000 f9f9 	bl	80095ec <memset>
 80091fa:	4b0d      	ldr	r3, [pc, #52]	@ (8009230 <std+0x58>)
 80091fc:	6263      	str	r3, [r4, #36]	@ 0x24
 80091fe:	4b0d      	ldr	r3, [pc, #52]	@ (8009234 <std+0x5c>)
 8009200:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009202:	4b0d      	ldr	r3, [pc, #52]	@ (8009238 <std+0x60>)
 8009204:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009206:	4b0d      	ldr	r3, [pc, #52]	@ (800923c <std+0x64>)
 8009208:	6323      	str	r3, [r4, #48]	@ 0x30
 800920a:	4b0d      	ldr	r3, [pc, #52]	@ (8009240 <std+0x68>)
 800920c:	6224      	str	r4, [r4, #32]
 800920e:	429c      	cmp	r4, r3
 8009210:	d006      	beq.n	8009220 <std+0x48>
 8009212:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009216:	4294      	cmp	r4, r2
 8009218:	d002      	beq.n	8009220 <std+0x48>
 800921a:	33d0      	adds	r3, #208	@ 0xd0
 800921c:	429c      	cmp	r4, r3
 800921e:	d105      	bne.n	800922c <std+0x54>
 8009220:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009224:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009228:	f000 ba58 	b.w	80096dc <__retarget_lock_init_recursive>
 800922c:	bd10      	pop	{r4, pc}
 800922e:	bf00      	nop
 8009230:	0800943d 	.word	0x0800943d
 8009234:	0800945f 	.word	0x0800945f
 8009238:	08009497 	.word	0x08009497
 800923c:	080094bb 	.word	0x080094bb
 8009240:	200003b8 	.word	0x200003b8

08009244 <stdio_exit_handler>:
 8009244:	4a02      	ldr	r2, [pc, #8]	@ (8009250 <stdio_exit_handler+0xc>)
 8009246:	4903      	ldr	r1, [pc, #12]	@ (8009254 <stdio_exit_handler+0x10>)
 8009248:	4803      	ldr	r0, [pc, #12]	@ (8009258 <stdio_exit_handler+0x14>)
 800924a:	f000 b869 	b.w	8009320 <_fwalk_sglue>
 800924e:	bf00      	nop
 8009250:	2000001c 	.word	0x2000001c
 8009254:	08009f79 	.word	0x08009f79
 8009258:	2000002c 	.word	0x2000002c

0800925c <cleanup_stdio>:
 800925c:	6841      	ldr	r1, [r0, #4]
 800925e:	4b0c      	ldr	r3, [pc, #48]	@ (8009290 <cleanup_stdio+0x34>)
 8009260:	4299      	cmp	r1, r3
 8009262:	b510      	push	{r4, lr}
 8009264:	4604      	mov	r4, r0
 8009266:	d001      	beq.n	800926c <cleanup_stdio+0x10>
 8009268:	f000 fe86 	bl	8009f78 <_fflush_r>
 800926c:	68a1      	ldr	r1, [r4, #8]
 800926e:	4b09      	ldr	r3, [pc, #36]	@ (8009294 <cleanup_stdio+0x38>)
 8009270:	4299      	cmp	r1, r3
 8009272:	d002      	beq.n	800927a <cleanup_stdio+0x1e>
 8009274:	4620      	mov	r0, r4
 8009276:	f000 fe7f 	bl	8009f78 <_fflush_r>
 800927a:	68e1      	ldr	r1, [r4, #12]
 800927c:	4b06      	ldr	r3, [pc, #24]	@ (8009298 <cleanup_stdio+0x3c>)
 800927e:	4299      	cmp	r1, r3
 8009280:	d004      	beq.n	800928c <cleanup_stdio+0x30>
 8009282:	4620      	mov	r0, r4
 8009284:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009288:	f000 be76 	b.w	8009f78 <_fflush_r>
 800928c:	bd10      	pop	{r4, pc}
 800928e:	bf00      	nop
 8009290:	200003b8 	.word	0x200003b8
 8009294:	20000420 	.word	0x20000420
 8009298:	20000488 	.word	0x20000488

0800929c <global_stdio_init.part.0>:
 800929c:	b510      	push	{r4, lr}
 800929e:	4b0b      	ldr	r3, [pc, #44]	@ (80092cc <global_stdio_init.part.0+0x30>)
 80092a0:	4c0b      	ldr	r4, [pc, #44]	@ (80092d0 <global_stdio_init.part.0+0x34>)
 80092a2:	4a0c      	ldr	r2, [pc, #48]	@ (80092d4 <global_stdio_init.part.0+0x38>)
 80092a4:	601a      	str	r2, [r3, #0]
 80092a6:	4620      	mov	r0, r4
 80092a8:	2200      	movs	r2, #0
 80092aa:	2104      	movs	r1, #4
 80092ac:	f7ff ff94 	bl	80091d8 <std>
 80092b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80092b4:	2201      	movs	r2, #1
 80092b6:	2109      	movs	r1, #9
 80092b8:	f7ff ff8e 	bl	80091d8 <std>
 80092bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80092c0:	2202      	movs	r2, #2
 80092c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80092c6:	2112      	movs	r1, #18
 80092c8:	f7ff bf86 	b.w	80091d8 <std>
 80092cc:	200004f0 	.word	0x200004f0
 80092d0:	200003b8 	.word	0x200003b8
 80092d4:	08009245 	.word	0x08009245

080092d8 <__sfp_lock_acquire>:
 80092d8:	4801      	ldr	r0, [pc, #4]	@ (80092e0 <__sfp_lock_acquire+0x8>)
 80092da:	f000 ba00 	b.w	80096de <__retarget_lock_acquire_recursive>
 80092de:	bf00      	nop
 80092e0:	200004f9 	.word	0x200004f9

080092e4 <__sfp_lock_release>:
 80092e4:	4801      	ldr	r0, [pc, #4]	@ (80092ec <__sfp_lock_release+0x8>)
 80092e6:	f000 b9fb 	b.w	80096e0 <__retarget_lock_release_recursive>
 80092ea:	bf00      	nop
 80092ec:	200004f9 	.word	0x200004f9

080092f0 <__sinit>:
 80092f0:	b510      	push	{r4, lr}
 80092f2:	4604      	mov	r4, r0
 80092f4:	f7ff fff0 	bl	80092d8 <__sfp_lock_acquire>
 80092f8:	6a23      	ldr	r3, [r4, #32]
 80092fa:	b11b      	cbz	r3, 8009304 <__sinit+0x14>
 80092fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009300:	f7ff bff0 	b.w	80092e4 <__sfp_lock_release>
 8009304:	4b04      	ldr	r3, [pc, #16]	@ (8009318 <__sinit+0x28>)
 8009306:	6223      	str	r3, [r4, #32]
 8009308:	4b04      	ldr	r3, [pc, #16]	@ (800931c <__sinit+0x2c>)
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d1f5      	bne.n	80092fc <__sinit+0xc>
 8009310:	f7ff ffc4 	bl	800929c <global_stdio_init.part.0>
 8009314:	e7f2      	b.n	80092fc <__sinit+0xc>
 8009316:	bf00      	nop
 8009318:	0800925d 	.word	0x0800925d
 800931c:	200004f0 	.word	0x200004f0

08009320 <_fwalk_sglue>:
 8009320:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009324:	4607      	mov	r7, r0
 8009326:	4688      	mov	r8, r1
 8009328:	4614      	mov	r4, r2
 800932a:	2600      	movs	r6, #0
 800932c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009330:	f1b9 0901 	subs.w	r9, r9, #1
 8009334:	d505      	bpl.n	8009342 <_fwalk_sglue+0x22>
 8009336:	6824      	ldr	r4, [r4, #0]
 8009338:	2c00      	cmp	r4, #0
 800933a:	d1f7      	bne.n	800932c <_fwalk_sglue+0xc>
 800933c:	4630      	mov	r0, r6
 800933e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009342:	89ab      	ldrh	r3, [r5, #12]
 8009344:	2b01      	cmp	r3, #1
 8009346:	d907      	bls.n	8009358 <_fwalk_sglue+0x38>
 8009348:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800934c:	3301      	adds	r3, #1
 800934e:	d003      	beq.n	8009358 <_fwalk_sglue+0x38>
 8009350:	4629      	mov	r1, r5
 8009352:	4638      	mov	r0, r7
 8009354:	47c0      	blx	r8
 8009356:	4306      	orrs	r6, r0
 8009358:	3568      	adds	r5, #104	@ 0x68
 800935a:	e7e9      	b.n	8009330 <_fwalk_sglue+0x10>

0800935c <iprintf>:
 800935c:	b40f      	push	{r0, r1, r2, r3}
 800935e:	b507      	push	{r0, r1, r2, lr}
 8009360:	4906      	ldr	r1, [pc, #24]	@ (800937c <iprintf+0x20>)
 8009362:	ab04      	add	r3, sp, #16
 8009364:	6808      	ldr	r0, [r1, #0]
 8009366:	f853 2b04 	ldr.w	r2, [r3], #4
 800936a:	6881      	ldr	r1, [r0, #8]
 800936c:	9301      	str	r3, [sp, #4]
 800936e:	f000 fadb 	bl	8009928 <_vfiprintf_r>
 8009372:	b003      	add	sp, #12
 8009374:	f85d eb04 	ldr.w	lr, [sp], #4
 8009378:	b004      	add	sp, #16
 800937a:	4770      	bx	lr
 800937c:	20000028 	.word	0x20000028

08009380 <_puts_r>:
 8009380:	6a03      	ldr	r3, [r0, #32]
 8009382:	b570      	push	{r4, r5, r6, lr}
 8009384:	6884      	ldr	r4, [r0, #8]
 8009386:	4605      	mov	r5, r0
 8009388:	460e      	mov	r6, r1
 800938a:	b90b      	cbnz	r3, 8009390 <_puts_r+0x10>
 800938c:	f7ff ffb0 	bl	80092f0 <__sinit>
 8009390:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009392:	07db      	lsls	r3, r3, #31
 8009394:	d405      	bmi.n	80093a2 <_puts_r+0x22>
 8009396:	89a3      	ldrh	r3, [r4, #12]
 8009398:	0598      	lsls	r0, r3, #22
 800939a:	d402      	bmi.n	80093a2 <_puts_r+0x22>
 800939c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800939e:	f000 f99e 	bl	80096de <__retarget_lock_acquire_recursive>
 80093a2:	89a3      	ldrh	r3, [r4, #12]
 80093a4:	0719      	lsls	r1, r3, #28
 80093a6:	d502      	bpl.n	80093ae <_puts_r+0x2e>
 80093a8:	6923      	ldr	r3, [r4, #16]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d135      	bne.n	800941a <_puts_r+0x9a>
 80093ae:	4621      	mov	r1, r4
 80093b0:	4628      	mov	r0, r5
 80093b2:	f000 f8c5 	bl	8009540 <__swsetup_r>
 80093b6:	b380      	cbz	r0, 800941a <_puts_r+0x9a>
 80093b8:	f04f 35ff 	mov.w	r5, #4294967295
 80093bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80093be:	07da      	lsls	r2, r3, #31
 80093c0:	d405      	bmi.n	80093ce <_puts_r+0x4e>
 80093c2:	89a3      	ldrh	r3, [r4, #12]
 80093c4:	059b      	lsls	r3, r3, #22
 80093c6:	d402      	bmi.n	80093ce <_puts_r+0x4e>
 80093c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80093ca:	f000 f989 	bl	80096e0 <__retarget_lock_release_recursive>
 80093ce:	4628      	mov	r0, r5
 80093d0:	bd70      	pop	{r4, r5, r6, pc}
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	da04      	bge.n	80093e0 <_puts_r+0x60>
 80093d6:	69a2      	ldr	r2, [r4, #24]
 80093d8:	429a      	cmp	r2, r3
 80093da:	dc17      	bgt.n	800940c <_puts_r+0x8c>
 80093dc:	290a      	cmp	r1, #10
 80093de:	d015      	beq.n	800940c <_puts_r+0x8c>
 80093e0:	6823      	ldr	r3, [r4, #0]
 80093e2:	1c5a      	adds	r2, r3, #1
 80093e4:	6022      	str	r2, [r4, #0]
 80093e6:	7019      	strb	r1, [r3, #0]
 80093e8:	68a3      	ldr	r3, [r4, #8]
 80093ea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80093ee:	3b01      	subs	r3, #1
 80093f0:	60a3      	str	r3, [r4, #8]
 80093f2:	2900      	cmp	r1, #0
 80093f4:	d1ed      	bne.n	80093d2 <_puts_r+0x52>
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	da11      	bge.n	800941e <_puts_r+0x9e>
 80093fa:	4622      	mov	r2, r4
 80093fc:	210a      	movs	r1, #10
 80093fe:	4628      	mov	r0, r5
 8009400:	f000 f85f 	bl	80094c2 <__swbuf_r>
 8009404:	3001      	adds	r0, #1
 8009406:	d0d7      	beq.n	80093b8 <_puts_r+0x38>
 8009408:	250a      	movs	r5, #10
 800940a:	e7d7      	b.n	80093bc <_puts_r+0x3c>
 800940c:	4622      	mov	r2, r4
 800940e:	4628      	mov	r0, r5
 8009410:	f000 f857 	bl	80094c2 <__swbuf_r>
 8009414:	3001      	adds	r0, #1
 8009416:	d1e7      	bne.n	80093e8 <_puts_r+0x68>
 8009418:	e7ce      	b.n	80093b8 <_puts_r+0x38>
 800941a:	3e01      	subs	r6, #1
 800941c:	e7e4      	b.n	80093e8 <_puts_r+0x68>
 800941e:	6823      	ldr	r3, [r4, #0]
 8009420:	1c5a      	adds	r2, r3, #1
 8009422:	6022      	str	r2, [r4, #0]
 8009424:	220a      	movs	r2, #10
 8009426:	701a      	strb	r2, [r3, #0]
 8009428:	e7ee      	b.n	8009408 <_puts_r+0x88>
	...

0800942c <puts>:
 800942c:	4b02      	ldr	r3, [pc, #8]	@ (8009438 <puts+0xc>)
 800942e:	4601      	mov	r1, r0
 8009430:	6818      	ldr	r0, [r3, #0]
 8009432:	f7ff bfa5 	b.w	8009380 <_puts_r>
 8009436:	bf00      	nop
 8009438:	20000028 	.word	0x20000028

0800943c <__sread>:
 800943c:	b510      	push	{r4, lr}
 800943e:	460c      	mov	r4, r1
 8009440:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009444:	f000 f8fc 	bl	8009640 <_read_r>
 8009448:	2800      	cmp	r0, #0
 800944a:	bfab      	itete	ge
 800944c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800944e:	89a3      	ldrhlt	r3, [r4, #12]
 8009450:	181b      	addge	r3, r3, r0
 8009452:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009456:	bfac      	ite	ge
 8009458:	6563      	strge	r3, [r4, #84]	@ 0x54
 800945a:	81a3      	strhlt	r3, [r4, #12]
 800945c:	bd10      	pop	{r4, pc}

0800945e <__swrite>:
 800945e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009462:	461f      	mov	r7, r3
 8009464:	898b      	ldrh	r3, [r1, #12]
 8009466:	05db      	lsls	r3, r3, #23
 8009468:	4605      	mov	r5, r0
 800946a:	460c      	mov	r4, r1
 800946c:	4616      	mov	r6, r2
 800946e:	d505      	bpl.n	800947c <__swrite+0x1e>
 8009470:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009474:	2302      	movs	r3, #2
 8009476:	2200      	movs	r2, #0
 8009478:	f000 f8d0 	bl	800961c <_lseek_r>
 800947c:	89a3      	ldrh	r3, [r4, #12]
 800947e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009482:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009486:	81a3      	strh	r3, [r4, #12]
 8009488:	4632      	mov	r2, r6
 800948a:	463b      	mov	r3, r7
 800948c:	4628      	mov	r0, r5
 800948e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009492:	f000 b8e7 	b.w	8009664 <_write_r>

08009496 <__sseek>:
 8009496:	b510      	push	{r4, lr}
 8009498:	460c      	mov	r4, r1
 800949a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800949e:	f000 f8bd 	bl	800961c <_lseek_r>
 80094a2:	1c43      	adds	r3, r0, #1
 80094a4:	89a3      	ldrh	r3, [r4, #12]
 80094a6:	bf15      	itete	ne
 80094a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80094aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80094ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80094b2:	81a3      	strheq	r3, [r4, #12]
 80094b4:	bf18      	it	ne
 80094b6:	81a3      	strhne	r3, [r4, #12]
 80094b8:	bd10      	pop	{r4, pc}

080094ba <__sclose>:
 80094ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094be:	f000 b89d 	b.w	80095fc <_close_r>

080094c2 <__swbuf_r>:
 80094c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094c4:	460e      	mov	r6, r1
 80094c6:	4614      	mov	r4, r2
 80094c8:	4605      	mov	r5, r0
 80094ca:	b118      	cbz	r0, 80094d4 <__swbuf_r+0x12>
 80094cc:	6a03      	ldr	r3, [r0, #32]
 80094ce:	b90b      	cbnz	r3, 80094d4 <__swbuf_r+0x12>
 80094d0:	f7ff ff0e 	bl	80092f0 <__sinit>
 80094d4:	69a3      	ldr	r3, [r4, #24]
 80094d6:	60a3      	str	r3, [r4, #8]
 80094d8:	89a3      	ldrh	r3, [r4, #12]
 80094da:	071a      	lsls	r2, r3, #28
 80094dc:	d501      	bpl.n	80094e2 <__swbuf_r+0x20>
 80094de:	6923      	ldr	r3, [r4, #16]
 80094e0:	b943      	cbnz	r3, 80094f4 <__swbuf_r+0x32>
 80094e2:	4621      	mov	r1, r4
 80094e4:	4628      	mov	r0, r5
 80094e6:	f000 f82b 	bl	8009540 <__swsetup_r>
 80094ea:	b118      	cbz	r0, 80094f4 <__swbuf_r+0x32>
 80094ec:	f04f 37ff 	mov.w	r7, #4294967295
 80094f0:	4638      	mov	r0, r7
 80094f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094f4:	6823      	ldr	r3, [r4, #0]
 80094f6:	6922      	ldr	r2, [r4, #16]
 80094f8:	1a98      	subs	r0, r3, r2
 80094fa:	6963      	ldr	r3, [r4, #20]
 80094fc:	b2f6      	uxtb	r6, r6
 80094fe:	4283      	cmp	r3, r0
 8009500:	4637      	mov	r7, r6
 8009502:	dc05      	bgt.n	8009510 <__swbuf_r+0x4e>
 8009504:	4621      	mov	r1, r4
 8009506:	4628      	mov	r0, r5
 8009508:	f000 fd36 	bl	8009f78 <_fflush_r>
 800950c:	2800      	cmp	r0, #0
 800950e:	d1ed      	bne.n	80094ec <__swbuf_r+0x2a>
 8009510:	68a3      	ldr	r3, [r4, #8]
 8009512:	3b01      	subs	r3, #1
 8009514:	60a3      	str	r3, [r4, #8]
 8009516:	6823      	ldr	r3, [r4, #0]
 8009518:	1c5a      	adds	r2, r3, #1
 800951a:	6022      	str	r2, [r4, #0]
 800951c:	701e      	strb	r6, [r3, #0]
 800951e:	6962      	ldr	r2, [r4, #20]
 8009520:	1c43      	adds	r3, r0, #1
 8009522:	429a      	cmp	r2, r3
 8009524:	d004      	beq.n	8009530 <__swbuf_r+0x6e>
 8009526:	89a3      	ldrh	r3, [r4, #12]
 8009528:	07db      	lsls	r3, r3, #31
 800952a:	d5e1      	bpl.n	80094f0 <__swbuf_r+0x2e>
 800952c:	2e0a      	cmp	r6, #10
 800952e:	d1df      	bne.n	80094f0 <__swbuf_r+0x2e>
 8009530:	4621      	mov	r1, r4
 8009532:	4628      	mov	r0, r5
 8009534:	f000 fd20 	bl	8009f78 <_fflush_r>
 8009538:	2800      	cmp	r0, #0
 800953a:	d0d9      	beq.n	80094f0 <__swbuf_r+0x2e>
 800953c:	e7d6      	b.n	80094ec <__swbuf_r+0x2a>
	...

08009540 <__swsetup_r>:
 8009540:	b538      	push	{r3, r4, r5, lr}
 8009542:	4b29      	ldr	r3, [pc, #164]	@ (80095e8 <__swsetup_r+0xa8>)
 8009544:	4605      	mov	r5, r0
 8009546:	6818      	ldr	r0, [r3, #0]
 8009548:	460c      	mov	r4, r1
 800954a:	b118      	cbz	r0, 8009554 <__swsetup_r+0x14>
 800954c:	6a03      	ldr	r3, [r0, #32]
 800954e:	b90b      	cbnz	r3, 8009554 <__swsetup_r+0x14>
 8009550:	f7ff fece 	bl	80092f0 <__sinit>
 8009554:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009558:	0719      	lsls	r1, r3, #28
 800955a:	d422      	bmi.n	80095a2 <__swsetup_r+0x62>
 800955c:	06da      	lsls	r2, r3, #27
 800955e:	d407      	bmi.n	8009570 <__swsetup_r+0x30>
 8009560:	2209      	movs	r2, #9
 8009562:	602a      	str	r2, [r5, #0]
 8009564:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009568:	81a3      	strh	r3, [r4, #12]
 800956a:	f04f 30ff 	mov.w	r0, #4294967295
 800956e:	e033      	b.n	80095d8 <__swsetup_r+0x98>
 8009570:	0758      	lsls	r0, r3, #29
 8009572:	d512      	bpl.n	800959a <__swsetup_r+0x5a>
 8009574:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009576:	b141      	cbz	r1, 800958a <__swsetup_r+0x4a>
 8009578:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800957c:	4299      	cmp	r1, r3
 800957e:	d002      	beq.n	8009586 <__swsetup_r+0x46>
 8009580:	4628      	mov	r0, r5
 8009582:	f000 f8af 	bl	80096e4 <_free_r>
 8009586:	2300      	movs	r3, #0
 8009588:	6363      	str	r3, [r4, #52]	@ 0x34
 800958a:	89a3      	ldrh	r3, [r4, #12]
 800958c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009590:	81a3      	strh	r3, [r4, #12]
 8009592:	2300      	movs	r3, #0
 8009594:	6063      	str	r3, [r4, #4]
 8009596:	6923      	ldr	r3, [r4, #16]
 8009598:	6023      	str	r3, [r4, #0]
 800959a:	89a3      	ldrh	r3, [r4, #12]
 800959c:	f043 0308 	orr.w	r3, r3, #8
 80095a0:	81a3      	strh	r3, [r4, #12]
 80095a2:	6923      	ldr	r3, [r4, #16]
 80095a4:	b94b      	cbnz	r3, 80095ba <__swsetup_r+0x7a>
 80095a6:	89a3      	ldrh	r3, [r4, #12]
 80095a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80095ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80095b0:	d003      	beq.n	80095ba <__swsetup_r+0x7a>
 80095b2:	4621      	mov	r1, r4
 80095b4:	4628      	mov	r0, r5
 80095b6:	f000 fd2d 	bl	800a014 <__smakebuf_r>
 80095ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095be:	f013 0201 	ands.w	r2, r3, #1
 80095c2:	d00a      	beq.n	80095da <__swsetup_r+0x9a>
 80095c4:	2200      	movs	r2, #0
 80095c6:	60a2      	str	r2, [r4, #8]
 80095c8:	6962      	ldr	r2, [r4, #20]
 80095ca:	4252      	negs	r2, r2
 80095cc:	61a2      	str	r2, [r4, #24]
 80095ce:	6922      	ldr	r2, [r4, #16]
 80095d0:	b942      	cbnz	r2, 80095e4 <__swsetup_r+0xa4>
 80095d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80095d6:	d1c5      	bne.n	8009564 <__swsetup_r+0x24>
 80095d8:	bd38      	pop	{r3, r4, r5, pc}
 80095da:	0799      	lsls	r1, r3, #30
 80095dc:	bf58      	it	pl
 80095de:	6962      	ldrpl	r2, [r4, #20]
 80095e0:	60a2      	str	r2, [r4, #8]
 80095e2:	e7f4      	b.n	80095ce <__swsetup_r+0x8e>
 80095e4:	2000      	movs	r0, #0
 80095e6:	e7f7      	b.n	80095d8 <__swsetup_r+0x98>
 80095e8:	20000028 	.word	0x20000028

080095ec <memset>:
 80095ec:	4402      	add	r2, r0
 80095ee:	4603      	mov	r3, r0
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d100      	bne.n	80095f6 <memset+0xa>
 80095f4:	4770      	bx	lr
 80095f6:	f803 1b01 	strb.w	r1, [r3], #1
 80095fa:	e7f9      	b.n	80095f0 <memset+0x4>

080095fc <_close_r>:
 80095fc:	b538      	push	{r3, r4, r5, lr}
 80095fe:	4d06      	ldr	r5, [pc, #24]	@ (8009618 <_close_r+0x1c>)
 8009600:	2300      	movs	r3, #0
 8009602:	4604      	mov	r4, r0
 8009604:	4608      	mov	r0, r1
 8009606:	602b      	str	r3, [r5, #0]
 8009608:	f7f8 ff4f 	bl	80024aa <_close>
 800960c:	1c43      	adds	r3, r0, #1
 800960e:	d102      	bne.n	8009616 <_close_r+0x1a>
 8009610:	682b      	ldr	r3, [r5, #0]
 8009612:	b103      	cbz	r3, 8009616 <_close_r+0x1a>
 8009614:	6023      	str	r3, [r4, #0]
 8009616:	bd38      	pop	{r3, r4, r5, pc}
 8009618:	200004f4 	.word	0x200004f4

0800961c <_lseek_r>:
 800961c:	b538      	push	{r3, r4, r5, lr}
 800961e:	4d07      	ldr	r5, [pc, #28]	@ (800963c <_lseek_r+0x20>)
 8009620:	4604      	mov	r4, r0
 8009622:	4608      	mov	r0, r1
 8009624:	4611      	mov	r1, r2
 8009626:	2200      	movs	r2, #0
 8009628:	602a      	str	r2, [r5, #0]
 800962a:	461a      	mov	r2, r3
 800962c:	f7f8 ff64 	bl	80024f8 <_lseek>
 8009630:	1c43      	adds	r3, r0, #1
 8009632:	d102      	bne.n	800963a <_lseek_r+0x1e>
 8009634:	682b      	ldr	r3, [r5, #0]
 8009636:	b103      	cbz	r3, 800963a <_lseek_r+0x1e>
 8009638:	6023      	str	r3, [r4, #0]
 800963a:	bd38      	pop	{r3, r4, r5, pc}
 800963c:	200004f4 	.word	0x200004f4

08009640 <_read_r>:
 8009640:	b538      	push	{r3, r4, r5, lr}
 8009642:	4d07      	ldr	r5, [pc, #28]	@ (8009660 <_read_r+0x20>)
 8009644:	4604      	mov	r4, r0
 8009646:	4608      	mov	r0, r1
 8009648:	4611      	mov	r1, r2
 800964a:	2200      	movs	r2, #0
 800964c:	602a      	str	r2, [r5, #0]
 800964e:	461a      	mov	r2, r3
 8009650:	f7f8 ff0e 	bl	8002470 <_read>
 8009654:	1c43      	adds	r3, r0, #1
 8009656:	d102      	bne.n	800965e <_read_r+0x1e>
 8009658:	682b      	ldr	r3, [r5, #0]
 800965a:	b103      	cbz	r3, 800965e <_read_r+0x1e>
 800965c:	6023      	str	r3, [r4, #0]
 800965e:	bd38      	pop	{r3, r4, r5, pc}
 8009660:	200004f4 	.word	0x200004f4

08009664 <_write_r>:
 8009664:	b538      	push	{r3, r4, r5, lr}
 8009666:	4d07      	ldr	r5, [pc, #28]	@ (8009684 <_write_r+0x20>)
 8009668:	4604      	mov	r4, r0
 800966a:	4608      	mov	r0, r1
 800966c:	4611      	mov	r1, r2
 800966e:	2200      	movs	r2, #0
 8009670:	602a      	str	r2, [r5, #0]
 8009672:	461a      	mov	r2, r3
 8009674:	f7f7 fe64 	bl	8001340 <_write>
 8009678:	1c43      	adds	r3, r0, #1
 800967a:	d102      	bne.n	8009682 <_write_r+0x1e>
 800967c:	682b      	ldr	r3, [r5, #0]
 800967e:	b103      	cbz	r3, 8009682 <_write_r+0x1e>
 8009680:	6023      	str	r3, [r4, #0]
 8009682:	bd38      	pop	{r3, r4, r5, pc}
 8009684:	200004f4 	.word	0x200004f4

08009688 <__errno>:
 8009688:	4b01      	ldr	r3, [pc, #4]	@ (8009690 <__errno+0x8>)
 800968a:	6818      	ldr	r0, [r3, #0]
 800968c:	4770      	bx	lr
 800968e:	bf00      	nop
 8009690:	20000028 	.word	0x20000028

08009694 <__libc_init_array>:
 8009694:	b570      	push	{r4, r5, r6, lr}
 8009696:	4d0d      	ldr	r5, [pc, #52]	@ (80096cc <__libc_init_array+0x38>)
 8009698:	4c0d      	ldr	r4, [pc, #52]	@ (80096d0 <__libc_init_array+0x3c>)
 800969a:	1b64      	subs	r4, r4, r5
 800969c:	10a4      	asrs	r4, r4, #2
 800969e:	2600      	movs	r6, #0
 80096a0:	42a6      	cmp	r6, r4
 80096a2:	d109      	bne.n	80096b8 <__libc_init_array+0x24>
 80096a4:	4d0b      	ldr	r5, [pc, #44]	@ (80096d4 <__libc_init_array+0x40>)
 80096a6:	4c0c      	ldr	r4, [pc, #48]	@ (80096d8 <__libc_init_array+0x44>)
 80096a8:	f001 fc80 	bl	800afac <_init>
 80096ac:	1b64      	subs	r4, r4, r5
 80096ae:	10a4      	asrs	r4, r4, #2
 80096b0:	2600      	movs	r6, #0
 80096b2:	42a6      	cmp	r6, r4
 80096b4:	d105      	bne.n	80096c2 <__libc_init_array+0x2e>
 80096b6:	bd70      	pop	{r4, r5, r6, pc}
 80096b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80096bc:	4798      	blx	r3
 80096be:	3601      	adds	r6, #1
 80096c0:	e7ee      	b.n	80096a0 <__libc_init_array+0xc>
 80096c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80096c6:	4798      	blx	r3
 80096c8:	3601      	adds	r6, #1
 80096ca:	e7f2      	b.n	80096b2 <__libc_init_array+0x1e>
 80096cc:	0800b620 	.word	0x0800b620
 80096d0:	0800b620 	.word	0x0800b620
 80096d4:	0800b620 	.word	0x0800b620
 80096d8:	0800b624 	.word	0x0800b624

080096dc <__retarget_lock_init_recursive>:
 80096dc:	4770      	bx	lr

080096de <__retarget_lock_acquire_recursive>:
 80096de:	4770      	bx	lr

080096e0 <__retarget_lock_release_recursive>:
 80096e0:	4770      	bx	lr
	...

080096e4 <_free_r>:
 80096e4:	b538      	push	{r3, r4, r5, lr}
 80096e6:	4605      	mov	r5, r0
 80096e8:	2900      	cmp	r1, #0
 80096ea:	d041      	beq.n	8009770 <_free_r+0x8c>
 80096ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096f0:	1f0c      	subs	r4, r1, #4
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	bfb8      	it	lt
 80096f6:	18e4      	addlt	r4, r4, r3
 80096f8:	f000 f8e0 	bl	80098bc <__malloc_lock>
 80096fc:	4a1d      	ldr	r2, [pc, #116]	@ (8009774 <_free_r+0x90>)
 80096fe:	6813      	ldr	r3, [r2, #0]
 8009700:	b933      	cbnz	r3, 8009710 <_free_r+0x2c>
 8009702:	6063      	str	r3, [r4, #4]
 8009704:	6014      	str	r4, [r2, #0]
 8009706:	4628      	mov	r0, r5
 8009708:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800970c:	f000 b8dc 	b.w	80098c8 <__malloc_unlock>
 8009710:	42a3      	cmp	r3, r4
 8009712:	d908      	bls.n	8009726 <_free_r+0x42>
 8009714:	6820      	ldr	r0, [r4, #0]
 8009716:	1821      	adds	r1, r4, r0
 8009718:	428b      	cmp	r3, r1
 800971a:	bf01      	itttt	eq
 800971c:	6819      	ldreq	r1, [r3, #0]
 800971e:	685b      	ldreq	r3, [r3, #4]
 8009720:	1809      	addeq	r1, r1, r0
 8009722:	6021      	streq	r1, [r4, #0]
 8009724:	e7ed      	b.n	8009702 <_free_r+0x1e>
 8009726:	461a      	mov	r2, r3
 8009728:	685b      	ldr	r3, [r3, #4]
 800972a:	b10b      	cbz	r3, 8009730 <_free_r+0x4c>
 800972c:	42a3      	cmp	r3, r4
 800972e:	d9fa      	bls.n	8009726 <_free_r+0x42>
 8009730:	6811      	ldr	r1, [r2, #0]
 8009732:	1850      	adds	r0, r2, r1
 8009734:	42a0      	cmp	r0, r4
 8009736:	d10b      	bne.n	8009750 <_free_r+0x6c>
 8009738:	6820      	ldr	r0, [r4, #0]
 800973a:	4401      	add	r1, r0
 800973c:	1850      	adds	r0, r2, r1
 800973e:	4283      	cmp	r3, r0
 8009740:	6011      	str	r1, [r2, #0]
 8009742:	d1e0      	bne.n	8009706 <_free_r+0x22>
 8009744:	6818      	ldr	r0, [r3, #0]
 8009746:	685b      	ldr	r3, [r3, #4]
 8009748:	6053      	str	r3, [r2, #4]
 800974a:	4408      	add	r0, r1
 800974c:	6010      	str	r0, [r2, #0]
 800974e:	e7da      	b.n	8009706 <_free_r+0x22>
 8009750:	d902      	bls.n	8009758 <_free_r+0x74>
 8009752:	230c      	movs	r3, #12
 8009754:	602b      	str	r3, [r5, #0]
 8009756:	e7d6      	b.n	8009706 <_free_r+0x22>
 8009758:	6820      	ldr	r0, [r4, #0]
 800975a:	1821      	adds	r1, r4, r0
 800975c:	428b      	cmp	r3, r1
 800975e:	bf04      	itt	eq
 8009760:	6819      	ldreq	r1, [r3, #0]
 8009762:	685b      	ldreq	r3, [r3, #4]
 8009764:	6063      	str	r3, [r4, #4]
 8009766:	bf04      	itt	eq
 8009768:	1809      	addeq	r1, r1, r0
 800976a:	6021      	streq	r1, [r4, #0]
 800976c:	6054      	str	r4, [r2, #4]
 800976e:	e7ca      	b.n	8009706 <_free_r+0x22>
 8009770:	bd38      	pop	{r3, r4, r5, pc}
 8009772:	bf00      	nop
 8009774:	20000500 	.word	0x20000500

08009778 <sbrk_aligned>:
 8009778:	b570      	push	{r4, r5, r6, lr}
 800977a:	4e0f      	ldr	r6, [pc, #60]	@ (80097b8 <sbrk_aligned+0x40>)
 800977c:	460c      	mov	r4, r1
 800977e:	6831      	ldr	r1, [r6, #0]
 8009780:	4605      	mov	r5, r0
 8009782:	b911      	cbnz	r1, 800978a <sbrk_aligned+0x12>
 8009784:	f000 fca4 	bl	800a0d0 <_sbrk_r>
 8009788:	6030      	str	r0, [r6, #0]
 800978a:	4621      	mov	r1, r4
 800978c:	4628      	mov	r0, r5
 800978e:	f000 fc9f 	bl	800a0d0 <_sbrk_r>
 8009792:	1c43      	adds	r3, r0, #1
 8009794:	d103      	bne.n	800979e <sbrk_aligned+0x26>
 8009796:	f04f 34ff 	mov.w	r4, #4294967295
 800979a:	4620      	mov	r0, r4
 800979c:	bd70      	pop	{r4, r5, r6, pc}
 800979e:	1cc4      	adds	r4, r0, #3
 80097a0:	f024 0403 	bic.w	r4, r4, #3
 80097a4:	42a0      	cmp	r0, r4
 80097a6:	d0f8      	beq.n	800979a <sbrk_aligned+0x22>
 80097a8:	1a21      	subs	r1, r4, r0
 80097aa:	4628      	mov	r0, r5
 80097ac:	f000 fc90 	bl	800a0d0 <_sbrk_r>
 80097b0:	3001      	adds	r0, #1
 80097b2:	d1f2      	bne.n	800979a <sbrk_aligned+0x22>
 80097b4:	e7ef      	b.n	8009796 <sbrk_aligned+0x1e>
 80097b6:	bf00      	nop
 80097b8:	200004fc 	.word	0x200004fc

080097bc <_malloc_r>:
 80097bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097c0:	1ccd      	adds	r5, r1, #3
 80097c2:	f025 0503 	bic.w	r5, r5, #3
 80097c6:	3508      	adds	r5, #8
 80097c8:	2d0c      	cmp	r5, #12
 80097ca:	bf38      	it	cc
 80097cc:	250c      	movcc	r5, #12
 80097ce:	2d00      	cmp	r5, #0
 80097d0:	4606      	mov	r6, r0
 80097d2:	db01      	blt.n	80097d8 <_malloc_r+0x1c>
 80097d4:	42a9      	cmp	r1, r5
 80097d6:	d904      	bls.n	80097e2 <_malloc_r+0x26>
 80097d8:	230c      	movs	r3, #12
 80097da:	6033      	str	r3, [r6, #0]
 80097dc:	2000      	movs	r0, #0
 80097de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80098b8 <_malloc_r+0xfc>
 80097e6:	f000 f869 	bl	80098bc <__malloc_lock>
 80097ea:	f8d8 3000 	ldr.w	r3, [r8]
 80097ee:	461c      	mov	r4, r3
 80097f0:	bb44      	cbnz	r4, 8009844 <_malloc_r+0x88>
 80097f2:	4629      	mov	r1, r5
 80097f4:	4630      	mov	r0, r6
 80097f6:	f7ff ffbf 	bl	8009778 <sbrk_aligned>
 80097fa:	1c43      	adds	r3, r0, #1
 80097fc:	4604      	mov	r4, r0
 80097fe:	d158      	bne.n	80098b2 <_malloc_r+0xf6>
 8009800:	f8d8 4000 	ldr.w	r4, [r8]
 8009804:	4627      	mov	r7, r4
 8009806:	2f00      	cmp	r7, #0
 8009808:	d143      	bne.n	8009892 <_malloc_r+0xd6>
 800980a:	2c00      	cmp	r4, #0
 800980c:	d04b      	beq.n	80098a6 <_malloc_r+0xea>
 800980e:	6823      	ldr	r3, [r4, #0]
 8009810:	4639      	mov	r1, r7
 8009812:	4630      	mov	r0, r6
 8009814:	eb04 0903 	add.w	r9, r4, r3
 8009818:	f000 fc5a 	bl	800a0d0 <_sbrk_r>
 800981c:	4581      	cmp	r9, r0
 800981e:	d142      	bne.n	80098a6 <_malloc_r+0xea>
 8009820:	6821      	ldr	r1, [r4, #0]
 8009822:	1a6d      	subs	r5, r5, r1
 8009824:	4629      	mov	r1, r5
 8009826:	4630      	mov	r0, r6
 8009828:	f7ff ffa6 	bl	8009778 <sbrk_aligned>
 800982c:	3001      	adds	r0, #1
 800982e:	d03a      	beq.n	80098a6 <_malloc_r+0xea>
 8009830:	6823      	ldr	r3, [r4, #0]
 8009832:	442b      	add	r3, r5
 8009834:	6023      	str	r3, [r4, #0]
 8009836:	f8d8 3000 	ldr.w	r3, [r8]
 800983a:	685a      	ldr	r2, [r3, #4]
 800983c:	bb62      	cbnz	r2, 8009898 <_malloc_r+0xdc>
 800983e:	f8c8 7000 	str.w	r7, [r8]
 8009842:	e00f      	b.n	8009864 <_malloc_r+0xa8>
 8009844:	6822      	ldr	r2, [r4, #0]
 8009846:	1b52      	subs	r2, r2, r5
 8009848:	d420      	bmi.n	800988c <_malloc_r+0xd0>
 800984a:	2a0b      	cmp	r2, #11
 800984c:	d917      	bls.n	800987e <_malloc_r+0xc2>
 800984e:	1961      	adds	r1, r4, r5
 8009850:	42a3      	cmp	r3, r4
 8009852:	6025      	str	r5, [r4, #0]
 8009854:	bf18      	it	ne
 8009856:	6059      	strne	r1, [r3, #4]
 8009858:	6863      	ldr	r3, [r4, #4]
 800985a:	bf08      	it	eq
 800985c:	f8c8 1000 	streq.w	r1, [r8]
 8009860:	5162      	str	r2, [r4, r5]
 8009862:	604b      	str	r3, [r1, #4]
 8009864:	4630      	mov	r0, r6
 8009866:	f000 f82f 	bl	80098c8 <__malloc_unlock>
 800986a:	f104 000b 	add.w	r0, r4, #11
 800986e:	1d23      	adds	r3, r4, #4
 8009870:	f020 0007 	bic.w	r0, r0, #7
 8009874:	1ac2      	subs	r2, r0, r3
 8009876:	bf1c      	itt	ne
 8009878:	1a1b      	subne	r3, r3, r0
 800987a:	50a3      	strne	r3, [r4, r2]
 800987c:	e7af      	b.n	80097de <_malloc_r+0x22>
 800987e:	6862      	ldr	r2, [r4, #4]
 8009880:	42a3      	cmp	r3, r4
 8009882:	bf0c      	ite	eq
 8009884:	f8c8 2000 	streq.w	r2, [r8]
 8009888:	605a      	strne	r2, [r3, #4]
 800988a:	e7eb      	b.n	8009864 <_malloc_r+0xa8>
 800988c:	4623      	mov	r3, r4
 800988e:	6864      	ldr	r4, [r4, #4]
 8009890:	e7ae      	b.n	80097f0 <_malloc_r+0x34>
 8009892:	463c      	mov	r4, r7
 8009894:	687f      	ldr	r7, [r7, #4]
 8009896:	e7b6      	b.n	8009806 <_malloc_r+0x4a>
 8009898:	461a      	mov	r2, r3
 800989a:	685b      	ldr	r3, [r3, #4]
 800989c:	42a3      	cmp	r3, r4
 800989e:	d1fb      	bne.n	8009898 <_malloc_r+0xdc>
 80098a0:	2300      	movs	r3, #0
 80098a2:	6053      	str	r3, [r2, #4]
 80098a4:	e7de      	b.n	8009864 <_malloc_r+0xa8>
 80098a6:	230c      	movs	r3, #12
 80098a8:	6033      	str	r3, [r6, #0]
 80098aa:	4630      	mov	r0, r6
 80098ac:	f000 f80c 	bl	80098c8 <__malloc_unlock>
 80098b0:	e794      	b.n	80097dc <_malloc_r+0x20>
 80098b2:	6005      	str	r5, [r0, #0]
 80098b4:	e7d6      	b.n	8009864 <_malloc_r+0xa8>
 80098b6:	bf00      	nop
 80098b8:	20000500 	.word	0x20000500

080098bc <__malloc_lock>:
 80098bc:	4801      	ldr	r0, [pc, #4]	@ (80098c4 <__malloc_lock+0x8>)
 80098be:	f7ff bf0e 	b.w	80096de <__retarget_lock_acquire_recursive>
 80098c2:	bf00      	nop
 80098c4:	200004f8 	.word	0x200004f8

080098c8 <__malloc_unlock>:
 80098c8:	4801      	ldr	r0, [pc, #4]	@ (80098d0 <__malloc_unlock+0x8>)
 80098ca:	f7ff bf09 	b.w	80096e0 <__retarget_lock_release_recursive>
 80098ce:	bf00      	nop
 80098d0:	200004f8 	.word	0x200004f8

080098d4 <__sfputc_r>:
 80098d4:	6893      	ldr	r3, [r2, #8]
 80098d6:	3b01      	subs	r3, #1
 80098d8:	2b00      	cmp	r3, #0
 80098da:	b410      	push	{r4}
 80098dc:	6093      	str	r3, [r2, #8]
 80098de:	da08      	bge.n	80098f2 <__sfputc_r+0x1e>
 80098e0:	6994      	ldr	r4, [r2, #24]
 80098e2:	42a3      	cmp	r3, r4
 80098e4:	db01      	blt.n	80098ea <__sfputc_r+0x16>
 80098e6:	290a      	cmp	r1, #10
 80098e8:	d103      	bne.n	80098f2 <__sfputc_r+0x1e>
 80098ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80098ee:	f7ff bde8 	b.w	80094c2 <__swbuf_r>
 80098f2:	6813      	ldr	r3, [r2, #0]
 80098f4:	1c58      	adds	r0, r3, #1
 80098f6:	6010      	str	r0, [r2, #0]
 80098f8:	7019      	strb	r1, [r3, #0]
 80098fa:	4608      	mov	r0, r1
 80098fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009900:	4770      	bx	lr

08009902 <__sfputs_r>:
 8009902:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009904:	4606      	mov	r6, r0
 8009906:	460f      	mov	r7, r1
 8009908:	4614      	mov	r4, r2
 800990a:	18d5      	adds	r5, r2, r3
 800990c:	42ac      	cmp	r4, r5
 800990e:	d101      	bne.n	8009914 <__sfputs_r+0x12>
 8009910:	2000      	movs	r0, #0
 8009912:	e007      	b.n	8009924 <__sfputs_r+0x22>
 8009914:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009918:	463a      	mov	r2, r7
 800991a:	4630      	mov	r0, r6
 800991c:	f7ff ffda 	bl	80098d4 <__sfputc_r>
 8009920:	1c43      	adds	r3, r0, #1
 8009922:	d1f3      	bne.n	800990c <__sfputs_r+0xa>
 8009924:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009928 <_vfiprintf_r>:
 8009928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800992c:	460d      	mov	r5, r1
 800992e:	b09d      	sub	sp, #116	@ 0x74
 8009930:	4614      	mov	r4, r2
 8009932:	4698      	mov	r8, r3
 8009934:	4606      	mov	r6, r0
 8009936:	b118      	cbz	r0, 8009940 <_vfiprintf_r+0x18>
 8009938:	6a03      	ldr	r3, [r0, #32]
 800993a:	b90b      	cbnz	r3, 8009940 <_vfiprintf_r+0x18>
 800993c:	f7ff fcd8 	bl	80092f0 <__sinit>
 8009940:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009942:	07d9      	lsls	r1, r3, #31
 8009944:	d405      	bmi.n	8009952 <_vfiprintf_r+0x2a>
 8009946:	89ab      	ldrh	r3, [r5, #12]
 8009948:	059a      	lsls	r2, r3, #22
 800994a:	d402      	bmi.n	8009952 <_vfiprintf_r+0x2a>
 800994c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800994e:	f7ff fec6 	bl	80096de <__retarget_lock_acquire_recursive>
 8009952:	89ab      	ldrh	r3, [r5, #12]
 8009954:	071b      	lsls	r3, r3, #28
 8009956:	d501      	bpl.n	800995c <_vfiprintf_r+0x34>
 8009958:	692b      	ldr	r3, [r5, #16]
 800995a:	b99b      	cbnz	r3, 8009984 <_vfiprintf_r+0x5c>
 800995c:	4629      	mov	r1, r5
 800995e:	4630      	mov	r0, r6
 8009960:	f7ff fdee 	bl	8009540 <__swsetup_r>
 8009964:	b170      	cbz	r0, 8009984 <_vfiprintf_r+0x5c>
 8009966:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009968:	07dc      	lsls	r4, r3, #31
 800996a:	d504      	bpl.n	8009976 <_vfiprintf_r+0x4e>
 800996c:	f04f 30ff 	mov.w	r0, #4294967295
 8009970:	b01d      	add	sp, #116	@ 0x74
 8009972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009976:	89ab      	ldrh	r3, [r5, #12]
 8009978:	0598      	lsls	r0, r3, #22
 800997a:	d4f7      	bmi.n	800996c <_vfiprintf_r+0x44>
 800997c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800997e:	f7ff feaf 	bl	80096e0 <__retarget_lock_release_recursive>
 8009982:	e7f3      	b.n	800996c <_vfiprintf_r+0x44>
 8009984:	2300      	movs	r3, #0
 8009986:	9309      	str	r3, [sp, #36]	@ 0x24
 8009988:	2320      	movs	r3, #32
 800998a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800998e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009992:	2330      	movs	r3, #48	@ 0x30
 8009994:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009b44 <_vfiprintf_r+0x21c>
 8009998:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800999c:	f04f 0901 	mov.w	r9, #1
 80099a0:	4623      	mov	r3, r4
 80099a2:	469a      	mov	sl, r3
 80099a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099a8:	b10a      	cbz	r2, 80099ae <_vfiprintf_r+0x86>
 80099aa:	2a25      	cmp	r2, #37	@ 0x25
 80099ac:	d1f9      	bne.n	80099a2 <_vfiprintf_r+0x7a>
 80099ae:	ebba 0b04 	subs.w	fp, sl, r4
 80099b2:	d00b      	beq.n	80099cc <_vfiprintf_r+0xa4>
 80099b4:	465b      	mov	r3, fp
 80099b6:	4622      	mov	r2, r4
 80099b8:	4629      	mov	r1, r5
 80099ba:	4630      	mov	r0, r6
 80099bc:	f7ff ffa1 	bl	8009902 <__sfputs_r>
 80099c0:	3001      	adds	r0, #1
 80099c2:	f000 80a7 	beq.w	8009b14 <_vfiprintf_r+0x1ec>
 80099c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099c8:	445a      	add	r2, fp
 80099ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80099cc:	f89a 3000 	ldrb.w	r3, [sl]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	f000 809f 	beq.w	8009b14 <_vfiprintf_r+0x1ec>
 80099d6:	2300      	movs	r3, #0
 80099d8:	f04f 32ff 	mov.w	r2, #4294967295
 80099dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099e0:	f10a 0a01 	add.w	sl, sl, #1
 80099e4:	9304      	str	r3, [sp, #16]
 80099e6:	9307      	str	r3, [sp, #28]
 80099e8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80099ec:	931a      	str	r3, [sp, #104]	@ 0x68
 80099ee:	4654      	mov	r4, sl
 80099f0:	2205      	movs	r2, #5
 80099f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099f6:	4853      	ldr	r0, [pc, #332]	@ (8009b44 <_vfiprintf_r+0x21c>)
 80099f8:	f7f6 fc0a 	bl	8000210 <memchr>
 80099fc:	9a04      	ldr	r2, [sp, #16]
 80099fe:	b9d8      	cbnz	r0, 8009a38 <_vfiprintf_r+0x110>
 8009a00:	06d1      	lsls	r1, r2, #27
 8009a02:	bf44      	itt	mi
 8009a04:	2320      	movmi	r3, #32
 8009a06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a0a:	0713      	lsls	r3, r2, #28
 8009a0c:	bf44      	itt	mi
 8009a0e:	232b      	movmi	r3, #43	@ 0x2b
 8009a10:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a14:	f89a 3000 	ldrb.w	r3, [sl]
 8009a18:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a1a:	d015      	beq.n	8009a48 <_vfiprintf_r+0x120>
 8009a1c:	9a07      	ldr	r2, [sp, #28]
 8009a1e:	4654      	mov	r4, sl
 8009a20:	2000      	movs	r0, #0
 8009a22:	f04f 0c0a 	mov.w	ip, #10
 8009a26:	4621      	mov	r1, r4
 8009a28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a2c:	3b30      	subs	r3, #48	@ 0x30
 8009a2e:	2b09      	cmp	r3, #9
 8009a30:	d94b      	bls.n	8009aca <_vfiprintf_r+0x1a2>
 8009a32:	b1b0      	cbz	r0, 8009a62 <_vfiprintf_r+0x13a>
 8009a34:	9207      	str	r2, [sp, #28]
 8009a36:	e014      	b.n	8009a62 <_vfiprintf_r+0x13a>
 8009a38:	eba0 0308 	sub.w	r3, r0, r8
 8009a3c:	fa09 f303 	lsl.w	r3, r9, r3
 8009a40:	4313      	orrs	r3, r2
 8009a42:	9304      	str	r3, [sp, #16]
 8009a44:	46a2      	mov	sl, r4
 8009a46:	e7d2      	b.n	80099ee <_vfiprintf_r+0xc6>
 8009a48:	9b03      	ldr	r3, [sp, #12]
 8009a4a:	1d19      	adds	r1, r3, #4
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	9103      	str	r1, [sp, #12]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	bfbb      	ittet	lt
 8009a54:	425b      	neglt	r3, r3
 8009a56:	f042 0202 	orrlt.w	r2, r2, #2
 8009a5a:	9307      	strge	r3, [sp, #28]
 8009a5c:	9307      	strlt	r3, [sp, #28]
 8009a5e:	bfb8      	it	lt
 8009a60:	9204      	strlt	r2, [sp, #16]
 8009a62:	7823      	ldrb	r3, [r4, #0]
 8009a64:	2b2e      	cmp	r3, #46	@ 0x2e
 8009a66:	d10a      	bne.n	8009a7e <_vfiprintf_r+0x156>
 8009a68:	7863      	ldrb	r3, [r4, #1]
 8009a6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a6c:	d132      	bne.n	8009ad4 <_vfiprintf_r+0x1ac>
 8009a6e:	9b03      	ldr	r3, [sp, #12]
 8009a70:	1d1a      	adds	r2, r3, #4
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	9203      	str	r2, [sp, #12]
 8009a76:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009a7a:	3402      	adds	r4, #2
 8009a7c:	9305      	str	r3, [sp, #20]
 8009a7e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009b54 <_vfiprintf_r+0x22c>
 8009a82:	7821      	ldrb	r1, [r4, #0]
 8009a84:	2203      	movs	r2, #3
 8009a86:	4650      	mov	r0, sl
 8009a88:	f7f6 fbc2 	bl	8000210 <memchr>
 8009a8c:	b138      	cbz	r0, 8009a9e <_vfiprintf_r+0x176>
 8009a8e:	9b04      	ldr	r3, [sp, #16]
 8009a90:	eba0 000a 	sub.w	r0, r0, sl
 8009a94:	2240      	movs	r2, #64	@ 0x40
 8009a96:	4082      	lsls	r2, r0
 8009a98:	4313      	orrs	r3, r2
 8009a9a:	3401      	adds	r4, #1
 8009a9c:	9304      	str	r3, [sp, #16]
 8009a9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009aa2:	4829      	ldr	r0, [pc, #164]	@ (8009b48 <_vfiprintf_r+0x220>)
 8009aa4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009aa8:	2206      	movs	r2, #6
 8009aaa:	f7f6 fbb1 	bl	8000210 <memchr>
 8009aae:	2800      	cmp	r0, #0
 8009ab0:	d03f      	beq.n	8009b32 <_vfiprintf_r+0x20a>
 8009ab2:	4b26      	ldr	r3, [pc, #152]	@ (8009b4c <_vfiprintf_r+0x224>)
 8009ab4:	bb1b      	cbnz	r3, 8009afe <_vfiprintf_r+0x1d6>
 8009ab6:	9b03      	ldr	r3, [sp, #12]
 8009ab8:	3307      	adds	r3, #7
 8009aba:	f023 0307 	bic.w	r3, r3, #7
 8009abe:	3308      	adds	r3, #8
 8009ac0:	9303      	str	r3, [sp, #12]
 8009ac2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ac4:	443b      	add	r3, r7
 8009ac6:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ac8:	e76a      	b.n	80099a0 <_vfiprintf_r+0x78>
 8009aca:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ace:	460c      	mov	r4, r1
 8009ad0:	2001      	movs	r0, #1
 8009ad2:	e7a8      	b.n	8009a26 <_vfiprintf_r+0xfe>
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	3401      	adds	r4, #1
 8009ad8:	9305      	str	r3, [sp, #20]
 8009ada:	4619      	mov	r1, r3
 8009adc:	f04f 0c0a 	mov.w	ip, #10
 8009ae0:	4620      	mov	r0, r4
 8009ae2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ae6:	3a30      	subs	r2, #48	@ 0x30
 8009ae8:	2a09      	cmp	r2, #9
 8009aea:	d903      	bls.n	8009af4 <_vfiprintf_r+0x1cc>
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d0c6      	beq.n	8009a7e <_vfiprintf_r+0x156>
 8009af0:	9105      	str	r1, [sp, #20]
 8009af2:	e7c4      	b.n	8009a7e <_vfiprintf_r+0x156>
 8009af4:	fb0c 2101 	mla	r1, ip, r1, r2
 8009af8:	4604      	mov	r4, r0
 8009afa:	2301      	movs	r3, #1
 8009afc:	e7f0      	b.n	8009ae0 <_vfiprintf_r+0x1b8>
 8009afe:	ab03      	add	r3, sp, #12
 8009b00:	9300      	str	r3, [sp, #0]
 8009b02:	462a      	mov	r2, r5
 8009b04:	4b12      	ldr	r3, [pc, #72]	@ (8009b50 <_vfiprintf_r+0x228>)
 8009b06:	a904      	add	r1, sp, #16
 8009b08:	4630      	mov	r0, r6
 8009b0a:	f3af 8000 	nop.w
 8009b0e:	4607      	mov	r7, r0
 8009b10:	1c78      	adds	r0, r7, #1
 8009b12:	d1d6      	bne.n	8009ac2 <_vfiprintf_r+0x19a>
 8009b14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b16:	07d9      	lsls	r1, r3, #31
 8009b18:	d405      	bmi.n	8009b26 <_vfiprintf_r+0x1fe>
 8009b1a:	89ab      	ldrh	r3, [r5, #12]
 8009b1c:	059a      	lsls	r2, r3, #22
 8009b1e:	d402      	bmi.n	8009b26 <_vfiprintf_r+0x1fe>
 8009b20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b22:	f7ff fddd 	bl	80096e0 <__retarget_lock_release_recursive>
 8009b26:	89ab      	ldrh	r3, [r5, #12]
 8009b28:	065b      	lsls	r3, r3, #25
 8009b2a:	f53f af1f 	bmi.w	800996c <_vfiprintf_r+0x44>
 8009b2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009b30:	e71e      	b.n	8009970 <_vfiprintf_r+0x48>
 8009b32:	ab03      	add	r3, sp, #12
 8009b34:	9300      	str	r3, [sp, #0]
 8009b36:	462a      	mov	r2, r5
 8009b38:	4b05      	ldr	r3, [pc, #20]	@ (8009b50 <_vfiprintf_r+0x228>)
 8009b3a:	a904      	add	r1, sp, #16
 8009b3c:	4630      	mov	r0, r6
 8009b3e:	f000 f879 	bl	8009c34 <_printf_i>
 8009b42:	e7e4      	b.n	8009b0e <_vfiprintf_r+0x1e6>
 8009b44:	0800b5a4 	.word	0x0800b5a4
 8009b48:	0800b5ae 	.word	0x0800b5ae
 8009b4c:	00000000 	.word	0x00000000
 8009b50:	08009903 	.word	0x08009903
 8009b54:	0800b5aa 	.word	0x0800b5aa

08009b58 <_printf_common>:
 8009b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b5c:	4616      	mov	r6, r2
 8009b5e:	4698      	mov	r8, r3
 8009b60:	688a      	ldr	r2, [r1, #8]
 8009b62:	690b      	ldr	r3, [r1, #16]
 8009b64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009b68:	4293      	cmp	r3, r2
 8009b6a:	bfb8      	it	lt
 8009b6c:	4613      	movlt	r3, r2
 8009b6e:	6033      	str	r3, [r6, #0]
 8009b70:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009b74:	4607      	mov	r7, r0
 8009b76:	460c      	mov	r4, r1
 8009b78:	b10a      	cbz	r2, 8009b7e <_printf_common+0x26>
 8009b7a:	3301      	adds	r3, #1
 8009b7c:	6033      	str	r3, [r6, #0]
 8009b7e:	6823      	ldr	r3, [r4, #0]
 8009b80:	0699      	lsls	r1, r3, #26
 8009b82:	bf42      	ittt	mi
 8009b84:	6833      	ldrmi	r3, [r6, #0]
 8009b86:	3302      	addmi	r3, #2
 8009b88:	6033      	strmi	r3, [r6, #0]
 8009b8a:	6825      	ldr	r5, [r4, #0]
 8009b8c:	f015 0506 	ands.w	r5, r5, #6
 8009b90:	d106      	bne.n	8009ba0 <_printf_common+0x48>
 8009b92:	f104 0a19 	add.w	sl, r4, #25
 8009b96:	68e3      	ldr	r3, [r4, #12]
 8009b98:	6832      	ldr	r2, [r6, #0]
 8009b9a:	1a9b      	subs	r3, r3, r2
 8009b9c:	42ab      	cmp	r3, r5
 8009b9e:	dc26      	bgt.n	8009bee <_printf_common+0x96>
 8009ba0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009ba4:	6822      	ldr	r2, [r4, #0]
 8009ba6:	3b00      	subs	r3, #0
 8009ba8:	bf18      	it	ne
 8009baa:	2301      	movne	r3, #1
 8009bac:	0692      	lsls	r2, r2, #26
 8009bae:	d42b      	bmi.n	8009c08 <_printf_common+0xb0>
 8009bb0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009bb4:	4641      	mov	r1, r8
 8009bb6:	4638      	mov	r0, r7
 8009bb8:	47c8      	blx	r9
 8009bba:	3001      	adds	r0, #1
 8009bbc:	d01e      	beq.n	8009bfc <_printf_common+0xa4>
 8009bbe:	6823      	ldr	r3, [r4, #0]
 8009bc0:	6922      	ldr	r2, [r4, #16]
 8009bc2:	f003 0306 	and.w	r3, r3, #6
 8009bc6:	2b04      	cmp	r3, #4
 8009bc8:	bf02      	ittt	eq
 8009bca:	68e5      	ldreq	r5, [r4, #12]
 8009bcc:	6833      	ldreq	r3, [r6, #0]
 8009bce:	1aed      	subeq	r5, r5, r3
 8009bd0:	68a3      	ldr	r3, [r4, #8]
 8009bd2:	bf0c      	ite	eq
 8009bd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009bd8:	2500      	movne	r5, #0
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	bfc4      	itt	gt
 8009bde:	1a9b      	subgt	r3, r3, r2
 8009be0:	18ed      	addgt	r5, r5, r3
 8009be2:	2600      	movs	r6, #0
 8009be4:	341a      	adds	r4, #26
 8009be6:	42b5      	cmp	r5, r6
 8009be8:	d11a      	bne.n	8009c20 <_printf_common+0xc8>
 8009bea:	2000      	movs	r0, #0
 8009bec:	e008      	b.n	8009c00 <_printf_common+0xa8>
 8009bee:	2301      	movs	r3, #1
 8009bf0:	4652      	mov	r2, sl
 8009bf2:	4641      	mov	r1, r8
 8009bf4:	4638      	mov	r0, r7
 8009bf6:	47c8      	blx	r9
 8009bf8:	3001      	adds	r0, #1
 8009bfa:	d103      	bne.n	8009c04 <_printf_common+0xac>
 8009bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8009c00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c04:	3501      	adds	r5, #1
 8009c06:	e7c6      	b.n	8009b96 <_printf_common+0x3e>
 8009c08:	18e1      	adds	r1, r4, r3
 8009c0a:	1c5a      	adds	r2, r3, #1
 8009c0c:	2030      	movs	r0, #48	@ 0x30
 8009c0e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009c12:	4422      	add	r2, r4
 8009c14:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009c18:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009c1c:	3302      	adds	r3, #2
 8009c1e:	e7c7      	b.n	8009bb0 <_printf_common+0x58>
 8009c20:	2301      	movs	r3, #1
 8009c22:	4622      	mov	r2, r4
 8009c24:	4641      	mov	r1, r8
 8009c26:	4638      	mov	r0, r7
 8009c28:	47c8      	blx	r9
 8009c2a:	3001      	adds	r0, #1
 8009c2c:	d0e6      	beq.n	8009bfc <_printf_common+0xa4>
 8009c2e:	3601      	adds	r6, #1
 8009c30:	e7d9      	b.n	8009be6 <_printf_common+0x8e>
	...

08009c34 <_printf_i>:
 8009c34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c38:	7e0f      	ldrb	r7, [r1, #24]
 8009c3a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009c3c:	2f78      	cmp	r7, #120	@ 0x78
 8009c3e:	4691      	mov	r9, r2
 8009c40:	4680      	mov	r8, r0
 8009c42:	460c      	mov	r4, r1
 8009c44:	469a      	mov	sl, r3
 8009c46:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009c4a:	d807      	bhi.n	8009c5c <_printf_i+0x28>
 8009c4c:	2f62      	cmp	r7, #98	@ 0x62
 8009c4e:	d80a      	bhi.n	8009c66 <_printf_i+0x32>
 8009c50:	2f00      	cmp	r7, #0
 8009c52:	f000 80d1 	beq.w	8009df8 <_printf_i+0x1c4>
 8009c56:	2f58      	cmp	r7, #88	@ 0x58
 8009c58:	f000 80b8 	beq.w	8009dcc <_printf_i+0x198>
 8009c5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009c60:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009c64:	e03a      	b.n	8009cdc <_printf_i+0xa8>
 8009c66:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009c6a:	2b15      	cmp	r3, #21
 8009c6c:	d8f6      	bhi.n	8009c5c <_printf_i+0x28>
 8009c6e:	a101      	add	r1, pc, #4	@ (adr r1, 8009c74 <_printf_i+0x40>)
 8009c70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009c74:	08009ccd 	.word	0x08009ccd
 8009c78:	08009ce1 	.word	0x08009ce1
 8009c7c:	08009c5d 	.word	0x08009c5d
 8009c80:	08009c5d 	.word	0x08009c5d
 8009c84:	08009c5d 	.word	0x08009c5d
 8009c88:	08009c5d 	.word	0x08009c5d
 8009c8c:	08009ce1 	.word	0x08009ce1
 8009c90:	08009c5d 	.word	0x08009c5d
 8009c94:	08009c5d 	.word	0x08009c5d
 8009c98:	08009c5d 	.word	0x08009c5d
 8009c9c:	08009c5d 	.word	0x08009c5d
 8009ca0:	08009ddf 	.word	0x08009ddf
 8009ca4:	08009d0b 	.word	0x08009d0b
 8009ca8:	08009d99 	.word	0x08009d99
 8009cac:	08009c5d 	.word	0x08009c5d
 8009cb0:	08009c5d 	.word	0x08009c5d
 8009cb4:	08009e01 	.word	0x08009e01
 8009cb8:	08009c5d 	.word	0x08009c5d
 8009cbc:	08009d0b 	.word	0x08009d0b
 8009cc0:	08009c5d 	.word	0x08009c5d
 8009cc4:	08009c5d 	.word	0x08009c5d
 8009cc8:	08009da1 	.word	0x08009da1
 8009ccc:	6833      	ldr	r3, [r6, #0]
 8009cce:	1d1a      	adds	r2, r3, #4
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	6032      	str	r2, [r6, #0]
 8009cd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009cd8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009cdc:	2301      	movs	r3, #1
 8009cde:	e09c      	b.n	8009e1a <_printf_i+0x1e6>
 8009ce0:	6833      	ldr	r3, [r6, #0]
 8009ce2:	6820      	ldr	r0, [r4, #0]
 8009ce4:	1d19      	adds	r1, r3, #4
 8009ce6:	6031      	str	r1, [r6, #0]
 8009ce8:	0606      	lsls	r6, r0, #24
 8009cea:	d501      	bpl.n	8009cf0 <_printf_i+0xbc>
 8009cec:	681d      	ldr	r5, [r3, #0]
 8009cee:	e003      	b.n	8009cf8 <_printf_i+0xc4>
 8009cf0:	0645      	lsls	r5, r0, #25
 8009cf2:	d5fb      	bpl.n	8009cec <_printf_i+0xb8>
 8009cf4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009cf8:	2d00      	cmp	r5, #0
 8009cfa:	da03      	bge.n	8009d04 <_printf_i+0xd0>
 8009cfc:	232d      	movs	r3, #45	@ 0x2d
 8009cfe:	426d      	negs	r5, r5
 8009d00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d04:	4858      	ldr	r0, [pc, #352]	@ (8009e68 <_printf_i+0x234>)
 8009d06:	230a      	movs	r3, #10
 8009d08:	e011      	b.n	8009d2e <_printf_i+0xfa>
 8009d0a:	6821      	ldr	r1, [r4, #0]
 8009d0c:	6833      	ldr	r3, [r6, #0]
 8009d0e:	0608      	lsls	r0, r1, #24
 8009d10:	f853 5b04 	ldr.w	r5, [r3], #4
 8009d14:	d402      	bmi.n	8009d1c <_printf_i+0xe8>
 8009d16:	0649      	lsls	r1, r1, #25
 8009d18:	bf48      	it	mi
 8009d1a:	b2ad      	uxthmi	r5, r5
 8009d1c:	2f6f      	cmp	r7, #111	@ 0x6f
 8009d1e:	4852      	ldr	r0, [pc, #328]	@ (8009e68 <_printf_i+0x234>)
 8009d20:	6033      	str	r3, [r6, #0]
 8009d22:	bf14      	ite	ne
 8009d24:	230a      	movne	r3, #10
 8009d26:	2308      	moveq	r3, #8
 8009d28:	2100      	movs	r1, #0
 8009d2a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009d2e:	6866      	ldr	r6, [r4, #4]
 8009d30:	60a6      	str	r6, [r4, #8]
 8009d32:	2e00      	cmp	r6, #0
 8009d34:	db05      	blt.n	8009d42 <_printf_i+0x10e>
 8009d36:	6821      	ldr	r1, [r4, #0]
 8009d38:	432e      	orrs	r6, r5
 8009d3a:	f021 0104 	bic.w	r1, r1, #4
 8009d3e:	6021      	str	r1, [r4, #0]
 8009d40:	d04b      	beq.n	8009dda <_printf_i+0x1a6>
 8009d42:	4616      	mov	r6, r2
 8009d44:	fbb5 f1f3 	udiv	r1, r5, r3
 8009d48:	fb03 5711 	mls	r7, r3, r1, r5
 8009d4c:	5dc7      	ldrb	r7, [r0, r7]
 8009d4e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009d52:	462f      	mov	r7, r5
 8009d54:	42bb      	cmp	r3, r7
 8009d56:	460d      	mov	r5, r1
 8009d58:	d9f4      	bls.n	8009d44 <_printf_i+0x110>
 8009d5a:	2b08      	cmp	r3, #8
 8009d5c:	d10b      	bne.n	8009d76 <_printf_i+0x142>
 8009d5e:	6823      	ldr	r3, [r4, #0]
 8009d60:	07df      	lsls	r7, r3, #31
 8009d62:	d508      	bpl.n	8009d76 <_printf_i+0x142>
 8009d64:	6923      	ldr	r3, [r4, #16]
 8009d66:	6861      	ldr	r1, [r4, #4]
 8009d68:	4299      	cmp	r1, r3
 8009d6a:	bfde      	ittt	le
 8009d6c:	2330      	movle	r3, #48	@ 0x30
 8009d6e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009d72:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009d76:	1b92      	subs	r2, r2, r6
 8009d78:	6122      	str	r2, [r4, #16]
 8009d7a:	f8cd a000 	str.w	sl, [sp]
 8009d7e:	464b      	mov	r3, r9
 8009d80:	aa03      	add	r2, sp, #12
 8009d82:	4621      	mov	r1, r4
 8009d84:	4640      	mov	r0, r8
 8009d86:	f7ff fee7 	bl	8009b58 <_printf_common>
 8009d8a:	3001      	adds	r0, #1
 8009d8c:	d14a      	bne.n	8009e24 <_printf_i+0x1f0>
 8009d8e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d92:	b004      	add	sp, #16
 8009d94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d98:	6823      	ldr	r3, [r4, #0]
 8009d9a:	f043 0320 	orr.w	r3, r3, #32
 8009d9e:	6023      	str	r3, [r4, #0]
 8009da0:	4832      	ldr	r0, [pc, #200]	@ (8009e6c <_printf_i+0x238>)
 8009da2:	2778      	movs	r7, #120	@ 0x78
 8009da4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009da8:	6823      	ldr	r3, [r4, #0]
 8009daa:	6831      	ldr	r1, [r6, #0]
 8009dac:	061f      	lsls	r7, r3, #24
 8009dae:	f851 5b04 	ldr.w	r5, [r1], #4
 8009db2:	d402      	bmi.n	8009dba <_printf_i+0x186>
 8009db4:	065f      	lsls	r7, r3, #25
 8009db6:	bf48      	it	mi
 8009db8:	b2ad      	uxthmi	r5, r5
 8009dba:	6031      	str	r1, [r6, #0]
 8009dbc:	07d9      	lsls	r1, r3, #31
 8009dbe:	bf44      	itt	mi
 8009dc0:	f043 0320 	orrmi.w	r3, r3, #32
 8009dc4:	6023      	strmi	r3, [r4, #0]
 8009dc6:	b11d      	cbz	r5, 8009dd0 <_printf_i+0x19c>
 8009dc8:	2310      	movs	r3, #16
 8009dca:	e7ad      	b.n	8009d28 <_printf_i+0xf4>
 8009dcc:	4826      	ldr	r0, [pc, #152]	@ (8009e68 <_printf_i+0x234>)
 8009dce:	e7e9      	b.n	8009da4 <_printf_i+0x170>
 8009dd0:	6823      	ldr	r3, [r4, #0]
 8009dd2:	f023 0320 	bic.w	r3, r3, #32
 8009dd6:	6023      	str	r3, [r4, #0]
 8009dd8:	e7f6      	b.n	8009dc8 <_printf_i+0x194>
 8009dda:	4616      	mov	r6, r2
 8009ddc:	e7bd      	b.n	8009d5a <_printf_i+0x126>
 8009dde:	6833      	ldr	r3, [r6, #0]
 8009de0:	6825      	ldr	r5, [r4, #0]
 8009de2:	6961      	ldr	r1, [r4, #20]
 8009de4:	1d18      	adds	r0, r3, #4
 8009de6:	6030      	str	r0, [r6, #0]
 8009de8:	062e      	lsls	r6, r5, #24
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	d501      	bpl.n	8009df2 <_printf_i+0x1be>
 8009dee:	6019      	str	r1, [r3, #0]
 8009df0:	e002      	b.n	8009df8 <_printf_i+0x1c4>
 8009df2:	0668      	lsls	r0, r5, #25
 8009df4:	d5fb      	bpl.n	8009dee <_printf_i+0x1ba>
 8009df6:	8019      	strh	r1, [r3, #0]
 8009df8:	2300      	movs	r3, #0
 8009dfa:	6123      	str	r3, [r4, #16]
 8009dfc:	4616      	mov	r6, r2
 8009dfe:	e7bc      	b.n	8009d7a <_printf_i+0x146>
 8009e00:	6833      	ldr	r3, [r6, #0]
 8009e02:	1d1a      	adds	r2, r3, #4
 8009e04:	6032      	str	r2, [r6, #0]
 8009e06:	681e      	ldr	r6, [r3, #0]
 8009e08:	6862      	ldr	r2, [r4, #4]
 8009e0a:	2100      	movs	r1, #0
 8009e0c:	4630      	mov	r0, r6
 8009e0e:	f7f6 f9ff 	bl	8000210 <memchr>
 8009e12:	b108      	cbz	r0, 8009e18 <_printf_i+0x1e4>
 8009e14:	1b80      	subs	r0, r0, r6
 8009e16:	6060      	str	r0, [r4, #4]
 8009e18:	6863      	ldr	r3, [r4, #4]
 8009e1a:	6123      	str	r3, [r4, #16]
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e22:	e7aa      	b.n	8009d7a <_printf_i+0x146>
 8009e24:	6923      	ldr	r3, [r4, #16]
 8009e26:	4632      	mov	r2, r6
 8009e28:	4649      	mov	r1, r9
 8009e2a:	4640      	mov	r0, r8
 8009e2c:	47d0      	blx	sl
 8009e2e:	3001      	adds	r0, #1
 8009e30:	d0ad      	beq.n	8009d8e <_printf_i+0x15a>
 8009e32:	6823      	ldr	r3, [r4, #0]
 8009e34:	079b      	lsls	r3, r3, #30
 8009e36:	d413      	bmi.n	8009e60 <_printf_i+0x22c>
 8009e38:	68e0      	ldr	r0, [r4, #12]
 8009e3a:	9b03      	ldr	r3, [sp, #12]
 8009e3c:	4298      	cmp	r0, r3
 8009e3e:	bfb8      	it	lt
 8009e40:	4618      	movlt	r0, r3
 8009e42:	e7a6      	b.n	8009d92 <_printf_i+0x15e>
 8009e44:	2301      	movs	r3, #1
 8009e46:	4632      	mov	r2, r6
 8009e48:	4649      	mov	r1, r9
 8009e4a:	4640      	mov	r0, r8
 8009e4c:	47d0      	blx	sl
 8009e4e:	3001      	adds	r0, #1
 8009e50:	d09d      	beq.n	8009d8e <_printf_i+0x15a>
 8009e52:	3501      	adds	r5, #1
 8009e54:	68e3      	ldr	r3, [r4, #12]
 8009e56:	9903      	ldr	r1, [sp, #12]
 8009e58:	1a5b      	subs	r3, r3, r1
 8009e5a:	42ab      	cmp	r3, r5
 8009e5c:	dcf2      	bgt.n	8009e44 <_printf_i+0x210>
 8009e5e:	e7eb      	b.n	8009e38 <_printf_i+0x204>
 8009e60:	2500      	movs	r5, #0
 8009e62:	f104 0619 	add.w	r6, r4, #25
 8009e66:	e7f5      	b.n	8009e54 <_printf_i+0x220>
 8009e68:	0800b5b5 	.word	0x0800b5b5
 8009e6c:	0800b5c6 	.word	0x0800b5c6

08009e70 <__sflush_r>:
 8009e70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e78:	0716      	lsls	r6, r2, #28
 8009e7a:	4605      	mov	r5, r0
 8009e7c:	460c      	mov	r4, r1
 8009e7e:	d454      	bmi.n	8009f2a <__sflush_r+0xba>
 8009e80:	684b      	ldr	r3, [r1, #4]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	dc02      	bgt.n	8009e8c <__sflush_r+0x1c>
 8009e86:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	dd48      	ble.n	8009f1e <__sflush_r+0xae>
 8009e8c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e8e:	2e00      	cmp	r6, #0
 8009e90:	d045      	beq.n	8009f1e <__sflush_r+0xae>
 8009e92:	2300      	movs	r3, #0
 8009e94:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009e98:	682f      	ldr	r7, [r5, #0]
 8009e9a:	6a21      	ldr	r1, [r4, #32]
 8009e9c:	602b      	str	r3, [r5, #0]
 8009e9e:	d030      	beq.n	8009f02 <__sflush_r+0x92>
 8009ea0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009ea2:	89a3      	ldrh	r3, [r4, #12]
 8009ea4:	0759      	lsls	r1, r3, #29
 8009ea6:	d505      	bpl.n	8009eb4 <__sflush_r+0x44>
 8009ea8:	6863      	ldr	r3, [r4, #4]
 8009eaa:	1ad2      	subs	r2, r2, r3
 8009eac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009eae:	b10b      	cbz	r3, 8009eb4 <__sflush_r+0x44>
 8009eb0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009eb2:	1ad2      	subs	r2, r2, r3
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009eb8:	6a21      	ldr	r1, [r4, #32]
 8009eba:	4628      	mov	r0, r5
 8009ebc:	47b0      	blx	r6
 8009ebe:	1c43      	adds	r3, r0, #1
 8009ec0:	89a3      	ldrh	r3, [r4, #12]
 8009ec2:	d106      	bne.n	8009ed2 <__sflush_r+0x62>
 8009ec4:	6829      	ldr	r1, [r5, #0]
 8009ec6:	291d      	cmp	r1, #29
 8009ec8:	d82b      	bhi.n	8009f22 <__sflush_r+0xb2>
 8009eca:	4a2a      	ldr	r2, [pc, #168]	@ (8009f74 <__sflush_r+0x104>)
 8009ecc:	40ca      	lsrs	r2, r1
 8009ece:	07d6      	lsls	r6, r2, #31
 8009ed0:	d527      	bpl.n	8009f22 <__sflush_r+0xb2>
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	6062      	str	r2, [r4, #4]
 8009ed6:	04d9      	lsls	r1, r3, #19
 8009ed8:	6922      	ldr	r2, [r4, #16]
 8009eda:	6022      	str	r2, [r4, #0]
 8009edc:	d504      	bpl.n	8009ee8 <__sflush_r+0x78>
 8009ede:	1c42      	adds	r2, r0, #1
 8009ee0:	d101      	bne.n	8009ee6 <__sflush_r+0x76>
 8009ee2:	682b      	ldr	r3, [r5, #0]
 8009ee4:	b903      	cbnz	r3, 8009ee8 <__sflush_r+0x78>
 8009ee6:	6560      	str	r0, [r4, #84]	@ 0x54
 8009ee8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009eea:	602f      	str	r7, [r5, #0]
 8009eec:	b1b9      	cbz	r1, 8009f1e <__sflush_r+0xae>
 8009eee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009ef2:	4299      	cmp	r1, r3
 8009ef4:	d002      	beq.n	8009efc <__sflush_r+0x8c>
 8009ef6:	4628      	mov	r0, r5
 8009ef8:	f7ff fbf4 	bl	80096e4 <_free_r>
 8009efc:	2300      	movs	r3, #0
 8009efe:	6363      	str	r3, [r4, #52]	@ 0x34
 8009f00:	e00d      	b.n	8009f1e <__sflush_r+0xae>
 8009f02:	2301      	movs	r3, #1
 8009f04:	4628      	mov	r0, r5
 8009f06:	47b0      	blx	r6
 8009f08:	4602      	mov	r2, r0
 8009f0a:	1c50      	adds	r0, r2, #1
 8009f0c:	d1c9      	bne.n	8009ea2 <__sflush_r+0x32>
 8009f0e:	682b      	ldr	r3, [r5, #0]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d0c6      	beq.n	8009ea2 <__sflush_r+0x32>
 8009f14:	2b1d      	cmp	r3, #29
 8009f16:	d001      	beq.n	8009f1c <__sflush_r+0xac>
 8009f18:	2b16      	cmp	r3, #22
 8009f1a:	d11e      	bne.n	8009f5a <__sflush_r+0xea>
 8009f1c:	602f      	str	r7, [r5, #0]
 8009f1e:	2000      	movs	r0, #0
 8009f20:	e022      	b.n	8009f68 <__sflush_r+0xf8>
 8009f22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f26:	b21b      	sxth	r3, r3
 8009f28:	e01b      	b.n	8009f62 <__sflush_r+0xf2>
 8009f2a:	690f      	ldr	r7, [r1, #16]
 8009f2c:	2f00      	cmp	r7, #0
 8009f2e:	d0f6      	beq.n	8009f1e <__sflush_r+0xae>
 8009f30:	0793      	lsls	r3, r2, #30
 8009f32:	680e      	ldr	r6, [r1, #0]
 8009f34:	bf08      	it	eq
 8009f36:	694b      	ldreq	r3, [r1, #20]
 8009f38:	600f      	str	r7, [r1, #0]
 8009f3a:	bf18      	it	ne
 8009f3c:	2300      	movne	r3, #0
 8009f3e:	eba6 0807 	sub.w	r8, r6, r7
 8009f42:	608b      	str	r3, [r1, #8]
 8009f44:	f1b8 0f00 	cmp.w	r8, #0
 8009f48:	dde9      	ble.n	8009f1e <__sflush_r+0xae>
 8009f4a:	6a21      	ldr	r1, [r4, #32]
 8009f4c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009f4e:	4643      	mov	r3, r8
 8009f50:	463a      	mov	r2, r7
 8009f52:	4628      	mov	r0, r5
 8009f54:	47b0      	blx	r6
 8009f56:	2800      	cmp	r0, #0
 8009f58:	dc08      	bgt.n	8009f6c <__sflush_r+0xfc>
 8009f5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f62:	81a3      	strh	r3, [r4, #12]
 8009f64:	f04f 30ff 	mov.w	r0, #4294967295
 8009f68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f6c:	4407      	add	r7, r0
 8009f6e:	eba8 0800 	sub.w	r8, r8, r0
 8009f72:	e7e7      	b.n	8009f44 <__sflush_r+0xd4>
 8009f74:	20400001 	.word	0x20400001

08009f78 <_fflush_r>:
 8009f78:	b538      	push	{r3, r4, r5, lr}
 8009f7a:	690b      	ldr	r3, [r1, #16]
 8009f7c:	4605      	mov	r5, r0
 8009f7e:	460c      	mov	r4, r1
 8009f80:	b913      	cbnz	r3, 8009f88 <_fflush_r+0x10>
 8009f82:	2500      	movs	r5, #0
 8009f84:	4628      	mov	r0, r5
 8009f86:	bd38      	pop	{r3, r4, r5, pc}
 8009f88:	b118      	cbz	r0, 8009f92 <_fflush_r+0x1a>
 8009f8a:	6a03      	ldr	r3, [r0, #32]
 8009f8c:	b90b      	cbnz	r3, 8009f92 <_fflush_r+0x1a>
 8009f8e:	f7ff f9af 	bl	80092f0 <__sinit>
 8009f92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d0f3      	beq.n	8009f82 <_fflush_r+0xa>
 8009f9a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009f9c:	07d0      	lsls	r0, r2, #31
 8009f9e:	d404      	bmi.n	8009faa <_fflush_r+0x32>
 8009fa0:	0599      	lsls	r1, r3, #22
 8009fa2:	d402      	bmi.n	8009faa <_fflush_r+0x32>
 8009fa4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009fa6:	f7ff fb9a 	bl	80096de <__retarget_lock_acquire_recursive>
 8009faa:	4628      	mov	r0, r5
 8009fac:	4621      	mov	r1, r4
 8009fae:	f7ff ff5f 	bl	8009e70 <__sflush_r>
 8009fb2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009fb4:	07da      	lsls	r2, r3, #31
 8009fb6:	4605      	mov	r5, r0
 8009fb8:	d4e4      	bmi.n	8009f84 <_fflush_r+0xc>
 8009fba:	89a3      	ldrh	r3, [r4, #12]
 8009fbc:	059b      	lsls	r3, r3, #22
 8009fbe:	d4e1      	bmi.n	8009f84 <_fflush_r+0xc>
 8009fc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009fc2:	f7ff fb8d 	bl	80096e0 <__retarget_lock_release_recursive>
 8009fc6:	e7dd      	b.n	8009f84 <_fflush_r+0xc>

08009fc8 <__swhatbuf_r>:
 8009fc8:	b570      	push	{r4, r5, r6, lr}
 8009fca:	460c      	mov	r4, r1
 8009fcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fd0:	2900      	cmp	r1, #0
 8009fd2:	b096      	sub	sp, #88	@ 0x58
 8009fd4:	4615      	mov	r5, r2
 8009fd6:	461e      	mov	r6, r3
 8009fd8:	da0d      	bge.n	8009ff6 <__swhatbuf_r+0x2e>
 8009fda:	89a3      	ldrh	r3, [r4, #12]
 8009fdc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009fe0:	f04f 0100 	mov.w	r1, #0
 8009fe4:	bf14      	ite	ne
 8009fe6:	2340      	movne	r3, #64	@ 0x40
 8009fe8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009fec:	2000      	movs	r0, #0
 8009fee:	6031      	str	r1, [r6, #0]
 8009ff0:	602b      	str	r3, [r5, #0]
 8009ff2:	b016      	add	sp, #88	@ 0x58
 8009ff4:	bd70      	pop	{r4, r5, r6, pc}
 8009ff6:	466a      	mov	r2, sp
 8009ff8:	f000 f848 	bl	800a08c <_fstat_r>
 8009ffc:	2800      	cmp	r0, #0
 8009ffe:	dbec      	blt.n	8009fda <__swhatbuf_r+0x12>
 800a000:	9901      	ldr	r1, [sp, #4]
 800a002:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a006:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a00a:	4259      	negs	r1, r3
 800a00c:	4159      	adcs	r1, r3
 800a00e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a012:	e7eb      	b.n	8009fec <__swhatbuf_r+0x24>

0800a014 <__smakebuf_r>:
 800a014:	898b      	ldrh	r3, [r1, #12]
 800a016:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a018:	079d      	lsls	r5, r3, #30
 800a01a:	4606      	mov	r6, r0
 800a01c:	460c      	mov	r4, r1
 800a01e:	d507      	bpl.n	800a030 <__smakebuf_r+0x1c>
 800a020:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a024:	6023      	str	r3, [r4, #0]
 800a026:	6123      	str	r3, [r4, #16]
 800a028:	2301      	movs	r3, #1
 800a02a:	6163      	str	r3, [r4, #20]
 800a02c:	b003      	add	sp, #12
 800a02e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a030:	ab01      	add	r3, sp, #4
 800a032:	466a      	mov	r2, sp
 800a034:	f7ff ffc8 	bl	8009fc8 <__swhatbuf_r>
 800a038:	9f00      	ldr	r7, [sp, #0]
 800a03a:	4605      	mov	r5, r0
 800a03c:	4639      	mov	r1, r7
 800a03e:	4630      	mov	r0, r6
 800a040:	f7ff fbbc 	bl	80097bc <_malloc_r>
 800a044:	b948      	cbnz	r0, 800a05a <__smakebuf_r+0x46>
 800a046:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a04a:	059a      	lsls	r2, r3, #22
 800a04c:	d4ee      	bmi.n	800a02c <__smakebuf_r+0x18>
 800a04e:	f023 0303 	bic.w	r3, r3, #3
 800a052:	f043 0302 	orr.w	r3, r3, #2
 800a056:	81a3      	strh	r3, [r4, #12]
 800a058:	e7e2      	b.n	800a020 <__smakebuf_r+0xc>
 800a05a:	89a3      	ldrh	r3, [r4, #12]
 800a05c:	6020      	str	r0, [r4, #0]
 800a05e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a062:	81a3      	strh	r3, [r4, #12]
 800a064:	9b01      	ldr	r3, [sp, #4]
 800a066:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a06a:	b15b      	cbz	r3, 800a084 <__smakebuf_r+0x70>
 800a06c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a070:	4630      	mov	r0, r6
 800a072:	f000 f81d 	bl	800a0b0 <_isatty_r>
 800a076:	b128      	cbz	r0, 800a084 <__smakebuf_r+0x70>
 800a078:	89a3      	ldrh	r3, [r4, #12]
 800a07a:	f023 0303 	bic.w	r3, r3, #3
 800a07e:	f043 0301 	orr.w	r3, r3, #1
 800a082:	81a3      	strh	r3, [r4, #12]
 800a084:	89a3      	ldrh	r3, [r4, #12]
 800a086:	431d      	orrs	r5, r3
 800a088:	81a5      	strh	r5, [r4, #12]
 800a08a:	e7cf      	b.n	800a02c <__smakebuf_r+0x18>

0800a08c <_fstat_r>:
 800a08c:	b538      	push	{r3, r4, r5, lr}
 800a08e:	4d07      	ldr	r5, [pc, #28]	@ (800a0ac <_fstat_r+0x20>)
 800a090:	2300      	movs	r3, #0
 800a092:	4604      	mov	r4, r0
 800a094:	4608      	mov	r0, r1
 800a096:	4611      	mov	r1, r2
 800a098:	602b      	str	r3, [r5, #0]
 800a09a:	f7f8 fa12 	bl	80024c2 <_fstat>
 800a09e:	1c43      	adds	r3, r0, #1
 800a0a0:	d102      	bne.n	800a0a8 <_fstat_r+0x1c>
 800a0a2:	682b      	ldr	r3, [r5, #0]
 800a0a4:	b103      	cbz	r3, 800a0a8 <_fstat_r+0x1c>
 800a0a6:	6023      	str	r3, [r4, #0]
 800a0a8:	bd38      	pop	{r3, r4, r5, pc}
 800a0aa:	bf00      	nop
 800a0ac:	200004f4 	.word	0x200004f4

0800a0b0 <_isatty_r>:
 800a0b0:	b538      	push	{r3, r4, r5, lr}
 800a0b2:	4d06      	ldr	r5, [pc, #24]	@ (800a0cc <_isatty_r+0x1c>)
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	4604      	mov	r4, r0
 800a0b8:	4608      	mov	r0, r1
 800a0ba:	602b      	str	r3, [r5, #0]
 800a0bc:	f7f8 fa11 	bl	80024e2 <_isatty>
 800a0c0:	1c43      	adds	r3, r0, #1
 800a0c2:	d102      	bne.n	800a0ca <_isatty_r+0x1a>
 800a0c4:	682b      	ldr	r3, [r5, #0]
 800a0c6:	b103      	cbz	r3, 800a0ca <_isatty_r+0x1a>
 800a0c8:	6023      	str	r3, [r4, #0]
 800a0ca:	bd38      	pop	{r3, r4, r5, pc}
 800a0cc:	200004f4 	.word	0x200004f4

0800a0d0 <_sbrk_r>:
 800a0d0:	b538      	push	{r3, r4, r5, lr}
 800a0d2:	4d06      	ldr	r5, [pc, #24]	@ (800a0ec <_sbrk_r+0x1c>)
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	4604      	mov	r4, r0
 800a0d8:	4608      	mov	r0, r1
 800a0da:	602b      	str	r3, [r5, #0]
 800a0dc:	f7f8 fa1a 	bl	8002514 <_sbrk>
 800a0e0:	1c43      	adds	r3, r0, #1
 800a0e2:	d102      	bne.n	800a0ea <_sbrk_r+0x1a>
 800a0e4:	682b      	ldr	r3, [r5, #0]
 800a0e6:	b103      	cbz	r3, 800a0ea <_sbrk_r+0x1a>
 800a0e8:	6023      	str	r3, [r4, #0]
 800a0ea:	bd38      	pop	{r3, r4, r5, pc}
 800a0ec:	200004f4 	.word	0x200004f4

0800a0f0 <pow>:
 800a0f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0f2:	ed2d 8b02 	vpush	{d8}
 800a0f6:	eeb0 8a40 	vmov.f32	s16, s0
 800a0fa:	eef0 8a60 	vmov.f32	s17, s1
 800a0fe:	ec55 4b11 	vmov	r4, r5, d1
 800a102:	f000 f871 	bl	800a1e8 <__ieee754_pow>
 800a106:	4622      	mov	r2, r4
 800a108:	462b      	mov	r3, r5
 800a10a:	4620      	mov	r0, r4
 800a10c:	4629      	mov	r1, r5
 800a10e:	ec57 6b10 	vmov	r6, r7, d0
 800a112:	f7f6 fd23 	bl	8000b5c <__aeabi_dcmpun>
 800a116:	2800      	cmp	r0, #0
 800a118:	d13b      	bne.n	800a192 <pow+0xa2>
 800a11a:	ec51 0b18 	vmov	r0, r1, d8
 800a11e:	2200      	movs	r2, #0
 800a120:	2300      	movs	r3, #0
 800a122:	f7f6 fce9 	bl	8000af8 <__aeabi_dcmpeq>
 800a126:	b1b8      	cbz	r0, 800a158 <pow+0x68>
 800a128:	2200      	movs	r2, #0
 800a12a:	2300      	movs	r3, #0
 800a12c:	4620      	mov	r0, r4
 800a12e:	4629      	mov	r1, r5
 800a130:	f7f6 fce2 	bl	8000af8 <__aeabi_dcmpeq>
 800a134:	2800      	cmp	r0, #0
 800a136:	d146      	bne.n	800a1c6 <pow+0xd6>
 800a138:	ec45 4b10 	vmov	d0, r4, r5
 800a13c:	f000 f848 	bl	800a1d0 <finite>
 800a140:	b338      	cbz	r0, 800a192 <pow+0xa2>
 800a142:	2200      	movs	r2, #0
 800a144:	2300      	movs	r3, #0
 800a146:	4620      	mov	r0, r4
 800a148:	4629      	mov	r1, r5
 800a14a:	f7f6 fcdf 	bl	8000b0c <__aeabi_dcmplt>
 800a14e:	b300      	cbz	r0, 800a192 <pow+0xa2>
 800a150:	f7ff fa9a 	bl	8009688 <__errno>
 800a154:	2322      	movs	r3, #34	@ 0x22
 800a156:	e01b      	b.n	800a190 <pow+0xa0>
 800a158:	ec47 6b10 	vmov	d0, r6, r7
 800a15c:	f000 f838 	bl	800a1d0 <finite>
 800a160:	b9e0      	cbnz	r0, 800a19c <pow+0xac>
 800a162:	eeb0 0a48 	vmov.f32	s0, s16
 800a166:	eef0 0a68 	vmov.f32	s1, s17
 800a16a:	f000 f831 	bl	800a1d0 <finite>
 800a16e:	b1a8      	cbz	r0, 800a19c <pow+0xac>
 800a170:	ec45 4b10 	vmov	d0, r4, r5
 800a174:	f000 f82c 	bl	800a1d0 <finite>
 800a178:	b180      	cbz	r0, 800a19c <pow+0xac>
 800a17a:	4632      	mov	r2, r6
 800a17c:	463b      	mov	r3, r7
 800a17e:	4630      	mov	r0, r6
 800a180:	4639      	mov	r1, r7
 800a182:	f7f6 fceb 	bl	8000b5c <__aeabi_dcmpun>
 800a186:	2800      	cmp	r0, #0
 800a188:	d0e2      	beq.n	800a150 <pow+0x60>
 800a18a:	f7ff fa7d 	bl	8009688 <__errno>
 800a18e:	2321      	movs	r3, #33	@ 0x21
 800a190:	6003      	str	r3, [r0, #0]
 800a192:	ecbd 8b02 	vpop	{d8}
 800a196:	ec47 6b10 	vmov	d0, r6, r7
 800a19a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a19c:	2200      	movs	r2, #0
 800a19e:	2300      	movs	r3, #0
 800a1a0:	4630      	mov	r0, r6
 800a1a2:	4639      	mov	r1, r7
 800a1a4:	f7f6 fca8 	bl	8000af8 <__aeabi_dcmpeq>
 800a1a8:	2800      	cmp	r0, #0
 800a1aa:	d0f2      	beq.n	800a192 <pow+0xa2>
 800a1ac:	eeb0 0a48 	vmov.f32	s0, s16
 800a1b0:	eef0 0a68 	vmov.f32	s1, s17
 800a1b4:	f000 f80c 	bl	800a1d0 <finite>
 800a1b8:	2800      	cmp	r0, #0
 800a1ba:	d0ea      	beq.n	800a192 <pow+0xa2>
 800a1bc:	ec45 4b10 	vmov	d0, r4, r5
 800a1c0:	f000 f806 	bl	800a1d0 <finite>
 800a1c4:	e7c3      	b.n	800a14e <pow+0x5e>
 800a1c6:	4f01      	ldr	r7, [pc, #4]	@ (800a1cc <pow+0xdc>)
 800a1c8:	2600      	movs	r6, #0
 800a1ca:	e7e2      	b.n	800a192 <pow+0xa2>
 800a1cc:	3ff00000 	.word	0x3ff00000

0800a1d0 <finite>:
 800a1d0:	b082      	sub	sp, #8
 800a1d2:	ed8d 0b00 	vstr	d0, [sp]
 800a1d6:	9801      	ldr	r0, [sp, #4]
 800a1d8:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800a1dc:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800a1e0:	0fc0      	lsrs	r0, r0, #31
 800a1e2:	b002      	add	sp, #8
 800a1e4:	4770      	bx	lr
	...

0800a1e8 <__ieee754_pow>:
 800a1e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1ec:	b091      	sub	sp, #68	@ 0x44
 800a1ee:	ed8d 1b00 	vstr	d1, [sp]
 800a1f2:	e9dd 1900 	ldrd	r1, r9, [sp]
 800a1f6:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800a1fa:	ea5a 0001 	orrs.w	r0, sl, r1
 800a1fe:	ec57 6b10 	vmov	r6, r7, d0
 800a202:	d113      	bne.n	800a22c <__ieee754_pow+0x44>
 800a204:	19b3      	adds	r3, r6, r6
 800a206:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800a20a:	4152      	adcs	r2, r2
 800a20c:	4298      	cmp	r0, r3
 800a20e:	4b9a      	ldr	r3, [pc, #616]	@ (800a478 <__ieee754_pow+0x290>)
 800a210:	4193      	sbcs	r3, r2
 800a212:	f080 84ee 	bcs.w	800abf2 <__ieee754_pow+0xa0a>
 800a216:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a21a:	4630      	mov	r0, r6
 800a21c:	4639      	mov	r1, r7
 800a21e:	f7f6 f84d 	bl	80002bc <__adddf3>
 800a222:	ec41 0b10 	vmov	d0, r0, r1
 800a226:	b011      	add	sp, #68	@ 0x44
 800a228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a22c:	4a93      	ldr	r2, [pc, #588]	@ (800a47c <__ieee754_pow+0x294>)
 800a22e:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800a232:	4295      	cmp	r5, r2
 800a234:	46b8      	mov	r8, r7
 800a236:	4633      	mov	r3, r6
 800a238:	d80a      	bhi.n	800a250 <__ieee754_pow+0x68>
 800a23a:	d104      	bne.n	800a246 <__ieee754_pow+0x5e>
 800a23c:	2e00      	cmp	r6, #0
 800a23e:	d1ea      	bne.n	800a216 <__ieee754_pow+0x2e>
 800a240:	45aa      	cmp	sl, r5
 800a242:	d8e8      	bhi.n	800a216 <__ieee754_pow+0x2e>
 800a244:	e001      	b.n	800a24a <__ieee754_pow+0x62>
 800a246:	4592      	cmp	sl, r2
 800a248:	d802      	bhi.n	800a250 <__ieee754_pow+0x68>
 800a24a:	4592      	cmp	sl, r2
 800a24c:	d10f      	bne.n	800a26e <__ieee754_pow+0x86>
 800a24e:	b171      	cbz	r1, 800a26e <__ieee754_pow+0x86>
 800a250:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800a254:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800a258:	ea58 0803 	orrs.w	r8, r8, r3
 800a25c:	d1db      	bne.n	800a216 <__ieee754_pow+0x2e>
 800a25e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a262:	18db      	adds	r3, r3, r3
 800a264:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800a268:	4152      	adcs	r2, r2
 800a26a:	4598      	cmp	r8, r3
 800a26c:	e7cf      	b.n	800a20e <__ieee754_pow+0x26>
 800a26e:	f1b8 0f00 	cmp.w	r8, #0
 800a272:	46ab      	mov	fp, r5
 800a274:	da43      	bge.n	800a2fe <__ieee754_pow+0x116>
 800a276:	4a82      	ldr	r2, [pc, #520]	@ (800a480 <__ieee754_pow+0x298>)
 800a278:	4592      	cmp	sl, r2
 800a27a:	d856      	bhi.n	800a32a <__ieee754_pow+0x142>
 800a27c:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800a280:	4592      	cmp	sl, r2
 800a282:	f240 84c5 	bls.w	800ac10 <__ieee754_pow+0xa28>
 800a286:	ea4f 522a 	mov.w	r2, sl, asr #20
 800a28a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800a28e:	2a14      	cmp	r2, #20
 800a290:	dd18      	ble.n	800a2c4 <__ieee754_pow+0xdc>
 800a292:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800a296:	fa21 f402 	lsr.w	r4, r1, r2
 800a29a:	fa04 f202 	lsl.w	r2, r4, r2
 800a29e:	428a      	cmp	r2, r1
 800a2a0:	f040 84b6 	bne.w	800ac10 <__ieee754_pow+0xa28>
 800a2a4:	f004 0401 	and.w	r4, r4, #1
 800a2a8:	f1c4 0402 	rsb	r4, r4, #2
 800a2ac:	2900      	cmp	r1, #0
 800a2ae:	d159      	bne.n	800a364 <__ieee754_pow+0x17c>
 800a2b0:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800a2b4:	d148      	bne.n	800a348 <__ieee754_pow+0x160>
 800a2b6:	4632      	mov	r2, r6
 800a2b8:	463b      	mov	r3, r7
 800a2ba:	4630      	mov	r0, r6
 800a2bc:	4639      	mov	r1, r7
 800a2be:	f7f6 f9b3 	bl	8000628 <__aeabi_dmul>
 800a2c2:	e7ae      	b.n	800a222 <__ieee754_pow+0x3a>
 800a2c4:	2900      	cmp	r1, #0
 800a2c6:	d14c      	bne.n	800a362 <__ieee754_pow+0x17a>
 800a2c8:	f1c2 0214 	rsb	r2, r2, #20
 800a2cc:	fa4a f402 	asr.w	r4, sl, r2
 800a2d0:	fa04 f202 	lsl.w	r2, r4, r2
 800a2d4:	4552      	cmp	r2, sl
 800a2d6:	f040 8498 	bne.w	800ac0a <__ieee754_pow+0xa22>
 800a2da:	f004 0401 	and.w	r4, r4, #1
 800a2de:	f1c4 0402 	rsb	r4, r4, #2
 800a2e2:	4a68      	ldr	r2, [pc, #416]	@ (800a484 <__ieee754_pow+0x29c>)
 800a2e4:	4592      	cmp	sl, r2
 800a2e6:	d1e3      	bne.n	800a2b0 <__ieee754_pow+0xc8>
 800a2e8:	f1b9 0f00 	cmp.w	r9, #0
 800a2ec:	f280 8489 	bge.w	800ac02 <__ieee754_pow+0xa1a>
 800a2f0:	4964      	ldr	r1, [pc, #400]	@ (800a484 <__ieee754_pow+0x29c>)
 800a2f2:	4632      	mov	r2, r6
 800a2f4:	463b      	mov	r3, r7
 800a2f6:	2000      	movs	r0, #0
 800a2f8:	f7f6 fac0 	bl	800087c <__aeabi_ddiv>
 800a2fc:	e791      	b.n	800a222 <__ieee754_pow+0x3a>
 800a2fe:	2400      	movs	r4, #0
 800a300:	bb81      	cbnz	r1, 800a364 <__ieee754_pow+0x17c>
 800a302:	4a5e      	ldr	r2, [pc, #376]	@ (800a47c <__ieee754_pow+0x294>)
 800a304:	4592      	cmp	sl, r2
 800a306:	d1ec      	bne.n	800a2e2 <__ieee754_pow+0xfa>
 800a308:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800a30c:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800a310:	431a      	orrs	r2, r3
 800a312:	f000 846e 	beq.w	800abf2 <__ieee754_pow+0xa0a>
 800a316:	4b5c      	ldr	r3, [pc, #368]	@ (800a488 <__ieee754_pow+0x2a0>)
 800a318:	429d      	cmp	r5, r3
 800a31a:	d908      	bls.n	800a32e <__ieee754_pow+0x146>
 800a31c:	f1b9 0f00 	cmp.w	r9, #0
 800a320:	f280 846b 	bge.w	800abfa <__ieee754_pow+0xa12>
 800a324:	2000      	movs	r0, #0
 800a326:	2100      	movs	r1, #0
 800a328:	e77b      	b.n	800a222 <__ieee754_pow+0x3a>
 800a32a:	2402      	movs	r4, #2
 800a32c:	e7e8      	b.n	800a300 <__ieee754_pow+0x118>
 800a32e:	f1b9 0f00 	cmp.w	r9, #0
 800a332:	f04f 0000 	mov.w	r0, #0
 800a336:	f04f 0100 	mov.w	r1, #0
 800a33a:	f6bf af72 	bge.w	800a222 <__ieee754_pow+0x3a>
 800a33e:	e9dd 0300 	ldrd	r0, r3, [sp]
 800a342:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800a346:	e76c      	b.n	800a222 <__ieee754_pow+0x3a>
 800a348:	4a50      	ldr	r2, [pc, #320]	@ (800a48c <__ieee754_pow+0x2a4>)
 800a34a:	4591      	cmp	r9, r2
 800a34c:	d10a      	bne.n	800a364 <__ieee754_pow+0x17c>
 800a34e:	f1b8 0f00 	cmp.w	r8, #0
 800a352:	db07      	blt.n	800a364 <__ieee754_pow+0x17c>
 800a354:	ec47 6b10 	vmov	d0, r6, r7
 800a358:	b011      	add	sp, #68	@ 0x44
 800a35a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a35e:	f000 bd4f 	b.w	800ae00 <__ieee754_sqrt>
 800a362:	2400      	movs	r4, #0
 800a364:	ec47 6b10 	vmov	d0, r6, r7
 800a368:	9302      	str	r3, [sp, #8]
 800a36a:	f000 fc87 	bl	800ac7c <fabs>
 800a36e:	9b02      	ldr	r3, [sp, #8]
 800a370:	ec51 0b10 	vmov	r0, r1, d0
 800a374:	bb43      	cbnz	r3, 800a3c8 <__ieee754_pow+0x1e0>
 800a376:	4b43      	ldr	r3, [pc, #268]	@ (800a484 <__ieee754_pow+0x29c>)
 800a378:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800a37c:	429a      	cmp	r2, r3
 800a37e:	d000      	beq.n	800a382 <__ieee754_pow+0x19a>
 800a380:	bb15      	cbnz	r5, 800a3c8 <__ieee754_pow+0x1e0>
 800a382:	f1b9 0f00 	cmp.w	r9, #0
 800a386:	da05      	bge.n	800a394 <__ieee754_pow+0x1ac>
 800a388:	4602      	mov	r2, r0
 800a38a:	460b      	mov	r3, r1
 800a38c:	2000      	movs	r0, #0
 800a38e:	493d      	ldr	r1, [pc, #244]	@ (800a484 <__ieee754_pow+0x29c>)
 800a390:	f7f6 fa74 	bl	800087c <__aeabi_ddiv>
 800a394:	f1b8 0f00 	cmp.w	r8, #0
 800a398:	f6bf af43 	bge.w	800a222 <__ieee754_pow+0x3a>
 800a39c:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800a3a0:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800a3a4:	4325      	orrs	r5, r4
 800a3a6:	d108      	bne.n	800a3ba <__ieee754_pow+0x1d2>
 800a3a8:	4602      	mov	r2, r0
 800a3aa:	460b      	mov	r3, r1
 800a3ac:	4610      	mov	r0, r2
 800a3ae:	4619      	mov	r1, r3
 800a3b0:	f7f5 ff82 	bl	80002b8 <__aeabi_dsub>
 800a3b4:	4602      	mov	r2, r0
 800a3b6:	460b      	mov	r3, r1
 800a3b8:	e79e      	b.n	800a2f8 <__ieee754_pow+0x110>
 800a3ba:	2c01      	cmp	r4, #1
 800a3bc:	f47f af31 	bne.w	800a222 <__ieee754_pow+0x3a>
 800a3c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a3c4:	4619      	mov	r1, r3
 800a3c6:	e72c      	b.n	800a222 <__ieee754_pow+0x3a>
 800a3c8:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800a3cc:	3b01      	subs	r3, #1
 800a3ce:	ea53 0204 	orrs.w	r2, r3, r4
 800a3d2:	d102      	bne.n	800a3da <__ieee754_pow+0x1f2>
 800a3d4:	4632      	mov	r2, r6
 800a3d6:	463b      	mov	r3, r7
 800a3d8:	e7e8      	b.n	800a3ac <__ieee754_pow+0x1c4>
 800a3da:	3c01      	subs	r4, #1
 800a3dc:	431c      	orrs	r4, r3
 800a3de:	d016      	beq.n	800a40e <__ieee754_pow+0x226>
 800a3e0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a468 <__ieee754_pow+0x280>
 800a3e4:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800a3e8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a3ec:	f240 8110 	bls.w	800a610 <__ieee754_pow+0x428>
 800a3f0:	4b27      	ldr	r3, [pc, #156]	@ (800a490 <__ieee754_pow+0x2a8>)
 800a3f2:	459a      	cmp	sl, r3
 800a3f4:	4b24      	ldr	r3, [pc, #144]	@ (800a488 <__ieee754_pow+0x2a0>)
 800a3f6:	d916      	bls.n	800a426 <__ieee754_pow+0x23e>
 800a3f8:	429d      	cmp	r5, r3
 800a3fa:	d80b      	bhi.n	800a414 <__ieee754_pow+0x22c>
 800a3fc:	f1b9 0f00 	cmp.w	r9, #0
 800a400:	da0b      	bge.n	800a41a <__ieee754_pow+0x232>
 800a402:	2000      	movs	r0, #0
 800a404:	b011      	add	sp, #68	@ 0x44
 800a406:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a40a:	f000 bcf1 	b.w	800adf0 <__math_oflow>
 800a40e:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800a470 <__ieee754_pow+0x288>
 800a412:	e7e7      	b.n	800a3e4 <__ieee754_pow+0x1fc>
 800a414:	f1b9 0f00 	cmp.w	r9, #0
 800a418:	dcf3      	bgt.n	800a402 <__ieee754_pow+0x21a>
 800a41a:	2000      	movs	r0, #0
 800a41c:	b011      	add	sp, #68	@ 0x44
 800a41e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a422:	f000 bcdd 	b.w	800ade0 <__math_uflow>
 800a426:	429d      	cmp	r5, r3
 800a428:	d20c      	bcs.n	800a444 <__ieee754_pow+0x25c>
 800a42a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a42e:	2200      	movs	r2, #0
 800a430:	2300      	movs	r3, #0
 800a432:	f7f6 fb6b 	bl	8000b0c <__aeabi_dcmplt>
 800a436:	3800      	subs	r0, #0
 800a438:	bf18      	it	ne
 800a43a:	2001      	movne	r0, #1
 800a43c:	f1b9 0f00 	cmp.w	r9, #0
 800a440:	daec      	bge.n	800a41c <__ieee754_pow+0x234>
 800a442:	e7df      	b.n	800a404 <__ieee754_pow+0x21c>
 800a444:	4b0f      	ldr	r3, [pc, #60]	@ (800a484 <__ieee754_pow+0x29c>)
 800a446:	429d      	cmp	r5, r3
 800a448:	f04f 0200 	mov.w	r2, #0
 800a44c:	d922      	bls.n	800a494 <__ieee754_pow+0x2ac>
 800a44e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a452:	2300      	movs	r3, #0
 800a454:	f7f6 fb5a 	bl	8000b0c <__aeabi_dcmplt>
 800a458:	3800      	subs	r0, #0
 800a45a:	bf18      	it	ne
 800a45c:	2001      	movne	r0, #1
 800a45e:	f1b9 0f00 	cmp.w	r9, #0
 800a462:	dccf      	bgt.n	800a404 <__ieee754_pow+0x21c>
 800a464:	e7da      	b.n	800a41c <__ieee754_pow+0x234>
 800a466:	bf00      	nop
 800a468:	00000000 	.word	0x00000000
 800a46c:	3ff00000 	.word	0x3ff00000
 800a470:	00000000 	.word	0x00000000
 800a474:	bff00000 	.word	0xbff00000
 800a478:	fff00000 	.word	0xfff00000
 800a47c:	7ff00000 	.word	0x7ff00000
 800a480:	433fffff 	.word	0x433fffff
 800a484:	3ff00000 	.word	0x3ff00000
 800a488:	3fefffff 	.word	0x3fefffff
 800a48c:	3fe00000 	.word	0x3fe00000
 800a490:	43f00000 	.word	0x43f00000
 800a494:	4b5a      	ldr	r3, [pc, #360]	@ (800a600 <__ieee754_pow+0x418>)
 800a496:	f7f5 ff0f 	bl	80002b8 <__aeabi_dsub>
 800a49a:	a351      	add	r3, pc, #324	@ (adr r3, 800a5e0 <__ieee754_pow+0x3f8>)
 800a49c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4a0:	4604      	mov	r4, r0
 800a4a2:	460d      	mov	r5, r1
 800a4a4:	f7f6 f8c0 	bl	8000628 <__aeabi_dmul>
 800a4a8:	a34f      	add	r3, pc, #316	@ (adr r3, 800a5e8 <__ieee754_pow+0x400>)
 800a4aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4ae:	4606      	mov	r6, r0
 800a4b0:	460f      	mov	r7, r1
 800a4b2:	4620      	mov	r0, r4
 800a4b4:	4629      	mov	r1, r5
 800a4b6:	f7f6 f8b7 	bl	8000628 <__aeabi_dmul>
 800a4ba:	4b52      	ldr	r3, [pc, #328]	@ (800a604 <__ieee754_pow+0x41c>)
 800a4bc:	4682      	mov	sl, r0
 800a4be:	468b      	mov	fp, r1
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	4620      	mov	r0, r4
 800a4c4:	4629      	mov	r1, r5
 800a4c6:	f7f6 f8af 	bl	8000628 <__aeabi_dmul>
 800a4ca:	4602      	mov	r2, r0
 800a4cc:	460b      	mov	r3, r1
 800a4ce:	a148      	add	r1, pc, #288	@ (adr r1, 800a5f0 <__ieee754_pow+0x408>)
 800a4d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a4d4:	f7f5 fef0 	bl	80002b8 <__aeabi_dsub>
 800a4d8:	4622      	mov	r2, r4
 800a4da:	462b      	mov	r3, r5
 800a4dc:	f7f6 f8a4 	bl	8000628 <__aeabi_dmul>
 800a4e0:	4602      	mov	r2, r0
 800a4e2:	460b      	mov	r3, r1
 800a4e4:	2000      	movs	r0, #0
 800a4e6:	4948      	ldr	r1, [pc, #288]	@ (800a608 <__ieee754_pow+0x420>)
 800a4e8:	f7f5 fee6 	bl	80002b8 <__aeabi_dsub>
 800a4ec:	4622      	mov	r2, r4
 800a4ee:	4680      	mov	r8, r0
 800a4f0:	4689      	mov	r9, r1
 800a4f2:	462b      	mov	r3, r5
 800a4f4:	4620      	mov	r0, r4
 800a4f6:	4629      	mov	r1, r5
 800a4f8:	f7f6 f896 	bl	8000628 <__aeabi_dmul>
 800a4fc:	4602      	mov	r2, r0
 800a4fe:	460b      	mov	r3, r1
 800a500:	4640      	mov	r0, r8
 800a502:	4649      	mov	r1, r9
 800a504:	f7f6 f890 	bl	8000628 <__aeabi_dmul>
 800a508:	a33b      	add	r3, pc, #236	@ (adr r3, 800a5f8 <__ieee754_pow+0x410>)
 800a50a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a50e:	f7f6 f88b 	bl	8000628 <__aeabi_dmul>
 800a512:	4602      	mov	r2, r0
 800a514:	460b      	mov	r3, r1
 800a516:	4650      	mov	r0, sl
 800a518:	4659      	mov	r1, fp
 800a51a:	f7f5 fecd 	bl	80002b8 <__aeabi_dsub>
 800a51e:	4602      	mov	r2, r0
 800a520:	460b      	mov	r3, r1
 800a522:	4680      	mov	r8, r0
 800a524:	4689      	mov	r9, r1
 800a526:	4630      	mov	r0, r6
 800a528:	4639      	mov	r1, r7
 800a52a:	f7f5 fec7 	bl	80002bc <__adddf3>
 800a52e:	2400      	movs	r4, #0
 800a530:	4632      	mov	r2, r6
 800a532:	463b      	mov	r3, r7
 800a534:	4620      	mov	r0, r4
 800a536:	460d      	mov	r5, r1
 800a538:	f7f5 febe 	bl	80002b8 <__aeabi_dsub>
 800a53c:	4602      	mov	r2, r0
 800a53e:	460b      	mov	r3, r1
 800a540:	4640      	mov	r0, r8
 800a542:	4649      	mov	r1, r9
 800a544:	f7f5 feb8 	bl	80002b8 <__aeabi_dsub>
 800a548:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a54c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a550:	2300      	movs	r3, #0
 800a552:	9304      	str	r3, [sp, #16]
 800a554:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800a558:	4606      	mov	r6, r0
 800a55a:	460f      	mov	r7, r1
 800a55c:	465b      	mov	r3, fp
 800a55e:	4652      	mov	r2, sl
 800a560:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a564:	f7f5 fea8 	bl	80002b8 <__aeabi_dsub>
 800a568:	4622      	mov	r2, r4
 800a56a:	462b      	mov	r3, r5
 800a56c:	f7f6 f85c 	bl	8000628 <__aeabi_dmul>
 800a570:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a574:	4680      	mov	r8, r0
 800a576:	4689      	mov	r9, r1
 800a578:	4630      	mov	r0, r6
 800a57a:	4639      	mov	r1, r7
 800a57c:	f7f6 f854 	bl	8000628 <__aeabi_dmul>
 800a580:	4602      	mov	r2, r0
 800a582:	460b      	mov	r3, r1
 800a584:	4640      	mov	r0, r8
 800a586:	4649      	mov	r1, r9
 800a588:	f7f5 fe98 	bl	80002bc <__adddf3>
 800a58c:	465b      	mov	r3, fp
 800a58e:	4606      	mov	r6, r0
 800a590:	460f      	mov	r7, r1
 800a592:	4652      	mov	r2, sl
 800a594:	4620      	mov	r0, r4
 800a596:	4629      	mov	r1, r5
 800a598:	f7f6 f846 	bl	8000628 <__aeabi_dmul>
 800a59c:	460b      	mov	r3, r1
 800a59e:	4602      	mov	r2, r0
 800a5a0:	4680      	mov	r8, r0
 800a5a2:	4689      	mov	r9, r1
 800a5a4:	4630      	mov	r0, r6
 800a5a6:	4639      	mov	r1, r7
 800a5a8:	f7f5 fe88 	bl	80002bc <__adddf3>
 800a5ac:	4b17      	ldr	r3, [pc, #92]	@ (800a60c <__ieee754_pow+0x424>)
 800a5ae:	4299      	cmp	r1, r3
 800a5b0:	4604      	mov	r4, r0
 800a5b2:	460d      	mov	r5, r1
 800a5b4:	468b      	mov	fp, r1
 800a5b6:	f340 820b 	ble.w	800a9d0 <__ieee754_pow+0x7e8>
 800a5ba:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800a5be:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800a5c2:	4303      	orrs	r3, r0
 800a5c4:	f000 81ea 	beq.w	800a99c <__ieee754_pow+0x7b4>
 800a5c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	f7f6 fa9c 	bl	8000b0c <__aeabi_dcmplt>
 800a5d4:	3800      	subs	r0, #0
 800a5d6:	bf18      	it	ne
 800a5d8:	2001      	movne	r0, #1
 800a5da:	e713      	b.n	800a404 <__ieee754_pow+0x21c>
 800a5dc:	f3af 8000 	nop.w
 800a5e0:	60000000 	.word	0x60000000
 800a5e4:	3ff71547 	.word	0x3ff71547
 800a5e8:	f85ddf44 	.word	0xf85ddf44
 800a5ec:	3e54ae0b 	.word	0x3e54ae0b
 800a5f0:	55555555 	.word	0x55555555
 800a5f4:	3fd55555 	.word	0x3fd55555
 800a5f8:	652b82fe 	.word	0x652b82fe
 800a5fc:	3ff71547 	.word	0x3ff71547
 800a600:	3ff00000 	.word	0x3ff00000
 800a604:	3fd00000 	.word	0x3fd00000
 800a608:	3fe00000 	.word	0x3fe00000
 800a60c:	408fffff 	.word	0x408fffff
 800a610:	4bd5      	ldr	r3, [pc, #852]	@ (800a968 <__ieee754_pow+0x780>)
 800a612:	ea08 0303 	and.w	r3, r8, r3
 800a616:	2200      	movs	r2, #0
 800a618:	b92b      	cbnz	r3, 800a626 <__ieee754_pow+0x43e>
 800a61a:	4bd4      	ldr	r3, [pc, #848]	@ (800a96c <__ieee754_pow+0x784>)
 800a61c:	f7f6 f804 	bl	8000628 <__aeabi_dmul>
 800a620:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800a624:	468b      	mov	fp, r1
 800a626:	ea4f 532b 	mov.w	r3, fp, asr #20
 800a62a:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800a62e:	4413      	add	r3, r2
 800a630:	930a      	str	r3, [sp, #40]	@ 0x28
 800a632:	4bcf      	ldr	r3, [pc, #828]	@ (800a970 <__ieee754_pow+0x788>)
 800a634:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800a638:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800a63c:	459b      	cmp	fp, r3
 800a63e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a642:	dd08      	ble.n	800a656 <__ieee754_pow+0x46e>
 800a644:	4bcb      	ldr	r3, [pc, #812]	@ (800a974 <__ieee754_pow+0x78c>)
 800a646:	459b      	cmp	fp, r3
 800a648:	f340 81a5 	ble.w	800a996 <__ieee754_pow+0x7ae>
 800a64c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a64e:	3301      	adds	r3, #1
 800a650:	930a      	str	r3, [sp, #40]	@ 0x28
 800a652:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800a656:	f04f 0a00 	mov.w	sl, #0
 800a65a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800a65e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a660:	4bc5      	ldr	r3, [pc, #788]	@ (800a978 <__ieee754_pow+0x790>)
 800a662:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a666:	ed93 7b00 	vldr	d7, [r3]
 800a66a:	4629      	mov	r1, r5
 800a66c:	ec53 2b17 	vmov	r2, r3, d7
 800a670:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a674:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a678:	f7f5 fe1e 	bl	80002b8 <__aeabi_dsub>
 800a67c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a680:	4606      	mov	r6, r0
 800a682:	460f      	mov	r7, r1
 800a684:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a688:	f7f5 fe18 	bl	80002bc <__adddf3>
 800a68c:	4602      	mov	r2, r0
 800a68e:	460b      	mov	r3, r1
 800a690:	2000      	movs	r0, #0
 800a692:	49ba      	ldr	r1, [pc, #744]	@ (800a97c <__ieee754_pow+0x794>)
 800a694:	f7f6 f8f2 	bl	800087c <__aeabi_ddiv>
 800a698:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800a69c:	4602      	mov	r2, r0
 800a69e:	460b      	mov	r3, r1
 800a6a0:	4630      	mov	r0, r6
 800a6a2:	4639      	mov	r1, r7
 800a6a4:	f7f5 ffc0 	bl	8000628 <__aeabi_dmul>
 800a6a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a6ac:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800a6b0:	106d      	asrs	r5, r5, #1
 800a6b2:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800a6b6:	f04f 0b00 	mov.w	fp, #0
 800a6ba:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800a6be:	4661      	mov	r1, ip
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800a6c6:	4658      	mov	r0, fp
 800a6c8:	46e1      	mov	r9, ip
 800a6ca:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800a6ce:	4614      	mov	r4, r2
 800a6d0:	461d      	mov	r5, r3
 800a6d2:	f7f5 ffa9 	bl	8000628 <__aeabi_dmul>
 800a6d6:	4602      	mov	r2, r0
 800a6d8:	460b      	mov	r3, r1
 800a6da:	4630      	mov	r0, r6
 800a6dc:	4639      	mov	r1, r7
 800a6de:	f7f5 fdeb 	bl	80002b8 <__aeabi_dsub>
 800a6e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a6e6:	4606      	mov	r6, r0
 800a6e8:	460f      	mov	r7, r1
 800a6ea:	4620      	mov	r0, r4
 800a6ec:	4629      	mov	r1, r5
 800a6ee:	f7f5 fde3 	bl	80002b8 <__aeabi_dsub>
 800a6f2:	4602      	mov	r2, r0
 800a6f4:	460b      	mov	r3, r1
 800a6f6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a6fa:	f7f5 fddd 	bl	80002b8 <__aeabi_dsub>
 800a6fe:	465a      	mov	r2, fp
 800a700:	464b      	mov	r3, r9
 800a702:	f7f5 ff91 	bl	8000628 <__aeabi_dmul>
 800a706:	4602      	mov	r2, r0
 800a708:	460b      	mov	r3, r1
 800a70a:	4630      	mov	r0, r6
 800a70c:	4639      	mov	r1, r7
 800a70e:	f7f5 fdd3 	bl	80002b8 <__aeabi_dsub>
 800a712:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a716:	f7f5 ff87 	bl	8000628 <__aeabi_dmul>
 800a71a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a71e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a722:	4610      	mov	r0, r2
 800a724:	4619      	mov	r1, r3
 800a726:	f7f5 ff7f 	bl	8000628 <__aeabi_dmul>
 800a72a:	a37d      	add	r3, pc, #500	@ (adr r3, 800a920 <__ieee754_pow+0x738>)
 800a72c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a730:	4604      	mov	r4, r0
 800a732:	460d      	mov	r5, r1
 800a734:	f7f5 ff78 	bl	8000628 <__aeabi_dmul>
 800a738:	a37b      	add	r3, pc, #492	@ (adr r3, 800a928 <__ieee754_pow+0x740>)
 800a73a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a73e:	f7f5 fdbd 	bl	80002bc <__adddf3>
 800a742:	4622      	mov	r2, r4
 800a744:	462b      	mov	r3, r5
 800a746:	f7f5 ff6f 	bl	8000628 <__aeabi_dmul>
 800a74a:	a379      	add	r3, pc, #484	@ (adr r3, 800a930 <__ieee754_pow+0x748>)
 800a74c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a750:	f7f5 fdb4 	bl	80002bc <__adddf3>
 800a754:	4622      	mov	r2, r4
 800a756:	462b      	mov	r3, r5
 800a758:	f7f5 ff66 	bl	8000628 <__aeabi_dmul>
 800a75c:	a376      	add	r3, pc, #472	@ (adr r3, 800a938 <__ieee754_pow+0x750>)
 800a75e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a762:	f7f5 fdab 	bl	80002bc <__adddf3>
 800a766:	4622      	mov	r2, r4
 800a768:	462b      	mov	r3, r5
 800a76a:	f7f5 ff5d 	bl	8000628 <__aeabi_dmul>
 800a76e:	a374      	add	r3, pc, #464	@ (adr r3, 800a940 <__ieee754_pow+0x758>)
 800a770:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a774:	f7f5 fda2 	bl	80002bc <__adddf3>
 800a778:	4622      	mov	r2, r4
 800a77a:	462b      	mov	r3, r5
 800a77c:	f7f5 ff54 	bl	8000628 <__aeabi_dmul>
 800a780:	a371      	add	r3, pc, #452	@ (adr r3, 800a948 <__ieee754_pow+0x760>)
 800a782:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a786:	f7f5 fd99 	bl	80002bc <__adddf3>
 800a78a:	4622      	mov	r2, r4
 800a78c:	4606      	mov	r6, r0
 800a78e:	460f      	mov	r7, r1
 800a790:	462b      	mov	r3, r5
 800a792:	4620      	mov	r0, r4
 800a794:	4629      	mov	r1, r5
 800a796:	f7f5 ff47 	bl	8000628 <__aeabi_dmul>
 800a79a:	4602      	mov	r2, r0
 800a79c:	460b      	mov	r3, r1
 800a79e:	4630      	mov	r0, r6
 800a7a0:	4639      	mov	r1, r7
 800a7a2:	f7f5 ff41 	bl	8000628 <__aeabi_dmul>
 800a7a6:	465a      	mov	r2, fp
 800a7a8:	4604      	mov	r4, r0
 800a7aa:	460d      	mov	r5, r1
 800a7ac:	464b      	mov	r3, r9
 800a7ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a7b2:	f7f5 fd83 	bl	80002bc <__adddf3>
 800a7b6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a7ba:	f7f5 ff35 	bl	8000628 <__aeabi_dmul>
 800a7be:	4622      	mov	r2, r4
 800a7c0:	462b      	mov	r3, r5
 800a7c2:	f7f5 fd7b 	bl	80002bc <__adddf3>
 800a7c6:	465a      	mov	r2, fp
 800a7c8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a7cc:	464b      	mov	r3, r9
 800a7ce:	4658      	mov	r0, fp
 800a7d0:	4649      	mov	r1, r9
 800a7d2:	f7f5 ff29 	bl	8000628 <__aeabi_dmul>
 800a7d6:	4b6a      	ldr	r3, [pc, #424]	@ (800a980 <__ieee754_pow+0x798>)
 800a7d8:	2200      	movs	r2, #0
 800a7da:	4606      	mov	r6, r0
 800a7dc:	460f      	mov	r7, r1
 800a7de:	f7f5 fd6d 	bl	80002bc <__adddf3>
 800a7e2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a7e6:	f7f5 fd69 	bl	80002bc <__adddf3>
 800a7ea:	46d8      	mov	r8, fp
 800a7ec:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800a7f0:	460d      	mov	r5, r1
 800a7f2:	465a      	mov	r2, fp
 800a7f4:	460b      	mov	r3, r1
 800a7f6:	4640      	mov	r0, r8
 800a7f8:	4649      	mov	r1, r9
 800a7fa:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800a7fe:	f7f5 ff13 	bl	8000628 <__aeabi_dmul>
 800a802:	465c      	mov	r4, fp
 800a804:	4680      	mov	r8, r0
 800a806:	4689      	mov	r9, r1
 800a808:	4b5d      	ldr	r3, [pc, #372]	@ (800a980 <__ieee754_pow+0x798>)
 800a80a:	2200      	movs	r2, #0
 800a80c:	4620      	mov	r0, r4
 800a80e:	4629      	mov	r1, r5
 800a810:	f7f5 fd52 	bl	80002b8 <__aeabi_dsub>
 800a814:	4632      	mov	r2, r6
 800a816:	463b      	mov	r3, r7
 800a818:	f7f5 fd4e 	bl	80002b8 <__aeabi_dsub>
 800a81c:	4602      	mov	r2, r0
 800a81e:	460b      	mov	r3, r1
 800a820:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a824:	f7f5 fd48 	bl	80002b8 <__aeabi_dsub>
 800a828:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a82c:	f7f5 fefc 	bl	8000628 <__aeabi_dmul>
 800a830:	4622      	mov	r2, r4
 800a832:	4606      	mov	r6, r0
 800a834:	460f      	mov	r7, r1
 800a836:	462b      	mov	r3, r5
 800a838:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a83c:	f7f5 fef4 	bl	8000628 <__aeabi_dmul>
 800a840:	4602      	mov	r2, r0
 800a842:	460b      	mov	r3, r1
 800a844:	4630      	mov	r0, r6
 800a846:	4639      	mov	r1, r7
 800a848:	f7f5 fd38 	bl	80002bc <__adddf3>
 800a84c:	4606      	mov	r6, r0
 800a84e:	460f      	mov	r7, r1
 800a850:	4602      	mov	r2, r0
 800a852:	460b      	mov	r3, r1
 800a854:	4640      	mov	r0, r8
 800a856:	4649      	mov	r1, r9
 800a858:	f7f5 fd30 	bl	80002bc <__adddf3>
 800a85c:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800a860:	a33b      	add	r3, pc, #236	@ (adr r3, 800a950 <__ieee754_pow+0x768>)
 800a862:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a866:	4658      	mov	r0, fp
 800a868:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800a86c:	460d      	mov	r5, r1
 800a86e:	f7f5 fedb 	bl	8000628 <__aeabi_dmul>
 800a872:	465c      	mov	r4, fp
 800a874:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a878:	4642      	mov	r2, r8
 800a87a:	464b      	mov	r3, r9
 800a87c:	4620      	mov	r0, r4
 800a87e:	4629      	mov	r1, r5
 800a880:	f7f5 fd1a 	bl	80002b8 <__aeabi_dsub>
 800a884:	4602      	mov	r2, r0
 800a886:	460b      	mov	r3, r1
 800a888:	4630      	mov	r0, r6
 800a88a:	4639      	mov	r1, r7
 800a88c:	f7f5 fd14 	bl	80002b8 <__aeabi_dsub>
 800a890:	a331      	add	r3, pc, #196	@ (adr r3, 800a958 <__ieee754_pow+0x770>)
 800a892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a896:	f7f5 fec7 	bl	8000628 <__aeabi_dmul>
 800a89a:	a331      	add	r3, pc, #196	@ (adr r3, 800a960 <__ieee754_pow+0x778>)
 800a89c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8a0:	4606      	mov	r6, r0
 800a8a2:	460f      	mov	r7, r1
 800a8a4:	4620      	mov	r0, r4
 800a8a6:	4629      	mov	r1, r5
 800a8a8:	f7f5 febe 	bl	8000628 <__aeabi_dmul>
 800a8ac:	4602      	mov	r2, r0
 800a8ae:	460b      	mov	r3, r1
 800a8b0:	4630      	mov	r0, r6
 800a8b2:	4639      	mov	r1, r7
 800a8b4:	f7f5 fd02 	bl	80002bc <__adddf3>
 800a8b8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a8ba:	4b32      	ldr	r3, [pc, #200]	@ (800a984 <__ieee754_pow+0x79c>)
 800a8bc:	4413      	add	r3, r2
 800a8be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c2:	f7f5 fcfb 	bl	80002bc <__adddf3>
 800a8c6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a8ca:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a8cc:	f7f5 fe42 	bl	8000554 <__aeabi_i2d>
 800a8d0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a8d2:	4b2d      	ldr	r3, [pc, #180]	@ (800a988 <__ieee754_pow+0x7a0>)
 800a8d4:	4413      	add	r3, r2
 800a8d6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a8da:	4606      	mov	r6, r0
 800a8dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a8e0:	460f      	mov	r7, r1
 800a8e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a8e6:	f7f5 fce9 	bl	80002bc <__adddf3>
 800a8ea:	4642      	mov	r2, r8
 800a8ec:	464b      	mov	r3, r9
 800a8ee:	f7f5 fce5 	bl	80002bc <__adddf3>
 800a8f2:	4632      	mov	r2, r6
 800a8f4:	463b      	mov	r3, r7
 800a8f6:	f7f5 fce1 	bl	80002bc <__adddf3>
 800a8fa:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800a8fe:	4632      	mov	r2, r6
 800a900:	463b      	mov	r3, r7
 800a902:	4658      	mov	r0, fp
 800a904:	460d      	mov	r5, r1
 800a906:	f7f5 fcd7 	bl	80002b8 <__aeabi_dsub>
 800a90a:	4642      	mov	r2, r8
 800a90c:	464b      	mov	r3, r9
 800a90e:	f7f5 fcd3 	bl	80002b8 <__aeabi_dsub>
 800a912:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a916:	f7f5 fccf 	bl	80002b8 <__aeabi_dsub>
 800a91a:	465c      	mov	r4, fp
 800a91c:	e036      	b.n	800a98c <__ieee754_pow+0x7a4>
 800a91e:	bf00      	nop
 800a920:	4a454eef 	.word	0x4a454eef
 800a924:	3fca7e28 	.word	0x3fca7e28
 800a928:	93c9db65 	.word	0x93c9db65
 800a92c:	3fcd864a 	.word	0x3fcd864a
 800a930:	a91d4101 	.word	0xa91d4101
 800a934:	3fd17460 	.word	0x3fd17460
 800a938:	518f264d 	.word	0x518f264d
 800a93c:	3fd55555 	.word	0x3fd55555
 800a940:	db6fabff 	.word	0xdb6fabff
 800a944:	3fdb6db6 	.word	0x3fdb6db6
 800a948:	33333303 	.word	0x33333303
 800a94c:	3fe33333 	.word	0x3fe33333
 800a950:	e0000000 	.word	0xe0000000
 800a954:	3feec709 	.word	0x3feec709
 800a958:	dc3a03fd 	.word	0xdc3a03fd
 800a95c:	3feec709 	.word	0x3feec709
 800a960:	145b01f5 	.word	0x145b01f5
 800a964:	be3e2fe0 	.word	0xbe3e2fe0
 800a968:	7ff00000 	.word	0x7ff00000
 800a96c:	43400000 	.word	0x43400000
 800a970:	0003988e 	.word	0x0003988e
 800a974:	000bb679 	.word	0x000bb679
 800a978:	0800b5f8 	.word	0x0800b5f8
 800a97c:	3ff00000 	.word	0x3ff00000
 800a980:	40080000 	.word	0x40080000
 800a984:	0800b5d8 	.word	0x0800b5d8
 800a988:	0800b5e8 	.word	0x0800b5e8
 800a98c:	4602      	mov	r2, r0
 800a98e:	460b      	mov	r3, r1
 800a990:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a994:	e5d6      	b.n	800a544 <__ieee754_pow+0x35c>
 800a996:	f04f 0a01 	mov.w	sl, #1
 800a99a:	e65e      	b.n	800a65a <__ieee754_pow+0x472>
 800a99c:	a3b5      	add	r3, pc, #724	@ (adr r3, 800ac74 <__ieee754_pow+0xa8c>)
 800a99e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9a2:	4630      	mov	r0, r6
 800a9a4:	4639      	mov	r1, r7
 800a9a6:	f7f5 fc89 	bl	80002bc <__adddf3>
 800a9aa:	4642      	mov	r2, r8
 800a9ac:	e9cd 0100 	strd	r0, r1, [sp]
 800a9b0:	464b      	mov	r3, r9
 800a9b2:	4620      	mov	r0, r4
 800a9b4:	4629      	mov	r1, r5
 800a9b6:	f7f5 fc7f 	bl	80002b8 <__aeabi_dsub>
 800a9ba:	4602      	mov	r2, r0
 800a9bc:	460b      	mov	r3, r1
 800a9be:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a9c2:	f7f6 f8c1 	bl	8000b48 <__aeabi_dcmpgt>
 800a9c6:	2800      	cmp	r0, #0
 800a9c8:	f47f adfe 	bne.w	800a5c8 <__ieee754_pow+0x3e0>
 800a9cc:	4ba2      	ldr	r3, [pc, #648]	@ (800ac58 <__ieee754_pow+0xa70>)
 800a9ce:	e022      	b.n	800aa16 <__ieee754_pow+0x82e>
 800a9d0:	4ca2      	ldr	r4, [pc, #648]	@ (800ac5c <__ieee754_pow+0xa74>)
 800a9d2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a9d6:	42a3      	cmp	r3, r4
 800a9d8:	d919      	bls.n	800aa0e <__ieee754_pow+0x826>
 800a9da:	4ba1      	ldr	r3, [pc, #644]	@ (800ac60 <__ieee754_pow+0xa78>)
 800a9dc:	440b      	add	r3, r1
 800a9de:	4303      	orrs	r3, r0
 800a9e0:	d009      	beq.n	800a9f6 <__ieee754_pow+0x80e>
 800a9e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9e6:	2200      	movs	r2, #0
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	f7f6 f88f 	bl	8000b0c <__aeabi_dcmplt>
 800a9ee:	3800      	subs	r0, #0
 800a9f0:	bf18      	it	ne
 800a9f2:	2001      	movne	r0, #1
 800a9f4:	e512      	b.n	800a41c <__ieee754_pow+0x234>
 800a9f6:	4642      	mov	r2, r8
 800a9f8:	464b      	mov	r3, r9
 800a9fa:	f7f5 fc5d 	bl	80002b8 <__aeabi_dsub>
 800a9fe:	4632      	mov	r2, r6
 800aa00:	463b      	mov	r3, r7
 800aa02:	f7f6 f897 	bl	8000b34 <__aeabi_dcmpge>
 800aa06:	2800      	cmp	r0, #0
 800aa08:	d1eb      	bne.n	800a9e2 <__ieee754_pow+0x7fa>
 800aa0a:	4b96      	ldr	r3, [pc, #600]	@ (800ac64 <__ieee754_pow+0xa7c>)
 800aa0c:	e003      	b.n	800aa16 <__ieee754_pow+0x82e>
 800aa0e:	4a96      	ldr	r2, [pc, #600]	@ (800ac68 <__ieee754_pow+0xa80>)
 800aa10:	4293      	cmp	r3, r2
 800aa12:	f240 80e7 	bls.w	800abe4 <__ieee754_pow+0x9fc>
 800aa16:	151b      	asrs	r3, r3, #20
 800aa18:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800aa1c:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800aa20:	fa4a fa03 	asr.w	sl, sl, r3
 800aa24:	44da      	add	sl, fp
 800aa26:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800aa2a:	4890      	ldr	r0, [pc, #576]	@ (800ac6c <__ieee754_pow+0xa84>)
 800aa2c:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800aa30:	4108      	asrs	r0, r1
 800aa32:	ea00 030a 	and.w	r3, r0, sl
 800aa36:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800aa3a:	f1c1 0114 	rsb	r1, r1, #20
 800aa3e:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800aa42:	fa4a fa01 	asr.w	sl, sl, r1
 800aa46:	f1bb 0f00 	cmp.w	fp, #0
 800aa4a:	4640      	mov	r0, r8
 800aa4c:	4649      	mov	r1, r9
 800aa4e:	f04f 0200 	mov.w	r2, #0
 800aa52:	bfb8      	it	lt
 800aa54:	f1ca 0a00 	rsblt	sl, sl, #0
 800aa58:	f7f5 fc2e 	bl	80002b8 <__aeabi_dsub>
 800aa5c:	4680      	mov	r8, r0
 800aa5e:	4689      	mov	r9, r1
 800aa60:	4632      	mov	r2, r6
 800aa62:	463b      	mov	r3, r7
 800aa64:	4640      	mov	r0, r8
 800aa66:	4649      	mov	r1, r9
 800aa68:	f7f5 fc28 	bl	80002bc <__adddf3>
 800aa6c:	2400      	movs	r4, #0
 800aa6e:	a36a      	add	r3, pc, #424	@ (adr r3, 800ac18 <__ieee754_pow+0xa30>)
 800aa70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa74:	4620      	mov	r0, r4
 800aa76:	460d      	mov	r5, r1
 800aa78:	f7f5 fdd6 	bl	8000628 <__aeabi_dmul>
 800aa7c:	4642      	mov	r2, r8
 800aa7e:	e9cd 0100 	strd	r0, r1, [sp]
 800aa82:	464b      	mov	r3, r9
 800aa84:	4620      	mov	r0, r4
 800aa86:	4629      	mov	r1, r5
 800aa88:	f7f5 fc16 	bl	80002b8 <__aeabi_dsub>
 800aa8c:	4602      	mov	r2, r0
 800aa8e:	460b      	mov	r3, r1
 800aa90:	4630      	mov	r0, r6
 800aa92:	4639      	mov	r1, r7
 800aa94:	f7f5 fc10 	bl	80002b8 <__aeabi_dsub>
 800aa98:	a361      	add	r3, pc, #388	@ (adr r3, 800ac20 <__ieee754_pow+0xa38>)
 800aa9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa9e:	f7f5 fdc3 	bl	8000628 <__aeabi_dmul>
 800aaa2:	a361      	add	r3, pc, #388	@ (adr r3, 800ac28 <__ieee754_pow+0xa40>)
 800aaa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaa8:	4680      	mov	r8, r0
 800aaaa:	4689      	mov	r9, r1
 800aaac:	4620      	mov	r0, r4
 800aaae:	4629      	mov	r1, r5
 800aab0:	f7f5 fdba 	bl	8000628 <__aeabi_dmul>
 800aab4:	4602      	mov	r2, r0
 800aab6:	460b      	mov	r3, r1
 800aab8:	4640      	mov	r0, r8
 800aaba:	4649      	mov	r1, r9
 800aabc:	f7f5 fbfe 	bl	80002bc <__adddf3>
 800aac0:	4604      	mov	r4, r0
 800aac2:	460d      	mov	r5, r1
 800aac4:	4602      	mov	r2, r0
 800aac6:	460b      	mov	r3, r1
 800aac8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aacc:	f7f5 fbf6 	bl	80002bc <__adddf3>
 800aad0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aad4:	4680      	mov	r8, r0
 800aad6:	4689      	mov	r9, r1
 800aad8:	f7f5 fbee 	bl	80002b8 <__aeabi_dsub>
 800aadc:	4602      	mov	r2, r0
 800aade:	460b      	mov	r3, r1
 800aae0:	4620      	mov	r0, r4
 800aae2:	4629      	mov	r1, r5
 800aae4:	f7f5 fbe8 	bl	80002b8 <__aeabi_dsub>
 800aae8:	4642      	mov	r2, r8
 800aaea:	4606      	mov	r6, r0
 800aaec:	460f      	mov	r7, r1
 800aaee:	464b      	mov	r3, r9
 800aaf0:	4640      	mov	r0, r8
 800aaf2:	4649      	mov	r1, r9
 800aaf4:	f7f5 fd98 	bl	8000628 <__aeabi_dmul>
 800aaf8:	a34d      	add	r3, pc, #308	@ (adr r3, 800ac30 <__ieee754_pow+0xa48>)
 800aafa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aafe:	4604      	mov	r4, r0
 800ab00:	460d      	mov	r5, r1
 800ab02:	f7f5 fd91 	bl	8000628 <__aeabi_dmul>
 800ab06:	a34c      	add	r3, pc, #304	@ (adr r3, 800ac38 <__ieee754_pow+0xa50>)
 800ab08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab0c:	f7f5 fbd4 	bl	80002b8 <__aeabi_dsub>
 800ab10:	4622      	mov	r2, r4
 800ab12:	462b      	mov	r3, r5
 800ab14:	f7f5 fd88 	bl	8000628 <__aeabi_dmul>
 800ab18:	a349      	add	r3, pc, #292	@ (adr r3, 800ac40 <__ieee754_pow+0xa58>)
 800ab1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab1e:	f7f5 fbcd 	bl	80002bc <__adddf3>
 800ab22:	4622      	mov	r2, r4
 800ab24:	462b      	mov	r3, r5
 800ab26:	f7f5 fd7f 	bl	8000628 <__aeabi_dmul>
 800ab2a:	a347      	add	r3, pc, #284	@ (adr r3, 800ac48 <__ieee754_pow+0xa60>)
 800ab2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab30:	f7f5 fbc2 	bl	80002b8 <__aeabi_dsub>
 800ab34:	4622      	mov	r2, r4
 800ab36:	462b      	mov	r3, r5
 800ab38:	f7f5 fd76 	bl	8000628 <__aeabi_dmul>
 800ab3c:	a344      	add	r3, pc, #272	@ (adr r3, 800ac50 <__ieee754_pow+0xa68>)
 800ab3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab42:	f7f5 fbbb 	bl	80002bc <__adddf3>
 800ab46:	4622      	mov	r2, r4
 800ab48:	462b      	mov	r3, r5
 800ab4a:	f7f5 fd6d 	bl	8000628 <__aeabi_dmul>
 800ab4e:	4602      	mov	r2, r0
 800ab50:	460b      	mov	r3, r1
 800ab52:	4640      	mov	r0, r8
 800ab54:	4649      	mov	r1, r9
 800ab56:	f7f5 fbaf 	bl	80002b8 <__aeabi_dsub>
 800ab5a:	4604      	mov	r4, r0
 800ab5c:	460d      	mov	r5, r1
 800ab5e:	4602      	mov	r2, r0
 800ab60:	460b      	mov	r3, r1
 800ab62:	4640      	mov	r0, r8
 800ab64:	4649      	mov	r1, r9
 800ab66:	f7f5 fd5f 	bl	8000628 <__aeabi_dmul>
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	e9cd 0100 	strd	r0, r1, [sp]
 800ab70:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ab74:	4620      	mov	r0, r4
 800ab76:	4629      	mov	r1, r5
 800ab78:	f7f5 fb9e 	bl	80002b8 <__aeabi_dsub>
 800ab7c:	4602      	mov	r2, r0
 800ab7e:	460b      	mov	r3, r1
 800ab80:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ab84:	f7f5 fe7a 	bl	800087c <__aeabi_ddiv>
 800ab88:	4632      	mov	r2, r6
 800ab8a:	4604      	mov	r4, r0
 800ab8c:	460d      	mov	r5, r1
 800ab8e:	463b      	mov	r3, r7
 800ab90:	4640      	mov	r0, r8
 800ab92:	4649      	mov	r1, r9
 800ab94:	f7f5 fd48 	bl	8000628 <__aeabi_dmul>
 800ab98:	4632      	mov	r2, r6
 800ab9a:	463b      	mov	r3, r7
 800ab9c:	f7f5 fb8e 	bl	80002bc <__adddf3>
 800aba0:	4602      	mov	r2, r0
 800aba2:	460b      	mov	r3, r1
 800aba4:	4620      	mov	r0, r4
 800aba6:	4629      	mov	r1, r5
 800aba8:	f7f5 fb86 	bl	80002b8 <__aeabi_dsub>
 800abac:	4642      	mov	r2, r8
 800abae:	464b      	mov	r3, r9
 800abb0:	f7f5 fb82 	bl	80002b8 <__aeabi_dsub>
 800abb4:	460b      	mov	r3, r1
 800abb6:	4602      	mov	r2, r0
 800abb8:	492d      	ldr	r1, [pc, #180]	@ (800ac70 <__ieee754_pow+0xa88>)
 800abba:	2000      	movs	r0, #0
 800abbc:	f7f5 fb7c 	bl	80002b8 <__aeabi_dsub>
 800abc0:	ec41 0b10 	vmov	d0, r0, r1
 800abc4:	ee10 3a90 	vmov	r3, s1
 800abc8:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800abcc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800abd0:	da0b      	bge.n	800abea <__ieee754_pow+0xa02>
 800abd2:	4650      	mov	r0, sl
 800abd4:	f000 f85c 	bl	800ac90 <scalbn>
 800abd8:	ec51 0b10 	vmov	r0, r1, d0
 800abdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800abe0:	f7ff bb6d 	b.w	800a2be <__ieee754_pow+0xd6>
 800abe4:	f8dd a010 	ldr.w	sl, [sp, #16]
 800abe8:	e73a      	b.n	800aa60 <__ieee754_pow+0x878>
 800abea:	ec51 0b10 	vmov	r0, r1, d0
 800abee:	4619      	mov	r1, r3
 800abf0:	e7f4      	b.n	800abdc <__ieee754_pow+0x9f4>
 800abf2:	491f      	ldr	r1, [pc, #124]	@ (800ac70 <__ieee754_pow+0xa88>)
 800abf4:	2000      	movs	r0, #0
 800abf6:	f7ff bb14 	b.w	800a222 <__ieee754_pow+0x3a>
 800abfa:	e9dd 0100 	ldrd	r0, r1, [sp]
 800abfe:	f7ff bb10 	b.w	800a222 <__ieee754_pow+0x3a>
 800ac02:	4630      	mov	r0, r6
 800ac04:	4639      	mov	r1, r7
 800ac06:	f7ff bb0c 	b.w	800a222 <__ieee754_pow+0x3a>
 800ac0a:	460c      	mov	r4, r1
 800ac0c:	f7ff bb69 	b.w	800a2e2 <__ieee754_pow+0xfa>
 800ac10:	2400      	movs	r4, #0
 800ac12:	f7ff bb4b 	b.w	800a2ac <__ieee754_pow+0xc4>
 800ac16:	bf00      	nop
 800ac18:	00000000 	.word	0x00000000
 800ac1c:	3fe62e43 	.word	0x3fe62e43
 800ac20:	fefa39ef 	.word	0xfefa39ef
 800ac24:	3fe62e42 	.word	0x3fe62e42
 800ac28:	0ca86c39 	.word	0x0ca86c39
 800ac2c:	be205c61 	.word	0xbe205c61
 800ac30:	72bea4d0 	.word	0x72bea4d0
 800ac34:	3e663769 	.word	0x3e663769
 800ac38:	c5d26bf1 	.word	0xc5d26bf1
 800ac3c:	3ebbbd41 	.word	0x3ebbbd41
 800ac40:	af25de2c 	.word	0xaf25de2c
 800ac44:	3f11566a 	.word	0x3f11566a
 800ac48:	16bebd93 	.word	0x16bebd93
 800ac4c:	3f66c16c 	.word	0x3f66c16c
 800ac50:	5555553e 	.word	0x5555553e
 800ac54:	3fc55555 	.word	0x3fc55555
 800ac58:	40900000 	.word	0x40900000
 800ac5c:	4090cbff 	.word	0x4090cbff
 800ac60:	3f6f3400 	.word	0x3f6f3400
 800ac64:	4090cc00 	.word	0x4090cc00
 800ac68:	3fe00000 	.word	0x3fe00000
 800ac6c:	fff00000 	.word	0xfff00000
 800ac70:	3ff00000 	.word	0x3ff00000
 800ac74:	652b82fe 	.word	0x652b82fe
 800ac78:	3c971547 	.word	0x3c971547

0800ac7c <fabs>:
 800ac7c:	ec51 0b10 	vmov	r0, r1, d0
 800ac80:	4602      	mov	r2, r0
 800ac82:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ac86:	ec43 2b10 	vmov	d0, r2, r3
 800ac8a:	4770      	bx	lr
 800ac8c:	0000      	movs	r0, r0
	...

0800ac90 <scalbn>:
 800ac90:	b570      	push	{r4, r5, r6, lr}
 800ac92:	ec55 4b10 	vmov	r4, r5, d0
 800ac96:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800ac9a:	4606      	mov	r6, r0
 800ac9c:	462b      	mov	r3, r5
 800ac9e:	b991      	cbnz	r1, 800acc6 <scalbn+0x36>
 800aca0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800aca4:	4323      	orrs	r3, r4
 800aca6:	d03b      	beq.n	800ad20 <scalbn+0x90>
 800aca8:	4b33      	ldr	r3, [pc, #204]	@ (800ad78 <scalbn+0xe8>)
 800acaa:	4620      	mov	r0, r4
 800acac:	4629      	mov	r1, r5
 800acae:	2200      	movs	r2, #0
 800acb0:	f7f5 fcba 	bl	8000628 <__aeabi_dmul>
 800acb4:	4b31      	ldr	r3, [pc, #196]	@ (800ad7c <scalbn+0xec>)
 800acb6:	429e      	cmp	r6, r3
 800acb8:	4604      	mov	r4, r0
 800acba:	460d      	mov	r5, r1
 800acbc:	da0f      	bge.n	800acde <scalbn+0x4e>
 800acbe:	a326      	add	r3, pc, #152	@ (adr r3, 800ad58 <scalbn+0xc8>)
 800acc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acc4:	e01e      	b.n	800ad04 <scalbn+0x74>
 800acc6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800acca:	4291      	cmp	r1, r2
 800accc:	d10b      	bne.n	800ace6 <scalbn+0x56>
 800acce:	4622      	mov	r2, r4
 800acd0:	4620      	mov	r0, r4
 800acd2:	4629      	mov	r1, r5
 800acd4:	f7f5 faf2 	bl	80002bc <__adddf3>
 800acd8:	4604      	mov	r4, r0
 800acda:	460d      	mov	r5, r1
 800acdc:	e020      	b.n	800ad20 <scalbn+0x90>
 800acde:	460b      	mov	r3, r1
 800ace0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ace4:	3936      	subs	r1, #54	@ 0x36
 800ace6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800acea:	4296      	cmp	r6, r2
 800acec:	dd0d      	ble.n	800ad0a <scalbn+0x7a>
 800acee:	2d00      	cmp	r5, #0
 800acf0:	a11b      	add	r1, pc, #108	@ (adr r1, 800ad60 <scalbn+0xd0>)
 800acf2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800acf6:	da02      	bge.n	800acfe <scalbn+0x6e>
 800acf8:	a11b      	add	r1, pc, #108	@ (adr r1, 800ad68 <scalbn+0xd8>)
 800acfa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800acfe:	a318      	add	r3, pc, #96	@ (adr r3, 800ad60 <scalbn+0xd0>)
 800ad00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad04:	f7f5 fc90 	bl	8000628 <__aeabi_dmul>
 800ad08:	e7e6      	b.n	800acd8 <scalbn+0x48>
 800ad0a:	1872      	adds	r2, r6, r1
 800ad0c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800ad10:	428a      	cmp	r2, r1
 800ad12:	dcec      	bgt.n	800acee <scalbn+0x5e>
 800ad14:	2a00      	cmp	r2, #0
 800ad16:	dd06      	ble.n	800ad26 <scalbn+0x96>
 800ad18:	f36f 531e 	bfc	r3, #20, #11
 800ad1c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ad20:	ec45 4b10 	vmov	d0, r4, r5
 800ad24:	bd70      	pop	{r4, r5, r6, pc}
 800ad26:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800ad2a:	da08      	bge.n	800ad3e <scalbn+0xae>
 800ad2c:	2d00      	cmp	r5, #0
 800ad2e:	a10a      	add	r1, pc, #40	@ (adr r1, 800ad58 <scalbn+0xc8>)
 800ad30:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ad34:	dac3      	bge.n	800acbe <scalbn+0x2e>
 800ad36:	a10e      	add	r1, pc, #56	@ (adr r1, 800ad70 <scalbn+0xe0>)
 800ad38:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ad3c:	e7bf      	b.n	800acbe <scalbn+0x2e>
 800ad3e:	3236      	adds	r2, #54	@ 0x36
 800ad40:	f36f 531e 	bfc	r3, #20, #11
 800ad44:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ad48:	4620      	mov	r0, r4
 800ad4a:	4b0d      	ldr	r3, [pc, #52]	@ (800ad80 <scalbn+0xf0>)
 800ad4c:	4629      	mov	r1, r5
 800ad4e:	2200      	movs	r2, #0
 800ad50:	e7d8      	b.n	800ad04 <scalbn+0x74>
 800ad52:	bf00      	nop
 800ad54:	f3af 8000 	nop.w
 800ad58:	c2f8f359 	.word	0xc2f8f359
 800ad5c:	01a56e1f 	.word	0x01a56e1f
 800ad60:	8800759c 	.word	0x8800759c
 800ad64:	7e37e43c 	.word	0x7e37e43c
 800ad68:	8800759c 	.word	0x8800759c
 800ad6c:	fe37e43c 	.word	0xfe37e43c
 800ad70:	c2f8f359 	.word	0xc2f8f359
 800ad74:	81a56e1f 	.word	0x81a56e1f
 800ad78:	43500000 	.word	0x43500000
 800ad7c:	ffff3cb0 	.word	0xffff3cb0
 800ad80:	3c900000 	.word	0x3c900000

0800ad84 <with_errno>:
 800ad84:	b510      	push	{r4, lr}
 800ad86:	ed2d 8b02 	vpush	{d8}
 800ad8a:	eeb0 8a40 	vmov.f32	s16, s0
 800ad8e:	eef0 8a60 	vmov.f32	s17, s1
 800ad92:	4604      	mov	r4, r0
 800ad94:	f7fe fc78 	bl	8009688 <__errno>
 800ad98:	eeb0 0a48 	vmov.f32	s0, s16
 800ad9c:	eef0 0a68 	vmov.f32	s1, s17
 800ada0:	ecbd 8b02 	vpop	{d8}
 800ada4:	6004      	str	r4, [r0, #0]
 800ada6:	bd10      	pop	{r4, pc}

0800ada8 <xflow>:
 800ada8:	4603      	mov	r3, r0
 800adaa:	b507      	push	{r0, r1, r2, lr}
 800adac:	ec51 0b10 	vmov	r0, r1, d0
 800adb0:	b183      	cbz	r3, 800add4 <xflow+0x2c>
 800adb2:	4602      	mov	r2, r0
 800adb4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800adb8:	e9cd 2300 	strd	r2, r3, [sp]
 800adbc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800adc0:	f7f5 fc32 	bl	8000628 <__aeabi_dmul>
 800adc4:	ec41 0b10 	vmov	d0, r0, r1
 800adc8:	2022      	movs	r0, #34	@ 0x22
 800adca:	b003      	add	sp, #12
 800adcc:	f85d eb04 	ldr.w	lr, [sp], #4
 800add0:	f7ff bfd8 	b.w	800ad84 <with_errno>
 800add4:	4602      	mov	r2, r0
 800add6:	460b      	mov	r3, r1
 800add8:	e7ee      	b.n	800adb8 <xflow+0x10>
 800adda:	0000      	movs	r0, r0
 800addc:	0000      	movs	r0, r0
	...

0800ade0 <__math_uflow>:
 800ade0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ade8 <__math_uflow+0x8>
 800ade4:	f7ff bfe0 	b.w	800ada8 <xflow>
 800ade8:	00000000 	.word	0x00000000
 800adec:	10000000 	.word	0x10000000

0800adf0 <__math_oflow>:
 800adf0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800adf8 <__math_oflow+0x8>
 800adf4:	f7ff bfd8 	b.w	800ada8 <xflow>
 800adf8:	00000000 	.word	0x00000000
 800adfc:	70000000 	.word	0x70000000

0800ae00 <__ieee754_sqrt>:
 800ae00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae04:	4a66      	ldr	r2, [pc, #408]	@ (800afa0 <__ieee754_sqrt+0x1a0>)
 800ae06:	ec55 4b10 	vmov	r4, r5, d0
 800ae0a:	43aa      	bics	r2, r5
 800ae0c:	462b      	mov	r3, r5
 800ae0e:	4621      	mov	r1, r4
 800ae10:	d110      	bne.n	800ae34 <__ieee754_sqrt+0x34>
 800ae12:	4622      	mov	r2, r4
 800ae14:	4620      	mov	r0, r4
 800ae16:	4629      	mov	r1, r5
 800ae18:	f7f5 fc06 	bl	8000628 <__aeabi_dmul>
 800ae1c:	4602      	mov	r2, r0
 800ae1e:	460b      	mov	r3, r1
 800ae20:	4620      	mov	r0, r4
 800ae22:	4629      	mov	r1, r5
 800ae24:	f7f5 fa4a 	bl	80002bc <__adddf3>
 800ae28:	4604      	mov	r4, r0
 800ae2a:	460d      	mov	r5, r1
 800ae2c:	ec45 4b10 	vmov	d0, r4, r5
 800ae30:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae34:	2d00      	cmp	r5, #0
 800ae36:	dc0e      	bgt.n	800ae56 <__ieee754_sqrt+0x56>
 800ae38:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800ae3c:	4322      	orrs	r2, r4
 800ae3e:	d0f5      	beq.n	800ae2c <__ieee754_sqrt+0x2c>
 800ae40:	b19d      	cbz	r5, 800ae6a <__ieee754_sqrt+0x6a>
 800ae42:	4622      	mov	r2, r4
 800ae44:	4620      	mov	r0, r4
 800ae46:	4629      	mov	r1, r5
 800ae48:	f7f5 fa36 	bl	80002b8 <__aeabi_dsub>
 800ae4c:	4602      	mov	r2, r0
 800ae4e:	460b      	mov	r3, r1
 800ae50:	f7f5 fd14 	bl	800087c <__aeabi_ddiv>
 800ae54:	e7e8      	b.n	800ae28 <__ieee754_sqrt+0x28>
 800ae56:	152a      	asrs	r2, r5, #20
 800ae58:	d115      	bne.n	800ae86 <__ieee754_sqrt+0x86>
 800ae5a:	2000      	movs	r0, #0
 800ae5c:	e009      	b.n	800ae72 <__ieee754_sqrt+0x72>
 800ae5e:	0acb      	lsrs	r3, r1, #11
 800ae60:	3a15      	subs	r2, #21
 800ae62:	0549      	lsls	r1, r1, #21
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d0fa      	beq.n	800ae5e <__ieee754_sqrt+0x5e>
 800ae68:	e7f7      	b.n	800ae5a <__ieee754_sqrt+0x5a>
 800ae6a:	462a      	mov	r2, r5
 800ae6c:	e7fa      	b.n	800ae64 <__ieee754_sqrt+0x64>
 800ae6e:	005b      	lsls	r3, r3, #1
 800ae70:	3001      	adds	r0, #1
 800ae72:	02dc      	lsls	r4, r3, #11
 800ae74:	d5fb      	bpl.n	800ae6e <__ieee754_sqrt+0x6e>
 800ae76:	1e44      	subs	r4, r0, #1
 800ae78:	1b12      	subs	r2, r2, r4
 800ae7a:	f1c0 0420 	rsb	r4, r0, #32
 800ae7e:	fa21 f404 	lsr.w	r4, r1, r4
 800ae82:	4323      	orrs	r3, r4
 800ae84:	4081      	lsls	r1, r0
 800ae86:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ae8a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800ae8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ae92:	07d2      	lsls	r2, r2, #31
 800ae94:	bf5c      	itt	pl
 800ae96:	005b      	lslpl	r3, r3, #1
 800ae98:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800ae9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800aea0:	bf58      	it	pl
 800aea2:	0049      	lslpl	r1, r1, #1
 800aea4:	2600      	movs	r6, #0
 800aea6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800aeaa:	107f      	asrs	r7, r7, #1
 800aeac:	0049      	lsls	r1, r1, #1
 800aeae:	2016      	movs	r0, #22
 800aeb0:	4632      	mov	r2, r6
 800aeb2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800aeb6:	1915      	adds	r5, r2, r4
 800aeb8:	429d      	cmp	r5, r3
 800aeba:	bfde      	ittt	le
 800aebc:	192a      	addle	r2, r5, r4
 800aebe:	1b5b      	suble	r3, r3, r5
 800aec0:	1936      	addle	r6, r6, r4
 800aec2:	0fcd      	lsrs	r5, r1, #31
 800aec4:	3801      	subs	r0, #1
 800aec6:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800aeca:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800aece:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800aed2:	d1f0      	bne.n	800aeb6 <__ieee754_sqrt+0xb6>
 800aed4:	4605      	mov	r5, r0
 800aed6:	2420      	movs	r4, #32
 800aed8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800aedc:	4293      	cmp	r3, r2
 800aede:	eb0c 0e00 	add.w	lr, ip, r0
 800aee2:	dc02      	bgt.n	800aeea <__ieee754_sqrt+0xea>
 800aee4:	d113      	bne.n	800af0e <__ieee754_sqrt+0x10e>
 800aee6:	458e      	cmp	lr, r1
 800aee8:	d811      	bhi.n	800af0e <__ieee754_sqrt+0x10e>
 800aeea:	f1be 0f00 	cmp.w	lr, #0
 800aeee:	eb0e 000c 	add.w	r0, lr, ip
 800aef2:	da3f      	bge.n	800af74 <__ieee754_sqrt+0x174>
 800aef4:	2800      	cmp	r0, #0
 800aef6:	db3d      	blt.n	800af74 <__ieee754_sqrt+0x174>
 800aef8:	f102 0801 	add.w	r8, r2, #1
 800aefc:	1a9b      	subs	r3, r3, r2
 800aefe:	458e      	cmp	lr, r1
 800af00:	bf88      	it	hi
 800af02:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800af06:	eba1 010e 	sub.w	r1, r1, lr
 800af0a:	4465      	add	r5, ip
 800af0c:	4642      	mov	r2, r8
 800af0e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800af12:	3c01      	subs	r4, #1
 800af14:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800af18:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800af1c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800af20:	d1dc      	bne.n	800aedc <__ieee754_sqrt+0xdc>
 800af22:	4319      	orrs	r1, r3
 800af24:	d01b      	beq.n	800af5e <__ieee754_sqrt+0x15e>
 800af26:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800afa4 <__ieee754_sqrt+0x1a4>
 800af2a:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800afa8 <__ieee754_sqrt+0x1a8>
 800af2e:	e9da 0100 	ldrd	r0, r1, [sl]
 800af32:	e9db 2300 	ldrd	r2, r3, [fp]
 800af36:	f7f5 f9bf 	bl	80002b8 <__aeabi_dsub>
 800af3a:	e9da 8900 	ldrd	r8, r9, [sl]
 800af3e:	4602      	mov	r2, r0
 800af40:	460b      	mov	r3, r1
 800af42:	4640      	mov	r0, r8
 800af44:	4649      	mov	r1, r9
 800af46:	f7f5 fdeb 	bl	8000b20 <__aeabi_dcmple>
 800af4a:	b140      	cbz	r0, 800af5e <__ieee754_sqrt+0x15e>
 800af4c:	f1b5 3fff 	cmp.w	r5, #4294967295
 800af50:	e9da 0100 	ldrd	r0, r1, [sl]
 800af54:	e9db 2300 	ldrd	r2, r3, [fp]
 800af58:	d10e      	bne.n	800af78 <__ieee754_sqrt+0x178>
 800af5a:	3601      	adds	r6, #1
 800af5c:	4625      	mov	r5, r4
 800af5e:	1073      	asrs	r3, r6, #1
 800af60:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800af64:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800af68:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800af6c:	086b      	lsrs	r3, r5, #1
 800af6e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800af72:	e759      	b.n	800ae28 <__ieee754_sqrt+0x28>
 800af74:	4690      	mov	r8, r2
 800af76:	e7c1      	b.n	800aefc <__ieee754_sqrt+0xfc>
 800af78:	f7f5 f9a0 	bl	80002bc <__adddf3>
 800af7c:	e9da 8900 	ldrd	r8, r9, [sl]
 800af80:	4602      	mov	r2, r0
 800af82:	460b      	mov	r3, r1
 800af84:	4640      	mov	r0, r8
 800af86:	4649      	mov	r1, r9
 800af88:	f7f5 fdc0 	bl	8000b0c <__aeabi_dcmplt>
 800af8c:	b120      	cbz	r0, 800af98 <__ieee754_sqrt+0x198>
 800af8e:	1cab      	adds	r3, r5, #2
 800af90:	bf08      	it	eq
 800af92:	3601      	addeq	r6, #1
 800af94:	3502      	adds	r5, #2
 800af96:	e7e2      	b.n	800af5e <__ieee754_sqrt+0x15e>
 800af98:	1c6b      	adds	r3, r5, #1
 800af9a:	f023 0501 	bic.w	r5, r3, #1
 800af9e:	e7de      	b.n	800af5e <__ieee754_sqrt+0x15e>
 800afa0:	7ff00000 	.word	0x7ff00000
 800afa4:	0800b610 	.word	0x0800b610
 800afa8:	0800b608 	.word	0x0800b608

0800afac <_init>:
 800afac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afae:	bf00      	nop
 800afb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afb2:	bc08      	pop	{r3}
 800afb4:	469e      	mov	lr, r3
 800afb6:	4770      	bx	lr

0800afb8 <_fini>:
 800afb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afba:	bf00      	nop
 800afbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afbe:	bc08      	pop	{r3}
 800afc0:	469e      	mov	lr, r3
 800afc2:	4770      	bx	lr
