<stg><name>lab5_z1</name>


<trans_list>

<trans id="47" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_in, i64 666, i64 208, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %store_ln6 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln6 = br void

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="8">
<![CDATA[
:1 %zext_ln6 = zext i8 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln6 = icmp_eq  i8 %i_1, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %add_ln6 = add i8 %i_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln6 = br i1 %icmp_ln6, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %d_in_addr = getelementptr i16 %d_in, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="d_in_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="9">
<![CDATA[
.split:2 %d_in_load = load i9 %d_in_addr

]]></Node>
<StgValue><ssdm name="d_in_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:3 %xor_ln8 = xor i8 %i_1, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln8"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="8">
<![CDATA[
.split:4 %zext_ln8 = zext i8 %xor_ln8

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %d_in_addr_1 = getelementptr i16 %d_in, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="d_in_addr_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="9">
<![CDATA[
.split:6 %d_in_load_1 = load i9 %d_in_addr_1

]]></Node>
<StgValue><ssdm name="d_in_load_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:20 %store_ln6 = store i8 %add_ln6, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
:0 %ret_ln13 = ret

]]></Node>
<StgValue><ssdm name="ret_ln13"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="9">
<![CDATA[
.split:2 %d_in_load = load i9 %d_in_addr

]]></Node>
<StgValue><ssdm name="d_in_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="9">
<![CDATA[
.split:6 %d_in_load_1 = load i9 %d_in_addr_1

]]></Node>
<StgValue><ssdm name="d_in_load_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split:7 %or_ln9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %i_1

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="9">
<![CDATA[
.split:8 %zext_ln9 = zext i9 %or_ln9

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:9 %d_in_addr_2 = getelementptr i16 %d_in, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="d_in_addr_2"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="9">
<![CDATA[
.split:10 %d_in_load_2 = load i9 %d_in_addr_2

]]></Node>
<StgValue><ssdm name="d_in_load_2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="8">
<![CDATA[
.split:11 %sext_ln10 = sext i8 %xor_ln8

]]></Node>
<StgValue><ssdm name="sext_ln10"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="9">
<![CDATA[
.split:12 %zext_ln10 = zext i9 %sext_ln10

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:13 %d_in_addr_3 = getelementptr i16 %d_in, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="d_in_addr_3"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="9">
<![CDATA[
.split:14 %d_in_load_3 = load i9 %d_in_addr_3

]]></Node>
<StgValue><ssdm name="d_in_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="9">
<![CDATA[
.split:10 %d_in_load_2 = load i9 %d_in_addr_2

]]></Node>
<StgValue><ssdm name="d_in_load_2"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="9">
<![CDATA[
.split:14 %d_in_load_3 = load i9 %d_in_addr_3

]]></Node>
<StgValue><ssdm name="d_in_load_3"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:15 %add_ln11 = add i16 %d_in_load_1, i16 %d_in_load

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:16 %add_ln11_1 = add i16 %d_in_load_2, i16 %d_in_load_3

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:17 %add_ln11_2 = add i16 %add_ln11_1, i16 %add_ln11

]]></Node>
<StgValue><ssdm name="add_ln11_2"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:18 %d_out_addr = getelementptr i16 %d_out, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="d_out_addr"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
.split:19 %store_ln11 = store i16 %add_ln11_2, i7 %d_out_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
.split:21 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="52" name="d_in" dir="0" iftype="1">
<core>RAM_2P</core><StgValue><ssdm name="d_in"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="d_out" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="d_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="StgValue_54" to="i" fromId="54" toId="5">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="59" from="empty_1" to="spectopmodule_ln0" fromId="58" toId="6">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="60" toId="7">
</dataflow>
<dataflow id="62" from="d_in" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="64" from="empty" to="specinterface_ln0" fromId="63" toId="7">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="7">
</dataflow>
<dataflow id="69" from="empty_0" to="specinterface_ln0" fromId="68" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="72" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="7">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="68" toId="7">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="68" toId="7">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="68" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="7">
</dataflow>
<dataflow id="77" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="7">
</dataflow>
<dataflow id="78" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="7">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="68" toId="7">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="68" toId="7">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="82" toId="8">
</dataflow>
<dataflow id="84" from="d_in" to="specmemcore_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specmemcore_ln0" fromId="85" toId="8">
</dataflow>
<dataflow id="88" from="StgValue_87" to="specmemcore_ln0" fromId="87" toId="8">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="8">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="91" toId="9">
</dataflow>
<dataflow id="93" from="d_in" to="specbitsmap_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="95" from="d_out" to="specinterface_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="96" from="empty" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="97" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="98" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="100" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="101" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="105" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="106" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="107" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="108" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="109" from="empty_0" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="91" toId="11">
</dataflow>
<dataflow id="112" from="d_out" to="specbitsmap_ln0" fromId="53" toId="11">
</dataflow>
<dataflow id="114" from="StgValue_113" to="store_ln6" fromId="113" toId="12">
</dataflow>
<dataflow id="115" from="i" to="store_ln6" fromId="5" toId="12">
</dataflow>
<dataflow id="116" from="i" to="i_1" fromId="5" toId="14">
</dataflow>
<dataflow id="117" from="i_1" to="zext_ln6" fromId="14" toId="15">
</dataflow>
<dataflow id="118" from="i_1" to="icmp_ln6" fromId="14" toId="16">
</dataflow>
<dataflow id="120" from="StgValue_119" to="icmp_ln6" fromId="119" toId="16">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="121" toId="17">
</dataflow>
<dataflow id="124" from="StgValue_123" to="empty" fromId="123" toId="17">
</dataflow>
<dataflow id="125" from="StgValue_123" to="empty" fromId="123" toId="17">
</dataflow>
<dataflow id="126" from="StgValue_123" to="empty" fromId="123" toId="17">
</dataflow>
<dataflow id="127" from="i_1" to="add_ln6" fromId="14" toId="18">
</dataflow>
<dataflow id="129" from="StgValue_128" to="add_ln6" fromId="128" toId="18">
</dataflow>
<dataflow id="130" from="icmp_ln6" to="br_ln6" fromId="16" toId="19">
</dataflow>
<dataflow id="131" from="d_in" to="d_in_addr" fromId="52" toId="20">
</dataflow>
<dataflow id="133" from="StgValue_132" to="d_in_addr" fromId="132" toId="20">
</dataflow>
<dataflow id="134" from="zext_ln6" to="d_in_addr" fromId="15" toId="20">
</dataflow>
<dataflow id="135" from="d_in_addr" to="d_in_load" fromId="20" toId="21">
</dataflow>
<dataflow id="136" from="i_1" to="xor_ln8" fromId="14" toId="22">
</dataflow>
<dataflow id="137" from="StgValue_119" to="xor_ln8" fromId="119" toId="22">
</dataflow>
<dataflow id="138" from="xor_ln8" to="zext_ln8" fromId="22" toId="23">
</dataflow>
<dataflow id="139" from="d_in" to="d_in_addr_1" fromId="52" toId="24">
</dataflow>
<dataflow id="140" from="StgValue_132" to="d_in_addr_1" fromId="132" toId="24">
</dataflow>
<dataflow id="141" from="zext_ln8" to="d_in_addr_1" fromId="23" toId="24">
</dataflow>
<dataflow id="142" from="d_in_addr_1" to="d_in_load_1" fromId="24" toId="25">
</dataflow>
<dataflow id="143" from="add_ln6" to="store_ln6" fromId="18" toId="26">
</dataflow>
<dataflow id="144" from="i" to="store_ln6" fromId="5" toId="26">
</dataflow>
<dataflow id="145" from="d_in_addr" to="d_in_load" fromId="20" toId="28">
</dataflow>
<dataflow id="146" from="d_in_addr_1" to="d_in_load_1" fromId="24" toId="29">
</dataflow>
<dataflow id="148" from="_ssdm_op_BitConcatenate.i9.i1.i8" to="or_ln9" fromId="147" toId="30">
</dataflow>
<dataflow id="150" from="StgValue_149" to="or_ln9" fromId="149" toId="30">
</dataflow>
<dataflow id="151" from="i_1" to="or_ln9" fromId="14" toId="30">
</dataflow>
<dataflow id="152" from="or_ln9" to="zext_ln9" fromId="30" toId="31">
</dataflow>
<dataflow id="153" from="d_in" to="d_in_addr_2" fromId="52" toId="32">
</dataflow>
<dataflow id="154" from="StgValue_132" to="d_in_addr_2" fromId="132" toId="32">
</dataflow>
<dataflow id="155" from="zext_ln9" to="d_in_addr_2" fromId="31" toId="32">
</dataflow>
<dataflow id="156" from="d_in_addr_2" to="d_in_load_2" fromId="32" toId="33">
</dataflow>
<dataflow id="157" from="xor_ln8" to="sext_ln10" fromId="22" toId="34">
</dataflow>
<dataflow id="158" from="sext_ln10" to="zext_ln10" fromId="34" toId="35">
</dataflow>
<dataflow id="159" from="d_in" to="d_in_addr_3" fromId="52" toId="36">
</dataflow>
<dataflow id="160" from="StgValue_132" to="d_in_addr_3" fromId="132" toId="36">
</dataflow>
<dataflow id="161" from="zext_ln10" to="d_in_addr_3" fromId="35" toId="36">
</dataflow>
<dataflow id="162" from="d_in_addr_3" to="d_in_load_3" fromId="36" toId="37">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecLoopName" to="specloopname_ln4" fromId="163" toId="38">
</dataflow>
<dataflow id="166" from="empty_2" to="specloopname_ln4" fromId="165" toId="38">
</dataflow>
<dataflow id="167" from="d_in_addr_2" to="d_in_load_2" fromId="32" toId="39">
</dataflow>
<dataflow id="168" from="d_in_addr_3" to="d_in_load_3" fromId="36" toId="40">
</dataflow>
<dataflow id="169" from="d_in_load_1" to="add_ln11" fromId="29" toId="41">
</dataflow>
<dataflow id="170" from="d_in_load" to="add_ln11" fromId="28" toId="41">
</dataflow>
<dataflow id="171" from="d_in_load_2" to="add_ln11_1" fromId="39" toId="42">
</dataflow>
<dataflow id="172" from="d_in_load_3" to="add_ln11_1" fromId="40" toId="42">
</dataflow>
<dataflow id="173" from="add_ln11_1" to="add_ln11_2" fromId="42" toId="43">
</dataflow>
<dataflow id="174" from="add_ln11" to="add_ln11_2" fromId="41" toId="43">
</dataflow>
<dataflow id="175" from="d_out" to="d_out_addr" fromId="53" toId="44">
</dataflow>
<dataflow id="176" from="StgValue_132" to="d_out_addr" fromId="132" toId="44">
</dataflow>
<dataflow id="177" from="zext_ln6" to="d_out_addr" fromId="15" toId="44">
</dataflow>
<dataflow id="178" from="add_ln11_2" to="store_ln11" fromId="43" toId="45">
</dataflow>
<dataflow id="179" from="d_out_addr" to="store_ln11" fromId="44" toId="45">
</dataflow>
<dataflow id="180" from="icmp_ln6" to="StgValue_2" fromId="16" toId="2">
</dataflow>
</dataflows>


</stg>
