$date
	Sat Sep 30 05:41:37 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_overlapping_sequence_detector $end
$var wire 1 ! detected $end
$var reg 1 " clk $end
$var reg 4 # data_in [3:0] $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 4 & data_in [3:0] $end
$var wire 1 ' reset $end
$var reg 1 ( detected $end
$var reg 4 ) shift_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
x(
0'
b0 &
0%
0$
b0 #
0"
x!
$end
#5
0(
0!
b0 )
1$
1'
#10
0$
0'
#20
1"
1%
#25
b1011 #
b1011 &
0"
0%
#35
b1011 )
1"
1%
#40
b1101 #
b1101 &
0"
0%
