# vsim -L /CMC/tools/altera/19.1/modelsim_ase/altera/verilog/altera_mf -L /CMC/tools/altera/17.0/modelsim_ase/altera/verilog/cyclonev -l tb_rtl_reuleaux.rtl-vsim.rpt -c -coverage -do "run 1000000; coverage report -output tb_rtl_reuleaux.stats.rpt; quit" tb_rtl_reuleaux 
# Start time: 05:26:44 on Oct 17,2024
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 2022.1_2 linux_x86_64 Apr  2 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_rtl_reuleaux(fast)
# run 1000000
#  coverage report -output tb_rtl_reuleaux.stats.rpt
#  quit
# End time: 05:26:46 on Oct 17,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
