/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:59 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_DMA_IO2MEM_CH_PHY0_GLOBAL_H__
#define BCHP_DMA_IO2MEM_CH_PHY0_GLOBAL_H__

/***************************************************************************
 *DMA_IO2MEM_CH_PHY0_Global - DMA_IO2MEM_CH registers
 ***************************************************************************/
#define BCHP_DMA_IO2MEM_CH_PHY0_Global_LLM_CMD_ADDR 0x00ff4800 /* [RW] LLM Command Address */
#define BCHP_DMA_IO2MEM_CH_PHY0_Global_DESC_BASE_ADDR 0x00ff4804 /* [RW] The physical base address of the DMA descriptors in memory */
#define BCHP_DMA_IO2MEM_CH_PHY0_Global_BUFF_BASE_ADDR 0x00ff4808 /* [RW] The physical base address of the buffers in  memory */
#define BCHP_DMA_IO2MEM_CH_PHY0_Global_LLM_POOL_PERIOD 0x00ff480c /* [RW] "The period for repeatedly issuing a command to LLM in case of a DMA descriptors starvation situation.,The period is in DMA clock cycle units.,Its typical value suppose to match 100us period time" */
#define BCHP_DMA_IO2MEM_CH_PHY0_Global_CH_CONTROL 0x00ff4810 /* [RW] Channel Control Register */
#define BCHP_DMA_IO2MEM_CH_PHY0_Global_DEBUG_REG 0x00ff4814 /* [RO] Debug Register */

#endif /* #ifndef BCHP_DMA_IO2MEM_CH_PHY0_GLOBAL_H__ */

/* End of File */
