0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/marco/Desktop/Progetti_Vivado/SIPO_Register/SIPO_Register.sim/sim_1/synth/timing/xsim/SIPO_time_synth.v,1697533795,verilog,,,,SIPO;ff_d;glbl,,,,,,,,
