
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 5.30

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.82 source latency rd_ptr[4]$_DFFE_PN0P_/CLK ^
  -0.87 target latency mem[6][15]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.05 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ptr[1]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold3/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.12    0.91    1.11 ^ hold3/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net143 (net)
                  0.12    0.00    1.11 ^ input73/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     5    0.12    0.23    0.21    1.32 ^ input73/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net74 (net)
                  0.23    0.00    1.33 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    75    0.93    0.30    0.24    1.57 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.30    0.00    1.57 ^ wr_ptr[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.57   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.43    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.38    0.15    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.14    0.08    0.19    0.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.08    0.00    0.34 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.82    0.31    0.27    0.61 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.31    0.02    0.64 ^ clkbuf_leaf_16_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    26    0.22    0.10    0.19    0.83 ^ clkbuf_leaf_16_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_16_clk (net)
                  0.10    0.00    0.83 ^ wr_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.83   clock reconvergence pessimism
                          0.27    1.10   library removal time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: ext_rd_en (input port clocked by core_clock)
Endpoint: ext_data_reg[26]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ ext_rd_en (in)
                                         ext_rd_en (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.05    0.19    0.20    0.40 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net2 (net)
                  0.19    0.00    0.40 ^ _1562_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
     3    0.05    0.11    0.12    0.52 v _1562_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
                                         _0620_ (net)
                  0.11    0.00    0.52 v _1563_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     5    0.11    0.25    0.20    0.72 ^ _1563_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _0621_ (net)
                  0.25    0.00    0.72 ^ _1994_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.01    0.06    0.05    0.76 v _1994_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _0018_ (net)
                  0.06    0.00    0.76 v ext_data_reg[26]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.43    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.38    0.15    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.14    0.08    0.19    0.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.08    0.00    0.34 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.82    0.31    0.27    0.61 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.31    0.02    0.64 ^ clkbuf_leaf_16_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    26    0.22    0.10    0.19    0.83 ^ clkbuf_leaf_16_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_16_clk (net)
                  0.10    0.00    0.83 ^ ext_data_reg[26]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.83   clock reconvergence pessimism
                          0.06    0.89   library hold time
                                  0.89   data required time
-----------------------------------------------------------------------------
                                  0.89   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                 -0.13   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: ext_data_reg[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold3/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.12    0.91    1.11 ^ hold3/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net143 (net)
                  0.12    0.00    1.11 ^ input73/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     5    0.12    0.23    0.21    1.32 ^ input73/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net74 (net)
                  0.23    0.00    1.33 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    75    0.93    0.30    0.24    1.57 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.44    0.12    1.69 ^ ext_data_reg[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.69   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.43    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.38    0.15   10.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.14    0.08    0.19   10.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.08    0.00   10.34 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.82    0.31    0.27   10.61 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.31    0.02   10.64 ^ clkbuf_leaf_12_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    28    0.21    0.10    0.19   10.83 ^ clkbuf_leaf_12_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_12_clk (net)
                  0.10    0.00   10.83 ^ ext_data_reg[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.83   clock reconvergence pessimism
                          0.04   10.86   library recovery time
                                 10.86   data required time
-----------------------------------------------------------------------------
                                 10.86   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  9.17   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.43    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.38    0.15    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.14    0.08    0.19    0.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.08    0.00    0.34 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.82    0.31    0.27    0.61 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.31    0.00    0.62 ^ clkbuf_leaf_15_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    25    0.23    0.11    0.20    0.81 ^ clkbuf_leaf_15_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_15_clk (net)
                  0.11    0.00    0.82 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.03    0.14    0.48    1.30 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[2] (net)
                  0.14    0.00    1.30 ^ _1538_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.22    0.21    0.23    1.53 ^ _1538_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0601_ (net)
                  0.21    0.01    1.54 ^ _1539_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     6    0.11    0.18    0.14    1.68 v _1539_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0602_ (net)
                  0.18    0.00    1.69 v _1540_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.27    0.16    0.24    1.92 v _1540_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0603_ (net)
                  0.16    0.01    1.93 v _1541_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.30    0.17    0.23    2.16 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _1498_ (net)
                  0.17    0.01    2.17 v _3018_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.07    0.27    0.47    2.64 ^ _3018_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _1500_ (net)
                  0.27    0.00    2.64 ^ _1523_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.03    0.12    0.34    2.98 v _1523_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0590_ (net)
                  0.12    0.00    2.98 v _1524_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.23    3.21 v _1524_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0591_ (net)
                  0.08    0.00    3.21 v _1531_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     5    0.09    0.18    0.36    3.57 v _1531_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _0597_ (net)
                  0.18    0.00    3.57 v _1532_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.03    0.09    0.21    3.79 v _1532_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net76 (net)
                  0.09    0.00    3.79 v output75/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.72    4.50 v output75/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         ext_full (net)
                  0.17    0.00    4.50 v ext_full (out)
                                  4.50   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.50   data arrival time
-----------------------------------------------------------------------------
                                  5.30   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: ext_data_reg[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold3/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.12    0.91    1.11 ^ hold3/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net143 (net)
                  0.12    0.00    1.11 ^ input73/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     5    0.12    0.23    0.21    1.32 ^ input73/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net74 (net)
                  0.23    0.00    1.33 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    75    0.93    0.30    0.24    1.57 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.44    0.12    1.69 ^ ext_data_reg[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.69   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.43    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.38    0.15   10.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.14    0.08    0.19   10.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.08    0.00   10.34 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.82    0.31    0.27   10.61 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.31    0.02   10.64 ^ clkbuf_leaf_12_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    28    0.21    0.10    0.19   10.83 ^ clkbuf_leaf_12_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_12_clk (net)
                  0.10    0.00   10.83 ^ ext_data_reg[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.83   clock reconvergence pessimism
                          0.04   10.86   library recovery time
                                 10.86   data required time
-----------------------------------------------------------------------------
                                 10.86   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  9.17   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.43    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.38    0.15    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.14    0.08    0.19    0.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.08    0.00    0.34 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.82    0.31    0.27    0.61 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.31    0.00    0.62 ^ clkbuf_leaf_15_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    25    0.23    0.11    0.20    0.81 ^ clkbuf_leaf_15_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_15_clk (net)
                  0.11    0.00    0.82 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.03    0.14    0.48    1.30 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[2] (net)
                  0.14    0.00    1.30 ^ _1538_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.22    0.21    0.23    1.53 ^ _1538_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0601_ (net)
                  0.21    0.01    1.54 ^ _1539_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     6    0.11    0.18    0.14    1.68 v _1539_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0602_ (net)
                  0.18    0.00    1.69 v _1540_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.27    0.16    0.24    1.92 v _1540_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0603_ (net)
                  0.16    0.01    1.93 v _1541_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.30    0.17    0.23    2.16 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _1498_ (net)
                  0.17    0.01    2.17 v _3018_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.07    0.27    0.47    2.64 ^ _3018_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _1500_ (net)
                  0.27    0.00    2.64 ^ _1523_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.03    0.12    0.34    2.98 v _1523_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0590_ (net)
                  0.12    0.00    2.98 v _1524_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.23    3.21 v _1524_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0591_ (net)
                  0.08    0.00    3.21 v _1531_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     5    0.09    0.18    0.36    3.57 v _1531_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _0597_ (net)
                  0.18    0.00    3.57 v _1532_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.03    0.09    0.21    3.79 v _1532_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net76 (net)
                  0.09    0.00    3.79 v output75/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.72    4.50 v output75/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         ext_full (net)
                  0.17    0.00    4.50 v ext_full (out)
                                  4.50   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.50   data arrival time
-----------------------------------------------------------------------------
                                  5.30   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.1372287273406982

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4062

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.2084818035364151

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9345

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 3

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[13][12]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.34    0.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.27    0.61 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.81 ^ clkbuf_leaf_15_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.82 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.48    1.30 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.23    1.53 ^ _1538_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    1.68 v _1539_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
   0.24    1.92 v _1540_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.24    2.16 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.48    2.64 ^ _3018_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.34    2.98 v _1523_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.23    3.21 v _1524_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.36    3.57 v _1531_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
   0.23    3.80 ^ _2231_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.23    4.03 ^ _2232_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.39    4.42 ^ _2451_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
   0.25    4.66 ^ _2452_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.25    4.92 v _2456_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    4.92 v mem[13][12]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           4.92   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.34   10.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.27   10.61 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21   10.82 ^ clkbuf_leaf_7_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.82 ^ mem[13][12]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.82   clock reconvergence pessimism
  -0.07   10.75   library setup time
          10.75   data required time
---------------------------------------------------------
          10.75   data required time
          -4.92   data arrival time
---------------------------------------------------------
           5.83   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ext_data_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_data_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.34    0.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.27    0.61 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21    0.82 ^ clkbuf_leaf_13_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.83 ^ ext_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.39    1.22 v ext_data_reg[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    1.28 ^ _1546_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    1.33 v _1618_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    1.33 v ext_data_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.33   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.34    0.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.27    0.61 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21    0.82 ^ clkbuf_leaf_13_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.83 ^ ext_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.83   clock reconvergence pessimism
   0.06    0.89   library hold time
           0.89   data required time
---------------------------------------------------------
           0.89   data required time
          -1.33   data arrival time
---------------------------------------------------------
           0.44   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.8300

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.8330

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.5022

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
5.2978

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
117.671361

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.02e-01   1.97e-02   3.45e-07   1.21e-01  31.6%
Combinational          1.26e-01   8.73e-02   4.55e-07   2.13e-01  55.6%
Clock                  2.86e-02   2.09e-02   1.03e-05   4.95e-02  12.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.56e-01   1.28e-01   1.11e-05   3.84e-01 100.0%
                          66.7%      33.3%       0.0%
