INFO: [VRFC 10-2263] Analyzing Verilog file "/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/ht_vertical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ht_vertical
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/horizontal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ht_horizontal
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/differences.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module differences
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/SATD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SATD
INFO: [VRFC 10-2458] undeclared symbol sel, assumed default net type wire [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/SATD.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/comb_precise.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comb_precise
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/block_htv_absum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_htv_absum
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/block_htv_absum.v:49]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/block_htv_absum.v:50]
INFO: [VRFC 10-2458] undeclared symbol ena, assumed default net type wire [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/block_htv_absum.v:51]
INFO: [VRFC 10-2458] undeclared symbol htv_result_0, assumed default net type wire [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/block_htv_absum.v:69]
INFO: [VRFC 10-2458] undeclared symbol htv_result_1, assumed default net type wire [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/block_htv_absum.v:70]
INFO: [VRFC 10-2458] undeclared symbol htv_result_2, assumed default net type wire [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/block_htv_absum.v:71]
INFO: [VRFC 10-2458] undeclared symbol htv_result_3, assumed default net type wire [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/block_htv_absum.v:72]
INFO: [VRFC 10-2458] undeclared symbol htv_result_4, assumed default net type wire [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/block_htv_absum.v:73]
INFO: [VRFC 10-2458] undeclared symbol htv_result_5, assumed default net type wire [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/block_htv_absum.v:74]
INFO: [VRFC 10-2458] undeclared symbol htv_result_6, assumed default net type wire [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/block_htv_absum.v:75]
INFO: [VRFC 10-2458] undeclared symbol htv_result_7, assumed default net type wire [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/block_htv_absum.v:76]
INFO: [VRFC 10-2458] undeclared symbol satd, assumed default net type wire [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/block_htv_absum.v:93]
ERROR: [VRFC 10-2445] single value range is not allowed in packed dimension [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/block_htv_absum.v:41]
ERROR: [VRFC 10-91] LENGHT is not declared [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/block_htv_absum.v:41]
ERROR: [VRFC 10-1040] module block_htv_absum ignored due to previous errors [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/block_htv_absum.v:23]
