--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/m/k/mkel/Desktop/6.111/finalproject/6.111/catch2/catch2.ise
-intstyle ise -v 3 -s 4 -xml catch catch.ncd -o catch.twr catch.pcf -ucf
labkit.ucf

Design file:              catch.ncd
Physical constraint file: catch.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button0     |    5.861(R)|   -0.777(R)|clock_27mhz_IBUFG |   0.000|
button1     |    6.750(R)|   -1.577(R)|clock_27mhz_IBUFG |   0.000|
button_enter|    7.757(R)|   -1.434(R)|clock_27mhz_IBUFG |   0.000|
switch<0>   |    5.781(R)|   -2.582(R)|clock_27mhz_IBUFG |   0.000|
switch<1>   |    5.636(R)|   -0.557(R)|clock_27mhz_IBUFG |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
led<0>         |   20.578(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b|   12.235(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<0>|   11.583(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<1>|   11.895(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<2>|   12.215(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<3>|   12.554(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<4>|   12.224(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<5>|   12.521(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<6>|   13.851(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<7>|   14.150(R)|clock_27mhz_IBUFG |   0.000|
vga_out_hsync  |   10.543(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<0> |   12.885(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<1> |   14.131(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<2> |   12.588(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<3> |   13.189(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<4> |   13.500(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<5> |   13.180(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<6> |   13.790(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<7> |   13.180(R)|clock_27mhz_IBUFG |   0.000|
vga_out_vsync  |   11.906(R)|clock_27mhz_IBUFG |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |   10.469|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   11.472|
---------------+-------------------+---------+


Analysis completed Mon Dec  2 20:48:27 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 348 MB



