// Seed: 3504973497
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input wire id_2,
    output supply0 id_3,
    input tri1 id_4,
    output tri0 id_5,
    input wor id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    output uwire id_10,
    input tri0 id_11,
    input tri1 id_12,
    input tri id_13
);
  genvar id_15;
  nor primCall (id_3, id_2, id_0, id_7, id_17, id_12, id_6, id_8, id_15);
  tri0 id_16 = 1;
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_15,
      id_17,
      id_16
  );
endmodule
