{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415038242385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415038242386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 03 13:10:42 2014 " "Processing started: Mon Nov 03 13:10:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415038242386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415038242386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_4_2 -c lab_4_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_4_2 -c lab_4_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415038242386 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415038242857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "instr_memory.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/instr_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038242914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415038242914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/data_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038242918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415038242918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_lcd/de2_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_lcd/de2_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_CLOCK-a " "Found design unit 1: DE2_CLOCK-a" {  } { { "clock_LCD/DE2_CLOCK.vhd" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/clock_LCD/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038243383 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_CLOCK " "Found entity 1: DE2_CLOCK" {  } { { "clock_LCD/DE2_CLOCK.vhd" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/clock_LCD/DE2_CLOCK.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038243383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415038243383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/clock_div/CLK_DIV.VHD" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038243387 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/clock_div/CLK_DIV.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038243387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415038243387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Found design unit 1: LCD_Display-a" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/LCD_Display/LCD_Display.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038243392 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/LCD_Display/LCD_Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038243392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415038243392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/reg_file.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038243396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415038243396 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 hexdigit.v(10) " "Verilog HDL Expression warning at hexdigit.v(10): truncated literal to match 7 bits" {  } { { "hexdigit.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/hexdigit.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1415038243399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdigit.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdigit " "Found entity 1: hexdigit" {  } { { "hexdigit.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/hexdigit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038243400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415038243400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_CNT " "Found entity 1: CLK_CNT" {  } { { "CLK_CNT.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/CLK_CNT.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038243403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415038243403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038243408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415038243408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_select.v 1 1 " "Found 1 design units, including 1 entities, in source file data_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_select " "Found entity 1: data_select" {  } { { "data_select.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/data_select.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038243412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415038243412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038243416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415038243416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/IF_ID.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038243421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415038243421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "ID_EX.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/ID_EX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038243426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415038243426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/EX_MEM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038243430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415038243430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/MEM_WB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038243434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415038243434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038243439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415038243439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_mux " "Found entity 1: one_bit_mux" {  } { { "one_bit_mux.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/one_bit_mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038243445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415038243445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_bit_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file two_bit_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_bit_mux " "Found entity 1: two_bit_mux" {  } { { "two_bit_mux.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/two_bit_mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038243450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415038243450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection_unit " "Found entity 1: hazard_detection_unit" {  } { { "hazard_detection_unit.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/hazard_detection_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038243455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415038243455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_controller " "Found entity 1: pc_controller" {  } { { "pc_controller.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/pc_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415038243460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415038243460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Control_mux top.v(120) " "Verilog HDL Implicit Net warning at top.v(120): created implicit net for \"Control_mux\"" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415038243463 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CLK_CNT.v(25) " "Verilog HDL Instantiation warning at CLK_CNT.v(25): instance has no name" {  } { { "CLK_CNT.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/CLK_CNT.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243464 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CLK_CNT.v(26) " "Verilog HDL Instantiation warning at CLK_CNT.v(26): instance has no name" {  } { { "CLK_CNT.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/CLK_CNT.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243464 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CLK_CNT.v(27) " "Verilog HDL Instantiation warning at CLK_CNT.v(27): instance has no name" {  } { { "CLK_CNT.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/CLK_CNT.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243464 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CLK_CNT.v(28) " "Verilog HDL Instantiation warning at CLK_CNT.v(28): instance has no name" {  } { { "CLK_CNT.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/CLK_CNT.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243464 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(86) " "Verilog HDL Instantiation warning at top.v(86): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 86 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243464 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(103) " "Verilog HDL Instantiation warning at top.v(103): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 103 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243465 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(109) " "Verilog HDL Instantiation warning at top.v(109): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 109 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243465 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(115) " "Verilog HDL Instantiation warning at top.v(115): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 115 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243465 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(122) " "Verilog HDL Instantiation warning at top.v(122): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 122 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243465 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(131) " "Verilog HDL Instantiation warning at top.v(131): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 131 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243466 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(138) " "Verilog HDL Instantiation warning at top.v(138): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 138 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243466 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(145) " "Verilog HDL Instantiation warning at top.v(145): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 145 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243466 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(161) " "Verilog HDL Instantiation warning at top.v(161): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 161 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243466 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(175) " "Verilog HDL Instantiation warning at top.v(175): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 175 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243466 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "add_ab alu.v(26) " "Verilog HDL error at alu.v(26): object \"add_ab\" is not declared" {  } { { "alu.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/alu.v" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1415038243466 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sub_ab alu.v(34) " "Verilog HDL error at alu.v(34): object \"sub_ab\" is not declared" {  } { { "alu.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/alu.v" 34 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1415038243466 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(181) " "Verilog HDL Instantiation warning at top.v(181): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 181 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243467 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(193) " "Verilog HDL Instantiation warning at top.v(193): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 193 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243467 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(201) " "Verilog HDL Instantiation warning at top.v(201): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 201 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243467 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(211) " "Verilog HDL Instantiation warning at top.v(211): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 211 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243467 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(220) " "Verilog HDL Instantiation warning at top.v(220): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 220 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243467 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(234) " "Verilog HDL Instantiation warning at top.v(234): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 234 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243467 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(246) " "Verilog HDL Instantiation warning at top.v(246): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 246 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243467 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(248) " "Verilog HDL Instantiation warning at top.v(248): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 248 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243467 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(249) " "Verilog HDL Instantiation warning at top.v(249): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 249 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243467 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(251) " "Verilog HDL Instantiation warning at top.v(251): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 251 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(252) " "Verilog HDL Instantiation warning at top.v(252): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Chris/Documents/School/ECE 473/Project_rep/Project/top.v" 252 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1415038243468 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 28 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415038243675 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 03 13:10:43 2014 " "Processing ended: Mon Nov 03 13:10:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415038243675 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415038243675 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415038243675 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415038243675 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 28 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 28 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415038244308 ""}
