

================================================================
== Vivado HLS Report for 'data_mover'
================================================================
* Date:           Fri Dec 29 07:54:37 2023

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        DMATDCZynq
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z030fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      7.00|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    2|  4110|    2|  4110|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- memcpy.a.V.  |  4097|  4097|         3|          1|          1|  4096|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!run_read)
	3  / (run_read)
2 --> 
	17  / true
3 --> 
	4  / (!brmerge) | (!bufstatus_load_phi & tmp & tmp_5)
	14  / (bufstatus_load_phi & brmerge) | (!tmp & brmerge) | (!tmp_5 & brmerge)
4 --> 
	5  / true
5 --> 
	8  / (exitcond3)
	6  / (!exitcond3)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	14  / (!brmerge1)
	13  / (brmerge1)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 

* FSM state operations: 

 <State 1> : 5.69ns
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %a_V), !map !60"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream0_V_V), !map !66"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %buffer_status), !map !70"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %buffer_ack), !map !74"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i64]* %buffer_seq), !map !80"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %bufsize), !map !86"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %debug_buffer_status), !map !90"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %debug_bufsel_0), !map !94"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %debug_buf0_p), !map !98"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %debug_inbuffer_pointer), !map !102"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %debug_dst_var_V), !map !106"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %run), !map !110"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %fifo_resetn), !map !114"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %DDROFFSET_V), !map !118"
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i64]* %stat_counter), !map !122"
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %interrupt_r), !map !128"
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%DDROFFSET_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %DDROFFSET_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%run_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %run)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%buffer_ack_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %buffer_ack)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%stat_counter_addr = getelementptr [4 x i64]* %stat_counter, i64 0, i64 0"
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @data_mover_str) nounwind"
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %fifo_resetn, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %interrupt_r, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([4 x i64]* %stat_counter, [1 x i8]* @p_str11, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str11, i32 -1, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11)"
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i64]* %stat_counter, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %DDROFFSET_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %run, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %debug_dst_var_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %debug_inbuffer_pointer, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %debug_buf0_p, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %debug_bufsel_0, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %debug_buffer_status, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecMemCore([2 x i32]* %bufsize, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([2 x i32]* %bufsize, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecMemCore([2 x i64]* %buffer_seq, [1 x i8]* @p_str9, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str9, i32 -1, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9)"
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([2 x i64]* %buffer_seq, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %buffer_ack, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %buffer_status, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %stream0_V_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %a_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%bufstatus_0_load = load i1* @bufstatus_0, align 1" [DmaTDC.cpp:65]
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%bufstatus_1_load = load i1* @bufstatus_1, align 1" [DmaTDC.cpp:65]
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%inbuffer_pointer_loa = load i32* @inbuffer_pointer, align 4" [DmaTDC.cpp:71]
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%out_counter_load = load i64* @out_counter, align 8" [DmaTDC.cpp:85]
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%lost_counter_load = load i64* @lost_counter, align 8" [DmaTDC.cpp:98]
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%buftimeout_load = load i32* @buftimeout, align 4" [DmaTDC.cpp:166]
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %run_read, label %0, label %3" [DmaTDC.cpp:60]
ST_1 : Operation 66 [1/1] (1.30ns)   --->   "store i1 false, i1* @bufsel, align 1" [DmaTDC.cpp:187]
ST_1 : Operation 67 [1/1] (1.30ns)   --->   "store i32 0, i32* @obuffer_ack, align 4" [DmaTDC.cpp:190]
ST_1 : Operation 68 [1/1] (1.30ns)   --->   "store i64 0, i64* @bsc, align 8" [DmaTDC.cpp:192]
ST_1 : Operation 69 [1/1] (1.30ns)   --->   "store i64 0, i64* @out_counter, align 8" [DmaTDC.cpp:194]
ST_1 : Operation 70 [1/1] (1.30ns)   --->   "store i64 0, i64* @lost_counter, align 8" [DmaTDC.cpp:195]
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%buffer_seq_addr = getelementptr [2 x i64]* %buffer_seq, i64 0, i64 0" [DmaTDC.cpp:198]
ST_1 : Operation 72 [1/1] (1.75ns)   --->   "store i64 0, i64* %buffer_seq_addr, align 8" [DmaTDC.cpp:198]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%bufsize_addr = getelementptr [2 x i32]* %bufsize, i64 0, i64 0" [DmaTDC.cpp:199]
ST_1 : Operation 74 [1/1] (1.75ns)   --->   "store i32 0, i32* %bufsize_addr, align 4" [DmaTDC.cpp:199]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%bufsel_load = load i1* @bufsel, align 1"
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_3 = zext i1 %bufsel_load to i64" [DmaTDC.cpp:65]
ST_1 : Operation 77 [1/1] (1.15ns)   --->   "%bufstatus_load_phi = select i1 %bufsel_load, i1 %bufstatus_1_load, i1 %bufstatus_0_load" [DmaTDC.cpp:65]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%swap_timeout_load = load i1* @swap_timeout, align 1" [DmaTDC.cpp:102]
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%buf_p_load = load i32* @buf_p, align 4" [DmaTDC.cpp:105]
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %bufstatus_load_phi, label %.critedge, label %1" [DmaTDC.cpp:65]
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i64P(i64* %stream0_V_V, i32 1)" [DmaTDC.cpp:68]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 82 [1/1] (1.30ns)   --->   "br i1 %tmp, label %2, label %.critedge93" [DmaTDC.cpp:68]
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_V = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %stream0_V_V)" [DmaTDC.cpp:70]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 84 [1/1] (2.24ns)   --->   "%tmp_7 = add nsw i32 1, %inbuffer_pointer_loa" [DmaTDC.cpp:71]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_8 = sext i32 %inbuffer_pointer_loa to i64" [DmaTDC.cpp:71]
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i64 %tmp_V to i32" [DmaTDC.cpp:71]
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%inbuffer_V_addr = getelementptr [4096 x i32]* @inbuffer_V, i64 0, i64 %tmp_8" [DmaTDC.cpp:71]
ST_1 : Operation 88 [1/1] (2.77ns)   --->   "store i32 %tmp_13, i32* %inbuffer_V_addr, align 4" [DmaTDC.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 89 [1/1] (2.24ns)   --->   "%tmp_9 = add nsw i32 2, %inbuffer_pointer_loa" [DmaTDC.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_s = sext i32 %tmp_7 to i64" [DmaTDC.cpp:72]
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_V, i32 32, i32 63)" [DmaTDC.cpp:72]
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%inbuffer_V_addr_1 = getelementptr [4096 x i32]* @inbuffer_V, i64 0, i64 %tmp_s" [DmaTDC.cpp:72]
ST_1 : Operation 93 [1/1] (2.77ns)   --->   "store i32 %p_Result_1, i32* %inbuffer_V_addr_1, align 4" [DmaTDC.cpp:72]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i32P(i32* %debug_inbuffer_pointer, i32 %tmp_9)" [DmaTDC.cpp:77]
ST_1 : Operation 95 [1/1] (2.14ns)   --->   "%tmp_5 = icmp eq i32 %tmp_9, 4096" [DmaTDC.cpp:80]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (2.91ns)   --->   "%tmp_6 = add i64 1, %out_counter_load" [DmaTDC.cpp:85]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (1.30ns)   --->   "store i64 %tmp_6, i64* @out_counter, align 8" [DmaTDC.cpp:85]
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i64P(i64* %debug_dst_var_V, i64 %tmp_V)" [DmaTDC.cpp:89]
ST_1 : Operation 99 [1/1] (1.30ns)   --->   "br i1 %tmp_5, label %._crit_edge101, label %.critedge93" [DmaTDC.cpp:102]
ST_1 : Operation 100 [1/1] (2.91ns)   --->   "%tmp_4 = add i64 %lost_counter_load, 1" [DmaTDC.cpp:98]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (1.30ns)   --->   "store i64 %tmp_4, i64* @lost_counter, align 8" [DmaTDC.cpp:98]
ST_1 : Operation 102 [1/1] (1.30ns)   --->   "br label %.critedge93"

 <State 2> : 1.75ns
ST_2 : Operation 103 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %buffer_status, i32 0)" [DmaTDC.cpp:191]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%buffer_seq_addr_1 = getelementptr [2 x i64]* %buffer_seq, i64 0, i64 1" [DmaTDC.cpp:198]
ST_2 : Operation 105 [1/1] (1.75ns)   --->   "store i64 0, i64* %buffer_seq_addr_1, align 8" [DmaTDC.cpp:198]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%bufsize_addr_1 = getelementptr [2 x i32]* %bufsize, i64 0, i64 1" [DmaTDC.cpp:199]
ST_2 : Operation 107 [1/1] (1.75ns)   --->   "store i32 0, i32* %bufsize_addr_1, align 4" [DmaTDC.cpp:199]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i1P(i1* %interrupt_r, i1 false)" [DmaTDC.cpp:203]
ST_2 : Operation 109 [1/1] (1.30ns)   --->   "br label %mergeST39"

 <State 3> : 4.43ns
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%inbuffer_pointer_fla = phi i1 [ false, %.critedge ], [ true, %2 ], [ false, %1 ]"
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%inbuffer_pointer_loc = phi i32 [ %inbuffer_pointer_loa, %.critedge ], [ %tmp_9, %2 ], [ %inbuffer_pointer_loa, %1 ]" [DmaTDC.cpp:71]
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%out_counter_loc = phi i64 [ %out_counter_load, %.critedge ], [ %tmp_6, %2 ], [ %out_counter_load, %1 ]" [DmaTDC.cpp:85]
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%lost_counter_loc = phi i64 [ %tmp_4, %.critedge ], [ %lost_counter_load, %2 ], [ %lost_counter_load, %1 ]" [DmaTDC.cpp:98]
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node brmerge)   --->   "%swap_timeout_load_no = xor i1 %swap_timeout_load, true" [DmaTDC.cpp:102]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.57ns) (out node of the LUT)   --->   "%brmerge = or i1 %bufstatus_load_phi, %swap_timeout_load_no" [DmaTDC.cpp:102]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (1.39ns)   --->   "br i1 %brmerge, label %.critedge93._crit_edge103, label %._crit_edge101" [DmaTDC.cpp:102]
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %DDROFFSET_V_read, i32 2, i32 31)" [DmaTDC.cpp:105]
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%op2_cast = zext i30 %tmp_1 to i31" [DmaTDC.cpp:105]
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i32 %buf_p_load to i33" [DmaTDC.cpp:105]
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_2 = call i23 @_ssdm_op_BitConcatenate.i23.i1.i22(i1 %bufsel_load, i22 0)" [DmaTDC.cpp:105]
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i23 %tmp_2 to i31" [DmaTDC.cpp:105]
ST_3 : Operation 122 [1/1] (2.18ns)   --->   "%tmp3 = add i31 %tmp_11_cast, %op2_cast" [DmaTDC.cpp:105]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i31 %tmp3 to i33" [DmaTDC.cpp:105]
ST_3 : Operation 124 [1/1] (2.24ns)   --->   "%p_sum1 = add i33 %tmp3_cast, %tmp_2_cast" [DmaTDC.cpp:105]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%p_sum1_cast = sext i33 %p_sum1 to i64" [DmaTDC.cpp:105]
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%a_V_addr = getelementptr i32* %a_V, i64 %p_sum1_cast" [DmaTDC.cpp:105]

 <State 4> : 7.00ns
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%inbuffer_pointer_loc_1 = phi i32 [ %inbuffer_pointer_loc, %.critedge93 ], [ 4096, %2 ]" [DmaTDC.cpp:71]
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%out_counter_loc_1 = phi i64 [ %out_counter_loc, %.critedge93 ], [ %tmp_6, %2 ]" [DmaTDC.cpp:85]
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%lost_counter_loc_1 = phi i64 [ %lost_counter_loc, %.critedge93 ], [ %lost_counter_load, %2 ]" [DmaTDC.cpp:98]
ST_4 : Operation 130 [1/1] (7.00ns)   --->   "%a_V_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %a_V_addr, i32 4096)" [DmaTDC.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 131 [1/1] (1.30ns)   --->   "br label %burst.wr.header"

 <State 5> : 2.77ns
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%indvar = phi i13 [ 0, %._crit_edge101 ], [ %indvar_next, %burst.wr.body ]"
ST_5 : Operation 133 [1/1] (1.68ns)   --->   "%exitcond3 = icmp eq i13 %indvar, -4096"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (1.71ns)   --->   "%indvar_next = add i13 %indvar, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %memcpy.tail, label %burst.wr.body"
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_12 = zext i13 %indvar to i64" [DmaTDC.cpp:105]
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%inbuffer_V_addr_2 = getelementptr [4096 x i32]* @inbuffer_V, i64 0, i64 %tmp_12" [DmaTDC.cpp:105]
ST_5 : Operation 138 [2/2] (2.77ns)   --->   "%inbuffer_V_load = load i32* %inbuffer_V_addr_2, align 4" [DmaTDC.cpp:105]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

 <State 6> : 2.77ns
ST_6 : Operation 139 [1/2] (2.77ns)   --->   "%inbuffer_V_load = load i32* %inbuffer_V_addr_2, align 4" [DmaTDC.cpp:105]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

 <State 7> : 7.00ns
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)"
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str21)"
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memcpy_OC_a_OC_V_OC_s)"
ST_7 : Operation 144 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %a_V_addr, i32 %inbuffer_V_load, i4 -1)" [DmaTDC.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin)"
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "br label %burst.wr.header"

 <State 8> : 7.00ns
ST_8 : Operation 147 [5/5] (7.00ns)   --->   "%a_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a_V_addr)" [DmaTDC.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 7.00ns
ST_9 : Operation 148 [4/5] (7.00ns)   --->   "%a_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a_V_addr)" [DmaTDC.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 7.00ns
ST_10 : Operation 149 [3/5] (7.00ns)   --->   "%a_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a_V_addr)" [DmaTDC.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 7.00ns
ST_11 : Operation 150 [2/5] (7.00ns)   --->   "%a_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a_V_addr)" [DmaTDC.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 7.00ns
ST_12 : Operation 151 [1/5] (7.00ns)   --->   "%a_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a_V_addr)" [DmaTDC.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 152 [1/1] (2.24ns)   --->   "%tmp_10 = add nsw i32 %buf_p_load, %inbuffer_pointer_loc_1" [DmaTDC.cpp:113]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (2.14ns)   --->   "%tmp_11 = icmp eq i32 %tmp_10, 4194304" [DmaTDC.cpp:117]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.57ns)   --->   "%brmerge1 = or i1 %swap_timeout_load, %tmp_11" [DmaTDC.cpp:117]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (1.39ns)   --->   "br i1 %brmerge1, label %._crit_edge105, label %.critedge93._crit_edge103" [DmaTDC.cpp:117]
ST_12 : Operation 156 [1/1] (0.57ns)   --->   "%not_bufsel_load_t = xor i1 %bufsel_load, true" [DmaTDC.cpp:119]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.57ns)   --->   "%bufstatus_0_load_s = or i1 %bufstatus_0_load, %not_bufsel_load_t" [DmaTDC.cpp:119]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.57ns)   --->   "%p_bufstatus_1_load = or i1 %bufstatus_1_load, %bufsel_load" [DmaTDC.cpp:119]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%bufsize_addr_2 = getelementptr [2 x i32]* %bufsize, i64 0, i64 %tmp_3" [DmaTDC.cpp:120]
ST_12 : Operation 160 [1/1] (1.75ns)   --->   "store i32 %tmp_10, i32* %bufsize_addr_2, align 4" [DmaTDC.cpp:120]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 161 [1/1] (1.30ns)   --->   "store i1 %not_bufsel_load_t, i1* @bufsel, align 1" [DmaTDC.cpp:127]
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%bsc_load = load i64* @bsc, align 8" [DmaTDC.cpp:129]
ST_12 : Operation 163 [1/1] (2.91ns)   --->   "%tmp_14 = add i64 %bsc_load, 1" [DmaTDC.cpp:129]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (1.30ns)   --->   "store i64 %tmp_14, i64* @bsc, align 8" [DmaTDC.cpp:129]
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %bufsel_load, label %branch4, label %branch5" [DmaTDC.cpp:130]
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "store i64 %tmp_14, i64* @bsq_1, align 8" [DmaTDC.cpp:130]
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge10829" [DmaTDC.cpp:130]
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "store i64 %tmp_14, i64* @bsq_0, align 8" [DmaTDC.cpp:130]
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "br label %._crit_edge10829" [DmaTDC.cpp:130]

 <State 13> : 1.75ns
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%bsq_0_load = load i64* @bsq_0, align 16" [DmaTDC.cpp:133]
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%buffer_seq_addr_2 = getelementptr [2 x i64]* %buffer_seq, i64 0, i64 0" [DmaTDC.cpp:133]
ST_13 : Operation 172 [1/1] (1.75ns)   --->   "store i64 %bsq_0_load, i64* %buffer_seq_addr_2, align 8" [DmaTDC.cpp:133]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>

 <State 14> : 2.40ns
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%bsq_1_load = load i64* @bsq_1, align 8" [DmaTDC.cpp:133]
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%buffer_seq_addr_3 = getelementptr [2 x i64]* %buffer_seq, i64 0, i64 1" [DmaTDC.cpp:133]
ST_14 : Operation 175 [1/1] (1.75ns)   --->   "store i64 %bsq_1_load, i64* %buffer_seq_addr_3, align 8" [DmaTDC.cpp:133]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i1P(i1* %interrupt_r, i1 true)" [DmaTDC.cpp:136]
ST_14 : Operation 177 [1/1] (1.39ns)   --->   "br label %.critedge93._crit_edge103" [DmaTDC.cpp:137]
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%bufstatus_0_flag_1 = phi i1 [ false, %.critedge93 ], [ %not_bufsel_load_t, %._crit_edge10829 ], [ false, %memcpy.tail ]" [DmaTDC.cpp:119]
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%bufstatus_0_loc_1 = phi i1 [ %bufstatus_0_load, %.critedge93 ], [ %bufstatus_0_load_s, %._crit_edge10829 ], [ %bufstatus_0_load, %memcpy.tail ]" [DmaTDC.cpp:65]
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%bufstatus_1_flag_1 = phi i1 [ false, %.critedge93 ], [ %bufsel_load, %._crit_edge10829 ], [ false, %memcpy.tail ]"
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%bufstatus_1_loc_1 = phi i1 [ %bufstatus_1_load, %.critedge93 ], [ %p_bufstatus_1_load, %._crit_edge10829 ], [ %bufstatus_1_load, %memcpy.tail ]" [DmaTDC.cpp:65]
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%inbuffer_pointer_fla_1 = phi i1 [ %inbuffer_pointer_fla, %.critedge93 ], [ true, %._crit_edge10829 ], [ true, %memcpy.tail ]"
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%inbuffer_pointer_new_1 = phi i32 [ %inbuffer_pointer_loc, %.critedge93 ], [ 0, %._crit_edge10829 ], [ 0, %memcpy.tail ]" [DmaTDC.cpp:71]
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%out_counter_loc_2 = phi i64 [ %out_counter_loc, %.critedge93 ], [ %out_counter_loc_1, %._crit_edge10829 ], [ %out_counter_loc_1, %memcpy.tail ]" [DmaTDC.cpp:85]
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%lost_counter_loc_2 = phi i64 [ %lost_counter_loc, %.critedge93 ], [ %lost_counter_loc_1, %._crit_edge10829 ], [ %lost_counter_loc_1, %memcpy.tail ]" [DmaTDC.cpp:98]
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%swap_timeout_flag = phi i1 [ false, %.critedge93 ], [ true, %._crit_edge10829 ], [ false, %memcpy.tail ]"
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%buf_p_flag = phi i1 [ false, %.critedge93 ], [ true, %._crit_edge10829 ], [ true, %memcpy.tail ]"
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%buf_p_loc = phi i32 [ %buf_p_load, %.critedge93 ], [ 0, %._crit_edge10829 ], [ %tmp_10, %memcpy.tail ]" [DmaTDC.cpp:105]
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%buftimeout_loc = phi i32 [ %buftimeout_load, %.critedge93 ], [ 0, %._crit_edge10829 ], [ %buftimeout_load, %memcpy.tail ]" [DmaTDC.cpp:166]
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%bufsel_load_3 = phi i1 [ %bufsel_load, %.critedge93 ], [ %not_bufsel_load_t, %._crit_edge10829 ], [ %bufsel_load, %memcpy.tail ]" [DmaTDC.cpp:119]
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%bufsel_load_3_cast = zext i1 %bufsel_load_3 to i32" [DmaTDC.cpp:141]
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_15 = zext i1 %bufstatus_0_loc_1 to i32" [DmaTDC.cpp:141]
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %tmp_15, i32 1, i1 %bufstatus_1_loc_1)" [DmaTDC.cpp:141]
ST_14 : Operation 194 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %buffer_status, i32 %tmp_16)" [DmaTDC.cpp:141]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%obuffer_ack_load = load i32* @obuffer_ack, align 4" [DmaTDC.cpp:147]
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i32 %obuffer_ack_load to i1" [DmaTDC.cpp:147]
ST_14 : Operation 197 [1/1] (0.57ns)   --->   "%tmp_18 = xor i1 %tmp_17, true" [DmaTDC.cpp:147]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %buf_p_flag, label %mergeST38, label %.critedge93._crit_edge103.new_ifconv"
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "store i32 %buf_p_loc, i32* @buf_p, align 4" [DmaTDC.cpp:113]
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "br label %.critedge93._crit_edge103.new_ifconv"
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i32 %buffer_ack_read to i1" [DmaTDC.cpp:147]
ST_14 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node bufstatus_0_new_2)   --->   "%tmp_19 = xor i1 %tmp_25, true" [DmaTDC.cpp:147]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node bufstatus_0_flag_2)   --->   "%bufstatus_0_flag_1_s = and i1 %tmp_25, %tmp_18" [DmaTDC.cpp:147]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 204 [1/1] (0.57ns) (out node of the LUT)   --->   "%bufstatus_0_flag_2 = or i1 %bufstatus_0_flag_1, %bufstatus_0_flag_1_s" [DmaTDC.cpp:119]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [1/1] (0.57ns) (out node of the LUT)   --->   "%bufstatus_0_new_2 = or i1 %tmp_17, %tmp_19" [DmaTDC.cpp:147]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [1/1] (0.57ns)   --->   "%bufstatus_load_4 = and i1 %bufstatus_0_loc_1, %bufstatus_0_new_2" [DmaTDC.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %obuffer_ack_load, i32 1)" [DmaTDC.cpp:147]
ST_14 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node bufstatus_1_flag_2)   --->   "%rev = xor i1 %tmp_26, true" [DmaTDC.cpp:147]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %buffer_ack_read, i32 1)" [DmaTDC.cpp:147]
ST_14 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node bufstatus_1_new_2)   --->   "%rev8 = xor i1 %tmp_27, true" [DmaTDC.cpp:147]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node bufstatus_1_flag_2)   --->   "%bufstatus_1_flag_1_s = and i1 %tmp_27, %rev" [DmaTDC.cpp:147]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 212 [1/1] (0.57ns) (out node of the LUT)   --->   "%bufstatus_1_flag_2 = or i1 %bufstatus_1_flag_1, %bufstatus_1_flag_1_s" [DmaTDC.cpp:147]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 213 [1/1] (0.57ns) (out node of the LUT)   --->   "%bufstatus_1_new_2 = or i1 %tmp_26, %rev8" [DmaTDC.cpp:147]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 214 [1/1] (0.57ns)   --->   "%bufstatus_load_5 = and i1 %bufstatus_1_loc_1, %bufstatus_1_new_2" [DmaTDC.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 215 [1/1] (1.30ns)   --->   "store i32 %buffer_ack_read, i32* @obuffer_ack, align 4" [DmaTDC.cpp:153]
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i32P(i32* %debug_bufsel_0, i32 %bufsel_load_3_cast)" [DmaTDC.cpp:155]
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i32P(i32* %debug_buf0_p, i32 %buf_p_loc)" [DmaTDC.cpp:156]
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_20 = zext i1 %bufstatus_load_4 to i32" [DmaTDC.cpp:158]
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %tmp_20, i32 1, i1 %bufstatus_load_5)" [DmaTDC.cpp:158]
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i32P(i32* %debug_buffer_status, i32 %tmp_21)" [DmaTDC.cpp:158]
ST_14 : Operation 221 [1/1] (1.75ns)   --->   "store i64 0, i64* %stat_counter_addr, align 8" [DmaTDC.cpp:163]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>

 <State 15> : 1.75ns
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%stat_counter_addr_1 = getelementptr [4 x i64]* %stat_counter, i64 0, i64 1" [DmaTDC.cpp:164]
ST_15 : Operation 223 [1/1] (1.75ns)   --->   "store i64 %out_counter_loc_2, i64* %stat_counter_addr_1, align 8" [DmaTDC.cpp:164]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>

 <State 16> : 1.75ns
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%stat_counter_addr_2 = getelementptr [4 x i64]* %stat_counter, i64 0, i64 2" [DmaTDC.cpp:165]
ST_16 : Operation 225 [1/1] (1.75ns)   --->   "store i64 %lost_counter_loc_2, i64* %stat_counter_addr_2, align 8" [DmaTDC.cpp:165]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>

 <State 17> : 4.70ns
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_22 = zext i32 %buftimeout_loc to i64" [DmaTDC.cpp:166]
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%stat_counter_addr_3 = getelementptr [4 x i64]* %stat_counter, i64 0, i64 4" [DmaTDC.cpp:166]
ST_17 : Operation 228 [1/1] (1.75ns)   --->   "store i64 %tmp_22, i64* %stat_counter_addr_3, align 8" [DmaTDC.cpp:166]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>
ST_17 : Operation 229 [1/1] (2.14ns)   --->   "%tmp_23 = icmp eq i32 %buftimeout_loc, 10000000" [DmaTDC.cpp:173]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 230 [1/1] (2.24ns)   --->   "%tmp_24 = add i32 1, %buftimeout_loc" [DmaTDC.cpp:179]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 231 [1/1] (0.57ns)   --->   "%swap_timeout_flag_1 = or i1 %tmp_23, %swap_timeout_flag" [DmaTDC.cpp:173]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 232 [1/1] (1.15ns)   --->   "%storemerge = select i1 %tmp_23, i32 0, i32 %tmp_24" [DmaTDC.cpp:173]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "br i1 %swap_timeout_flag_1, label %mergeST36, label %.new37" [DmaTDC.cpp:173]
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "store i1 %tmp_23, i1* @swap_timeout, align 1" [DmaTDC.cpp:122]
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "br label %.new37"
ST_17 : Operation 236 [1/1] (1.30ns)   --->   "br label %mergeST39" [DmaTDC.cpp:184]
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%bufstatus_0_flag_3 = phi i1 [ %bufstatus_0_flag_2, %.new37 ], [ true, %3 ]" [DmaTDC.cpp:119]
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%bufstatus_0_new_3 = phi i1 [ %bufstatus_0_new_2, %.new37 ], [ false, %3 ]" [DmaTDC.cpp:147]
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%bufstatus_1_flag_3 = phi i1 [ %bufstatus_1_flag_2, %.new37 ], [ true, %3 ]" [DmaTDC.cpp:147]
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%bufstatus_1_new_3 = phi i1 [ %bufstatus_1_new_2, %.new37 ], [ false, %3 ]" [DmaTDC.cpp:147]
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%inbuffer_pointer_fla_2 = phi i1 [ %inbuffer_pointer_fla_1, %.new37 ], [ true, %3 ]"
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%inbuffer_pointer_new_2 = phi i32 [ %inbuffer_pointer_new_1, %.new37 ], [ 0, %3 ]" [DmaTDC.cpp:71]
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%buftimeout_new = phi i32 [ %storemerge, %.new37 ], [ 0, %3 ]" [DmaTDC.cpp:173]
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%clear_fifo_load = phi i1 [ true, %.new37 ], [ false, %3 ]" [DmaTDC.cpp:206]
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %fifo_resetn, i1 %clear_fifo_load)" [DmaTDC.cpp:206]
ST_17 : Operation 246 [1/1] (0.00ns)   --->   "store i32 %buftimeout_new, i32* @buftimeout, align 4" [DmaTDC.cpp:121]
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "br i1 %inbuffer_pointer_fla_2, label %mergeST34, label %.new35"
ST_17 : Operation 248 [1/1] (0.00ns)   --->   "store i32 %inbuffer_pointer_new_2, i32* @inbuffer_pointer, align 4" [DmaTDC.cpp:72]
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "br label %.new35"
ST_17 : Operation 250 [1/1] (0.00ns)   --->   "br i1 %bufstatus_1_flag_3, label %mergeST32, label %.new33" [DmaTDC.cpp:147]
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "store i1 %bufstatus_1_new_3, i1* @bufstatus_1, align 1" [DmaTDC.cpp:149]
ST_17 : Operation 252 [1/1] (0.00ns)   --->   "br label %.new33"
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "br i1 %bufstatus_0_flag_3, label %mergeST, label %.new" [DmaTDC.cpp:119]
ST_17 : Operation 254 [1/1] (0.00ns)   --->   "store i1 %bufstatus_0_new_3, i1* @bufstatus_0, align 1" [DmaTDC.cpp:149]
ST_17 : Operation 255 [1/1] (0.00ns)   --->   "br label %.new"
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "ret void" [DmaTDC.cpp:207]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ stream0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ buffer_status]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ buffer_ack]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_seq]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ bufsize]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ debug_buffer_status]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ debug_bufsel_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ debug_buf0_p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ debug_inbuffer_pointer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ debug_dst_var_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ run]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo_resetn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DDROFFSET_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stat_counter]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ interrupt_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bufstatus_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ bufstatus_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ inbuffer_pointer]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ out_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ lost_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buftimeout]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ bufsel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ swap_timeout]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buf_p]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ inbuffer_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ bsc]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ bsq_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ bsq_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ obuffer_ack]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_18            (specbitsmap      ) [ 000000000000000000]
StgValue_19            (specbitsmap      ) [ 000000000000000000]
StgValue_20            (specbitsmap      ) [ 000000000000000000]
StgValue_21            (specbitsmap      ) [ 000000000000000000]
StgValue_22            (specbitsmap      ) [ 000000000000000000]
StgValue_23            (specbitsmap      ) [ 000000000000000000]
StgValue_24            (specbitsmap      ) [ 000000000000000000]
StgValue_25            (specbitsmap      ) [ 000000000000000000]
StgValue_26            (specbitsmap      ) [ 000000000000000000]
StgValue_27            (specbitsmap      ) [ 000000000000000000]
StgValue_28            (specbitsmap      ) [ 000000000000000000]
StgValue_29            (specbitsmap      ) [ 000000000000000000]
StgValue_30            (specbitsmap      ) [ 000000000000000000]
StgValue_31            (specbitsmap      ) [ 000000000000000000]
StgValue_32            (specbitsmap      ) [ 000000000000000000]
StgValue_33            (specbitsmap      ) [ 000000000000000000]
DDROFFSET_V_read       (read             ) [ 000100000000000000]
run_read               (read             ) [ 011111111111111111]
buffer_ack_read        (read             ) [ 000111111111111000]
stat_counter_addr      (getelementptr    ) [ 000111111111111000]
StgValue_38            (spectopmodule    ) [ 000000000000000000]
StgValue_39            (specinterface    ) [ 000000000000000000]
StgValue_40            (specinterface    ) [ 000000000000000000]
empty                  (specmemcore      ) [ 000000000000000000]
StgValue_42            (specinterface    ) [ 000000000000000000]
StgValue_43            (specinterface    ) [ 000000000000000000]
StgValue_44            (specinterface    ) [ 000000000000000000]
StgValue_45            (specinterface    ) [ 000000000000000000]
StgValue_46            (specinterface    ) [ 000000000000000000]
StgValue_47            (specinterface    ) [ 000000000000000000]
StgValue_48            (specinterface    ) [ 000000000000000000]
StgValue_49            (specinterface    ) [ 000000000000000000]
empty_7                (specmemcore      ) [ 000000000000000000]
StgValue_51            (specinterface    ) [ 000000000000000000]
empty_8                (specmemcore      ) [ 000000000000000000]
StgValue_53            (specinterface    ) [ 000000000000000000]
StgValue_54            (specinterface    ) [ 000000000000000000]
StgValue_55            (specinterface    ) [ 000000000000000000]
StgValue_56            (specinterface    ) [ 000000000000000000]
StgValue_57            (specinterface    ) [ 000000000000000000]
StgValue_58            (specinterface    ) [ 000000000000000000]
bufstatus_0_load       (load             ) [ 000111111111111000]
bufstatus_1_load       (load             ) [ 000111111111111000]
inbuffer_pointer_loa   (load             ) [ 010100000000000000]
out_counter_load       (load             ) [ 010100000000000000]
lost_counter_load      (load             ) [ 010110000000000000]
buftimeout_load        (load             ) [ 000111111111111000]
StgValue_65            (br               ) [ 000000000000000000]
StgValue_66            (store            ) [ 000000000000000000]
StgValue_67            (store            ) [ 000000000000000000]
StgValue_68            (store            ) [ 000000000000000000]
StgValue_69            (store            ) [ 000000000000000000]
StgValue_70            (store            ) [ 000000000000000000]
buffer_seq_addr        (getelementptr    ) [ 000000000000000000]
StgValue_72            (store            ) [ 000000000000000000]
bufsize_addr           (getelementptr    ) [ 000000000000000000]
StgValue_74            (store            ) [ 000000000000000000]
bufsel_load            (load             ) [ 000111111111111000]
tmp_3                  (zext             ) [ 000111111111100000]
bufstatus_load_phi     (select           ) [ 010111111111111000]
swap_timeout_load      (load             ) [ 000111111111100000]
buf_p_load             (load             ) [ 000111111111111000]
StgValue_80            (br               ) [ 000000000000000000]
tmp                    (nbreadreq        ) [ 010111111111111000]
StgValue_82            (br               ) [ 010100000000000000]
tmp_V                  (read             ) [ 000000000000000000]
tmp_7                  (add              ) [ 000000000000000000]
tmp_8                  (sext             ) [ 000000000000000000]
tmp_13                 (trunc            ) [ 000000000000000000]
inbuffer_V_addr        (getelementptr    ) [ 000000000000000000]
StgValue_88            (store            ) [ 000000000000000000]
tmp_9                  (add              ) [ 010100000000000000]
tmp_s                  (sext             ) [ 000000000000000000]
p_Result_1             (partselect       ) [ 000000000000000000]
inbuffer_V_addr_1      (getelementptr    ) [ 000000000000000000]
StgValue_93            (store            ) [ 000000000000000000]
StgValue_94            (write            ) [ 000000000000000000]
tmp_5                  (icmp             ) [ 000111111111111000]
tmp_6                  (add              ) [ 010110000000000000]
StgValue_97            (store            ) [ 000000000000000000]
StgValue_98            (write            ) [ 000000000000000000]
StgValue_99            (br               ) [ 010110000000000000]
tmp_4                  (add              ) [ 010100000000000000]
StgValue_101           (store            ) [ 000000000000000000]
StgValue_102           (br               ) [ 010100000000000000]
StgValue_103           (write            ) [ 000000000000000000]
buffer_seq_addr_1      (getelementptr    ) [ 000000000000000000]
StgValue_105           (store            ) [ 000000000000000000]
bufsize_addr_1         (getelementptr    ) [ 000000000000000000]
StgValue_107           (store            ) [ 000000000000000000]
StgValue_108           (write            ) [ 000000000000000000]
StgValue_109           (br               ) [ 001000000000000001]
inbuffer_pointer_fla   (phi              ) [ 000111111111111000]
inbuffer_pointer_loc   (phi              ) [ 010111111111111000]
out_counter_loc        (phi              ) [ 010111111111111000]
lost_counter_loc       (phi              ) [ 010111111111111000]
swap_timeout_load_no   (xor              ) [ 000000000000000000]
brmerge                (or               ) [ 000111111111111000]
StgValue_116           (br               ) [ 010111111111111000]
tmp_1                  (partselect       ) [ 000000000000000000]
op2_cast               (zext             ) [ 000000000000000000]
tmp_2_cast             (sext             ) [ 000000000000000000]
tmp_2                  (bitconcatenate   ) [ 000000000000000000]
tmp_11_cast            (zext             ) [ 000000000000000000]
tmp3                   (add              ) [ 000000000000000000]
tmp3_cast              (zext             ) [ 000000000000000000]
p_sum1                 (add              ) [ 000000000000000000]
p_sum1_cast            (sext             ) [ 000000000000000000]
a_V_addr               (getelementptr    ) [ 000011111111100000]
inbuffer_pointer_loc_1 (phi              ) [ 000011111111100000]
out_counter_loc_1      (phi              ) [ 000111111111111000]
lost_counter_loc_1     (phi              ) [ 000111111111111000]
a_V_addr_wr_req        (writereq         ) [ 000000000000000000]
StgValue_131           (br               ) [ 000011110000000000]
indvar                 (phi              ) [ 000001000000000000]
exitcond3              (icmp             ) [ 000001110000000000]
indvar_next            (add              ) [ 000011110000000000]
StgValue_135           (br               ) [ 000000000000000000]
tmp_12                 (zext             ) [ 000000000000000000]
inbuffer_V_addr_2      (getelementptr    ) [ 000001100000000000]
inbuffer_V_load        (load             ) [ 000001010000000000]
empty_9                (speclooptripcount) [ 000000000000000000]
burstwrite_rbegin      (specregionbegin  ) [ 000000000000000000]
empty_10               (specpipeline     ) [ 000000000000000000]
StgValue_143           (specloopname     ) [ 000000000000000000]
StgValue_144           (write            ) [ 000000000000000000]
burstwrite_rend        (specregionend    ) [ 000000000000000000]
StgValue_146           (br               ) [ 000011110000000000]
a_V_addr_wr_resp       (writeresp        ) [ 000000000000000000]
tmp_10                 (add              ) [ 000100000000111000]
tmp_11                 (icmp             ) [ 000000000000000000]
brmerge1               (or               ) [ 000000000000111000]
StgValue_155           (br               ) [ 000100000000111000]
not_bufsel_load_t      (xor              ) [ 000100000000111000]
bufstatus_0_load_s     (or               ) [ 000100000000111000]
p_bufstatus_1_load     (or               ) [ 000100000000111000]
bufsize_addr_2         (getelementptr    ) [ 000000000000000000]
StgValue_160           (store            ) [ 000000000000000000]
StgValue_161           (store            ) [ 000000000000000000]
bsc_load               (load             ) [ 000000000000000000]
tmp_14                 (add              ) [ 000000000000000000]
StgValue_164           (store            ) [ 000000000000000000]
StgValue_165           (br               ) [ 000000000000000000]
StgValue_166           (store            ) [ 000000000000000000]
StgValue_167           (br               ) [ 000000000000000000]
StgValue_168           (store            ) [ 000000000000000000]
StgValue_169           (br               ) [ 000000000000000000]
bsq_0_load             (load             ) [ 000000000000000000]
buffer_seq_addr_2      (getelementptr    ) [ 000000000000000000]
StgValue_172           (store            ) [ 000000000000000000]
bsq_1_load             (load             ) [ 000000000000000000]
buffer_seq_addr_3      (getelementptr    ) [ 000000000000000000]
StgValue_175           (store            ) [ 000000000000000000]
StgValue_176           (write            ) [ 000000000000000000]
StgValue_177           (br               ) [ 000000000000000000]
bufstatus_0_flag_1     (phi              ) [ 000000000000001000]
bufstatus_0_loc_1      (phi              ) [ 000000000000001000]
bufstatus_1_flag_1     (phi              ) [ 000000000000001000]
bufstatus_1_loc_1      (phi              ) [ 000000000000001000]
inbuffer_pointer_fla_1 (phi              ) [ 001000000000011111]
inbuffer_pointer_new_1 (phi              ) [ 001000000000011111]
out_counter_loc_2      (phi              ) [ 000000000000011100]
lost_counter_loc_2     (phi              ) [ 000000000000011110]
swap_timeout_flag      (phi              ) [ 000000000000011111]
buf_p_flag             (phi              ) [ 000000000000001000]
buf_p_loc              (phi              ) [ 000000000000001000]
buftimeout_loc         (phi              ) [ 000000000000011111]
bufsel_load_3          (phi              ) [ 000000000000001000]
bufsel_load_3_cast     (zext             ) [ 000000000000000000]
tmp_15                 (zext             ) [ 000000000000000000]
tmp_16                 (bitset           ) [ 000000000000000000]
StgValue_194           (write            ) [ 000000000000000000]
obuffer_ack_load       (load             ) [ 000000000000000000]
tmp_17                 (trunc            ) [ 000000000000000000]
tmp_18                 (xor              ) [ 000000000000000000]
StgValue_198           (br               ) [ 000000000000000000]
StgValue_199           (store            ) [ 000000000000000000]
StgValue_200           (br               ) [ 000000000000000000]
tmp_25                 (trunc            ) [ 000000000000000000]
tmp_19                 (xor              ) [ 000000000000000000]
bufstatus_0_flag_1_s   (and              ) [ 000000000000000000]
bufstatus_0_flag_2     (or               ) [ 001000000000000111]
bufstatus_0_new_2      (or               ) [ 001000000000000111]
bufstatus_load_4       (and              ) [ 000000000000000000]
tmp_26                 (bitselect        ) [ 000000000000000000]
rev                    (xor              ) [ 000000000000000000]
tmp_27                 (bitselect        ) [ 000000000000000000]
rev8                   (xor              ) [ 000000000000000000]
bufstatus_1_flag_1_s   (and              ) [ 000000000000000000]
bufstatus_1_flag_2     (or               ) [ 001000000000000111]
bufstatus_1_new_2      (or               ) [ 001000000000000111]
bufstatus_load_5       (and              ) [ 000000000000000000]
StgValue_215           (store            ) [ 000000000000000000]
StgValue_216           (write            ) [ 000000000000000000]
StgValue_217           (write            ) [ 000000000000000000]
tmp_20                 (zext             ) [ 000000000000000000]
tmp_21                 (bitset           ) [ 000000000000000000]
StgValue_220           (write            ) [ 000000000000000000]
StgValue_221           (store            ) [ 000000000000000000]
stat_counter_addr_1    (getelementptr    ) [ 000000000000000000]
StgValue_223           (store            ) [ 000000000000000000]
stat_counter_addr_2    (getelementptr    ) [ 000000000000000000]
StgValue_225           (store            ) [ 000000000000000000]
tmp_22                 (zext             ) [ 000000000000000000]
stat_counter_addr_3    (getelementptr    ) [ 000000000000000000]
StgValue_228           (store            ) [ 000000000000000000]
tmp_23                 (icmp             ) [ 000000000000000000]
tmp_24                 (add              ) [ 000000000000000000]
swap_timeout_flag_1    (or               ) [ 000000000000000001]
storemerge             (select           ) [ 000000000000000000]
StgValue_233           (br               ) [ 000000000000000000]
StgValue_234           (store            ) [ 000000000000000000]
StgValue_235           (br               ) [ 000000000000000000]
StgValue_236           (br               ) [ 000000000000000000]
bufstatus_0_flag_3     (phi              ) [ 000000000000000001]
bufstatus_0_new_3      (phi              ) [ 000000000000000001]
bufstatus_1_flag_3     (phi              ) [ 000000000000000001]
bufstatus_1_new_3      (phi              ) [ 000000000000000001]
inbuffer_pointer_fla_2 (phi              ) [ 000000000000000001]
inbuffer_pointer_new_2 (phi              ) [ 000000000000000001]
buftimeout_new         (phi              ) [ 000000000000000001]
clear_fifo_load        (phi              ) [ 000000000000000001]
StgValue_245           (write            ) [ 000000000000000000]
StgValue_246           (store            ) [ 000000000000000000]
StgValue_247           (br               ) [ 000000000000000000]
StgValue_248           (store            ) [ 000000000000000000]
StgValue_249           (br               ) [ 000000000000000000]
StgValue_250           (br               ) [ 000000000000000000]
StgValue_251           (store            ) [ 000000000000000000]
StgValue_252           (br               ) [ 000000000000000000]
StgValue_253           (br               ) [ 000000000000000000]
StgValue_254           (store            ) [ 000000000000000000]
StgValue_255           (br               ) [ 000000000000000000]
StgValue_256           (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream0_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream0_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer_status">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_status"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer_ack">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_ack"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer_seq">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_seq"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bufsize">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bufsize"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="debug_buffer_status">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_buffer_status"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="debug_bufsel_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_bufsel_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="debug_buf0_p">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_buf0_p"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="debug_inbuffer_pointer">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_inbuffer_pointer"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="debug_dst_var_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_dst_var_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="run">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fifo_resetn">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_resetn"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="DDROFFSET_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DDROFFSET_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="stat_counter">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_counter"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="interrupt_r">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="interrupt_r"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="bufstatus_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bufstatus_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="bufstatus_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bufstatus_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="inbuffer_pointer">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuffer_pointer"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_counter">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_counter"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="lost_counter">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lost_counter"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="buftimeout">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buftimeout"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="bufsel">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bufsel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="swap_timeout">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="swap_timeout"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="buf_p">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_p"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="inbuffer_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuffer_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="bsc">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bsc"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="bsq_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bsq_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="bsq_1">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bsq_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="obuffer_ack">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="obuffer_ack"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_mover_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i64P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_ovld.i32P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_ovld.i64P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_ovld.i1P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i1.i22"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_a_OC_V_OC_s"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i32.i32.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P"/></StgValue>
</bind>
</comp>

<comp id="192" class="1004" name="DDROFFSET_V_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="DDROFFSET_V_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="run_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="run_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="buffer_ack_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_ack_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_nbreadreq_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_V_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="StgValue_94_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="32" slack="0"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_94/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="StgValue_98_write_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="0" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="0"/>
<pin id="234" dir="0" index="2" bw="64" slack="0"/>
<pin id="235" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_98/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_write_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_103/2 StgValue_194/14 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_write_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_108/2 StgValue_176/14 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_writeresp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="1"/>
<pin id="258" dir="0" index="2" bw="14" slack="0"/>
<pin id="259" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="a_V_addr_wr_req/4 a_V_addr_wr_resp/8 "/>
</bind>
</comp>

<comp id="262" class="1004" name="StgValue_144_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="4"/>
<pin id="265" dir="0" index="2" bw="32" slack="1"/>
<pin id="266" dir="0" index="3" bw="1" slack="0"/>
<pin id="267" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_144/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="StgValue_216_write_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_216/14 "/>
</bind>
</comp>

<comp id="279" class="1004" name="StgValue_217_write_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="0" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="32" slack="0"/>
<pin id="283" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_217/14 "/>
</bind>
</comp>

<comp id="286" class="1004" name="StgValue_220_write_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="32" slack="0"/>
<pin id="290" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_220/14 "/>
</bind>
</comp>

<comp id="293" class="1004" name="StgValue_245_write_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="0" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_245/17 "/>
</bind>
</comp>

<comp id="300" class="1004" name="stat_counter_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="2" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stat_counter_addr/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="buffer_seq_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_seq_addr/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/1 StgValue_105/2 StgValue_172/13 StgValue_175/14 "/>
</bind>
</comp>

<comp id="322" class="1004" name="bufsize_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bufsize_addr/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/1 StgValue_107/2 StgValue_160/12 "/>
</bind>
</comp>

<comp id="336" class="1004" name="inbuffer_V_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="32" slack="0"/>
<pin id="340" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inbuffer_V_addr/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="12" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="0" index="3" bw="12" slack="0"/>
<pin id="356" dir="0" index="4" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="32" slack="1"/>
<pin id="357" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_88/1 StgValue_93/1 inbuffer_V_load/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="inbuffer_V_addr_1_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="32" slack="0"/>
<pin id="352" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inbuffer_V_addr_1/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="buffer_seq_addr_1_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_seq_addr_1/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="bufsize_addr_1_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bufsize_addr_1/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="inbuffer_V_addr_2_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="13" slack="0"/>
<pin id="381" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inbuffer_V_addr_2/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="bufsize_addr_2_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="8"/>
<pin id="389" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bufsize_addr_2/12 "/>
</bind>
</comp>

<comp id="393" class="1004" name="buffer_seq_addr_2_gep_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_seq_addr_2/13 "/>
</bind>
</comp>

<comp id="402" class="1004" name="buffer_seq_addr_3_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_seq_addr_3/14 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="0"/>
<pin id="413" dir="0" index="1" bw="64" slack="0"/>
<pin id="414" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_221/14 StgValue_223/15 StgValue_225/16 StgValue_228/17 "/>
</bind>
</comp>

<comp id="416" class="1004" name="stat_counter_addr_1_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stat_counter_addr_1/15 "/>
</bind>
</comp>

<comp id="425" class="1004" name="stat_counter_addr_2_gep_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="3" slack="0"/>
<pin id="429" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stat_counter_addr_2/16 "/>
</bind>
</comp>

<comp id="434" class="1004" name="stat_counter_addr_3_gep_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="4" slack="0"/>
<pin id="438" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stat_counter_addr_3/17 "/>
</bind>
</comp>

<comp id="443" class="1005" name="inbuffer_pointer_fla_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="inbuffer_pointer_fla (phireg) "/>
</bind>
</comp>

<comp id="448" class="1004" name="inbuffer_pointer_fla_phi_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="1" slack="1"/>
<pin id="452" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="4" bw="1" slack="1"/>
<pin id="454" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="455" dir="1" index="6" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inbuffer_pointer_fla/3 "/>
</bind>
</comp>

<comp id="460" class="1005" name="inbuffer_pointer_loc_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inbuffer_pointer_loc (phireg) "/>
</bind>
</comp>

<comp id="463" class="1004" name="inbuffer_pointer_loc_phi_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="466" dir="0" index="2" bw="32" slack="1"/>
<pin id="467" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="468" dir="0" index="4" bw="32" slack="1"/>
<pin id="469" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="470" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inbuffer_pointer_loc/3 "/>
</bind>
</comp>

<comp id="472" class="1005" name="out_counter_loc_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="1"/>
<pin id="474" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_counter_loc (phireg) "/>
</bind>
</comp>

<comp id="475" class="1004" name="out_counter_loc_phi_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="1"/>
<pin id="477" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="64" slack="1"/>
<pin id="479" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="4" bw="64" slack="1"/>
<pin id="481" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="6" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_counter_loc/3 "/>
</bind>
</comp>

<comp id="484" class="1005" name="lost_counter_loc_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="1"/>
<pin id="486" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lost_counter_loc (phireg) "/>
</bind>
</comp>

<comp id="487" class="1004" name="lost_counter_loc_phi_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="1"/>
<pin id="489" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="490" dir="0" index="2" bw="64" slack="1"/>
<pin id="491" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="492" dir="0" index="4" bw="64" slack="1"/>
<pin id="493" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="6" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lost_counter_loc/3 "/>
</bind>
</comp>

<comp id="496" class="1005" name="inbuffer_pointer_loc_1_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="2"/>
<pin id="498" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="inbuffer_pointer_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="inbuffer_pointer_loc_1_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="14" slack="2"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inbuffer_pointer_loc_1/4 "/>
</bind>
</comp>

<comp id="509" class="1005" name="out_counter_loc_1_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="8"/>
<pin id="511" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="out_counter_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="512" class="1004" name="out_counter_loc_1_phi_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="1"/>
<pin id="514" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="64" slack="2"/>
<pin id="516" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="4" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_counter_loc_1/4 "/>
</bind>
</comp>

<comp id="520" class="1005" name="lost_counter_loc_1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="8"/>
<pin id="522" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="lost_counter_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="523" class="1004" name="lost_counter_loc_1_phi_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="1"/>
<pin id="525" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="64" slack="2"/>
<pin id="527" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="4" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lost_counter_loc_1/4 "/>
</bind>
</comp>

<comp id="531" class="1005" name="indvar_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="13" slack="1"/>
<pin id="533" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="535" class="1004" name="indvar_phi_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="13" slack="0"/>
<pin id="539" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/5 "/>
</bind>
</comp>

<comp id="542" class="1005" name="bufstatus_0_flag_1_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="2"/>
<pin id="544" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="bufstatus_0_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="546" class="1004" name="bufstatus_0_flag_1_phi_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="9"/>
<pin id="548" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="549" dir="0" index="2" bw="1" slack="2"/>
<pin id="550" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="4" bw="1" slack="2"/>
<pin id="552" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bufstatus_0_flag_1/14 "/>
</bind>
</comp>

<comp id="556" class="1005" name="bufstatus_0_loc_1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="558" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="bufstatus_0_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="559" class="1004" name="bufstatus_0_loc_1_phi_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="10"/>
<pin id="561" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="1" slack="2"/>
<pin id="563" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="564" dir="0" index="4" bw="1" slack="10"/>
<pin id="565" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bufstatus_0_loc_1/14 "/>
</bind>
</comp>

<comp id="567" class="1005" name="bufstatus_1_flag_1_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="2"/>
<pin id="569" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="bufstatus_1_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="571" class="1004" name="bufstatus_1_flag_1_phi_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="9"/>
<pin id="573" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="574" dir="0" index="2" bw="1" slack="10"/>
<pin id="575" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="576" dir="0" index="4" bw="1" slack="2"/>
<pin id="577" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="578" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bufstatus_1_flag_1/14 "/>
</bind>
</comp>

<comp id="581" class="1005" name="bufstatus_1_loc_1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="583" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="bufstatus_1_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="584" class="1004" name="bufstatus_1_loc_1_phi_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="10"/>
<pin id="586" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="587" dir="0" index="2" bw="1" slack="2"/>
<pin id="588" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="589" dir="0" index="4" bw="1" slack="10"/>
<pin id="590" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="591" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bufstatus_1_loc_1/14 "/>
</bind>
</comp>

<comp id="592" class="1005" name="inbuffer_pointer_fla_1_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="2"/>
<pin id="594" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="inbuffer_pointer_fla_1 (phireg) "/>
</bind>
</comp>

<comp id="596" class="1004" name="inbuffer_pointer_fla_1_phi_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="9"/>
<pin id="598" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="601" dir="0" index="4" bw="1" slack="2"/>
<pin id="602" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="603" dir="1" index="6" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inbuffer_pointer_fla_1/14 "/>
</bind>
</comp>

<comp id="608" class="1005" name="inbuffer_pointer_new_1_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="2"/>
<pin id="610" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="inbuffer_pointer_new_1 (phireg) "/>
</bind>
</comp>

<comp id="612" class="1004" name="inbuffer_pointer_new_1_phi_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="9"/>
<pin id="614" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="615" dir="0" index="2" bw="1" slack="0"/>
<pin id="616" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="617" dir="0" index="4" bw="1" slack="2"/>
<pin id="618" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="619" dir="1" index="6" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inbuffer_pointer_new_1/14 "/>
</bind>
</comp>

<comp id="624" class="1005" name="out_counter_loc_2_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="1"/>
<pin id="626" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_counter_loc_2 (phireg) "/>
</bind>
</comp>

<comp id="628" class="1004" name="out_counter_loc_2_phi_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="9"/>
<pin id="630" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="631" dir="0" index="2" bw="64" slack="8"/>
<pin id="632" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="633" dir="0" index="4" bw="64" slack="8"/>
<pin id="634" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="635" dir="1" index="6" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_counter_loc_2/14 "/>
</bind>
</comp>

<comp id="640" class="1005" name="lost_counter_loc_2_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="2"/>
<pin id="642" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="lost_counter_loc_2 (phireg) "/>
</bind>
</comp>

<comp id="644" class="1004" name="lost_counter_loc_2_phi_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="9"/>
<pin id="646" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="647" dir="0" index="2" bw="64" slack="8"/>
<pin id="648" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="649" dir="0" index="4" bw="64" slack="8"/>
<pin id="650" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="651" dir="1" index="6" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lost_counter_loc_2/14 "/>
</bind>
</comp>

<comp id="656" class="1005" name="swap_timeout_flag_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="2"/>
<pin id="658" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="swap_timeout_flag (phireg) "/>
</bind>
</comp>

<comp id="660" class="1004" name="swap_timeout_flag_phi_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="9"/>
<pin id="662" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="663" dir="0" index="2" bw="1" slack="0"/>
<pin id="664" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="665" dir="0" index="4" bw="1" slack="2"/>
<pin id="666" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="667" dir="1" index="6" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="swap_timeout_flag/14 "/>
</bind>
</comp>

<comp id="672" class="1005" name="buf_p_flag_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="2"/>
<pin id="674" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="buf_p_flag (phireg) "/>
</bind>
</comp>

<comp id="677" class="1004" name="buf_p_flag_phi_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="9"/>
<pin id="679" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="680" dir="0" index="2" bw="1" slack="0"/>
<pin id="681" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="682" dir="0" index="4" bw="1" slack="2"/>
<pin id="683" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="684" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_p_flag/14 "/>
</bind>
</comp>

<comp id="688" class="1005" name="buf_p_loc_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="690" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="buf_p_loc (phireg) "/>
</bind>
</comp>

<comp id="691" class="1004" name="buf_p_loc_phi_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="10"/>
<pin id="693" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="694" dir="0" index="2" bw="1" slack="0"/>
<pin id="695" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="696" dir="0" index="4" bw="32" slack="2"/>
<pin id="697" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="698" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_p_loc/14 "/>
</bind>
</comp>

<comp id="701" class="1005" name="buftimeout_loc_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="3"/>
<pin id="703" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="buftimeout_loc (phireg) "/>
</bind>
</comp>

<comp id="704" class="1004" name="buftimeout_loc_phi_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="10"/>
<pin id="706" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="707" dir="0" index="2" bw="1" slack="0"/>
<pin id="708" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="709" dir="0" index="4" bw="32" slack="10"/>
<pin id="710" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="711" dir="1" index="6" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buftimeout_loc/14 "/>
</bind>
</comp>

<comp id="714" class="1005" name="bufsel_load_3_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="716" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="bufsel_load_3 (phireg) "/>
</bind>
</comp>

<comp id="717" class="1004" name="bufsel_load_3_phi_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="10"/>
<pin id="719" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="720" dir="0" index="2" bw="1" slack="2"/>
<pin id="721" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="722" dir="0" index="4" bw="1" slack="10"/>
<pin id="723" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="724" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bufsel_load_3/14 "/>
</bind>
</comp>

<comp id="725" class="1005" name="bufstatus_0_flag_3_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="12"/>
<pin id="727" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="bufstatus_0_flag_3 (phireg) "/>
</bind>
</comp>

<comp id="729" class="1004" name="bufstatus_0_flag_3_phi_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="3"/>
<pin id="731" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="732" dir="0" index="2" bw="1" slack="12"/>
<pin id="733" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="734" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bufstatus_0_flag_3/17 "/>
</bind>
</comp>

<comp id="736" class="1005" name="bufstatus_0_new_3_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="12"/>
<pin id="738" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="bufstatus_0_new_3 (phireg) "/>
</bind>
</comp>

<comp id="740" class="1004" name="bufstatus_0_new_3_phi_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="3"/>
<pin id="742" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="743" dir="0" index="2" bw="1" slack="12"/>
<pin id="744" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="745" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bufstatus_0_new_3/17 "/>
</bind>
</comp>

<comp id="747" class="1005" name="bufstatus_1_flag_3_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="12"/>
<pin id="749" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="bufstatus_1_flag_3 (phireg) "/>
</bind>
</comp>

<comp id="751" class="1004" name="bufstatus_1_flag_3_phi_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="3"/>
<pin id="753" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="754" dir="0" index="2" bw="1" slack="12"/>
<pin id="755" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="756" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bufstatus_1_flag_3/17 "/>
</bind>
</comp>

<comp id="758" class="1005" name="bufstatus_1_new_3_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="12"/>
<pin id="760" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="bufstatus_1_new_3 (phireg) "/>
</bind>
</comp>

<comp id="762" class="1004" name="bufstatus_1_new_3_phi_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="3"/>
<pin id="764" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="765" dir="0" index="2" bw="1" slack="12"/>
<pin id="766" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="767" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bufstatus_1_new_3/17 "/>
</bind>
</comp>

<comp id="769" class="1005" name="inbuffer_pointer_fla_2_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="12"/>
<pin id="771" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="inbuffer_pointer_fla_2 (phireg) "/>
</bind>
</comp>

<comp id="773" class="1004" name="inbuffer_pointer_fla_2_phi_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="3"/>
<pin id="775" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="776" dir="0" index="2" bw="1" slack="12"/>
<pin id="777" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="778" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inbuffer_pointer_fla_2/17 "/>
</bind>
</comp>

<comp id="781" class="1005" name="inbuffer_pointer_new_2_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="12"/>
<pin id="783" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="inbuffer_pointer_new_2 (phireg) "/>
</bind>
</comp>

<comp id="785" class="1004" name="inbuffer_pointer_new_2_phi_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="3"/>
<pin id="787" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="788" dir="0" index="2" bw="1" slack="12"/>
<pin id="789" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="790" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inbuffer_pointer_new_2/17 "/>
</bind>
</comp>

<comp id="793" class="1005" name="buftimeout_new_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="12"/>
<pin id="795" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="buftimeout_new (phireg) "/>
</bind>
</comp>

<comp id="797" class="1004" name="buftimeout_new_phi_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="800" dir="0" index="2" bw="1" slack="12"/>
<pin id="801" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="802" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buftimeout_new/17 "/>
</bind>
</comp>

<comp id="804" class="1005" name="clear_fifo_load_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="12"/>
<pin id="806" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="clear_fifo_load (phireg) "/>
</bind>
</comp>

<comp id="808" class="1004" name="clear_fifo_load_phi_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="811" dir="0" index="2" bw="1" slack="12"/>
<pin id="812" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="813" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="clear_fifo_load/17 "/>
</bind>
</comp>

<comp id="817" class="1004" name="bufstatus_0_load_load_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bufstatus_0_load/1 "/>
</bind>
</comp>

<comp id="821" class="1004" name="bufstatus_1_load_load_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bufstatus_1_load/1 "/>
</bind>
</comp>

<comp id="825" class="1004" name="inbuffer_pointer_loa_load_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="0"/>
<pin id="827" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inbuffer_pointer_loa/1 "/>
</bind>
</comp>

<comp id="829" class="1004" name="out_counter_load_load_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="64" slack="0"/>
<pin id="831" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_counter_load/1 "/>
</bind>
</comp>

<comp id="833" class="1004" name="lost_counter_load_load_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="64" slack="0"/>
<pin id="835" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lost_counter_load/1 "/>
</bind>
</comp>

<comp id="837" class="1004" name="buftimeout_load_load_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="0"/>
<pin id="839" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buftimeout_load/1 "/>
</bind>
</comp>

<comp id="841" class="1004" name="StgValue_66_store_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="1" slack="0"/>
<pin id="844" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/1 "/>
</bind>
</comp>

<comp id="847" class="1004" name="StgValue_67_store_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="0"/>
<pin id="849" dir="0" index="1" bw="32" slack="0"/>
<pin id="850" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/1 "/>
</bind>
</comp>

<comp id="853" class="1004" name="StgValue_68_store_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="64" slack="0"/>
<pin id="856" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/1 "/>
</bind>
</comp>

<comp id="859" class="1004" name="StgValue_69_store_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="64" slack="0"/>
<pin id="862" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_69/1 "/>
</bind>
</comp>

<comp id="865" class="1004" name="StgValue_70_store_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="64" slack="0"/>
<pin id="868" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/1 "/>
</bind>
</comp>

<comp id="871" class="1004" name="bufsel_load_load_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="0"/>
<pin id="873" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bufsel_load/1 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_3_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="879" class="1004" name="bufstatus_load_phi_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="0" index="2" bw="1" slack="0"/>
<pin id="883" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bufstatus_load_phi/1 "/>
</bind>
</comp>

<comp id="887" class="1004" name="swap_timeout_load_load_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="swap_timeout_load/1 "/>
</bind>
</comp>

<comp id="891" class="1004" name="buf_p_load_load_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="0"/>
<pin id="893" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_p_load/1 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_7_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="0"/>
<pin id="897" dir="0" index="1" bw="32" slack="0"/>
<pin id="898" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_8_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="0"/>
<pin id="903" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_13_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="64" slack="0"/>
<pin id="908" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_9_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="3" slack="0"/>
<pin id="913" dir="0" index="1" bw="32" slack="0"/>
<pin id="914" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_s_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="0"/>
<pin id="920" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="923" class="1004" name="p_Result_1_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="0"/>
<pin id="925" dir="0" index="1" bw="64" slack="0"/>
<pin id="926" dir="0" index="2" bw="7" slack="0"/>
<pin id="927" dir="0" index="3" bw="7" slack="0"/>
<pin id="928" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp_5_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="0"/>
<pin id="936" dir="0" index="1" bw="14" slack="0"/>
<pin id="937" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="940" class="1004" name="tmp_6_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="0" index="1" bw="64" slack="0"/>
<pin id="943" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="946" class="1004" name="StgValue_97_store_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="64" slack="0"/>
<pin id="948" dir="0" index="1" bw="64" slack="0"/>
<pin id="949" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_97/1 "/>
</bind>
</comp>

<comp id="952" class="1004" name="tmp_4_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="64" slack="0"/>
<pin id="954" dir="0" index="1" bw="1" slack="0"/>
<pin id="955" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="958" class="1004" name="StgValue_101_store_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="64" slack="0"/>
<pin id="960" dir="0" index="1" bw="64" slack="0"/>
<pin id="961" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_101/1 "/>
</bind>
</comp>

<comp id="964" class="1004" name="swap_timeout_load_no_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="1"/>
<pin id="966" dir="0" index="1" bw="1" slack="0"/>
<pin id="967" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="swap_timeout_load_no/3 "/>
</bind>
</comp>

<comp id="969" class="1004" name="brmerge_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="1"/>
<pin id="971" dir="0" index="1" bw="1" slack="0"/>
<pin id="972" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="974" class="1004" name="tmp_1_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="30" slack="0"/>
<pin id="976" dir="0" index="1" bw="32" slack="1"/>
<pin id="977" dir="0" index="2" bw="3" slack="0"/>
<pin id="978" dir="0" index="3" bw="6" slack="0"/>
<pin id="979" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="983" class="1004" name="op2_cast_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="30" slack="0"/>
<pin id="985" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="op2_cast/3 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp_2_cast_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="1"/>
<pin id="989" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="990" class="1004" name="tmp_2_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="23" slack="0"/>
<pin id="992" dir="0" index="1" bw="1" slack="1"/>
<pin id="993" dir="0" index="2" bw="1" slack="0"/>
<pin id="994" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_11_cast_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="23" slack="0"/>
<pin id="999" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/3 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="tmp3_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="23" slack="0"/>
<pin id="1003" dir="0" index="1" bw="30" slack="0"/>
<pin id="1004" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="tmp3_cast_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="31" slack="0"/>
<pin id="1009" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/3 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="p_sum1_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="31" slack="0"/>
<pin id="1013" dir="0" index="1" bw="32" slack="0"/>
<pin id="1014" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_sum1/3 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="p_sum1_cast_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="33" slack="0"/>
<pin id="1019" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_sum1_cast/3 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="a_V_addr_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="0"/>
<pin id="1023" dir="0" index="1" bw="33" slack="0"/>
<pin id="1024" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_V_addr/3 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="exitcond3_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="13" slack="0"/>
<pin id="1029" dir="0" index="1" bw="13" slack="0"/>
<pin id="1030" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="indvar_next_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="13" slack="0"/>
<pin id="1035" dir="0" index="1" bw="1" slack="0"/>
<pin id="1036" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/5 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp_12_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="13" slack="0"/>
<pin id="1041" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="tmp_10_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="8"/>
<pin id="1046" dir="0" index="1" bw="32" slack="6"/>
<pin id="1047" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/12 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="tmp_11_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="0"/>
<pin id="1052" dir="0" index="1" bw="24" slack="0"/>
<pin id="1053" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="brmerge1_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="8"/>
<pin id="1058" dir="0" index="1" bw="1" slack="0"/>
<pin id="1059" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge1/12 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="not_bufsel_load_t_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="8"/>
<pin id="1063" dir="0" index="1" bw="1" slack="0"/>
<pin id="1064" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_bufsel_load_t/12 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="bufstatus_0_load_s_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="8"/>
<pin id="1068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1069" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="bufstatus_0_load_s/12 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="p_bufstatus_1_load_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="8"/>
<pin id="1073" dir="0" index="1" bw="1" slack="8"/>
<pin id="1074" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_bufstatus_1_load/12 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="StgValue_161_store_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="0"/>
<pin id="1077" dir="0" index="1" bw="1" slack="0"/>
<pin id="1078" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_161/12 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="bsc_load_load_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="64" slack="0"/>
<pin id="1083" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bsc_load/12 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmp_14_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="64" slack="0"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/12 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="StgValue_164_store_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="64" slack="0"/>
<pin id="1093" dir="0" index="1" bw="64" slack="0"/>
<pin id="1094" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_164/12 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="StgValue_166_store_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="64" slack="0"/>
<pin id="1099" dir="0" index="1" bw="64" slack="0"/>
<pin id="1100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_166/12 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="StgValue_168_store_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="64" slack="0"/>
<pin id="1105" dir="0" index="1" bw="64" slack="0"/>
<pin id="1106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_168/12 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="bsq_0_load_load_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="64" slack="0"/>
<pin id="1111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bsq_0_load/13 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="bsq_1_load_load_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="64" slack="0"/>
<pin id="1116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bsq_1_load/14 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="bufsel_load_3_cast_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bufsel_load_3_cast/14 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_15_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/14 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="tmp_16_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="0"/>
<pin id="1130" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131" dir="0" index="2" bw="1" slack="0"/>
<pin id="1132" dir="0" index="3" bw="1" slack="0"/>
<pin id="1133" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_16/14 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="obuffer_ack_load_load_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="0"/>
<pin id="1141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="obuffer_ack_load/14 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="tmp_17_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="0"/>
<pin id="1145" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/14 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="tmp_18_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="0"/>
<pin id="1149" dir="0" index="1" bw="1" slack="0"/>
<pin id="1150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_18/14 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="StgValue_199_store_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="32" slack="0"/>
<pin id="1155" dir="0" index="1" bw="32" slack="0"/>
<pin id="1156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_199/14 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="tmp_25_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="10"/>
<pin id="1161" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/14 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="tmp_19_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="0"/>
<pin id="1164" dir="0" index="1" bw="1" slack="0"/>
<pin id="1165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_19/14 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="bufstatus_0_flag_1_s_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1" slack="0"/>
<pin id="1170" dir="0" index="1" bw="1" slack="0"/>
<pin id="1171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="bufstatus_0_flag_1_s/14 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="bufstatus_0_flag_2_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="0"/>
<pin id="1176" dir="0" index="1" bw="1" slack="0"/>
<pin id="1177" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="bufstatus_0_flag_2/14 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="bufstatus_0_new_2_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="0"/>
<pin id="1182" dir="0" index="1" bw="1" slack="0"/>
<pin id="1183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="bufstatus_0_new_2/14 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="bufstatus_load_4_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="0"/>
<pin id="1188" dir="0" index="1" bw="1" slack="0"/>
<pin id="1189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="bufstatus_load_4/14 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="tmp_26_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="0"/>
<pin id="1194" dir="0" index="1" bw="32" slack="0"/>
<pin id="1195" dir="0" index="2" bw="1" slack="0"/>
<pin id="1196" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/14 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="rev_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="1" slack="0"/>
<pin id="1202" dir="0" index="1" bw="1" slack="0"/>
<pin id="1203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/14 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="tmp_27_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="0"/>
<pin id="1208" dir="0" index="1" bw="32" slack="10"/>
<pin id="1209" dir="0" index="2" bw="1" slack="0"/>
<pin id="1210" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/14 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="rev8_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="0"/>
<pin id="1215" dir="0" index="1" bw="1" slack="0"/>
<pin id="1216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev8/14 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="bufstatus_1_flag_1_s_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="0"/>
<pin id="1221" dir="0" index="1" bw="1" slack="0"/>
<pin id="1222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="bufstatus_1_flag_1_s/14 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="bufstatus_1_flag_2_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="0"/>
<pin id="1227" dir="0" index="1" bw="1" slack="0"/>
<pin id="1228" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="bufstatus_1_flag_2/14 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="bufstatus_1_new_2_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="0"/>
<pin id="1233" dir="0" index="1" bw="1" slack="0"/>
<pin id="1234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="bufstatus_1_new_2/14 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="bufstatus_load_5_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="0"/>
<pin id="1239" dir="0" index="1" bw="1" slack="0"/>
<pin id="1240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="bufstatus_load_5/14 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="StgValue_215_store_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="32" slack="10"/>
<pin id="1245" dir="0" index="1" bw="32" slack="0"/>
<pin id="1246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_215/14 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="tmp_20_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="0"/>
<pin id="1250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/14 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="tmp_21_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="32" slack="0"/>
<pin id="1254" dir="0" index="1" bw="1" slack="0"/>
<pin id="1255" dir="0" index="2" bw="1" slack="0"/>
<pin id="1256" dir="0" index="3" bw="1" slack="0"/>
<pin id="1257" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_21/14 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="tmp_22_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="32" slack="3"/>
<pin id="1265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/17 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="tmp_23_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="32" slack="3"/>
<pin id="1270" dir="0" index="1" bw="25" slack="0"/>
<pin id="1271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/17 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="tmp_24_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="1" slack="0"/>
<pin id="1276" dir="0" index="1" bw="32" slack="3"/>
<pin id="1277" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/17 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="swap_timeout_flag_1_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="1" slack="0"/>
<pin id="1282" dir="0" index="1" bw="1" slack="3"/>
<pin id="1283" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="swap_timeout_flag_1/17 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="storemerge_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="0"/>
<pin id="1288" dir="0" index="1" bw="1" slack="0"/>
<pin id="1289" dir="0" index="2" bw="32" slack="0"/>
<pin id="1290" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/17 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="StgValue_234_store_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="0"/>
<pin id="1297" dir="0" index="1" bw="1" slack="0"/>
<pin id="1298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_234/17 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="StgValue_246_store_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="32" slack="0"/>
<pin id="1303" dir="0" index="1" bw="32" slack="0"/>
<pin id="1304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_246/17 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="StgValue_248_store_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="32" slack="0"/>
<pin id="1309" dir="0" index="1" bw="32" slack="0"/>
<pin id="1310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_248/17 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="StgValue_251_store_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="0"/>
<pin id="1315" dir="0" index="1" bw="1" slack="0"/>
<pin id="1316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_251/17 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="StgValue_254_store_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="0"/>
<pin id="1321" dir="0" index="1" bw="1" slack="0"/>
<pin id="1322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_254/17 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="DDROFFSET_V_read_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="32" slack="1"/>
<pin id="1327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DDROFFSET_V_read "/>
</bind>
</comp>

<comp id="1330" class="1005" name="run_read_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="13"/>
<pin id="1332" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="run_read "/>
</bind>
</comp>

<comp id="1334" class="1005" name="buffer_ack_read_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="10"/>
<pin id="1336" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="buffer_ack_read "/>
</bind>
</comp>

<comp id="1341" class="1005" name="stat_counter_addr_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="2" slack="10"/>
<pin id="1343" dir="1" index="1" bw="2" slack="10"/>
</pin_list>
<bind>
<opset="stat_counter_addr "/>
</bind>
</comp>

<comp id="1346" class="1005" name="bufstatus_0_load_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="1" slack="8"/>
<pin id="1348" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="bufstatus_0_load "/>
</bind>
</comp>

<comp id="1353" class="1005" name="bufstatus_1_load_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="1" slack="8"/>
<pin id="1355" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="bufstatus_1_load "/>
</bind>
</comp>

<comp id="1360" class="1005" name="inbuffer_pointer_loa_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="32" slack="1"/>
<pin id="1362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inbuffer_pointer_loa "/>
</bind>
</comp>

<comp id="1366" class="1005" name="out_counter_load_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="64" slack="1"/>
<pin id="1368" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_counter_load "/>
</bind>
</comp>

<comp id="1372" class="1005" name="lost_counter_load_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="64" slack="1"/>
<pin id="1374" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lost_counter_load "/>
</bind>
</comp>

<comp id="1379" class="1005" name="buftimeout_load_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="32" slack="10"/>
<pin id="1381" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="buftimeout_load "/>
</bind>
</comp>

<comp id="1385" class="1005" name="bufsel_load_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="1" slack="1"/>
<pin id="1387" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bufsel_load "/>
</bind>
</comp>

<comp id="1395" class="1005" name="tmp_3_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="64" slack="8"/>
<pin id="1397" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="bufstatus_load_phi_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="1" slack="1"/>
<pin id="1402" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bufstatus_load_phi "/>
</bind>
</comp>

<comp id="1405" class="1005" name="swap_timeout_load_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="1" slack="1"/>
<pin id="1407" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="swap_timeout_load "/>
</bind>
</comp>

<comp id="1411" class="1005" name="buf_p_load_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="32" slack="1"/>
<pin id="1413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_p_load "/>
</bind>
</comp>

<comp id="1418" class="1005" name="tmp_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="1" slack="1"/>
<pin id="1420" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1422" class="1005" name="tmp_9_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="32" slack="1"/>
<pin id="1424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="tmp_5_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="1" slack="1"/>
<pin id="1429" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="tmp_6_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="64" slack="1"/>
<pin id="1433" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="tmp_4_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="64" slack="1"/>
<pin id="1439" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="brmerge_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="1" slack="9"/>
<pin id="1444" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1446" class="1005" name="a_V_addr_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="32" slack="1"/>
<pin id="1448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_V_addr "/>
</bind>
</comp>

<comp id="1452" class="1005" name="exitcond3_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="1" slack="1"/>
<pin id="1454" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="indvar_next_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="13" slack="0"/>
<pin id="1458" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="1461" class="1005" name="inbuffer_V_addr_2_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="12" slack="1"/>
<pin id="1463" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="inbuffer_V_addr_2 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="inbuffer_V_load_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="32" slack="1"/>
<pin id="1468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inbuffer_V_load "/>
</bind>
</comp>

<comp id="1471" class="1005" name="tmp_10_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="32" slack="2"/>
<pin id="1473" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="brmerge1_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="1" slack="2"/>
<pin id="1478" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge1 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="not_bufsel_load_t_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="1" slack="2"/>
<pin id="1482" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="not_bufsel_load_t "/>
</bind>
</comp>

<comp id="1486" class="1005" name="bufstatus_0_load_s_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="1" slack="2"/>
<pin id="1488" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="bufstatus_0_load_s "/>
</bind>
</comp>

<comp id="1491" class="1005" name="p_bufstatus_1_load_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="1" slack="2"/>
<pin id="1493" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_bufstatus_1_load "/>
</bind>
</comp>

<comp id="1496" class="1005" name="bufstatus_0_flag_2_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="1" slack="3"/>
<pin id="1498" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="bufstatus_0_flag_2 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="bufstatus_0_new_2_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="1" slack="3"/>
<pin id="1503" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="bufstatus_0_new_2 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="bufstatus_1_flag_2_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="1" slack="3"/>
<pin id="1508" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="bufstatus_1_flag_2 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="bufstatus_1_new_2_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="1" slack="3"/>
<pin id="1513" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="bufstatus_1_new_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="196"><net_src comp="62" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="64" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="62" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="114" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="2" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="100" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="116" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="2" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="124" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="18" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="130" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="218" pin="2"/><net_sink comp="231" pin=2"/></net>

<net id="244"><net_src comp="132" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="4" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="76" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="252"><net_src comp="134" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="112" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="260"><net_src comp="146" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="126" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="268"><net_src comp="170" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="172" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="270"><net_src comp="176" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="271"><net_src comp="136" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="277"><net_src comp="124" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="14" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="124" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="16" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="124" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="12" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="190" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="24" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="28" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="66" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="66" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="8" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="66" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="66" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="66" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="321"><net_src comp="308" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="10" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="66" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="66" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="76" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="335"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="50" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="66" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="50" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="66" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="3"/><net_sink comp="343" pin=3"/></net>

<net id="364"><net_src comp="8" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="66" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="128" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="367"><net_src comp="359" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="373"><net_src comp="10" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="128" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="376"><net_src comp="368" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="382"><net_src comp="50" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="66" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="377" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="390"><net_src comp="10" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="66" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="385" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="398"><net_src comp="8" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="66" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="66" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="401"><net_src comp="393" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="407"><net_src comp="8" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="66" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="128" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="410"><net_src comp="402" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="415"><net_src comp="66" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="28" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="66" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="128" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="424"><net_src comp="416" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="430"><net_src comp="28" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="66" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="184" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="433"><net_src comp="425" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="439"><net_src comp="28" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="66" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="186" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="442"><net_src comp="434" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="446"><net_src comp="112" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="136" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="456"><net_src comp="443" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="443" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="458"><net_src comp="443" pin="1"/><net_sink comp="448" pin=4"/></net>

<net id="459"><net_src comp="448" pin="6"/><net_sink comp="443" pin=0"/></net>

<net id="471"><net_src comp="463" pin="6"/><net_sink comp="460" pin=0"/></net>

<net id="483"><net_src comp="475" pin="6"/><net_sink comp="472" pin=0"/></net>

<net id="495"><net_src comp="487" pin="6"/><net_sink comp="484" pin=0"/></net>

<net id="499"><net_src comp="126" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="460" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="496" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="508"><net_src comp="500" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="518"><net_src comp="472" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="512" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="529"><net_src comp="484" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="523" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="534"><net_src comp="148" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="541"><net_src comp="531" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="545"><net_src comp="112" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="554"><net_src comp="542" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="542" pin="1"/><net_sink comp="546" pin=4"/></net>

<net id="570"><net_src comp="112" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="579"><net_src comp="567" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="567" pin="1"/><net_sink comp="571" pin=4"/></net>

<net id="595"><net_src comp="136" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="604"><net_src comp="443" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="136" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="606"><net_src comp="592" pin="1"/><net_sink comp="596" pin=4"/></net>

<net id="607"><net_src comp="596" pin="6"/><net_sink comp="592" pin=0"/></net>

<net id="611"><net_src comp="76" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="620"><net_src comp="460" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="76" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="622"><net_src comp="608" pin="1"/><net_sink comp="612" pin=4"/></net>

<net id="623"><net_src comp="612" pin="6"/><net_sink comp="608" pin=0"/></net>

<net id="627"><net_src comp="624" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="636"><net_src comp="472" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="637"><net_src comp="509" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="638"><net_src comp="509" pin="1"/><net_sink comp="628" pin=4"/></net>

<net id="639"><net_src comp="628" pin="6"/><net_sink comp="624" pin=0"/></net>

<net id="643"><net_src comp="640" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="652"><net_src comp="484" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="520" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="654"><net_src comp="520" pin="1"/><net_sink comp="644" pin=4"/></net>

<net id="655"><net_src comp="644" pin="6"/><net_sink comp="640" pin=0"/></net>

<net id="659"><net_src comp="112" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="668"><net_src comp="656" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="136" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="670"><net_src comp="656" pin="1"/><net_sink comp="660" pin=4"/></net>

<net id="671"><net_src comp="660" pin="6"/><net_sink comp="656" pin=0"/></net>

<net id="675"><net_src comp="112" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="136" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="685"><net_src comp="672" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="136" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="687"><net_src comp="672" pin="1"/><net_sink comp="677" pin=4"/></net>

<net id="699"><net_src comp="76" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="700"><net_src comp="691" pin="6"/><net_sink comp="279" pin=2"/></net>

<net id="712"><net_src comp="76" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="713"><net_src comp="704" pin="6"/><net_sink comp="701" pin=0"/></net>

<net id="728"><net_src comp="136" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="735"><net_src comp="725" pin="1"/><net_sink comp="729" pin=2"/></net>

<net id="739"><net_src comp="112" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="746"><net_src comp="736" pin="1"/><net_sink comp="740" pin=2"/></net>

<net id="750"><net_src comp="136" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="757"><net_src comp="747" pin="1"/><net_sink comp="751" pin=2"/></net>

<net id="761"><net_src comp="112" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="768"><net_src comp="758" pin="1"/><net_sink comp="762" pin=2"/></net>

<net id="772"><net_src comp="136" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="779"><net_src comp="592" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="769" pin="1"/><net_sink comp="773" pin=2"/></net>

<net id="784"><net_src comp="76" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="791"><net_src comp="608" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="781" pin="1"/><net_sink comp="785" pin=2"/></net>

<net id="796"><net_src comp="76" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="803"><net_src comp="793" pin="1"/><net_sink comp="797" pin=2"/></net>

<net id="807"><net_src comp="112" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="814"><net_src comp="136" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="804" pin="1"/><net_sink comp="808" pin=2"/></net>

<net id="816"><net_src comp="808" pin="4"/><net_sink comp="293" pin=2"/></net>

<net id="820"><net_src comp="32" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="34" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="36" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="38" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="40" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="42" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="112" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="44" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="76" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="58" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="66" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="52" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="66" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="38" pin="0"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="66" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="40" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="874"><net_src comp="44" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="871" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="884"><net_src comp="871" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="821" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="817" pin="1"/><net_sink comp="879" pin=2"/></net>

<net id="890"><net_src comp="46" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="48" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="899"><net_src comp="100" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="825" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="904"><net_src comp="825" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="909"><net_src comp="218" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="915"><net_src comp="118" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="825" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="917"><net_src comp="911" pin="2"/><net_sink comp="224" pin=2"/></net>

<net id="921"><net_src comp="895" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="929"><net_src comp="120" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="218" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="931"><net_src comp="106" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="932"><net_src comp="122" pin="0"/><net_sink comp="923" pin=3"/></net>

<net id="933"><net_src comp="923" pin="4"/><net_sink comp="343" pin=4"/></net>

<net id="938"><net_src comp="911" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="126" pin="0"/><net_sink comp="934" pin=1"/></net>

<net id="944"><net_src comp="128" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="829" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="950"><net_src comp="940" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="38" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="956"><net_src comp="833" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="128" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="962"><net_src comp="952" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="40" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="968"><net_src comp="136" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="973"><net_src comp="964" pin="2"/><net_sink comp="969" pin=1"/></net>

<net id="980"><net_src comp="138" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="981"><net_src comp="118" pin="0"/><net_sink comp="974" pin=2"/></net>

<net id="982"><net_src comp="140" pin="0"/><net_sink comp="974" pin=3"/></net>

<net id="986"><net_src comp="974" pin="4"/><net_sink comp="983" pin=0"/></net>

<net id="995"><net_src comp="142" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="996"><net_src comp="144" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="1000"><net_src comp="990" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1005"><net_src comp="997" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="983" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1010"><net_src comp="1001" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1015"><net_src comp="1007" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="987" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1020"><net_src comp="1011" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1025"><net_src comp="0" pin="0"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="1017" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1031"><net_src comp="535" pin="4"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="150" pin="0"/><net_sink comp="1027" pin=1"/></net>

<net id="1037"><net_src comp="535" pin="4"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="152" pin="0"/><net_sink comp="1033" pin=1"/></net>

<net id="1042"><net_src comp="535" pin="4"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1048"><net_src comp="496" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1049"><net_src comp="1044" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="1054"><net_src comp="1044" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="178" pin="0"/><net_sink comp="1050" pin=1"/></net>

<net id="1060"><net_src comp="1050" pin="2"/><net_sink comp="1056" pin=1"/></net>

<net id="1065"><net_src comp="136" pin="0"/><net_sink comp="1061" pin=1"/></net>

<net id="1070"><net_src comp="1061" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1079"><net_src comp="1061" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="44" pin="0"/><net_sink comp="1075" pin=1"/></net>

<net id="1084"><net_src comp="52" pin="0"/><net_sink comp="1081" pin=0"/></net>

<net id="1089"><net_src comp="1081" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="128" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1095"><net_src comp="1085" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="52" pin="0"/><net_sink comp="1091" pin=1"/></net>

<net id="1101"><net_src comp="1085" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="56" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="1085" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="54" pin="0"/><net_sink comp="1103" pin=1"/></net>

<net id="1112"><net_src comp="54" pin="0"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="1117"><net_src comp="56" pin="0"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="1122"><net_src comp="717" pin="6"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1127"><net_src comp="559" pin="6"/><net_sink comp="1124" pin=0"/></net>

<net id="1134"><net_src comp="180" pin="0"/><net_sink comp="1128" pin=0"/></net>

<net id="1135"><net_src comp="1124" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1136"><net_src comp="100" pin="0"/><net_sink comp="1128" pin=2"/></net>

<net id="1137"><net_src comp="584" pin="6"/><net_sink comp="1128" pin=3"/></net>

<net id="1138"><net_src comp="1128" pin="4"/><net_sink comp="239" pin=2"/></net>

<net id="1142"><net_src comp="58" pin="0"/><net_sink comp="1139" pin=0"/></net>

<net id="1146"><net_src comp="1139" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1151"><net_src comp="1143" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1152"><net_src comp="136" pin="0"/><net_sink comp="1147" pin=1"/></net>

<net id="1157"><net_src comp="691" pin="6"/><net_sink comp="1153" pin=0"/></net>

<net id="1158"><net_src comp="48" pin="0"/><net_sink comp="1153" pin=1"/></net>

<net id="1166"><net_src comp="1159" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="136" pin="0"/><net_sink comp="1162" pin=1"/></net>

<net id="1172"><net_src comp="1159" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="1147" pin="2"/><net_sink comp="1168" pin=1"/></net>

<net id="1178"><net_src comp="546" pin="6"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="1168" pin="2"/><net_sink comp="1174" pin=1"/></net>

<net id="1184"><net_src comp="1143" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="1162" pin="2"/><net_sink comp="1180" pin=1"/></net>

<net id="1190"><net_src comp="559" pin="6"/><net_sink comp="1186" pin=0"/></net>

<net id="1191"><net_src comp="1180" pin="2"/><net_sink comp="1186" pin=1"/></net>

<net id="1197"><net_src comp="182" pin="0"/><net_sink comp="1192" pin=0"/></net>

<net id="1198"><net_src comp="1139" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1199"><net_src comp="100" pin="0"/><net_sink comp="1192" pin=2"/></net>

<net id="1204"><net_src comp="1192" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1205"><net_src comp="136" pin="0"/><net_sink comp="1200" pin=1"/></net>

<net id="1211"><net_src comp="182" pin="0"/><net_sink comp="1206" pin=0"/></net>

<net id="1212"><net_src comp="100" pin="0"/><net_sink comp="1206" pin=2"/></net>

<net id="1217"><net_src comp="1206" pin="3"/><net_sink comp="1213" pin=0"/></net>

<net id="1218"><net_src comp="136" pin="0"/><net_sink comp="1213" pin=1"/></net>

<net id="1223"><net_src comp="1206" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1224"><net_src comp="1200" pin="2"/><net_sink comp="1219" pin=1"/></net>

<net id="1229"><net_src comp="571" pin="6"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="1219" pin="2"/><net_sink comp="1225" pin=1"/></net>

<net id="1235"><net_src comp="1192" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="1213" pin="2"/><net_sink comp="1231" pin=1"/></net>

<net id="1241"><net_src comp="584" pin="6"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="1231" pin="2"/><net_sink comp="1237" pin=1"/></net>

<net id="1247"><net_src comp="58" pin="0"/><net_sink comp="1243" pin=1"/></net>

<net id="1251"><net_src comp="1186" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1258"><net_src comp="180" pin="0"/><net_sink comp="1252" pin=0"/></net>

<net id="1259"><net_src comp="1248" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="1260"><net_src comp="100" pin="0"/><net_sink comp="1252" pin=2"/></net>

<net id="1261"><net_src comp="1237" pin="2"/><net_sink comp="1252" pin=3"/></net>

<net id="1262"><net_src comp="1252" pin="4"/><net_sink comp="286" pin=2"/></net>

<net id="1266"><net_src comp="701" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="1272"><net_src comp="701" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1273"><net_src comp="188" pin="0"/><net_sink comp="1268" pin=1"/></net>

<net id="1278"><net_src comp="100" pin="0"/><net_sink comp="1274" pin=0"/></net>

<net id="1279"><net_src comp="701" pin="1"/><net_sink comp="1274" pin=1"/></net>

<net id="1284"><net_src comp="1268" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1285"><net_src comp="656" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1291"><net_src comp="1268" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1292"><net_src comp="76" pin="0"/><net_sink comp="1286" pin=1"/></net>

<net id="1293"><net_src comp="1274" pin="2"/><net_sink comp="1286" pin=2"/></net>

<net id="1294"><net_src comp="1286" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="1299"><net_src comp="1268" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1300"><net_src comp="46" pin="0"/><net_sink comp="1295" pin=1"/></net>

<net id="1305"><net_src comp="797" pin="4"/><net_sink comp="1301" pin=0"/></net>

<net id="1306"><net_src comp="42" pin="0"/><net_sink comp="1301" pin=1"/></net>

<net id="1311"><net_src comp="785" pin="4"/><net_sink comp="1307" pin=0"/></net>

<net id="1312"><net_src comp="36" pin="0"/><net_sink comp="1307" pin=1"/></net>

<net id="1317"><net_src comp="762" pin="4"/><net_sink comp="1313" pin=0"/></net>

<net id="1318"><net_src comp="34" pin="0"/><net_sink comp="1313" pin=1"/></net>

<net id="1323"><net_src comp="740" pin="4"/><net_sink comp="1319" pin=0"/></net>

<net id="1324"><net_src comp="32" pin="0"/><net_sink comp="1319" pin=1"/></net>

<net id="1328"><net_src comp="192" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="1333"><net_src comp="198" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1337"><net_src comp="204" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="1206" pin=1"/></net>

<net id="1340"><net_src comp="1334" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1344"><net_src comp="300" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1349"><net_src comp="817" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1351"><net_src comp="1346" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1352"><net_src comp="1346" pin="1"/><net_sink comp="559" pin=4"/></net>

<net id="1356"><net_src comp="821" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1358"><net_src comp="1353" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1359"><net_src comp="1353" pin="1"/><net_sink comp="584" pin=4"/></net>

<net id="1363"><net_src comp="825" pin="1"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="1365"><net_src comp="1360" pin="1"/><net_sink comp="463" pin=4"/></net>

<net id="1369"><net_src comp="829" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="1371"><net_src comp="1366" pin="1"/><net_sink comp="475" pin=4"/></net>

<net id="1375"><net_src comp="833" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="1377"><net_src comp="1372" pin="1"/><net_sink comp="487" pin=4"/></net>

<net id="1378"><net_src comp="1372" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="1382"><net_src comp="837" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1384"><net_src comp="1379" pin="1"/><net_sink comp="704" pin=4"/></net>

<net id="1388"><net_src comp="871" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1390"><net_src comp="1385" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1391"><net_src comp="1385" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1392"><net_src comp="1385" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="1393"><net_src comp="1385" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1394"><net_src comp="1385" pin="1"/><net_sink comp="717" pin=4"/></net>

<net id="1398"><net_src comp="875" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="1403"><net_src comp="879" pin="3"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1408"><net_src comp="887" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1410"><net_src comp="1405" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1414"><net_src comp="891" pin="1"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1416"><net_src comp="1411" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1417"><net_src comp="1411" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1421"><net_src comp="210" pin="3"/><net_sink comp="1418" pin=0"/></net>

<net id="1425"><net_src comp="911" pin="2"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="1430"><net_src comp="934" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1434"><net_src comp="940" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="1436"><net_src comp="1431" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="1440"><net_src comp="952" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1445"><net_src comp="969" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1449"><net_src comp="1021" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="1451"><net_src comp="1446" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="1455"><net_src comp="1027" pin="2"/><net_sink comp="1452" pin=0"/></net>

<net id="1459"><net_src comp="1033" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="1464"><net_src comp="377" pin="3"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="1469"><net_src comp="343" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1474"><net_src comp="1044" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="691" pin=4"/></net>

<net id="1479"><net_src comp="1056" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1483"><net_src comp="1061" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="1485"><net_src comp="1480" pin="1"/><net_sink comp="717" pin=2"/></net>

<net id="1489"><net_src comp="1066" pin="2"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="1494"><net_src comp="1071" pin="2"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="1499"><net_src comp="1174" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1504"><net_src comp="1180" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1509"><net_src comp="1225" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1514"><net_src comp="1231" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="762" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_V | {4 7 8 9 10 11 12 }
	Port: buffer_status | {2 14 }
	Port: buffer_seq | {1 2 13 14 }
	Port: bufsize | {1 2 12 }
	Port: debug_buffer_status | {14 }
	Port: debug_bufsel_0 | {14 }
	Port: debug_buf0_p | {14 }
	Port: debug_inbuffer_pointer | {1 }
	Port: debug_dst_var_V | {1 }
	Port: fifo_resetn | {17 }
	Port: stat_counter | {14 15 16 17 }
	Port: interrupt_r | {2 14 }
	Port: bufstatus_0 | {17 }
	Port: bufstatus_1 | {17 }
	Port: inbuffer_pointer | {17 }
	Port: out_counter | {1 }
	Port: lost_counter | {1 }
	Port: buftimeout | {17 }
	Port: bufsel | {1 12 }
	Port: swap_timeout | {17 }
	Port: buf_p | {14 }
	Port: inbuffer_V | {1 }
	Port: bsc | {1 12 }
	Port: bsq_0 | {12 }
	Port: bsq_1 | {12 }
	Port: obuffer_ack | {1 14 }
 - Input state : 
	Port: data_mover : stream0_V_V | {1 }
	Port: data_mover : buffer_ack | {1 }
	Port: data_mover : run | {1 }
	Port: data_mover : DDROFFSET_V | {1 }
	Port: data_mover : bufstatus_0 | {1 }
	Port: data_mover : bufstatus_1 | {1 }
	Port: data_mover : inbuffer_pointer | {1 }
	Port: data_mover : out_counter | {1 }
	Port: data_mover : lost_counter | {1 }
	Port: data_mover : buftimeout | {1 }
	Port: data_mover : bufsel | {1 }
	Port: data_mover : swap_timeout | {1 }
	Port: data_mover : buf_p | {1 }
	Port: data_mover : inbuffer_V | {5 6 }
	Port: data_mover : bsc | {12 }
	Port: data_mover : bsq_0 | {13 }
	Port: data_mover : bsq_1 | {14 }
	Port: data_mover : obuffer_ack | {14 }
  - Chain level:
	State 1
		StgValue_72 : 1
		StgValue_74 : 1
		tmp_3 : 1
		bufstatus_load_phi : 1
		StgValue_80 : 2
		tmp_7 : 1
		tmp_8 : 1
		inbuffer_V_addr : 2
		StgValue_88 : 3
		tmp_9 : 1
		tmp_s : 2
		inbuffer_V_addr_1 : 3
		StgValue_93 : 4
		StgValue_94 : 2
		tmp_5 : 2
		tmp_6 : 1
		StgValue_97 : 2
		StgValue_99 : 3
		tmp_4 : 1
		StgValue_101 : 2
	State 2
		StgValue_105 : 1
		StgValue_107 : 1
	State 3
		op2_cast : 1
		tmp_11_cast : 1
		tmp3 : 2
		tmp3_cast : 3
		p_sum1 : 4
		p_sum1_cast : 5
		a_V_addr : 6
	State 4
	State 5
		exitcond3 : 1
		indvar_next : 1
		StgValue_135 : 2
		tmp_12 : 1
		inbuffer_V_addr_2 : 2
		inbuffer_V_load : 3
	State 6
	State 7
		burstwrite_rend : 1
	State 8
	State 9
	State 10
	State 11
	State 12
		tmp_11 : 1
		brmerge1 : 2
		StgValue_155 : 2
		StgValue_160 : 1
		tmp_14 : 1
		StgValue_164 : 2
		StgValue_166 : 2
		StgValue_168 : 2
	State 13
		StgValue_172 : 1
	State 14
		StgValue_175 : 1
		bufstatus_0_flag_1 : 1
		bufstatus_0_loc_1 : 1
		bufstatus_1_flag_1 : 1
		bufstatus_1_loc_1 : 1
		inbuffer_pointer_fla_1 : 1
		inbuffer_pointer_new_1 : 1
		out_counter_loc_2 : 1
		lost_counter_loc_2 : 1
		swap_timeout_flag : 1
		buf_p_flag : 1
		buf_p_loc : 1
		buftimeout_loc : 1
		bufsel_load_3 : 1
		bufsel_load_3_cast : 2
		tmp_15 : 2
		tmp_16 : 3
		StgValue_194 : 4
		tmp_17 : 1
		tmp_18 : 2
		StgValue_198 : 2
		StgValue_199 : 2
		tmp_19 : 1
		bufstatus_0_flag_1_s : 2
		bufstatus_0_flag_2 : 2
		bufstatus_0_new_2 : 1
		bufstatus_load_4 : 1
		tmp_26 : 1
		rev : 2
		rev8 : 1
		bufstatus_1_flag_1_s : 2
		bufstatus_1_flag_2 : 2
		bufstatus_1_new_2 : 1
		bufstatus_load_5 : 1
		StgValue_216 : 3
		StgValue_217 : 2
		tmp_20 : 1
		tmp_21 : 2
		StgValue_220 : 3
	State 15
		StgValue_223 : 1
	State 16
		StgValue_225 : 1
	State 17
		StgValue_228 : 1
		swap_timeout_flag_1 : 1
		storemerge : 1
		StgValue_233 : 1
		StgValue_234 : 1
		bufstatus_0_flag_3 : 1
		bufstatus_0_new_3 : 1
		bufstatus_1_flag_3 : 1
		bufstatus_1_new_3 : 1
		inbuffer_pointer_fla_2 : 1
		inbuffer_pointer_new_2 : 1
		buftimeout_new : 2
		clear_fifo_load : 1
		StgValue_245 : 2
		StgValue_246 : 3
		StgValue_247 : 2
		StgValue_248 : 2
		StgValue_250 : 2
		StgValue_251 : 2
		StgValue_253 : 2
		StgValue_254 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |         tmp_7_fu_895         |    0    |    39   |
|          |         tmp_9_fu_911         |    0    |    39   |
|          |         tmp_6_fu_940         |    0    |    71   |
|          |         tmp_4_fu_952         |    0    |    71   |
|    add   |         tmp3_fu_1001         |    0    |    37   |
|          |        p_sum1_fu_1011        |    0    |    39   |
|          |      indvar_next_fu_1033     |    0    |    20   |
|          |        tmp_10_fu_1044        |    0    |    39   |
|          |        tmp_14_fu_1085        |    0    |    71   |
|          |        tmp_24_fu_1274        |    0    |    39   |
|----------|------------------------------|---------|---------|
|          |        brmerge_fu_969        |    0    |    8    |
|          |       brmerge1_fu_1056       |    0    |    8    |
|          |  bufstatus_0_load_s_fu_1066  |    0    |    8    |
|          |  p_bufstatus_1_load_fu_1071  |    0    |    8    |
|    or    |  bufstatus_0_flag_2_fu_1174  |    0    |    8    |
|          |   bufstatus_0_new_2_fu_1180  |    0    |    8    |
|          |  bufstatus_1_flag_2_fu_1225  |    0    |    8    |
|          |   bufstatus_1_new_2_fu_1231  |    0    |    8    |
|          |  swap_timeout_flag_1_fu_1280 |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |         tmp_5_fu_934         |    0    |    18   |
|   icmp   |       exitcond3_fu_1027      |    0    |    13   |
|          |        tmp_11_fu_1050        |    0    |    18   |
|          |        tmp_23_fu_1268        |    0    |    18   |
|----------|------------------------------|---------|---------|
|          |  swap_timeout_load_no_fu_964 |    0    |    8    |
|          |   not_bufsel_load_t_fu_1061  |    0    |    8    |
|    xor   |        tmp_18_fu_1147        |    0    |    8    |
|          |        tmp_19_fu_1162        |    0    |    8    |
|          |          rev_fu_1200         |    0    |    8    |
|          |         rev8_fu_1213         |    0    |    8    |
|----------|------------------------------|---------|---------|
|  select  |   bufstatus_load_phi_fu_879  |    0    |    2    |
|          |      storemerge_fu_1286      |    0    |    32   |
|----------|------------------------------|---------|---------|
|          | bufstatus_0_flag_1_s_fu_1168 |    0    |    8    |
|    and   |   bufstatus_load_4_fu_1186   |    0    |    8    |
|          | bufstatus_1_flag_1_s_fu_1219 |    0    |    8    |
|          |   bufstatus_load_5_fu_1237   |    0    |    8    |
|----------|------------------------------|---------|---------|
|          | DDROFFSET_V_read_read_fu_192 |    0    |    0    |
|   read   |     run_read_read_fu_198     |    0    |    0    |
|          |  buffer_ack_read_read_fu_204 |    0    |    0    |
|          |       tmp_V_read_fu_218      |    0    |    0    |
|----------|------------------------------|---------|---------|
| nbreadreq|     tmp_nbreadreq_fu_210     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |   StgValue_94_write_fu_224   |    0    |    0    |
|          |   StgValue_98_write_fu_231   |    0    |    0    |
|          |       grp_write_fu_239       |    0    |    0    |
|          |       grp_write_fu_247       |    0    |    0    |
|   write  |   StgValue_144_write_fu_262  |    0    |    0    |
|          |   StgValue_216_write_fu_272  |    0    |    0    |
|          |   StgValue_217_write_fu_279  |    0    |    0    |
|          |   StgValue_220_write_fu_286  |    0    |    0    |
|          |   StgValue_245_write_fu_293  |    0    |    0    |
|----------|------------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_255     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_3_fu_875         |    0    |    0    |
|          |        op2_cast_fu_983       |    0    |    0    |
|          |      tmp_11_cast_fu_997      |    0    |    0    |
|          |       tmp3_cast_fu_1007      |    0    |    0    |
|   zext   |        tmp_12_fu_1039        |    0    |    0    |
|          |  bufsel_load_3_cast_fu_1119  |    0    |    0    |
|          |        tmp_15_fu_1124        |    0    |    0    |
|          |        tmp_20_fu_1248        |    0    |    0    |
|          |        tmp_22_fu_1263        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_8_fu_901         |    0    |    0    |
|   sext   |         tmp_s_fu_918         |    0    |    0    |
|          |       tmp_2_cast_fu_987      |    0    |    0    |
|          |      p_sum1_cast_fu_1017     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_13_fu_906        |    0    |    0    |
|   trunc  |        tmp_17_fu_1143        |    0    |    0    |
|          |        tmp_25_fu_1159        |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|       p_Result_1_fu_923      |    0    |    0    |
|          |         tmp_1_fu_974         |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         tmp_2_fu_990         |    0    |    0    |
|----------|------------------------------|---------|---------|
|  bitset  |        tmp_16_fu_1128        |    0    |    0    |
|          |        tmp_21_fu_1252        |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|        tmp_26_fu_1192        |    0    |    0    |
|          |        tmp_27_fu_1206        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   718   |
|----------|------------------------------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|inbuffer_V|    8   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    8   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   DDROFFSET_V_read_reg_1325  |   32   |
|       a_V_addr_reg_1446      |   32   |
|       brmerge1_reg_1476      |    1   |
|       brmerge_reg_1442       |    1   |
|      buf_p_flag_reg_672      |    1   |
|      buf_p_load_reg_1411     |   32   |
|       buf_p_loc_reg_688      |   32   |
|   buffer_ack_read_reg_1334   |   32   |
|     bufsel_load_3_reg_714    |    1   |
|     bufsel_load_reg_1385     |    1   |
|  bufstatus_0_flag_1_reg_542  |    1   |
|  bufstatus_0_flag_2_reg_1496 |    1   |
|  bufstatus_0_flag_3_reg_725  |    1   |
|   bufstatus_0_load_reg_1346  |    1   |
|  bufstatus_0_load_s_reg_1486 |    1   |
|   bufstatus_0_loc_1_reg_556  |    1   |
|  bufstatus_0_new_2_reg_1501  |    1   |
|   bufstatus_0_new_3_reg_736  |    1   |
|  bufstatus_1_flag_1_reg_567  |    1   |
|  bufstatus_1_flag_2_reg_1506 |    1   |
|  bufstatus_1_flag_3_reg_747  |    1   |
|   bufstatus_1_load_reg_1353  |    1   |
|   bufstatus_1_loc_1_reg_581  |    1   |
|  bufstatus_1_new_2_reg_1511  |    1   |
|   bufstatus_1_new_3_reg_758  |    1   |
|  bufstatus_load_phi_reg_1400 |    1   |
|   buftimeout_load_reg_1379   |   32   |
|    buftimeout_loc_reg_701    |   32   |
|    buftimeout_new_reg_793    |   32   |
|    clear_fifo_load_reg_804   |    1   |
|      exitcond3_reg_1452      |    1   |
|  inbuffer_V_addr_2_reg_1461  |   12   |
|   inbuffer_V_load_reg_1466   |   32   |
|inbuffer_pointer_fla_1_reg_592|    1   |
|inbuffer_pointer_fla_2_reg_769|    1   |
| inbuffer_pointer_fla_reg_443 |    1   |
| inbuffer_pointer_loa_reg_1360|   32   |
|inbuffer_pointer_loc_1_reg_496|   32   |
| inbuffer_pointer_loc_reg_460 |   32   |
|inbuffer_pointer_new_1_reg_608|   32   |
|inbuffer_pointer_new_2_reg_781|   32   |
|     indvar_next_reg_1456     |   13   |
|        indvar_reg_531        |   13   |
|  lost_counter_load_reg_1372  |   64   |
|  lost_counter_loc_1_reg_520  |   64   |
|  lost_counter_loc_2_reg_640  |   64   |
|   lost_counter_loc_reg_484   |   64   |
|  not_bufsel_load_t_reg_1480  |    1   |
|   out_counter_load_reg_1366  |   64   |
|   out_counter_loc_1_reg_509  |   64   |
|   out_counter_loc_2_reg_624  |   64   |
|    out_counter_loc_reg_472   |   64   |
|  p_bufstatus_1_load_reg_1491 |    1   |
|       run_read_reg_1330      |    1   |
|  stat_counter_addr_reg_1341  |    2   |
|   swap_timeout_flag_reg_656  |    1   |
|  swap_timeout_load_reg_1405  |    1   |
|        tmp_10_reg_1471       |   32   |
|        tmp_3_reg_1395        |   64   |
|        tmp_4_reg_1437        |   64   |
|        tmp_5_reg_1427        |    1   |
|        tmp_6_reg_1431        |   64   |
|        tmp_9_reg_1422        |   32   |
|         tmp_reg_1418         |    1   |
+------------------------------+--------+
|             Total            |  1289  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_write_fu_239        |  p2  |   2  |  32  |   64   ||    9    |
|        grp_write_fu_247        |  p2  |   2  |   1  |    2   |
|      grp_writeresp_fu_255      |  p0  |   2  |   1  |    2   |
|        grp_access_fu_316       |  p0  |   4  |   1  |    4   ||    21   |
|        grp_access_fu_316       |  p1  |   3  |  64  |   192  ||    15   |
|        grp_access_fu_330       |  p0  |   3  |   1  |    3   ||    15   |
|        grp_access_fu_330       |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_343       |  p0  |   3  |  12  |   36   ||    15   |
|        grp_access_fu_411       |  p0  |   4  |   2  |    8   ||    21   |
|        grp_access_fu_411       |  p1  |   4  |  64  |   256  ||    21   |
|  inbuffer_pointer_fla_reg_443  |  p0  |   3  |   1  |    3   ||    9    |
| inbuffer_pointer_loc_1_reg_496 |  p0  |   2  |  32  |   64   ||    9    |
| inbuffer_pointer_fla_1_reg_592 |  p0  |   2  |   1  |    2   ||    9    |
| inbuffer_pointer_new_1_reg_608 |  p0  |   2  |  32  |   64   ||    9    |
|    swap_timeout_flag_reg_656   |  p0  |   2  |   1  |    2   ||    9    |
|       buf_p_flag_reg_672       |  p0  |   2  |   1  |    2   |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   768  || 21.8165 ||   171   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   718  |
|   Memory  |    8   |    -   |    0   |    0   |
|Multiplexer|    -   |   21   |    -   |   171  |
|  Register |    -   |    -   |  1289  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   21   |  1289  |   889  |
+-----------+--------+--------+--------+--------+
