// Seed: 4215182378
module module_0;
  wire id_1, id_2;
  assign module_1.id_6 = 0;
  genvar id_3;
  logic id_4;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output supply1 id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1 > id_4;
  logic id_6 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_5 = 32'd88
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  output wire _id_5;
  nor primCall (id_1, id_2, id_3, id_4, id_6, id_7, id_8);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6, id_7, id_8[1  !==  id_5 : 1];
  module_0 modCall_1 ();
endmodule
