{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638778056973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638778056990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 06 16:07:36 2021 " "Processing started: Mon Dec 06 16:07:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638778056990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638778056990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off yxt_2497_7 -c yxt_2497_7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off yxt_2497_7 -c yxt_2497_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638778056990 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638778057723 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638778057724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yxt_2497_7_3.v 1 1 " "Found 1 design units, including 1 entities, in source file yxt_2497_7_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 yxt_2497_7_3 " "Found entity 1: yxt_2497_7_3" {  } { { "yxt_2497_7_3.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638778070603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638778070603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yxt_2497_7_2.v 1 1 " "Found 1 design units, including 1 entities, in source file yxt_2497_7_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 yxt_2497_7_2 " "Found entity 1: yxt_2497_7_2" {  } { { "yxt_2497_7_2.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638778070606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638778070606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yxt_2497_7_1.v 1 1 " "Found 1 design units, including 1 entities, in source file yxt_2497_7_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 yxt_2497_7_1 " "Found entity 1: yxt_2497_7_1" {  } { { "yxt_2497_7_1.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638778070609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638778070609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yxt_2497_7.v 1 1 " "Found 1 design units, including 1 entities, in source file yxt_2497_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 yxt_2497_7 " "Found entity 1: yxt_2497_7" {  } { { "yxt_2497_7.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638778070611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638778070611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_yxt_2497_7.v 1 1 " "Found 1 design units, including 1 entities, in source file test_yxt_2497_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_yxt_2497_7 " "Found entity 1: test_yxt_2497_7" {  } { { "test_yxt_2497_7.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/test_yxt_2497_7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638778070614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638778070614 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_4HZ yxt_2497_7_3.v(45) " "Verilog HDL Implicit Net warning at yxt_2497_7_3.v(45): created implicit net for \"clk_4HZ\"" {  } { { "yxt_2497_7_3.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638778070615 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "yxt_2497_7 " "Elaborating entity \"yxt_2497_7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638778070652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yxt_2497_7_3 yxt_2497_7_3:play " "Elaborating entity \"yxt_2497_7_3\" for hierarchy \"yxt_2497_7_3:play\"" {  } { { "yxt_2497_7.v" "play" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638778070654 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low yxt_2497_7_3.v(319) " "Verilog HDL Always Construct warning at yxt_2497_7_3.v(319): variable \"low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "yxt_2497_7_3.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 319 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638778070660 "|yxt_2497_7|yxt_2497_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low yxt_2497_7_3.v(320) " "Verilog HDL Always Construct warning at yxt_2497_7_3.v(320): variable \"low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "yxt_2497_7_3.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 320 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638778070660 "|yxt_2497_7|yxt_2497_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low yxt_2497_7_3.v(321) " "Verilog HDL Always Construct warning at yxt_2497_7_3.v(321): variable \"low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "yxt_2497_7_3.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 321 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638778070660 "|yxt_2497_7|yxt_2497_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low yxt_2497_7_3.v(322) " "Verilog HDL Always Construct warning at yxt_2497_7_3.v(322): variable \"low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "yxt_2497_7_3.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 322 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638778070660 "|yxt_2497_7|yxt_2497_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low yxt_2497_7_3.v(323) " "Verilog HDL Always Construct warning at yxt_2497_7_3.v(323): variable \"low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "yxt_2497_7_3.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 323 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638778070660 "|yxt_2497_7|yxt_2497_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low yxt_2497_7_3.v(324) " "Verilog HDL Always Construct warning at yxt_2497_7_3.v(324): variable \"low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "yxt_2497_7_3.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 324 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638778070660 "|yxt_2497_7|yxt_2497_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low yxt_2497_7_3.v(325) " "Verilog HDL Always Construct warning at yxt_2497_7_3.v(325): variable \"low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "yxt_2497_7_3.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 325 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638778070660 "|yxt_2497_7|yxt_2497_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "middle yxt_2497_7_3.v(327) " "Verilog HDL Always Construct warning at yxt_2497_7_3.v(327): variable \"middle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "yxt_2497_7_3.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 327 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638778070660 "|yxt_2497_7|yxt_2497_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "middle yxt_2497_7_3.v(328) " "Verilog HDL Always Construct warning at yxt_2497_7_3.v(328): variable \"middle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "yxt_2497_7_3.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 328 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638778070660 "|yxt_2497_7|yxt_2497_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "middle yxt_2497_7_3.v(329) " "Verilog HDL Always Construct warning at yxt_2497_7_3.v(329): variable \"middle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "yxt_2497_7_3.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 329 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638778070660 "|yxt_2497_7|yxt_2497_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "middle yxt_2497_7_3.v(330) " "Verilog HDL Always Construct warning at yxt_2497_7_3.v(330): variable \"middle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "yxt_2497_7_3.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 330 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638778070660 "|yxt_2497_7|yxt_2497_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "middle yxt_2497_7_3.v(331) " "Verilog HDL Always Construct warning at yxt_2497_7_3.v(331): variable \"middle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "yxt_2497_7_3.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 331 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638778070661 "|yxt_2497_7|yxt_2497_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "middle yxt_2497_7_3.v(332) " "Verilog HDL Always Construct warning at yxt_2497_7_3.v(332): variable \"middle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "yxt_2497_7_3.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638778070661 "|yxt_2497_7|yxt_2497_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "middle yxt_2497_7_3.v(333) " "Verilog HDL Always Construct warning at yxt_2497_7_3.v(333): variable \"middle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "yxt_2497_7_3.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638778070661 "|yxt_2497_7|yxt_2497_7_3:play"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "yxt_2497_7_3.v(317) " "Verilog HDL Case Statement warning at yxt_2497_7_3.v(317): incomplete case statement has no default case item" {  } { { "yxt_2497_7_3.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 317 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1638778070661 "|yxt_2497_7|yxt_2497_7_3:play"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk_out yxt_2497_7_3.v(315) " "Verilog HDL Always Construct warning at yxt_2497_7_3.v(315): inferring latch(es) for variable \"clk_out\", which holds its previous value in one or more paths through the always construct" {  } { { "yxt_2497_7_3.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 315 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638778070661 "|yxt_2497_7|yxt_2497_7_3:play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_out yxt_2497_7_3.v(315) " "Inferred latch for \"clk_out\" at yxt_2497_7_3.v(315)" {  } { { "yxt_2497_7_3.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638778070663 "|yxt_2497_7|yxt_2497_7_3:play"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yxt_2497_7_1 yxt_2497_7_3:play\|yxt_2497_7_1:l1 " "Elaborating entity \"yxt_2497_7_1\" for hierarchy \"yxt_2497_7_3:play\|yxt_2497_7_1:l1\"" {  } { { "yxt_2497_7_3.v" "l1" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638778070676 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yxt_2497_7_1.v(26) " "Verilog HDL assignment warning at yxt_2497_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "yxt_2497_7_1.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638778070676 "|yxt_2497_7|yxt_2497_7_3:play|yxt_2497_7_1:l1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yxt_2497_7_1 yxt_2497_7_3:play\|yxt_2497_7_1:l2 " "Elaborating entity \"yxt_2497_7_1\" for hierarchy \"yxt_2497_7_3:play\|yxt_2497_7_1:l2\"" {  } { { "yxt_2497_7_3.v" "l2" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638778070678 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yxt_2497_7_1.v(26) " "Verilog HDL assignment warning at yxt_2497_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "yxt_2497_7_1.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638778070678 "|yxt_2497_7|yxt_2497_7_3:play|yxt_2497_7_1:l2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yxt_2497_7_1 yxt_2497_7_3:play\|yxt_2497_7_1:l3 " "Elaborating entity \"yxt_2497_7_1\" for hierarchy \"yxt_2497_7_3:play\|yxt_2497_7_1:l3\"" {  } { { "yxt_2497_7_3.v" "l3" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638778070679 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yxt_2497_7_1.v(26) " "Verilog HDL assignment warning at yxt_2497_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "yxt_2497_7_1.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638778070680 "|yxt_2497_7|yxt_2497_7_3:play|yxt_2497_7_1:l3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yxt_2497_7_1 yxt_2497_7_3:play\|yxt_2497_7_1:l4 " "Elaborating entity \"yxt_2497_7_1\" for hierarchy \"yxt_2497_7_3:play\|yxt_2497_7_1:l4\"" {  } { { "yxt_2497_7_3.v" "l4" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638778070681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yxt_2497_7_1.v(26) " "Verilog HDL assignment warning at yxt_2497_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "yxt_2497_7_1.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638778070683 "|yxt_2497_7|yxt_2497_7_3:play|yxt_2497_7_1:l4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yxt_2497_7_1 yxt_2497_7_3:play\|yxt_2497_7_1:l5 " "Elaborating entity \"yxt_2497_7_1\" for hierarchy \"yxt_2497_7_3:play\|yxt_2497_7_1:l5\"" {  } { { "yxt_2497_7_3.v" "l5" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638778070683 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yxt_2497_7_1.v(26) " "Verilog HDL assignment warning at yxt_2497_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "yxt_2497_7_1.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638778070685 "|yxt_2497_7|yxt_2497_7_3:play|yxt_2497_7_1:l5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yxt_2497_7_1 yxt_2497_7_3:play\|yxt_2497_7_1:l6 " "Elaborating entity \"yxt_2497_7_1\" for hierarchy \"yxt_2497_7_3:play\|yxt_2497_7_1:l6\"" {  } { { "yxt_2497_7_3.v" "l6" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638778070685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yxt_2497_7_1.v(26) " "Verilog HDL assignment warning at yxt_2497_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "yxt_2497_7_1.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638778070686 "|yxt_2497_7|yxt_2497_7_3:play|yxt_2497_7_1:l6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yxt_2497_7_1 yxt_2497_7_3:play\|yxt_2497_7_1:l7 " "Elaborating entity \"yxt_2497_7_1\" for hierarchy \"yxt_2497_7_3:play\|yxt_2497_7_1:l7\"" {  } { { "yxt_2497_7_3.v" "l7" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638778070686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yxt_2497_7_1.v(26) " "Verilog HDL assignment warning at yxt_2497_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "yxt_2497_7_1.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638778070687 "|yxt_2497_7|yxt_2497_7_3:play|yxt_2497_7_1:l7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yxt_2497_7_1 yxt_2497_7_3:play\|yxt_2497_7_1:m1 " "Elaborating entity \"yxt_2497_7_1\" for hierarchy \"yxt_2497_7_3:play\|yxt_2497_7_1:m1\"" {  } { { "yxt_2497_7_3.v" "m1" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638778070688 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yxt_2497_7_1.v(26) " "Verilog HDL assignment warning at yxt_2497_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "yxt_2497_7_1.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638778070689 "|yxt_2497_7|yxt_2497_7_3:play|yxt_2497_7_1:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yxt_2497_7_1 yxt_2497_7_3:play\|yxt_2497_7_1:m2 " "Elaborating entity \"yxt_2497_7_1\" for hierarchy \"yxt_2497_7_3:play\|yxt_2497_7_1:m2\"" {  } { { "yxt_2497_7_3.v" "m2" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638778070690 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yxt_2497_7_1.v(26) " "Verilog HDL assignment warning at yxt_2497_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "yxt_2497_7_1.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638778070692 "|yxt_2497_7|yxt_2497_7_3:play|yxt_2497_7_1:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yxt_2497_7_1 yxt_2497_7_3:play\|yxt_2497_7_1:m3 " "Elaborating entity \"yxt_2497_7_1\" for hierarchy \"yxt_2497_7_3:play\|yxt_2497_7_1:m3\"" {  } { { "yxt_2497_7_3.v" "m3" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638778070692 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yxt_2497_7_1.v(26) " "Verilog HDL assignment warning at yxt_2497_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "yxt_2497_7_1.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638778070694 "|yxt_2497_7|yxt_2497_7_3:play|yxt_2497_7_1:m3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yxt_2497_7_1 yxt_2497_7_3:play\|yxt_2497_7_1:m4 " "Elaborating entity \"yxt_2497_7_1\" for hierarchy \"yxt_2497_7_3:play\|yxt_2497_7_1:m4\"" {  } { { "yxt_2497_7_3.v" "m4" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638778070694 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yxt_2497_7_1.v(26) " "Verilog HDL assignment warning at yxt_2497_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "yxt_2497_7_1.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638778070695 "|yxt_2497_7|yxt_2497_7_3:play|yxt_2497_7_1:m4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yxt_2497_7_1 yxt_2497_7_3:play\|yxt_2497_7_1:m5 " "Elaborating entity \"yxt_2497_7_1\" for hierarchy \"yxt_2497_7_3:play\|yxt_2497_7_1:m5\"" {  } { { "yxt_2497_7_3.v" "m5" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638778070696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yxt_2497_7_1.v(26) " "Verilog HDL assignment warning at yxt_2497_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "yxt_2497_7_1.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638778070697 "|yxt_2497_7|yxt_2497_7_3:play|yxt_2497_7_1:m5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yxt_2497_7_1 yxt_2497_7_3:play\|yxt_2497_7_1:m6 " "Elaborating entity \"yxt_2497_7_1\" for hierarchy \"yxt_2497_7_3:play\|yxt_2497_7_1:m6\"" {  } { { "yxt_2497_7_3.v" "m6" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638778070698 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yxt_2497_7_1.v(26) " "Verilog HDL assignment warning at yxt_2497_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "yxt_2497_7_1.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638778070699 "|yxt_2497_7|yxt_2497_7_3:play|yxt_2497_7_1:m6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yxt_2497_7_1 yxt_2497_7_3:play\|yxt_2497_7_1:m7 " "Elaborating entity \"yxt_2497_7_1\" for hierarchy \"yxt_2497_7_3:play\|yxt_2497_7_1:m7\"" {  } { { "yxt_2497_7_3.v" "m7" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638778070701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yxt_2497_7_1.v(26) " "Verilog HDL assignment warning at yxt_2497_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "yxt_2497_7_1.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638778070703 "|yxt_2497_7|yxt_2497_7_3:play|yxt_2497_7_1:m7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yxt_2497_7_1 yxt_2497_7_3:play\|yxt_2497_7_1:d4 " "Elaborating entity \"yxt_2497_7_1\" for hierarchy \"yxt_2497_7_3:play\|yxt_2497_7_1:d4\"" {  } { { "yxt_2497_7_3.v" "d4" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638778070703 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yxt_2497_7_1.v(26) " "Verilog HDL assignment warning at yxt_2497_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "yxt_2497_7_1.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638778070704 "|yxt_2497_7|yxt_2497_7_3:play|yxt_2497_7_1:d4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yxt_2497_7_2 yxt_2497_7_3:play\|yxt_2497_7_2:show " "Elaborating entity \"yxt_2497_7_2\" for hierarchy \"yxt_2497_7_3:play\|yxt_2497_7_2:show\"" {  } { { "yxt_2497_7_3.v" "show" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638778070712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "yxt_2497_7_3:play\|beep " "Latch yxt_2497_7_3:play\|beep has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA yxt_2497_7_3:play\|tone\[13\] " "Ports D and ENA on the latch are fed by the same signal yxt_2497_7_3:play\|tone\[13\]" {  } { { "yxt_2497_7_3.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638778071499 ""}  } { { "yxt_2497_7_3.v" "" { Text "D:/Quartus_daima/yxt_2497/yxt_2497_7_2/yxt_2497_7_3.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638778071499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638778071789 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638778072956 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638778072956 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "582 " "Implemented 582 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638778073102 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638778073102 ""} { "Info" "ICUT_CUT_TM_LCELLS" "541 " "Implemented 541 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638778073102 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638778073102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638778073133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 06 16:07:53 2021 " "Processing ended: Mon Dec 06 16:07:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638778073133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638778073133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638778073133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638778073133 ""}
