###############################################################
#  Generated by:      Cadence Encounter 11.12-s119_1
#  OS:                Linux x86_64(Host ID khalid.fransg)
#  Generated on:      Sun Jun 22 20:07:57 2014
#  Design:            mini_mips_p
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix mini_mips_p_postRoute -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[3]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[3]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.018
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.018
  Arrival Time                  0.128
  Slack Time                   -0.890
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.890 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.890 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.890 | 
     | clk_i__L2_I14                                  | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.890 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[3] | CP ^ -> Q ^  | HS65_LH_DFPSQX9        | 0.127 |   0.127 |    1.017 | 
     | imem_inst                                      | A[3] ^       | ST_SPHDL_4096x32m8_L   | 0.001 |   0.128 |    1.018 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.890 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.890 | 
     | clk_i__L1_I2  | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.890 | 
     | clk_i__L2_I14 | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.890 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.890 | 
     +------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[5]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[5]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.017
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.017
  Arrival Time                  0.130
  Slack Time                   -0.887
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.887 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.887 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.887 | 
     | clk_i__L2_I15                                  | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.887 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[5] | CP ^ -> Q ^  | HS65_LH_DFPSQX9        | 0.129 |   0.129 |    1.016 | 
     | imem_inst                                      | A[5] ^       | ST_SPHDL_4096x32m8_L   | 0.001 |   0.130 |    1.017 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.887 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.887 | 
     | clk_i__L1_I2  | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.887 | 
     | clk_i__L2_I14 | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.887 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.887 | 
     +------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[6]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[6]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.017
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.017
  Arrival Time                  0.131
  Slack Time                   -0.886
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.886 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.886 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.886 | 
     | clk_i__L2_I15                                  | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.886 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[6] | CP ^ -> Q ^  | HS65_LH_DFPSQX9        | 0.130 |   0.130 |    1.016 | 
     | imem_inst                                      | A[6] ^       | ST_SPHDL_4096x32m8_L   | 0.001 |   0.131 |    1.017 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.886 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.886 | 
     | clk_i__L1_I2  | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.886 | 
     | clk_i__L2_I14 | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.886 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.886 | 
     +------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[4]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[4]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.016
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.016
  Arrival Time                  0.132
  Slack Time                   -0.885
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.885 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.885 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.885 | 
     | clk_i__L2_I14                                  | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.885 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[4] | CP ^ -> Q ^  | HS65_LH_DFPSQX9        | 0.131 |   0.131 |    1.015 | 
     | imem_inst                                      | A[4] ^       | ST_SPHDL_4096x32m8_L   | 0.001 |   0.132 |    1.016 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.885 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.885 | 
     | clk_i__L1_I2  | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.885 | 
     | clk_i__L2_I14 | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.885 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.885 | 
     +------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[8]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[8]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.016
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.016
  Arrival Time                  0.132
  Slack Time                   -0.884
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.884 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.884 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.884 | 
     | clk_i__L2_I15                                  | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.884 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[8] | CP ^ -> Q ^  | HS65_LH_DFPSQX9        | 0.131 |   0.131 |    1.015 | 
     | imem_inst                                      | A[8] ^       | ST_SPHDL_4096x32m8_L   | 0.001 |   0.132 |    1.016 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.884 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.884 | 
     | clk_i__L1_I2  | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.884 | 
     | clk_i__L2_I14 | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.884 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.884 | 
     +------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[7]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[7]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.016
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.016
  Arrival Time                  0.132
  Slack Time                   -0.884
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.884 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.884 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.884 | 
     | clk_i__L2_I15                                  | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.884 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[7] | CP ^ -> Q ^  | HS65_LH_DFPSQX9        | 0.131 |   0.131 |    1.015 | 
     | imem_inst                                      | A[7] ^       | ST_SPHDL_4096x32m8_L   | 0.001 |   0.132 |    1.016 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.884 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.884 | 
     | clk_i__L1_I2  | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.884 | 
     | clk_i__L2_I14 | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.884 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.884 | 
     +------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin dmem_inst/CK 
Endpoint:   dmem_inst/WEN                                         (^) checked 
with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/exe_mem_inst/exe_mem_c_reg[MEMWEN_N]/Q (^) triggered 
by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.010
  Arrival Time                  0.130
  Slack Time                   -0.880
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.880 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.880 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.880 | 
     | clk_i__L2_I18                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.880 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[MEMWEN_N | CP ^ -> Q ^  | HS65_LH_DFPSQX9        | 0.128 |   0.128 |    1.008 | 
     | ]                                                  |              |                        |       |         |          | 
     | dmem_inst                                          | WEN ^        | ST_SPHDL_4096x32m8_L   | 0.002 |   0.130 |    1.010 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |          Cell          | Delay | Arrival | Required | 
     |              |              |                        |       |  Time   |   Time   | 
     |--------------+--------------+------------------------+-------+---------+----------| 
     |              | clk ^        |                        |       |   0.000 |   -0.880 | 
     | clk_pad_in   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.880 | 
     | clk_i__L1_I0 | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.880 | 
     | clk_i__L2_I1 | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.880 | 
     | dmem_inst    | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.880 | 
     +-----------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[2]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[2]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.010
  Arrival Time                  0.130
  Slack Time                   -0.880
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.880 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.880 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.880 | 
     | clk_i__L2_I14                                  | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.880 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[2] | CP ^ -> Q ^  | HS65_LH_DFPSQX9        | 0.129 |   0.129 |    1.009 | 
     | imem_inst                                      | A[2] ^       | ST_SPHDL_4096x32m8_L   | 0.001 |   0.130 |    1.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.880 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.880 | 
     | clk_i__L1_I2  | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.880 | 
     | clk_i__L2_I14 | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.880 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.880 | 
     +------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[1]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[1]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.010
  Arrival Time                  0.133
  Slack Time                   -0.877
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.877 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.877 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.877 | 
     | clk_i__L2_I14                                  | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.877 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[1] | CP ^ -> Q ^  | HS65_LH_DFPSQX9        | 0.132 |   0.132 |    1.009 | 
     | imem_inst                                      | A[1] ^       | ST_SPHDL_4096x32m8_L   | 0.001 |   0.133 |    1.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.877 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.877 | 
     | clk_i__L1_I2  | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.877 | 
     | clk_i__L2_I14 | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.877 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.877 | 
     +------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[11]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[11]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.010
  Arrival Time                  0.137
  Slack Time                   -0.872
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                 |              |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                 | clk ^        |                        |       |   0.000 |    0.872 | 
     | clk_pad_in                                      | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.872 | 
     | clk_i__L1_I2                                    | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.872 | 
     | clk_i__L2_I15                                   | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.872 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[11] | CP ^ -> Q ^  | HS65_LH_DFPSQX9        | 0.136 |   0.136 |    1.008 | 
     | imem_inst                                       | A[11] ^      | ST_SPHDL_4096x32m8_L   | 0.002 |   0.137 |    1.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.872 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.872 | 
     | clk_i__L1_I2  | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.872 | 
     | clk_i__L2_I14 | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.872 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.872 | 
     +------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[0]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[0]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.010
  Arrival Time                  0.138
  Slack Time                   -0.872
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.872 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.872 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.872 | 
     | clk_i__L2_I14                                  | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.872 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[0] | CP ^ -> Q ^  | HS65_LH_DFPSQX9        | 0.137 |   0.137 |    1.008 | 
     | imem_inst                                      | A[0] ^       | ST_SPHDL_4096x32m8_L   | 0.001 |   0.138 |    1.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.872 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.872 | 
     | clk_i__L1_I2  | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.872 | 
     | clk_i__L2_I14 | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.872 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.872 | 
     +------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[9]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[9]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.010
  Arrival Time                  0.138
  Slack Time                   -0.871
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.871 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.871 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.871 | 
     | clk_i__L2_I15                                  | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.871 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[9] | CP ^ -> Q ^  | HS65_LH_DFPSQX9        | 0.137 |   0.137 |    1.008 | 
     | imem_inst                                      | A[9] ^       | ST_SPHDL_4096x32m8_L   | 0.002 |   0.138 |    1.010 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.871 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.871 | 
     | clk_i__L1_I2  | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.871 | 
     | clk_i__L2_I14 | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.871 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.871 | 
     +------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin imem_inst/CK 
Endpoint:   imem_inst/A[10]                                   (^) checked with  
leading edge of 'myclk'
Beginpoint: mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[10]/Q (^) triggered by  
leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.010
  Arrival Time                  0.140
  Slack Time                   -0.870
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                 |              |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                 | clk ^        |                        |       |   0.000 |    0.870 | 
     | clk_pad_in                                      | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.870 | 
     | clk_i__L1_I2                                    | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.870 | 
     | clk_i__L2_I15                                   | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.870 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[10] | CP ^ -> Q ^  | HS65_LH_DFPSQX9        | 0.138 |   0.138 |    1.008 | 
     | imem_inst                                       | A[10] ^      | ST_SPHDL_4096x32m8_L   | 0.002 |   0.140 |    1.010 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |               |              |                        |       |  Time   |   Time   | 
     |---------------+--------------+------------------------+-------+---------+----------| 
     |               | clk ^        |                        |       |   0.000 |   -0.870 | 
     | clk_pad_in    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.870 | 
     | clk_i__L1_I2  | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.870 | 
     | clk_i__L2_I14 | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.870 | 
     | imem_inst     | CK ^         | ST_SPHDL_4096x32m8_L   | 0.000 |   0.000 |   -0.870 | 
     +------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[9][0]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[9][0]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[9][0]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.144
  Slack Time                   -0.848
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.848 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.848 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.848 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.848 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.122 |   0.122 |    0.970 | 
     | reg[9][0]                                          |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1819      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.022 |   0.144 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.144 |    0.992 | 
     | reg[9][0]                                          |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.848 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.848 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.848 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.848 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.848 | 
     | reg[9][0]                                          |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[29][27]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][27]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][27]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.144
  Slack Time                   -0.848
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.848 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.848 | 
     | clk_i__L1_I3                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.848 | 
     | clk_i__L2_I27                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.848 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.122 |   0.122 |    0.970 | 
     | reg[29][27]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1766      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.022 |   0.144 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.144 |    0.992 | 
     | reg[29][27]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.848 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.848 | 
     | clk_i__L1_I3                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.848 | 
     | clk_i__L2_I27                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.848 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.848 | 
     | reg[29][27]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[9][10]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[9][10]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[9][10]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.145
  Slack Time                   -0.848
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.848 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.848 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.848 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.848 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.970 | 
     | reg[9][10]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1829      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.022 |   0.145 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.145 |    0.992 | 
     | reg[9][10]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.848 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.848 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.848 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.848 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.848 | 
     | reg[9][10]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[29][21]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][21]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][21]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.145
  Slack Time                   -0.848
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.848 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.848 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.848 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_CNBFX55        | 0.000 |   0.000 |    0.848 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.970 | 
     | reg[29][21]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1760      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.022 |   0.145 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.145 |    0.992 | 
     | reg[29][21]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.848 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.848 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.848 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_CNBFX55        | 0.000 |   0.000 |   -0.848 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.848 | 
     | reg[29][21]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[28][0]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[28][0]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[28][0]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.145
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.847 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.970 | 
     | reg[28][0]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1858      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.022 |   0.145 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.145 |    0.992 | 
     | reg[28][0]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.847 | 
     | reg[28][0]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[27][17]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][17]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][17]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.145
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.847 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.970 | 
     | reg[27][17]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1792      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.022 |   0.145 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.145 |    0.992 | 
     | reg[27][17]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.847 | 
     | reg[27][17]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[8][27]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[8][27]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[8][27]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.145
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.847 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.847 | 
     | clk_i__L2_I2                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.122 |   0.122 |    0.970 | 
     | reg[8][27]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1676      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.145 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.145 |    0.992 | 
     | reg[8][27]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L2_I2                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.847 | 
     | reg[8][27]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[28][29]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[28][29]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[28][29]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.145
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.847 | 
     | clk_i__L1_I3                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.847 | 
     | clk_i__L2_I27                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.122 |   0.122 |    0.970 | 
     | reg[28][29]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1750      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.145 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.145 |    0.992 | 
     | reg[28][29]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L1_I3                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L2_I27                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.847 | 
     | reg[28][29]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[29][4]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][4]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][4]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.145
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.847 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.970 | 
     | reg[29][4]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1875      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.145 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.145 |    0.992 | 
     | reg[29][4]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.847 | 
     | reg[29][4]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[15][0]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[15][0]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[15][0]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.145
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.847 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.970 | 
     | reg[15][0]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1845      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.022 |   0.145 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.145 |    0.992 | 
     | reg[15][0]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.847 | 
     | reg[15][0]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[29][0]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][0]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][0]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.145
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.847 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.122 |   0.122 |    0.969 | 
     | reg[29][0]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1871      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.145 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.145 |    0.992 | 
     | reg[29][0]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.847 | 
     | reg[29][0]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[27][28]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][28]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][28]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.145
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.847 | 
     | clk_i__L1_I3                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.847 | 
     | clk_i__L2_I27                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.970 | 
     | reg[27][28]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1803      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.145 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.145 |    0.992 | 
     | reg[27][28]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L1_I3                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L2_I27                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.847 | 
     | reg[27][28]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[9][13]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[9][13]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[9][13]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.145
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.847 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.970 | 
     | reg[9][13]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1680      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.022 |   0.145 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.145 |    0.992 | 
     | reg[9][13]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.847 | 
     | reg[9][13]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[26][15]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[26][15]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[26][15]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.145
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.847 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.847 | 
     | clk_i__L2_I20                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.122 |   0.122 |    0.969 | 
     | reg[26][15]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1772      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.145 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.145 |    0.992 | 
     | reg[26][15]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L2_I20                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.847 | 
     | reg[26][15]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[29][9]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][9]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][9]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.145
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.847 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.970 | 
     | reg[29][9]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1880      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.145 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.145 |    0.992 | 
     | reg[29][9]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.847 | 
     | reg[29][9]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[27][6]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][6]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][6]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.145
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.847 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.969 | 
     | reg[27][6]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1903      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.145 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.145 |    0.992 | 
     | reg[27][6]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.847 | 
     | reg[27][6]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[14][7]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][7]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][7]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.145
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.847 | 
     | clk_i__L2_I10                                      | A ^ -> Z ^   | HS65_LH_CNBFX58        | 0.000 |   0.000 |    0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.969 | 
     | reg[14][7]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1839      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.145 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.145 |    0.992 | 
     | reg[14][7]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L2_I10                                      | A ^ -> Z ^   | HS65_LH_CNBFX58        | 0.000 |   0.000 |   -0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.847 | 
     | reg[14][7]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[9][7]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[9][7]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[9][7]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.145
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.847 | 
     | clk_i__L2_I10                                      | A ^ -> Z ^   | HS65_LH_CNBFX58        | 0.000 |   0.000 |    0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.969 | 
     | reg[9][7]                                          |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1826      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.145 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.145 |    0.992 | 
     | reg[9][7]                                          |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L2_I10                                      | A ^ -> Z ^   | HS65_LH_CNBFX58        | 0.000 |   0.000 |   -0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.847 | 
     | reg[9][7]                                          |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[28][18]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[28][18]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[28][18]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.145
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.847 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.969 | 
     | reg[28][18]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1739      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.145 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.145 |    0.992 | 
     | reg[28][18]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.847 | 
     | reg[28][18]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[27][9]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][9]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][9]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.145
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.847 | 
     | clk_i__L1_I3                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.847 | 
     | clk_i__L2_I25                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.122 |    0.969 | 
     | reg[27][9]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1906      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.145 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.145 |    0.992 | 
     | reg[27][9]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L1_I3                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L2_I25                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.847 | 
     | reg[27][9]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[14][6]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][6]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][6]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.146
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.847 | 
     | clk_i__L2_I10                                      | A ^ -> Z ^   | HS65_LH_CNBFX58        | 0.000 |   0.000 |    0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.970 | 
     | reg[14][6]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1838      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.146 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.146 |    0.992 | 
     | reg[14][6]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L2_I10                                      | A ^ -> Z ^   | HS65_LH_CNBFX58        | 0.000 |   0.000 |   -0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.847 | 
     | reg[14][6]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[29][13]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][13]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][13]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.145
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.846 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.846 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.969 | 
     | reg[29][13]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1752      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.145 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.145 |    0.992 | 
     | reg[29][13]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.847 | 
     | reg[29][13]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[29][1]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][1]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][1]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.145
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.847 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.847 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_CNBFX55        | 0.000 |   0.000 |    0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.122 |   0.122 |    0.969 | 
     | reg[29][1]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1872      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.145 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.145 |    0.992 | 
     | reg[29][1]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_CNBFX55        | 0.000 |   0.000 |   -0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.847 | 
     | reg[29][1]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[15][14]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[15][14]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[15][14]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.145
  Slack Time                   -0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.847 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.847 | 
     | clk_i__L2_I19                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.122 |   0.122 |    0.969 | 
     | reg[15][14]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1717      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.145 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.145 |    0.992 | 
     | reg[15][14]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.847 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.847 | 
     | clk_i__L2_I19                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.847 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.847 | 
     | reg[15][14]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[14][28]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][28]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][28]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.146
  Slack Time                   -0.846
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.846 | 
     | clk_i__L1_I3                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.846 | 
     | clk_i__L2_I27                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.970 | 
     | reg[14][28]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1713      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.022 |   0.146 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.146 |    0.992 | 
     | reg[14][28]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L1_I3                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L2_I27                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.846 | 
     | reg[14][28]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[28][6]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[28][6]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[28][6]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.146
  Slack Time                   -0.846
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.846 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.846 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.969 | 
     | reg[28][6]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1864      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.146 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.146 |    0.992 | 
     | reg[28][6]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.846 | 
     | reg[28][6]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[26][14]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[26][14]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[26][14]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.146
  Slack Time                   -0.846
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.846 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.846 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.969 | 
     | reg[26][14]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1771      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.146 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.146 |    0.992 | 
     | reg[26][14]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.846 | 
     | reg[26][14]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[29][17]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][17]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][17]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.146
  Slack Time                   -0.846
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.846 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.846 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.969 | 
     | reg[29][17]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1756      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.146 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.146 |    0.992 | 
     | reg[29][17]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.846 | 
     | reg[29][17]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[29][31]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][31]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][31]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.146
  Slack Time                   -0.846
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.846 | 
     | clk_i__L1_I3                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.846 | 
     | clk_i__L2_I27                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.969 | 
     | reg[29][31]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1659      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.146 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.146 |    0.992 | 
     | reg[29][31]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L1_I3                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L2_I27                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.846 | 
     | reg[29][31]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[29][10]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][10]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][10]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.146
  Slack Time                   -0.846
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.846 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.846 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.124 |   0.124 |    0.970 | 
     | reg[29][10]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1881      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.146 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.146 |    0.992 | 
     | reg[29][10]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.846 | 
     | reg[29][10]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[27][1]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][1]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][1]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.146
  Slack Time                   -0.846
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.846 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.846 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_CNBFX55        | 0.000 |   0.000 |    0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.970 | 
     | reg[27][1]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1898      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.146 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.146 |    0.992 | 
     | reg[27][1]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_CNBFX55        | 0.000 |   0.000 |   -0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.846 | 
     | reg[27][1]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[8][30]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[8][30]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[8][30]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.146
  Slack Time                   -0.846
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.846 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.846 | 
     | clk_i__L2_I5                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.970 | 
     | reg[8][30]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1679      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.146 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.146 |    0.992 | 
     | reg[8][30]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L2_I5                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.846 | 
     | reg[8][30]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[9][4]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[9][4]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[9][4]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.146
  Slack Time                   -0.846
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.846 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.846 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.969 | 
     | reg[9][4]                                          |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1823      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.146 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.146 |    0.992 | 
     | reg[9][4]                                          |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.846 | 
     | reg[9][4]                                          |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[28][31]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[28][31]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[28][31]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.146
  Slack Time                   -0.846
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.846 | 
     | clk_i__L1_I3                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.846 | 
     | clk_i__L2_I27                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.970 | 
     | reg[28][31]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1658      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.146 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.146 |    0.992 | 
     | reg[28][31]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L1_I3                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L2_I27                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.846 | 
     | reg[28][31]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[14][4]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][4]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[14][4]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.146
  Slack Time                   -0.846
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.846 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.846 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.970 | 
     | reg[14][4]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1836      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.146 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.146 |    0.992 | 
     | reg[14][4]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.846 | 
     | reg[14][4]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[27][2]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][2]/D  (v) 
checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][2]/QN (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.146
  Slack Time                   -0.846
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.846 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.846 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.122 |   0.122 |    0.968 | 
     | reg[27][2]                                         |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1899      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.146 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.146 |    0.992 | 
     | reg[27][2]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.846 | 
     | reg[27][2]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[28][23]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[28][23]/D  
(v) checked with  leading edge of 'myclk'
Beginpoint: mini_mips_inst/id_top_inst/regfile_inst/registers_reg[28][23]/QN 
(^) triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.992
  Arrival Time                  0.146
  Slack Time                   -0.846
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.846 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.846 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_CNBFX55        | 0.000 |   0.000 |    0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^ -> QN ^ | HS65_LH_DFPRQNX9       | 0.123 |   0.123 |    0.969 | 
     | reg[28][23]                                        |              |                        |       |         |          | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1744      | D ^ -> Z v   | HS65_LH_OAI22X6        | 0.023 |   0.146 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v          | HS65_LH_DFPRQNX9       | 0.000 |   0.146 |    0.992 | 
     | reg[28][23]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -0.846 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -0.846 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_CNBFX55        | 0.000 |   0.000 |   -0.846 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |   -0.846 | 
     | reg[28][23]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

