Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Dec 17 21:37:53 2021
| Host         : tennin running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -file /home/li/bambuhls/HLS_output//Synthesis/vivado_flow_6/post_route_timing_summary.rpt
| Design       : myproject
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 34 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.806     -107.655                     48                  722        0.201        0.000                      0                  592        4.500        0.000                       0                   225  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               2.697        0.000                      0                  592        0.201        0.000                      0                  592        4.500        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
input port clock  clock                   6.883        0.000                      0                  149                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       clock                                    -2.806     -107.655                     48                   48                                                                        
**default**       input port clock                          2.558        0.000                      0                    2                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        2.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 _myproject_i0/Datapath_i/fu_myproject_422558_422675/m1/out1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/multiple_elements.memory_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 4.165ns (62.327%)  route 2.518ns (37.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clock_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.874     5.117    _myproject_i0/Datapath_i/fu_myproject_422558_422675/m1/CLK
    DSP48_X4Y23          DSP48E1                                      r  _myproject_i0/Datapath_i/fu_myproject_422558_422675/m1/out1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      4.009     9.126 r  _myproject_i0/Datapath_i/fu_myproject_422558_422675/m1/out1/P[25]
                         net (fo=1, routed)           1.310    10.436    _myproject_i0/Datapath_i/MUX_4_ARRAY_1D_STD_BRAM_NN_SDS_1_i1_0_0_0/P[15]
    SLICE_X102Y60        LUT3 (Prop_lut3_I0_O)        0.156    10.592 r  _myproject_i0/Datapath_i/MUX_4_ARRAY_1D_STD_BRAM_NN_SDS_1_i1_0_0_0/multiple_elements.memory_reg_i_7/O
                         net (fo=17, routed)          1.208    11.800    _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/DIADI[15]
    RAMB36_X5Y12         RAMB36E1                                     r  _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/multiple_elements.memory_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clock_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.646    14.548    _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/CLK
    RAMB36_X5Y12         RAMB36E1                                     r  _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/multiple_elements.memory_reg/CLKARDCLK
                         clock pessimism              0.457    15.004    
                         clock uncertainty           -0.035    14.969    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[27])
                                                     -0.472    14.497    _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/multiple_elements.memory_reg
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  2.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 _myproject_i0/Datapath_i/reg_4/reg_out1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _myproject_i0/Datapath_i/reg_36/reg_out1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.250ns (71.996%)  route 0.097ns (28.004%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clock_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.632     1.499    _myproject_i0/Datapath_i/reg_4/CLK
    SLICE_X110Y63        FDRE                                         r  _myproject_i0/Datapath_i/reg_4/reg_out1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y63        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  _myproject_i0/Datapath_i/reg_4/reg_out1_reg[11]/Q
                         net (fo=1, routed)           0.097     1.737    _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/Q[11]
    SLICE_X112Y62        LUT2 (Prop_lut2_I1_O)        0.045     1.782 r  _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/out1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.782    _myproject_i0/Datapath_i/fu_myproject_422558_423137/reg_out1_reg[11][3]
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.846 r  _myproject_i0/Datapath_i/fu_myproject_422558_423137/out1_carry__1/O[3]
                         net (fo=2, routed)           0.000     1.846    _myproject_i0/Datapath_i/reg_36/D[11]
    SLICE_X112Y62        FDRE                                         r  _myproject_i0/Datapath_i/reg_36/reg_out1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clock_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.904     2.019    _myproject_i0/Datapath_i/reg_36/CLK
    SLICE_X112Y62        FDRE                                         r  _myproject_i0/Datapath_i/reg_36/reg_out1_reg[11]/C
                         clock pessimism             -0.505     1.515    
    SLICE_X112Y62        FDRE (Hold_fdre_C_D)         0.130     1.645    _myproject_i0/Datapath_i/reg_36/reg_out1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y24    _myproject_i0/Datapath_i/fu_myproject_422558_422686/m1/out1/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X113Y60  _myproject_i0/Datapath_i/reg_10/reg_out1_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X112Y65  _myproject_i0/Datapath_i/reg_1/reg_out1_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        6.883ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 start_port
                            (input port)
  Destination:            _myproject_i0/Datapath_i/reg_7/reg_out1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.398ns  (logic 1.235ns (16.698%)  route 6.163ns (83.302%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  start_port (IN)
                         net (fo=0)                   0.000     0.000    start_port
    K15                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  start_port_IBUF_inst/O
                         net (fo=2, routed)           1.865     2.826    _myproject_i0/Controller_i/start_port_IBUF
    SLICE_X113Y82        LUT6 (Prop_lut6_I2_O)        0.124     2.950 r  _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_1/O
                         net (fo=37, routed)          2.843     5.793    _myproject_i0/Controller_i/_present_state_reg[4]_0
    SLICE_X113Y57        LUT2 (Prop_lut2_I0_O)        0.150     5.943 r  _myproject_i0/Controller_i/reg_out1[3]_i_1/O
                         net (fo=1, routed)           1.455     7.398    _myproject_i0/Datapath_i/reg_7/reg_out1_reg[3]_0
    SLICE_X113Y78        FDRE                                         r  _myproject_i0/Datapath_i/reg_7/reg_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    K19                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clock_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.674    14.575    _myproject_i0/Datapath_i/reg_7/CLK
    SLICE_X113Y78        FDRE                                         r  _myproject_i0/Datapath_i/reg_7/reg_out1_reg[3]/C
                         clock pessimism              0.000    14.575    
                         clock uncertainty           -0.025    14.550    
    SLICE_X113Y78        FDRE (Setup_fdre_C_D)       -0.269    14.281    _myproject_i0/Datapath_i/reg_7/reg_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.281    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  6.883    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clock
  To Clock:  

Setup :           48  Failing Endpoints,  Worst Slack       -2.806ns,  Total Violation     -107.655ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.806ns  (required time - arrival time)
  Source:                 _myproject_i0/Controller_i/_present_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dense_input_address0[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.711ns  (logic 3.452ns (44.768%)  route 4.259ns (55.232%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clock_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.852     5.096    _myproject_i0/Controller_i/CLK
    SLICE_X110Y70        FDRE                                         r  _myproject_i0/Controller_i/_present_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.456     5.552 r  _myproject_i0/Controller_i/_present_state_reg[10]/Q
                         net (fo=8, routed)           0.459     6.011    _myproject_i0/Controller_i/_present_state[10]
    SLICE_X111Y70        LUT3 (Prop_lut3_I0_O)        0.124     6.135 r  _myproject_i0/Controller_i/dense_input_ce0_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.695     6.830    _myproject_i0/Controller_i/dense_input_ce0_OBUF_inst_i_2_n_0
    SLICE_X111Y70        LUT6 (Prop_lut6_I3_O)        0.124     6.954 f  _myproject_i0/Controller_i/dense_input_ce0_OBUF_inst_i_1/O
                         net (fo=13, routed)          1.035     7.989    _myproject_i0/Datapath_i/reg_11/dense_input_address0[0]
    SLICE_X110Y45        LUT2 (Prop_lut2_I1_O)        0.124     8.113 r  _myproject_i0/Datapath_i/reg_11/dense_input_address0_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.069    10.182    dense_input_address0_OBUF[0]
    Y20                  OBUF (Prop_obuf_I_O)         2.624    12.806 r  dense_input_address0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.806    dense_input_address0[0]
    Y20                                                               r  dense_input_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                         -12.806    
  -------------------------------------------------------------------
                         slack                                 -2.806    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        2.558ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 start_port
                            (input port)
  Destination:            const_size_out_1_vld
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.442ns  (logic 3.704ns (49.772%)  route 3.738ns (50.228%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  start_port (IN)
                         net (fo=0)                   0.000     0.000    start_port
    K15                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  start_port_IBUF_inst/O
                         net (fo=2, routed)           1.865     2.826    _myproject_i0/Controller_i/start_port_IBUF
    SLICE_X113Y82        LUT6 (Prop_lut6_I2_O)        0.124     2.950 r  _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_1/O
                         net (fo=37, routed)          1.873     4.823    const_size_out_1_vld_OBUF
    M15                  OBUF (Prop_obuf_I_O)         2.619     7.442 r  const_size_out_1_vld_OBUF_inst/O
                         net (fo=0)                   0.000     7.442    const_size_out_1_vld
    M15                                                               r  const_size_out_1_vld (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  2.558    





