---
MainSourceFile:  /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/trVecAccum/solution1/.autopilot/db/trVecAccum.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_24_1:  '
    FileOffset:      24
    FilePath:        /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp
    Replacements:    
      - FilePath:        /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/trVecAccum/solution1/.autopilot/db/trVecAccum.pp.0.cpp
        Offset:          53752
        Length:          0
        ReplacementText: 'VITIS_LOOP_24_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_46_2:  '
    FileOffset:      46
    FilePath:        /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp
    Replacements:    
      - FilePath:        /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/trVecAccum/solution1/.autopilot/db/trVecAccum.pp.0.cpp
        Offset:          54151
        Length:          0
        ReplacementText: 'VITIS_LOOP_46_2: '
...
