\documentclass[border=5pt, 10pt]{article}
\usepackage{amsmath,amssymb,listings,fancyvrb,rotating,graphicx,hyperref}
\usepackage[a4paper,margin=0.5in,footskip=0.25in]{geometry}
\usepackage{verbatim}
\setcounter{secnumdepth}{0}
\lstset{numbersep=5pt,xleftmargin=0.10in, xrightmargin=.15in} 
\usepackage[activate={true,nocompatibility},final,tracking=true,kerning=true,spacing=true,factor=1200,stretch=10,shrink=10]{microtype}
\usepackage{lscape}
\graphicspath{ {.} }

\title{ECEN 449 Homework 1}
\date{\today}
\author{Philip Smith - 624002014 (Sec. 511)}

\begin{document}
    \clearpage\maketitle
    \thispagestyle{empty}
    \newpage
    \setcounter{page}{1}

    {\noindent\Huge Problem 1\\\\}
        \noindent The following is my timing diagram for the given circuit:\\
        
        \begin{center}
            \includegraphics{timing}
        \end{center}
        
        \newpage
        
        \noindent Below are the structuralm dataflow, and behavioral Verilog sources:\\
        
        \verbatiminput{vcode.v}

    \newpage
    
    {\noindent\Huge Problem 2\\\\}
        \noindent The following is my Mealy Machine diagram for the given verilog code:
        
        \begin{center}
            \includegraphics{Mealy}
        \end{center}

    \newpage
    
\end{document}