// Seed: 377873830
module module_0 (
    input  wire  id_0,
    input  tri   id_1,
    output wor   id_2,
    output uwire id_3,
    output wand  id_4,
    input  tri0  id_5,
    input  tri0  id_6
);
  tri0 id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19 = id_6;
endmodule
module module_1 (
    input  wire  id_0,
    input  wire  id_1,
    output logic id_2,
    input  wire  id_3,
    output tri0  id_4,
    output wor   id_5
);
  tri0 id_7 = id_3;
  always @(negedge id_7);
  module_0(
      id_3, id_1, id_7, id_4, id_5, id_0, id_1
  );
  assign id_2 = 1;
  assign id_4 = 1;
  always forever id_2 = #1 1'b0;
  always @(posedge id_0 + id_0) begin
    $display(id_7);
  end
endmodule
