#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_begin_no_value_var_info('simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: msvEnableDumpingMode('simv: undefined symbol: msvEnableDumpingMode')
ANF: msvGetVersion('simv: undefined symbol: msvGetVersion')
ANF: msvGetInstProp('simv: undefined symbol: msvGetInstProp')
ANF: msvIsSpiceEngineReady('simv: undefined symbol: msvIsSpiceEngineReady')
ANF: msvSetAddProbeCallback('simv: undefined symbol: msvSetAddProbeCallback')
ANF: msvGetInstHandle('simv: undefined symbol: msvGetInstHandle')
ANF: msvGetProbeByInst('simv: undefined symbol: msvGetProbeByInst')
ANF: msvGetSigHandle('simv: undefined symbol: msvGetSigHandle')
ANF: msvGetProbeBySig('simv: undefined symbol: msvGetProbeBySig')
ANF: msvGetProbeInfo('simv: undefined symbol: msvGetProbeInfo')
ANF: msvRelease('simv: undefined symbol: msvRelease')
ANF: msvSetVcCallbackFunc('simv: undefined symbol: msvSetVcCallbackFunc')
ANF: msvCheckVcCallback('simv: undefined symbol: msvCheckVcCallback')
ANF: msvAddVcCallback('simv: undefined symbol: msvAddVcCallback')
ANF: msvRemoveVcCallback('simv: undefined symbol: msvRemoveVcCallback')
ANF: msvGetLatestValue('simv: undefined symbol: msvGetLatestValue')
ANF: msvSetEndofSimCallback('simv: undefined symbol: msvSetEndofSimCallback')
ANF: msvIgnoredProbe('simv: undefined symbol: msvIgnoredProbe')
ANF: msvGetThruNetInfo('simv: undefined symbol: msvGetThruNetInfo')
ANF: msvFreeThruNetInfo('simv: undefined symbol: msvFreeThruNetInfo')
ANF: PI_ace_get_output_time_unit('simv: undefined symbol: PI_ace_get_output_time_unit')
ANF: PI_ace_sim_sync('simv: undefined symbol: PI_ace_sim_sync')
ANF: msvGetRereadInitFile('simv: undefined symbol: msvGetRereadInitFile')
ANF: msvSetBeforeRereadCallback('simv: undefined symbol: msvSetBeforeRereadCallback')
ANF: msvSetAfterRereadCallback('simv: undefined symbol: msvSetAfterRereadCallback')
ANF: msvSetForceCallback('simv: undefined symbol: msvSetForceCallback')
ANF: msvSetReleaseCallback('simv: undefined symbol: msvSetReleaseCallback')
ANF: msvGetForceStatus('simv: undefined symbol: msvGetForceStatus')
ANF: vhdi_dt_get_type('simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('simv: undefined symbol: vhdi_node_ist_get_value_addr')
VCS compile option:
 option[0]: simv
 option[1]: +maxdelays
 option[2]: +v2k
 option[3]: +memcbk
 option[4]: +access+r
 option[5]: +v2k
 option[6]: +access+r
 option[7]: /usr/cad/synopsys/vcs/2022.06/linux64/bin/vcs1
 option[8]: -Mcc=gcc
 option[9]: -Mcplusplus=g++
 option[10]: -Masflags=
 option[11]: -Mcfl= -pipe -fPIC -O -I/usr/cad/synopsys/vcs/2022.06/include 
 option[12]: -Mxllcflags=
 option[13]: -Mxcflags= -pipe -fPIC -I/usr/cad/synopsys/vcs/2022.06/include
 option[14]: -Mldflags= -rdynamic 
 option[15]: -Mout=simv
 option[16]: -Mamsrun=
 option[17]: -Mvcsaceobjs=
 option[18]: -Mobjects= /usr/cad/synopsys/vcs/2022.06/linux64/lib/libvirsim.so /usr/cad/synopsys/vcs/2022.06/linux64/lib/liberrorinf.so /usr/cad/synopsys/vcs/2022.06/linux64/lib/libsnpsmalloc.so /usr/cad/synopsys/vcs/2022.06/linux64/lib/libvfs.so /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a 
 option[19]: -Mexternalobj=
 option[20]: -Msaverestoreobj=/usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_save_restore_new.o
 option[21]: -Mcrt0=
 option[22]: -Mcrtn=
 option[23]: -Mcsrc=
 option[24]: -Msyslibs=-ldl -lm 
 option[25]: -Xvcs_run_simv=1
 option[26]: -full64
 option[27]: +maxdelays
 option[28]: -Xcbug=0x1
 option[29]: +v2k
 option[30]: +memcbk
 option[31]: +access+r
 option[32]: +v2k
 option[33]: +access+r
 option[34]: -P
 option[35]: /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab
 option[36]: -picarchive
 option[37]: +vcsd
 option[38]: +itf+/usr/cad/synopsys/vcs/2022.06/linux64/lib/vcsdp.tab
 option[39]: +cli+1
 option[40]: -debug=1
 option[41]: +memcbk
 option[42]: -sverilog
 option[43]: +vpi
 option[44]: -gen_obj
 option[45]: testbench.sv
 option[46]: PATTERN.sv
 option[47]: conv.v
 option[48]: SRAM_I.v
 option[49]: SRAM_OT.v
 option[50]: SRAM_O.v
 option[51]: SRAM_K.v
 option[52]: SRAM_B.v
 option[53]: SRAM_BIAS.v
 option[54]: SRAM_I000.v
 option[55]: SRAM_I001.v
 option[56]: SRAM_I010.v
 option[57]: SRAM_I011.v
 option[58]: SRAM_I100.v
Chronologic Simulation VCS Release T-2022.06_Full64
Linux 3.10.0-1160.88.1.el7.x86_64 #1 SMP Tue Mar 7 15:41:52 UTC 2023 x86_64
CPU cores: 256
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8194 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		4096
memorylocked		64 kbytes
maxproc		4096
======================================
(Special)Runtime environment variables:

Runtime environment variables:
POWERVIEW_64=1
MANPATH=/usr/cad/synopsys/siliconsmart/2022.12/ncx/man:/usr/cad/synopsys/synthesis/2022.03/doc/syn/man:/usr/cad/synopsys/vcs/2022.06/doc/man:/usr/cad/synopsys/lc/2022.03/doc/lc/man:/usr/cad/synopsys/star-rcxt/2019.12-sp5-3//starrc/man
SYNOPSYS_LC_ROOT=/cad/synopsys/lc/cur
XDG_SESSION_ID=158189
TMIARCH=RH_64
TERM_PROGRAM=vscode
XLOCALEDIR=/usr/cad/synopsys/icc2/2021.06-sp5//etc/locale
UNAME=/bin/uname
SSL_CERT_FILE=/etc/pki/ca-trust/extracted/pem/tls-ca-bundle.pem
SCRNAME=vcs
VCS_DEPTH=0
SHELL=/bin/tcsh
HOST=ee27
TERM=xterm-256color
SSH_CLIENT=140.113.0.229 53919 415
TERM_PROGRAM_VERSION=1.92.1
CDS_LOAD_ENV=CSF
QTDIR=/usr/lib64/qt-3.3
HSP_GCC_VERSION=7.3.0
MGC_LOCATION_MAP=NO_MAP
QTINC=/usr/lib64/qt-3.3/include
LC_ALL=C
SNPS_VCS_INTERNAL_ROOT_PID=150241
QT_GRAPHICSSYSTEM_CHECKED=1
SPAPI_AHDL_INCLUDE=/RAID2/cad/synopsys/hspice/2020.03-sp2-2/hspice/include
USER=icsslRA27
GROUP=icssl
HSP_HOME=/RAID2/cad/synopsys/hspice/2020.03-sp2-2/hspice
LS_COLORS=rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
LD_LIBRARY_PATH=/usr/cad/synopsys/vcs/2022.06/lib:/usr/cad/synopsys/vcs/2022.06/linux64/lib:/RAID2/cad/synopsys/verdi/cur/share/PLI/IUS/linux64/boot:/RAID2/cad/synopsys/verdi/cur/share/PLI/lib/linux64
SCRIPT_NAME=vcs
VCS_MX_HOME_INTERNAL=1
HOSTTYPE=x86_64-linux
installdir=/RAID2/cad/synopsys/hspice/2020.03-sp2-2/hspice
SNPS_VCS_CLANG_PATH=/usr/cad/synopsys/vcs/2022.06/linux64/clang
VCS_USER_OPTIONS=-R -full64 -sverilog testbench.sv PATTERN.sv conv.v SRAM_I.v SRAM_OT.v SRAM_O.v SRAM_K.v SRAM_B.v SRAM_BIAS.v SRAM_I000.v SRAM_I001.v SRAM_I010.v SRAM_I011.v SRAM_I100.v +maxdelays -debug_pp +v2k +memcbk +access+r +v2k +access+r -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a
CMIARCH=RH_64
OVA_UUM=0
VCS_MODE_FLAG=64
SYNOPSYS_NCX_ROOT=/usr/cad/synopsys/star-rcxt/2019.12-sp5-3/
VC_STATIC_HOME=/usr/cad/synopsys/vc_formal/cur/
PATH=.:/RAID2/cad/MATLAB/bin/:/opt/btop/bin/:/RAID2/cad/Xilinx/Vivado/2020.2/bin:/RAID2/eda/jasper_2021.03//bin:/usr/cad/synopsys/cosmos_scope/cur/ai_bin:/usr/cad/synopsys/spyglass/2023.03//SPYGLASS_HOME/bin:/usr/cad/synopsys/icc/2022.03/amd64/syn/bin:/usr/cad/synopsys/primetime/2019.03-sp5-1//amd64/syn/bin:/usr/cad/synopsys/fc/2022.03/bin:/usr/cad/synopsys/lc/2022.03/bin:/usr/cad/synopsys/vc_formal/cur/bin:/usr/cad/synopsys/vcs/2022.06/amd64/bin:/usr/cad/synopsys/verdi/2019.06//bin:/usr/cad/synopsys/synthesis/2022.03/amd64/syn/bin:/cad/synopsys/lc/cur/bin:/usr/cad/cadence/SPECTRE/SPECTRE_19.10.322//tools/bin/64bit:/usr/cad/cadence/SPECTRE/SPECTRE_19.10.322//tools/dfII/bin/64bit:/usr/cad/cadence/SPECTRE/SPECTRE_19.10.322//tools/bin:/usr/cad/cadence/SPECTRE/SPECTRE_19.10.322//tools/dfII/bin:/usr/cad/cadence/SSV/SSV_21.12.000//tools/bin/64bit:/usr/cad/cadence/SSV/SSV_21.12.000//tools/bin:/usr/cad/cadence/QUANTUS/QUANTUS_21.11.000//tools/bin/64bit:/usr/cad/cadence/QUANTUS/QUANTUS_21.11.000//tools/bin:/usr/cad/cadence/PEGASUS/PEGASUS_21.20.000//tools/bin/64bit:/usr/cad/cadence/PEGASUS/PEGASUS_21.20.000//tools/bin:/usr/cad/cadence/JASPER/jasper_2023.09p001/bin:/usr/cad/cadence/INNOVUS/INNOVUS_20.15.000/tools/bin/64bit:/usr/cad/cadence/INNOVUS/INNOVUS_20.15.000/tools/bin:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/bin/64bit:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/bin:/usr/cad/cadence/XCELIUM/XCELIUM_22.03.003/tools/bin/64bit:/usr/cad/cadence/XCELIUM/XCELIUM_22.03.003/tools/bin:/usr/cad/cadence/GENUS/GENUS_20.10.000/tools/bin/64bit:/usr/cad/cadence/GENUS/GENUS_20.10.000/tools/bin:/usr/cad/mentor/Tessent/cur/bin:/usr/cad/mentor/calibre/aoi_cal_2019.2_26.18//bin:/usr/cad/synopsys/laker_oa/2021.06//bin:/usr/cad/synopsys/customexplorer/2022.06//bin:/usr/cad/synopsys/customcompiler/2020.12-sp1-2//bin:/usr/cad/synopsys/customcompiler/2020.12-sp1-2//primewave/bin:/usr/cad/synopsys/siliconsmart/2022.12/bin:/usr/cad/synopsys/xa/2022.06//bin:/usr/cad/synopsys/finesim/2022.06//bin:/RAID2/cad/synopsys/hspice/2020.03-sp2-2/hspice/bin:/RAID2/cad/synopsys/hspice/2020.03-sp2-2/hspice/GNU/linux64/gcc/bin:/RAID2/cad/synopsys/hspice/2020.03-sp2-2/hspice/linux64:/usr/bin:/usr/ucb/bin:/usr/cad/synopsys/hspice/2020.03-sp2-2//hspice/bin:/usr/cad/cadence/LIBERATE/LIBREATE_21.72.187/tools.lnx86/bin/64bit:/usr/cad/cadence/LIBERATE/LIBREATE_21.72.187/tools.lnx86/bin:/usr/cad/cadence/IC/IC_06.18.250/tools/bin:/usr/cad/cadence/IC/IC_06.18.250/tools/dracula/bin:/usr/cad/cadence/IC/IC_06.18.250/tools/dfII/bin:/usr/cad/cadence/IC/IC_06.18.250/tools/bin/64bit:/usr/cad/cadence/IC/IC_06.18.250/tools/dracula/bin/64bit:/usr/cad/cadence/IC/IC_06.18.250/tools/dfII/bin/64bit:/usr/lib64/qt-3.3/bin:/RAID2/LAB/icssl/icsslRA27/.vscode-server/cli/servers/Stable-eaa41d57266683296de7d118f574d0c2652e1fc4/server/bin/remote-cli:/usr/local/bin:/usr/bin:/usr/sbin/:/usr/sbin/:/RAID2/Tool/bin/
MAIL=/var/spool/mail/icsslRA27
SNPS_VCS_INTERNAL_CURR_PID=150241
CALIBRE_HOME=/usr/cad/mentor/calibre/aoi_cal_2019.2_26.18/
VERDI_HOME=/usr/cad/synopsys/verdi/2019.06/
PWD=/RAID2/LAB/icssl/icsslRA27/JimmyCheng/Conv_3x3
VCS_HOME=/usr/cad/synopsys/vcs/2022.06
SNPS_VCS_INTERNAL_MEMPRELOAD_USE_LIBC=1
SNPS_INTERNAL_VCS_LINUX_OS=linux
Laker_TCL_ToolBox=1
FINESIM_64=1
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
VMR_MODE_FLAG=64
FINEWAVE_64=1
CDSHOME=/usr/cad/cadence/IC/IC_06.18.250
VCS_CC=gcc
CDS_Netlisting_Mode=Analog
LM_LICENSE_FILE=26585@lshc:5280@lshc:1717@lshc:5280@lstc:26585@lstc:1717@lstc
SYNOPSYS=/usr/cad/synopsys/synthesis/cur/
SSL_CERT_DIR=/etc/pki/tls/certs
SSH_ASKPASS=/usr/libexec/openssh/gnome-ssh-askpass
VCS_ARG_ADDED_FOR_TMP=1
SNPS_VCS_TMPDIR=/tmp/vcs_20240816084154_150241
HOME=/RAID2/LAB/icssl/icsslRA27
SHLVL=7
HSP_GCC=/RAID2/cad/synopsys/hspice/2020.03-sp2-2/hspice/GNU/linux64/gcc/bin/gcc -m64 
OSTYPE=linux
VSCODE_GIT_ASKPASS_MAIN=/RAID2/LAB/icssl/icsslRA27/.vscode-server/cli/servers/Stable-eaa41d57266683296de7d118f574d0c2652e1fc4/server/extensions/git/dist/askpass-main.js
Laker_TCL_L3=1
MGC_HOME=/usr/cad/mentor/calibre/aoi_cal_2019.2_26.18/
CDS_AUTO_64BIT=ALL
ICV_HOME_DIR=/usr/cad/synopsys/icvalidator/2021.06-sp2/
SNPS_64=1
VCS_COM=/usr/cad/synopsys/vcs/2022.06/linux64/bin/vcs1
VENDOR=unknown
HSP_SIGMA_AMP=/RAID2/cad/synopsys/hspice/2020.03-sp2-2/hspice/linux64/python/Omega/Omega
SNPS_PLATFORM=linux64
MGC_TMPDIR=/tmp
LOGNAME=icsslRA27
MACHTYPE=x86_64
QTLIB=/usr/lib64/qt-3.3/lib
MGLS_LICENSE_FILE=1717@lshc
SNPS_VCS_INTERNAL_ROOT_START_TIME=1723797714.500400737
SSH_CONNECTION=140.113.0.229 53919 140.113.201.27 415
VSCODE_GIT_IPC_HANDLE=/run/user/14796/vscode-git-76892f9ff4.sock
VSCODE_IPC_HOOK_CLI=/run/user/14796/vscode-ipc-b4f7d4c2-1418-4666-b2b6-538e919be104.sock
mraarch=linux_64
LESSOPEN=||/usr/bin/lesspipe.sh %s
BROWSER=/RAID2/LAB/icssl/icsslRA27/.vscode-server/cli/servers/Stable-eaa41d57266683296de7d118f574d0c2652e1fc4/server/bin/helpers/browser.sh
ARCH=linux64
SHLIB_PATH=/usr/cad/synopsys/verdi/2019.06//etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/2019.06//share/PLI/lib/LINUX64/:/usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/LINUX64/:
JGOLD_dir=/RAID2/eda/jasper_2021.03/
sysc_uni_pwd=/RAID2/LAB/icssl/icsslRA27/JimmyCheng/Conv_3x3
GIT_ASKPASS=/RAID2/LAB/icssl/icsslRA27/.vscode-server/cli/servers/Stable-eaa41d57266683296de7d118f574d0c2652e1fc4/server/extensions/git/dist/askpass.sh
VSCODE_GIT_ASKPASS_NODE=/RAID2/LAB/icssl/icsslRA27/.vscode-server/cli/servers/Stable-eaa41d57266683296de7d118f574d0c2652e1fc4/server/node
CDPL_HOME=/RAID2/cad/synopsys/hspice/2020.03-sp2-2/hspice/cdpl
XDG_RUNTIME_DIR=/run/user/14796
VCS_ARCH=linux64
SYN_MAN_DIR=/usr/cad/synopsys/star-rcxt/2019.12-sp5-3//starrc/man
TOOL_HOME=/usr/cad/synopsys/vcs/2022.06/linux64
COLORTERM=truecolor
_=./simv
VCS_PATHMAP_PRELOAD_DONE=1
VCS_EXEC_DONE=1
DVE=/usr/cad/synopsys/vcs/2022.06/gui/dve
SPECMAN_OUTPUT_TO_TTY=1
FLEXLM_BORROWFILE=/RAID2/LAB/icssl/icsslRA27/.ee27-borrow.txt
Runtime command line arguments:
argv[0]=simv
argv[1]=+maxdelays
argv[2]=+v2k
argv[3]=+memcbk
argv[4]=+access+r
argv[5]=+v2k
argv[6]=+access+r
298 profile - 100
          CPU/Mem usage: 0.060 sys,  0.330 user,  266.86M mem
299 Elapsed time:    0:00:01    Fri Aug 16 16:41:58 2024
300 pliAppInit
301 FSDB_GATE is set.
302 FSDB_RTL is set.
303 FSDB_RTL is set.
304 FSDB_FIELDTYPE is set.
305 Enable Parallel Dumping.
306 pliAppMiscSet: New Sim Round
307 pliEntryInit
308 LIBSSCORE=found /usr/cad/synopsys/verdi/2019.06//share/PLI/lib/LINUXAMD64/libsscore_vcs201906.so through $NOVAS_HOME setting.
309 FSDB Dumper for VCS, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
310 (C) 1996 - 2019 by Synopsys, Inc.
311 ***********************************************************************
312 *  ERROR -                                                            *
313 *  The simulator version is newer than the FSDB dumper version which  *
314 *  may cause abnormal behavior, please contact Synopsys support for   *
315 *  assistance.                                                        *
316 ***********************************************************************
317 sps_call_fsdbDumpfile_main at 0 : testbench.sv(401)
318 argv[0]: (conv.fsdb)
319 *Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
320 *Verdi* : Create FSDB file 'conv.fsdb'
321 compile option from '/RAID2/LAB/icssl/icsslRA27/JimmyCheng/Conv_3x3/simv.daidir/vcs_rebuild'.
322   "vcs '-R' '-full64' '-sverilog' 'testbench.sv' 'PATTERN.sv' 'conv.v' 'SRAM_I.v' 'SRAM_OT.v' 'SRAM_O.v' 'SRAM_K.v' 'SRAM_B.v' 'SRAM_BIAS.v' 'SRAM_I000.v' 'SRAM_I001.v' 'SRAM_I010.v' 'SRAM_I011.v' 'SRAM_I100.v' '+maxdelays' '-debug_pp' '+v2k' '+memcbk' '+access+r' '+v2k' '+access+r' '-P' '/usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab' '/usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a' 2>&1"
323 DVDI_is_vir_unload_enabled is enable
324 FSDB_VCS_ENABLE_NATIVE_VC is enable
325 sps_call_fsdbDumpvars_vd_main at 0 : testbench.sv(402)
326 [spi_vcs_vd_ppi_create_root]: no upf option
327 FSDB dumper cannot dump UPF related power signal ($power_tree): no ppiPowerNetwork.
328 Power dumping is enabled and VIR_REDUCTION may not work.
329 *Verdi* : Begin traversing the scopes, layer (0).
330 *Verdi* : End of traversing.
331 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.080 sys,  0.340 user,  367.66M mem
                   incr: 0.010 sys,  0.010 user,  9.06M mem
                   accu: 0.010 sys,  0.010 user,  9.06M mem
              accu incr: 0.010 sys,  0.010 user,  9.06M mem

          Count usage: 405 var,  333 idcode,  249 callback
                 incr: 405 var,  333 idcode,  249 callback
                 accu: 405 var,  333 idcode,  249 callback
            accu incr: 405 var,  333 idcode,  249 callback
332 Elapsed time:    0:00:01    Fri Aug 16 16:41:58 2024
333 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.080 sys,  0.340 user,  368.71M mem
                   incr: 0.000 sys,  0.000 user,  1.05M mem
                   accu: 0.010 sys,  0.010 user,  10.12M mem
              accu incr: 0.000 sys,  0.000 user,  1.05M mem

          Count usage: 405 var,  333 idcode,  249 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 405 var,  333 idcode,  249 callback
            accu incr: 0 var,  0 idcode,  0 callback
334 Elapsed time:    0:00:01    Fri Aug 16 16:41:58 2024
335 sps_call_fsdbDumpMDA_vd_main at 0 : testbench.sv(403)
336 *Verdi* : Begin traversing the MDAs, layer (0).
337 *Verdi* : Enable +mda and +packedmda dumping.
338 *Verdi* : End of traversing the MDAs.
339 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.080 sys,  0.370 user,  380.58M mem
                   incr: 0.000 sys,  0.030 user,  11.87M mem
                   accu: 0.000 sys,  0.030 user,  11.87M mem
              accu incr: 0.000 sys,  0.030 user,  11.87M mem

          Count usage: 229850 var,  229778 idcode,  290 callback
                 incr: 229445 var,  229445 idcode,  41 callback
                 accu: 229445 var,  229445 idcode,  41 callback
            accu incr: 229445 var,  229445 idcode,  41 callback
340 Elapsed time:    0:00:01    Fri Aug 16 16:41:58 2024
341 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.090 sys,  0.390 user,  393.68M mem
                   incr: 0.010 sys,  0.020 user,  13.10M mem
                   accu: 0.010 sys,  0.050 user,  24.97M mem
              accu incr: 0.010 sys,  0.020 user,  13.10M mem

          Count usage: 229850 var,  229778 idcode,  290 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 229445 var,  229445 idcode,  41 callback
            accu incr: 0 var,  0 idcode,  0 callback
342 Elapsed time:    0:00:01    Fri Aug 16 16:41:58 2024
343 *Verdi* FSDB: For performance reasons, the Memory Size Limit has been increased to 128M.
344 End of simulation at 229000
345 Elapsed time:    0:00:17    Fri Aug 16 16:42:14 2024
346 Begin FSDB profile info:
347 FSDB Writer : bc1(269388) bcn(121941653) mtf/stf(0/1)
FSDB Writer elapsed time : flush(3.603324) io wait(0.000000) theadpool wait(0.000000) target functin(0.000000)
FSDB Writer cpu time : MT Compression : 0
348 End FSDB profile info
349 Parallel profile    -  Flush:4 Expand:9 ProduceWait:0 ConsumerWait:568 BlockUsed:733
350                        ProduceTime:14.262007457 ConsumerTime:6.304144577 Buffer:352MB
351 SimExit
352 Elapsed time:    0:00:18    Fri Aug 16 16:42:15 2024
353 Sim process exit
