$date
	Sun Oct 23 09:56:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#765369
b1100 !
1"
#765370
b1100 &
b1100 %
1$
#765371
0"
#765374
b110 &
b110 %
#765378
b11 &
b11 %
#765382
b1010 &
b1010 %
#765386
b101 &
b101 %
#765390
b10000 &
b10000 %
#765394
b1000 &
b1000 %
#765398
b100 &
b100 %
#765402
b10 &
b10 %
#765406
b1 &
1#
b1 %
#765410
b0 &
b0 %
0#
0$
#1771939
b100 !
1"
#1771942
b100 &
b100 %
1$
#1771943
0"
#1771946
b10 &
b10 %
#1771950
b1 &
1#
b1 %
#1771954
b0 &
b0 %
0#
0$
#2760525
b111 !
1"
#2760526
b111 &
b111 %
1$
#2760527
0"
#2760530
b10110 &
b10110 %
#2760534
b1011 &
b1011 %
#2760538
b100010 &
b100010 %
#2760542
b10001 &
b10001 %
#2760546
b110100 &
b110100 %
#2760550
b11010 &
b11010 %
#2760554
b1101 &
b1101 %
#2760558
b101000 &
b101000 %
#2760562
b10100 &
b10100 %
#2760566
b1010 &
b1010 %
#2760570
b101 &
b101 %
#2760574
b10000 &
b10000 %
#2760578
b1000 &
b1000 %
#2760582
b100 &
b100 %
#2760586
b10 &
b10 %
#2760590
b1 &
1#
b1 %
#2760594
b0 &
b0 %
0#
0$
#4500012
