<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › intel › igb › e1000_defines.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>e1000_defines.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*******************************************************************************</span>

<span class="cm">  Intel(R) Gigabit Ethernet Linux driver</span>
<span class="cm">  Copyright(c) 2007-2012 Intel Corporation.</span>

<span class="cm">  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm">  under the terms and conditions of the GNU General Public License,</span>
<span class="cm">  version 2, as published by the Free Software Foundation.</span>

<span class="cm">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm">  more details.</span>

<span class="cm">  You should have received a copy of the GNU General Public License along with</span>
<span class="cm">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>

<span class="cm">  The full GNU General Public License is included in this distribution in</span>
<span class="cm">  the file called &quot;COPYING&quot;.</span>

<span class="cm">  Contact Information:</span>
<span class="cm">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<span class="cm">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>

<span class="cm">*******************************************************************************/</span>

<span class="cp">#ifndef _E1000_DEFINES_H_</span>
<span class="cp">#define _E1000_DEFINES_H_</span>

<span class="cm">/* Number of Transmit and Receive Descriptors must be a multiple of 8 */</span>
<span class="cp">#define REQ_TX_DESCRIPTOR_MULTIPLE  8</span>
<span class="cp">#define REQ_RX_DESCRIPTOR_MULTIPLE  8</span>

<span class="cm">/* Definitions for power management and wakeup registers */</span>
<span class="cm">/* Wake Up Control */</span>
<span class="cp">#define E1000_WUC_PME_EN     0x00000002 </span><span class="cm">/* PME Enable */</span><span class="cp"></span>

<span class="cm">/* Wake Up Filter Control */</span>
<span class="cp">#define E1000_WUFC_LNKC 0x00000001 </span><span class="cm">/* Link Status Change Wakeup Enable */</span><span class="cp"></span>
<span class="cp">#define E1000_WUFC_MAG  0x00000002 </span><span class="cm">/* Magic Packet Wakeup Enable */</span><span class="cp"></span>
<span class="cp">#define E1000_WUFC_EX   0x00000004 </span><span class="cm">/* Directed Exact Wakeup Enable */</span><span class="cp"></span>
<span class="cp">#define E1000_WUFC_MC   0x00000008 </span><span class="cm">/* Directed Multicast Wakeup Enable */</span><span class="cp"></span>
<span class="cp">#define E1000_WUFC_BC   0x00000010 </span><span class="cm">/* Broadcast Wakeup Enable */</span><span class="cp"></span>

<span class="cm">/* Extended Device Control */</span>
<span class="cp">#define E1000_CTRL_EXT_SDP3_DATA 0x00000080 </span><span class="cm">/* Value of SW Defineable Pin 3 */</span><span class="cp"></span>
<span class="cm">/* Physical Func Reset Done Indication */</span>
<span class="cp">#define E1000_CTRL_EXT_PFRSTD    0x00004000</span>
<span class="cp">#define E1000_CTRL_EXT_LINK_MODE_MASK 0x00C00000</span>
<span class="cp">#define E1000_CTRL_EXT_LINK_MODE_PCIE_SERDES  0x00C00000</span>
<span class="cp">#define E1000_CTRL_EXT_LINK_MODE_1000BASE_KX  0x00400000</span>
<span class="cp">#define E1000_CTRL_EXT_LINK_MODE_SGMII   0x00800000</span>
<span class="cp">#define E1000_CTRL_EXT_LINK_MODE_GMII   0x00000000</span>
<span class="cp">#define E1000_CTRL_EXT_EIAME          0x01000000</span>
<span class="cp">#define E1000_CTRL_EXT_IRCA           0x00000001</span>
<span class="cm">/* Interrupt delay cancellation */</span>
<span class="cm">/* Driver loaded bit for FW */</span>
<span class="cp">#define E1000_CTRL_EXT_DRV_LOAD       0x10000000</span>
<span class="cm">/* Interrupt acknowledge Auto-mask */</span>
<span class="cm">/* Clear Interrupt timers after IMS clear */</span>
<span class="cm">/* packet buffer parity error detection enabled */</span>
<span class="cm">/* descriptor FIFO parity error detection enable */</span>
<span class="cp">#define E1000_CTRL_EXT_PBA_CLR        0x80000000 </span><span class="cm">/* PBA Clear */</span><span class="cp"></span>
<span class="cp">#define E1000_I2CCMD_REG_ADDR_SHIFT   16</span>
<span class="cp">#define E1000_I2CCMD_PHY_ADDR_SHIFT   24</span>
<span class="cp">#define E1000_I2CCMD_OPCODE_READ      0x08000000</span>
<span class="cp">#define E1000_I2CCMD_OPCODE_WRITE     0x00000000</span>
<span class="cp">#define E1000_I2CCMD_READY            0x20000000</span>
<span class="cp">#define E1000_I2CCMD_ERROR            0x80000000</span>
<span class="cp">#define E1000_MAX_SGMII_PHY_REG_ADDR  255</span>
<span class="cp">#define E1000_I2CCMD_PHY_TIMEOUT      200</span>
<span class="cp">#define E1000_IVAR_VALID              0x80</span>
<span class="cp">#define E1000_GPIE_NSICR              0x00000001</span>
<span class="cp">#define E1000_GPIE_MSIX_MODE          0x00000010</span>
<span class="cp">#define E1000_GPIE_EIAME              0x40000000</span>
<span class="cp">#define E1000_GPIE_PBA                0x80000000</span>

<span class="cm">/* Receive Descriptor bit definitions */</span>
<span class="cp">#define E1000_RXD_STAT_DD       0x01    </span><span class="cm">/* Descriptor Done */</span><span class="cp"></span>
<span class="cp">#define E1000_RXD_STAT_EOP      0x02    </span><span class="cm">/* End of Packet */</span><span class="cp"></span>
<span class="cp">#define E1000_RXD_STAT_IXSM     0x04    </span><span class="cm">/* Ignore checksum */</span><span class="cp"></span>
<span class="cp">#define E1000_RXD_STAT_VP       0x08    </span><span class="cm">/* IEEE VLAN Packet */</span><span class="cp"></span>
<span class="cp">#define E1000_RXD_STAT_UDPCS    0x10    </span><span class="cm">/* UDP xsum calculated */</span><span class="cp"></span>
<span class="cp">#define E1000_RXD_STAT_TCPCS    0x20    </span><span class="cm">/* TCP xsum calculated */</span><span class="cp"></span>
<span class="cp">#define E1000_RXD_STAT_TS       0x10000 </span><span class="cm">/* Pkt was time stamped */</span><span class="cp"></span>

<span class="cp">#define E1000_RXDEXT_STATERR_LB    0x00040000</span>
<span class="cp">#define E1000_RXDEXT_STATERR_CE    0x01000000</span>
<span class="cp">#define E1000_RXDEXT_STATERR_SE    0x02000000</span>
<span class="cp">#define E1000_RXDEXT_STATERR_SEQ   0x04000000</span>
<span class="cp">#define E1000_RXDEXT_STATERR_CXE   0x10000000</span>
<span class="cp">#define E1000_RXDEXT_STATERR_TCPE  0x20000000</span>
<span class="cp">#define E1000_RXDEXT_STATERR_IPE   0x40000000</span>
<span class="cp">#define E1000_RXDEXT_STATERR_RXE   0x80000000</span>

<span class="cm">/* Same mask, but for extended and packet split descriptors */</span>
<span class="cp">#define E1000_RXDEXT_ERR_FRAME_ERR_MASK ( \</span>
<span class="cp">    E1000_RXDEXT_STATERR_CE  |            \</span>
<span class="cp">    E1000_RXDEXT_STATERR_SE  |            \</span>
<span class="cp">    E1000_RXDEXT_STATERR_SEQ |            \</span>
<span class="cp">    E1000_RXDEXT_STATERR_CXE |            \</span>
<span class="cp">    E1000_RXDEXT_STATERR_RXE)</span>

<span class="cp">#define E1000_MRQC_RSS_FIELD_IPV4_TCP          0x00010000</span>
<span class="cp">#define E1000_MRQC_RSS_FIELD_IPV4              0x00020000</span>
<span class="cp">#define E1000_MRQC_RSS_FIELD_IPV6_TCP_EX       0x00040000</span>
<span class="cp">#define E1000_MRQC_RSS_FIELD_IPV6              0x00100000</span>
<span class="cp">#define E1000_MRQC_RSS_FIELD_IPV6_TCP          0x00200000</span>


<span class="cm">/* Management Control */</span>
<span class="cp">#define E1000_MANC_SMBUS_EN      0x00000001 </span><span class="cm">/* SMBus Enabled - RO */</span><span class="cp"></span>
<span class="cp">#define E1000_MANC_ASF_EN        0x00000002 </span><span class="cm">/* ASF Enabled - RO */</span><span class="cp"></span>
<span class="cp">#define E1000_MANC_EN_BMC2OS     0x10000000 </span><span class="cm">/* OSBMC is Enabled or not */</span><span class="cp"></span>
<span class="cm">/* Enable Neighbor Discovery Filtering */</span>
<span class="cp">#define E1000_MANC_RCV_TCO_EN    0x00020000 </span><span class="cm">/* Receive TCO Packets Enabled */</span><span class="cp"></span>
<span class="cp">#define E1000_MANC_BLK_PHY_RST_ON_IDE   0x00040000 </span><span class="cm">/* Block phy resets */</span><span class="cp"></span>
<span class="cm">/* Enable MAC address filtering */</span>
<span class="cp">#define E1000_MANC_EN_MAC_ADDR_FILTER   0x00100000</span>

<span class="cm">/* Receive Control */</span>
<span class="cp">#define E1000_RCTL_EN             0x00000002    </span><span class="cm">/* enable */</span><span class="cp"></span>
<span class="cp">#define E1000_RCTL_SBP            0x00000004    </span><span class="cm">/* store bad packet */</span><span class="cp"></span>
<span class="cp">#define E1000_RCTL_UPE            0x00000008    </span><span class="cm">/* unicast promiscuous enable */</span><span class="cp"></span>
<span class="cp">#define E1000_RCTL_MPE            0x00000010    </span><span class="cm">/* multicast promiscuous enab */</span><span class="cp"></span>
<span class="cp">#define E1000_RCTL_LPE            0x00000020    </span><span class="cm">/* long packet enable */</span><span class="cp"></span>
<span class="cp">#define E1000_RCTL_LBM_MAC        0x00000040    </span><span class="cm">/* MAC loopback mode */</span><span class="cp"></span>
<span class="cp">#define E1000_RCTL_LBM_TCVR       0x000000C0    </span><span class="cm">/* tcvr loopback mode */</span><span class="cp"></span>
<span class="cp">#define E1000_RCTL_RDMTS_HALF     0x00000000    </span><span class="cm">/* rx desc min threshold size */</span><span class="cp"></span>
<span class="cp">#define E1000_RCTL_MO_SHIFT       12            </span><span class="cm">/* multicast offset shift */</span><span class="cp"></span>
<span class="cp">#define E1000_RCTL_BAM            0x00008000    </span><span class="cm">/* broadcast enable */</span><span class="cp"></span>
<span class="cp">#define E1000_RCTL_SZ_512         0x00020000    </span><span class="cm">/* rx buffer size 512 */</span><span class="cp"></span>
<span class="cp">#define E1000_RCTL_SZ_256         0x00030000    </span><span class="cm">/* rx buffer size 256 */</span><span class="cp"></span>
<span class="cp">#define E1000_RCTL_VFE            0x00040000    </span><span class="cm">/* vlan filter enable */</span><span class="cp"></span>
<span class="cp">#define E1000_RCTL_CFIEN          0x00080000    </span><span class="cm">/* canonical form enable */</span><span class="cp"></span>
<span class="cp">#define E1000_RCTL_DPF            0x00400000    </span><span class="cm">/* Discard Pause Frames */</span><span class="cp"></span>
<span class="cp">#define E1000_RCTL_PMCF           0x00800000    </span><span class="cm">/* pass MAC control frames */</span><span class="cp"></span>
<span class="cp">#define E1000_RCTL_SECRC          0x04000000    </span><span class="cm">/* Strip Ethernet CRC */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Use byte values for the following shift parameters</span>
<span class="cm"> * Usage:</span>
<span class="cm"> *     psrctl |= (((ROUNDUP(value0, 128) &gt;&gt; E1000_PSRCTL_BSIZE0_SHIFT) &amp;</span>
<span class="cm"> *                  E1000_PSRCTL_BSIZE0_MASK) |</span>
<span class="cm"> *                ((ROUNDUP(value1, 1024) &gt;&gt; E1000_PSRCTL_BSIZE1_SHIFT) &amp;</span>
<span class="cm"> *                  E1000_PSRCTL_BSIZE1_MASK) |</span>
<span class="cm"> *                ((ROUNDUP(value2, 1024) &lt;&lt; E1000_PSRCTL_BSIZE2_SHIFT) &amp;</span>
<span class="cm"> *                  E1000_PSRCTL_BSIZE2_MASK) |</span>
<span class="cm"> *                ((ROUNDUP(value3, 1024) &lt;&lt; E1000_PSRCTL_BSIZE3_SHIFT) |;</span>
<span class="cm"> *                  E1000_PSRCTL_BSIZE3_MASK))</span>
<span class="cm"> * where value0 = [128..16256],  default=256</span>
<span class="cm"> *       value1 = [1024..64512], default=4096</span>
<span class="cm"> *       value2 = [0..64512],    default=4096</span>
<span class="cm"> *       value3 = [0..64512],    default=0</span>
<span class="cm"> */</span>

<span class="cp">#define E1000_PSRCTL_BSIZE0_MASK   0x0000007F</span>
<span class="cp">#define E1000_PSRCTL_BSIZE1_MASK   0x00003F00</span>
<span class="cp">#define E1000_PSRCTL_BSIZE2_MASK   0x003F0000</span>
<span class="cp">#define E1000_PSRCTL_BSIZE3_MASK   0x3F000000</span>

<span class="cp">#define E1000_PSRCTL_BSIZE0_SHIFT  7            </span><span class="cm">/* Shift _right_ 7 */</span><span class="cp"></span>
<span class="cp">#define E1000_PSRCTL_BSIZE1_SHIFT  2            </span><span class="cm">/* Shift _right_ 2 */</span><span class="cp"></span>
<span class="cp">#define E1000_PSRCTL_BSIZE2_SHIFT  6            </span><span class="cm">/* Shift _left_ 6 */</span><span class="cp"></span>
<span class="cp">#define E1000_PSRCTL_BSIZE3_SHIFT 14            </span><span class="cm">/* Shift _left_ 14 */</span><span class="cp"></span>

<span class="cm">/* SWFW_SYNC Definitions */</span>
<span class="cp">#define E1000_SWFW_EEP_SM   0x1</span>
<span class="cp">#define E1000_SWFW_PHY0_SM  0x2</span>
<span class="cp">#define E1000_SWFW_PHY1_SM  0x4</span>
<span class="cp">#define E1000_SWFW_PHY2_SM  0x20</span>
<span class="cp">#define E1000_SWFW_PHY3_SM  0x40</span>

<span class="cm">/* FACTPS Definitions */</span>
<span class="cm">/* Device Control */</span>
<span class="cp">#define E1000_CTRL_FD       0x00000001  </span><span class="cm">/* Full duplex.0=half; 1=full */</span><span class="cp"></span>
<span class="cp">#define E1000_CTRL_GIO_MASTER_DISABLE 0x00000004 </span><span class="cm">/*Blocks new Master requests */</span><span class="cp"></span>
<span class="cp">#define E1000_CTRL_LRST     0x00000008  </span><span class="cm">/* Link reset. 0=normal,1=reset */</span><span class="cp"></span>
<span class="cp">#define E1000_CTRL_ASDE     0x00000020  </span><span class="cm">/* Auto-speed detect enable */</span><span class="cp"></span>
<span class="cp">#define E1000_CTRL_SLU      0x00000040  </span><span class="cm">/* Set link up (Force Link) */</span><span class="cp"></span>
<span class="cp">#define E1000_CTRL_ILOS     0x00000080  </span><span class="cm">/* Invert Loss-Of Signal */</span><span class="cp"></span>
<span class="cp">#define E1000_CTRL_SPD_SEL  0x00000300  </span><span class="cm">/* Speed Select Mask */</span><span class="cp"></span>
<span class="cp">#define E1000_CTRL_SPD_100  0x00000100  </span><span class="cm">/* Force 100Mb */</span><span class="cp"></span>
<span class="cp">#define E1000_CTRL_SPD_1000 0x00000200  </span><span class="cm">/* Force 1Gb */</span><span class="cp"></span>
<span class="cp">#define E1000_CTRL_FRCSPD   0x00000800  </span><span class="cm">/* Force Speed */</span><span class="cp"></span>
<span class="cp">#define E1000_CTRL_FRCDPX   0x00001000  </span><span class="cm">/* Force Duplex */</span><span class="cp"></span>
<span class="cm">/* Defined polarity of Dock/Undock indication in SDP[0] */</span>
<span class="cm">/* Reset both PHY ports, through PHYRST_N pin */</span>
<span class="cm">/* enable link status from external LINK_0 and LINK_1 pins */</span>
<span class="cp">#define E1000_CTRL_SWDPIN0  0x00040000  </span><span class="cm">/* SWDPIN 0 value */</span><span class="cp"></span>
<span class="cp">#define E1000_CTRL_SWDPIN1  0x00080000  </span><span class="cm">/* SWDPIN 1 value */</span><span class="cp"></span>
<span class="cp">#define E1000_CTRL_SWDPIO0  0x00400000  </span><span class="cm">/* SWDPIN 0 Input or output */</span><span class="cp"></span>
<span class="cp">#define E1000_CTRL_RST      0x04000000  </span><span class="cm">/* Global reset */</span><span class="cp"></span>
<span class="cp">#define E1000_CTRL_RFCE     0x08000000  </span><span class="cm">/* Receive Flow Control enable */</span><span class="cp"></span>
<span class="cp">#define E1000_CTRL_TFCE     0x10000000  </span><span class="cm">/* Transmit flow control enable */</span><span class="cp"></span>
<span class="cp">#define E1000_CTRL_VME      0x40000000  </span><span class="cm">/* IEEE VLAN mode enable */</span><span class="cp"></span>
<span class="cp">#define E1000_CTRL_PHY_RST  0x80000000  </span><span class="cm">/* PHY Reset */</span><span class="cp"></span>
<span class="cm">/* Initiate an interrupt to manageability engine */</span>
<span class="cp">#define E1000_CTRL_I2C_ENA  0x02000000  </span><span class="cm">/* I2C enable */</span><span class="cp"></span>

<span class="cm">/* Bit definitions for the Management Data IO (MDIO) and Management Data</span>
<span class="cm"> * Clock (MDC) pins in the Device Control Register.</span>
<span class="cm"> */</span>

<span class="cp">#define E1000_CONNSW_ENRGSRC             0x4</span>
<span class="cp">#define E1000_PCS_CFG_PCS_EN             8</span>
<span class="cp">#define E1000_PCS_LCTL_FLV_LINK_UP       1</span>
<span class="cp">#define E1000_PCS_LCTL_FSV_100           2</span>
<span class="cp">#define E1000_PCS_LCTL_FSV_1000          4</span>
<span class="cp">#define E1000_PCS_LCTL_FDV_FULL          8</span>
<span class="cp">#define E1000_PCS_LCTL_FSD               0x10</span>
<span class="cp">#define E1000_PCS_LCTL_FORCE_LINK        0x20</span>
<span class="cp">#define E1000_PCS_LCTL_FORCE_FCTRL       0x80</span>
<span class="cp">#define E1000_PCS_LCTL_AN_ENABLE         0x10000</span>
<span class="cp">#define E1000_PCS_LCTL_AN_RESTART        0x20000</span>
<span class="cp">#define E1000_PCS_LCTL_AN_TIMEOUT        0x40000</span>
<span class="cp">#define E1000_ENABLE_SERDES_LOOPBACK     0x0410</span>

<span class="cp">#define E1000_PCS_LSTS_LINK_OK           1</span>
<span class="cp">#define E1000_PCS_LSTS_SPEED_100         2</span>
<span class="cp">#define E1000_PCS_LSTS_SPEED_1000        4</span>
<span class="cp">#define E1000_PCS_LSTS_DUPLEX_FULL       8</span>
<span class="cp">#define E1000_PCS_LSTS_SYNK_OK           0x10</span>

<span class="cm">/* Device Status */</span>
<span class="cp">#define E1000_STATUS_FD         0x00000001      </span><span class="cm">/* Full duplex.0=half,1=full */</span><span class="cp"></span>
<span class="cp">#define E1000_STATUS_LU         0x00000002      </span><span class="cm">/* Link up.0=no,1=link */</span><span class="cp"></span>
<span class="cp">#define E1000_STATUS_FUNC_MASK  0x0000000C      </span><span class="cm">/* PCI Function Mask */</span><span class="cp"></span>
<span class="cp">#define E1000_STATUS_FUNC_SHIFT 2</span>
<span class="cp">#define E1000_STATUS_FUNC_1     0x00000004      </span><span class="cm">/* Function 1 */</span><span class="cp"></span>
<span class="cp">#define E1000_STATUS_TXOFF      0x00000010      </span><span class="cm">/* transmission paused */</span><span class="cp"></span>
<span class="cp">#define E1000_STATUS_SPEED_100  0x00000040      </span><span class="cm">/* Speed 100Mb/s */</span><span class="cp"></span>
<span class="cp">#define E1000_STATUS_SPEED_1000 0x00000080      </span><span class="cm">/* Speed 1000Mb/s */</span><span class="cp"></span>
<span class="cm">/* Change in Dock/Undock state. Clear on write &#39;0&#39;. */</span>
<span class="cm">/* Status of Master requests. */</span>
<span class="cp">#define E1000_STATUS_GIO_MASTER_ENABLE 0x00080000</span>
<span class="cm">/* BMC external code execution disabled */</span>

<span class="cm">/* Constants used to intrepret the masked PCI-X bus speed. */</span>

<span class="cp">#define SPEED_10    10</span>
<span class="cp">#define SPEED_100   100</span>
<span class="cp">#define SPEED_1000  1000</span>
<span class="cp">#define HALF_DUPLEX 1</span>
<span class="cp">#define FULL_DUPLEX 2</span>


<span class="cp">#define ADVERTISE_10_HALF                 0x0001</span>
<span class="cp">#define ADVERTISE_10_FULL                 0x0002</span>
<span class="cp">#define ADVERTISE_100_HALF                0x0004</span>
<span class="cp">#define ADVERTISE_100_FULL                0x0008</span>
<span class="cp">#define ADVERTISE_1000_HALF               0x0010 </span><span class="cm">/* Not used, just FYI */</span><span class="cp"></span>
<span class="cp">#define ADVERTISE_1000_FULL               0x0020</span>

<span class="cm">/* 1000/H is not supported, nor spec-compliant. */</span>
<span class="cp">#define E1000_ALL_SPEED_DUPLEX (ADVERTISE_10_HALF  |  ADVERTISE_10_FULL | \</span>
<span class="cp">				ADVERTISE_100_HALF |  ADVERTISE_100_FULL | \</span>
<span class="cp">						      ADVERTISE_1000_FULL)</span>
<span class="cp">#define E1000_ALL_NOT_GIG      (ADVERTISE_10_HALF  |  ADVERTISE_10_FULL | \</span>
<span class="cp">				ADVERTISE_100_HALF |  ADVERTISE_100_FULL)</span>
<span class="cp">#define E1000_ALL_100_SPEED    (ADVERTISE_100_HALF |  ADVERTISE_100_FULL)</span>
<span class="cp">#define E1000_ALL_10_SPEED     (ADVERTISE_10_HALF  |  ADVERTISE_10_FULL)</span>
<span class="cp">#define E1000_ALL_FULL_DUPLEX  (ADVERTISE_10_FULL  |  ADVERTISE_100_FULL | \</span>
<span class="cp">						      ADVERTISE_1000_FULL)</span>
<span class="cp">#define E1000_ALL_HALF_DUPLEX  (ADVERTISE_10_HALF  |  ADVERTISE_100_HALF)</span>

<span class="cp">#define AUTONEG_ADVERTISE_SPEED_DEFAULT   E1000_ALL_SPEED_DUPLEX</span>

<span class="cm">/* LED Control */</span>
<span class="cp">#define E1000_LEDCTL_LED0_MODE_SHIFT      0</span>
<span class="cp">#define E1000_LEDCTL_LED0_BLINK           0x00000080</span>

<span class="cp">#define E1000_LEDCTL_MODE_LED_ON        0xE</span>
<span class="cp">#define E1000_LEDCTL_MODE_LED_OFF       0xF</span>

<span class="cm">/* Transmit Descriptor bit definitions */</span>
<span class="cp">#define E1000_TXD_POPTS_IXSM 0x01       </span><span class="cm">/* Insert IP checksum */</span><span class="cp"></span>
<span class="cp">#define E1000_TXD_POPTS_TXSM 0x02       </span><span class="cm">/* Insert TCP/UDP checksum */</span><span class="cp"></span>
<span class="cp">#define E1000_TXD_CMD_EOP    0x01000000 </span><span class="cm">/* End of Packet */</span><span class="cp"></span>
<span class="cp">#define E1000_TXD_CMD_IFCS   0x02000000 </span><span class="cm">/* Insert FCS (Ethernet CRC) */</span><span class="cp"></span>
<span class="cp">#define E1000_TXD_CMD_RS     0x08000000 </span><span class="cm">/* Report Status */</span><span class="cp"></span>
<span class="cp">#define E1000_TXD_CMD_DEXT   0x20000000 </span><span class="cm">/* Descriptor extension (0 = legacy) */</span><span class="cp"></span>
<span class="cp">#define E1000_TXD_STAT_DD    0x00000001 </span><span class="cm">/* Descriptor Done */</span><span class="cp"></span>
<span class="cm">/* Extended desc bits for Linksec and timesync */</span>

<span class="cm">/* Transmit Control */</span>
<span class="cp">#define E1000_TCTL_EN     0x00000002    </span><span class="cm">/* enable tx */</span><span class="cp"></span>
<span class="cp">#define E1000_TCTL_PSP    0x00000008    </span><span class="cm">/* pad short packets */</span><span class="cp"></span>
<span class="cp">#define E1000_TCTL_CT     0x00000ff0    </span><span class="cm">/* collision threshold */</span><span class="cp"></span>
<span class="cp">#define E1000_TCTL_COLD   0x003ff000    </span><span class="cm">/* collision distance */</span><span class="cp"></span>
<span class="cp">#define E1000_TCTL_RTLC   0x01000000    </span><span class="cm">/* Re-transmit on late collision */</span><span class="cp"></span>

<span class="cm">/* DMA Coalescing register fields */</span>
<span class="cp">#define E1000_DMACR_DMACWT_MASK         0x00003FFF </span><span class="cm">/* DMA Coalescing</span>
<span class="cm">							* Watchdog Timer */</span><span class="cp"></span>
<span class="cp">#define E1000_DMACR_DMACTHR_MASK        0x00FF0000 </span><span class="cm">/* DMA Coalescing Receive</span>
<span class="cm">							* Threshold */</span><span class="cp"></span>
<span class="cp">#define E1000_DMACR_DMACTHR_SHIFT       16</span>
<span class="cp">#define E1000_DMACR_DMAC_LX_MASK        0x30000000 </span><span class="cm">/* Lx when no PCIe</span>
<span class="cm">							* transactions */</span><span class="cp"></span>
<span class="cp">#define E1000_DMACR_DMAC_LX_SHIFT       28</span>
<span class="cp">#define E1000_DMACR_DMAC_EN             0x80000000 </span><span class="cm">/* Enable DMA Coalescing */</span><span class="cp"></span>
<span class="cm">/* DMA Coalescing BMC-to-OS Watchdog Enable */</span>
<span class="cp">#define E1000_DMACR_DC_BMC2OSW_EN	0x00008000</span>

<span class="cp">#define E1000_DMCTXTH_DMCTTHR_MASK      0x00000FFF </span><span class="cm">/* DMA Coalescing Transmit</span>
<span class="cm">							* Threshold */</span><span class="cp"></span>

<span class="cp">#define E1000_DMCTLX_TTLX_MASK          0x00000FFF </span><span class="cm">/* Time to LX request */</span><span class="cp"></span>

<span class="cp">#define E1000_DMCRTRH_UTRESH_MASK       0x0007FFFF </span><span class="cm">/* Receive Traffic Rate</span>
<span class="cm">							* Threshold */</span><span class="cp"></span>
<span class="cp">#define E1000_DMCRTRH_LRPRCW            0x80000000 </span><span class="cm">/* Rcv packet rate in</span>
<span class="cm">							* current window */</span><span class="cp"></span>

<span class="cp">#define E1000_DMCCNT_CCOUNT_MASK        0x01FFFFFF </span><span class="cm">/* DMA Coal Rcv Traffic</span>
<span class="cm">							* Current Cnt */</span><span class="cp"></span>

<span class="cp">#define E1000_FCRTC_RTH_COAL_MASK       0x0003FFF0 </span><span class="cm">/* Flow ctrl Rcv Threshold</span>
<span class="cm">							* High val */</span><span class="cp"></span>
<span class="cp">#define E1000_FCRTC_RTH_COAL_SHIFT      4</span>
<span class="cp">#define E1000_PCIEMISC_LX_DECISION      0x00000080 </span><span class="cm">/* Lx power decision */</span><span class="cp"></span>

<span class="cm">/* SerDes Control */</span>
<span class="cp">#define E1000_SCTL_DISABLE_SERDES_LOOPBACK 0x0400</span>

<span class="cm">/* Receive Checksum Control */</span>
<span class="cp">#define E1000_RXCSUM_IPOFL     0x00000100   </span><span class="cm">/* IPv4 checksum offload */</span><span class="cp"></span>
<span class="cp">#define E1000_RXCSUM_TUOFL     0x00000200   </span><span class="cm">/* TCP / UDP checksum offload */</span><span class="cp"></span>
<span class="cp">#define E1000_RXCSUM_CRCOFL    0x00000800   </span><span class="cm">/* CRC32 offload enable */</span><span class="cp"></span>
<span class="cp">#define E1000_RXCSUM_PCSD      0x00002000   </span><span class="cm">/* packet checksum disabled */</span><span class="cp"></span>

<span class="cm">/* Header split receive */</span>
<span class="cp">#define E1000_RFCTL_LEF        0x00040000</span>

<span class="cm">/* Collision related configuration parameters */</span>
<span class="cp">#define E1000_COLLISION_THRESHOLD       15</span>
<span class="cp">#define E1000_CT_SHIFT                  4</span>
<span class="cp">#define E1000_COLLISION_DISTANCE        63</span>
<span class="cp">#define E1000_COLD_SHIFT                12</span>

<span class="cm">/* Ethertype field values */</span>
<span class="cp">#define ETHERNET_IEEE_VLAN_TYPE 0x8100  </span><span class="cm">/* 802.3ac packet */</span><span class="cp"></span>

<span class="cp">#define MAX_JUMBO_FRAME_SIZE    0x3F00</span>

<span class="cm">/* PBA constants */</span>
<span class="cp">#define E1000_PBA_34K 0x0022</span>
<span class="cp">#define E1000_PBA_64K 0x0040    </span><span class="cm">/* 64KB */</span><span class="cp"></span>

<span class="cm">/* SW Semaphore Register */</span>
<span class="cp">#define E1000_SWSM_SMBI         0x00000001 </span><span class="cm">/* Driver Semaphore bit */</span><span class="cp"></span>
<span class="cp">#define E1000_SWSM_SWESMBI      0x00000002 </span><span class="cm">/* FW Semaphore bit */</span><span class="cp"></span>

<span class="cm">/* Interrupt Cause Read */</span>
<span class="cp">#define E1000_ICR_TXDW          0x00000001 </span><span class="cm">/* Transmit desc written back */</span><span class="cp"></span>
<span class="cp">#define E1000_ICR_LSC           0x00000004 </span><span class="cm">/* Link Status Change */</span><span class="cp"></span>
<span class="cp">#define E1000_ICR_RXSEQ         0x00000008 </span><span class="cm">/* rx sequence error */</span><span class="cp"></span>
<span class="cp">#define E1000_ICR_RXDMT0        0x00000010 </span><span class="cm">/* rx desc min. threshold (0) */</span><span class="cp"></span>
<span class="cp">#define E1000_ICR_RXT0          0x00000080 </span><span class="cm">/* rx timer intr (ring 0) */</span><span class="cp"></span>
<span class="cp">#define E1000_ICR_VMMB          0x00000100 </span><span class="cm">/* VM MB event */</span><span class="cp"></span>
<span class="cp">#define E1000_ICR_DRSTA         0x40000000 </span><span class="cm">/* Device Reset Asserted */</span><span class="cp"></span>
<span class="cm">/* If this bit asserted, the driver should claim the interrupt */</span>
<span class="cp">#define E1000_ICR_INT_ASSERTED  0x80000000</span>
<span class="cm">/* LAN connected device generates an interrupt */</span>
<span class="cp">#define E1000_ICR_DOUTSYNC      0x10000000 </span><span class="cm">/* NIC DMA out of sync */</span><span class="cp"></span>

<span class="cm">/* Extended Interrupt Cause Read */</span>
<span class="cp">#define E1000_EICR_RX_QUEUE0    0x00000001 </span><span class="cm">/* Rx Queue 0 Interrupt */</span><span class="cp"></span>
<span class="cp">#define E1000_EICR_RX_QUEUE1    0x00000002 </span><span class="cm">/* Rx Queue 1 Interrupt */</span><span class="cp"></span>
<span class="cp">#define E1000_EICR_RX_QUEUE2    0x00000004 </span><span class="cm">/* Rx Queue 2 Interrupt */</span><span class="cp"></span>
<span class="cp">#define E1000_EICR_RX_QUEUE3    0x00000008 </span><span class="cm">/* Rx Queue 3 Interrupt */</span><span class="cp"></span>
<span class="cp">#define E1000_EICR_TX_QUEUE0    0x00000100 </span><span class="cm">/* Tx Queue 0 Interrupt */</span><span class="cp"></span>
<span class="cp">#define E1000_EICR_TX_QUEUE1    0x00000200 </span><span class="cm">/* Tx Queue 1 Interrupt */</span><span class="cp"></span>
<span class="cp">#define E1000_EICR_TX_QUEUE2    0x00000400 </span><span class="cm">/* Tx Queue 2 Interrupt */</span><span class="cp"></span>
<span class="cp">#define E1000_EICR_TX_QUEUE3    0x00000800 </span><span class="cm">/* Tx Queue 3 Interrupt */</span><span class="cp"></span>
<span class="cp">#define E1000_EICR_OTHER        0x80000000 </span><span class="cm">/* Interrupt Cause Active */</span><span class="cp"></span>
<span class="cm">/* TCP Timer */</span>

<span class="cm">/*</span>
<span class="cm"> * This defines the bits that are set in the Interrupt Mask</span>
<span class="cm"> * Set/Read Register.  Each bit is documented below:</span>
<span class="cm"> *   o RXT0   = Receiver Timer Interrupt (ring 0)</span>
<span class="cm"> *   o TXDW   = Transmit Descriptor Written Back</span>
<span class="cm"> *   o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)</span>
<span class="cm"> *   o RXSEQ  = Receive Sequence Error</span>
<span class="cm"> *   o LSC    = Link Status Change</span>
<span class="cm"> */</span>
<span class="cp">#define IMS_ENABLE_MASK ( \</span>
<span class="cp">    E1000_IMS_RXT0   |    \</span>
<span class="cp">    E1000_IMS_TXDW   |    \</span>
<span class="cp">    E1000_IMS_RXDMT0 |    \</span>
<span class="cp">    E1000_IMS_RXSEQ  |    \</span>
<span class="cp">    E1000_IMS_LSC    |    \</span>
<span class="cp">    E1000_IMS_DOUTSYNC)</span>

<span class="cm">/* Interrupt Mask Set */</span>
<span class="cp">#define E1000_IMS_TXDW      E1000_ICR_TXDW      </span><span class="cm">/* Transmit desc written back */</span><span class="cp"></span>
<span class="cp">#define E1000_IMS_LSC       E1000_ICR_LSC       </span><span class="cm">/* Link Status Change */</span><span class="cp"></span>
<span class="cp">#define E1000_IMS_VMMB      E1000_ICR_VMMB      </span><span class="cm">/* Mail box activity */</span><span class="cp"></span>
<span class="cp">#define E1000_IMS_RXSEQ     E1000_ICR_RXSEQ     </span><span class="cm">/* rx sequence error */</span><span class="cp"></span>
<span class="cp">#define E1000_IMS_RXDMT0    E1000_ICR_RXDMT0    </span><span class="cm">/* rx desc min. threshold */</span><span class="cp"></span>
<span class="cp">#define E1000_IMS_RXT0      E1000_ICR_RXT0      </span><span class="cm">/* rx timer intr */</span><span class="cp"></span>
<span class="cp">#define E1000_IMS_DRSTA     E1000_ICR_DRSTA     </span><span class="cm">/* Device Reset Asserted */</span><span class="cp"></span>
<span class="cp">#define E1000_IMS_DOUTSYNC  E1000_ICR_DOUTSYNC </span><span class="cm">/* NIC DMA out of sync */</span><span class="cp"></span>

<span class="cm">/* Extended Interrupt Mask Set */</span>
<span class="cp">#define E1000_EIMS_OTHER        E1000_EICR_OTHER   </span><span class="cm">/* Interrupt Cause Active */</span><span class="cp"></span>

<span class="cm">/* Interrupt Cause Set */</span>
<span class="cp">#define E1000_ICS_LSC       E1000_ICR_LSC       </span><span class="cm">/* Link Status Change */</span><span class="cp"></span>
<span class="cp">#define E1000_ICS_RXDMT0    E1000_ICR_RXDMT0    </span><span class="cm">/* rx desc min. threshold */</span><span class="cp"></span>
<span class="cp">#define E1000_ICS_DRSTA     E1000_ICR_DRSTA     </span><span class="cm">/* Device Reset Aserted */</span><span class="cp"></span>

<span class="cm">/* Extended Interrupt Cause Set */</span>
<span class="cm">/* E1000_EITR_CNT_IGNR is only for 82576 and newer */</span>
<span class="cp">#define E1000_EITR_CNT_IGNR     0x80000000 </span><span class="cm">/* Don&#39;t reset counters on write */</span><span class="cp"></span>


<span class="cm">/* Transmit Descriptor Control */</span>
<span class="cm">/* Enable the counting of descriptors still to be processed. */</span>

<span class="cm">/* Flow Control Constants */</span>
<span class="cp">#define FLOW_CONTROL_ADDRESS_LOW  0x00C28001</span>
<span class="cp">#define FLOW_CONTROL_ADDRESS_HIGH 0x00000100</span>
<span class="cp">#define FLOW_CONTROL_TYPE         0x8808</span>

<span class="cm">/* 802.1q VLAN Packet Size */</span>
<span class="cp">#define VLAN_TAG_SIZE              4    </span><span class="cm">/* 802.3ac tag (not DMA&#39;d) */</span><span class="cp"></span>
<span class="cp">#define E1000_VLAN_FILTER_TBL_SIZE 128  </span><span class="cm">/* VLAN Filter Table (4096 bits) */</span><span class="cp"></span>

<span class="cm">/* Receive Address */</span>
<span class="cm">/*</span>
<span class="cm"> * Number of high/low register pairs in the RAR. The RAR (Receive Address</span>
<span class="cm"> * Registers) holds the directed and multicast addresses that we monitor.</span>
<span class="cm"> * Technically, we have 16 spots.  However, we reserve one of these spots</span>
<span class="cm"> * (RAR[15]) for our directed address used by controllers with</span>
<span class="cm"> * manageability enabled, allowing us room for 15 multicast addresses.</span>
<span class="cm"> */</span>
<span class="cp">#define E1000_RAH_AV  0x80000000        </span><span class="cm">/* Receive descriptor valid */</span><span class="cp"></span>
<span class="cp">#define E1000_RAL_MAC_ADDR_LEN 4</span>
<span class="cp">#define E1000_RAH_MAC_ADDR_LEN 2</span>
<span class="cp">#define E1000_RAH_POOL_MASK 0x03FC0000</span>
<span class="cp">#define E1000_RAH_POOL_1 0x00040000</span>

<span class="cm">/* Error Codes */</span>
<span class="cp">#define E1000_SUCCESS      0</span>
<span class="cp">#define E1000_ERR_NVM      1</span>
<span class="cp">#define E1000_ERR_PHY      2</span>
<span class="cp">#define E1000_ERR_CONFIG   3</span>
<span class="cp">#define E1000_ERR_PARAM    4</span>
<span class="cp">#define E1000_ERR_MAC_INIT 5</span>
<span class="cp">#define E1000_ERR_RESET   9</span>
<span class="cp">#define E1000_ERR_MASTER_REQUESTS_PENDING 10</span>
<span class="cp">#define E1000_BLK_PHY_RESET   12</span>
<span class="cp">#define E1000_ERR_SWFW_SYNC 13</span>
<span class="cp">#define E1000_NOT_IMPLEMENTED 14</span>
<span class="cp">#define E1000_ERR_MBX      15</span>
<span class="cp">#define E1000_ERR_INVALID_ARGUMENT  16</span>
<span class="cp">#define E1000_ERR_NO_SPACE          17</span>
<span class="cp">#define E1000_ERR_NVM_PBA_SECTION   18</span>
<span class="cp">#define E1000_ERR_INVM_VALUE_NOT_FOUND	19</span>

<span class="cm">/* Loop limit on how long we wait for auto-negotiation to complete */</span>
<span class="cp">#define COPPER_LINK_UP_LIMIT              10</span>
<span class="cp">#define PHY_AUTO_NEG_LIMIT                45</span>
<span class="cp">#define PHY_FORCE_LIMIT                   20</span>
<span class="cm">/* Number of 100 microseconds we wait for PCI Express master disable */</span>
<span class="cp">#define MASTER_DISABLE_TIMEOUT      800</span>
<span class="cm">/* Number of milliseconds we wait for PHY configuration done after MAC reset */</span>
<span class="cp">#define PHY_CFG_TIMEOUT             100</span>
<span class="cm">/* Number of 2 milliseconds we wait for acquiring MDIO ownership. */</span>
<span class="cm">/* Number of milliseconds for NVM auto read done after MAC reset. */</span>
<span class="cp">#define AUTO_READ_DONE_TIMEOUT      10</span>

<span class="cm">/* Flow Control */</span>
<span class="cp">#define E1000_FCRTL_XONE 0x80000000     </span><span class="cm">/* Enable XON frame transmission */</span><span class="cp"></span>

<span class="cp">#define E1000_TSYNCTXCTL_VALID    0x00000001 </span><span class="cm">/* tx timestamp valid */</span><span class="cp"></span>
<span class="cp">#define E1000_TSYNCTXCTL_ENABLED  0x00000010 </span><span class="cm">/* enable tx timestampping */</span><span class="cp"></span>

<span class="cp">#define E1000_TSYNCRXCTL_VALID      0x00000001 </span><span class="cm">/* rx timestamp valid */</span><span class="cp"></span>
<span class="cp">#define E1000_TSYNCRXCTL_TYPE_MASK  0x0000000E </span><span class="cm">/* rx type mask */</span><span class="cp"></span>
<span class="cp">#define E1000_TSYNCRXCTL_TYPE_L2_V2       0x00</span>
<span class="cp">#define E1000_TSYNCRXCTL_TYPE_L4_V1       0x02</span>
<span class="cp">#define E1000_TSYNCRXCTL_TYPE_L2_L4_V2    0x04</span>
<span class="cp">#define E1000_TSYNCRXCTL_TYPE_ALL         0x08</span>
<span class="cp">#define E1000_TSYNCRXCTL_TYPE_EVENT_V2    0x0A</span>
<span class="cp">#define E1000_TSYNCRXCTL_ENABLED    0x00000010 </span><span class="cm">/* enable rx timestampping */</span><span class="cp"></span>

<span class="cp">#define E1000_TSYNCRXCFG_PTP_V1_CTRLT_MASK   0x000000FF</span>
<span class="cp">#define E1000_TSYNCRXCFG_PTP_V1_SYNC_MESSAGE       0x00</span>
<span class="cp">#define E1000_TSYNCRXCFG_PTP_V1_DELAY_REQ_MESSAGE  0x01</span>
<span class="cp">#define E1000_TSYNCRXCFG_PTP_V1_FOLLOWUP_MESSAGE   0x02</span>
<span class="cp">#define E1000_TSYNCRXCFG_PTP_V1_DELAY_RESP_MESSAGE 0x03</span>
<span class="cp">#define E1000_TSYNCRXCFG_PTP_V1_MANAGEMENT_MESSAGE 0x04</span>

<span class="cp">#define E1000_TSYNCRXCFG_PTP_V2_MSGID_MASK               0x00000F00</span>
<span class="cp">#define E1000_TSYNCRXCFG_PTP_V2_SYNC_MESSAGE                 0x0000</span>
<span class="cp">#define E1000_TSYNCRXCFG_PTP_V2_DELAY_REQ_MESSAGE            0x0100</span>
<span class="cp">#define E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_REQ_MESSAGE       0x0200</span>
<span class="cp">#define E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_RESP_MESSAGE      0x0300</span>
<span class="cp">#define E1000_TSYNCRXCFG_PTP_V2_FOLLOWUP_MESSAGE             0x0800</span>
<span class="cp">#define E1000_TSYNCRXCFG_PTP_V2_DELAY_RESP_MESSAGE           0x0900</span>
<span class="cp">#define E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_FOLLOWUP_MESSAGE  0x0A00</span>
<span class="cp">#define E1000_TSYNCRXCFG_PTP_V2_ANNOUNCE_MESSAGE             0x0B00</span>
<span class="cp">#define E1000_TSYNCRXCFG_PTP_V2_SIGNALLING_MESSAGE           0x0C00</span>
<span class="cp">#define E1000_TSYNCRXCFG_PTP_V2_MANAGEMENT_MESSAGE           0x0D00</span>

<span class="cp">#define E1000_TIMINCA_16NS_SHIFT 24</span>

<span class="cp">#define E1000_MDICNFG_EXT_MDIO    0x80000000      </span><span class="cm">/* MDI ext/int destination */</span><span class="cp"></span>
<span class="cp">#define E1000_MDICNFG_COM_MDIO    0x40000000      </span><span class="cm">/* MDI shared w/ lan 0 */</span><span class="cp"></span>
<span class="cp">#define E1000_MDICNFG_PHY_MASK    0x03E00000</span>
<span class="cp">#define E1000_MDICNFG_PHY_SHIFT   21</span>

<span class="cm">/* PCI Express Control */</span>
<span class="cp">#define E1000_GCR_CMPL_TMOUT_MASK       0x0000F000</span>
<span class="cp">#define E1000_GCR_CMPL_TMOUT_10ms       0x00001000</span>
<span class="cp">#define E1000_GCR_CMPL_TMOUT_RESEND     0x00010000</span>
<span class="cp">#define E1000_GCR_CAP_VER2              0x00040000</span>

<span class="cm">/* mPHY Address Control and Data Registers */</span>
<span class="cp">#define E1000_MPHY_ADDR_CTL          0x0024 </span><span class="cm">/* mPHY Address Control Register */</span><span class="cp"></span>
<span class="cp">#define E1000_MPHY_ADDR_CTL_OFFSET_MASK 0xFFFF0000</span>
<span class="cp">#define E1000_MPHY_DATA                 0x0E10 </span><span class="cm">/* mPHY Data Register */</span><span class="cp"></span>

<span class="cm">/* mPHY PCS CLK Register */</span>
<span class="cp">#define E1000_MPHY_PCS_CLK_REG_OFFSET  0x0004 </span><span class="cm">/* mPHY PCS CLK AFE CSR Offset */</span><span class="cp"></span>
<span class="cm">/* mPHY Near End Digital Loopback Override Bit */</span>
<span class="cp">#define E1000_MPHY_PCS_CLK_REG_DIGINELBEN 0x10</span>

<span class="cm">/* PHY Control Register */</span>
<span class="cp">#define MII_CR_FULL_DUPLEX      0x0100  </span><span class="cm">/* FDX =1, half duplex =0 */</span><span class="cp"></span>
<span class="cp">#define MII_CR_RESTART_AUTO_NEG 0x0200  </span><span class="cm">/* Restart auto negotiation */</span><span class="cp"></span>
<span class="cp">#define MII_CR_POWER_DOWN       0x0800  </span><span class="cm">/* Power down */</span><span class="cp"></span>
<span class="cp">#define MII_CR_AUTO_NEG_EN      0x1000  </span><span class="cm">/* Auto Neg Enable */</span><span class="cp"></span>
<span class="cp">#define MII_CR_LOOPBACK         0x4000  </span><span class="cm">/* 0 = normal, 1 = loopback */</span><span class="cp"></span>
<span class="cp">#define MII_CR_RESET            0x8000  </span><span class="cm">/* 0 = normal, 1 = PHY reset */</span><span class="cp"></span>
<span class="cp">#define MII_CR_SPEED_1000       0x0040</span>
<span class="cp">#define MII_CR_SPEED_100        0x2000</span>
<span class="cp">#define MII_CR_SPEED_10         0x0000</span>

<span class="cm">/* PHY Status Register */</span>
<span class="cp">#define MII_SR_LINK_STATUS       0x0004 </span><span class="cm">/* Link Status 1 = link */</span><span class="cp"></span>
<span class="cp">#define MII_SR_AUTONEG_COMPLETE  0x0020 </span><span class="cm">/* Auto Neg Complete */</span><span class="cp"></span>

<span class="cm">/* Autoneg Advertisement Register */</span>
<span class="cp">#define NWAY_AR_10T_HD_CAPS      0x0020   </span><span class="cm">/* 10T   Half Duplex Capable */</span><span class="cp"></span>
<span class="cp">#define NWAY_AR_10T_FD_CAPS      0x0040   </span><span class="cm">/* 10T   Full Duplex Capable */</span><span class="cp"></span>
<span class="cp">#define NWAY_AR_100TX_HD_CAPS    0x0080   </span><span class="cm">/* 100TX Half Duplex Capable */</span><span class="cp"></span>
<span class="cp">#define NWAY_AR_100TX_FD_CAPS    0x0100   </span><span class="cm">/* 100TX Full Duplex Capable */</span><span class="cp"></span>
<span class="cp">#define NWAY_AR_PAUSE            0x0400   </span><span class="cm">/* Pause operation desired */</span><span class="cp"></span>
<span class="cp">#define NWAY_AR_ASM_DIR          0x0800   </span><span class="cm">/* Asymmetric Pause Direction bit */</span><span class="cp"></span>

<span class="cm">/* Link Partner Ability Register (Base Page) */</span>
<span class="cp">#define NWAY_LPAR_PAUSE          0x0400 </span><span class="cm">/* LP Pause operation desired */</span><span class="cp"></span>
<span class="cp">#define NWAY_LPAR_ASM_DIR        0x0800 </span><span class="cm">/* LP Asymmetric Pause Direction bit */</span><span class="cp"></span>

<span class="cm">/* Autoneg Expansion Register */</span>

<span class="cm">/* 1000BASE-T Control Register */</span>
<span class="cp">#define CR_1000T_HD_CAPS         0x0100 </span><span class="cm">/* Advertise 1000T HD capability */</span><span class="cp"></span>
<span class="cp">#define CR_1000T_FD_CAPS         0x0200 </span><span class="cm">/* Advertise 1000T FD capability  */</span><span class="cp"></span>
<span class="cp">#define CR_1000T_MS_VALUE        0x0800 </span><span class="cm">/* 1=Configure PHY as Master */</span><span class="cp"></span>
					<span class="cm">/* 0=Configure PHY as Slave */</span>
<span class="cp">#define CR_1000T_MS_ENABLE       0x1000 </span><span class="cm">/* 1=Master/Slave manual config value */</span><span class="cp"></span>
					<span class="cm">/* 0=Automatic Master/Slave config */</span>

<span class="cm">/* 1000BASE-T Status Register */</span>
<span class="cp">#define SR_1000T_REMOTE_RX_STATUS 0x1000 </span><span class="cm">/* Remote receiver OK */</span><span class="cp"></span>
<span class="cp">#define SR_1000T_LOCAL_RX_STATUS  0x2000 </span><span class="cm">/* Local receiver OK */</span><span class="cp"></span>


<span class="cm">/* PHY 1000 MII Register/Bit Definitions */</span>
<span class="cm">/* PHY Registers defined by IEEE */</span>
<span class="cp">#define PHY_CONTROL      0x00 </span><span class="cm">/* Control Register */</span><span class="cp"></span>
<span class="cp">#define PHY_STATUS       0x01 </span><span class="cm">/* Status Register */</span><span class="cp"></span>
<span class="cp">#define PHY_ID1          0x02 </span><span class="cm">/* Phy Id Reg (word 1) */</span><span class="cp"></span>
<span class="cp">#define PHY_ID2          0x03 </span><span class="cm">/* Phy Id Reg (word 2) */</span><span class="cp"></span>
<span class="cp">#define PHY_AUTONEG_ADV  0x04 </span><span class="cm">/* Autoneg Advertisement */</span><span class="cp"></span>
<span class="cp">#define PHY_LP_ABILITY   0x05 </span><span class="cm">/* Link Partner Ability (Base Page) */</span><span class="cp"></span>
<span class="cp">#define PHY_1000T_CTRL   0x09 </span><span class="cm">/* 1000Base-T Control Reg */</span><span class="cp"></span>
<span class="cp">#define PHY_1000T_STATUS 0x0A </span><span class="cm">/* 1000Base-T Status Reg */</span><span class="cp"></span>

<span class="cm">/* NVM Control */</span>
<span class="cp">#define E1000_EECD_SK        0x00000001 </span><span class="cm">/* NVM Clock */</span><span class="cp"></span>
<span class="cp">#define E1000_EECD_CS        0x00000002 </span><span class="cm">/* NVM Chip Select */</span><span class="cp"></span>
<span class="cp">#define E1000_EECD_DI        0x00000004 </span><span class="cm">/* NVM Data In */</span><span class="cp"></span>
<span class="cp">#define E1000_EECD_DO        0x00000008 </span><span class="cm">/* NVM Data Out */</span><span class="cp"></span>
<span class="cp">#define E1000_EECD_REQ       0x00000040 </span><span class="cm">/* NVM Access Request */</span><span class="cp"></span>
<span class="cp">#define E1000_EECD_GNT       0x00000080 </span><span class="cm">/* NVM Access Grant */</span><span class="cp"></span>
<span class="cp">#define E1000_EECD_PRES      0x00000100 </span><span class="cm">/* NVM Present */</span><span class="cp"></span>
<span class="cm">/* NVM Addressing bits based on type 0=small, 1=large */</span>
<span class="cp">#define E1000_EECD_ADDR_BITS 0x00000400</span>
<span class="cp">#define E1000_NVM_GRANT_ATTEMPTS   1000 </span><span class="cm">/* NVM # attempts to gain grant */</span><span class="cp"></span>
<span class="cp">#define E1000_EECD_AUTO_RD          0x00000200  </span><span class="cm">/* NVM Auto Read done */</span><span class="cp"></span>
<span class="cp">#define E1000_EECD_SIZE_EX_MASK     0x00007800  </span><span class="cm">/* NVM Size */</span><span class="cp"></span>
<span class="cp">#define E1000_EECD_SIZE_EX_SHIFT     11</span>
<span class="cp">#define E1000_EECD_FLUPD_I210		0x00800000 </span><span class="cm">/* Update FLASH */</span><span class="cp"></span>
<span class="cp">#define E1000_EECD_FLUDONE_I210		0x04000000 </span><span class="cm">/* Update FLASH done*/</span><span class="cp"></span>
<span class="cp">#define E1000_FLUDONE_ATTEMPTS		20000</span>
<span class="cp">#define E1000_EERD_EEWR_MAX_COUNT	512 </span><span class="cm">/* buffered EEPROM words rw */</span><span class="cp"></span>
<span class="cp">#define E1000_I210_FIFO_SEL_RX		0x00</span>
<span class="cp">#define E1000_I210_FIFO_SEL_TX_QAV(_i)	(0x02 + (_i))</span>
<span class="cp">#define E1000_I210_FIFO_SEL_TX_LEGACY	E1000_I210_FIFO_SEL_TX_QAV(0)</span>
<span class="cp">#define E1000_I210_FIFO_SEL_BMC2OS_TX	0x06</span>
<span class="cp">#define E1000_I210_FIFO_SEL_BMC2OS_RX	0x01</span>
<span class="cp">#define E1000_EECD_FLUPD_I210		0x00800000 </span><span class="cm">/* Update FLASH */</span><span class="cp"></span>
<span class="cp">#define E1000_EECD_FLUDONE_I210		0x04000000 </span><span class="cm">/* Update FLASH done*/</span><span class="cp"></span>
<span class="cp">#define E1000_FLUDONE_ATTEMPTS		20000</span>
<span class="cp">#define E1000_EERD_EEWR_MAX_COUNT	512 </span><span class="cm">/* buffered EEPROM words rw */</span><span class="cp"></span>
<span class="cp">#define E1000_I210_FIFO_SEL_RX		0x00</span>
<span class="cp">#define E1000_I210_FIFO_SEL_TX_QAV(_i)	(0x02 + (_i))</span>
<span class="cp">#define E1000_I210_FIFO_SEL_TX_LEGACY	E1000_I210_FIFO_SEL_TX_QAV(0)</span>
<span class="cp">#define E1000_I210_FIFO_SEL_BMC2OS_TX	0x06</span>
<span class="cp">#define E1000_I210_FIFO_SEL_BMC2OS_RX	0x01</span>


<span class="cm">/* Offset to data in NVM read/write registers */</span>
<span class="cp">#define E1000_NVM_RW_REG_DATA   16</span>
<span class="cp">#define E1000_NVM_RW_REG_DONE   2    </span><span class="cm">/* Offset to READ/WRITE done bit */</span><span class="cp"></span>
<span class="cp">#define E1000_NVM_RW_REG_START  1    </span><span class="cm">/* Start operation */</span><span class="cp"></span>
<span class="cp">#define E1000_NVM_RW_ADDR_SHIFT 2    </span><span class="cm">/* Shift to the address bits */</span><span class="cp"></span>
<span class="cp">#define E1000_NVM_POLL_READ     0    </span><span class="cm">/* Flag for polling for read complete */</span><span class="cp"></span>

<span class="cm">/* NVM Word Offsets */</span>
<span class="cp">#define NVM_COMPAT                 0x0003</span>
<span class="cp">#define NVM_ID_LED_SETTINGS        0x0004 </span><span class="cm">/* SERDES output amplitude */</span><span class="cp"></span>
<span class="cp">#define NVM_INIT_CONTROL2_REG      0x000F</span>
<span class="cp">#define NVM_INIT_CONTROL3_PORT_B   0x0014</span>
<span class="cp">#define NVM_INIT_CONTROL3_PORT_A   0x0024</span>
<span class="cp">#define NVM_ALT_MAC_ADDR_PTR       0x0037</span>
<span class="cp">#define NVM_CHECKSUM_REG           0x003F</span>
<span class="cp">#define NVM_COMPATIBILITY_REG_3    0x0003</span>
<span class="cp">#define NVM_COMPATIBILITY_BIT_MASK 0x8000</span>
<span class="cp">#define NVM_MAC_ADDR               0x0000</span>
<span class="cp">#define NVM_SUB_DEV_ID             0x000B</span>
<span class="cp">#define NVM_SUB_VEN_ID             0x000C</span>
<span class="cp">#define NVM_DEV_ID                 0x000D</span>
<span class="cp">#define NVM_VEN_ID                 0x000E</span>
<span class="cp">#define NVM_INIT_CTRL_2            0x000F</span>
<span class="cp">#define NVM_INIT_CTRL_4            0x0013</span>
<span class="cp">#define NVM_LED_1_CFG              0x001C</span>
<span class="cp">#define NVM_LED_0_2_CFG            0x001F</span>


<span class="cp">#define E1000_NVM_CFG_DONE_PORT_0  0x040000 </span><span class="cm">/* MNG config cycle done */</span><span class="cp"></span>
<span class="cp">#define E1000_NVM_CFG_DONE_PORT_1  0x080000 </span><span class="cm">/* ...for second port */</span><span class="cp"></span>
<span class="cp">#define E1000_NVM_CFG_DONE_PORT_2  0x100000 </span><span class="cm">/* ...for third port */</span><span class="cp"></span>
<span class="cp">#define E1000_NVM_CFG_DONE_PORT_3  0x200000 </span><span class="cm">/* ...for fourth port */</span><span class="cp"></span>

<span class="cp">#define NVM_82580_LAN_FUNC_OFFSET(a) (a ? (0x40 + (0x40 * a)) : 0)</span>

<span class="cm">/* Mask bits for fields in Word 0x24 of the NVM */</span>
<span class="cp">#define NVM_WORD24_COM_MDIO         0x0008 </span><span class="cm">/* MDIO interface shared */</span><span class="cp"></span>
<span class="cp">#define NVM_WORD24_EXT_MDIO         0x0004 </span><span class="cm">/* MDIO accesses routed external */</span><span class="cp"></span>

<span class="cm">/* Mask bits for fields in Word 0x0f of the NVM */</span>
<span class="cp">#define NVM_WORD0F_PAUSE_MASK       0x3000</span>
<span class="cp">#define NVM_WORD0F_ASM_DIR          0x2000</span>

<span class="cm">/* Mask bits for fields in Word 0x1a of the NVM */</span>

<span class="cm">/* length of string needed to store part num */</span>
<span class="cp">#define E1000_PBANUM_LENGTH         11</span>

<span class="cm">/* For checksumming, the sum of all words in the NVM should equal 0xBABA. */</span>
<span class="cp">#define NVM_SUM                    0xBABA</span>

<span class="cp">#define NVM_PBA_OFFSET_0           8</span>
<span class="cp">#define NVM_PBA_OFFSET_1           9</span>
<span class="cp">#define NVM_RESERVED_WORD		0xFFFF</span>
<span class="cp">#define NVM_PBA_PTR_GUARD          0xFAFA</span>
<span class="cp">#define NVM_WORD_SIZE_BASE_SHIFT   6</span>

<span class="cm">/* NVM Commands - Microwire */</span>

<span class="cm">/* NVM Commands - SPI */</span>
<span class="cp">#define NVM_MAX_RETRY_SPI          5000 </span><span class="cm">/* Max wait of 5ms, for RDY signal */</span><span class="cp"></span>
<span class="cp">#define NVM_WRITE_OPCODE_SPI       0x02 </span><span class="cm">/* NVM write opcode */</span><span class="cp"></span>
<span class="cp">#define NVM_READ_OPCODE_SPI        0x03 </span><span class="cm">/* NVM read opcode */</span><span class="cp"></span>
<span class="cp">#define NVM_A8_OPCODE_SPI          0x08 </span><span class="cm">/* opcode bit-3 = address bit-8 */</span><span class="cp"></span>
<span class="cp">#define NVM_WREN_OPCODE_SPI        0x06 </span><span class="cm">/* NVM set Write Enable latch */</span><span class="cp"></span>
<span class="cp">#define NVM_RDSR_OPCODE_SPI        0x05 </span><span class="cm">/* NVM read Status register */</span><span class="cp"></span>

<span class="cm">/* SPI NVM Status Register */</span>
<span class="cp">#define NVM_STATUS_RDY_SPI         0x01</span>

<span class="cm">/* Word definitions for ID LED Settings */</span>
<span class="cp">#define ID_LED_RESERVED_0000 0x0000</span>
<span class="cp">#define ID_LED_RESERVED_FFFF 0xFFFF</span>
<span class="cp">#define ID_LED_DEFAULT       ((ID_LED_OFF1_ON2  &lt;&lt; 12) | \</span>
<span class="cp">			      (ID_LED_OFF1_OFF2 &lt;&lt;  8) | \</span>
<span class="cp">			      (ID_LED_DEF1_DEF2 &lt;&lt;  4) | \</span>
<span class="cp">			      (ID_LED_DEF1_DEF2))</span>
<span class="cp">#define ID_LED_DEF1_DEF2     0x1</span>
<span class="cp">#define ID_LED_DEF1_ON2      0x2</span>
<span class="cp">#define ID_LED_DEF1_OFF2     0x3</span>
<span class="cp">#define ID_LED_ON1_DEF2      0x4</span>
<span class="cp">#define ID_LED_ON1_ON2       0x5</span>
<span class="cp">#define ID_LED_ON1_OFF2      0x6</span>
<span class="cp">#define ID_LED_OFF1_DEF2     0x7</span>
<span class="cp">#define ID_LED_OFF1_ON2      0x8</span>
<span class="cp">#define ID_LED_OFF1_OFF2     0x9</span>

<span class="cp">#define IGP_ACTIVITY_LED_MASK   0xFFFFF0FF</span>
<span class="cp">#define IGP_ACTIVITY_LED_ENABLE 0x0300</span>
<span class="cp">#define IGP_LED3_MODE           0x07000000</span>

<span class="cm">/* PCI/PCI-X/PCI-EX Config space */</span>
<span class="cp">#define PCIE_DEVICE_CONTROL2         0x28</span>
<span class="cp">#define PCIE_DEVICE_CONTROL2_16ms    0x0005</span>

<span class="cp">#define PHY_REVISION_MASK      0xFFFFFFF0</span>
<span class="cp">#define MAX_PHY_REG_ADDRESS    0x1F  </span><span class="cm">/* 5 bit address bus (0-0x1F) */</span><span class="cp"></span>
<span class="cp">#define MAX_PHY_MULTI_PAGE_REG 0xF</span>

<span class="cm">/* Bit definitions for valid PHY IDs. */</span>
<span class="cm">/*</span>
<span class="cm"> * I = Integrated</span>
<span class="cm"> * E = External</span>
<span class="cm"> */</span>
<span class="cp">#define M88E1111_I_PHY_ID    0x01410CC0</span>
<span class="cp">#define M88E1112_E_PHY_ID    0x01410C90</span>
<span class="cp">#define I347AT4_E_PHY_ID     0x01410DC0</span>
<span class="cp">#define IGP03E1000_E_PHY_ID  0x02A80390</span>
<span class="cp">#define I82580_I_PHY_ID      0x015403A0</span>
<span class="cp">#define I350_I_PHY_ID        0x015403B0</span>
<span class="cp">#define M88_VENDOR           0x0141</span>
<span class="cp">#define I210_I_PHY_ID        0x01410C00</span>

<span class="cm">/* M88E1000 Specific Registers */</span>
<span class="cp">#define M88E1000_PHY_SPEC_CTRL     0x10  </span><span class="cm">/* PHY Specific Control Register */</span><span class="cp"></span>
<span class="cp">#define M88E1000_PHY_SPEC_STATUS   0x11  </span><span class="cm">/* PHY Specific Status Register */</span><span class="cp"></span>
<span class="cp">#define M88E1000_EXT_PHY_SPEC_CTRL 0x14  </span><span class="cm">/* Extended PHY Specific Control */</span><span class="cp"></span>

<span class="cp">#define M88E1000_PHY_PAGE_SELECT   0x1D  </span><span class="cm">/* Reg 29 for page number setting */</span><span class="cp"></span>
<span class="cp">#define M88E1000_PHY_GEN_CONTROL   0x1E  </span><span class="cm">/* Its meaning depends on reg 29 */</span><span class="cp"></span>

<span class="cm">/* M88E1000 PHY Specific Control Register */</span>
<span class="cp">#define M88E1000_PSCR_POLARITY_REVERSAL 0x0002 </span><span class="cm">/* 1=Polarity Reversal enabled */</span><span class="cp"></span>
<span class="cm">/* 1=CLK125 low, 0=CLK125 toggling */</span>
<span class="cp">#define M88E1000_PSCR_MDI_MANUAL_MODE  0x0000  </span><span class="cm">/* MDI Crossover Mode bits 6:5 */</span><span class="cp"></span>
					       <span class="cm">/* Manual MDI configuration */</span>
<span class="cp">#define M88E1000_PSCR_MDIX_MANUAL_MODE 0x0020  </span><span class="cm">/* Manual MDIX configuration */</span><span class="cp"></span>
<span class="cm">/* 1000BASE-T: Auto crossover, 100BASE-TX/10BASE-T: MDI Mode */</span>
<span class="cp">#define M88E1000_PSCR_AUTO_X_1000T     0x0040</span>
<span class="cm">/* Auto crossover enabled all speeds */</span>
<span class="cp">#define M88E1000_PSCR_AUTO_X_MODE      0x0060</span>
<span class="cm">/*</span>
<span class="cm"> * 1=Enable Extended 10BASE-T distance (Lower 10BASE-T Rx Threshold</span>
<span class="cm"> * 0=Normal 10BASE-T Rx Threshold</span>
<span class="cm"> */</span>
<span class="cm">/* 1=5-bit interface in 100BASE-TX, 0=MII interface in 100BASE-TX */</span>
<span class="cp">#define M88E1000_PSCR_ASSERT_CRS_ON_TX     0x0800 </span><span class="cm">/* 1=Assert CRS on Transmit */</span><span class="cp"></span>

<span class="cm">/* M88E1000 PHY Specific Status Register */</span>
<span class="cp">#define M88E1000_PSSR_REV_POLARITY       0x0002 </span><span class="cm">/* 1=Polarity reversed */</span><span class="cp"></span>
<span class="cp">#define M88E1000_PSSR_DOWNSHIFT          0x0020 </span><span class="cm">/* 1=Downshifted */</span><span class="cp"></span>
<span class="cp">#define M88E1000_PSSR_MDIX               0x0040 </span><span class="cm">/* 1=MDIX; 0=MDI */</span><span class="cp"></span>
<span class="cm">/*</span>
<span class="cm"> * 0 = &lt;50M</span>
<span class="cm"> * 1 = 50-80M</span>
<span class="cm"> * 2 = 80-110M</span>
<span class="cm"> * 3 = 110-140M</span>
<span class="cm"> * 4 = &gt;140M</span>
<span class="cm"> */</span>
<span class="cp">#define M88E1000_PSSR_CABLE_LENGTH       0x0380</span>
<span class="cp">#define M88E1000_PSSR_SPEED              0xC000 </span><span class="cm">/* Speed, bits 14:15 */</span><span class="cp"></span>
<span class="cp">#define M88E1000_PSSR_1000MBS            0x8000 </span><span class="cm">/* 10=1000Mbs */</span><span class="cp"></span>

<span class="cp">#define M88E1000_PSSR_CABLE_LENGTH_SHIFT 7</span>

<span class="cm">/* M88E1000 Extended PHY Specific Control Register */</span>
<span class="cm">/*</span>
<span class="cm"> * 1 = Lost lock detect enabled.</span>
<span class="cm"> * Will assert lost lock and bring</span>
<span class="cm"> * link down if idle not seen</span>
<span class="cm"> * within 1ms in 1000BASE-T</span>
<span class="cm"> */</span>
<span class="cm">/*</span>
<span class="cm"> * Number of times we will attempt to autonegotiate before downshifting if we</span>
<span class="cm"> * are the master</span>
<span class="cm"> */</span>
<span class="cp">#define M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK 0x0C00</span>
<span class="cp">#define M88E1000_EPSCR_MASTER_DOWNSHIFT_1X   0x0000</span>
<span class="cm">/*</span>
<span class="cm"> * Number of times we will attempt to autonegotiate before downshifting if we</span>
<span class="cm"> * are the slave</span>
<span class="cm"> */</span>
<span class="cp">#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK  0x0300</span>
<span class="cp">#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X    0x0100</span>
<span class="cp">#define M88E1000_EPSCR_TX_CLK_25      0x0070 </span><span class="cm">/* 25  MHz TX_CLK */</span><span class="cp"></span>

<span class="cm">/* Intel i347-AT4 Registers */</span>

<span class="cp">#define I347AT4_PCDL                   0x10 </span><span class="cm">/* PHY Cable Diagnostics Length */</span><span class="cp"></span>
<span class="cp">#define I347AT4_PCDC                   0x15 </span><span class="cm">/* PHY Cable Diagnostics Control */</span><span class="cp"></span>
<span class="cp">#define I347AT4_PAGE_SELECT            0x16</span>

<span class="cm">/* i347-AT4 Extended PHY Specific Control Register */</span>

<span class="cm">/*</span>
<span class="cm"> *  Number of times we will attempt to autonegotiate before downshifting if we</span>
<span class="cm"> *  are the master</span>
<span class="cm"> */</span>
<span class="cp">#define I347AT4_PSCR_DOWNSHIFT_ENABLE 0x0800</span>
<span class="cp">#define I347AT4_PSCR_DOWNSHIFT_MASK   0x7000</span>
<span class="cp">#define I347AT4_PSCR_DOWNSHIFT_1X     0x0000</span>
<span class="cp">#define I347AT4_PSCR_DOWNSHIFT_2X     0x1000</span>
<span class="cp">#define I347AT4_PSCR_DOWNSHIFT_3X     0x2000</span>
<span class="cp">#define I347AT4_PSCR_DOWNSHIFT_4X     0x3000</span>
<span class="cp">#define I347AT4_PSCR_DOWNSHIFT_5X     0x4000</span>
<span class="cp">#define I347AT4_PSCR_DOWNSHIFT_6X     0x5000</span>
<span class="cp">#define I347AT4_PSCR_DOWNSHIFT_7X     0x6000</span>
<span class="cp">#define I347AT4_PSCR_DOWNSHIFT_8X     0x7000</span>

<span class="cm">/* i347-AT4 PHY Cable Diagnostics Control */</span>
<span class="cp">#define I347AT4_PCDC_CABLE_LENGTH_UNIT 0x0400 </span><span class="cm">/* 0=cm 1=meters */</span><span class="cp"></span>

<span class="cm">/* Marvell 1112 only registers */</span>
<span class="cp">#define M88E1112_VCT_DSP_DISTANCE       0x001A</span>

<span class="cm">/* M88EC018 Rev 2 specific DownShift settings */</span>
<span class="cp">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK  0x0E00</span>
<span class="cp">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X    0x0800</span>

<span class="cm">/* MDI Control */</span>
<span class="cp">#define E1000_MDIC_DATA_MASK 0x0000FFFF</span>
<span class="cp">#define E1000_MDIC_REG_MASK  0x001F0000</span>
<span class="cp">#define E1000_MDIC_REG_SHIFT 16</span>
<span class="cp">#define E1000_MDIC_PHY_MASK  0x03E00000</span>
<span class="cp">#define E1000_MDIC_PHY_SHIFT 21</span>
<span class="cp">#define E1000_MDIC_OP_WRITE  0x04000000</span>
<span class="cp">#define E1000_MDIC_OP_READ   0x08000000</span>
<span class="cp">#define E1000_MDIC_READY     0x10000000</span>
<span class="cp">#define E1000_MDIC_INT_EN    0x20000000</span>
<span class="cp">#define E1000_MDIC_ERROR     0x40000000</span>
<span class="cp">#define E1000_MDIC_DEST      0x80000000</span>

<span class="cm">/* Thermal Sensor */</span>
<span class="cp">#define E1000_THSTAT_PWR_DOWN       0x00000001 </span><span class="cm">/* Power Down Event */</span><span class="cp"></span>
<span class="cp">#define E1000_THSTAT_LINK_THROTTLE  0x00000002 </span><span class="cm">/* Link Speed Throttle Event */</span><span class="cp"></span>

<span class="cm">/* Energy Efficient Ethernet */</span>
<span class="cp">#define E1000_IPCNFG_EEE_1G_AN       0x00000008  </span><span class="cm">/* EEE Enable 1G AN */</span><span class="cp"></span>
<span class="cp">#define E1000_IPCNFG_EEE_100M_AN     0x00000004  </span><span class="cm">/* EEE Enable 100M AN */</span><span class="cp"></span>
<span class="cp">#define E1000_EEER_TX_LPI_EN         0x00010000  </span><span class="cm">/* EEE Tx LPI Enable */</span><span class="cp"></span>
<span class="cp">#define E1000_EEER_RX_LPI_EN         0x00020000  </span><span class="cm">/* EEE Rx LPI Enable */</span><span class="cp"></span>
<span class="cp">#define E1000_EEER_FRC_AN            0x10000000 </span><span class="cm">/* Enable EEE in loopback */</span><span class="cp"></span>
<span class="cp">#define E1000_EEER_LPI_FC            0x00040000  </span><span class="cm">/* EEE Enable on FC */</span><span class="cp"></span>

<span class="cm">/* SerDes Control */</span>
<span class="cp">#define E1000_GEN_CTL_READY             0x80000000</span>
<span class="cp">#define E1000_GEN_CTL_ADDRESS_SHIFT     8</span>
<span class="cp">#define E1000_GEN_POLL_TIMEOUT          640</span>

<span class="cp">#define E1000_VFTA_ENTRY_SHIFT               5</span>
<span class="cp">#define E1000_VFTA_ENTRY_MASK                0x7F</span>
<span class="cp">#define E1000_VFTA_ENTRY_BIT_SHIFT_MASK      0x1F</span>

<span class="cm">/* DMA Coalescing register fields */</span>
<span class="cp">#define E1000_PCIEMISC_LX_DECISION      0x00000080 </span><span class="cm">/* Lx power decision based</span>
<span class="cm">                                                      on DMA coal */</span><span class="cp"></span>

<span class="cm">/* Tx Rate-Scheduler Config fields */</span>
<span class="cp">#define E1000_RTTBCNRC_RS_ENA		0x80000000</span>
<span class="cp">#define E1000_RTTBCNRC_RF_DEC_MASK	0x00003FFF</span>
<span class="cp">#define E1000_RTTBCNRC_RF_INT_SHIFT	14</span>
<span class="cp">#define E1000_RTTBCNRC_RF_INT_MASK	\</span>
<span class="cp">	(E1000_RTTBCNRC_RF_DEC_MASK &lt;&lt; E1000_RTTBCNRC_RF_INT_SHIFT)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
