/*!
 * FPGAwars v0.0.1-dev (http://fpgawars.github.io/)
 * Copyleft 2016 FPGAwars
 * Licensed under GPL-2.0
 */
!function(t){"use strict";function e(e){var n=function(e){t("[tkey]").each(function(n){var a=e[t(this).attr("tkey")];t(this).html(a)})};a.indexOf(e)!=-1?t.getJSON("locale/"+e+".json",n):t.getJSON("locale/en.json",n),t("html, body").stop().animate({scrollTop:0},1e3,"easeInOutExpo")}t("a.page-scroll").click(function(e){var n=t(this);t("html, body").stop().animate({scrollTop:t(n.attr("href")).offset().top},1e3,"easeInOutExpo"),e.preventDefault()}),t("body").scrollspy({target:".navbar-fixed-top",offset:51}),t(".navbar-collapse ul li a").click(function(){t(".navbar-toggle:visible").click()}),t("#mainNav").affix({offset:{top:50}});var n=navigator.language.substr(0,2),a=["en","es"];t("#lang-en").click(function(t){"en"!=n&&(n="en",e(n))}),t("#lang-es").click(function(t){"es"!=n&&(n="es",e(n))}),e(n)}(jQuery);