Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat Dec  2 01:10:13 2017
| Host         : DESKTOP-VRPE8I7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cpu_timing_summary_routed.rpt -rpx cpu_timing_summary_routed.rpx
| Design       : cpu
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: touch_btn[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u13/Rd_out_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u13/Rd_out_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u13/Rd_out_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u13/Rd_out_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u14/Rd_out_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u14/Rd_out_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u14/Rd_out_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u14/Rd_out_reg[3]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: u18/clk1_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[4]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: u3/tmpRs_reg[0]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: u3/tmpRs_reg[1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: u3/tmpRs_reg[2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: u3/tmpRt_reg[0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: u3/tmpRt_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: u3/tmpRt_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u3/tmpT_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[20]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[21]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[22]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u8/ALUsrc_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u8/MemWrite_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u8/Reg1_out_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u8/Reg1_out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u8/Reg1_out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u8/Reg1_out_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u8/Reg2_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u8/Reg2_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u8/Reg2_out_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u8/Reg2_out_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 753 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 137 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.200        0.000                      0                  551        0.189        0.000                      0                  551        9.500        0.000                       0                   372  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk_in  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in             13.200        0.000                      0                  551        0.189        0.000                      0                  551        9.500        0.000                       0                   372  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack       13.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.200ns  (required time - arrival time)
  Source:                 u17/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_15/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 1.130ns (16.694%)  route 5.639ns (83.306%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 26.012 - 20.000 ) 
    Source Clock Delay      (SCD):    6.603ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           3.050     4.515    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.105     4.620 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.467     5.087    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.168 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.434     6.603    u17/CLK
    SLICE_X6Y114         FDRE                                         r  u17/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.433     7.036 r  u17/cnt_reg[11]/Q
                         net (fo=4, routed)           0.983     8.019    u17/cnt_reg_n_1_[11]
    SLICE_X7Y113         LUT5 (Prop_lut5_I1_O)        0.115     8.134 r  u17/cnt[31]_i_11/O
                         net (fo=1, routed)           0.357     8.491    u17/cnt[31]_i_11_n_1
    SLICE_X4Y115         LUT5 (Prop_lut5_I0_O)        0.267     8.758 r  u17/cnt[31]_i_4/O
                         net (fo=2, routed)           0.240     8.998    u17/cnt[31]_i_4_n_1
    SLICE_X4Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.103 r  u17/FSM_onehot_flash_state[5]_i_3/O
                         net (fo=2, routed)           0.405     9.508    u17/FSM_onehot_flash_state[5]_i_3_n_1
    SLICE_X3Y117         LUT6 (Prop_lut6_I5_O)        0.105     9.613 f  u17/ext_ram_data_OBUFT[31]_inst_i_5/O
                         net (fo=2, routed)           0.505    10.118    u17/ext_ram_data_OBUFT[31]_inst_i_5_n_1
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.105    10.223 r  u17/ext_ram_data_OBUFT[31]_inst_i_3/O
                         net (fo=17, routed)          3.148    13.372    u17_n_53
    SLICE_X0Y48          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.547    23.946    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.084    24.030 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    24.451    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.528 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.484    26.012    n_0_1020_BUFG
    SLICE_X0Y48          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_15/C
                         clock pessimism              0.640    26.652    
                         clock uncertainty           -0.035    26.617    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)       -0.045    26.572    ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_15
  -------------------------------------------------------------------
                         required time                         26.572    
                         arrival time                         -13.372    
  -------------------------------------------------------------------
                         slack                                 13.200    

Slack (MET) :             13.209ns  (required time - arrival time)
  Source:                 u17/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 1.130ns (16.694%)  route 5.639ns (83.306%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 26.012 - 20.000 ) 
    Source Clock Delay      (SCD):    6.603ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           3.050     4.515    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.105     4.620 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.467     5.087    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.168 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.434     6.603    u17/CLK
    SLICE_X6Y114         FDRE                                         r  u17/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.433     7.036 r  u17/cnt_reg[11]/Q
                         net (fo=4, routed)           0.983     8.019    u17/cnt_reg_n_1_[11]
    SLICE_X7Y113         LUT5 (Prop_lut5_I1_O)        0.115     8.134 r  u17/cnt[31]_i_11/O
                         net (fo=1, routed)           0.357     8.491    u17/cnt[31]_i_11_n_1
    SLICE_X4Y115         LUT5 (Prop_lut5_I0_O)        0.267     8.758 r  u17/cnt[31]_i_4/O
                         net (fo=2, routed)           0.240     8.998    u17/cnt[31]_i_4_n_1
    SLICE_X4Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.103 r  u17/FSM_onehot_flash_state[5]_i_3/O
                         net (fo=2, routed)           0.405     9.508    u17/FSM_onehot_flash_state[5]_i_3_n_1
    SLICE_X3Y117         LUT6 (Prop_lut6_I5_O)        0.105     9.613 f  u17/ext_ram_data_OBUFT[31]_inst_i_5/O
                         net (fo=2, routed)           0.505    10.118    u17/ext_ram_data_OBUFT[31]_inst_i_5_n_1
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.105    10.223 r  u17/ext_ram_data_OBUFT[31]_inst_i_3/O
                         net (fo=17, routed)          3.148    13.372    u17_n_53
    SLICE_X0Y48          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.547    23.946    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.084    24.030 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    24.451    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.528 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.484    26.012    n_0_1020_BUFG
    SLICE_X0Y48          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_6/C
                         clock pessimism              0.640    26.652    
                         clock uncertainty           -0.035    26.617    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)       -0.036    26.581    ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         26.581    
                         arrival time                         -13.372    
  -------------------------------------------------------------------
                         slack                                 13.209    

Slack (MET) :             13.216ns  (required time - arrival time)
  Source:                 u17/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 1.130ns (16.737%)  route 5.622ns (83.263%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 26.012 - 20.000 ) 
    Source Clock Delay      (SCD):    6.603ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           3.050     4.515    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.105     4.620 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.467     5.087    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.168 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.434     6.603    u17/CLK
    SLICE_X6Y114         FDRE                                         r  u17/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.433     7.036 r  u17/cnt_reg[11]/Q
                         net (fo=4, routed)           0.983     8.019    u17/cnt_reg_n_1_[11]
    SLICE_X7Y113         LUT5 (Prop_lut5_I1_O)        0.115     8.134 r  u17/cnt[31]_i_11/O
                         net (fo=1, routed)           0.357     8.491    u17/cnt[31]_i_11_n_1
    SLICE_X4Y115         LUT5 (Prop_lut5_I0_O)        0.267     8.758 r  u17/cnt[31]_i_4/O
                         net (fo=2, routed)           0.240     8.998    u17/cnt[31]_i_4_n_1
    SLICE_X4Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.103 r  u17/FSM_onehot_flash_state[5]_i_3/O
                         net (fo=2, routed)           0.405     9.508    u17/FSM_onehot_flash_state[5]_i_3_n_1
    SLICE_X3Y117         LUT6 (Prop_lut6_I5_O)        0.105     9.613 f  u17/ext_ram_data_OBUFT[31]_inst_i_5/O
                         net (fo=2, routed)           0.505    10.118    u17/ext_ram_data_OBUFT[31]_inst_i_5_n_1
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.105    10.223 r  u17/ext_ram_data_OBUFT[31]_inst_i_3/O
                         net (fo=17, routed)          3.131    13.354    u17_n_53
    SLICE_X0Y47          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.547    23.946    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.084    24.030 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    24.451    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.528 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.484    26.012    n_0_1020_BUFG
    SLICE_X0Y47          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_4/C
                         clock pessimism              0.640    26.652    
                         clock uncertainty           -0.035    26.617    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.047    26.570    ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         26.570    
                         arrival time                         -13.354    
  -------------------------------------------------------------------
                         slack                                 13.216    

Slack (MET) :             13.333ns  (required time - arrival time)
  Source:                 u17/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data_OBUFT[31]_inst_i_1/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 1.130ns (17.047%)  route 5.499ns (82.953%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 26.012 - 20.000 ) 
    Source Clock Delay      (SCD):    6.603ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           3.050     4.515    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.105     4.620 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.467     5.087    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.168 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.434     6.603    u17/CLK
    SLICE_X6Y114         FDRE                                         r  u17/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.433     7.036 r  u17/cnt_reg[11]/Q
                         net (fo=4, routed)           0.983     8.019    u17/cnt_reg_n_1_[11]
    SLICE_X7Y113         LUT5 (Prop_lut5_I1_O)        0.115     8.134 r  u17/cnt[31]_i_11/O
                         net (fo=1, routed)           0.357     8.491    u17/cnt[31]_i_11_n_1
    SLICE_X4Y115         LUT5 (Prop_lut5_I0_O)        0.267     8.758 r  u17/cnt[31]_i_4/O
                         net (fo=2, routed)           0.240     8.998    u17/cnt[31]_i_4_n_1
    SLICE_X4Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.103 r  u17/FSM_onehot_flash_state[5]_i_3/O
                         net (fo=2, routed)           0.405     9.508    u17/FSM_onehot_flash_state[5]_i_3_n_1
    SLICE_X3Y117         LUT6 (Prop_lut6_I5_O)        0.105     9.613 f  u17/ext_ram_data_OBUFT[31]_inst_i_5/O
                         net (fo=2, routed)           0.505    10.118    u17/ext_ram_data_OBUFT[31]_inst_i_5_n_1
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.105    10.223 r  u17/ext_ram_data_OBUFT[31]_inst_i_3/O
                         net (fo=17, routed)          3.008    13.231    u17_n_53
    SLICE_X0Y48          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.547    23.946    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.084    24.030 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    24.451    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.528 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.484    26.012    n_0_1020_BUFG
    SLICE_X0Y48          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1/C
                         clock pessimism              0.640    26.652    
                         clock uncertainty           -0.035    26.617    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)       -0.053    26.564    ext_ram_data_OBUFT[31]_inst_i_1
  -------------------------------------------------------------------
                         required time                         26.564    
                         arrival time                         -13.231    
  -------------------------------------------------------------------
                         slack                                 13.333    

Slack (MET) :             13.343ns  (required time - arrival time)
  Source:                 u17/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 1.130ns (17.047%)  route 5.499ns (82.953%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 26.012 - 20.000 ) 
    Source Clock Delay      (SCD):    6.603ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           3.050     4.515    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.105     4.620 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.467     5.087    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.168 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.434     6.603    u17/CLK
    SLICE_X6Y114         FDRE                                         r  u17/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.433     7.036 r  u17/cnt_reg[11]/Q
                         net (fo=4, routed)           0.983     8.019    u17/cnt_reg_n_1_[11]
    SLICE_X7Y113         LUT5 (Prop_lut5_I1_O)        0.115     8.134 r  u17/cnt[31]_i_11/O
                         net (fo=1, routed)           0.357     8.491    u17/cnt[31]_i_11_n_1
    SLICE_X4Y115         LUT5 (Prop_lut5_I0_O)        0.267     8.758 r  u17/cnt[31]_i_4/O
                         net (fo=2, routed)           0.240     8.998    u17/cnt[31]_i_4_n_1
    SLICE_X4Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.103 r  u17/FSM_onehot_flash_state[5]_i_3/O
                         net (fo=2, routed)           0.405     9.508    u17/FSM_onehot_flash_state[5]_i_3_n_1
    SLICE_X3Y117         LUT6 (Prop_lut6_I5_O)        0.105     9.613 f  u17/ext_ram_data_OBUFT[31]_inst_i_5/O
                         net (fo=2, routed)           0.505    10.118    u17/ext_ram_data_OBUFT[31]_inst_i_5_n_1
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.105    10.223 r  u17/ext_ram_data_OBUFT[31]_inst_i_3/O
                         net (fo=17, routed)          3.008    13.231    u17_n_53
    SLICE_X0Y48          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.547    23.946    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.084    24.030 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    24.451    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.528 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.484    26.012    n_0_1020_BUFG
    SLICE_X0Y48          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_2/C
                         clock pessimism              0.640    26.652    
                         clock uncertainty           -0.035    26.617    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)       -0.043    26.574    ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         26.574    
                         arrival time                         -13.231    
  -------------------------------------------------------------------
                         slack                                 13.343    

Slack (MET) :             13.343ns  (required time - arrival time)
  Source:                 u17/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_12/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 1.130ns (17.060%)  route 5.494ns (82.940%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 26.012 - 20.000 ) 
    Source Clock Delay      (SCD):    6.603ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           3.050     4.515    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.105     4.620 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.467     5.087    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.168 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.434     6.603    u17/CLK
    SLICE_X6Y114         FDRE                                         r  u17/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.433     7.036 r  u17/cnt_reg[11]/Q
                         net (fo=4, routed)           0.983     8.019    u17/cnt_reg_n_1_[11]
    SLICE_X7Y113         LUT5 (Prop_lut5_I1_O)        0.115     8.134 r  u17/cnt[31]_i_11/O
                         net (fo=1, routed)           0.357     8.491    u17/cnt[31]_i_11_n_1
    SLICE_X4Y115         LUT5 (Prop_lut5_I0_O)        0.267     8.758 r  u17/cnt[31]_i_4/O
                         net (fo=2, routed)           0.240     8.998    u17/cnt[31]_i_4_n_1
    SLICE_X4Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.103 r  u17/FSM_onehot_flash_state[5]_i_3/O
                         net (fo=2, routed)           0.405     9.508    u17/FSM_onehot_flash_state[5]_i_3_n_1
    SLICE_X3Y117         LUT6 (Prop_lut6_I5_O)        0.105     9.613 f  u17/ext_ram_data_OBUFT[31]_inst_i_5/O
                         net (fo=2, routed)           0.505    10.118    u17/ext_ram_data_OBUFT[31]_inst_i_5_n_1
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.105    10.223 r  u17/ext_ram_data_OBUFT[31]_inst_i_3/O
                         net (fo=17, routed)          3.003    13.226    u17_n_53
    SLICE_X0Y48          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.547    23.946    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.084    24.030 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    24.451    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.528 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.484    26.012    n_0_1020_BUFG
    SLICE_X0Y48          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_12/C
                         clock pessimism              0.640    26.652    
                         clock uncertainty           -0.035    26.617    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)       -0.048    26.569    ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_12
  -------------------------------------------------------------------
                         required time                         26.569    
                         arrival time                         -13.226    
  -------------------------------------------------------------------
                         slack                                 13.343    

Slack (MET) :             13.352ns  (required time - arrival time)
  Source:                 u17/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 1.130ns (17.060%)  route 5.494ns (82.940%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 26.012 - 20.000 ) 
    Source Clock Delay      (SCD):    6.603ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           3.050     4.515    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.105     4.620 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.467     5.087    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.168 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.434     6.603    u17/CLK
    SLICE_X6Y114         FDRE                                         r  u17/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.433     7.036 r  u17/cnt_reg[11]/Q
                         net (fo=4, routed)           0.983     8.019    u17/cnt_reg_n_1_[11]
    SLICE_X7Y113         LUT5 (Prop_lut5_I1_O)        0.115     8.134 r  u17/cnt[31]_i_11/O
                         net (fo=1, routed)           0.357     8.491    u17/cnt[31]_i_11_n_1
    SLICE_X4Y115         LUT5 (Prop_lut5_I0_O)        0.267     8.758 r  u17/cnt[31]_i_4/O
                         net (fo=2, routed)           0.240     8.998    u17/cnt[31]_i_4_n_1
    SLICE_X4Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.103 r  u17/FSM_onehot_flash_state[5]_i_3/O
                         net (fo=2, routed)           0.405     9.508    u17/FSM_onehot_flash_state[5]_i_3_n_1
    SLICE_X3Y117         LUT6 (Prop_lut6_I5_O)        0.105     9.613 f  u17/ext_ram_data_OBUFT[31]_inst_i_5/O
                         net (fo=2, routed)           0.505    10.118    u17/ext_ram_data_OBUFT[31]_inst_i_5_n_1
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.105    10.223 r  u17/ext_ram_data_OBUFT[31]_inst_i_3/O
                         net (fo=17, routed)          3.003    13.226    u17_n_53
    SLICE_X0Y48          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.547    23.946    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.084    24.030 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    24.451    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.528 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.484    26.012    n_0_1020_BUFG
    SLICE_X0Y48          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_5/C
                         clock pessimism              0.640    26.652    
                         clock uncertainty           -0.035    26.617    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)       -0.039    26.578    ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         26.578    
                         arrival time                         -13.226    
  -------------------------------------------------------------------
                         slack                                 13.352    

Slack (MET) :             13.366ns  (required time - arrival time)
  Source:                 u17/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 1.130ns (17.150%)  route 5.459ns (82.850%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 26.012 - 20.000 ) 
    Source Clock Delay      (SCD):    6.603ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           3.050     4.515    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.105     4.620 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.467     5.087    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.168 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.434     6.603    u17/CLK
    SLICE_X6Y114         FDRE                                         r  u17/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.433     7.036 r  u17/cnt_reg[11]/Q
                         net (fo=4, routed)           0.983     8.019    u17/cnt_reg_n_1_[11]
    SLICE_X7Y113         LUT5 (Prop_lut5_I1_O)        0.115     8.134 r  u17/cnt[31]_i_11/O
                         net (fo=1, routed)           0.357     8.491    u17/cnt[31]_i_11_n_1
    SLICE_X4Y115         LUT5 (Prop_lut5_I0_O)        0.267     8.758 r  u17/cnt[31]_i_4/O
                         net (fo=2, routed)           0.240     8.998    u17/cnt[31]_i_4_n_1
    SLICE_X4Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.103 r  u17/FSM_onehot_flash_state[5]_i_3/O
                         net (fo=2, routed)           0.405     9.508    u17/FSM_onehot_flash_state[5]_i_3_n_1
    SLICE_X3Y117         LUT6 (Prop_lut6_I5_O)        0.105     9.613 f  u17/ext_ram_data_OBUFT[31]_inst_i_5/O
                         net (fo=2, routed)           0.505    10.118    u17/ext_ram_data_OBUFT[31]_inst_i_5_n_1
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.105    10.223 r  u17/ext_ram_data_OBUFT[31]_inst_i_3/O
                         net (fo=17, routed)          2.968    13.192    u17_n_53
    SLICE_X0Y47          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.547    23.946    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.084    24.030 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    24.451    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.528 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.484    26.012    n_0_1020_BUFG
    SLICE_X0Y47          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_7/C
                         clock pessimism              0.640    26.652    
                         clock uncertainty           -0.035    26.617    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.059    26.558    ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         26.558    
                         arrival time                         -13.192    
  -------------------------------------------------------------------
                         slack                                 13.366    

Slack (MET) :             13.369ns  (required time - arrival time)
  Source:                 u17/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 1.130ns (17.111%)  route 5.474ns (82.889%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 26.012 - 20.000 ) 
    Source Clock Delay      (SCD):    6.603ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           3.050     4.515    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.105     4.620 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.467     5.087    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.168 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.434     6.603    u17/CLK
    SLICE_X6Y114         FDRE                                         r  u17/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.433     7.036 r  u17/cnt_reg[11]/Q
                         net (fo=4, routed)           0.983     8.019    u17/cnt_reg_n_1_[11]
    SLICE_X7Y113         LUT5 (Prop_lut5_I1_O)        0.115     8.134 r  u17/cnt[31]_i_11/O
                         net (fo=1, routed)           0.357     8.491    u17/cnt[31]_i_11_n_1
    SLICE_X4Y115         LUT5 (Prop_lut5_I0_O)        0.267     8.758 r  u17/cnt[31]_i_4/O
                         net (fo=2, routed)           0.240     8.998    u17/cnt[31]_i_4_n_1
    SLICE_X4Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.103 r  u17/FSM_onehot_flash_state[5]_i_3/O
                         net (fo=2, routed)           0.405     9.508    u17/FSM_onehot_flash_state[5]_i_3_n_1
    SLICE_X3Y117         LUT6 (Prop_lut6_I5_O)        0.105     9.613 f  u17/ext_ram_data_OBUFT[31]_inst_i_5/O
                         net (fo=2, routed)           0.505    10.118    u17/ext_ram_data_OBUFT[31]_inst_i_5_n_1
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.105    10.223 r  u17/ext_ram_data_OBUFT[31]_inst_i_3/O
                         net (fo=17, routed)          2.983    13.206    u17_n_53
    SLICE_X0Y47          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.547    23.946    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.084    24.030 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    24.451    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.528 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.484    26.012    n_0_1020_BUFG
    SLICE_X0Y47          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_8/C
                         clock pessimism              0.640    26.652    
                         clock uncertainty           -0.035    26.617    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.042    26.575    ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         26.575    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                 13.369    

Slack (MET) :             13.468ns  (required time - arrival time)
  Source:                 u17/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 1.130ns (17.435%)  route 5.351ns (82.565%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 26.012 - 20.000 ) 
    Source Clock Delay      (SCD):    6.603ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           3.050     4.515    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.105     4.620 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.467     5.087    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.168 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.434     6.603    u17/CLK
    SLICE_X6Y114         FDRE                                         r  u17/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.433     7.036 r  u17/cnt_reg[11]/Q
                         net (fo=4, routed)           0.983     8.019    u17/cnt_reg_n_1_[11]
    SLICE_X7Y113         LUT5 (Prop_lut5_I1_O)        0.115     8.134 r  u17/cnt[31]_i_11/O
                         net (fo=1, routed)           0.357     8.491    u17/cnt[31]_i_11_n_1
    SLICE_X4Y115         LUT5 (Prop_lut5_I0_O)        0.267     8.758 r  u17/cnt[31]_i_4/O
                         net (fo=2, routed)           0.240     8.998    u17/cnt[31]_i_4_n_1
    SLICE_X4Y116         LUT4 (Prop_lut4_I3_O)        0.105     9.103 r  u17/FSM_onehot_flash_state[5]_i_3/O
                         net (fo=2, routed)           0.405     9.508    u17/FSM_onehot_flash_state[5]_i_3_n_1
    SLICE_X3Y117         LUT6 (Prop_lut6_I5_O)        0.105     9.613 f  u17/ext_ram_data_OBUFT[31]_inst_i_5/O
                         net (fo=2, routed)           0.505    10.118    u17/ext_ram_data_OBUFT[31]_inst_i_5_n_1
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.105    10.223 r  u17/ext_ram_data_OBUFT[31]_inst_i_3/O
                         net (fo=17, routed)          2.860    13.084    u17_n_53
    SLICE_X0Y48          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.547    23.946    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.084    24.030 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    24.451    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.528 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.484    26.012    n_0_1020_BUFG
    SLICE_X0Y48          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica/C
                         clock pessimism              0.640    26.652    
                         clock uncertainty           -0.035    26.617    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)       -0.065    26.552    ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica
  -------------------------------------------------------------------
                         required time                         26.552    
                         arrival time                         -13.084    
  -------------------------------------------------------------------
                         slack                                 13.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u17/current_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/flash_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.925%)  route 0.141ns (50.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.456     1.757    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.802 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     2.008    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.034 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.594     2.627    u17/CLK
    SLICE_X0Y132         FDCE                                         r  u17/current_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDCE (Prop_fdce_C_Q)         0.141     2.768 r  u17/current_addr_reg[8]/Q
                         net (fo=5, routed)           0.141     2.910    u17/current_addr_reg[8]
    SLICE_X1Y133         FDCE                                         r  u17/flash_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.732     2.222    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.056     2.278 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.507    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.536 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.866     3.402    u17/CLK
    SLICE_X1Y133         FDCE                                         r  u17/flash_addr_reg[9]/C
                         clock pessimism             -0.759     2.642    
    SLICE_X1Y133         FDCE (Hold_fdce_C_D)         0.078     2.720    u17/flash_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u17/FSM_onehot_flash_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/flash_we_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.164%)  route 0.139ns (45.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.399ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.736ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.456     1.757    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.802 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     2.008    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.034 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.595     2.628    u17/CLK
    SLICE_X2Y116         FDCE                                         r  u17/FSM_onehot_flash_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDCE (Prop_fdce_C_Q)         0.164     2.792 r  u17/FSM_onehot_flash_state_reg[2]/Q
                         net (fo=3, routed)           0.139     2.931    u17/FSM_onehot_flash_state_reg_n_1_[2]
    SLICE_X4Y116         FDRE                                         r  u17/flash_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.732     2.222    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.056     2.278 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.507    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.536 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.862     3.399    u17/CLK
    SLICE_X4Y116         FDRE                                         r  u17/flash_we_reg/C
                         clock pessimism             -0.736     2.662    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.070     2.732    u17/flash_we_reg
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u17/current_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/flash_addr_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.449%)  route 0.118ns (45.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.456     1.757    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.802 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     2.008    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.034 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.595     2.628    u17/CLK
    SLICE_X0Y133         FDCE                                         r  u17/current_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDCE (Prop_fdce_C_Q)         0.141     2.769 r  u17/current_addr_reg[15]/Q
                         net (fo=4, routed)           0.118     2.887    u17/current_addr_reg[15]
    SLICE_X1Y133         FDCE                                         r  u17/flash_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.732     2.222    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.056     2.278 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.507    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.536 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.866     3.402    u17/CLK
    SLICE_X1Y133         FDCE                                         r  u17/flash_addr_reg[16]/C
                         clock pessimism             -0.760     2.641    
    SLICE_X1Y133         FDCE (Hold_fdce_C_D)         0.047     2.688    u17/flash_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u17/current_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/flash_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.357%)  route 0.151ns (51.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.456     1.757    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.802 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     2.008    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.034 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.593     2.626    u17/CLK
    SLICE_X0Y131         FDCE                                         r  u17/current_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDCE (Prop_fdce_C_Q)         0.141     2.767 r  u17/current_addr_reg[4]/Q
                         net (fo=4, routed)           0.151     2.918    u17/current_addr_reg[4]
    SLICE_X1Y133         FDCE                                         r  u17/flash_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.732     2.222    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.056     2.278 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.507    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.536 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.866     3.402    u17/CLK
    SLICE_X1Y133         FDCE                                         r  u17/flash_addr_reg[5]/C
                         clock pessimism             -0.759     2.642    
    SLICE_X1Y133         FDCE (Hold_fdce_C_D)         0.075     2.717    u17/flash_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u17/FSM_onehot_flash_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/FSM_onehot_flash_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.339%)  route 0.122ns (42.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.456     1.757    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.802 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     2.008    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.034 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.595     2.628    u17/CLK
    SLICE_X2Y116         FDCE                                         r  u17/FSM_onehot_flash_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDCE (Prop_fdce_C_Q)         0.164     2.792 r  u17/FSM_onehot_flash_state_reg[3]/Q
                         net (fo=4, routed)           0.122     2.914    u17/FSM_onehot_flash_state_reg_n_1_[3]
    SLICE_X2Y116         FDCE                                         r  u17/FSM_onehot_flash_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.732     2.222    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.056     2.278 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.507    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.536 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.866     3.402    u17/CLK
    SLICE_X2Y116         FDCE                                         r  u17/FSM_onehot_flash_state_reg[4]/C
                         clock pessimism             -0.773     2.628    
    SLICE_X2Y116         FDCE (Hold_fdce_C_D)         0.060     2.688    u17/FSM_onehot_flash_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u17/FSM_onehot_flash_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/flash_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.480%)  route 0.126ns (37.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.456     1.757    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.802 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     2.008    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.034 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.595     2.628    u17/CLK
    SLICE_X2Y116         FDPE                                         r  u17/FSM_onehot_flash_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDPE (Prop_fdpe_C_Q)         0.164     2.792 r  u17/FSM_onehot_flash_state_reg[0]/Q
                         net (fo=7, routed)           0.126     2.918    u17/FSM_onehot_flash_state_reg_n_1_[0]
    SLICE_X3Y116         LUT2 (Prop_lut2_I0_O)        0.045     2.963 r  u17/flash_oe_i_2/O
                         net (fo=1, routed)           0.000     2.963    u17/flash_oe_i_2_n_1
    SLICE_X3Y116         FDRE                                         r  u17/flash_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.732     2.222    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.056     2.278 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.507    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.536 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.866     3.402    u17/CLK
    SLICE_X3Y116         FDRE                                         r  u17/flash_oe_reg/C
                         clock pessimism             -0.760     2.641    
    SLICE_X3Y116         FDRE (Hold_fdre_C_D)         0.091     2.732    u17/flash_oe_reg
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u17/FSM_onehot_flash_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flash_data_IOBUF[15]_inst_i_1/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.354%)  route 0.155ns (42.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.456     1.757    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.802 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     2.008    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.034 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.595     2.628    u17/CLK
    SLICE_X2Y116         FDCE                                         r  u17/FSM_onehot_flash_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDCE (Prop_fdce_C_Q)         0.164     2.792 f  u17/FSM_onehot_flash_state_reg[1]/Q
                         net (fo=3, routed)           0.155     2.948    u17/FSM_onehot_flash_state_reg_n_1_[1]
    SLICE_X2Y117         LUT6 (Prop_lut6_I0_O)        0.045     2.993 r  u17/flash_data_IOBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.993    u17_n_30
    SLICE_X2Y117         FDRE                                         r  flash_data_IOBUF[15]_inst_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.732     2.222    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.056     2.278 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.507    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.536 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.864     3.401    n_0_1020_BUFG
    SLICE_X2Y117         FDRE                                         r  flash_data_IOBUF[15]_inst_i_1/C
                         clock pessimism             -0.759     2.641    
    SLICE_X2Y117         FDRE (Hold_fdre_C_D)         0.120     2.761    flash_data_IOBUF[15]_inst_i_1
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u17/current_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/flash_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.049%)  route 0.187ns (56.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.456     1.757    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.802 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     2.008    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.034 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.592     2.625    u17/CLK
    SLICE_X0Y130         FDCE                                         r  u17/current_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.141     2.766 r  u17/current_addr_reg[3]/Q
                         net (fo=4, routed)           0.187     2.953    u17/current_addr_reg[3]
    SLICE_X1Y132         FDCE                                         r  u17/flash_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.732     2.222    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.056     2.278 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.507    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.536 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.864     3.401    u17/CLK
    SLICE_X1Y132         FDCE                                         r  u17/flash_addr_reg[4]/C
                         clock pessimism             -0.759     2.641    
    SLICE_X1Y132         FDCE (Hold_fdce_C_D)         0.070     2.711    u17/flash_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u17/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.189ns (52.192%)  route 0.173ns (47.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.623ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.456     1.757    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.802 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     2.008    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.034 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.590     2.623    u17/CLK
    SLICE_X0Y128         FDCE                                         r  u17/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDCE (Prop_fdce_C_Q)         0.141     2.764 f  u17/state_reg[1]/Q
                         net (fo=30, routed)          0.173     2.937    u17/ram2_addr_reg[15]_0[1]
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.048     2.985 r  u17/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.985    u17/state[0]_i_1__0_n_1
    SLICE_X0Y129         FDCE                                         r  u17/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.732     2.222    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.056     2.278 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.507    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.536 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.861     3.398    u17/CLK
    SLICE_X0Y129         FDCE                                         r  u17/state_reg[0]/C
                         clock pessimism             -0.759     2.638    
    SLICE_X0Y129         FDCE (Hold_fdce_C_D)         0.105     2.743    u17/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u17/current_addr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/flash_addr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.362%)  route 0.184ns (56.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.456     1.757    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.802 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     2.008    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.034 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.595     2.628    u17/CLK
    SLICE_X0Y133         FDCE                                         r  u17/current_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDCE (Prop_fdce_C_Q)         0.141     2.769 r  u17/current_addr_reg[12]/Q
                         net (fo=4, routed)           0.184     2.954    u17/current_addr_reg[12]
    SLICE_X1Y134         FDCE                                         r  u17/flash_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.732     2.222    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.056     2.278 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.507    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.536 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.866     3.403    u17/CLK
    SLICE_X1Y134         FDCE                                         r  u17/flash_addr_reg[13]/C
                         clock pessimism             -0.759     2.643    
    SLICE_X1Y134         FDCE (Hold_fdce_C_D)         0.066     2.709    u17/flash_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.709    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1  n_0_1020_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y113   u17/cnt_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y113   u17/cnt_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y114   u17/cnt_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y130   u17/current_addr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y132   u17/current_addr_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y132   u17/current_addr_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y133   u17/current_addr_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y128   u17/ram2_addr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y128   u17/ram2_addr_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y130   u17/current_addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y130   u17/current_addr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y130   u17/current_addr_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y130   u17/current_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y116   u17/cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y116   u17/cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y116   u17/cnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y116   u17/cnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y118   u17/cnt_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y118   u17/cnt_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y128   u17/ram2_addr_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y128   u17/ram2_addr_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y128   u17/ram2_addr_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y128   u17/state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y51    ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y54    ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_13/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y53    ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_14/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y98    ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_16/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y121   u17/ReadData_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y121   u17/ReadData_reg[14]/C



