// Seed: 4073157007
module module_0;
  generate
    logic id_1 = id_1;
  endgenerate
  parameter id_2 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd9,
    parameter id_1 = 32'd39
) (
    input supply0 _id_0,
    input wor _id_1
);
  id_3(
      id_3, 1
  ); id_4(
      (id_4), {-1, -1}
  );
  bit [id_0 : id_1] id_5, id_6, id_7;
  always @(posedge id_3) begin : LABEL_0
    begin : LABEL_1
      id_6 -= !1 - id_1;
      @(posedge id_1) id_6 = id_3;
      id_6 <= -1 & id_7;
    end
  end
  wire id_8;
  struct packed {
    logic   id_9;
    logic   id_10;
    integer id_11  = {-1, -1, -1};
    logic   id_12;
    integer id_13;
    struct packed {logic id_14;} id_15;
    logic   id_16;
  }
      id_17 = ~-1, id_18;
  wire  id_19;
  logic id_20;
  module_0 modCall_1 ();
endmodule
