# TCL File Generated by Component Editor 20.1
# Sat Jan 09 01:01:09 ICT 2021
# DO NOT MODIFY


# 
# backprop_controller "backprop_controller" v1.0
# Wachirawit Wacharak 2021.01.09.01:01:09
# Create control sugnal for backprop layer
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module backprop_controller
# 
set_module_property DESCRIPTION "Create control sugnal for backprop layer"
set_module_property NAME backprop_controller
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP neural_burning/backprop_layer
set_module_property AUTHOR "Wachirawit Wacharak"
set_module_property DISPLAY_NAME backprop_controller
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL backprop_stack_controller
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file backprop_stack_controller.sv SYSTEM_VERILOG PATH ../backprop_stack_controller/backprop_stack_controller.sv TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter size INTEGER 3
set_parameter_property size DEFAULT_VALUE 3
set_parameter_property size DISPLAY_NAME size
set_parameter_property size TYPE INTEGER
set_parameter_property size UNITS None
set_parameter_property size ALLOWED_RANGES -2147483648:2147483647
set_parameter_property size HDL_PARAMETER true
add_parameter data_size INTEGER 16
set_parameter_property data_size DEFAULT_VALUE 16
set_parameter_property data_size DISPLAY_NAME data_size
set_parameter_property data_size TYPE INTEGER
set_parameter_property data_size UNITS None
set_parameter_property data_size ALLOWED_RANGES -2147483648:2147483647
set_parameter_property data_size HDL_PARAMETER true


# 
# display items
# 


# 
# connection point backpropagator_signal_interface
# 
add_interface backpropagator_signal_interface conduit end
set_interface_property backpropagator_signal_interface associatedClock ""
set_interface_property backpropagator_signal_interface associatedReset ""
set_interface_property backpropagator_signal_interface ENABLED true
set_interface_property backpropagator_signal_interface EXPORT_OF ""
set_interface_property backpropagator_signal_interface PORT_NAME_MAP ""
set_interface_property backpropagator_signal_interface CMSIS_SVD_VARIABLES ""
set_interface_property backpropagator_signal_interface SVD_ADDRESS_GROUP ""

add_interface_port backpropagator_signal_interface reset reset Output 1
add_interface_port backpropagator_signal_interface current_layer_index current_layer_index Output 32
add_interface_port backpropagator_signal_interface dc_dw_layer_index dc_dw_layer_index Output 32
add_interface_port backpropagator_signal_interface cal_dy_dy_old cal_dy_dy_old Output 1
add_interface_port backpropagator_signal_interface copy copy Output 1
add_interface_port backpropagator_signal_interface diff_dense_out diff_dense Output data_size*size
add_interface_port backpropagator_signal_interface diff_start_out diff_start Output data_size*size
add_interface_port backpropagator_signal_interface diff_to_all_out diff_to_all Output 48


# 
# connection point parameter_interface
# 
add_interface parameter_interface conduit end
set_interface_property parameter_interface associatedClock ""
set_interface_property parameter_interface associatedReset ""
set_interface_property parameter_interface ENABLED true
set_interface_property parameter_interface EXPORT_OF ""
set_interface_property parameter_interface PORT_NAME_MAP ""
set_interface_property parameter_interface CMSIS_SVD_VARIABLES ""
set_interface_property parameter_interface SVD_ADDRESS_GROUP ""

add_interface_port parameter_interface backprop_cost backprop_cost Input 1
add_interface_port parameter_interface is_update is_update Input 1
add_interface_port parameter_interface w_layer_index w_layer_index Input 32
add_interface_port parameter_interface w_row_index w_row_index Input 32
add_interface_port parameter_interface is_cost_layer is_cost_layer Input 1
add_interface_port parameter_interface diff_cost diff_cost Input data_size*size
add_interface_port parameter_interface diff_dense diff_dense Input data_size*size
add_interface_port parameter_interface diff_start diff_start Input data_size*size
add_interface_port parameter_interface diff_to_all diff_to_all Input data_size*size

