xrun(64): 18.09-s011: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun(64)	18.09-s011: Started on Mar 01, 2021 at 16:43:34 CST
xrun
	-64bit
	-gui
	-access r
	-xmelab_args "-warnmax 0 -delay_mode zero -maxdelays"
	./lib/mux_n.v
	./lib/nor_gate.v
	./lib/not_gate_n.v
	./lib/not_gate.v
	./lib/and_gate.v
	./lib/or_gate_32.v
	./lib/or_gate.v
	./lib/dec_n.v
	./lib/dffr.v
	./lib/xnor_gate.v
	./lib/dff.v
	./lib/mux_32.v
	./lib/xor_gate.v
	./lib/mux.v
	./lib/EX_stage.v
	./lib/ALUctrl.v
	./lib/Extender.v
	./lib/alu_msb.v
	./lib/forwarding_ex.v
	./lib/srl.v
	./lib/alu_unit.v
	./lib/and_6.v
	./lib/ifecth.v
	./lib/Control_signal.v
	./lib/IF_stage.v
	./lib/PC.v
	./lib/WB_stage.v
	./lib/readReg.v
	./lib/write32.v
	./lib/Mem_stage.v
	./lib/RegisterFiles.v
	./lib/writeReg.v
	./lib/sll.v
	./lib/slt_sltu.v
	./lib/CPU.v
	./lib/control.v
	./lib/JumpBranch.v
	./lib/alu_behavioral.v
	./lib/sram_dummy.v
	./test/CPU_tb.v
	-s
Recompiling... reason: file './lib/Mem_stage.v' is newer than expected.
	expected: Mon Mar  1 16:37:23 2021
	actual:   Mon Mar  1 16:43:26 2021
file: ./lib/Mem_stage.v
	module worklib.Mem_stage:v
		errors: 0, warnings: 0
file: ./lib/sram_dummy.v
	module worklib.sram:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
   EX_stage cpu_ex (.clk(clk), .A(rs1_ex), .B(alu_input), .Op_ex(ALUop_ex), .Carryout(Carryout), .Overflow(Overflow), .Zero(Zero), .Result_ex(alu_result_ex), .Result_mem(alu_result_mem), 
                 |
xmelab: *W,CUVWSP (./lib/CPU.v,204|17): 2 output ports were not connected:
xmelab: (./lib/EX_stage.v,1): immed_ex
xmelab: (./lib/EX_stage.v,1): opcode_ex

   EX_stage cpu_ex (.clk(clk), .A(rs1_ex), .B(alu_input), .Op_ex(ALUop_ex), .Carryout(Carryout), .Overflow(Overflow), .Zero(Zero), .Result_ex(alu_result_ex), .Result_mem(alu_result_mem), 
                 |
xmelab: *W,CUVWSI (./lib/CPU.v,204|17): 3 input ports were not connected:
xmelab: (./lib/EX_stage.v,1): immed
xmelab: (./lib/EX_stage.v,1): opcode
xmelab: (./lib/EX_stage.v,1): Branch

	Top level design units:
		nor_gate
		dffr
		ALUctrl
		alu_msb
		forwarding_ex
		srl
		alu_unit
		Control
		readReg
		writeReg
		sll
		slt_sltu
		CPU_tb
    CPU scp ( .clk(clk), .currentPC_if(regPC), .inst_id(inst), .rs1_id(Dout1), .rs2_id(Dout2), .Memread(Memread), .ALUSrc(ALUSrc), .should_branch_id(Branch),.alu_input(alu_input));
                                                                                                                               |
xmelab: *W,CUVMPW (./test/CPU_tb.v,17|127): port sizes differ in port connection (2/1).
                    .rs(rs1_sel_ex),.rt(rs2_sel_ex), .ALUSrc(ALUSrc), .towrite_mem(RegDst_mem), .valid(valid),
                                                                  |
xmelab: *W,CUVMPW (./lib/CPU.v,209|66): port sizes differ in port connection (1/2).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.CPU_tb:v <0x32daf757>
			streams:   3, words:  1898
		worklib.CPU:v <0x1ceb17ec>
			streams:  24, words:  9698
		worklib.Mem_stage:v <0x47f976ce>
			streams:  10, words:  3546
		worklib.ifetch:v <0x04cb0bcb>
			streams:   1, words:   152
		worklib.sram:v <0x5ee101f8>
			streams:   1, words:  1764
		worklib.sram:v <0x580f81a4>
			streams:   1, words:  1345
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                Instances  Unique
		Modules:             1639      40
		Resolved nets:          0       1
		Registers:           1410      57
		Scalar wires:        1556       -
		Expanded wires:      1229      43
		Vectored wires:       207       -
		Always blocks:       1376      24
		Initial blocks:         7       7
		Cont. assignments:     32      57
		Pseudo assignments:    57      26
	Writing initial simulation snapshot: worklib.nor_gate:v
xcelium> 
xcelium> source /vol/cadence2018/XCELIUM1809/tools/xcelium/files/xmsimrc
xcelium> 
-------------------------------------
Relinquished control to SimVision...
# Restoring simulation environment...
xcelium> input -quiet .reinvoke.sim
xcelium> file delete .reinvoke.sim
xcelium> run
clocked
writsel, i 0          10
writsel, i 0          20
writsel, i 0          30
writsel, i 0          40
writsel, i 0          50
writsel, i 0          60
writsel, i 0          70
writsel, i 0          80
writsel, i 0          90
writsel, i 0         100
writsel, i 0         110
writsel, i 0         120
writsel, i 0         130
writsel, i 0         140
writsel, i 0         150
writsel, i 0         160
writsel, i 0         170
writsel, i 0         180
writsel, i 0         190
writsel, i 0         200
writsel, i 0         210
writsel, i 0         220
writsel, i 0         230
writsel, i 0         240
writsel, i 0         250
writsel, i 0         260
writsel, i 0         270
writsel, i 0         280
writsel, i 0         290
writsel, i 0         300
writsel, i 0         310
clocked
writsel, i 1          11
writsel, i 1          20
writsel, i 1          30
writsel, i 1          40
writsel, i 1          50
writsel, i 1          60
writsel, i 1          70
writsel, i 1          80
writsel, i 1          90
writsel, i 1         100
writsel, i 1         110
writsel, i 1         120
writsel, i 1         130
writsel, i 1         140
writsel, i 1         150
writsel, i 1         160
writsel, i 1         170
writsel, i 1         180
writsel, i 1         190
writsel, i 1         200
writsel, i 1         210
writsel, i 1         220
writsel, i 1         230
writsel, i 1         240
writsel, i 1         250
writsel, i 1         260
writsel, i 1         270
writsel, i 1         280
writsel, i 1         290
writsel, i 1         300
writsel, i 1         310
clocked
writsel, i 3          10
writsel, i 3          20
writsel, i 3          31
writsel, i 3          40
writsel, i 3          50
writsel, i 3          60
writsel, i 3          70
writsel, i 3          80
writsel, i 3          90
writsel, i 3         100
writsel, i 3         110
writsel, i 3         120
writsel, i 3         130
writsel, i 3         140
writsel, i 3         150
writsel, i 3         160
writsel, i 3         170
writsel, i 3         180
writsel, i 3         190
writsel, i 3         200
writsel, i 3         210
writsel, i 3         220
writsel, i 3         230
writsel, i 3         240
writsel, i 3         250
writsel, i 3         260
writsel, i 3         270
writsel, i 3         280
writsel, i 3         290
writsel, i 3         300
writsel, i 3         310
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> 