INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_bridge/simple_bus_bridge.srcs/sources_1/new/bridge_master_type.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_bridge/simple_bus_bridge.srcs/sources_1/new/bridge_slave_type.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_bridge_with_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_bridge/simple_bus_bridge.srcs/sources_1/new/dual_clock_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_clock_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_bridge/simple_bus_bridge.srcs/sources_1/imports/new/master1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_bridge/simple_bus_bridge.srcs/sources_1/imports/new/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_bridge/simple_bus_bridge.srcs/sources_1/imports/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_bridge/simple_bus_bridge.srcs/sources_1/imports/new/simple_processor1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_bridge/simple_bus_bridge.srcs/sources_1/imports/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_bridge/simple_bus_bridge.srcs/sources_1/imports/new/slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_bridge/simple_bus_bridge.srcs/sources_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-3248] data object 'addr_out_slave_bridge_to_master_bridge' is already declared [C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_bridge/simple_bus_bridge.srcs/sources_1/new/tb_top.v:53]
WARNING: [VRFC 10-3703] second declaration of 'addr_out_slave_bridge_to_master_bridge' ignored [C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_bridge/simple_bus_bridge.srcs/sources_1/new/tb_top.v:53]
