<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="d" filename="/home/tibrahimovic/0.git-repo/verilator/include/verilated_std.sv" language="1800-2023"/>
    <file id="g" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/csr_if.sv" language="1800-2023"/>
    <file id="f" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/csr_pkg.sv" language="1800-2023"/>
    <file id="i" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/psram.sv" language="1800-2023"/>
    <file id="c" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/top.filelist" language="1800-2023"/>
    <file id="j" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/top.sv" language="1800-2023"/>
    <file id="h" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/uart.WITHOUT-FIFO.sv" language="1800-2023"/>
    <file id="e" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/models/cpelib_prim_sim.sv" language="1800-2023"/>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2023"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2023"/>
    <file id="k" filename="tb.sv" language="1800-2023"/>
  </files>
  <module_files>
    <file id="k" filename="tb.sv" language="1800-2023"/>
    <file id="j" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/top.sv" language="1800-2023"/>
    <file id="h" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/uart.WITHOUT-FIFO.sv" language="1800-2023"/>
    <file id="i" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/psram.sv" language="1800-2023"/>
  </module_files>
  <cells>
    <cell loc="k,17,8,17,10" name="tb" submodname="tb" hier="tb">
      <cell loc="k,88,8,88,11" name="dut" submodname="top" hier="tb.dut">
        <cell loc="j,124,9,124,15" name="u_uart" submodname="uart" hier="tb.dut.u_uart"/>
        <cell loc="j,147,10,147,17" name="u_psram" submodname="psram" hier="tb.dut.u_psram"/>
      </cell>
    </cell>
  </cells>
  <netlist>
    <module loc="k,17,8,17,10" name="tb" origName="tb" topModule="1">
      <var loc="k,18,18,18,28" name="RUN_SIM_US" dtype_id="1" vartype="int" origName="RUN_SIM_US" param="true">
        <const loc="k,18,31,18,39" name="32&apos;sh186a0" dtype_id="2"/>
      </var>
      <var loc="k,24,16,24,30" name="HALF_PERIOD_PS" dtype_id="2" vartype="logic" origName="HALF_PERIOD_PS" localparam="true">
        <const loc="k,24,33,24,39" name="32&apos;shc350" dtype_id="2"/>
      </var>
      <var loc="k,25,16,25,22" name="clk_10" dtype_id="3" vartype="logic" origName="clk_10"/>
      <var loc="k,25,24,25,31" name="clk_100" dtype_id="3" vartype="logic" origName="clk_100"/>
      <var loc="k,26,16,26,24" name="tick_1us" dtype_id="3" vartype="logic" origName="tick_1us"/>
      <var loc="k,28,10,28,17" name="uart_rx" dtype_id="3" vartype="logic" origName="uart_rx"/>
      <var loc="k,28,19,28,26" name="uart_tx" dtype_id="3" vartype="logic" origName="uart_tx"/>
      <var loc="k,29,10,29,16" name="arst_n" dtype_id="3" vartype="logic" origName="arst_n"/>
      <task loc="k,31,9,31,20" name="output_byte">
        <var loc="k,32,25,32,30" name="value" dtype_id="4" dir="input" vartype="logic" origName="value"/>
        <assign loc="k,33,15,33,16" dtype_id="3">
          <const loc="k,33,17,33,21" name="1&apos;h0" dtype_id="3"/>
          <varref loc="k,33,7,33,14" name="uart_rx" dtype_id="3"/>
        </assign>
        <delay loc="k,33,24,33,25">
          <const loc="k,33,25,33,31" name="8680000.0" dtype_id="5"/>
        </delay>
        <begin loc="k,34,7,34,10" name="unnamedblk1">
          <var loc="k,34,16,34,17" name="i" dtype_id="1" vartype="int" origName="i"/>
          <assign loc="k,34,18,34,19" dtype_id="1">
            <const loc="k,34,20,34,21" name="32&apos;sh0" dtype_id="2"/>
            <varref loc="k,34,16,34,17" name="i" dtype_id="1"/>
          </assign>
          <while loc="k,34,7,34,10">
            <begin>
            </begin>
            <begin>
              <gts loc="k,34,25,34,26" dtype_id="3">
                <const loc="k,34,27,34,28" name="32&apos;sh8" dtype_id="2"/>
                <varref loc="k,34,23,34,24" name="i" dtype_id="1"/>
              </gts>
            </begin>
            <begin>
              <begin loc="k,34,39,34,44">
                <assign loc="k,35,18,35,19" dtype_id="3">
                  <sel loc="k,35,25,35,26" dtype_id="3">
                    <varref loc="k,35,20,35,25" name="value" dtype_id="4"/>
                    <sel loc="k,35,26,35,27" dtype_id="6">
                      <varref loc="k,35,26,35,27" name="i" dtype_id="1"/>
                      <const loc="k,35,26,35,27" name="32&apos;h0" dtype_id="7"/>
                      <const loc="k,35,26,35,27" name="32&apos;h3" dtype_id="7"/>
                    </sel>
                    <const loc="k,35,25,35,26" name="32&apos;h1" dtype_id="7"/>
                  </sel>
                  <varref loc="k,35,10,35,17" name="uart_rx" dtype_id="3"/>
                </assign>
                <delay loc="k,35,30,35,31">
                  <const loc="k,35,31,35,37" name="8680000.0" dtype_id="5"/>
                </delay>
              </begin>
            </begin>
            <begin>
              <assign loc="k,34,32,34,33" dtype_id="1">
                <add loc="k,34,35,34,36" dtype_id="1">
                  <const loc="k,34,36,34,37" name="32&apos;sh1" dtype_id="2"/>
                  <varref loc="k,34,34,34,35" name="i" dtype_id="1"/>
                </add>
                <varref loc="k,34,30,34,31" name="i" dtype_id="1"/>
              </assign>
            </begin>
          </while>
        </begin>
        <assign loc="k,37,15,37,16" dtype_id="3">
          <const loc="k,37,17,37,21" name="1&apos;h1" dtype_id="3"/>
          <varref loc="k,37,7,37,14" name="uart_rx" dtype_id="3"/>
        </assign>
        <delay loc="k,37,23,37,24">
          <const loc="k,37,24,37,30" name="8680000.0" dtype_id="5"/>
        </delay>
      </task>
      <initial loc="k,39,4,39,11">
        <begin loc="k,39,12,39,17">
          <assign loc="k,40,15,40,16" dtype_id="3">
            <const loc="k,40,17,40,21" name="1&apos;h0" dtype_id="3"/>
            <varref loc="k,40,7,40,13" name="clk_10" dtype_id="3"/>
          </assign>
          <dumpctl loc="k,43,7,43,16">
            <const loc="k,43,17,43,34" name="120&apos;h2e2e2f322e73696d2f74622e766364" dtype_id="8"/>
          </dumpctl>
          <dumpctl loc="k,44,3,44,12">
            <const loc="k,44,13,44,14" name="32&apos;sh0" dtype_id="2"/>
          </dumpctl>
          <fork loc="k,46,7,46,11">
            <while loc="k,47,10,47,17">
              <begin>
              </begin>
              <begin>
                <const loc="k,47,10,47,17" name="1&apos;h1" dtype_id="3"/>
              </begin>
              <begin>
                <begin loc="k,47,25,47,34" name="clock_gen">
                  <delay loc="k,48,13,48,14">
                    <const loc="k,48,30,48,31" name="50000.0" dtype_id="5"/>
                    <assign loc="k,48,44,48,45" dtype_id="3">
                      <not loc="k,48,46,48,47" dtype_id="3">
                        <varref loc="k,48,47,48,53" name="clk_10" dtype_id="3"/>
                      </not>
                      <varref loc="k,48,37,48,43" name="clk_10" dtype_id="3"/>
                    </assign>
                  </delay>
                </begin>
              </begin>
            </while>
            <begin loc="k,51,17,51,24" name="run_sim">
              <delay loc="k,52,13,52,14">
                <const loc="k,52,26,52,27" name="100000000000.0" dtype_id="5"/>
              </delay>
              <finish loc="k,53,13,53,20"/>
            </begin>
            <begin loc="k,56,17,56,22" name="reset">
              <assign loc="k,57,21,57,22" dtype_id="3">
                <const loc="k,57,23,57,27" name="1&apos;h1" dtype_id="3"/>
                <varref loc="k,57,13,57,20" name="uart_rx" dtype_id="3"/>
              </assign>
              <assign loc="k,58,20,58,21" dtype_id="3">
                <const loc="k,58,22,58,26" name="1&apos;h0" dtype_id="3"/>
                <varref loc="k,58,13,58,19" name="arst_n" dtype_id="3"/>
              </assign>
              <delay loc="k,59,13,59,14">
                <const loc="k,59,14,59,19" name="100000.0" dtype_id="5"/>
                <assign loc="k,60,20,60,21" dtype_id="3">
                  <const loc="k,60,22,60,26" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="k,60,13,60,19" name="arst_n" dtype_id="3"/>
                </assign>
              </delay>
              <delay loc="k,61,13,61,14">
                <const loc="k,61,14,61,23" name="1000000000.0" dtype_id="5"/>
                <stmtexpr loc="k,62,13,62,24">
                  <taskref loc="k,62,13,62,24" name="output_byte" dtype_id="9">
                    <arg loc="k,62,25,62,29">
                      <const loc="k,62,25,62,29" name="8&apos;h0" dtype_id="4"/>
                    </arg>
                  </taskref>
                </stmtexpr>
              </delay>
              <stmtexpr loc="k,63,13,63,24">
                <taskref loc="k,63,13,63,24" name="output_byte" dtype_id="9">
                  <arg loc="k,63,25,63,30">
                    <const loc="k,63,25,63,30" name="8&apos;h22" dtype_id="4"/>
                  </arg>
                </taskref>
              </stmtexpr>
              <stmtexpr loc="k,64,13,64,24">
                <taskref loc="k,64,13,64,24" name="output_byte" dtype_id="9">
                  <arg loc="k,64,25,64,30">
                    <const loc="k,64,25,64,30" name="8&apos;h33" dtype_id="4"/>
                  </arg>
                </taskref>
              </stmtexpr>
              <stmtexpr loc="k,65,13,65,24">
                <taskref loc="k,65,13,65,24" name="output_byte" dtype_id="9">
                  <arg loc="k,65,25,65,30">
                    <const loc="k,65,25,65,30" name="8&apos;h44" dtype_id="4"/>
                  </arg>
                </taskref>
              </stmtexpr>
              <delay loc="k,66,13,66,14">
                <const loc="k,66,14,66,23" name="1000000000.0" dtype_id="5"/>
                <stmtexpr loc="k,67,13,67,24">
                  <taskref loc="k,67,13,67,24" name="output_byte" dtype_id="9">
                    <arg loc="k,67,25,67,36">
                      <const loc="k,67,25,67,36" name="8&apos;h1" dtype_id="4"/>
                    </arg>
                  </taskref>
                </stmtexpr>
              </delay>
              <stmtexpr loc="k,68,13,68,24">
                <taskref loc="k,68,13,68,24" name="output_byte" dtype_id="9">
                  <arg loc="k,68,25,68,29">
                    <const loc="k,68,25,68,29" name="8&apos;h2" dtype_id="4"/>
                  </arg>
                </taskref>
              </stmtexpr>
              <stmtexpr loc="k,69,13,69,24">
                <taskref loc="k,69,13,69,24" name="output_byte" dtype_id="9">
                  <arg loc="k,69,25,69,29">
                    <const loc="k,69,25,69,29" name="8&apos;h3" dtype_id="4"/>
                  </arg>
                </taskref>
              </stmtexpr>
              <stmtexpr loc="k,70,13,70,24">
                <taskref loc="k,70,13,70,24" name="output_byte" dtype_id="9">
                  <arg loc="k,70,25,70,29">
                    <const loc="k,70,25,70,29" name="8&apos;h4" dtype_id="4"/>
                  </arg>
                </taskref>
              </stmtexpr>
              <stmtexpr loc="k,71,13,71,24">
                <taskref loc="k,71,13,71,24" name="output_byte" dtype_id="9">
                  <arg loc="k,71,25,71,29">
                    <const loc="k,71,25,71,29" name="8&apos;h7" dtype_id="4"/>
                  </arg>
                </taskref>
              </stmtexpr>
              <stmtexpr loc="k,72,13,72,24">
                <taskref loc="k,72,13,72,24" name="output_byte" dtype_id="9">
                  <arg loc="k,72,25,72,29">
                    <const loc="k,72,25,72,29" name="8&apos;h7" dtype_id="4"/>
                  </arg>
                </taskref>
              </stmtexpr>
              <delay loc="k,73,13,73,14">
                <const loc="k,73,14,73,21" name="10000000.000000002" dtype_id="5"/>
              </delay>
            </begin>
          </fork>
        </begin>
      </initial>
      <var loc="k,82,10,82,20" name="tick_100ms" dtype_id="3" vartype="logic" origName="tick_100ms"/>
      <var loc="k,83,10,83,13" name="led" dtype_id="3" vartype="logic" origName="led"/>
      <var loc="k,85,10,85,15" name="data0" dtype_id="3" vartype="logic" origName="data0"/>
      <var loc="k,85,17,85,22" name="data1" dtype_id="3" vartype="logic" origName="data1"/>
      <var loc="k,85,24,85,29" name="data2" dtype_id="3" vartype="logic" origName="data2"/>
      <var loc="k,85,31,85,36" name="data3" dtype_id="3" vartype="logic" origName="data3"/>
      <var loc="k,85,38,85,43" name="data4" dtype_id="3" vartype="logic" origName="data4"/>
      <var loc="k,85,45,85,50" name="data5" dtype_id="3" vartype="logic" origName="data5"/>
      <var loc="k,85,52,85,57" name="data6" dtype_id="3" vartype="logic" origName="data6"/>
      <var loc="k,85,60,85,65" name="data7" dtype_id="3" vartype="logic" origName="data7"/>
      <var loc="k,86,10,86,19" name="clk_psram" dtype_id="3" vartype="logic" origName="clk_psram"/>
      <var loc="k,86,20,86,23" name="csn" dtype_id="3" vartype="logic" origName="csn"/>
      <instance loc="k,88,8,88,11" name="dut" defName="top" origName="dut">
        <port loc="k,89,8,89,11" name="clk" direction="in" portIndex="1">
          <varref loc="k,89,12,89,18" name="clk_10" dtype_id="3"/>
        </port>
        <port loc="k,90,8,90,14" name="arst_n" direction="in" portIndex="2">
          <varref loc="k,90,15,90,21" name="arst_n" dtype_id="3"/>
        </port>
        <port loc="k,91,8,91,16" name="tick_1us" direction="out" portIndex="3">
          <varref loc="k,91,17,91,25" name="tick_1us" dtype_id="3"/>
        </port>
        <port loc="k,92,8,92,15" name="uart_tx" direction="out" portIndex="4">
          <varref loc="k,92,16,92,23" name="uart_tx" dtype_id="3"/>
        </port>
        <port loc="k,93,8,93,15" name="uart_rx" direction="in" portIndex="5">
          <varref loc="k,93,16,93,23" name="uart_rx" dtype_id="3"/>
        </port>
        <port loc="k,94,8,94,19" name="o_psram_csn" direction="out" portIndex="6">
          <varref loc="k,94,20,94,23" name="csn" dtype_id="3"/>
        </port>
        <port loc="k,95,8,95,20" name="o_psram_sclk" direction="out" portIndex="7">
          <varref loc="k,95,21,95,30" name="clk_psram" dtype_id="3"/>
        </port>
        <port loc="k,96,8,96,22" name="io_psram_data0" direction="inout" portIndex="8">
          <varref loc="k,96,23,96,28" name="data0" dtype_id="3"/>
        </port>
        <port loc="k,97,8,97,22" name="io_psram_data1" direction="inout" portIndex="9">
          <varref loc="k,97,23,97,28" name="data1" dtype_id="3"/>
        </port>
        <port loc="k,98,8,98,22" name="io_psram_data2" direction="inout" portIndex="10">
          <varref loc="k,98,23,98,28" name="data2" dtype_id="3"/>
        </port>
        <port loc="k,99,8,99,22" name="io_psram_data3" direction="inout" portIndex="11">
          <varref loc="k,99,23,99,28" name="data3" dtype_id="3"/>
        </port>
        <port loc="k,100,8,100,22" name="io_psram_data4" direction="inout" portIndex="12">
          <varref loc="k,100,23,100,28" name="data4" dtype_id="3"/>
        </port>
        <port loc="k,101,8,101,22" name="io_psram_data5" direction="inout" portIndex="13">
          <varref loc="k,101,23,101,28" name="data5" dtype_id="3"/>
        </port>
        <port loc="k,102,8,102,22" name="io_psram_data6" direction="inout" portIndex="14">
          <varref loc="k,102,23,102,28" name="data6" dtype_id="3"/>
        </port>
        <port loc="k,103,8,103,22" name="io_psram_data7" direction="inout" portIndex="15">
          <varref loc="k,103,23,103,28" name="data7" dtype_id="3"/>
        </port>
        <port loc="k,104,8,104,11" name="led" direction="out" portIndex="16">
          <varref loc="k,104,12,104,15" name="led" dtype_id="3"/>
        </port>
        <port loc="k,88,8,88,11" name="sent" direction="out" portIndex="0"/>
      </instance>
    </module>
    <package loc="a,0,0,0,0" name="$unit" origName="__024unit">
      <typedef loc="i,74,3,74,15" name="MachineState" dtype_id="10"/>
    </package>
    <module loc="j,40,8,40,11" name="top" origName="top">
      <var loc="j,43,18,43,21" name="clk" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clk"/>
      <var loc="j,44,18,44,24" name="arst_n" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="arst_n"/>
      <var loc="j,45,18,45,26" name="tick_1us" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="tick_1us"/>
      <var loc="j,46,18,46,25" name="uart_rx" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="uart_rx"/>
      <var loc="j,47,18,47,25" name="uart_tx" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="uart_tx"/>
      <var loc="j,48,17,48,21" name="sent" dtype_id="3" dir="output" pinIndex="6" vartype="logic" origName="sent"/>
      <var loc="j,49,18,49,29" name="o_psram_csn" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="o_psram_csn"/>
      <var loc="j,50,18,50,30" name="o_psram_sclk" dtype_id="3" dir="output" pinIndex="8" vartype="logic" origName="o_psram_sclk"/>
      <var loc="j,51,18,51,32" name="io_psram_data0" dtype_id="3" dir="inout" pinIndex="9" vartype="logic" origName="io_psram_data0"/>
      <var loc="j,52,18,52,32" name="io_psram_data1" dtype_id="3" dir="inout" pinIndex="10" vartype="logic" origName="io_psram_data1"/>
      <var loc="j,53,18,53,32" name="io_psram_data2" dtype_id="3" dir="inout" pinIndex="11" vartype="logic" origName="io_psram_data2"/>
      <var loc="j,54,18,54,32" name="io_psram_data3" dtype_id="3" dir="inout" pinIndex="12" vartype="logic" origName="io_psram_data3"/>
      <var loc="j,55,18,55,32" name="io_psram_data4" dtype_id="3" dir="inout" pinIndex="13" vartype="logic" origName="io_psram_data4"/>
      <var loc="j,56,18,56,32" name="io_psram_data5" dtype_id="3" dir="inout" pinIndex="14" vartype="logic" origName="io_psram_data5"/>
      <var loc="j,57,18,57,32" name="io_psram_data6" dtype_id="3" dir="inout" pinIndex="15" vartype="logic" origName="io_psram_data6"/>
      <var loc="j,58,18,58,32" name="io_psram_data7" dtype_id="3" dir="inout" pinIndex="16" vartype="logic" origName="io_psram_data7"/>
      <var loc="j,59,18,59,21" name="led" dtype_id="3" dir="output" pinIndex="17" vartype="logic" origName="led"/>
      <var loc="j,63,15,63,31" name="CLK_OUT_FREQ_MHZ" dtype_id="2" vartype="logic" origName="CLK_OUT_FREQ_MHZ" localparam="true">
        <const loc="j,63,34,63,36" name="32&apos;sha" dtype_id="2"/>
      </var>
      <var loc="j,64,15,64,29" name="COUNT_1US_TICK" dtype_id="2" vartype="logic" origName="COUNT_1US_TICK" localparam="true">
        <const loc="j,64,49,64,50" name="32&apos;h9" dtype_id="2"/>
      </var>
      <var loc="j,65,15,65,35" name="NUM_OF_BITS_1US_TICK" dtype_id="2" vartype="logic" origName="NUM_OF_BITS_1US_TICK" localparam="true">
        <const loc="j,65,61,65,62" name="32&apos;h3" dtype_id="2"/>
      </var>
      <var loc="j,67,10,67,16" name="clk270" dtype_id="3" vartype="logic" origName="clk270"/>
      <var loc="j,67,18,67,24" name="clk180" dtype_id="3" vartype="logic" origName="clk180"/>
      <var loc="j,67,26,67,31" name="clk90" dtype_id="3" vartype="logic" origName="clk90"/>
      <var loc="j,67,33,67,37" name="clk0" dtype_id="3" vartype="logic" origName="clk0"/>
      <var loc="j,67,39,67,50" name="usr_ref_out" dtype_id="3" vartype="logic" origName="usr_ref_out"/>
      <var loc="j,68,10,68,27" name="usr_pll_lock_stdy" dtype_id="3" vartype="logic" origName="usr_pll_lock_stdy"/>
      <var loc="j,68,29,68,41" name="usr_pll_lock" dtype_id="3" vartype="logic" origName="usr_pll_lock"/>
      <var loc="j,96,35,96,42" name="counter" dtype_id="11" vartype="logic" origName="counter"/>
      <var loc="j,97,10,97,22" name="tick_1us_reg" dtype_id="3" vartype="logic" origName="tick_1us_reg"/>
      <always loc="j,99,4,99,13">
        <sentree loc="j,99,14,99,15">
          <senitem loc="j,99,35,99,42" edgeType="NEG">
            <varref loc="j,99,43,99,49" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="j,99,16,99,23" edgeType="POS">
            <varref loc="j,99,24,99,31" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="j,99,51,99,56">
          <if loc="j,100,7,100,9">
            <varref loc="j,100,10,100,16" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="j,103,12,103,17">
                <if loc="j,104,10,104,12">
                  <eq loc="j,104,21,104,23" dtype_id="3">
                    <const loc="j,104,24,104,38" name="4&apos;h9" dtype_id="11"/>
                    <varref loc="j,104,13,104,20" name="counter" dtype_id="11"/>
                  </eq>
                  <begin>
                    <begin loc="j,104,40,104,45">
                      <assigndly loc="j,105,26,105,28" dtype_id="3">
                        <const loc="j,105,29,105,33" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="j,105,13,105,25" name="tick_1us_reg" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="j,106,26,106,28" dtype_id="11">
                        <const loc="j,106,29,106,31" name="4&apos;h0" dtype_id="11"/>
                        <varref loc="j,106,13,106,20" name="counter" dtype_id="11"/>
                      </assigndly>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="j,108,15,108,20">
                      <assigndly loc="j,109,26,109,28" dtype_id="3">
                        <const loc="j,109,29,109,33" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="j,109,13,109,25" name="tick_1us_reg" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="j,110,26,110,28" dtype_id="11">
                        <add loc="j,110,37,110,38" dtype_id="11">
                          <const loc="j,110,37,110,38" name="4&apos;h1" dtype_id="11"/>
                          <varref loc="j,110,29,110,36" name="counter" dtype_id="11"/>
                        </add>
                        <varref loc="j,110,13,110,20" name="counter" dtype_id="11"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="j,100,26,100,31">
                <assigndly loc="j,101,18,101,20" dtype_id="11">
                  <const loc="j,101,21,101,23" name="4&apos;h0" dtype_id="11"/>
                  <varref loc="j,101,10,101,17" name="counter" dtype_id="11"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="j,119,16,119,28" name="uart_tx_data" dtype_id="4" vartype="logic" origName="uart_tx_data"/>
      <var loc="j,120,10,120,23" name="uart_tx_write" dtype_id="3" vartype="logic" origName="uart_tx_write"/>
      <var loc="j,121,10,121,22" name="uart_rx_read" dtype_id="3" vartype="logic" origName="uart_rx_read"/>
      <var loc="j,121,24,121,36" name="uart_tx_busy" dtype_id="3" vartype="logic" origName="uart_tx_busy"/>
      <var loc="j,121,38,121,50" name="uart_rx_flop" dtype_id="3" vartype="logic" origName="uart_rx_flop"/>
      <var loc="j,122,14,122,25" name="uart_rx_arr" dtype_id="12" vartype="uart_rx_t" origName="uart_rx_arr"/>
      <instance loc="j,124,9,124,15" name="u_uart" defName="uart" origName="u_uart">
        <port loc="j,125,8,125,14" name="arst_n" direction="in" portIndex="1">
          <varref loc="j,125,15,125,21" name="arst_n" dtype_id="3"/>
        </port>
        <port loc="j,126,8,126,11" name="clk" direction="in" portIndex="2">
          <varref loc="j,126,12,126,19" name="clk" dtype_id="3"/>
        </port>
        <port loc="j,128,8,128,16" name="tick_1us" direction="in" portIndex="3">
          <varref loc="j,128,17,128,25" name="tick_1us" dtype_id="3"/>
        </port>
        <port loc="j,130,8,130,21" name="uart_tx_write" direction="in" portIndex="4">
          <varref loc="j,130,22,130,35" name="uart_tx_write" dtype_id="3"/>
        </port>
        <port loc="j,131,8,131,20" name="uart_tx_data" direction="in" portIndex="5">
          <varref loc="j,131,21,131,33" name="uart_tx_data" dtype_id="4"/>
        </port>
        <port loc="j,132,8,132,20" name="uart_rx_read" direction="in" portIndex="6">
          <varref loc="j,132,21,132,33" name="uart_rx_read" dtype_id="3"/>
        </port>
        <port loc="j,133,8,133,15" name="uart_rx" direction="in" portIndex="7">
          <varref loc="j,133,16,133,23" name="uart_rx" dtype_id="3"/>
        </port>
        <port loc="j,135,8,135,20" name="uart_tx_busy" direction="out" portIndex="8">
          <varref loc="j,135,21,135,33" name="uart_tx_busy" dtype_id="3"/>
        </port>
        <port loc="j,136,8,136,15" name="uart_tx" direction="out" portIndex="9">
          <varref loc="j,136,16,136,23" name="uart_tx" dtype_id="3"/>
        </port>
        <port loc="j,138,8,138,19" name="uart_rx_arr" direction="out" portIndex="10">
          <varref loc="j,138,20,138,31" name="uart_rx_arr" dtype_id="12"/>
        </port>
      </instance>
      <var loc="j,143,10,143,19" name="psram_stb" dtype_id="3" vartype="logic" origName="psram_stb"/>
      <var loc="j,143,21,143,29" name="psram_we" dtype_id="3" vartype="logic" origName="psram_we"/>
      <var loc="j,143,31,143,41" name="psram_busy" dtype_id="3" vartype="logic" origName="psram_busy"/>
      <var loc="j,144,17,144,27" name="psram_rdat" dtype_id="13" vartype="logic" origName="psram_rdat"/>
      <var loc="j,145,16,145,29" name="command_bytes" dtype_id="14" vartype="" origName="command_bytes"/>
      <instance loc="j,147,10,147,17" name="u_psram" defName="psram" origName="u_psram">
        <port loc="j,148,8,148,14" name="arst_n" direction="in" portIndex="1">
          <varref loc="j,148,15,148,21" name="arst_n" dtype_id="3"/>
        </port>
        <port loc="j,149,8,149,13" name="i_clk" direction="in" portIndex="2">
          <varref loc="j,149,14,149,21" name="clk" dtype_id="3"/>
        </port>
        <port loc="j,151,8,151,13" name="i_stb" direction="in" portIndex="3">
          <varref loc="j,151,14,151,23" name="psram_stb" dtype_id="3"/>
        </port>
        <port loc="j,152,8,152,12" name="i_we" direction="in" portIndex="4">
          <varref loc="j,152,13,152,21" name="psram_we" dtype_id="3"/>
        </port>
        <port loc="j,154,8,154,14" name="i_addr" direction="in" portIndex="5">
          <concat loc="j,154,49,154,50" dtype_id="15">
            <arraysel loc="j,154,29,154,30" dtype_id="4">
              <varref loc="j,154,16,154,29" name="command_bytes" dtype_id="14"/>
              <const loc="j,154,30,154,31" name="3&apos;h3" dtype_id="6"/>
            </arraysel>
            <concat loc="j,154,32,154,33" dtype_id="13">
              <arraysel loc="j,154,46,154,47" dtype_id="4">
                <varref loc="j,154,33,154,46" name="command_bytes" dtype_id="14"/>
                <const loc="j,154,47,154,48" name="3&apos;h2" dtype_id="6"/>
              </arraysel>
              <arraysel loc="j,154,63,154,64" dtype_id="4">
                <varref loc="j,154,50,154,63" name="command_bytes" dtype_id="14"/>
                <const loc="j,154,64,154,65" name="3&apos;h1" dtype_id="6"/>
              </arraysel>
            </concat>
          </concat>
        </port>
        <port loc="j,155,8,155,13" name="i_din" direction="in" portIndex="6">
          <concat loc="j,155,31,155,32" dtype_id="13">
            <arraysel loc="j,155,28,155,29" dtype_id="4">
              <varref loc="j,155,15,155,28" name="command_bytes" dtype_id="14"/>
              <const loc="j,155,29,155,30" name="3&apos;h5" dtype_id="6"/>
            </arraysel>
            <arraysel loc="j,155,45,155,46" dtype_id="4">
              <varref loc="j,155,32,155,45" name="command_bytes" dtype_id="14"/>
              <const loc="j,155,46,155,47" name="3&apos;h4" dtype_id="6"/>
            </arraysel>
          </concat>
        </port>
        <port loc="j,157,8,157,18" name="psram_busy" direction="out" portIndex="7">
          <varref loc="j,157,19,157,29" name="psram_busy" dtype_id="3"/>
        </port>
        <port loc="j,159,8,159,14" name="o_dout" direction="out" portIndex="8">
          <varref loc="j,159,15,159,25" name="psram_rdat" dtype_id="13"/>
        </port>
        <port loc="j,161,8,161,19" name="o_psram_csn" direction="out" portIndex="9">
          <varref loc="j,161,20,161,31" name="o_psram_csn" dtype_id="3"/>
        </port>
        <port loc="j,162,8,162,20" name="o_psram_sclk" direction="out" portIndex="10">
          <varref loc="j,162,21,162,33" name="o_psram_sclk" dtype_id="3"/>
        </port>
        <port loc="j,163,8,163,22" name="io_psram_data0" direction="inout" portIndex="11">
          <varref loc="j,163,23,163,37" name="io_psram_data0" dtype_id="3"/>
        </port>
        <port loc="j,164,8,164,22" name="io_psram_data1" direction="inout" portIndex="12">
          <varref loc="j,164,23,164,37" name="io_psram_data1" dtype_id="3"/>
        </port>
        <port loc="j,165,8,165,22" name="io_psram_data2" direction="inout" portIndex="13">
          <varref loc="j,165,23,165,37" name="io_psram_data2" dtype_id="3"/>
        </port>
        <port loc="j,166,8,166,22" name="io_psram_data3" direction="inout" portIndex="14">
          <varref loc="j,166,23,166,37" name="io_psram_data3" dtype_id="3"/>
        </port>
        <port loc="j,167,8,167,22" name="io_psram_data4" direction="inout" portIndex="15">
          <varref loc="j,167,23,167,37" name="io_psram_data4" dtype_id="3"/>
        </port>
        <port loc="j,168,8,168,22" name="io_psram_data5" direction="inout" portIndex="16">
          <varref loc="j,168,23,168,37" name="io_psram_data5" dtype_id="3"/>
        </port>
        <port loc="j,169,8,169,22" name="io_psram_data6" direction="inout" portIndex="17">
          <varref loc="j,169,23,169,37" name="io_psram_data6" dtype_id="3"/>
        </port>
        <port loc="j,170,8,170,22" name="io_psram_data7" direction="inout" portIndex="18">
          <varref loc="j,170,23,170,37" name="io_psram_data7" dtype_id="3"/>
        </port>
        <port loc="j,147,10,147,17" name="o_done" direction="out" portIndex="0"/>
      </instance>
      <typedef loc="j,179,58,179,71" name="psram_state_t" dtype_id="16"/>
      <var loc="j,180,18,180,29" name="psram_state" dtype_id="16" vartype="psram_state_t" origName="psram_state"/>
      <var loc="j,185,16,185,26" name="byte_count" dtype_id="17" vartype="logic" origName="byte_count"/>
      <always loc="j,187,4,187,13">
        <sentree loc="j,187,14,187,15">
          <senitem loc="j,187,35,187,42" edgeType="NEG">
            <varref loc="j,187,43,187,49" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="j,187,16,187,23" edgeType="POS">
            <varref loc="j,187,24,187,31" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="j,187,51,187,56">
          <if loc="j,188,7,188,9">
            <varref loc="j,188,10,188,16" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="j,192,12,192,17">
                <case loc="j,193,17,193,21">
                  <varref loc="j,193,23,193,34" name="psram_state" dtype_id="16"/>
                  <caseitem loc="j,194,17,194,18">
                    <const loc="j,194,13,194,17" name="2&apos;h0" dtype_id="16"/>
                    <begin loc="j,194,19,194,24">
                      <if loc="j,195,16,195,18">
                        <not loc="j,195,27,195,29" dtype_id="3">
                          <varref loc="j,195,19,195,26" name="uart_rx" dtype_id="3"/>
                        </not>
                        <begin>
                          <begin loc="j,195,36,195,41">
                            <assigndly loc="j,196,31,196,33" dtype_id="16">
                              <const loc="j,196,34,196,46" name="2&apos;h1" dtype_id="16"/>
                              <varref loc="j,196,19,196,30" name="psram_state" dtype_id="16"/>
                            </assigndly>
                            <assigndly loc="j,197,31,197,33" dtype_id="17">
                              <const loc="j,197,34,197,36" name="3&apos;h0" dtype_id="17"/>
                              <varref loc="j,197,19,197,29" name="byte_count" dtype_id="17"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,200,25,200,26">
                    <const loc="j,200,13,200,25" name="2&apos;h1" dtype_id="16"/>
                    <begin loc="j,200,27,200,32">
                      <if loc="j,201,16,201,18">
                        <sel loc="j,201,31,201,36" dtype_id="3">
                          <varref loc="j,201,19,201,30" name="uart_rx_arr" dtype_id="12"/>
                          <const loc="j,201,31,201,36" name="32&apos;h9" dtype_id="7"/>
                          <const loc="j,201,31,201,36" name="32&apos;h1" dtype_id="7"/>
                        </sel>
                        <begin>
                          <begin loc="j,201,46,201,51">
                            <assigndly loc="j,202,45,202,47" dtype_id="4">
                              <sel loc="j,202,60,202,64" dtype_id="4">
                                <varref loc="j,202,48,202,59" name="uart_rx_arr" dtype_id="12"/>
                                <const loc="j,202,60,202,64" name="32&apos;h0" dtype_id="7"/>
                                <const loc="j,202,60,202,64" name="32&apos;h8" dtype_id="7"/>
                              </sel>
                              <arraysel loc="j,202,32,202,33" dtype_id="4">
                                <varref loc="j,202,19,202,32" name="command_bytes" dtype_id="14"/>
                                <varref loc="j,202,33,202,43" name="byte_count" dtype_id="17"/>
                              </arraysel>
                            </assigndly>
                            <assigndly loc="j,203,31,203,33" dtype_id="17">
                              <add loc="j,203,45,203,46" dtype_id="17">
                                <const loc="j,203,47,203,51" name="3&apos;h1" dtype_id="17"/>
                                <varref loc="j,203,34,203,44" name="byte_count" dtype_id="17"/>
                              </add>
                              <varref loc="j,203,19,203,29" name="byte_count" dtype_id="17"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                      <if loc="j,205,16,205,18">
                        <or loc="j,205,38,205,39" dtype_id="3">
                          <eq loc="j,205,30,205,32" dtype_id="3">
                            <const loc="j,205,33,205,37" name="3&apos;h6" dtype_id="17"/>
                            <varref loc="j,205,19,205,29" name="byte_count" dtype_id="17"/>
                          </eq>
                          <and loc="j,205,60,205,61" dtype_id="3">
                            <eq loc="j,205,52,205,54" dtype_id="3">
                              <const loc="j,205,55,205,59" name="3&apos;h4" dtype_id="17"/>
                              <varref loc="j,205,41,205,51" name="byte_count" dtype_id="17"/>
                            </eq>
                            <eq loc="j,205,79,205,81" dtype_id="3">
                              <const loc="j,205,82,205,84" name="8&apos;h0" dtype_id="4"/>
                              <arraysel loc="j,205,75,205,76" dtype_id="4">
                                <varref loc="j,205,62,205,75" name="command_bytes" dtype_id="14"/>
                                <const loc="j,205,76,205,77" name="3&apos;h0" dtype_id="6"/>
                              </arraysel>
                            </eq>
                          </and>
                        </or>
                        <begin>
                          <begin loc="j,205,87,205,92">
                            <assigndly loc="j,206,31,206,33" dtype_id="16">
                              <const loc="j,206,34,206,44" name="2&apos;h2" dtype_id="16"/>
                              <varref loc="j,206,19,206,30" name="psram_state" dtype_id="16"/>
                            </assigndly>
                            <assigndly loc="j,207,31,207,33" dtype_id="3">
                              <const loc="j,207,34,207,38" name="1&apos;h1" dtype_id="3"/>
                              <varref loc="j,207,19,207,28" name="psram_stb" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="j,208,31,208,33" dtype_id="3">
                              <eq loc="j,208,46,208,48" dtype_id="3">
                                <const loc="j,208,49,208,53" name="3&apos;h6" dtype_id="17"/>
                                <varref loc="j,208,35,208,45" name="byte_count" dtype_id="17"/>
                              </eq>
                              <varref loc="j,208,19,208,27" name="psram_we" dtype_id="3"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,211,23,211,24">
                    <const loc="j,211,13,211,23" name="2&apos;h2" dtype_id="16"/>
                    <begin loc="j,211,25,211,30">
                      <assigndly loc="j,212,28,212,30" dtype_id="3">
                        <const loc="j,212,31,212,35" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="j,212,16,212,25" name="psram_stb" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="j,213,28,213,30" dtype_id="3">
                        <const loc="j,213,31,213,35" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="j,213,16,213,24" name="psram_we" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="j,214,28,214,30" dtype_id="16">
                        <const loc="j,214,31,214,46" name="2&apos;h3" dtype_id="16"/>
                        <varref loc="j,214,16,214,27" name="psram_state" dtype_id="16"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,216,28,216,29">
                    <const loc="j,216,13,216,28" name="2&apos;h3" dtype_id="16"/>
                    <begin loc="j,216,30,216,35">
                      <if loc="j,217,16,217,18">
                        <not loc="j,217,30,217,32" dtype_id="3">
                          <varref loc="j,217,19,217,29" name="psram_busy" dtype_id="3"/>
                        </not>
                        <begin>
                          <begin loc="j,217,39,217,44">
                            <assigndly loc="j,218,31,218,33" dtype_id="16">
                              <const loc="j,218,34,218,38" name="2&apos;h0" dtype_id="16"/>
                              <varref loc="j,218,19,218,30" name="psram_state" dtype_id="16"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="j,188,26,188,31">
                <assigndly loc="j,189,24,189,26" dtype_id="16">
                  <const loc="j,189,27,189,31" name="2&apos;h0" dtype_id="16"/>
                  <varref loc="j,189,10,189,21" name="psram_state" dtype_id="16"/>
                </assigndly>
                <assigndly loc="j,190,24,190,26" dtype_id="17">
                  <const loc="j,190,27,190,29" name="3&apos;h0" dtype_id="17"/>
                  <varref loc="j,190,10,190,20" name="byte_count" dtype_id="17"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="j,227,17,227,28" name="uart_buffer" dtype_id="13" vartype="logic" origName="uart_buffer"/>
      <var loc="j,228,17,228,34" name="uart_buffer_state" dtype_id="16" vartype="logic" origName="uart_buffer_state"/>
      <always loc="j,230,4,230,13">
        <sentree loc="j,230,14,230,15">
          <senitem loc="j,230,16,230,23" edgeType="POS">
            <varref loc="j,230,24,230,31" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="j,230,41,230,53" name="_uart_buffer">
          <if loc="j,231,7,231,9">
            <varref loc="j,231,11,231,17" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="j,235,12,235,17">
                <if loc="j,236,10,236,12">
                  <and loc="j,236,65,236,66" dtype_id="3">
                    <and loc="j,236,32,236,33" dtype_id="3">
                      <not loc="j,236,24,236,26" dtype_id="3">
                        <varref loc="j,236,13,236,23" name="psram_busy" dtype_id="3"/>
                      </not>
                      <eq loc="j,236,46,236,48" dtype_id="3">
                        <const loc="j,236,49,236,64" name="2&apos;h3" dtype_id="16"/>
                        <varref loc="j,236,34,236,45" name="psram_state" dtype_id="16"/>
                      </eq>
                    </and>
                    <eq loc="j,236,84,236,86" dtype_id="3">
                      <const loc="j,236,87,236,89" name="8&apos;h0" dtype_id="4"/>
                      <arraysel loc="j,236,80,236,81" dtype_id="4">
                        <varref loc="j,236,67,236,80" name="command_bytes" dtype_id="14"/>
                        <const loc="j,236,81,236,82" name="3&apos;h0" dtype_id="6"/>
                      </arraysel>
                    </eq>
                  </and>
                  <begin>
                    <begin loc="j,236,91,236,96">
                      <assigndly loc="j,237,31,237,33" dtype_id="13">
                        <varref loc="j,237,34,237,44" name="psram_rdat" dtype_id="13"/>
                        <varref loc="j,237,13,237,24" name="uart_buffer" dtype_id="13"/>
                      </assigndly>
                      <assigndly loc="j,238,31,238,33" dtype_id="16">
                        <const loc="j,238,34,238,38" name="2&apos;h2" dtype_id="16"/>
                        <varref loc="j,238,13,238,30" name="uart_buffer_state" dtype_id="16"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <if loc="j,241,10,241,12">
                  <varref loc="j,241,13,241,26" name="uart_tx_write" dtype_id="3"/>
                  <begin>
                    <begin loc="j,241,28,241,33">
                      <assigndly loc="j,242,31,242,33" dtype_id="16">
                        <sub loc="j,242,52,242,53" dtype_id="16">
                          <varref loc="j,242,34,242,51" name="uart_buffer_state" dtype_id="16"/>
                          <const loc="j,242,54,242,58" name="2&apos;h1" dtype_id="16"/>
                        </sub>
                        <varref loc="j,242,13,242,30" name="uart_buffer_state" dtype_id="16"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="j,231,27,231,32">
                <assigndly loc="j,232,28,232,30" dtype_id="13">
                  <const loc="j,232,31,232,33" name="16&apos;h0" dtype_id="13"/>
                  <varref loc="j,232,10,232,21" name="uart_buffer" dtype_id="13"/>
                </assigndly>
                <assigndly loc="j,233,28,233,30" dtype_id="16">
                  <const loc="j,233,31,233,33" name="2&apos;h0" dtype_id="16"/>
                  <varref loc="j,233,10,233,27" name="uart_buffer_state" dtype_id="16"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="j,258,17,258,27" name="counter_10" dtype_id="18" vartype="logic" origName="counter_10"/>
      <always loc="j,260,4,260,13">
        <sentree loc="j,260,14,260,15">
          <senitem loc="j,260,35,260,42" edgeType="NEG">
            <varref loc="j,260,43,260,49" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="j,260,16,260,23" edgeType="POS">
            <varref loc="j,260,24,260,31" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="j,260,51,260,56">
          <if loc="j,261,7,261,9">
            <varref loc="j,261,10,261,16" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="j,264,12,264,17">
                <assigndly loc="j,265,21,265,23" dtype_id="18">
                  <add loc="j,265,35,265,36" dtype_id="18">
                    <const loc="j,265,37,265,42" name="12&apos;h1" dtype_id="18"/>
                    <varref loc="j,265,24,265,34" name="counter_10" dtype_id="18"/>
                  </add>
                  <varref loc="j,265,10,265,20" name="counter_10" dtype_id="18"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="j,261,26,261,31">
                <assigndly loc="j,262,21,262,23" dtype_id="18">
                  <const loc="j,262,24,262,26" name="12&apos;h0" dtype_id="18"/>
                  <varref loc="j,262,10,262,20" name="counter_10" dtype_id="18"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="j,272,17,272,26" name="u_counter" dtype_id="19" vartype="logic" origName="u_counter"/>
      <always loc="j,274,4,274,13">
        <sentree loc="j,274,14,274,15">
          <senitem loc="j,274,35,274,42" edgeType="NEG">
            <varref loc="j,274,43,274,49" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="j,274,16,274,23" edgeType="POS">
            <varref loc="j,274,24,274,31" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="j,274,51,274,56">
          <if loc="j,275,7,275,9">
            <varref loc="j,275,10,275,16" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="j,278,12,278,17">
                <assigndly loc="j,279,20,279,22" dtype_id="19">
                  <add loc="j,279,33,279,34" dtype_id="19">
                    <const loc="j,279,35,279,40" name="28&apos;h1" dtype_id="19"/>
                    <varref loc="j,279,23,279,32" name="u_counter" dtype_id="19"/>
                  </add>
                  <varref loc="j,279,10,279,19" name="u_counter" dtype_id="19"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="j,275,26,275,31">
                <assigndly loc="j,276,20,276,22" dtype_id="19">
                  <const loc="j,276,23,276,25" name="28&apos;h0" dtype_id="19"/>
                  <varref loc="j,276,10,276,19" name="u_counter" dtype_id="19"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="j,285,10,285,16" name="buffer" dtype_id="20" vartype="" origName="buffer"/>
      <var loc="j,286,10,286,21" name="buffer_full" dtype_id="3" vartype="logic" origName="buffer_full"/>
      <var loc="j,288,16,288,18" name="in" dtype_id="17" vartype="logic" origName="in"/>
      <var loc="j,289,10,289,22" name="uart_tx_prev" dtype_id="3" vartype="logic" origName="uart_tx_prev"/>
      <always loc="j,291,4,291,13">
        <sentree loc="j,291,14,291,15">
          <senitem loc="j,291,16,291,23" edgeType="POS">
            <varref loc="j,291,24,291,31" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="j,291,33,291,38">
          <if loc="j,292,7,292,9">
            <and loc="j,292,30,292,31" dtype_id="3">
              <not loc="j,292,22,292,24" dtype_id="3">
                <varref loc="j,292,10,292,21" name="buffer_full" dtype_id="3"/>
              </not>
              <neq loc="j,292,45,292,47" dtype_id="3">
                <varref loc="j,292,32,292,44" name="uart_tx_prev" dtype_id="3"/>
                <varref loc="j,292,48,292,55" name="uart_tx" dtype_id="3"/>
              </neq>
            </and>
            <begin>
              <begin loc="j,292,57,292,62">
                <assigndly loc="j,293,22,293,24" dtype_id="3">
                  <varref loc="j,293,25,293,32" name="uart_tx" dtype_id="3"/>
                  <arraysel loc="j,293,17,293,18" dtype_id="3">
                    <varref loc="j,293,10,293,16" name="buffer" dtype_id="20"/>
                    <varref loc="j,293,18,293,20" name="in" dtype_id="17"/>
                  </arraysel>
                </assigndly>
                <assigndly loc="j,294,22,294,24" dtype_id="17">
                  <add loc="j,294,28,294,29" dtype_id="17">
                    <const loc="j,294,30,294,34" name="3&apos;h1" dtype_id="17"/>
                    <varref loc="j,294,25,294,27" name="in" dtype_id="17"/>
                  </add>
                  <varref loc="j,294,10,294,12" name="in" dtype_id="17"/>
                </assigndly>
                <if loc="j,295,10,295,12">
                  <eq loc="j,295,16,295,18" dtype_id="3">
                    <const loc="j,295,19,295,21" name="3&apos;h7" dtype_id="17"/>
                    <varref loc="j,295,13,295,15" name="in" dtype_id="17"/>
                  </eq>
                  <begin>
                    <begin loc="j,295,23,295,28">
                      <assigndly loc="j,296,25,296,27" dtype_id="3">
                        <const loc="j,296,28,296,32" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="j,296,13,296,24" name="buffer_full" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="j,297,16,297,18" dtype_id="17">
                        <const loc="j,297,19,297,23" name="3&apos;h0" dtype_id="17"/>
                        <varref loc="j,297,13,297,15" name="in" dtype_id="17"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <if loc="j,300,12,300,14">
                <eq loc="j,300,32,300,34" dtype_id="3">
                  <const loc="j,300,35,300,37" name="3&apos;h7" dtype_id="17"/>
                  <sel loc="j,300,24,300,25" dtype_id="17">
                    <varref loc="j,300,15,300,24" name="u_counter" dtype_id="19"/>
                    <const loc="j,300,28,300,30" name="5&apos;h19" dtype_id="21"/>
                    <const loc="j,300,25,300,27" name="32&apos;h3" dtype_id="7"/>
                  </sel>
                </eq>
                <begin>
                  <begin loc="j,300,39,300,44">
                    <assigndly loc="j,301,22,301,24" dtype_id="3">
                      <const loc="j,301,25,301,29" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="j,301,10,301,21" name="buffer_full" dtype_id="3"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
          <assigndly loc="j,303,20,303,22" dtype_id="3">
            <varref loc="j,303,23,303,30" name="uart_tx" dtype_id="3"/>
            <varref loc="j,303,7,303,19" name="uart_tx_prev" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <var loc="j,307,10,307,25" name="counter_24_prev" dtype_id="3" vartype="logic" origName="counter_24_prev"/>
      <always loc="j,309,4,309,13">
        <sentree loc="j,309,14,309,15">
          <senitem loc="j,309,16,309,23" edgeType="POS">
            <varref loc="j,309,24,309,31" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="j,309,33,309,38">
          <if loc="j,310,7,310,9">
            <and loc="j,310,58,310,59" dtype_id="3">
              <and loc="j,310,32,310,33" dtype_id="3">
                <sel loc="j,310,19,310,20" dtype_id="3">
                  <varref loc="j,310,10,310,19" name="u_counter" dtype_id="19"/>
                  <const loc="j,310,20,310,22" name="5&apos;h18" dtype_id="21"/>
                  <const loc="j,310,19,310,20" name="32&apos;h1" dtype_id="7"/>
                </sel>
                <not loc="j,310,50,310,52" dtype_id="3">
                  <varref loc="j,310,34,310,49" name="counter_24_prev" dtype_id="3"/>
                </not>
              </and>
              <varref loc="j,310,60,310,71" name="buffer_full" dtype_id="3"/>
            </and>
            <begin>
              <begin loc="j,310,81,310,86">
                <assigndly loc="j,311,14,311,16" dtype_id="3">
                  <arraysel loc="j,311,24,311,25" dtype_id="3">
                    <varref loc="j,311,17,311,23" name="buffer" dtype_id="20"/>
                    <sel loc="j,311,34,311,35" dtype_id="17">
                      <varref loc="j,311,25,311,34" name="u_counter" dtype_id="19"/>
                      <const loc="j,311,38,311,40" name="5&apos;h19" dtype_id="21"/>
                      <const loc="j,311,35,311,37" name="32&apos;h3" dtype_id="7"/>
                    </sel>
                  </arraysel>
                  <varref loc="j,311,10,311,13" name="led" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
          <assigndly loc="j,313,23,313,25" dtype_id="3">
            <sel loc="j,313,35,313,36" dtype_id="3">
              <varref loc="j,313,26,313,35" name="u_counter" dtype_id="19"/>
              <const loc="j,313,36,313,38" name="5&apos;h18" dtype_id="21"/>
              <const loc="j,313,35,313,36" name="32&apos;h1" dtype_id="7"/>
            </sel>
            <varref loc="j,313,7,313,22" name="counter_24_prev" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <contassign loc="j,114,20,114,21" dtype_id="3">
        <varref loc="j,97,10,97,22" name="tick_1us_reg" dtype_id="3"/>
        <varref loc="j,114,20,114,21" name="tick_1us" dtype_id="3"/>
      </contassign>
      <contassign loc="j,92,16,92,17" dtype_id="3">
        <varref loc="j,47,18,47,25" name="uart_tx" dtype_id="3"/>
        <varref loc="j,92,16,92,17" name="sent" dtype_id="3"/>
      </contassign>
      <contassign loc="j,251,25,251,26" dtype_id="3">
        <not loc="j,251,48,251,49" dtype_id="3">
          <or loc="j,251,48,251,49" dtype_id="3">
            <varref loc="j,121,24,121,36" name="uart_tx_busy" dtype_id="3"/>
            <eq loc="j,251,68,251,70" dtype_id="3">
              <const loc="j,251,71,251,75" name="2&apos;h0" dtype_id="16"/>
              <varref loc="j,228,17,228,34" name="uart_buffer_state" dtype_id="16"/>
            </eq>
          </or>
        </not>
        <varref loc="j,251,25,251,26" name="uart_tx_write" dtype_id="3"/>
      </contassign>
      <contassign loc="j,250,25,250,26" dtype_id="4">
        <cond loc="j,250,54,250,55" dtype_id="4">
          <eq loc="j,250,46,250,48" dtype_id="3">
            <const loc="j,250,49,250,53" name="2&apos;h2" dtype_id="16"/>
            <varref loc="j,228,17,228,34" name="uart_buffer_state" dtype_id="16"/>
          </eq>
          <sel loc="j,250,67,250,68" dtype_id="4">
            <varref loc="j,227,17,227,28" name="uart_buffer" dtype_id="13"/>
            <const loc="j,250,67,250,68" name="32&apos;h8" dtype_id="7"/>
            <const loc="j,250,67,250,68" name="32&apos;h8" dtype_id="7"/>
          </sel>
          <sel loc="j,250,87,250,88" dtype_id="4">
            <varref loc="j,227,17,227,28" name="uart_buffer" dtype_id="13"/>
            <const loc="j,250,87,250,88" name="32&apos;h0" dtype_id="7"/>
            <const loc="j,250,87,250,88" name="32&apos;h8" dtype_id="7"/>
          </sel>
        </cond>
        <varref loc="j,250,25,250,26" name="uart_tx_data" dtype_id="4"/>
      </contassign>
      <contassign loc="j,252,25,252,26" dtype_id="3">
        <sel loc="j,252,39,252,44" dtype_id="3">
          <varref loc="j,122,14,122,25" name="uart_rx_arr" dtype_id="12"/>
          <const loc="j,252,39,252,44" name="32&apos;h9" dtype_id="7"/>
          <const loc="j,252,39,252,44" name="32&apos;h1" dtype_id="7"/>
        </sel>
        <varref loc="j,252,25,252,26" name="uart_rx_read" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="h,35,8,35,12" name="uart" origName="uart">
      <var loc="h,38,20,38,26" name="arst_n" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="arst_n"/>
      <var loc="h,39,20,39,23" name="clk" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="clk"/>
      <var loc="h,40,20,40,28" name="tick_1us" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="tick_1us"/>
      <var loc="h,42,20,42,27" name="uart_rx" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="uart_rx"/>
      <var loc="h,43,20,43,27" name="uart_tx" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="uart_tx"/>
      <var loc="h,45,17,45,30" name="uart_tx_write" dtype_id="3" dir="input" pinIndex="6" vartype="logic" origName="uart_tx_write"/>
      <var loc="h,46,23,46,35" name="uart_tx_data" dtype_id="4" dir="input" pinIndex="7" vartype="logic" origName="uart_tx_data"/>
      <var loc="h,47,17,47,29" name="uart_rx_read" dtype_id="3" dir="input" pinIndex="8" vartype="logic" origName="uart_rx_read"/>
      <var loc="h,49,17,49,29" name="uart_tx_busy" dtype_id="3" dir="output" pinIndex="9" vartype="logic" origName="uart_tx_busy"/>
      <var loc="h,50,21,50,32" name="uart_rx_arr" dtype_id="12" dir="output" pinIndex="10" vartype="uart_rx_t" origName="uart_rx_arr"/>
      <typedef loc="h,80,6,80,13" name="state_t" dtype_id="11"/>
      <typedef loc="h,83,24,83,32" name="cnt1us_t" dtype_id="11"/>
      <var loc="h,129,24,129,34" name="RX_WAIT_D0" dtype_id="22" vartype="bit" origName="RX_WAIT_D0" localparam="true">
        <const loc="h,129,39,129,44" name="4&apos;hd" dtype_id="11"/>
      </var>
      <var loc="h,130,24,130,34" name="RX_WAIT_D1" dtype_id="22" vartype="bit" origName="RX_WAIT_D1" localparam="true">
        <const loc="h,130,39,130,43" name="4&apos;h7" dtype_id="11"/>
      </var>
      <var loc="h,131,24,131,34" name="RX_WAIT_D2" dtype_id="22" vartype="bit" origName="RX_WAIT_D2" localparam="true">
        <const loc="h,131,39,131,43" name="4&apos;h8" dtype_id="11"/>
      </var>
      <var loc="h,132,24,132,34" name="RX_WAIT_D3" dtype_id="22" vartype="bit" origName="RX_WAIT_D3" localparam="true">
        <const loc="h,132,39,132,43" name="4&apos;h8" dtype_id="11"/>
      </var>
      <var loc="h,133,24,133,34" name="RX_WAIT_D4" dtype_id="22" vartype="bit" origName="RX_WAIT_D4" localparam="true">
        <const loc="h,133,39,133,43" name="4&apos;h7" dtype_id="11"/>
      </var>
      <var loc="h,134,24,134,34" name="RX_WAIT_D5" dtype_id="22" vartype="bit" origName="RX_WAIT_D5" localparam="true">
        <const loc="h,134,39,134,43" name="4&apos;h8" dtype_id="11"/>
      </var>
      <var loc="h,135,24,135,34" name="RX_WAIT_D6" dtype_id="22" vartype="bit" origName="RX_WAIT_D6" localparam="true">
        <const loc="h,135,39,135,43" name="4&apos;h8" dtype_id="11"/>
      </var>
      <var loc="h,136,24,136,34" name="RX_WAIT_D7" dtype_id="22" vartype="bit" origName="RX_WAIT_D7" localparam="true">
        <const loc="h,136,39,136,43" name="4&apos;h7" dtype_id="11"/>
      </var>
      <var loc="h,137,24,137,36" name="RX_WAIT_STOP" dtype_id="22" vartype="bit" origName="RX_WAIT_STOP" localparam="true">
        <const loc="h,137,39,137,43" name="4&apos;h8" dtype_id="11"/>
      </var>
      <var loc="h,139,13,139,21" name="rx_state" dtype_id="11" vartype="state_t" origName="rx_state"/>
      <var loc="h,140,13,140,22" name="rx_cnt1us" dtype_id="11" vartype="cnt1us_t" origName="rx_cnt1us"/>
      <var loc="h,144,13,144,23" name="rx_nextbit" dtype_id="3" vartype="logic" origName="rx_nextbit"/>
      <var loc="h,147,16,147,24" name="rx_shift" dtype_id="4" vartype="logic" origName="rx_shift"/>
      <always loc="h,149,4,149,13">
        <sentree loc="h,149,14,149,15">
          <senitem loc="h,149,16,149,23" edgeType="NEG">
            <varref loc="h,149,24,149,30" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="h,149,34,149,41" edgeType="POS">
            <varref loc="h,149,42,149,45" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="h,149,47,149,52">
          <if loc="h,150,7,150,9">
            <varref loc="h,150,11,150,17" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="h,159,12,159,17">
                <if loc="h,162,10,162,12">
                  <and loc="h,162,33,162,35" dtype_id="3">
                    <varref loc="h,162,15,162,23" name="tick_1us" dtype_id="3"/>
                    <neq loc="h,162,46,162,48" dtype_id="3">
                      <const loc="h,162,49,162,53" name="4&apos;he" dtype_id="11"/>
                      <varref loc="h,162,37,162,45" name="rx_state" dtype_id="11"/>
                    </neq>
                  </and>
                  <begin>
                    <begin loc="h,162,56,162,61">
                      <assigndly loc="h,163,23,163,25" dtype_id="11">
                        <sub loc="h,163,46,163,47" dtype_id="11">
                          <varref loc="h,163,36,163,45" name="rx_cnt1us" dtype_id="11"/>
                          <const loc="h,163,58,163,59" name="4&apos;h1" dtype_id="11"/>
                        </sub>
                        <varref loc="h,163,13,163,22" name="rx_cnt1us" dtype_id="11"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <if loc="h,168,10,168,12">
                  <varref loc="h,168,14,168,26" name="uart_rx_read" dtype_id="3"/>
                  <begin>
                    <begin loc="h,168,36,168,41">
                      <assigndly loc="h,169,31,169,33" dtype_id="16">
                        <const loc="h,169,34,169,38" name="2&apos;h0" dtype_id="16"/>
                        <sel loc="h,169,25,169,30" dtype_id="16">
                          <varref loc="h,169,13,169,24" name="uart_rx_arr" dtype_id="12"/>
                          <const loc="h,169,25,169,30" name="32&apos;h8" dtype_id="7"/>
                          <const loc="h,169,25,169,30" name="32&apos;h2" dtype_id="7"/>
                        </sel>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <case loc="h,174,17,174,21">
                  <varref loc="h,174,23,174,31" name="rx_state" dtype_id="11"/>
                  <caseitem loc="h,177,17,177,18">
                    <const loc="h,177,13,177,17" name="4&apos;he" dtype_id="11"/>
                    <begin loc="h,177,19,177,24">
                      <assigndly loc="h,178,26,178,28" dtype_id="11">
                        <const loc="h,178,29,178,39" name="4&apos;hd" dtype_id="22"/>
                        <varref loc="h,178,16,178,25" name="rx_cnt1us" dtype_id="11"/>
                      </assigndly>
                      <if loc="h,180,16,180,18">
                        <not loc="h,180,28,180,30" dtype_id="3">
                          <varref loc="h,180,20,180,27" name="uart_rx" dtype_id="3"/>
                        </not>
                        <begin>
                          <begin loc="h,180,37,180,42">
                            <assigndly loc="h,181,28,181,30" dtype_id="11">
                              <const loc="h,181,31,181,33" name="4&apos;h0" dtype_id="11"/>
                              <varref loc="h,181,19,181,27" name="rx_state" dtype_id="11"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,188,17,188,18">
                    <const loc="h,188,13,188,17" name="4&apos;h8" dtype_id="11"/>
                    <if loc="h,188,19,188,21">
                      <varref loc="h,188,23,188,33" name="rx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,188,43,188,48">
                          <if loc="h,190,16,190,18">
                            <sel loc="h,190,32,190,37" dtype_id="3">
                              <varref loc="h,190,20,190,31" name="uart_rx_arr" dtype_id="12"/>
                              <const loc="h,190,32,190,37" name="32&apos;h9" dtype_id="7"/>
                              <const loc="h,190,32,190,37" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <begin>
                              <begin loc="h,190,47,190,52">
                                <assigndly loc="h,191,37,191,39" dtype_id="23">
                                  <const loc="h,191,40,191,44" name="1&apos;h1" dtype_id="3"/>
                                  <sel loc="h,191,31,191,36" dtype_id="23">
                                    <varref loc="h,191,19,191,30" name="uart_rx_arr" dtype_id="12"/>
                                    <const loc="h,191,31,191,36" name="32&apos;h8" dtype_id="7"/>
                                    <const loc="h,191,31,191,36" name="32&apos;h1" dtype_id="7"/>
                                  </sel>
                                </assigndly>
                              </begin>
                            </begin>
                            <begin>
                              <begin loc="h,193,21,193,26">
                                <assigndly loc="h,194,37,194,39" dtype_id="24">
                                  <const loc="h,194,40,194,44" name="1&apos;h1" dtype_id="3"/>
                                  <sel loc="h,194,31,194,36" dtype_id="24">
                                    <varref loc="h,194,19,194,30" name="uart_rx_arr" dtype_id="12"/>
                                    <const loc="h,194,31,194,36" name="32&apos;h9" dtype_id="7"/>
                                    <const loc="h,194,31,194,36" name="32&apos;h1" dtype_id="7"/>
                                  </sel>
                                </assigndly>
                                <assigndly loc="h,195,37,195,39" dtype_id="4">
                                  <varref loc="h,195,40,195,48" name="rx_shift" dtype_id="4"/>
                                  <sel loc="h,195,31,195,35" dtype_id="4">
                                    <varref loc="h,195,19,195,30" name="uart_rx_arr" dtype_id="12"/>
                                    <const loc="h,195,31,195,35" name="32&apos;h0" dtype_id="7"/>
                                    <const loc="h,195,31,195,35" name="32&apos;h8" dtype_id="7"/>
                                  </sel>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                          <assigndly loc="h,198,25,198,27" dtype_id="11">
                            <const loc="h,198,28,198,32" name="4&apos;he" dtype_id="11"/>
                            <varref loc="h,198,16,198,24" name="rx_state" dtype_id="11"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,207,13,207,20">
                    <if loc="h,207,22,207,24">
                      <varref loc="h,207,26,207,36" name="rx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,207,46,207,51">
                          <assigndly loc="h,208,25,208,27" dtype_id="4">
                            <concat loc="h,208,36,208,37" dtype_id="4">
                              <varref loc="h,208,29,208,36" name="uart_rx" dtype_id="3"/>
                              <sel loc="h,208,46,208,47" dtype_id="25">
                                <varref loc="h,208,38,208,46" name="rx_shift" dtype_id="4"/>
                                <const loc="h,208,49,208,50" name="3&apos;h1" dtype_id="6"/>
                                <const loc="h,208,47,208,48" name="32&apos;h7" dtype_id="7"/>
                              </sel>
                            </concat>
                            <varref loc="h,208,16,208,24" name="rx_shift" dtype_id="4"/>
                          </assigndly>
                          <case loc="h,210,23,210,27">
                            <varref loc="h,210,29,210,37" name="rx_state" dtype_id="11"/>
                            <caseitem loc="h,211,21,211,22">
                              <const loc="h,211,19,211,21" name="4&apos;h0" dtype_id="11"/>
                              <begin loc="h,211,23,211,28">
                                <assigndly loc="h,212,36,212,38" dtype_id="11">
                                  <const loc="h,212,39,212,49" name="4&apos;h7" dtype_id="22"/>
                                  <varref loc="h,212,26,212,35" name="rx_cnt1us" dtype_id="11"/>
                                </assigndly>
                                <assigndly loc="h,213,36,213,38" dtype_id="11">
                                  <const loc="h,213,39,213,41" name="4&apos;h1" dtype_id="11"/>
                                  <varref loc="h,213,26,213,34" name="rx_state" dtype_id="11"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="h,215,21,215,22">
                              <const loc="h,215,19,215,21" name="4&apos;h1" dtype_id="11"/>
                              <begin loc="h,215,23,215,28">
                                <assigndly loc="h,216,36,216,38" dtype_id="11">
                                  <const loc="h,216,39,216,49" name="4&apos;h8" dtype_id="22"/>
                                  <varref loc="h,216,26,216,35" name="rx_cnt1us" dtype_id="11"/>
                                </assigndly>
                                <assigndly loc="h,217,36,217,38" dtype_id="11">
                                  <const loc="h,217,39,217,41" name="4&apos;h2" dtype_id="11"/>
                                  <varref loc="h,217,26,217,34" name="rx_state" dtype_id="11"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="h,219,21,219,22">
                              <const loc="h,219,19,219,21" name="4&apos;h2" dtype_id="11"/>
                              <begin loc="h,219,23,219,28">
                                <assigndly loc="h,220,36,220,38" dtype_id="11">
                                  <const loc="h,220,39,220,49" name="4&apos;h8" dtype_id="22"/>
                                  <varref loc="h,220,26,220,35" name="rx_cnt1us" dtype_id="11"/>
                                </assigndly>
                                <assigndly loc="h,221,36,221,38" dtype_id="11">
                                  <const loc="h,221,39,221,41" name="4&apos;h3" dtype_id="11"/>
                                  <varref loc="h,221,26,221,34" name="rx_state" dtype_id="11"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="h,223,21,223,22">
                              <const loc="h,223,19,223,21" name="4&apos;h3" dtype_id="11"/>
                              <begin loc="h,223,23,223,28">
                                <assigndly loc="h,224,36,224,38" dtype_id="11">
                                  <const loc="h,224,39,224,49" name="4&apos;h7" dtype_id="22"/>
                                  <varref loc="h,224,26,224,35" name="rx_cnt1us" dtype_id="11"/>
                                </assigndly>
                                <assigndly loc="h,225,36,225,38" dtype_id="11">
                                  <const loc="h,225,39,225,41" name="4&apos;h4" dtype_id="11"/>
                                  <varref loc="h,225,26,225,34" name="rx_state" dtype_id="11"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="h,227,21,227,22">
                              <const loc="h,227,19,227,21" name="4&apos;h4" dtype_id="11"/>
                              <begin loc="h,227,23,227,28">
                                <assigndly loc="h,228,36,228,38" dtype_id="11">
                                  <const loc="h,228,39,228,49" name="4&apos;h8" dtype_id="22"/>
                                  <varref loc="h,228,26,228,35" name="rx_cnt1us" dtype_id="11"/>
                                </assigndly>
                                <assigndly loc="h,229,36,229,38" dtype_id="11">
                                  <const loc="h,229,39,229,41" name="4&apos;h5" dtype_id="11"/>
                                  <varref loc="h,229,26,229,34" name="rx_state" dtype_id="11"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="h,231,21,231,22">
                              <const loc="h,231,19,231,21" name="4&apos;h5" dtype_id="11"/>
                              <begin loc="h,231,23,231,28">
                                <assigndly loc="h,232,36,232,38" dtype_id="11">
                                  <const loc="h,232,39,232,49" name="4&apos;h8" dtype_id="22"/>
                                  <varref loc="h,232,26,232,35" name="rx_cnt1us" dtype_id="11"/>
                                </assigndly>
                                <assigndly loc="h,233,36,233,38" dtype_id="11">
                                  <const loc="h,233,39,233,41" name="4&apos;h6" dtype_id="11"/>
                                  <varref loc="h,233,26,233,34" name="rx_state" dtype_id="11"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="h,235,21,235,22">
                              <const loc="h,235,19,235,21" name="4&apos;h6" dtype_id="11"/>
                              <begin loc="h,235,23,235,28">
                                <assigndly loc="h,236,36,236,38" dtype_id="11">
                                  <const loc="h,236,39,236,49" name="4&apos;h7" dtype_id="22"/>
                                  <varref loc="h,236,26,236,35" name="rx_cnt1us" dtype_id="11"/>
                                </assigndly>
                                <assigndly loc="h,237,36,237,38" dtype_id="11">
                                  <const loc="h,237,39,237,41" name="4&apos;h7" dtype_id="11"/>
                                  <varref loc="h,237,26,237,34" name="rx_state" dtype_id="11"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="h,239,21,239,22">
                              <const loc="h,239,19,239,21" name="4&apos;h7" dtype_id="11"/>
                              <begin loc="h,239,23,239,28">
                                <assigndly loc="h,240,36,240,38" dtype_id="11">
                                  <const loc="h,240,39,240,51" name="4&apos;h8" dtype_id="22"/>
                                  <varref loc="h,240,26,240,35" name="rx_cnt1us" dtype_id="11"/>
                                </assigndly>
                                <assigndly loc="h,241,36,241,38" dtype_id="11">
                                  <const loc="h,241,39,241,43" name="4&apos;h8" dtype_id="11"/>
                                  <varref loc="h,241,26,241,34" name="rx_state" dtype_id="11"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="h,243,18,243,25">
                              <begin loc="h,243,27,243,32"/>
                            </caseitem>
                          </case>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="h,150,27,150,32">
                <assigndly loc="h,151,28,151,30" dtype_id="11">
                  <const loc="h,151,31,151,35" name="4&apos;he" dtype_id="11"/>
                  <varref loc="h,151,10,151,18" name="rx_state" dtype_id="11"/>
                </assigndly>
                <assigndly loc="h,152,28,152,30" dtype_id="11">
                  <const loc="h,152,31,152,33" name="4&apos;h0" dtype_id="11"/>
                  <varref loc="h,152,10,152,19" name="rx_cnt1us" dtype_id="11"/>
                </assigndly>
                <assigndly loc="h,153,28,153,30" dtype_id="4">
                  <const loc="h,153,31,153,33" name="8&apos;h0" dtype_id="4"/>
                  <varref loc="h,153,10,153,18" name="rx_shift" dtype_id="4"/>
                </assigndly>
                <assigndly loc="h,155,28,155,30" dtype_id="26">
                  <const loc="h,155,31,155,35" name="10&apos;h0" dtype_id="26"/>
                  <varref loc="h,155,10,155,21" name="uart_rx_arr" dtype_id="26"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="h,274,24,274,37" name="TX_WAIT_START" dtype_id="22" vartype="bit" origName="TX_WAIT_START" localparam="true">
        <const loc="h,274,40,274,44" name="4&apos;h9" dtype_id="11"/>
      </var>
      <var loc="h,275,24,275,34" name="TX_WAIT_D0" dtype_id="22" vartype="bit" origName="TX_WAIT_D0" localparam="true">
        <const loc="h,275,40,275,44" name="4&apos;h7" dtype_id="11"/>
      </var>
      <var loc="h,276,24,276,34" name="TX_WAIT_D1" dtype_id="22" vartype="bit" origName="TX_WAIT_D1" localparam="true">
        <const loc="h,276,40,276,44" name="4&apos;h8" dtype_id="11"/>
      </var>
      <var loc="h,277,24,277,34" name="TX_WAIT_D2" dtype_id="22" vartype="bit" origName="TX_WAIT_D2" localparam="true">
        <const loc="h,277,40,277,44" name="4&apos;h8" dtype_id="11"/>
      </var>
      <var loc="h,278,24,278,34" name="TX_WAIT_D3" dtype_id="22" vartype="bit" origName="TX_WAIT_D3" localparam="true">
        <const loc="h,278,40,278,44" name="4&apos;h7" dtype_id="11"/>
      </var>
      <var loc="h,279,24,279,34" name="TX_WAIT_D4" dtype_id="22" vartype="bit" origName="TX_WAIT_D4" localparam="true">
        <const loc="h,279,40,279,44" name="4&apos;h8" dtype_id="11"/>
      </var>
      <var loc="h,280,24,280,34" name="TX_WAIT_D5" dtype_id="22" vartype="bit" origName="TX_WAIT_D5" localparam="true">
        <const loc="h,280,40,280,44" name="4&apos;h8" dtype_id="11"/>
      </var>
      <var loc="h,281,24,281,34" name="TX_WAIT_D6" dtype_id="22" vartype="bit" origName="TX_WAIT_D6" localparam="true">
        <const loc="h,281,40,281,44" name="4&apos;h7" dtype_id="11"/>
      </var>
      <var loc="h,282,24,282,34" name="TX_WAIT_D7" dtype_id="22" vartype="bit" origName="TX_WAIT_D7" localparam="true">
        <const loc="h,282,40,282,44" name="4&apos;h8" dtype_id="11"/>
      </var>
      <var loc="h,283,24,283,36" name="TX_WAIT_STOP" dtype_id="22" vartype="bit" origName="TX_WAIT_STOP" localparam="true">
        <const loc="h,283,40,283,44" name="4&apos;h8" dtype_id="11"/>
      </var>
      <var loc="h,296,13,296,21" name="tx_state" dtype_id="11" vartype="state_t" origName="tx_state"/>
      <var loc="h,297,13,297,22" name="tx_cnt1us" dtype_id="11" vartype="cnt1us_t" origName="tx_cnt1us"/>
      <var loc="h,298,13,298,26" name="tx_cnt1us_is0" dtype_id="3" vartype="logic" origName="tx_cnt1us_is0"/>
      <var loc="h,301,13,301,23" name="tx_nextbit" dtype_id="3" vartype="logic" origName="tx_nextbit"/>
      <var loc="h,304,16,304,23" name="tx_data" dtype_id="4" vartype="logic" origName="tx_data"/>
      <always loc="h,309,4,309,13">
        <sentree loc="h,309,14,309,15">
          <senitem loc="h,309,16,309,23" edgeType="NEG">
            <varref loc="h,309,24,309,30" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="h,309,34,309,41" edgeType="POS">
            <varref loc="h,309,42,309,45" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="h,309,47,309,52">
          <if loc="h,310,7,310,9">
            <varref loc="h,310,11,310,17" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="h,317,12,317,17">
                <if loc="h,320,10,320,12">
                  <and loc="h,320,33,320,35" dtype_id="3">
                    <varref loc="h,320,15,320,23" name="tick_1us" dtype_id="3"/>
                    <neq loc="h,320,46,320,48" dtype_id="3">
                      <const loc="h,320,49,320,53" name="4&apos;he" dtype_id="11"/>
                      <varref loc="h,320,37,320,45" name="tx_state" dtype_id="11"/>
                    </neq>
                  </and>
                  <begin>
                    <begin loc="h,320,56,320,61">
                      <assigndly loc="h,321,23,321,25" dtype_id="11">
                        <sub loc="h,321,46,321,47" dtype_id="11">
                          <varref loc="h,321,36,321,45" name="tx_cnt1us" dtype_id="11"/>
                          <const loc="h,321,58,321,59" name="4&apos;h1" dtype_id="11"/>
                        </sub>
                        <varref loc="h,321,13,321,22" name="tx_cnt1us" dtype_id="11"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <case loc="h,325,17,325,21">
                  <varref loc="h,325,23,325,31" name="tx_state" dtype_id="11"/>
                  <caseitem loc="h,329,17,329,18">
                    <const loc="h,329,13,329,17" name="4&apos;he" dtype_id="11"/>
                    <begin loc="h,329,19,329,24">
                      <assigndly loc="h,330,26,330,28" dtype_id="3">
                        <const loc="h,330,29,330,33" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="h,330,16,330,23" name="uart_tx" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="h,331,26,331,28" dtype_id="11">
                        <const loc="h,331,29,331,42" name="4&apos;h9" dtype_id="22"/>
                        <varref loc="h,331,16,331,25" name="tx_cnt1us" dtype_id="11"/>
                      </assigndly>
                      <if loc="h,333,16,333,18">
                        <varref loc="h,333,20,333,33" name="uart_tx_write" dtype_id="3"/>
                        <begin>
                          <begin loc="h,333,43,333,48">
                            <assigndly loc="h,334,28,334,30" dtype_id="4">
                              <varref loc="h,334,31,334,43" name="uart_tx_data" dtype_id="4"/>
                              <varref loc="h,334,19,334,26" name="tx_data" dtype_id="4"/>
                            </assigndly>
                            <assigndly loc="h,335,28,335,30" dtype_id="11">
                              <const loc="h,335,31,335,36" name="4&apos;hf" dtype_id="11"/>
                              <varref loc="h,335,19,335,27" name="tx_state" dtype_id="11"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,341,17,341,18">
                    <const loc="h,341,12,341,17" name="4&apos;hf" dtype_id="11"/>
                    <if loc="h,341,19,341,21">
                      <varref loc="h,341,23,341,31" name="tick_1us" dtype_id="3"/>
                      <begin>
                        <begin loc="h,341,41,341,46">
                          <assigndly loc="h,342,23,342,25" dtype_id="3">
                            <const loc="h,342,26,342,30" name="1&apos;h0" dtype_id="3"/>
                            <varref loc="h,342,15,342,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <if loc="h,344,15,344,17">
                            <varref loc="h,344,19,344,32" name="tx_cnt1us_is0" dtype_id="3"/>
                            <begin>
                              <begin loc="h,344,42,344,47">
                                <assigndly loc="h,345,28,345,30" dtype_id="3">
                                  <sel loc="h,345,38,345,39" dtype_id="3">
                                    <varref loc="h,345,31,345,38" name="tx_data" dtype_id="4"/>
                                    <const loc="h,345,39,345,40" name="3&apos;h0" dtype_id="6"/>
                                    <const loc="h,345,38,345,39" name="32&apos;h1" dtype_id="7"/>
                                  </sel>
                                  <varref loc="h,345,18,345,25" name="uart_tx" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="h,346,28,346,30" dtype_id="11">
                                  <const loc="h,346,31,346,41" name="4&apos;h7" dtype_id="22"/>
                                  <varref loc="h,346,18,346,27" name="tx_cnt1us" dtype_id="11"/>
                                </assigndly>
                                <assigndly loc="h,347,28,347,30" dtype_id="11">
                                  <const loc="h,347,31,347,33" name="4&apos;h0" dtype_id="11"/>
                                  <varref loc="h,347,18,347,26" name="tx_state" dtype_id="11"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,352,14,352,15">
                    <const loc="h,352,12,352,14" name="4&apos;h0" dtype_id="11"/>
                    <if loc="h,352,16,352,18">
                      <varref loc="h,352,20,352,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,352,40,352,45">
                          <assigndly loc="h,353,25,353,27" dtype_id="3">
                            <sel loc="h,353,35,353,36" dtype_id="3">
                              <varref loc="h,353,28,353,35" name="tx_data" dtype_id="4"/>
                              <const loc="h,353,36,353,37" name="3&apos;h1" dtype_id="6"/>
                              <const loc="h,353,35,353,36" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <varref loc="h,353,15,353,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="h,354,25,354,27" dtype_id="11">
                            <const loc="h,354,28,354,38" name="4&apos;h8" dtype_id="22"/>
                            <varref loc="h,354,15,354,24" name="tx_cnt1us" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="h,355,25,355,27" dtype_id="11">
                            <const loc="h,355,28,355,30" name="4&apos;h1" dtype_id="11"/>
                            <varref loc="h,355,15,355,23" name="tx_state" dtype_id="11"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,357,14,357,15">
                    <const loc="h,357,12,357,14" name="4&apos;h1" dtype_id="11"/>
                    <if loc="h,357,16,357,18">
                      <varref loc="h,357,20,357,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,357,40,357,45">
                          <assigndly loc="h,358,25,358,27" dtype_id="3">
                            <sel loc="h,358,35,358,36" dtype_id="3">
                              <varref loc="h,358,28,358,35" name="tx_data" dtype_id="4"/>
                              <const loc="h,358,36,358,37" name="3&apos;h2" dtype_id="6"/>
                              <const loc="h,358,35,358,36" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <varref loc="h,358,15,358,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="h,359,25,359,27" dtype_id="11">
                            <const loc="h,359,28,359,38" name="4&apos;h8" dtype_id="22"/>
                            <varref loc="h,359,15,359,24" name="tx_cnt1us" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="h,360,25,360,27" dtype_id="11">
                            <const loc="h,360,28,360,30" name="4&apos;h2" dtype_id="11"/>
                            <varref loc="h,360,15,360,23" name="tx_state" dtype_id="11"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,362,14,362,15">
                    <const loc="h,362,12,362,14" name="4&apos;h2" dtype_id="11"/>
                    <if loc="h,362,16,362,18">
                      <varref loc="h,362,20,362,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,362,40,362,45">
                          <assigndly loc="h,363,25,363,27" dtype_id="3">
                            <sel loc="h,363,35,363,36" dtype_id="3">
                              <varref loc="h,363,28,363,35" name="tx_data" dtype_id="4"/>
                              <const loc="h,363,36,363,37" name="3&apos;h3" dtype_id="6"/>
                              <const loc="h,363,35,363,36" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <varref loc="h,363,15,363,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="h,364,25,364,27" dtype_id="11">
                            <const loc="h,364,28,364,38" name="4&apos;h7" dtype_id="22"/>
                            <varref loc="h,364,15,364,24" name="tx_cnt1us" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="h,365,25,365,27" dtype_id="11">
                            <const loc="h,365,28,365,30" name="4&apos;h3" dtype_id="11"/>
                            <varref loc="h,365,15,365,23" name="tx_state" dtype_id="11"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,367,14,367,15">
                    <const loc="h,367,12,367,14" name="4&apos;h3" dtype_id="11"/>
                    <if loc="h,367,16,367,18">
                      <varref loc="h,367,20,367,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,367,40,367,45">
                          <assigndly loc="h,368,25,368,27" dtype_id="3">
                            <sel loc="h,368,35,368,36" dtype_id="3">
                              <varref loc="h,368,28,368,35" name="tx_data" dtype_id="4"/>
                              <const loc="h,368,36,368,37" name="3&apos;h4" dtype_id="6"/>
                              <const loc="h,368,35,368,36" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <varref loc="h,368,15,368,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="h,369,25,369,27" dtype_id="11">
                            <const loc="h,369,28,369,38" name="4&apos;h8" dtype_id="22"/>
                            <varref loc="h,369,15,369,24" name="tx_cnt1us" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="h,370,25,370,27" dtype_id="11">
                            <const loc="h,370,28,370,30" name="4&apos;h4" dtype_id="11"/>
                            <varref loc="h,370,15,370,23" name="tx_state" dtype_id="11"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,372,14,372,15">
                    <const loc="h,372,12,372,14" name="4&apos;h4" dtype_id="11"/>
                    <if loc="h,372,16,372,18">
                      <varref loc="h,372,20,372,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,372,40,372,45">
                          <assigndly loc="h,373,25,373,27" dtype_id="3">
                            <sel loc="h,373,35,373,36" dtype_id="3">
                              <varref loc="h,373,28,373,35" name="tx_data" dtype_id="4"/>
                              <const loc="h,373,36,373,37" name="3&apos;h5" dtype_id="6"/>
                              <const loc="h,373,35,373,36" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <varref loc="h,373,15,373,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="h,374,25,374,27" dtype_id="11">
                            <const loc="h,374,28,374,38" name="4&apos;h8" dtype_id="22"/>
                            <varref loc="h,374,15,374,24" name="tx_cnt1us" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="h,375,25,375,27" dtype_id="11">
                            <const loc="h,375,28,375,30" name="4&apos;h5" dtype_id="11"/>
                            <varref loc="h,375,15,375,23" name="tx_state" dtype_id="11"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,377,14,377,15">
                    <const loc="h,377,12,377,14" name="4&apos;h5" dtype_id="11"/>
                    <if loc="h,377,16,377,18">
                      <varref loc="h,377,20,377,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,377,40,377,45">
                          <assigndly loc="h,378,25,378,27" dtype_id="3">
                            <sel loc="h,378,35,378,36" dtype_id="3">
                              <varref loc="h,378,28,378,35" name="tx_data" dtype_id="4"/>
                              <const loc="h,378,36,378,37" name="3&apos;h6" dtype_id="6"/>
                              <const loc="h,378,35,378,36" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <varref loc="h,378,15,378,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="h,379,25,379,27" dtype_id="11">
                            <const loc="h,379,28,379,38" name="4&apos;h7" dtype_id="22"/>
                            <varref loc="h,379,15,379,24" name="tx_cnt1us" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="h,380,25,380,27" dtype_id="11">
                            <const loc="h,380,28,380,30" name="4&apos;h6" dtype_id="11"/>
                            <varref loc="h,380,15,380,23" name="tx_state" dtype_id="11"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,382,14,382,15">
                    <const loc="h,382,12,382,14" name="4&apos;h6" dtype_id="11"/>
                    <if loc="h,382,16,382,18">
                      <varref loc="h,382,20,382,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,382,40,382,45">
                          <assigndly loc="h,383,25,383,27" dtype_id="3">
                            <sel loc="h,383,35,383,36" dtype_id="3">
                              <varref loc="h,383,28,383,35" name="tx_data" dtype_id="4"/>
                              <const loc="h,383,36,383,37" name="3&apos;h7" dtype_id="6"/>
                              <const loc="h,383,35,383,36" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <varref loc="h,383,15,383,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="h,384,25,384,27" dtype_id="11">
                            <const loc="h,384,28,384,38" name="4&apos;h8" dtype_id="22"/>
                            <varref loc="h,384,15,384,24" name="tx_cnt1us" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="h,385,25,385,27" dtype_id="11">
                            <const loc="h,385,28,385,30" name="4&apos;h7" dtype_id="11"/>
                            <varref loc="h,385,15,385,23" name="tx_state" dtype_id="11"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,387,14,387,15">
                    <const loc="h,387,12,387,14" name="4&apos;h7" dtype_id="11"/>
                    <if loc="h,387,16,387,18">
                      <varref loc="h,387,20,387,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,387,40,387,45">
                          <assigndly loc="h,388,25,388,27" dtype_id="3">
                            <const loc="h,388,28,388,32" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="h,388,15,388,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="h,389,25,389,27" dtype_id="11">
                            <const loc="h,389,28,389,40" name="4&apos;h8" dtype_id="22"/>
                            <varref loc="h,389,15,389,24" name="tx_cnt1us" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="h,390,25,390,27" dtype_id="11">
                            <const loc="h,390,28,390,32" name="4&apos;h8" dtype_id="11"/>
                            <varref loc="h,390,15,390,23" name="tx_state" dtype_id="11"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,399,16,399,17">
                    <const loc="h,399,12,399,16" name="4&apos;h8" dtype_id="11"/>
                    <if loc="h,399,18,399,20">
                      <varref loc="h,399,22,399,32" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,399,42,399,47">
                          <assigndly loc="h,400,25,400,27" dtype_id="11">
                            <const loc="h,400,28,400,32" name="4&apos;he" dtype_id="11"/>
                            <varref loc="h,400,15,400,23" name="tx_state" dtype_id="11"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,403,12,403,19">
                    <begin loc="h,403,21,403,26"/>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="h,310,27,310,32">
                <assigndly loc="h,311,20,311,22" dtype_id="11">
                  <const loc="h,311,23,311,27" name="4&apos;he" dtype_id="11"/>
                  <varref loc="h,311,10,311,18" name="tx_state" dtype_id="11"/>
                </assigndly>
                <assigndly loc="h,312,20,312,22" dtype_id="11">
                  <const loc="h,312,23,312,25" name="4&apos;h0" dtype_id="11"/>
                  <varref loc="h,312,10,312,19" name="tx_cnt1us" dtype_id="11"/>
                </assigndly>
                <assigndly loc="h,313,20,313,22" dtype_id="4">
                  <const loc="h,313,23,313,25" name="8&apos;h0" dtype_id="4"/>
                  <varref loc="h,313,10,313,17" name="tx_data" dtype_id="4"/>
                </assigndly>
                <assigndly loc="h,315,20,315,22" dtype_id="3">
                  <const loc="h,315,23,315,27" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="h,315,10,315,17" name="uart_tx" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="h,145,24,145,25" dtype_id="3">
        <and loc="h,145,35,145,36" dtype_id="3">
          <varref loc="h,40,20,40,28" name="tick_1us" dtype_id="3"/>
          <eq loc="h,142,40,142,42" dtype_id="3">
            <const loc="h,142,43,142,45" name="4&apos;h0" dtype_id="11"/>
            <varref loc="h,140,13,140,22" name="rx_cnt1us" dtype_id="11"/>
          </eq>
        </and>
        <varref loc="h,145,24,145,25" name="rx_nextbit" dtype_id="3"/>
      </contassign>
      <contassign loc="h,299,27,299,28" dtype_id="3">
        <eq loc="h,299,40,299,42" dtype_id="3">
          <const loc="h,299,43,299,45" name="4&apos;h0" dtype_id="11"/>
          <varref loc="h,297,13,297,22" name="tx_cnt1us" dtype_id="11"/>
        </eq>
        <varref loc="h,299,27,299,28" name="tx_cnt1us_is0" dtype_id="3"/>
      </contassign>
      <contassign loc="h,302,24,302,25" dtype_id="3">
        <and loc="h,302,35,302,36" dtype_id="3">
          <varref loc="h,40,20,40,28" name="tick_1us" dtype_id="3"/>
          <varref loc="h,298,13,298,26" name="tx_cnt1us_is0" dtype_id="3"/>
        </and>
        <varref loc="h,302,24,302,25" name="tx_nextbit" dtype_id="3"/>
      </contassign>
      <contassign loc="h,307,24,307,25" dtype_id="3">
        <neq loc="h,307,36,307,38" dtype_id="3">
          <const loc="h,307,39,307,43" name="4&apos;he" dtype_id="11"/>
          <varref loc="h,296,13,296,21" name="tx_state" dtype_id="11"/>
        </neq>
        <varref loc="h,307,24,307,25" name="uart_tx_busy" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="i,77,8,77,13" name="psram" origName="psram">
      <var loc="i,78,16,78,22" name="arst_n" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="arst_n"/>
      <var loc="i,79,16,79,21" name="i_clk" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="i_clk"/>
      <var loc="i,82,19,82,24" name="i_stb" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="i_stb"/>
      <var loc="i,83,16,83,20" name="i_we" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="i_we"/>
      <var loc="i,86,23,86,29" name="i_addr" dtype_id="15" dir="input" pinIndex="5" vartype="logic" origName="i_addr"/>
      <var loc="i,87,23,87,28" name="i_din" dtype_id="13" dir="input" pinIndex="6" vartype="logic" origName="i_din"/>
      <var loc="i,89,19,89,29" name="psram_busy" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="psram_busy"/>
      <var loc="i,91,19,91,25" name="o_done" dtype_id="3" dir="output" pinIndex="8" vartype="logic" origName="o_done"/>
      <var loc="i,95,23,95,29" name="o_dout" dtype_id="13" dir="output" pinIndex="9" vartype="logic" origName="o_dout"/>
      <var loc="i,97,16,97,27" name="o_psram_csn" dtype_id="3" dir="output" pinIndex="10" vartype="logic" origName="o_psram_csn"/>
      <var loc="i,98,16,98,28" name="o_psram_sclk" dtype_id="3" dir="output" pinIndex="11" vartype="logic" origName="o_psram_sclk"/>
      <var loc="i,99,19,99,33" name="io_psram_data0" dtype_id="3" dir="inout" pinIndex="12" vartype="logic" origName="io_psram_data0"/>
      <var loc="i,100,19,100,33" name="io_psram_data1" dtype_id="3" dir="inout" pinIndex="13" vartype="logic" origName="io_psram_data1"/>
      <var loc="i,101,19,101,33" name="io_psram_data2" dtype_id="3" dir="inout" pinIndex="14" vartype="logic" origName="io_psram_data2"/>
      <var loc="i,102,19,102,33" name="io_psram_data3" dtype_id="3" dir="inout" pinIndex="15" vartype="logic" origName="io_psram_data3"/>
      <var loc="i,103,19,103,33" name="io_psram_data4" dtype_id="3" dir="inout" pinIndex="16" vartype="logic" origName="io_psram_data4"/>
      <var loc="i,104,19,104,33" name="io_psram_data5" dtype_id="3" dir="inout" pinIndex="17" vartype="logic" origName="io_psram_data5"/>
      <var loc="i,105,19,105,33" name="io_psram_data6" dtype_id="3" dir="inout" pinIndex="18" vartype="logic" origName="io_psram_data6"/>
      <var loc="i,106,19,106,33" name="io_psram_data7" dtype_id="3" dir="inout" pinIndex="19" vartype="logic" origName="io_psram_data7"/>
      <var loc="i,113,14,113,24" name="long_delay" dtype_id="27" vartype="logic" origName="long_delay"/>
      <var loc="i,115,14,115,21" name="o_state" dtype_id="10" vartype="MachineState" origName="o_state"/>
      <var loc="i,116,14,116,24" name="states_hit" dtype_id="28" vartype="logic" origName="states_hit"/>
      <var loc="i,118,13,118,24" name="short_delay" dtype_id="11" vartype="logic" origName="short_delay"/>
      <var loc="i,119,7,119,18" name="hold_clk_lo" dtype_id="3" vartype="logic" origName="hold_clk_lo"/>
      <var loc="i,120,13,120,23" name="out_enable" dtype_id="4" vartype="logic" origName="out_enable"/>
      <var loc="i,121,13,121,25" name="data_to_chip" dtype_id="4" vartype="logic" origName="data_to_chip"/>
      <always loc="i,133,1,133,7">
        <sentree loc="i,133,8,133,9">
          <senitem loc="i,133,10,133,17" edgeType="NEG">
            <varref loc="i,133,18,133,24" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="i,133,28,133,35" edgeType="POS">
            <varref loc="i,133,36,133,41" name="i_clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="i,133,43,133,48">
          <if loc="i,134,5,134,7">
            <varref loc="i,134,9,134,15" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="i,146,14,146,19">
                <assigndly loc="i,147,29,147,31" dtype_id="3">
                  <const loc="i,147,32,147,33" name="1&apos;h1" dtype_id="3"/>
                  <sel loc="i,147,19,147,20" dtype_id="3">
                    <varref loc="i,147,9,147,19" name="states_hit" dtype_id="28"/>
                    <varref loc="i,147,20,147,27" name="o_state" dtype_id="10"/>
                    <const loc="i,147,19,147,20" name="32&apos;h1" dtype_id="7"/>
                  </sel>
                </assigndly>
                <case loc="i,148,9,148,13">
                  <varref loc="i,148,15,148,22" name="o_state" dtype_id="10"/>
                  <caseitem loc="i,150,27,150,28">
                    <const loc="i,150,13,150,27" name="6&apos;h0" dtype_id="10"/>
                    <begin loc="i,150,29,150,34">
                      <if loc="i,151,21,151,23">
                        <eq loc="i,151,36,151,38" dtype_id="3">
                          <const loc="i,151,39,151,44" name="15&apos;h4e1f" dtype_id="27"/>
                          <varref loc="i,151,25,151,35" name="long_delay" dtype_id="27"/>
                        </eq>
                        <begin>
                          <assigndly loc="i,152,33,152,35" dtype_id="10">
                            <const loc="i,152,36,152,52" name="6&apos;h1" dtype_id="10"/>
                            <varref loc="i,152,25,152,32" name="o_state" dtype_id="10"/>
                          </assigndly>
                        </begin>
                        <begin>
                          <assigndly loc="i,154,36,154,38" dtype_id="27">
                            <add loc="i,154,50,154,51" dtype_id="27">
                              <const loc="i,154,50,154,51" name="15&apos;h1" dtype_id="27"/>
                              <varref loc="i,154,39,154,49" name="long_delay" dtype_id="27"/>
                            </add>
                            <varref loc="i,154,25,154,35" name="long_delay" dtype_id="27"/>
                          </assigndly>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,158,29,158,30">
                    <const loc="i,158,13,158,29" name="6&apos;h1" dtype_id="10"/>
                    <begin loc="i,158,31,158,36">
                      <assigndly loc="i,159,33,159,35" dtype_id="3">
                        <const loc="i,159,36,159,37" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="i,159,21,159,32" name="hold_clk_lo" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,160,29,160,31" dtype_id="10">
                        <const loc="i,160,32,160,48" name="6&apos;h2" dtype_id="10"/>
                        <varref loc="i,160,21,160,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,164,29,164,30">
                    <const loc="i,164,13,164,29" name="6&apos;h2" dtype_id="10"/>
                    <begin loc="i,164,31,164,36">
                      <assigndly loc="i,165,32,165,34" dtype_id="3">
                        <const loc="i,165,35,165,36" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="i,165,21,165,31" name="psram_busy" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,166,32,166,34" dtype_id="4">
                        <const loc="i,166,35,166,40" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="i,166,21,166,31" name="out_enable" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,167,29,167,31" dtype_id="10">
                        <const loc="i,167,32,167,49" name="6&apos;h3" dtype_id="10"/>
                        <varref loc="i,167,21,167,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,172,30,172,31">
                    <const loc="i,172,13,172,30" name="6&apos;h3" dtype_id="10"/>
                    <begin loc="i,172,32,172,37">
                      <assigndly loc="i,173,33,173,35" dtype_id="3">
                        <const loc="i,173,36,173,37" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="i,173,21,173,32" name="o_psram_csn" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,174,35,174,37" dtype_id="3">
                        <const loc="i,174,38,174,39" name="1&apos;h1" dtype_id="3"/>
                        <sel loc="i,174,31,174,32" dtype_id="3">
                          <varref loc="i,174,21,174,31" name="out_enable" dtype_id="4"/>
                          <const loc="i,174,32,174,33" name="3&apos;h0" dtype_id="6"/>
                          <const loc="i,174,31,174,32" name="32&apos;h1" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="i,175,35,175,37" dtype_id="3">
                        <const loc="i,175,38,175,39" name="1&apos;h1" dtype_id="3"/>
                        <sel loc="i,175,31,175,32" dtype_id="3">
                          <varref loc="i,175,21,175,31" name="out_enable" dtype_id="4"/>
                          <const loc="i,175,32,175,33" name="3&apos;h4" dtype_id="6"/>
                          <const loc="i,175,31,175,32" name="32&apos;h1" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="i,176,34,176,36" dtype_id="4">
                        <const loc="i,176,37,176,42" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="i,176,21,176,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,177,29,177,31" dtype_id="10">
                        <const loc="i,177,32,177,42" name="6&apos;h4" dtype_id="10"/>
                        <varref loc="i,177,21,177,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,180,23,180,24">
                    <const loc="i,180,13,180,23" name="6&apos;h4" dtype_id="10"/>
                    <begin loc="i,180,25,180,30">
                      <assigndly loc="i,181,34,181,36" dtype_id="4">
                        <const loc="i,181,37,181,42" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="i,181,21,181,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,182,29,182,31" dtype_id="10">
                        <const loc="i,182,32,182,42" name="6&apos;h5" dtype_id="10"/>
                        <varref loc="i,182,21,182,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,185,23,185,24">
                    <const loc="i,185,13,185,23" name="6&apos;h5" dtype_id="10"/>
                    <begin loc="i,185,25,185,30">
                      <assigndly loc="i,186,34,186,36" dtype_id="4">
                        <const loc="i,186,37,186,42" name="8&apos;hff" dtype_id="4"/>
                        <varref loc="i,186,21,186,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,187,29,187,31" dtype_id="10">
                        <const loc="i,187,32,187,42" name="6&apos;h6" dtype_id="10"/>
                        <varref loc="i,187,21,187,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,190,23,190,24">
                    <const loc="i,190,13,190,23" name="6&apos;h6" dtype_id="10"/>
                    <begin loc="i,190,25,190,30">
                      <assigndly loc="i,191,34,191,36" dtype_id="4">
                        <const loc="i,191,37,191,42" name="8&apos;hff" dtype_id="4"/>
                        <varref loc="i,191,21,191,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,192,29,192,31" dtype_id="10">
                        <const loc="i,192,32,192,42" name="6&apos;h7" dtype_id="10"/>
                        <varref loc="i,192,21,192,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,195,23,195,24">
                    <const loc="i,195,13,195,23" name="6&apos;h7" dtype_id="10"/>
                    <begin loc="i,195,25,195,30">
                      <assigndly loc="i,196,34,196,36" dtype_id="4">
                        <const loc="i,196,37,196,42" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="i,196,21,196,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,197,29,197,31" dtype_id="10">
                        <const loc="i,197,32,197,42" name="6&apos;h8" dtype_id="10"/>
                        <varref loc="i,197,21,197,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,200,23,200,24">
                    <const loc="i,200,13,200,23" name="6&apos;h8" dtype_id="10"/>
                    <begin loc="i,200,25,200,30">
                      <assigndly loc="i,201,34,201,36" dtype_id="4">
                        <const loc="i,201,37,201,42" name="8&apos;hff" dtype_id="4"/>
                        <varref loc="i,201,21,201,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,202,29,202,31" dtype_id="10">
                        <const loc="i,202,32,202,42" name="6&apos;h9" dtype_id="10"/>
                        <varref loc="i,202,21,202,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,205,23,205,24">
                    <const loc="i,205,13,205,23" name="6&apos;h9" dtype_id="10"/>
                    <begin loc="i,205,25,205,30">
                      <assigndly loc="i,206,34,206,36" dtype_id="4">
                        <const loc="i,206,37,206,42" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="i,206,21,206,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,207,29,207,31" dtype_id="10">
                        <const loc="i,207,32,207,42" name="6&apos;ha" dtype_id="10"/>
                        <varref loc="i,207,21,207,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,210,23,210,24">
                    <const loc="i,210,13,210,23" name="6&apos;ha" dtype_id="10"/>
                    <begin loc="i,210,25,210,30">
                      <assigndly loc="i,211,34,211,36" dtype_id="4">
                        <const loc="i,211,37,211,42" name="8&apos;hff" dtype_id="4"/>
                        <varref loc="i,211,21,211,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,212,29,212,31" dtype_id="10">
                        <const loc="i,212,32,212,45" name="6&apos;hb" dtype_id="10"/>
                        <varref loc="i,212,21,212,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,215,26,215,27">
                    <const loc="i,215,13,215,26" name="6&apos;hb" dtype_id="10"/>
                    <begin loc="i,215,28,215,33">
                      <assigndly loc="i,216,33,216,35" dtype_id="3">
                        <const loc="i,216,36,216,37" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="i,216,21,216,32" name="o_psram_csn" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,217,32,217,34" dtype_id="4">
                        <const loc="i,217,35,217,40" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="i,217,21,217,31" name="out_enable" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,218,32,218,34" dtype_id="3">
                        <const loc="i,218,35,218,36" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="i,218,21,218,31" name="psram_busy" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,219,28,219,30" dtype_id="3">
                        <const loc="i,219,31,219,32" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="i,219,21,219,27" name="o_done" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,220,29,220,31" dtype_id="10">
                        <const loc="i,220,32,220,36" name="6&apos;hc" dtype_id="10"/>
                        <varref loc="i,220,21,220,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,224,17,224,18">
                    <const loc="i,224,13,224,17" name="6&apos;hc" dtype_id="10"/>
                    <begin loc="i,224,19,224,24">
                      <if loc="i,225,21,225,23">
                        <varref loc="i,225,25,225,30" name="i_stb" dtype_id="3"/>
                        <begin>
                          <begin loc="i,225,32,225,37">
                            <if loc="i,226,25,226,27">
                              <varref loc="i,226,29,226,33" name="i_we" dtype_id="3"/>
                              <begin>
                                <begin loc="i,226,35,226,40">
                                  <assigndly loc="i,229,47,229,49" dtype_id="4">
                                    <const loc="i,229,50,229,54" name="8&apos;h33" dtype_id="4"/>
                                    <varref loc="i,229,29,229,41" name="data_to_chip" dtype_id="4"/>
                                  </assigndly>
                                  <assigndly loc="i,231,37,231,39" dtype_id="10">
                                    <const loc="i,231,40,231,53" name="6&apos;h18" dtype_id="10"/>
                                    <varref loc="i,231,29,231,36" name="o_state" dtype_id="10"/>
                                  </assigndly>
                                </begin>
                              </begin>
                              <begin>
                                <begin loc="i,232,34,232,39">
                                  <assigndly loc="i,235,47,235,49" dtype_id="4">
                                    <const loc="i,235,50,235,54" name="8&apos;hee" dtype_id="4"/>
                                    <varref loc="i,235,29,235,41" name="data_to_chip" dtype_id="4"/>
                                  </assigndly>
                                  <assigndly loc="i,237,37,237,39" dtype_id="10">
                                    <const loc="i,237,40,237,52" name="6&apos;hd" dtype_id="10"/>
                                    <varref loc="i,237,29,237,36" name="o_state" dtype_id="10"/>
                                  </assigndly>
                                </begin>
                              </begin>
                            </if>
                            <assigndly loc="i,239,37,239,39" dtype_id="3">
                              <const loc="i,239,40,239,41" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="i,239,25,239,36" name="o_psram_csn" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="i,240,36,240,38" dtype_id="3">
                              <const loc="i,240,39,240,40" name="1&apos;h1" dtype_id="3"/>
                              <varref loc="i,240,25,240,35" name="psram_busy" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="i,241,32,241,34" dtype_id="3">
                              <const loc="i,241,35,241,36" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="i,241,25,241,31" name="o_done" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="i,242,36,242,38" dtype_id="4">
                              <const loc="i,242,39,242,44" name="8&apos;hff" dtype_id="4"/>
                              <varref loc="i,242,25,242,35" name="out_enable" dtype_id="4"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,246,25,246,26">
                    <const loc="i,246,13,246,25" name="6&apos;hd" dtype_id="10"/>
                    <begin loc="i,246,27,246,32">
                      <assigndly loc="i,247,39,247,41" dtype_id="4">
                        <const loc="i,247,42,247,46" name="8&apos;hbb" dtype_id="4"/>
                        <varref loc="i,247,21,247,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,249,29,249,31" dtype_id="10">
                        <const loc="i,249,32,249,47" name="6&apos;he" dtype_id="10"/>
                        <varref loc="i,249,21,249,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,252,28,252,29">
                    <const loc="i,252,13,252,28" name="6&apos;he" dtype_id="10"/>
                    <begin loc="i,252,30,252,35">
                      <assigndly loc="i,253,39,253,41" dtype_id="4">
                        <concat loc="i,253,48,253,49" dtype_id="4">
                          <sel loc="i,254,48,254,49" dtype_id="11">
                            <varref loc="i,254,42,254,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,254,52,254,54" name="5&apos;h14" dtype_id="21"/>
                            <const loc="i,254,49,254,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,253,48,253,49" dtype_id="11">
                            <varref loc="i,253,42,253,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,253,52,253,54" name="5&apos;h14" dtype_id="21"/>
                            <const loc="i,253,49,253,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,253,21,253,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,255,29,255,31" dtype_id="10">
                        <const loc="i,255,32,255,47" name="6&apos;hf" dtype_id="10"/>
                        <varref loc="i,255,21,255,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,258,28,258,29">
                    <const loc="i,258,13,258,28" name="6&apos;hf" dtype_id="10"/>
                    <begin loc="i,258,30,258,35">
                      <assigndly loc="i,259,39,259,41" dtype_id="4">
                        <concat loc="i,259,48,259,49" dtype_id="4">
                          <sel loc="i,260,48,260,49" dtype_id="11">
                            <varref loc="i,260,42,260,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,260,52,260,54" name="5&apos;h10" dtype_id="21"/>
                            <const loc="i,260,49,260,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,259,48,259,49" dtype_id="11">
                            <varref loc="i,259,42,259,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,259,52,259,54" name="5&apos;h10" dtype_id="21"/>
                            <const loc="i,259,49,259,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,259,21,259,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,261,29,261,31" dtype_id="10">
                        <const loc="i,261,32,261,47" name="6&apos;h10" dtype_id="10"/>
                        <varref loc="i,261,21,261,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,264,28,264,29">
                    <const loc="i,264,13,264,28" name="6&apos;h10" dtype_id="10"/>
                    <begin loc="i,264,30,264,35">
                      <assigndly loc="i,265,39,265,41" dtype_id="4">
                        <concat loc="i,265,48,265,49" dtype_id="4">
                          <sel loc="i,266,48,266,49" dtype_id="11">
                            <varref loc="i,266,42,266,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,266,52,266,54" name="5&apos;hc" dtype_id="21"/>
                            <const loc="i,266,49,266,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,265,48,265,49" dtype_id="11">
                            <varref loc="i,265,42,265,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,265,52,265,54" name="5&apos;hc" dtype_id="21"/>
                            <const loc="i,265,49,265,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,265,21,265,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,267,29,267,31" dtype_id="10">
                        <const loc="i,267,32,267,46" name="6&apos;h11" dtype_id="10"/>
                        <varref loc="i,267,21,267,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,270,27,270,28">
                    <const loc="i,270,13,270,27" name="6&apos;h11" dtype_id="10"/>
                    <begin loc="i,270,29,270,34">
                      <assigndly loc="i,271,39,271,41" dtype_id="4">
                        <concat loc="i,271,48,271,49" dtype_id="4">
                          <sel loc="i,272,48,272,49" dtype_id="11">
                            <varref loc="i,272,42,272,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,272,52,272,53" name="5&apos;h8" dtype_id="21"/>
                            <const loc="i,272,49,272,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,271,48,271,49" dtype_id="11">
                            <varref loc="i,271,42,271,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,271,52,271,53" name="5&apos;h8" dtype_id="21"/>
                            <const loc="i,271,49,271,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,271,21,271,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,273,29,273,31" dtype_id="10">
                        <const loc="i,273,32,273,45" name="6&apos;h12" dtype_id="10"/>
                        <varref loc="i,273,21,273,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,276,26,276,27">
                    <const loc="i,276,13,276,26" name="6&apos;h12" dtype_id="10"/>
                    <begin loc="i,276,28,276,33">
                      <assigndly loc="i,277,39,277,41" dtype_id="4">
                        <concat loc="i,277,48,277,49" dtype_id="4">
                          <sel loc="i,278,48,278,49" dtype_id="11">
                            <varref loc="i,278,42,278,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,278,51,278,52" name="5&apos;h4" dtype_id="21"/>
                            <const loc="i,278,49,278,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,277,48,277,49" dtype_id="11">
                            <varref loc="i,277,42,277,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,277,51,277,52" name="5&apos;h4" dtype_id="21"/>
                            <const loc="i,277,49,277,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,277,21,277,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,279,29,279,31" dtype_id="10">
                        <const loc="i,279,32,279,45" name="6&apos;h13" dtype_id="10"/>
                        <varref loc="i,279,21,279,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,282,26,282,27">
                    <const loc="i,282,13,282,26" name="6&apos;h13" dtype_id="10"/>
                    <begin loc="i,282,28,282,33">
                      <assigndly loc="i,283,39,283,41" dtype_id="4">
                        <concat loc="i,283,48,283,49" dtype_id="4">
                          <sel loc="i,284,48,284,49" dtype_id="11">
                            <varref loc="i,284,42,284,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,284,51,284,52" name="5&apos;h0" dtype_id="21"/>
                            <const loc="i,284,49,284,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,283,48,283,49" dtype_id="11">
                            <varref loc="i,283,42,283,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,283,51,283,52" name="5&apos;h0" dtype_id="21"/>
                            <const loc="i,283,49,283,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,283,21,283,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,285,33,285,35" dtype_id="11">
                        <const loc="i,285,36,285,37" name="4&apos;h0" dtype_id="11"/>
                        <varref loc="i,285,21,285,32" name="short_delay" dtype_id="11"/>
                      </assigndly>
                      <assigndly loc="i,286,29,286,31" dtype_id="10">
                        <const loc="i,286,32,286,41" name="6&apos;h14" dtype_id="10"/>
                        <varref loc="i,286,21,286,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,289,22,289,23">
                    <const loc="i,289,13,289,22" name="6&apos;h14" dtype_id="10"/>
                    <begin loc="i,289,24,289,29">
                      <assigndly loc="i,290,32,290,34" dtype_id="4">
                        <const loc="i,290,35,290,40" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="i,290,21,290,31" name="out_enable" dtype_id="4"/>
                      </assigndly>
                      <if loc="i,291,21,291,23">
                        <eq loc="i,291,37,291,39" dtype_id="3">
                          <const loc="i,291,40,291,41" name="4&apos;h5" dtype_id="11"/>
                          <varref loc="i,291,25,291,36" name="short_delay" dtype_id="11"/>
                        </eq>
                        <begin>
                          <assigndly loc="i,292,33,292,35" dtype_id="10">
                            <const loc="i,292,36,292,49" name="6&apos;h15" dtype_id="10"/>
                            <varref loc="i,292,25,292,32" name="o_state" dtype_id="10"/>
                          </assigndly>
                        </begin>
                        <begin>
                          <assigndly loc="i,294,37,294,39" dtype_id="11">
                            <add loc="i,294,52,294,53" dtype_id="11">
                              <const loc="i,294,52,294,53" name="4&apos;h1" dtype_id="11"/>
                              <varref loc="i,294,40,294,51" name="short_delay" dtype_id="11"/>
                            </add>
                            <varref loc="i,294,25,294,36" name="short_delay" dtype_id="11"/>
                          </assigndly>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,297,26,297,27">
                    <const loc="i,297,13,297,26" name="6&apos;h15" dtype_id="10"/>
                    <begin loc="i,297,28,297,33">
                      <assigndly loc="i,298,32,298,34" dtype_id="11">
                        <concat loc="i,298,35,298,49" dtype_id="11">
                          <varref loc="i,298,35,298,49" name="io_psram_data7" dtype_id="3"/>
                          <concat loc="i,298,35,298,49" dtype_id="17">
                            <varref loc="i,299,35,299,49" name="io_psram_data6" dtype_id="3"/>
                            <concat loc="i,298,35,298,49" dtype_id="16">
                              <varref loc="i,300,35,300,49" name="io_psram_data5" dtype_id="3"/>
                              <varref loc="i,301,35,301,49" name="io_psram_data4" dtype_id="3"/>
                            </concat>
                          </concat>
                        </concat>
                        <sel loc="i,298,27,298,28" dtype_id="11">
                          <varref loc="i,298,21,298,27" name="o_dout" dtype_id="13"/>
                          <const loc="i,298,27,298,28" name="32&apos;hc" dtype_id="7"/>
                          <const loc="i,298,27,298,28" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="i,302,32,302,34" dtype_id="11">
                        <concat loc="i,302,35,302,49" dtype_id="11">
                          <varref loc="i,302,35,302,49" name="io_psram_data3" dtype_id="3"/>
                          <concat loc="i,302,35,302,49" dtype_id="17">
                            <varref loc="i,303,35,303,49" name="io_psram_data2" dtype_id="3"/>
                            <concat loc="i,302,35,302,49" dtype_id="16">
                              <varref loc="i,304,34,304,48" name="io_psram_data1" dtype_id="3"/>
                              <varref loc="i,305,34,305,48" name="io_psram_data0" dtype_id="3"/>
                            </concat>
                          </concat>
                        </concat>
                        <sel loc="i,302,27,302,28" dtype_id="11">
                          <varref loc="i,302,21,302,27" name="o_dout" dtype_id="13"/>
                          <const loc="i,302,27,302,28" name="32&apos;h8" dtype_id="7"/>
                          <const loc="i,302,27,302,28" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="i,306,29,306,31" dtype_id="10">
                        <const loc="i,306,32,306,45" name="6&apos;h16" dtype_id="10"/>
                        <varref loc="i,306,21,306,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,309,26,309,27">
                    <const loc="i,309,13,309,26" name="6&apos;h16" dtype_id="10"/>
                    <begin loc="i,309,28,309,33">
                      <assigndly loc="i,310,31,310,33" dtype_id="11">
                        <concat loc="i,310,34,310,48" dtype_id="11">
                          <varref loc="i,310,34,310,48" name="io_psram_data7" dtype_id="3"/>
                          <concat loc="i,310,34,310,48" dtype_id="17">
                            <varref loc="i,311,34,311,48" name="io_psram_data6" dtype_id="3"/>
                            <concat loc="i,310,34,310,48" dtype_id="16">
                              <varref loc="i,312,34,312,48" name="io_psram_data5" dtype_id="3"/>
                              <varref loc="i,313,34,313,48" name="io_psram_data4" dtype_id="3"/>
                            </concat>
                          </concat>
                        </concat>
                        <sel loc="i,310,27,310,28" dtype_id="11">
                          <varref loc="i,310,21,310,27" name="o_dout" dtype_id="13"/>
                          <const loc="i,310,27,310,28" name="32&apos;h4" dtype_id="7"/>
                          <const loc="i,310,27,310,28" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="i,314,31,314,33" dtype_id="11">
                        <concat loc="i,314,34,314,48" dtype_id="11">
                          <varref loc="i,314,34,314,48" name="io_psram_data3" dtype_id="3"/>
                          <concat loc="i,314,34,314,48" dtype_id="17">
                            <varref loc="i,315,34,315,48" name="io_psram_data2" dtype_id="3"/>
                            <concat loc="i,314,34,314,48" dtype_id="16">
                              <varref loc="i,316,34,316,48" name="io_psram_data1" dtype_id="3"/>
                              <varref loc="i,317,34,317,48" name="io_psram_data0" dtype_id="3"/>
                            </concat>
                          </concat>
                        </concat>
                        <sel loc="i,314,27,314,28" dtype_id="11">
                          <varref loc="i,314,21,314,27" name="o_dout" dtype_id="13"/>
                          <const loc="i,314,27,314,28" name="32&apos;h0" dtype_id="7"/>
                          <const loc="i,314,27,314,28" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="i,318,29,318,31" dtype_id="10">
                        <const loc="i,318,32,318,45" name="6&apos;h17" dtype_id="10"/>
                        <varref loc="i,318,21,318,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,321,26,321,27">
                    <const loc="i,321,13,321,26" name="6&apos;h17" dtype_id="10"/>
                    <begin loc="i,321,28,321,33">
                      <assigndly loc="i,322,33,322,35" dtype_id="3">
                        <const loc="i,322,36,322,37" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="i,322,21,322,32" name="o_psram_csn" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,323,32,323,34" dtype_id="3">
                        <const loc="i,323,35,323,36" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="i,323,21,323,31" name="psram_busy" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,324,28,324,30" dtype_id="3">
                        <const loc="i,324,31,324,32" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="i,324,21,324,27" name="o_done" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,325,29,325,31" dtype_id="10">
                        <const loc="i,325,32,325,36" name="6&apos;hc" dtype_id="10"/>
                        <varref loc="i,325,21,325,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,328,26,328,27">
                    <const loc="i,328,13,328,26" name="6&apos;h18" dtype_id="10"/>
                    <begin loc="i,328,28,328,33">
                      <assigndly loc="i,329,39,329,41" dtype_id="4">
                        <const loc="i,329,42,329,46" name="8&apos;h88" dtype_id="4"/>
                        <varref loc="i,329,21,329,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,331,29,331,31" dtype_id="10">
                        <const loc="i,331,32,331,48" name="6&apos;h19" dtype_id="10"/>
                        <varref loc="i,331,21,331,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,334,29,334,30">
                    <const loc="i,334,13,334,29" name="6&apos;h19" dtype_id="10"/>
                    <begin loc="i,334,31,334,36">
                      <assigndly loc="i,335,39,335,41" dtype_id="4">
                        <concat loc="i,335,48,335,49" dtype_id="4">
                          <sel loc="i,336,48,336,49" dtype_id="11">
                            <varref loc="i,336,42,336,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,336,52,336,54" name="5&apos;h14" dtype_id="21"/>
                            <const loc="i,336,49,336,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,335,48,335,49" dtype_id="11">
                            <varref loc="i,335,42,335,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,335,52,335,54" name="5&apos;h14" dtype_id="21"/>
                            <const loc="i,335,49,335,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,335,21,335,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,337,29,337,31" dtype_id="10">
                        <const loc="i,337,32,337,48" name="6&apos;h1a" dtype_id="10"/>
                        <varref loc="i,337,21,337,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,340,29,340,30">
                    <const loc="i,340,13,340,29" name="6&apos;h1a" dtype_id="10"/>
                    <begin loc="i,340,31,340,36">
                      <assigndly loc="i,341,39,341,41" dtype_id="4">
                        <concat loc="i,341,48,341,49" dtype_id="4">
                          <sel loc="i,342,48,342,49" dtype_id="11">
                            <varref loc="i,342,42,342,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,342,52,342,54" name="5&apos;h10" dtype_id="21"/>
                            <const loc="i,342,49,342,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,341,48,341,49" dtype_id="11">
                            <varref loc="i,341,42,341,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,341,52,341,54" name="5&apos;h10" dtype_id="21"/>
                            <const loc="i,341,49,341,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,341,21,341,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,343,29,343,31" dtype_id="10">
                        <const loc="i,343,32,343,48" name="6&apos;h1b" dtype_id="10"/>
                        <varref loc="i,343,21,343,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,346,29,346,30">
                    <const loc="i,346,13,346,29" name="6&apos;h1b" dtype_id="10"/>
                    <begin loc="i,346,31,346,36">
                      <assigndly loc="i,347,39,347,41" dtype_id="4">
                        <concat loc="i,347,48,347,49" dtype_id="4">
                          <sel loc="i,348,48,348,49" dtype_id="11">
                            <varref loc="i,348,42,348,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,348,52,348,54" name="5&apos;hc" dtype_id="21"/>
                            <const loc="i,348,49,348,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,347,48,347,49" dtype_id="11">
                            <varref loc="i,347,42,347,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,347,52,347,54" name="5&apos;hc" dtype_id="21"/>
                            <const loc="i,347,49,347,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,347,21,347,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,349,29,349,31" dtype_id="10">
                        <const loc="i,349,32,349,47" name="6&apos;h1c" dtype_id="10"/>
                        <varref loc="i,349,21,349,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,352,28,352,29">
                    <const loc="i,352,13,352,28" name="6&apos;h1c" dtype_id="10"/>
                    <begin loc="i,352,30,352,35">
                      <assigndly loc="i,353,39,353,41" dtype_id="4">
                        <concat loc="i,353,48,353,49" dtype_id="4">
                          <sel loc="i,354,48,354,49" dtype_id="11">
                            <varref loc="i,354,42,354,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,354,52,354,53" name="5&apos;h8" dtype_id="21"/>
                            <const loc="i,354,49,354,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,353,48,353,49" dtype_id="11">
                            <varref loc="i,353,42,353,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,353,52,353,53" name="5&apos;h8" dtype_id="21"/>
                            <const loc="i,353,49,353,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,353,21,353,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,355,29,355,31" dtype_id="10">
                        <const loc="i,355,32,355,46" name="6&apos;h1d" dtype_id="10"/>
                        <varref loc="i,355,21,355,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,358,27,358,28">
                    <const loc="i,358,13,358,27" name="6&apos;h1d" dtype_id="10"/>
                    <begin loc="i,358,29,358,34">
                      <assigndly loc="i,359,39,359,41" dtype_id="4">
                        <concat loc="i,359,48,359,49" dtype_id="4">
                          <sel loc="i,360,48,360,49" dtype_id="11">
                            <varref loc="i,360,42,360,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,360,51,360,52" name="5&apos;h4" dtype_id="21"/>
                            <const loc="i,360,49,360,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,359,48,359,49" dtype_id="11">
                            <varref loc="i,359,42,359,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,359,51,359,52" name="5&apos;h4" dtype_id="21"/>
                            <const loc="i,359,49,359,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,359,21,359,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,361,29,361,31" dtype_id="10">
                        <const loc="i,361,32,361,46" name="6&apos;h1e" dtype_id="10"/>
                        <varref loc="i,361,21,361,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,364,27,364,28">
                    <const loc="i,364,13,364,27" name="6&apos;h1e" dtype_id="10"/>
                    <begin loc="i,364,29,364,34">
                      <assigndly loc="i,365,39,365,41" dtype_id="4">
                        <concat loc="i,365,48,365,49" dtype_id="4">
                          <sel loc="i,366,48,366,49" dtype_id="11">
                            <varref loc="i,366,42,366,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,366,51,366,52" name="5&apos;h0" dtype_id="21"/>
                            <const loc="i,366,49,366,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,365,48,365,49" dtype_id="11">
                            <varref loc="i,365,42,365,48" name="i_addr" dtype_id="15"/>
                            <const loc="i,365,51,365,52" name="5&apos;h0" dtype_id="21"/>
                            <const loc="i,365,49,365,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,365,21,365,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,367,29,367,31" dtype_id="10">
                        <const loc="i,367,32,367,46" name="6&apos;h1f" dtype_id="10"/>
                        <varref loc="i,367,21,367,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,370,27,370,28">
                    <const loc="i,370,13,370,27" name="6&apos;h1f" dtype_id="10"/>
                    <begin loc="i,370,29,370,34">
                      <assigndly loc="i,371,39,371,41" dtype_id="4">
                        <sel loc="i,371,47,371,48" dtype_id="4">
                          <varref loc="i,371,42,371,47" name="i_din" dtype_id="13"/>
                          <const loc="i,371,51,371,52" name="4&apos;h8" dtype_id="29"/>
                          <const loc="i,371,48,371,50" name="32&apos;h8" dtype_id="7"/>
                        </sel>
                        <varref loc="i,371,21,371,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,372,29,372,31" dtype_id="10">
                        <const loc="i,372,32,372,46" name="6&apos;h20" dtype_id="10"/>
                        <varref loc="i,372,21,372,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,375,27,375,28">
                    <const loc="i,375,13,375,27" name="6&apos;h20" dtype_id="10"/>
                    <begin loc="i,375,29,375,34">
                      <assigndly loc="i,376,39,376,41" dtype_id="4">
                        <sel loc="i,376,47,376,48" dtype_id="4">
                          <varref loc="i,376,42,376,47" name="i_din" dtype_id="13"/>
                          <const loc="i,376,50,376,51" name="4&apos;h0" dtype_id="29"/>
                          <const loc="i,376,48,376,49" name="32&apos;h8" dtype_id="7"/>
                        </sel>
                        <varref loc="i,376,21,376,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,377,29,377,31" dtype_id="10">
                        <const loc="i,377,32,377,46" name="6&apos;h21" dtype_id="10"/>
                        <varref loc="i,377,21,377,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,380,27,380,28">
                    <const loc="i,380,13,380,27" name="6&apos;h21" dtype_id="10"/>
                    <begin loc="i,380,29,380,34">
                      <assigndly loc="i,381,33,381,35" dtype_id="3">
                        <const loc="i,381,36,381,37" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="i,381,21,381,32" name="o_psram_csn" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,382,32,382,34" dtype_id="4">
                        <const loc="i,382,35,382,40" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="i,382,21,382,31" name="out_enable" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,383,32,383,34" dtype_id="3">
                        <const loc="i,383,35,383,36" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="i,383,21,383,31" name="psram_busy" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,384,28,384,30" dtype_id="3">
                        <const loc="i,384,31,384,32" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="i,384,21,384,27" name="o_done" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,385,29,385,31" dtype_id="10">
                        <const loc="i,385,32,385,36" name="6&apos;hc" dtype_id="10"/>
                        <varref loc="i,385,21,385,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,387,13,387,20">
                    <assigndly loc="i,387,30,387,32" dtype_id="10">
                      <const loc="i,387,33,387,37" name="6&apos;hc" dtype_id="10"/>
                      <varref loc="i,387,22,387,29" name="o_state" dtype_id="10"/>
                    </assigndly>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="i,134,25,134,30">
                <assigndly loc="i,136,20,136,22" dtype_id="27">
                  <const loc="i,136,23,136,24" name="15&apos;h0" dtype_id="27"/>
                  <varref loc="i,136,9,136,19" name="long_delay" dtype_id="27"/>
                </assigndly>
                <assigndly loc="i,137,17,137,19" dtype_id="10">
                  <const loc="i,137,20,137,34" name="6&apos;h0" dtype_id="10"/>
                  <varref loc="i,137,9,137,16" name="o_state" dtype_id="10"/>
                </assigndly>
                <assigndly loc="i,138,20,138,22" dtype_id="3">
                  <const loc="i,138,23,138,24" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="i,138,9,138,19" name="psram_busy" dtype_id="3"/>
                </assigndly>
                <assigndly loc="i,139,16,139,18" dtype_id="3">
                  <const loc="i,139,19,139,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="i,139,9,139,15" name="o_done" dtype_id="3"/>
                </assigndly>
                <assigndly loc="i,140,21,140,23" dtype_id="3">
                  <const loc="i,140,24,140,25" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="i,140,9,140,20" name="o_psram_csn" dtype_id="3"/>
                </assigndly>
                <assigndly loc="i,141,16,141,18" dtype_id="13">
                  <const loc="i,141,19,141,20" name="16&apos;h0" dtype_id="13"/>
                  <varref loc="i,141,9,141,15" name="o_dout" dtype_id="13"/>
                </assigndly>
                <assigndly loc="i,142,21,142,23" dtype_id="3">
                  <const loc="i,142,24,142,25" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="i,142,9,142,20" name="hold_clk_lo" dtype_id="3"/>
                </assigndly>
                <assigndly loc="i,143,22,143,24" dtype_id="4">
                  <const loc="i,143,25,143,29" name="8&apos;h0" dtype_id="4"/>
                  <varref loc="i,143,9,143,21" name="data_to_chip" dtype_id="4"/>
                </assigndly>
                <assigndly loc="i,144,20,144,22" dtype_id="28">
                  <const loc="i,144,23,144,24" name="35&apos;h0" dtype_id="28"/>
                  <varref loc="i,144,9,144,19" name="states_hit" dtype_id="28"/>
                </assigndly>
                <assigndly loc="i,145,20,145,22" dtype_id="4">
                  <const loc="i,145,23,145,28" name="8&apos;hff" dtype_id="4"/>
                  <varref loc="i,145,9,145,19" name="out_enable" dtype_id="4"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="i,123,21,123,22" dtype_id="3">
        <and loc="i,123,36,123,37" dtype_id="3">
          <not loc="i,123,36,123,37" dtype_id="3">
            <varref loc="i,119,7,119,18" name="hold_clk_lo" dtype_id="3"/>
          </not>
          <varref loc="i,79,16,79,21" name="i_clk" dtype_id="3"/>
        </and>
        <varref loc="i,123,21,123,22" name="o_psram_sclk" dtype_id="3"/>
      </contassign>
      <contassign loc="i,124,23,124,24" dtype_id="3">
        <cond loc="i,124,40,124,41" dtype_id="3">
          <sel loc="i,124,36,124,37" dtype_id="3">
            <varref loc="i,120,13,120,23" name="out_enable" dtype_id="4"/>
            <const loc="i,124,36,124,37" name="32&apos;h0" dtype_id="7"/>
            <const loc="i,124,36,124,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="i,124,54,124,55" dtype_id="3">
            <varref loc="i,121,13,121,25" name="data_to_chip" dtype_id="4"/>
            <const loc="i,124,54,124,55" name="32&apos;h0" dtype_id="7"/>
            <const loc="i,124,54,124,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="i,124,60,124,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="i,124,23,124,24" name="io_psram_data0" dtype_id="3"/>
      </contassign>
      <contassign loc="i,125,23,125,24" dtype_id="3">
        <cond loc="i,125,40,125,41" dtype_id="3">
          <sel loc="i,125,36,125,37" dtype_id="3">
            <varref loc="i,120,13,120,23" name="out_enable" dtype_id="4"/>
            <const loc="i,125,36,125,37" name="32&apos;h1" dtype_id="7"/>
            <const loc="i,125,36,125,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="i,125,54,125,55" dtype_id="3">
            <varref loc="i,121,13,121,25" name="data_to_chip" dtype_id="4"/>
            <const loc="i,125,54,125,55" name="32&apos;h1" dtype_id="7"/>
            <const loc="i,125,54,125,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="i,125,60,125,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="i,125,23,125,24" name="io_psram_data1" dtype_id="3"/>
      </contassign>
      <contassign loc="i,126,23,126,24" dtype_id="3">
        <cond loc="i,126,40,126,41" dtype_id="3">
          <sel loc="i,126,36,126,37" dtype_id="3">
            <varref loc="i,120,13,120,23" name="out_enable" dtype_id="4"/>
            <const loc="i,126,36,126,37" name="32&apos;h2" dtype_id="7"/>
            <const loc="i,126,36,126,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="i,126,54,126,55" dtype_id="3">
            <varref loc="i,121,13,121,25" name="data_to_chip" dtype_id="4"/>
            <const loc="i,126,54,126,55" name="32&apos;h2" dtype_id="7"/>
            <const loc="i,126,54,126,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="i,126,60,126,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="i,126,23,126,24" name="io_psram_data2" dtype_id="3"/>
      </contassign>
      <contassign loc="i,127,23,127,24" dtype_id="3">
        <cond loc="i,127,40,127,41" dtype_id="3">
          <sel loc="i,127,36,127,37" dtype_id="3">
            <varref loc="i,120,13,120,23" name="out_enable" dtype_id="4"/>
            <const loc="i,127,36,127,37" name="32&apos;h3" dtype_id="7"/>
            <const loc="i,127,36,127,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="i,127,54,127,55" dtype_id="3">
            <varref loc="i,121,13,121,25" name="data_to_chip" dtype_id="4"/>
            <const loc="i,127,54,127,55" name="32&apos;h3" dtype_id="7"/>
            <const loc="i,127,54,127,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="i,127,60,127,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="i,127,23,127,24" name="io_psram_data3" dtype_id="3"/>
      </contassign>
      <contassign loc="i,128,23,128,24" dtype_id="3">
        <cond loc="i,128,40,128,41" dtype_id="3">
          <sel loc="i,128,36,128,37" dtype_id="3">
            <varref loc="i,120,13,120,23" name="out_enable" dtype_id="4"/>
            <const loc="i,128,36,128,37" name="32&apos;h4" dtype_id="7"/>
            <const loc="i,128,36,128,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="i,128,54,128,55" dtype_id="3">
            <varref loc="i,121,13,121,25" name="data_to_chip" dtype_id="4"/>
            <const loc="i,128,54,128,55" name="32&apos;h4" dtype_id="7"/>
            <const loc="i,128,54,128,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="i,128,60,128,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="i,128,23,128,24" name="io_psram_data4" dtype_id="3"/>
      </contassign>
      <contassign loc="i,129,23,129,24" dtype_id="3">
        <cond loc="i,129,40,129,41" dtype_id="3">
          <sel loc="i,129,36,129,37" dtype_id="3">
            <varref loc="i,120,13,120,23" name="out_enable" dtype_id="4"/>
            <const loc="i,129,36,129,37" name="32&apos;h5" dtype_id="7"/>
            <const loc="i,129,36,129,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="i,129,54,129,55" dtype_id="3">
            <varref loc="i,121,13,121,25" name="data_to_chip" dtype_id="4"/>
            <const loc="i,129,54,129,55" name="32&apos;h5" dtype_id="7"/>
            <const loc="i,129,54,129,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="i,129,60,129,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="i,129,23,129,24" name="io_psram_data5" dtype_id="3"/>
      </contassign>
      <contassign loc="i,130,23,130,24" dtype_id="3">
        <cond loc="i,130,40,130,41" dtype_id="3">
          <sel loc="i,130,36,130,37" dtype_id="3">
            <varref loc="i,120,13,120,23" name="out_enable" dtype_id="4"/>
            <const loc="i,130,36,130,37" name="32&apos;h6" dtype_id="7"/>
            <const loc="i,130,36,130,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="i,130,54,130,55" dtype_id="3">
            <varref loc="i,121,13,121,25" name="data_to_chip" dtype_id="4"/>
            <const loc="i,130,54,130,55" name="32&apos;h6" dtype_id="7"/>
            <const loc="i,130,54,130,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="i,130,60,130,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="i,130,23,130,24" name="io_psram_data6" dtype_id="3"/>
      </contassign>
      <contassign loc="i,131,23,131,24" dtype_id="3">
        <cond loc="i,131,40,131,41" dtype_id="3">
          <sel loc="i,131,36,131,37" dtype_id="3">
            <varref loc="i,120,13,120,23" name="out_enable" dtype_id="4"/>
            <const loc="i,131,36,131,37" name="32&apos;h7" dtype_id="7"/>
            <const loc="i,131,36,131,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="i,131,54,131,55" dtype_id="3">
            <varref loc="i,121,13,121,25" name="data_to_chip" dtype_id="4"/>
            <const loc="i,131,54,131,55" name="32&apos;h7" dtype_id="7"/>
            <const loc="i,131,54,131,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="i,131,60,131,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="i,131,23,131,24" name="io_psram_data7" dtype_id="3"/>
      </contassign>
    </module>
    <package loc="f,23,9,23,16" name="csr_pkg" origName="csr_pkg">
      <var loc="f,41,15,41,27" name="ADDR_UART_TX" dtype_id="7" vartype="logic" origName="ADDR_UART_TX" localparam="true">
        <const loc="f,41,30,41,33" name="32&apos;h0" dtype_id="7"/>
      </var>
      <typedef loc="f,48,6,48,15" name="uart_tx_t" dtype_id="30"/>
      <var loc="f,68,15,68,27" name="ADDR_UART_RX" dtype_id="7" vartype="logic" origName="ADDR_UART_RX" localparam="true">
        <const loc="f,68,30,68,33" name="32&apos;h1" dtype_id="7"/>
      </var>
      <typedef loc="f,76,6,76,15" name="uart_rx_t" dtype_id="12"/>
    </package>
    <typetable loc="a,0,0,0,0">
      <voiddtype loc="d,45,18,45,27" id="9"/>
      <basicdtype loc="e,498,28,498,32" id="25" name="logic" left="6" right="0"/>
      <basicdtype loc="e,1824,31,1824,36" id="7" name="logic" left="31" right="0"/>
      <basicdtype loc="k,33,25,33,31" id="5" name="real" signed="true"/>
      <basicdtype loc="k,43,17,43,34" id="8" name="logic" left="119" right="0"/>
      <basicdtype loc="k,18,14,18,17" id="1" name="int" left="31" right="0" signed="true"/>
      <basicdtype loc="h,129,15,129,18" id="22" name="bit" left="3" right="0"/>
      <basicdtype loc="f,45,7,45,12" id="31" name="logic" left="31" right="31"/>
      <basicdtype loc="f,47,7,47,12" id="32" name="logic" left="7" right="0"/>
      <structdtype loc="f,43,12,43,18" id="30" name="csr_pkg::uart_tx_t">
        <memberdtype loc="f,45,21,45,25" id="33" name="busy" sub_dtype_id="31"/>
        <memberdtype loc="f,47,21,47,25" id="34" name="data" sub_dtype_id="32"/>
      </structdtype>
      <basicdtype loc="f,72,7,72,12" id="24" name="logic" left="31" right="31"/>
      <basicdtype loc="f,73,7,73,12" id="23" name="logic" left="30" right="30"/>
      <basicdtype loc="f,75,7,75,12" id="35" name="logic" left="7" right="0"/>
      <structdtype loc="f,70,12,70,18" id="12" name="csr_pkg::uart_rx_t">
        <memberdtype loc="f,72,21,72,26" id="36" name="valid" sub_dtype_id="24"/>
        <memberdtype loc="f,73,21,73,26" id="37" name="oflow" sub_dtype_id="23"/>
        <memberdtype loc="f,75,21,75,25" id="38" name="data" sub_dtype_id="35"/>
      </structdtype>
      <basicdtype loc="i,113,1,113,6" id="27" name="logic" left="14" right="0"/>
      <basicdtype loc="i,39,14,39,19" id="10" name="logic" left="5" right="0"/>
      <refdtype loc="i,115,1,115,13" id="39" name="MachineState" sub_dtype_id="10"/>
      <basicdtype loc="i,116,1,116,6" id="28" name="logic" left="34" right="0"/>
      <basicdtype loc="i,124,36,124,37" id="6" name="logic" left="2" right="0" signed="true"/>
      <basicdtype loc="i,253,48,253,49" id="21" name="logic" left="4" right="0" signed="true"/>
      <basicdtype loc="i,298,27,298,28" id="29" name="logic" left="3" right="0" signed="true"/>
      <refdtype loc="h,50,11,50,20" id="40" name="uart_rx_t" sub_dtype_id="12"/>
      <enumdtype loc="h,63,12,63,16" id="41" name="uart.state_t" sub_dtype_id="11">
        <enumitem loc="h,64,7,64,11" name="IDLE" dtype_id="11">
          <const loc="h,64,15,64,20" name="4&apos;he" dtype_id="11"/>
        </enumitem>
        <enumitem loc="h,66,7,66,12" name="START" dtype_id="11">
          <const loc="h,66,15,66,20" name="4&apos;hf" dtype_id="11"/>
        </enumitem>
        <enumitem loc="h,68,7,68,9" name="D0" dtype_id="11">
          <const loc="h,68,15,68,19" name="4&apos;h0" dtype_id="11"/>
        </enumitem>
        <enumitem loc="h,69,7,69,9" name="D1" dtype_id="11">
          <const loc="h,69,15,69,19" name="4&apos;h1" dtype_id="11"/>
        </enumitem>
        <enumitem loc="h,70,7,70,9" name="D2" dtype_id="11">
          <const loc="h,70,15,70,19" name="4&apos;h2" dtype_id="11"/>
        </enumitem>
        <enumitem loc="h,71,7,71,9" name="D3" dtype_id="11">
          <const loc="h,71,15,71,19" name="4&apos;h3" dtype_id="11"/>
        </enumitem>
        <enumitem loc="h,72,7,72,9" name="D4" dtype_id="11">
          <const loc="h,72,15,72,19" name="4&apos;h4" dtype_id="11"/>
        </enumitem>
        <enumitem loc="h,73,7,73,9" name="D5" dtype_id="11">
          <const loc="h,73,15,73,19" name="4&apos;h5" dtype_id="11"/>
        </enumitem>
        <enumitem loc="h,74,7,74,9" name="D6" dtype_id="11">
          <const loc="h,74,15,74,19" name="4&apos;h6" dtype_id="11"/>
        </enumitem>
        <enumitem loc="h,75,7,75,9" name="D7" dtype_id="11">
          <const loc="h,75,15,75,19" name="4&apos;h7" dtype_id="11"/>
        </enumitem>
        <enumitem loc="h,77,7,77,11" name="STOP" dtype_id="11">
          <const loc="h,77,15,77,19" name="4&apos;h8" dtype_id="11"/>
        </enumitem>
      </enumdtype>
      <basicdtype loc="h,83,12,83,17" id="42" name="logic" left="3" right="0"/>
      <refdtype loc="h,139,4,139,11" id="43" name="state_t" sub_dtype_id="11"/>
      <refdtype loc="h,140,4,140,12" id="44" name="cnt1us_t" sub_dtype_id="11"/>
      <refdtype loc="h,296,4,296,11" id="45" name="state_t" sub_dtype_id="11"/>
      <refdtype loc="h,297,4,297,12" id="46" name="cnt1us_t" sub_dtype_id="11"/>
      <basicdtype loc="j,96,4,96,9" id="11" name="logic" left="3" right="0"/>
      <refdtype loc="j,122,4,122,13" id="47" name="uart_rx_t" sub_dtype_id="12"/>
      <basicdtype loc="j,144,4,144,9" id="13" name="logic" left="15" right="0"/>
      <unpackarraydtype loc="j,145,30,145,31" id="14" sub_dtype_id="4">
        <range loc="j,145,30,145,31">
          <const loc="j,145,31,145,32" name="32&apos;sh5" dtype_id="2"/>
          <const loc="j,145,33,145,34" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="j,154,49,154,50" id="15" name="logic" left="23" right="0"/>
      <basicdtype loc="j,176,18,176,23" id="16" name="logic" left="1" right="0"/>
      <enumdtype loc="j,176,12,176,16" id="48" name="top.psram_state_t" sub_dtype_id="16">
        <enumitem loc="j,176,32,176,36" name="IDLE" dtype_id="16">
          <const loc="j,176,39,176,43" name="2&apos;h0" dtype_id="16"/>
        </enumitem>
        <enumitem loc="j,177,32,177,44" name="READ_COMMAND" dtype_id="16">
          <const loc="j,177,47,177,51" name="2&apos;h1" dtype_id="16"/>
        </enumitem>
        <enumitem loc="j,178,32,178,42" name="WAIT_PSRAM" dtype_id="16">
          <const loc="j,178,45,178,50" name="2&apos;h2" dtype_id="16"/>
        </enumitem>
        <enumitem loc="j,179,32,179,47" name="PROCESS_COMMAND" dtype_id="16">
          <const loc="j,179,50,179,55" name="2&apos;h3" dtype_id="16"/>
        </enumitem>
      </enumdtype>
      <refdtype loc="j,180,4,180,17" id="49" name="psram_state_t" sub_dtype_id="16"/>
      <basicdtype loc="j,185,4,185,9" id="17" name="logic" left="2" right="0"/>
      <basicdtype loc="j,258,4,258,9" id="18" name="logic" left="11" right="0"/>
      <basicdtype loc="j,272,4,272,9" id="19" name="logic" left="27" right="0"/>
      <unpackarraydtype loc="j,285,17,285,18" id="20" sub_dtype_id="3">
        <range loc="j,285,17,285,18">
          <const loc="j,285,18,285,19" name="32&apos;sh7" dtype_id="2"/>
          <const loc="j,285,20,285,21" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <enumdtype loc="i,39,9,39,13" id="50" name="$unit::MachineState" sub_dtype_id="10">
        <enumitem loc="i,40,5,40,19" name="RESET_JUST_NOW" dtype_id="10">
          <const loc="i,40,22,40,23" name="6&apos;h0" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,41,5,41,21" name="RESET_CLOCK_WAIT" dtype_id="10">
          <const loc="i,41,24,41,25" name="6&apos;h1" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,42,5,42,21" name="RESET_CLOCK_DONE" dtype_id="10">
          <const loc="i,42,24,42,25" name="6&apos;h2" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,43,5,43,22" name="MODE_SELECT_CMD_7" dtype_id="10">
          <const loc="i,43,25,43,26" name="6&apos;h3" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,44,5,44,15" name="MODE_CMD_6" dtype_id="10">
          <const loc="i,44,18,44,19" name="6&apos;h4" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,45,5,45,15" name="MODE_CMD_5" dtype_id="10">
          <const loc="i,45,18,45,19" name="6&apos;h5" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,46,5,46,15" name="MODE_CMD_4" dtype_id="10">
          <const loc="i,46,18,46,19" name="6&apos;h6" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,47,5,47,15" name="MODE_CMD_3" dtype_id="10">
          <const loc="i,47,18,47,19" name="6&apos;h7" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,48,5,48,15" name="MODE_CMD_2" dtype_id="10">
          <const loc="i,48,18,48,19" name="6&apos;h8" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,49,5,49,15" name="MODE_CMD_1" dtype_id="10">
          <const loc="i,49,18,49,19" name="6&apos;h9" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,50,5,50,15" name="MODE_CMD_0" dtype_id="10">
          <const loc="i,50,18,50,20" name="6&apos;ha" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,51,5,51,18" name="MODE_DESELECT" dtype_id="10">
          <const loc="i,51,21,51,23" name="6&apos;hb" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,52,5,52,9" name="IDLE" dtype_id="10">
          <const loc="i,52,12,52,14" name="6&apos;hc" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,53,5,53,17" name="READ_CMD_3_0" dtype_id="10">
          <const loc="i,53,20,53,22" name="6&apos;hd" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,54,5,54,20" name="READ_ADDR_23_20" dtype_id="10">
          <const loc="i,54,23,54,25" name="6&apos;he" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,55,5,55,20" name="READ_ADDR_19_16" dtype_id="10">
          <const loc="i,55,23,55,25" name="6&apos;hf" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,56,5,56,20" name="READ_ADDR_15_12" dtype_id="10">
          <const loc="i,56,23,56,25" name="6&apos;h10" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,57,5,57,19" name="READ_ADDR_11_8" dtype_id="10">
          <const loc="i,57,22,57,24" name="6&apos;h11" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,58,5,58,18" name="READ_ADDR_7_4" dtype_id="10">
          <const loc="i,58,21,58,23" name="6&apos;h12" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,59,5,59,18" name="READ_ADDR_3_0" dtype_id="10">
          <const loc="i,59,21,59,23" name="6&apos;h13" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,60,5,60,14" name="READ_WAIT" dtype_id="10">
          <const loc="i,60,17,60,19" name="6&apos;h14" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,61,5,61,18" name="READ_DATA_7_4" dtype_id="10">
          <const loc="i,61,21,61,23" name="6&apos;h15" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,62,5,62,18" name="READ_DATA_3_0" dtype_id="10">
          <const loc="i,62,21,62,23" name="6&apos;h16" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,63,5,63,18" name="READ_DESELECT" dtype_id="10">
          <const loc="i,63,21,63,23" name="6&apos;h17" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,64,5,64,18" name="WRITE_CMD_3_0" dtype_id="10">
          <const loc="i,64,21,64,23" name="6&apos;h18" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,65,5,65,21" name="WRITE_ADDR_23_20" dtype_id="10">
          <const loc="i,65,24,65,26" name="6&apos;h19" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,66,5,66,21" name="WRITE_ADDR_19_16" dtype_id="10">
          <const loc="i,66,24,66,26" name="6&apos;h1a" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,67,5,67,21" name="WRITE_ADDR_15_12" dtype_id="10">
          <const loc="i,67,24,67,26" name="6&apos;h1b" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,68,5,68,20" name="WRITE_ADDR_11_8" dtype_id="10">
          <const loc="i,68,23,68,25" name="6&apos;h1c" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,69,5,69,19" name="WRITE_ADDR_7_4" dtype_id="10">
          <const loc="i,69,22,69,24" name="6&apos;h1d" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,70,5,70,19" name="WRITE_ADDR_3_0" dtype_id="10">
          <const loc="i,70,22,70,24" name="6&apos;h1e" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,71,5,71,19" name="WRITE_DATA_7_4" dtype_id="10">
          <const loc="i,71,22,71,24" name="6&apos;h1f" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,72,5,72,19" name="WRITE_DATA_3_0" dtype_id="10">
          <const loc="i,72,22,72,24" name="6&apos;h20" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,73,5,73,19" name="WRITE_DESELECT" dtype_id="10">
          <const loc="i,73,22,73,24" name="6&apos;h21" dtype_id="10"/>
        </enumitem>
      </enumdtype>
      <basicdtype loc="k,25,4,25,9" id="3" name="logic"/>
      <basicdtype loc="k,32,13,32,18" id="4" name="logic" left="7" right="0"/>
      <basicdtype loc="k,18,31,18,39" id="2" name="logic" left="31" right="0" signed="true"/>
      <basicdtype loc="f,70,12,70,18" id="26" name="logic" left="9" right="0"/>
    </typetable>
  </netlist>
</verilator_xml>
