-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
-- Version: 2020.1
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_axi_myproject is
port (
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of myproject_axi_myproject is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_7AD : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011110101101";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal s_V_1_decision_function_6_fu_108_ap_ready : STD_LOGIC;
    signal s_V_1_decision_function_6_fu_108_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal s_V_2_decision_function_5_fu_118_ap_ready : STD_LOGIC;
    signal s_V_2_decision_function_5_fu_118_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal s_V_3_decision_function_4_fu_126_ap_ready : STD_LOGIC;
    signal s_V_3_decision_function_4_fu_126_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal s_V_4_decision_function_3_fu_134_ap_ready : STD_LOGIC;
    signal s_V_4_decision_function_3_fu_134_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal s_V_5_decision_function_2_fu_142_ap_ready : STD_LOGIC;
    signal s_V_5_decision_function_2_fu_142_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal s_V_6_decision_function_1_fu_150_ap_ready : STD_LOGIC;
    signal s_V_6_decision_function_1_fu_150_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal s_V_decision_function_7_fu_160_ap_ready : STD_LOGIC;
    signal s_V_decision_function_7_fu_160_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal s_V_7_decision_function_fu_168_ap_ready : STD_LOGIC;
    signal s_V_7_decision_function_fu_168_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_1_fu_182_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_fu_176_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_4_fu_200_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_5_fu_206_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_3_fu_194_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_6_fu_212_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_2_fu_188_p2 : STD_LOGIC_VECTOR (31 downto 0);

    component myproject_axi_decision_function_6 IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component myproject_axi_decision_function_5 IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component myproject_axi_decision_function_4 IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component myproject_axi_decision_function_3 IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component myproject_axi_decision_function_2 IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component myproject_axi_decision_function_1 IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component myproject_axi_decision_function_7 IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component myproject_axi_decision_function IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    s_V_1_decision_function_6_fu_108 : component myproject_axi_decision_function_6
    port map (
        ap_ready => s_V_1_decision_function_6_fu_108_ap_ready,
        p_read => p_read2,
        p_read1 => p_read5,
        p_read2 => p_read7,
        ap_return => s_V_1_decision_function_6_fu_108_ap_return);

    s_V_2_decision_function_5_fu_118 : component myproject_axi_decision_function_5
    port map (
        ap_ready => s_V_2_decision_function_5_fu_118_ap_ready,
        p_read => p_read2,
        p_read1 => p_read4,
        ap_return => s_V_2_decision_function_5_fu_118_ap_return);

    s_V_3_decision_function_4_fu_126 : component myproject_axi_decision_function_4
    port map (
        ap_ready => s_V_3_decision_function_4_fu_126_ap_ready,
        p_read => p_read7,
        p_read1 => p_read8,
        ap_return => s_V_3_decision_function_4_fu_126_ap_return);

    s_V_4_decision_function_3_fu_134 : component myproject_axi_decision_function_3
    port map (
        ap_ready => s_V_4_decision_function_3_fu_134_ap_ready,
        p_read => p_read3,
        p_read1 => p_read9,
        ap_return => s_V_4_decision_function_3_fu_134_ap_return);

    s_V_5_decision_function_2_fu_142 : component myproject_axi_decision_function_2
    port map (
        ap_ready => s_V_5_decision_function_2_fu_142_ap_ready,
        p_read => p_read,
        p_read1 => p_read6,
        ap_return => s_V_5_decision_function_2_fu_142_ap_return);

    s_V_6_decision_function_1_fu_150 : component myproject_axi_decision_function_1
    port map (
        ap_ready => s_V_6_decision_function_1_fu_150_ap_ready,
        p_read => p_read5,
        p_read1 => p_read6,
        p_read2 => p_read9,
        ap_return => s_V_6_decision_function_1_fu_150_ap_return);

    s_V_decision_function_7_fu_160 : component myproject_axi_decision_function_7
    port map (
        ap_ready => s_V_decision_function_7_fu_160_ap_ready,
        p_read => p_read1,
        p_read1 => p_read5,
        ap_return => s_V_decision_function_7_fu_160_ap_return);

    s_V_7_decision_function_fu_168 : component myproject_axi_decision_function
    port map (
        ap_ready => s_V_7_decision_function_fu_168_ap_ready,
        p_read => p_read2,
        p_read1 => p_read4,
        ap_return => s_V_7_decision_function_fu_168_ap_return);




    add_ln703_1_fu_182_p2 <= std_logic_vector(unsigned(s_V_2_decision_function_5_fu_118_ap_return) + unsigned(s_V_3_decision_function_4_fu_126_ap_return));
    add_ln703_2_fu_188_p2 <= std_logic_vector(unsigned(add_ln703_1_fu_182_p2) + unsigned(add_ln703_fu_176_p2));
    add_ln703_3_fu_194_p2 <= std_logic_vector(unsigned(s_V_4_decision_function_3_fu_134_ap_return) + unsigned(s_V_5_decision_function_2_fu_142_ap_return));
    add_ln703_4_fu_200_p2 <= std_logic_vector(unsigned(s_V_7_decision_function_fu_168_ap_return) + unsigned(ap_const_lv32_7AD));
    add_ln703_5_fu_206_p2 <= std_logic_vector(unsigned(add_ln703_4_fu_200_p2) + unsigned(s_V_6_decision_function_1_fu_150_ap_return));
    add_ln703_6_fu_212_p2 <= std_logic_vector(unsigned(add_ln703_5_fu_206_p2) + unsigned(add_ln703_3_fu_194_p2));
    add_ln703_fu_176_p2 <= std_logic_vector(unsigned(s_V_1_decision_function_6_fu_108_ap_return) + unsigned(s_V_decision_function_7_fu_160_ap_return));
    ap_ready <= ap_const_logic_1;
    ap_return <= std_logic_vector(unsigned(add_ln703_6_fu_212_p2) + unsigned(add_ln703_2_fu_188_p2));
end behav;
