
RDMv6_LoRa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a84  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  08006c1c  08006c1c  00016c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006dac  08006dac  00020040  2**0
                  CONTENTS
  4 .ARM          00000008  08006dac  08006dac  00016dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006db4  08006db4  00020040  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006db4  08006db4  00016db4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006db8  08006db8  00016db8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000040  20000000  08006dbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000544  20000040  08006dfc  00020040  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000584  08006dfc  00020584  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 12 .debug_info   000164ba  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000321e  00000000  00000000  0003652a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d40  00000000  00000000  00039748  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000bf0  00000000  00000000  0003a488  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000062fc  00000000  00000000  0003b078  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e70a  00000000  00000000  00041374  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009548e  00000000  00000000  0004fa7e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e4f0c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003638  00000000  00000000  000e4f88  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000040 	.word	0x20000040
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08006c04 	.word	0x08006c04

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000044 	.word	0x20000044
 80001d4:	08006c04 	.word	0x08006c04

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2uiz>:
 8000a84:	004a      	lsls	r2, r1, #1
 8000a86:	d211      	bcs.n	8000aac <__aeabi_d2uiz+0x28>
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a8c:	d211      	bcs.n	8000ab2 <__aeabi_d2uiz+0x2e>
 8000a8e:	d50d      	bpl.n	8000aac <__aeabi_d2uiz+0x28>
 8000a90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d40e      	bmi.n	8000ab8 <__aeabi_d2uiz+0x34>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aaa:	4770      	bx	lr
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ab6:	d102      	bne.n	8000abe <__aeabi_d2uiz+0x3a>
 8000ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8000abc:	4770      	bx	lr
 8000abe:	f04f 0000 	mov.w	r0, #0
 8000ac2:	4770      	bx	lr

08000ac4 <__aeabi_uldivmod>:
 8000ac4:	b953      	cbnz	r3, 8000adc <__aeabi_uldivmod+0x18>
 8000ac6:	b94a      	cbnz	r2, 8000adc <__aeabi_uldivmod+0x18>
 8000ac8:	2900      	cmp	r1, #0
 8000aca:	bf08      	it	eq
 8000acc:	2800      	cmpeq	r0, #0
 8000ace:	bf1c      	itt	ne
 8000ad0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ad4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ad8:	f000 b972 	b.w	8000dc0 <__aeabi_idiv0>
 8000adc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ae4:	f000 f806 	bl	8000af4 <__udivmoddi4>
 8000ae8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af0:	b004      	add	sp, #16
 8000af2:	4770      	bx	lr

08000af4 <__udivmoddi4>:
 8000af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af8:	9e08      	ldr	r6, [sp, #32]
 8000afa:	4604      	mov	r4, r0
 8000afc:	4688      	mov	r8, r1
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d14b      	bne.n	8000b9a <__udivmoddi4+0xa6>
 8000b02:	428a      	cmp	r2, r1
 8000b04:	4615      	mov	r5, r2
 8000b06:	d967      	bls.n	8000bd8 <__udivmoddi4+0xe4>
 8000b08:	fab2 f282 	clz	r2, r2
 8000b0c:	b14a      	cbz	r2, 8000b22 <__udivmoddi4+0x2e>
 8000b0e:	f1c2 0720 	rsb	r7, r2, #32
 8000b12:	fa01 f302 	lsl.w	r3, r1, r2
 8000b16:	fa20 f707 	lsr.w	r7, r0, r7
 8000b1a:	4095      	lsls	r5, r2
 8000b1c:	ea47 0803 	orr.w	r8, r7, r3
 8000b20:	4094      	lsls	r4, r2
 8000b22:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b26:	0c23      	lsrs	r3, r4, #16
 8000b28:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b2c:	fa1f fc85 	uxth.w	ip, r5
 8000b30:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b34:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b38:	fb07 f10c 	mul.w	r1, r7, ip
 8000b3c:	4299      	cmp	r1, r3
 8000b3e:	d909      	bls.n	8000b54 <__udivmoddi4+0x60>
 8000b40:	18eb      	adds	r3, r5, r3
 8000b42:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b46:	f080 811b 	bcs.w	8000d80 <__udivmoddi4+0x28c>
 8000b4a:	4299      	cmp	r1, r3
 8000b4c:	f240 8118 	bls.w	8000d80 <__udivmoddi4+0x28c>
 8000b50:	3f02      	subs	r7, #2
 8000b52:	442b      	add	r3, r5
 8000b54:	1a5b      	subs	r3, r3, r1
 8000b56:	b2a4      	uxth	r4, r4
 8000b58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b60:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b64:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b68:	45a4      	cmp	ip, r4
 8000b6a:	d909      	bls.n	8000b80 <__udivmoddi4+0x8c>
 8000b6c:	192c      	adds	r4, r5, r4
 8000b6e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b72:	f080 8107 	bcs.w	8000d84 <__udivmoddi4+0x290>
 8000b76:	45a4      	cmp	ip, r4
 8000b78:	f240 8104 	bls.w	8000d84 <__udivmoddi4+0x290>
 8000b7c:	3802      	subs	r0, #2
 8000b7e:	442c      	add	r4, r5
 8000b80:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b84:	eba4 040c 	sub.w	r4, r4, ip
 8000b88:	2700      	movs	r7, #0
 8000b8a:	b11e      	cbz	r6, 8000b94 <__udivmoddi4+0xa0>
 8000b8c:	40d4      	lsrs	r4, r2
 8000b8e:	2300      	movs	r3, #0
 8000b90:	e9c6 4300 	strd	r4, r3, [r6]
 8000b94:	4639      	mov	r1, r7
 8000b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b9a:	428b      	cmp	r3, r1
 8000b9c:	d909      	bls.n	8000bb2 <__udivmoddi4+0xbe>
 8000b9e:	2e00      	cmp	r6, #0
 8000ba0:	f000 80eb 	beq.w	8000d7a <__udivmoddi4+0x286>
 8000ba4:	2700      	movs	r7, #0
 8000ba6:	e9c6 0100 	strd	r0, r1, [r6]
 8000baa:	4638      	mov	r0, r7
 8000bac:	4639      	mov	r1, r7
 8000bae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bb2:	fab3 f783 	clz	r7, r3
 8000bb6:	2f00      	cmp	r7, #0
 8000bb8:	d147      	bne.n	8000c4a <__udivmoddi4+0x156>
 8000bba:	428b      	cmp	r3, r1
 8000bbc:	d302      	bcc.n	8000bc4 <__udivmoddi4+0xd0>
 8000bbe:	4282      	cmp	r2, r0
 8000bc0:	f200 80fa 	bhi.w	8000db8 <__udivmoddi4+0x2c4>
 8000bc4:	1a84      	subs	r4, r0, r2
 8000bc6:	eb61 0303 	sbc.w	r3, r1, r3
 8000bca:	2001      	movs	r0, #1
 8000bcc:	4698      	mov	r8, r3
 8000bce:	2e00      	cmp	r6, #0
 8000bd0:	d0e0      	beq.n	8000b94 <__udivmoddi4+0xa0>
 8000bd2:	e9c6 4800 	strd	r4, r8, [r6]
 8000bd6:	e7dd      	b.n	8000b94 <__udivmoddi4+0xa0>
 8000bd8:	b902      	cbnz	r2, 8000bdc <__udivmoddi4+0xe8>
 8000bda:	deff      	udf	#255	; 0xff
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	2a00      	cmp	r2, #0
 8000be2:	f040 808f 	bne.w	8000d04 <__udivmoddi4+0x210>
 8000be6:	1b49      	subs	r1, r1, r5
 8000be8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bec:	fa1f f885 	uxth.w	r8, r5
 8000bf0:	2701      	movs	r7, #1
 8000bf2:	fbb1 fcfe 	udiv	ip, r1, lr
 8000bf6:	0c23      	lsrs	r3, r4, #16
 8000bf8:	fb0e 111c 	mls	r1, lr, ip, r1
 8000bfc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c00:	fb08 f10c 	mul.w	r1, r8, ip
 8000c04:	4299      	cmp	r1, r3
 8000c06:	d907      	bls.n	8000c18 <__udivmoddi4+0x124>
 8000c08:	18eb      	adds	r3, r5, r3
 8000c0a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c0e:	d202      	bcs.n	8000c16 <__udivmoddi4+0x122>
 8000c10:	4299      	cmp	r1, r3
 8000c12:	f200 80cd 	bhi.w	8000db0 <__udivmoddi4+0x2bc>
 8000c16:	4684      	mov	ip, r0
 8000c18:	1a59      	subs	r1, r3, r1
 8000c1a:	b2a3      	uxth	r3, r4
 8000c1c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c20:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c24:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c28:	fb08 f800 	mul.w	r8, r8, r0
 8000c2c:	45a0      	cmp	r8, r4
 8000c2e:	d907      	bls.n	8000c40 <__udivmoddi4+0x14c>
 8000c30:	192c      	adds	r4, r5, r4
 8000c32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c36:	d202      	bcs.n	8000c3e <__udivmoddi4+0x14a>
 8000c38:	45a0      	cmp	r8, r4
 8000c3a:	f200 80b6 	bhi.w	8000daa <__udivmoddi4+0x2b6>
 8000c3e:	4618      	mov	r0, r3
 8000c40:	eba4 0408 	sub.w	r4, r4, r8
 8000c44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c48:	e79f      	b.n	8000b8a <__udivmoddi4+0x96>
 8000c4a:	f1c7 0c20 	rsb	ip, r7, #32
 8000c4e:	40bb      	lsls	r3, r7
 8000c50:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c54:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c58:	fa01 f407 	lsl.w	r4, r1, r7
 8000c5c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c60:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c64:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c68:	4325      	orrs	r5, r4
 8000c6a:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c6e:	0c2c      	lsrs	r4, r5, #16
 8000c70:	fb08 3319 	mls	r3, r8, r9, r3
 8000c74:	fa1f fa8e 	uxth.w	sl, lr
 8000c78:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c7c:	fb09 f40a 	mul.w	r4, r9, sl
 8000c80:	429c      	cmp	r4, r3
 8000c82:	fa02 f207 	lsl.w	r2, r2, r7
 8000c86:	fa00 f107 	lsl.w	r1, r0, r7
 8000c8a:	d90b      	bls.n	8000ca4 <__udivmoddi4+0x1b0>
 8000c8c:	eb1e 0303 	adds.w	r3, lr, r3
 8000c90:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c94:	f080 8087 	bcs.w	8000da6 <__udivmoddi4+0x2b2>
 8000c98:	429c      	cmp	r4, r3
 8000c9a:	f240 8084 	bls.w	8000da6 <__udivmoddi4+0x2b2>
 8000c9e:	f1a9 0902 	sub.w	r9, r9, #2
 8000ca2:	4473      	add	r3, lr
 8000ca4:	1b1b      	subs	r3, r3, r4
 8000ca6:	b2ad      	uxth	r5, r5
 8000ca8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cac:	fb08 3310 	mls	r3, r8, r0, r3
 8000cb0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cb4:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cb8:	45a2      	cmp	sl, r4
 8000cba:	d908      	bls.n	8000cce <__udivmoddi4+0x1da>
 8000cbc:	eb1e 0404 	adds.w	r4, lr, r4
 8000cc0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cc4:	d26b      	bcs.n	8000d9e <__udivmoddi4+0x2aa>
 8000cc6:	45a2      	cmp	sl, r4
 8000cc8:	d969      	bls.n	8000d9e <__udivmoddi4+0x2aa>
 8000cca:	3802      	subs	r0, #2
 8000ccc:	4474      	add	r4, lr
 8000cce:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cd2:	fba0 8902 	umull	r8, r9, r0, r2
 8000cd6:	eba4 040a 	sub.w	r4, r4, sl
 8000cda:	454c      	cmp	r4, r9
 8000cdc:	46c2      	mov	sl, r8
 8000cde:	464b      	mov	r3, r9
 8000ce0:	d354      	bcc.n	8000d8c <__udivmoddi4+0x298>
 8000ce2:	d051      	beq.n	8000d88 <__udivmoddi4+0x294>
 8000ce4:	2e00      	cmp	r6, #0
 8000ce6:	d069      	beq.n	8000dbc <__udivmoddi4+0x2c8>
 8000ce8:	ebb1 050a 	subs.w	r5, r1, sl
 8000cec:	eb64 0403 	sbc.w	r4, r4, r3
 8000cf0:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000cf4:	40fd      	lsrs	r5, r7
 8000cf6:	40fc      	lsrs	r4, r7
 8000cf8:	ea4c 0505 	orr.w	r5, ip, r5
 8000cfc:	e9c6 5400 	strd	r5, r4, [r6]
 8000d00:	2700      	movs	r7, #0
 8000d02:	e747      	b.n	8000b94 <__udivmoddi4+0xa0>
 8000d04:	f1c2 0320 	rsb	r3, r2, #32
 8000d08:	fa20 f703 	lsr.w	r7, r0, r3
 8000d0c:	4095      	lsls	r5, r2
 8000d0e:	fa01 f002 	lsl.w	r0, r1, r2
 8000d12:	fa21 f303 	lsr.w	r3, r1, r3
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	4338      	orrs	r0, r7
 8000d1c:	0c01      	lsrs	r1, r0, #16
 8000d1e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d22:	fa1f f885 	uxth.w	r8, r5
 8000d26:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d2e:	fb07 f308 	mul.w	r3, r7, r8
 8000d32:	428b      	cmp	r3, r1
 8000d34:	fa04 f402 	lsl.w	r4, r4, r2
 8000d38:	d907      	bls.n	8000d4a <__udivmoddi4+0x256>
 8000d3a:	1869      	adds	r1, r5, r1
 8000d3c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d40:	d22f      	bcs.n	8000da2 <__udivmoddi4+0x2ae>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d92d      	bls.n	8000da2 <__udivmoddi4+0x2ae>
 8000d46:	3f02      	subs	r7, #2
 8000d48:	4429      	add	r1, r5
 8000d4a:	1acb      	subs	r3, r1, r3
 8000d4c:	b281      	uxth	r1, r0
 8000d4e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d52:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d56:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d5a:	fb00 f308 	mul.w	r3, r0, r8
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d907      	bls.n	8000d72 <__udivmoddi4+0x27e>
 8000d62:	1869      	adds	r1, r5, r1
 8000d64:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d68:	d217      	bcs.n	8000d9a <__udivmoddi4+0x2a6>
 8000d6a:	428b      	cmp	r3, r1
 8000d6c:	d915      	bls.n	8000d9a <__udivmoddi4+0x2a6>
 8000d6e:	3802      	subs	r0, #2
 8000d70:	4429      	add	r1, r5
 8000d72:	1ac9      	subs	r1, r1, r3
 8000d74:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d78:	e73b      	b.n	8000bf2 <__udivmoddi4+0xfe>
 8000d7a:	4637      	mov	r7, r6
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	e709      	b.n	8000b94 <__udivmoddi4+0xa0>
 8000d80:	4607      	mov	r7, r0
 8000d82:	e6e7      	b.n	8000b54 <__udivmoddi4+0x60>
 8000d84:	4618      	mov	r0, r3
 8000d86:	e6fb      	b.n	8000b80 <__udivmoddi4+0x8c>
 8000d88:	4541      	cmp	r1, r8
 8000d8a:	d2ab      	bcs.n	8000ce4 <__udivmoddi4+0x1f0>
 8000d8c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d90:	eb69 020e 	sbc.w	r2, r9, lr
 8000d94:	3801      	subs	r0, #1
 8000d96:	4613      	mov	r3, r2
 8000d98:	e7a4      	b.n	8000ce4 <__udivmoddi4+0x1f0>
 8000d9a:	4660      	mov	r0, ip
 8000d9c:	e7e9      	b.n	8000d72 <__udivmoddi4+0x27e>
 8000d9e:	4618      	mov	r0, r3
 8000da0:	e795      	b.n	8000cce <__udivmoddi4+0x1da>
 8000da2:	4667      	mov	r7, ip
 8000da4:	e7d1      	b.n	8000d4a <__udivmoddi4+0x256>
 8000da6:	4681      	mov	r9, r0
 8000da8:	e77c      	b.n	8000ca4 <__udivmoddi4+0x1b0>
 8000daa:	3802      	subs	r0, #2
 8000dac:	442c      	add	r4, r5
 8000dae:	e747      	b.n	8000c40 <__udivmoddi4+0x14c>
 8000db0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000db4:	442b      	add	r3, r5
 8000db6:	e72f      	b.n	8000c18 <__udivmoddi4+0x124>
 8000db8:	4638      	mov	r0, r7
 8000dba:	e708      	b.n	8000bce <__udivmoddi4+0xda>
 8000dbc:	4637      	mov	r7, r6
 8000dbe:	e6e9      	b.n	8000b94 <__udivmoddi4+0xa0>

08000dc0 <__aeabi_idiv0>:
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop

08000dc4 <SX1272BoardInit>:

/*
 * Radio driver functions implementation
 */
void SX1272BoardInit( LoRaBoardCallback_t *callbacks )
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
    LoRaBoardCallbacks =callbacks;
 8000dcc:	4a04      	ldr	r2, [pc, #16]	; (8000de0 <SX1272BoardInit+0x1c>)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	6013      	str	r3, [r2, #0]
}
 8000dd2:	bf00      	nop
 8000dd4:	370c      	adds	r7, #12
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop
 8000de0:	20000160 	.word	0x20000160

08000de4 <SX1272Init>:

uint32_t SX1272Init( RadioEvents_t *events )
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
    uint8_t i;

    RadioEvents = events;
 8000dec:	4a27      	ldr	r2, [pc, #156]	; (8000e8c <SX1272Init+0xa8>)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	6013      	str	r3, [r2, #0]

    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, SX1272OnTimeoutIrq );
 8000df2:	4927      	ldr	r1, [pc, #156]	; (8000e90 <SX1272Init+0xac>)
 8000df4:	4827      	ldr	r0, [pc, #156]	; (8000e94 <SX1272Init+0xb0>)
 8000df6:	f001 fff1 	bl	8002ddc <TimerInit>
    TimerInit( &RxTimeoutTimer, SX1272OnTimeoutIrq );
 8000dfa:	4925      	ldr	r1, [pc, #148]	; (8000e90 <SX1272Init+0xac>)
 8000dfc:	4826      	ldr	r0, [pc, #152]	; (8000e98 <SX1272Init+0xb4>)
 8000dfe:	f001 ffed 	bl	8002ddc <TimerInit>
    TimerInit( &RxTimeoutSyncWord, SX1272OnTimeoutIrq );
 8000e02:	4923      	ldr	r1, [pc, #140]	; (8000e90 <SX1272Init+0xac>)
 8000e04:	4825      	ldr	r0, [pc, #148]	; (8000e9c <SX1272Init+0xb8>)
 8000e06:	f001 ffe9 	bl	8002ddc <TimerInit>

    LoRaBoardCallbacks->SX1272BoardSetXO( SET );
 8000e0a:	4b25      	ldr	r3, [pc, #148]	; (8000ea0 <SX1272Init+0xbc>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	2001      	movs	r0, #1
 8000e12:	4798      	blx	r3

    SX1272Reset( );
 8000e14:	f001 f960 	bl	80020d8 <SX1272Reset>

    SX1272SetOpMode( RF_OPMODE_SLEEP );
 8000e18:	2000      	movs	r0, #0
 8000e1a:	f001 f98d 	bl	8002138 <SX1272SetOpMode>

    LoRaBoardCallbacks->SX1272BoardIoIrqInit( DioIrq );
 8000e1e:	4b20      	ldr	r3, [pc, #128]	; (8000ea0 <SX1272Init+0xbc>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	689b      	ldr	r3, [r3, #8]
 8000e24:	481f      	ldr	r0, [pc, #124]	; (8000ea4 <SX1272Init+0xc0>)
 8000e26:	4798      	blx	r3

    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8000e28:	2300      	movs	r3, #0
 8000e2a:	73fb      	strb	r3, [r7, #15]
 8000e2c:	e020      	b.n	8000e70 <SX1272Init+0x8c>
    {
        SX1272SetModem( RadioRegsInit[i].Modem );
 8000e2e:	7bfa      	ldrb	r2, [r7, #15]
 8000e30:	491d      	ldr	r1, [pc, #116]	; (8000ea8 <SX1272Init+0xc4>)
 8000e32:	4613      	mov	r3, r2
 8000e34:	005b      	lsls	r3, r3, #1
 8000e36:	4413      	add	r3, r2
 8000e38:	440b      	add	r3, r1
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f001 f9b1 	bl	80021a4 <SX1272SetModem>
        SX1272Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8000e42:	7bfa      	ldrb	r2, [r7, #15]
 8000e44:	4918      	ldr	r1, [pc, #96]	; (8000ea8 <SX1272Init+0xc4>)
 8000e46:	4613      	mov	r3, r2
 8000e48:	005b      	lsls	r3, r3, #1
 8000e4a:	4413      	add	r3, r2
 8000e4c:	440b      	add	r3, r1
 8000e4e:	3301      	adds	r3, #1
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	b298      	uxth	r0, r3
 8000e54:	7bfa      	ldrb	r2, [r7, #15]
 8000e56:	4914      	ldr	r1, [pc, #80]	; (8000ea8 <SX1272Init+0xc4>)
 8000e58:	4613      	mov	r3, r2
 8000e5a:	005b      	lsls	r3, r3, #1
 8000e5c:	4413      	add	r3, r2
 8000e5e:	440b      	add	r3, r1
 8000e60:	3302      	adds	r3, #2
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	4619      	mov	r1, r3
 8000e66:	f001 f9f1 	bl	800224c <SX1272Write>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8000e6a:	7bfb      	ldrb	r3, [r7, #15]
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	73fb      	strb	r3, [r7, #15]
 8000e70:	7bfb      	ldrb	r3, [r7, #15]
 8000e72:	2b10      	cmp	r3, #16
 8000e74:	d9db      	bls.n	8000e2e <SX1272Init+0x4a>
    }

    SX1272SetModem( MODEM_FSK );
 8000e76:	2000      	movs	r0, #0
 8000e78:	f001 f994 	bl	80021a4 <SX1272SetModem>

    SX1272.Settings.State = RF_IDLE;
 8000e7c:	4b0b      	ldr	r3, [pc, #44]	; (8000eac <SX1272Init+0xc8>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	711a      	strb	r2, [r3, #4]

    return RADIO_WAKEUP_TIME + BOARD_WAKEUP_TIME;//( uint32_t )LoRaBoardCallbacks->SX1272BoardGetWakeTime( ) + RADIO_WAKEUP_TIME;// BOARD_WAKEUP_TIME;
 8000e82:	2305      	movs	r3, #5
}
 8000e84:	4618      	mov	r0, r3
 8000e86:	3710      	adds	r7, #16
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	2000005c 	.word	0x2000005c
 8000e90:	08002439 	.word	0x08002439
 8000e94:	20000280 	.word	0x20000280
 8000e98:	200002b0 	.word	0x200002b0
 8000e9c:	20000298 	.word	0x20000298
 8000ea0:	20000160 	.word	0x20000160
 8000ea4:	20000000 	.word	0x20000000
 8000ea8:	08006c3c 	.word	0x08006c3c
 8000eac:	20000218 	.word	0x20000218

08000eb0 <SX1272GetStatus>:

RadioState_t SX1272GetStatus( void )
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
    return SX1272.Settings.State;
 8000eb4:	4b03      	ldr	r3, [pc, #12]	; (8000ec4 <SX1272GetStatus+0x14>)
 8000eb6:	791b      	ldrb	r3, [r3, #4]
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	20000218 	.word	0x20000218

08000ec8 <SX1272SetChannel>:

void SX1272SetChannel( uint32_t freq )
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b086      	sub	sp, #24
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
    uint32_t channel;

    SX1272.Settings.Channel = freq;
 8000ed0:	4a1a      	ldr	r2, [pc, #104]	; (8000f3c <SX1272SetChannel+0x74>)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6093      	str	r3, [r2, #8]

    SX_FREQ_TO_CHANNEL( channel, freq );
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	4a19      	ldr	r2, [pc, #100]	; (8000f40 <SX1272SetChannel+0x78>)
 8000eda:	fba2 2303 	umull	r2, r3, r2, r3
 8000ede:	0b1b      	lsrs	r3, r3, #12
 8000ee0:	617b      	str	r3, [r7, #20]
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	f643 5209 	movw	r2, #15625	; 0x3d09
 8000ee8:	fb02 f303 	mul.w	r3, r2, r3
 8000eec:	687a      	ldr	r2, [r7, #4]
 8000eee:	1ad3      	subs	r3, r2, r3
 8000ef0:	613b      	str	r3, [r7, #16]
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	021a      	lsls	r2, r3, #8
 8000ef6:	693b      	ldr	r3, [r7, #16]
 8000ef8:	021b      	lsls	r3, r3, #8
 8000efa:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 8000efe:	3304      	adds	r3, #4
 8000f00:	490f      	ldr	r1, [pc, #60]	; (8000f40 <SX1272SetChannel+0x78>)
 8000f02:	fba1 1303 	umull	r1, r3, r1, r3
 8000f06:	0b1b      	lsrs	r3, r3, #12
 8000f08:	4413      	add	r3, r2
 8000f0a:	60fb      	str	r3, [r7, #12]

    SX1272Write( REG_FRFMSB, ( uint8_t )( ( channel >> 16 ) & 0xFF ) );
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	0c1b      	lsrs	r3, r3, #16
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	4619      	mov	r1, r3
 8000f14:	2006      	movs	r0, #6
 8000f16:	f001 f999 	bl	800224c <SX1272Write>
    SX1272Write( REG_FRFMID, ( uint8_t )( ( channel >> 8 ) & 0xFF ) );
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	0a1b      	lsrs	r3, r3, #8
 8000f1e:	b2db      	uxtb	r3, r3
 8000f20:	4619      	mov	r1, r3
 8000f22:	2007      	movs	r0, #7
 8000f24:	f001 f992 	bl	800224c <SX1272Write>
    SX1272Write( REG_FRFLSB, ( uint8_t )( channel & 0xFF ) );
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	2008      	movs	r0, #8
 8000f30:	f001 f98c 	bl	800224c <SX1272Write>
}
 8000f34:	bf00      	nop
 8000f36:	3718      	adds	r7, #24
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	20000218 	.word	0x20000218
 8000f40:	431bde83 	.word	0x431bde83

08000f44 <SX1272IsChannelFree>:

bool SX1272IsChannelFree( RadioModems_t modem, uint32_t freq, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	60b9      	str	r1, [r7, #8]
 8000f4c:	607b      	str	r3, [r7, #4]
 8000f4e:	4603      	mov	r3, r0
 8000f50:	73fb      	strb	r3, [r7, #15]
 8000f52:	4613      	mov	r3, r2
 8000f54:	81bb      	strh	r3, [r7, #12]
    bool status = true;
 8000f56:	2301      	movs	r3, #1
 8000f58:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	613b      	str	r3, [r7, #16]

    if( SX1272GetStatus( ) != RF_IDLE )
 8000f62:	f7ff ffa5 	bl	8000eb0 <SX1272GetStatus>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <SX1272IsChannelFree+0x2c>
    {
        return false;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	e029      	b.n	8000fc4 <SX1272IsChannelFree+0x80>
    }

    SX1272SetModem( modem );
 8000f70:	7bfb      	ldrb	r3, [r7, #15]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f001 f916 	bl	80021a4 <SX1272SetModem>

    SX1272SetChannel( freq );
 8000f78:	68b8      	ldr	r0, [r7, #8]
 8000f7a:	f7ff ffa5 	bl	8000ec8 <SX1272SetChannel>

    SX1272SetOpMode( RF_OPMODE_RECEIVER );
 8000f7e:	2005      	movs	r0, #5
 8000f80:	f001 f8da 	bl	8002138 <SX1272SetOpMode>

    DelayMs( 1 );
 8000f84:	2001      	movs	r0, #1
 8000f86:	f001 fec5 	bl	8002d14 <DelayMs>

    carrierSenseTime = TimerGetCurrentTime( );
 8000f8a:	f002 f8b4 	bl	80030f6 <TimerGetCurrentTime>
 8000f8e:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8000f90:	e00e      	b.n	8000fb0 <SX1272IsChannelFree+0x6c>
    {
        rssi = SX1272ReadRssi( modem );
 8000f92:	7bfb      	ldrb	r3, [r7, #15]
 8000f94:	4618      	mov	r0, r3
 8000f96:	f001 f873 	bl	8002080 <SX1272ReadRssi>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8000f9e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8000fa2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	dd02      	ble.n	8000fb0 <SX1272IsChannelFree+0x6c>
        {
            status = false;
 8000faa:	2300      	movs	r3, #0
 8000fac:	75fb      	strb	r3, [r7, #23]
            break;
 8000fae:	e006      	b.n	8000fbe <SX1272IsChannelFree+0x7a>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8000fb0:	6938      	ldr	r0, [r7, #16]
 8000fb2:	f002 f8ae 	bl	8003112 <TimerGetElapsedTime>
 8000fb6:	4602      	mov	r2, r0
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d8e9      	bhi.n	8000f92 <SX1272IsChannelFree+0x4e>
        }
    }
    SX1272SetSleep( );
 8000fbe:	f000 fe57 	bl	8001c70 <SX1272SetSleep>
    return status;
 8000fc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3718      	adds	r7, #24
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <SX1272Random>:

uint32_t SX1272Random( void )
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
    uint8_t i;
    uint32_t rnd = 0;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	603b      	str	r3, [r7, #0]

    /*
     * Radio setup for random number generation
     */
    // Set LoRa modem ON
    SX1272SetModem( MODEM_LORA );
 8000fd6:	2001      	movs	r0, #1
 8000fd8:	f001 f8e4 	bl	80021a4 <SX1272SetModem>

    // Disable LoRa modem interrupts
    SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8000fdc:	21ff      	movs	r1, #255	; 0xff
 8000fde:	2011      	movs	r0, #17
 8000fe0:	f001 f934 	bl	800224c <SX1272Write>
                  RFLR_IRQFLAGS_CADDONE |
                  RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                  RFLR_IRQFLAGS_CADDETECTED );

    // Set radio in continuous reception
    SX1272SetOpMode( RF_OPMODE_RECEIVER );
 8000fe4:	2005      	movs	r0, #5
 8000fe6:	f001 f8a7 	bl	8002138 <SX1272SetOpMode>

    for( i = 0; i < 32; i++ )
 8000fea:	2300      	movs	r3, #0
 8000fec:	71fb      	strb	r3, [r7, #7]
 8000fee:	e011      	b.n	8001014 <SX1272Random+0x48>
    {
        DelayMs( 1 );
 8000ff0:	2001      	movs	r0, #1
 8000ff2:	f001 fe8f 	bl	8002d14 <DelayMs>
        // Unfiltered RSSI value reading. Only takes the LSB value
        rnd |= ( ( uint32_t )SX1272Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 8000ff6:	202c      	movs	r0, #44	; 0x2c
 8000ff8:	f001 f93a 	bl	8002270 <SX1272Read>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	f003 0201 	and.w	r2, r3, #1
 8001002:	79fb      	ldrb	r3, [r7, #7]
 8001004:	fa02 f303 	lsl.w	r3, r2, r3
 8001008:	683a      	ldr	r2, [r7, #0]
 800100a:	4313      	orrs	r3, r2
 800100c:	603b      	str	r3, [r7, #0]
    for( i = 0; i < 32; i++ )
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	3301      	adds	r3, #1
 8001012:	71fb      	strb	r3, [r7, #7]
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	2b1f      	cmp	r3, #31
 8001018:	d9ea      	bls.n	8000ff0 <SX1272Random+0x24>
    }

    SX1272SetSleep( );
 800101a:	f000 fe29 	bl	8001c70 <SX1272SetSleep>

    return rnd;
 800101e:	683b      	ldr	r3, [r7, #0]
}
 8001020:	4618      	mov	r0, r3
 8001022:	3708      	adds	r7, #8
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}

08001028 <GetFskBandwidthRegValue>:
 *
 * \param [IN] bandwidth Bandwidth value in Hz
 * \retval regValue Bandwidth register value.
 */
static uint8_t GetFskBandwidthRegValue( uint32_t bandwidth )
{
 8001028:	b480      	push	{r7}
 800102a:	b085      	sub	sp, #20
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8001030:	2300      	movs	r3, #0
 8001032:	73fb      	strb	r3, [r7, #15]
 8001034:	e017      	b.n	8001066 <GetFskBandwidthRegValue+0x3e>
    {
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 8001036:	7bfb      	ldrb	r3, [r7, #15]
 8001038:	4a10      	ldr	r2, [pc, #64]	; (800107c <GetFskBandwidthRegValue+0x54>)
 800103a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800103e:	687a      	ldr	r2, [r7, #4]
 8001040:	429a      	cmp	r2, r3
 8001042:	d30d      	bcc.n	8001060 <GetFskBandwidthRegValue+0x38>
 8001044:	7bfb      	ldrb	r3, [r7, #15]
 8001046:	3301      	adds	r3, #1
 8001048:	4a0c      	ldr	r2, [pc, #48]	; (800107c <GetFskBandwidthRegValue+0x54>)
 800104a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	429a      	cmp	r2, r3
 8001052:	d205      	bcs.n	8001060 <GetFskBandwidthRegValue+0x38>
        {
            return FskBandwidths[i].RegValue;
 8001054:	7bfb      	ldrb	r3, [r7, #15]
 8001056:	4a09      	ldr	r2, [pc, #36]	; (800107c <GetFskBandwidthRegValue+0x54>)
 8001058:	00db      	lsls	r3, r3, #3
 800105a:	4413      	add	r3, r2
 800105c:	791b      	ldrb	r3, [r3, #4]
 800105e:	e006      	b.n	800106e <GetFskBandwidthRegValue+0x46>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8001060:	7bfb      	ldrb	r3, [r7, #15]
 8001062:	3301      	adds	r3, #1
 8001064:	73fb      	strb	r3, [r7, #15]
 8001066:	7bfb      	ldrb	r3, [r7, #15]
 8001068:	2b14      	cmp	r3, #20
 800106a:	d9e4      	bls.n	8001036 <GetFskBandwidthRegValue+0xe>
        }
    }
    // ERROR: Value not found
    while( 1 );
 800106c:	e7fe      	b.n	800106c <GetFskBandwidthRegValue+0x44>
}
 800106e:	4618      	mov	r0, r3
 8001070:	3714      	adds	r7, #20
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	08006c70 	.word	0x08006c70

08001080 <SX1272SetRxConfig>:
                         uint32_t bandwidthAfc, uint16_t preambleLen,
                         uint16_t symbTimeout, bool fixLen,
                         uint8_t payloadLen,
                         bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                         bool iqInverted, bool rxContinuous )
{
 8001080:	b5b0      	push	{r4, r5, r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	60b9      	str	r1, [r7, #8]
 8001088:	607a      	str	r2, [r7, #4]
 800108a:	461a      	mov	r2, r3
 800108c:	4603      	mov	r3, r0
 800108e:	73fb      	strb	r3, [r7, #15]
 8001090:	4613      	mov	r3, r2
 8001092:	73bb      	strb	r3, [r7, #14]
    SX1272SetModem( modem );
 8001094:	7bfb      	ldrb	r3, [r7, #15]
 8001096:	4618      	mov	r0, r3
 8001098:	f001 f884 	bl	80021a4 <SX1272SetModem>

    switch( modem )
 800109c:	7bfb      	ldrb	r3, [r7, #15]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d003      	beq.n	80010aa <SX1272SetRxConfig+0x2a>
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	f000 80cf 	beq.w	8001246 <SX1272SetRxConfig+0x1c6>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
    }
}
 80010a8:	e1cb      	b.n	8001442 <SX1272SetRxConfig+0x3c2>
            SX1272.Settings.Fsk.Bandwidth = bandwidth;
 80010aa:	4a91      	ldr	r2, [pc, #580]	; (80012f0 <SX1272SetRxConfig+0x270>)
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	6153      	str	r3, [r2, #20]
            SX1272.Settings.Fsk.Datarate = datarate;
 80010b0:	4a8f      	ldr	r2, [pc, #572]	; (80012f0 <SX1272SetRxConfig+0x270>)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	61d3      	str	r3, [r2, #28]
            SX1272.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 80010b6:	4a8e      	ldr	r2, [pc, #568]	; (80012f0 <SX1272SetRxConfig+0x270>)
 80010b8:	6a3b      	ldr	r3, [r7, #32]
 80010ba:	6193      	str	r3, [r2, #24]
            SX1272.Settings.Fsk.FixLen = fixLen;
 80010bc:	4a8c      	ldr	r2, [pc, #560]	; (80012f0 <SX1272SetRxConfig+0x270>)
 80010be:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80010c2:	f882 3022 	strb.w	r3, [r2, #34]	; 0x22
            SX1272.Settings.Fsk.PayloadLen = payloadLen;
 80010c6:	4a8a      	ldr	r2, [pc, #552]	; (80012f0 <SX1272SetRxConfig+0x270>)
 80010c8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80010cc:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
            SX1272.Settings.Fsk.CrcOn = crcOn;
 80010d0:	4a87      	ldr	r2, [pc, #540]	; (80012f0 <SX1272SetRxConfig+0x270>)
 80010d2:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80010d6:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
            SX1272.Settings.Fsk.IqInverted = iqInverted;
 80010da:	4a85      	ldr	r2, [pc, #532]	; (80012f0 <SX1272SetRxConfig+0x270>)
 80010dc:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80010e0:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
            SX1272.Settings.Fsk.RxContinuous = rxContinuous;
 80010e4:	4a82      	ldr	r2, [pc, #520]	; (80012f0 <SX1272SetRxConfig+0x270>)
 80010e6:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80010ea:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
            SX1272.Settings.Fsk.PreambleLen = preambleLen;
 80010ee:	4a80      	ldr	r2, [pc, #512]	; (80012f0 <SX1272SetRxConfig+0x270>)
 80010f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80010f2:	8413      	strh	r3, [r2, #32]
            SX1272.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 80010f4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80010f6:	4618      	mov	r0, r3
 80010f8:	f7ff f9c0 	bl	800047c <__aeabi_i2d>
 80010fc:	4604      	mov	r4, r0
 80010fe:	460d      	mov	r5, r1
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f7ff f9ab 	bl	800045c <__aeabi_ui2d>
 8001106:	4602      	mov	r2, r0
 8001108:	460b      	mov	r3, r1
 800110a:	f04f 0000 	mov.w	r0, #0
 800110e:	4979      	ldr	r1, [pc, #484]	; (80012f4 <SX1272SetRxConfig+0x274>)
 8001110:	f7ff fb48 	bl	80007a4 <__aeabi_ddiv>
 8001114:	4602      	mov	r2, r0
 8001116:	460b      	mov	r3, r1
 8001118:	4610      	mov	r0, r2
 800111a:	4619      	mov	r1, r3
 800111c:	f04f 0200 	mov.w	r2, #0
 8001120:	4b75      	ldr	r3, [pc, #468]	; (80012f8 <SX1272SetRxConfig+0x278>)
 8001122:	f7ff fa15 	bl	8000550 <__aeabi_dmul>
 8001126:	4602      	mov	r2, r0
 8001128:	460b      	mov	r3, r1
 800112a:	4620      	mov	r0, r4
 800112c:	4629      	mov	r1, r5
 800112e:	f7ff fa0f 	bl	8000550 <__aeabi_dmul>
 8001132:	4603      	mov	r3, r0
 8001134:	460c      	mov	r4, r1
 8001136:	4618      	mov	r0, r3
 8001138:	4621      	mov	r1, r4
 800113a:	f04f 0200 	mov.w	r2, #0
 800113e:	4b6f      	ldr	r3, [pc, #444]	; (80012fc <SX1272SetRxConfig+0x27c>)
 8001140:	f7ff fa06 	bl	8000550 <__aeabi_dmul>
 8001144:	4603      	mov	r3, r0
 8001146:	460c      	mov	r4, r1
 8001148:	4618      	mov	r0, r3
 800114a:	4621      	mov	r1, r4
 800114c:	f7ff fc9a 	bl	8000a84 <__aeabi_d2uiz>
 8001150:	4602      	mov	r2, r0
 8001152:	4b67      	ldr	r3, [pc, #412]	; (80012f0 <SX1272SetRxConfig+0x270>)
 8001154:	62da      	str	r2, [r3, #44]	; 0x2c
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8001156:	6878      	ldr	r0, [r7, #4]
 8001158:	f7ff f980 	bl	800045c <__aeabi_ui2d>
 800115c:	4603      	mov	r3, r0
 800115e:	460c      	mov	r4, r1
 8001160:	461a      	mov	r2, r3
 8001162:	4623      	mov	r3, r4
 8001164:	a160      	add	r1, pc, #384	; (adr r1, 80012e8 <SX1272SetRxConfig+0x268>)
 8001166:	e9d1 0100 	ldrd	r0, r1, [r1]
 800116a:	f7ff fb1b 	bl	80007a4 <__aeabi_ddiv>
 800116e:	4603      	mov	r3, r0
 8001170:	460c      	mov	r4, r1
 8001172:	4618      	mov	r0, r3
 8001174:	4621      	mov	r1, r4
 8001176:	f7ff fc85 	bl	8000a84 <__aeabi_d2uiz>
 800117a:	4603      	mov	r3, r0
 800117c:	b29b      	uxth	r3, r3
 800117e:	607b      	str	r3, [r7, #4]
            SX1272Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	0a1b      	lsrs	r3, r3, #8
 8001184:	b2db      	uxtb	r3, r3
 8001186:	4619      	mov	r1, r3
 8001188:	2002      	movs	r0, #2
 800118a:	f001 f85f 	bl	800224c <SX1272Write>
            SX1272Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	b2db      	uxtb	r3, r3
 8001192:	4619      	mov	r1, r3
 8001194:	2003      	movs	r0, #3
 8001196:	f001 f859 	bl	800224c <SX1272Write>
            SX1272Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 800119a:	68b8      	ldr	r0, [r7, #8]
 800119c:	f7ff ff44 	bl	8001028 <GetFskBandwidthRegValue>
 80011a0:	4603      	mov	r3, r0
 80011a2:	4619      	mov	r1, r3
 80011a4:	2012      	movs	r0, #18
 80011a6:	f001 f851 	bl	800224c <SX1272Write>
            SX1272Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 80011aa:	6a38      	ldr	r0, [r7, #32]
 80011ac:	f7ff ff3c 	bl	8001028 <GetFskBandwidthRegValue>
 80011b0:	4603      	mov	r3, r0
 80011b2:	4619      	mov	r1, r3
 80011b4:	2013      	movs	r0, #19
 80011b6:	f001 f849 	bl	800224c <SX1272Write>
            SX1272Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 80011ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80011bc:	0a1b      	lsrs	r3, r3, #8
 80011be:	b29b      	uxth	r3, r3
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	4619      	mov	r1, r3
 80011c4:	2025      	movs	r0, #37	; 0x25
 80011c6:	f001 f841 	bl	800224c <SX1272Write>
            SX1272Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 80011ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	4619      	mov	r1, r3
 80011d0:	2026      	movs	r0, #38	; 0x26
 80011d2:	f001 f83b 	bl	800224c <SX1272Write>
            if( fixLen == 1 )
 80011d6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d006      	beq.n	80011ec <SX1272SetRxConfig+0x16c>
                SX1272Write( REG_PAYLOADLENGTH, payloadLen );
 80011de:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80011e2:	4619      	mov	r1, r3
 80011e4:	2032      	movs	r0, #50	; 0x32
 80011e6:	f001 f831 	bl	800224c <SX1272Write>
 80011ea:	e003      	b.n	80011f4 <SX1272SetRxConfig+0x174>
                SX1272Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 80011ec:	21ff      	movs	r1, #255	; 0xff
 80011ee:	2032      	movs	r0, #50	; 0x32
 80011f0:	f001 f82c 	bl	800224c <SX1272Write>
                         ( SX1272Read( REG_PACKETCONFIG1 ) &
 80011f4:	2030      	movs	r0, #48	; 0x30
 80011f6:	f001 f83b 	bl	8002270 <SX1272Read>
 80011fa:	4603      	mov	r3, r0
 80011fc:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_CRC_MASK &
 80011fe:	f003 036f 	and.w	r3, r3, #111	; 0x6f
 8001202:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8001204:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001208:	2a00      	cmp	r2, #0
 800120a:	d001      	beq.n	8001210 <SX1272SetRxConfig+0x190>
 800120c:	2200      	movs	r2, #0
 800120e:	e001      	b.n	8001214 <SX1272SetRxConfig+0x194>
 8001210:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 8001214:	4313      	orrs	r3, r2
 8001216:	b25a      	sxtb	r2, r3
                           ( crcOn << 4 ) );
 8001218:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800121c:	011b      	lsls	r3, r3, #4
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 800121e:	b25b      	sxtb	r3, r3
 8001220:	4313      	orrs	r3, r2
 8001222:	b25b      	sxtb	r3, r3
            SX1272Write( REG_PACKETCONFIG1,
 8001224:	b2db      	uxtb	r3, r3
 8001226:	4619      	mov	r1, r3
 8001228:	2030      	movs	r0, #48	; 0x30
 800122a:	f001 f80f 	bl	800224c <SX1272Write>
            SX1272Write( REG_PACKETCONFIG2, ( SX1272Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 800122e:	2031      	movs	r0, #49	; 0x31
 8001230:	f001 f81e 	bl	8002270 <SX1272Read>
 8001234:	4603      	mov	r3, r0
 8001236:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800123a:	b2db      	uxtb	r3, r3
 800123c:	4619      	mov	r1, r3
 800123e:	2031      	movs	r0, #49	; 0x31
 8001240:	f001 f804 	bl	800224c <SX1272Write>
        break;
 8001244:	e0fd      	b.n	8001442 <SX1272SetRxConfig+0x3c2>
            SX1272.Settings.LoRa.Bandwidth = bandwidth;
 8001246:	4a2a      	ldr	r2, [pc, #168]	; (80012f0 <SX1272SetRxConfig+0x270>)
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	6453      	str	r3, [r2, #68]	; 0x44
            SX1272.Settings.LoRa.Datarate = datarate;
 800124c:	4a28      	ldr	r2, [pc, #160]	; (80012f0 <SX1272SetRxConfig+0x270>)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6493      	str	r3, [r2, #72]	; 0x48
            SX1272.Settings.LoRa.Coderate = coderate;
 8001252:	4a27      	ldr	r2, [pc, #156]	; (80012f0 <SX1272SetRxConfig+0x270>)
 8001254:	7bbb      	ldrb	r3, [r7, #14]
 8001256:	f882 304d 	strb.w	r3, [r2, #77]	; 0x4d
            SX1272.Settings.LoRa.PreambleLen = preambleLen;
 800125a:	4a25      	ldr	r2, [pc, #148]	; (80012f0 <SX1272SetRxConfig+0x270>)
 800125c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800125e:	f8a2 304e 	strh.w	r3, [r2, #78]	; 0x4e
            SX1272.Settings.LoRa.FixLen = fixLen;
 8001262:	4a23      	ldr	r2, [pc, #140]	; (80012f0 <SX1272SetRxConfig+0x270>)
 8001264:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001268:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
            SX1272.Settings.LoRa.PayloadLen = payloadLen;
 800126c:	4a20      	ldr	r2, [pc, #128]	; (80012f0 <SX1272SetRxConfig+0x270>)
 800126e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001272:	f882 3051 	strb.w	r3, [r2, #81]	; 0x51
            SX1272.Settings.LoRa.CrcOn = crcOn;
 8001276:	4a1e      	ldr	r2, [pc, #120]	; (80012f0 <SX1272SetRxConfig+0x270>)
 8001278:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800127c:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            SX1272.Settings.LoRa.FreqHopOn = freqHopOn;
 8001280:	4a1b      	ldr	r2, [pc, #108]	; (80012f0 <SX1272SetRxConfig+0x270>)
 8001282:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001286:	f882 3053 	strb.w	r3, [r2, #83]	; 0x53
            SX1272.Settings.LoRa.HopPeriod = hopPeriod;
 800128a:	4a19      	ldr	r2, [pc, #100]	; (80012f0 <SX1272SetRxConfig+0x270>)
 800128c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001290:	f882 3054 	strb.w	r3, [r2, #84]	; 0x54
            SX1272.Settings.LoRa.IqInverted = iqInverted;
 8001294:	4a16      	ldr	r2, [pc, #88]	; (80012f0 <SX1272SetRxConfig+0x270>)
 8001296:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800129a:	f882 3055 	strb.w	r3, [r2, #85]	; 0x55
            SX1272.Settings.LoRa.RxContinuous = rxContinuous;
 800129e:	4a14      	ldr	r2, [pc, #80]	; (80012f0 <SX1272SetRxConfig+0x270>)
 80012a0:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80012a4:	f882 3056 	strb.w	r3, [r2, #86]	; 0x56
            if( datarate > 12 )
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2b0c      	cmp	r3, #12
 80012ac:	d902      	bls.n	80012b4 <SX1272SetRxConfig+0x234>
                datarate = 12;
 80012ae:	230c      	movs	r3, #12
 80012b0:	607b      	str	r3, [r7, #4]
 80012b2:	e004      	b.n	80012be <SX1272SetRxConfig+0x23e>
            else if( datarate < 6 )
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2b05      	cmp	r3, #5
 80012b8:	d801      	bhi.n	80012be <SX1272SetRxConfig+0x23e>
                datarate = 6;
 80012ba:	2306      	movs	r3, #6
 80012bc:	607b      	str	r3, [r7, #4]
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d105      	bne.n	80012d0 <SX1272SetRxConfig+0x250>
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2b0b      	cmp	r3, #11
 80012c8:	d008      	beq.n	80012dc <SX1272SetRxConfig+0x25c>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2b0c      	cmp	r3, #12
 80012ce:	d005      	beq.n	80012dc <SX1272SetRxConfig+0x25c>
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d114      	bne.n	8001300 <SX1272SetRxConfig+0x280>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2b0c      	cmp	r3, #12
 80012da:	d111      	bne.n	8001300 <SX1272SetRxConfig+0x280>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x01;
 80012dc:	4b04      	ldr	r3, [pc, #16]	; (80012f0 <SX1272SetRxConfig+0x270>)
 80012de:	2201      	movs	r2, #1
 80012e0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 80012e4:	e010      	b.n	8001308 <SX1272SetRxConfig+0x288>
 80012e6:	bf00      	nop
 80012e8:	00000000 	.word	0x00000000
 80012ec:	417e8480 	.word	0x417e8480
 80012f0:	20000218 	.word	0x20000218
 80012f4:	3ff00000 	.word	0x3ff00000
 80012f8:	40200000 	.word	0x40200000
 80012fc:	408f4000 	.word	0x408f4000
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x00;
 8001300:	4b52      	ldr	r3, [pc, #328]	; (800144c <SX1272SetRxConfig+0x3cc>)
 8001302:	2200      	movs	r2, #0
 8001304:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
                         ( SX1272Read( REG_LR_MODEMCONFIG1 ) &
 8001308:	201d      	movs	r0, #29
 800130a:	f000 ffb1 	bl	8002270 <SX1272Read>
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	b2db      	uxtb	r3, r3
 8001312:	019b      	lsls	r3, r3, #6
 8001314:	b2da      	uxtb	r2, r3
 8001316:	7bbb      	ldrb	r3, [r7, #14]
 8001318:	00db      	lsls	r3, r3, #3
 800131a:	b2db      	uxtb	r3, r3
 800131c:	4313      	orrs	r3, r2
 800131e:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8001320:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	b2db      	uxtb	r3, r3
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 8001328:	4313      	orrs	r3, r2
 800132a:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 800132c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001330:	005b      	lsls	r3, r3, #1
 8001332:	b2db      	uxtb	r3, r3
 8001334:	4313      	orrs	r3, r2
 8001336:	b2db      	uxtb	r3, r3
                           SX1272.Settings.LoRa.LowDatarateOptimize );
 8001338:	4a44      	ldr	r2, [pc, #272]	; (800144c <SX1272SetRxConfig+0x3cc>)
 800133a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 800133e:	4313      	orrs	r3, r2
 8001340:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG1,
 8001342:	4619      	mov	r1, r3
 8001344:	201d      	movs	r0, #29
 8001346:	f000 ff81 	bl	800224c <SX1272Write>
                         ( SX1272Read( REG_LR_MODEMCONFIG2 ) &
 800134a:	201e      	movs	r0, #30
 800134c:	f000 ff90 	bl	8002270 <SX1272Read>
 8001350:	4603      	mov	r3, r0
                           RFLR_MODEMCONFIG2_SF_MASK &
 8001352:	f003 030c 	and.w	r3, r3, #12
 8001356:	b2da      	uxtb	r2, r3
                           ( datarate << 4 ) |
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	b2db      	uxtb	r3, r3
 800135c:	011b      	lsls	r3, r3, #4
 800135e:	b2db      	uxtb	r3, r3
                           RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) |
 8001360:	4313      	orrs	r3, r2
 8001362:	b2da      	uxtb	r2, r3
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 8001364:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001366:	0a1b      	lsrs	r3, r3, #8
 8001368:	b29b      	uxth	r3, r3
 800136a:	b2db      	uxtb	r3, r3
 800136c:	f003 0303 	and.w	r3, r3, #3
 8001370:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG2,
 8001372:	4313      	orrs	r3, r2
 8001374:	b2db      	uxtb	r3, r3
 8001376:	4619      	mov	r1, r3
 8001378:	201e      	movs	r0, #30
 800137a:	f000 ff67 	bl	800224c <SX1272Write>
            SX1272Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 800137e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001380:	b2db      	uxtb	r3, r3
 8001382:	4619      	mov	r1, r3
 8001384:	201f      	movs	r0, #31
 8001386:	f000 ff61 	bl	800224c <SX1272Write>
            SX1272Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 800138a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800138c:	0a1b      	lsrs	r3, r3, #8
 800138e:	b29b      	uxth	r3, r3
 8001390:	b2db      	uxtb	r3, r3
 8001392:	4619      	mov	r1, r3
 8001394:	2020      	movs	r0, #32
 8001396:	f000 ff59 	bl	800224c <SX1272Write>
            SX1272Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 800139a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800139c:	b2db      	uxtb	r3, r3
 800139e:	4619      	mov	r1, r3
 80013a0:	2021      	movs	r0, #33	; 0x21
 80013a2:	f000 ff53 	bl	800224c <SX1272Write>
            if( fixLen == 1 )
 80013a6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d005      	beq.n	80013ba <SX1272SetRxConfig+0x33a>
                SX1272Write( REG_LR_PAYLOADLENGTH, payloadLen );
 80013ae:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80013b2:	4619      	mov	r1, r3
 80013b4:	2022      	movs	r0, #34	; 0x22
 80013b6:	f000 ff49 	bl	800224c <SX1272Write>
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 80013ba:	4b24      	ldr	r3, [pc, #144]	; (800144c <SX1272SetRxConfig+0x3cc>)
 80013bc:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d011      	beq.n	80013e8 <SX1272SetRxConfig+0x368>
                SX1272Write( REG_LR_PLLHOP, ( SX1272Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 80013c4:	204b      	movs	r0, #75	; 0x4b
 80013c6:	f000 ff53 	bl	8002270 <SX1272Read>
 80013ca:	4603      	mov	r3, r0
 80013cc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	4619      	mov	r1, r3
 80013d4:	204b      	movs	r0, #75	; 0x4b
 80013d6:	f000 ff39 	bl	800224c <SX1272Write>
                SX1272Write( REG_LR_HOPPERIOD, SX1272.Settings.LoRa.HopPeriod );
 80013da:	4b1c      	ldr	r3, [pc, #112]	; (800144c <SX1272SetRxConfig+0x3cc>)
 80013dc:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80013e0:	4619      	mov	r1, r3
 80013e2:	2024      	movs	r0, #36	; 0x24
 80013e4:	f000 ff32 	bl	800224c <SX1272Write>
            if( datarate == 6 )
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2b06      	cmp	r3, #6
 80013ec:	d114      	bne.n	8001418 <SX1272SetRxConfig+0x398>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 80013ee:	2031      	movs	r0, #49	; 0x31
 80013f0:	f000 ff3e 	bl	8002270 <SX1272Read>
 80013f4:	4603      	mov	r3, r0
 80013f6:	b25b      	sxtb	r3, r3
 80013f8:	f023 0307 	bic.w	r3, r3, #7
 80013fc:	b25b      	sxtb	r3, r3
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 80013fe:	f043 0305 	orr.w	r3, r3, #5
 8001402:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 8001404:	b2db      	uxtb	r3, r3
 8001406:	4619      	mov	r1, r3
 8001408:	2031      	movs	r0, #49	; 0x31
 800140a:	f000 ff1f 	bl	800224c <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 800140e:	210c      	movs	r1, #12
 8001410:	2037      	movs	r0, #55	; 0x37
 8001412:	f000 ff1b 	bl	800224c <SX1272Write>
        break;
 8001416:	e013      	b.n	8001440 <SX1272SetRxConfig+0x3c0>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8001418:	2031      	movs	r0, #49	; 0x31
 800141a:	f000 ff29 	bl	8002270 <SX1272Read>
 800141e:	4603      	mov	r3, r0
 8001420:	b25b      	sxtb	r3, r3
 8001422:	f023 0307 	bic.w	r3, r3, #7
 8001426:	b25b      	sxtb	r3, r3
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8001428:	f043 0303 	orr.w	r3, r3, #3
 800142c:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 800142e:	b2db      	uxtb	r3, r3
 8001430:	4619      	mov	r1, r3
 8001432:	2031      	movs	r0, #49	; 0x31
 8001434:	f000 ff0a 	bl	800224c <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8001438:	210a      	movs	r1, #10
 800143a:	2037      	movs	r0, #55	; 0x37
 800143c:	f000 ff06 	bl	800224c <SX1272Write>
        break;
 8001440:	bf00      	nop
}
 8001442:	bf00      	nop
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bdb0      	pop	{r4, r5, r7, pc}
 800144a:	bf00      	nop
 800144c:	20000218 	.word	0x20000218

08001450 <SX1272SetTxConfig>:
void SX1272SetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                        uint32_t bandwidth, uint32_t datarate,
                        uint8_t coderate, uint16_t preambleLen,
                        bool fixLen, bool crcOn, bool freqHopOn,
                        uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8001450:	b590      	push	{r4, r7, lr}
 8001452:	b085      	sub	sp, #20
 8001454:	af00      	add	r7, sp, #0
 8001456:	60ba      	str	r2, [r7, #8]
 8001458:	607b      	str	r3, [r7, #4]
 800145a:	4603      	mov	r3, r0
 800145c:	73fb      	strb	r3, [r7, #15]
 800145e:	460b      	mov	r3, r1
 8001460:	73bb      	strb	r3, [r7, #14]
    SX1272SetModem( modem );
 8001462:	7bfb      	ldrb	r3, [r7, #15]
 8001464:	4618      	mov	r0, r3
 8001466:	f000 fe9d 	bl	80021a4 <SX1272SetModem>

    LoRaBoardCallbacks->SX1272BoardSetRfTxPower( power );
 800146a:	4bb9      	ldr	r3, [pc, #740]	; (8001750 <SX1272SetTxConfig+0x300>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	68db      	ldr	r3, [r3, #12]
 8001470:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001474:	4610      	mov	r0, r2
 8001476:	4798      	blx	r3

    switch( modem )
 8001478:	7bfb      	ldrb	r3, [r7, #15]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d003      	beq.n	8001486 <SX1272SetTxConfig+0x36>
 800147e:	2b01      	cmp	r3, #1
 8001480:	f000 8099 	beq.w	80015b6 <SX1272SetTxConfig+0x166>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
    }
}
 8001484:	e17d      	b.n	8001782 <SX1272SetTxConfig+0x332>
            SX1272.Settings.Fsk.Power = power;
 8001486:	4ab3      	ldr	r2, [pc, #716]	; (8001754 <SX1272SetTxConfig+0x304>)
 8001488:	7bbb      	ldrb	r3, [r7, #14]
 800148a:	7313      	strb	r3, [r2, #12]
            SX1272.Settings.Fsk.Fdev = fdev;
 800148c:	4ab1      	ldr	r2, [pc, #708]	; (8001754 <SX1272SetTxConfig+0x304>)
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	6113      	str	r3, [r2, #16]
            SX1272.Settings.Fsk.Bandwidth = bandwidth;
 8001492:	4ab0      	ldr	r2, [pc, #704]	; (8001754 <SX1272SetTxConfig+0x304>)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6153      	str	r3, [r2, #20]
            SX1272.Settings.Fsk.Datarate = datarate;
 8001498:	4aae      	ldr	r2, [pc, #696]	; (8001754 <SX1272SetTxConfig+0x304>)
 800149a:	6a3b      	ldr	r3, [r7, #32]
 800149c:	61d3      	str	r3, [r2, #28]
            SX1272.Settings.Fsk.PreambleLen = preambleLen;
 800149e:	4aad      	ldr	r2, [pc, #692]	; (8001754 <SX1272SetTxConfig+0x304>)
 80014a0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80014a2:	8413      	strh	r3, [r2, #32]
            SX1272.Settings.Fsk.FixLen = fixLen;
 80014a4:	4aab      	ldr	r2, [pc, #684]	; (8001754 <SX1272SetTxConfig+0x304>)
 80014a6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80014aa:	f882 3022 	strb.w	r3, [r2, #34]	; 0x22
            SX1272.Settings.Fsk.CrcOn = crcOn;
 80014ae:	4aa9      	ldr	r2, [pc, #676]	; (8001754 <SX1272SetTxConfig+0x304>)
 80014b0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80014b4:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
            SX1272.Settings.Fsk.IqInverted = iqInverted;
 80014b8:	4aa6      	ldr	r2, [pc, #664]	; (8001754 <SX1272SetTxConfig+0x304>)
 80014ba:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80014be:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
            SX1272.Settings.Fsk.TxTimeout = timeout;
 80014c2:	4aa4      	ldr	r2, [pc, #656]	; (8001754 <SX1272SetTxConfig+0x304>)
 80014c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014c6:	6293      	str	r3, [r2, #40]	; 0x28
            fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
 80014c8:	68b8      	ldr	r0, [r7, #8]
 80014ca:	f7fe ffc7 	bl	800045c <__aeabi_ui2d>
 80014ce:	a39c      	add	r3, pc, #624	; (adr r3, 8001740 <SX1272SetTxConfig+0x2f0>)
 80014d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014d4:	f7ff f966 	bl	80007a4 <__aeabi_ddiv>
 80014d8:	4603      	mov	r3, r0
 80014da:	460c      	mov	r4, r1
 80014dc:	4618      	mov	r0, r3
 80014de:	4621      	mov	r1, r4
 80014e0:	f7ff fad0 	bl	8000a84 <__aeabi_d2uiz>
 80014e4:	4603      	mov	r3, r0
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	60bb      	str	r3, [r7, #8]
            SX1272Write( REG_FDEVMSB, ( uint8_t )( fdev >> 8 ) );
 80014ea:	68bb      	ldr	r3, [r7, #8]
 80014ec:	0a1b      	lsrs	r3, r3, #8
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	4619      	mov	r1, r3
 80014f2:	2004      	movs	r0, #4
 80014f4:	f000 feaa 	bl	800224c <SX1272Write>
            SX1272Write( REG_FDEVLSB, ( uint8_t )( fdev & 0xFF ) );
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	4619      	mov	r1, r3
 80014fe:	2005      	movs	r0, #5
 8001500:	f000 fea4 	bl	800224c <SX1272Write>
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8001504:	6a38      	ldr	r0, [r7, #32]
 8001506:	f7fe ffa9 	bl	800045c <__aeabi_ui2d>
 800150a:	4603      	mov	r3, r0
 800150c:	460c      	mov	r4, r1
 800150e:	461a      	mov	r2, r3
 8001510:	4623      	mov	r3, r4
 8001512:	a18d      	add	r1, pc, #564	; (adr r1, 8001748 <SX1272SetTxConfig+0x2f8>)
 8001514:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001518:	f7ff f944 	bl	80007a4 <__aeabi_ddiv>
 800151c:	4603      	mov	r3, r0
 800151e:	460c      	mov	r4, r1
 8001520:	4618      	mov	r0, r3
 8001522:	4621      	mov	r1, r4
 8001524:	f7ff faae 	bl	8000a84 <__aeabi_d2uiz>
 8001528:	4603      	mov	r3, r0
 800152a:	b29b      	uxth	r3, r3
 800152c:	623b      	str	r3, [r7, #32]
            SX1272Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 800152e:	6a3b      	ldr	r3, [r7, #32]
 8001530:	0a1b      	lsrs	r3, r3, #8
 8001532:	b2db      	uxtb	r3, r3
 8001534:	4619      	mov	r1, r3
 8001536:	2002      	movs	r0, #2
 8001538:	f000 fe88 	bl	800224c <SX1272Write>
            SX1272Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 800153c:	6a3b      	ldr	r3, [r7, #32]
 800153e:	b2db      	uxtb	r3, r3
 8001540:	4619      	mov	r1, r3
 8001542:	2003      	movs	r0, #3
 8001544:	f000 fe82 	bl	800224c <SX1272Write>
            SX1272Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8001548:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800154a:	0a1b      	lsrs	r3, r3, #8
 800154c:	b29b      	uxth	r3, r3
 800154e:	b2db      	uxtb	r3, r3
 8001550:	4619      	mov	r1, r3
 8001552:	2025      	movs	r0, #37	; 0x25
 8001554:	f000 fe7a 	bl	800224c <SX1272Write>
            SX1272Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 8001558:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800155a:	b2db      	uxtb	r3, r3
 800155c:	4619      	mov	r1, r3
 800155e:	2026      	movs	r0, #38	; 0x26
 8001560:	f000 fe74 	bl	800224c <SX1272Write>
                         ( SX1272Read( REG_PACKETCONFIG1 ) &
 8001564:	2030      	movs	r0, #48	; 0x30
 8001566:	f000 fe83 	bl	8002270 <SX1272Read>
 800156a:	4603      	mov	r3, r0
 800156c:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_CRC_MASK &
 800156e:	f003 036f 	and.w	r3, r3, #111	; 0x6f
 8001572:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8001574:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001578:	2a00      	cmp	r2, #0
 800157a:	d001      	beq.n	8001580 <SX1272SetTxConfig+0x130>
 800157c:	2200      	movs	r2, #0
 800157e:	e001      	b.n	8001584 <SX1272SetTxConfig+0x134>
 8001580:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 8001584:	4313      	orrs	r3, r2
 8001586:	b25a      	sxtb	r2, r3
                           ( crcOn << 4 ) );
 8001588:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800158c:	011b      	lsls	r3, r3, #4
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 800158e:	b25b      	sxtb	r3, r3
 8001590:	4313      	orrs	r3, r2
 8001592:	b25b      	sxtb	r3, r3
            SX1272Write( REG_PACKETCONFIG1,
 8001594:	b2db      	uxtb	r3, r3
 8001596:	4619      	mov	r1, r3
 8001598:	2030      	movs	r0, #48	; 0x30
 800159a:	f000 fe57 	bl	800224c <SX1272Write>
            SX1272Write( REG_PACKETCONFIG2, ( SX1272Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 800159e:	2031      	movs	r0, #49	; 0x31
 80015a0:	f000 fe66 	bl	8002270 <SX1272Read>
 80015a4:	4603      	mov	r3, r0
 80015a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	4619      	mov	r1, r3
 80015ae:	2031      	movs	r0, #49	; 0x31
 80015b0:	f000 fe4c 	bl	800224c <SX1272Write>
        break;
 80015b4:	e0e5      	b.n	8001782 <SX1272SetTxConfig+0x332>
            SX1272.Settings.LoRa.Power = power;
 80015b6:	4a67      	ldr	r2, [pc, #412]	; (8001754 <SX1272SetTxConfig+0x304>)
 80015b8:	7bbb      	ldrb	r3, [r7, #14]
 80015ba:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
            SX1272.Settings.LoRa.Bandwidth = bandwidth;
 80015be:	4a65      	ldr	r2, [pc, #404]	; (8001754 <SX1272SetTxConfig+0x304>)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6453      	str	r3, [r2, #68]	; 0x44
            SX1272.Settings.LoRa.Datarate = datarate;
 80015c4:	4a63      	ldr	r2, [pc, #396]	; (8001754 <SX1272SetTxConfig+0x304>)
 80015c6:	6a3b      	ldr	r3, [r7, #32]
 80015c8:	6493      	str	r3, [r2, #72]	; 0x48
            SX1272.Settings.LoRa.Coderate = coderate;
 80015ca:	4a62      	ldr	r2, [pc, #392]	; (8001754 <SX1272SetTxConfig+0x304>)
 80015cc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80015d0:	f882 304d 	strb.w	r3, [r2, #77]	; 0x4d
            SX1272.Settings.LoRa.PreambleLen = preambleLen;
 80015d4:	4a5f      	ldr	r2, [pc, #380]	; (8001754 <SX1272SetTxConfig+0x304>)
 80015d6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80015d8:	f8a2 304e 	strh.w	r3, [r2, #78]	; 0x4e
            SX1272.Settings.LoRa.FixLen = fixLen;
 80015dc:	4a5d      	ldr	r2, [pc, #372]	; (8001754 <SX1272SetTxConfig+0x304>)
 80015de:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80015e2:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
            SX1272.Settings.LoRa.FreqHopOn = freqHopOn;
 80015e6:	4a5b      	ldr	r2, [pc, #364]	; (8001754 <SX1272SetTxConfig+0x304>)
 80015e8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80015ec:	f882 3053 	strb.w	r3, [r2, #83]	; 0x53
            SX1272.Settings.LoRa.HopPeriod = hopPeriod;
 80015f0:	4a58      	ldr	r2, [pc, #352]	; (8001754 <SX1272SetTxConfig+0x304>)
 80015f2:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80015f6:	f882 3054 	strb.w	r3, [r2, #84]	; 0x54
            SX1272.Settings.LoRa.CrcOn = crcOn;
 80015fa:	4a56      	ldr	r2, [pc, #344]	; (8001754 <SX1272SetTxConfig+0x304>)
 80015fc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001600:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            SX1272.Settings.LoRa.IqInverted = iqInverted;
 8001604:	4a53      	ldr	r2, [pc, #332]	; (8001754 <SX1272SetTxConfig+0x304>)
 8001606:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800160a:	f882 3055 	strb.w	r3, [r2, #85]	; 0x55
            SX1272.Settings.LoRa.TxTimeout = timeout;
 800160e:	4a51      	ldr	r2, [pc, #324]	; (8001754 <SX1272SetTxConfig+0x304>)
 8001610:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001612:	6593      	str	r3, [r2, #88]	; 0x58
            if( datarate > 12 )
 8001614:	6a3b      	ldr	r3, [r7, #32]
 8001616:	2b0c      	cmp	r3, #12
 8001618:	d902      	bls.n	8001620 <SX1272SetTxConfig+0x1d0>
                datarate = 12;
 800161a:	230c      	movs	r3, #12
 800161c:	623b      	str	r3, [r7, #32]
 800161e:	e004      	b.n	800162a <SX1272SetTxConfig+0x1da>
            else if( datarate < 6 )
 8001620:	6a3b      	ldr	r3, [r7, #32]
 8001622:	2b05      	cmp	r3, #5
 8001624:	d801      	bhi.n	800162a <SX1272SetTxConfig+0x1da>
                datarate = 6;
 8001626:	2306      	movs	r3, #6
 8001628:	623b      	str	r3, [r7, #32]
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d105      	bne.n	800163c <SX1272SetTxConfig+0x1ec>
 8001630:	6a3b      	ldr	r3, [r7, #32]
 8001632:	2b0b      	cmp	r3, #11
 8001634:	d008      	beq.n	8001648 <SX1272SetTxConfig+0x1f8>
 8001636:	6a3b      	ldr	r3, [r7, #32]
 8001638:	2b0c      	cmp	r3, #12
 800163a:	d005      	beq.n	8001648 <SX1272SetTxConfig+0x1f8>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2b01      	cmp	r3, #1
 8001640:	d107      	bne.n	8001652 <SX1272SetTxConfig+0x202>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8001642:	6a3b      	ldr	r3, [r7, #32]
 8001644:	2b0c      	cmp	r3, #12
 8001646:	d104      	bne.n	8001652 <SX1272SetTxConfig+0x202>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x01;
 8001648:	4b42      	ldr	r3, [pc, #264]	; (8001754 <SX1272SetTxConfig+0x304>)
 800164a:	2201      	movs	r2, #1
 800164c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8001650:	e003      	b.n	800165a <SX1272SetTxConfig+0x20a>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x00;
 8001652:	4b40      	ldr	r3, [pc, #256]	; (8001754 <SX1272SetTxConfig+0x304>)
 8001654:	2200      	movs	r2, #0
 8001656:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 800165a:	4b3e      	ldr	r3, [pc, #248]	; (8001754 <SX1272SetTxConfig+0x304>)
 800165c:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8001660:	2b00      	cmp	r3, #0
 8001662:	d011      	beq.n	8001688 <SX1272SetTxConfig+0x238>
                SX1272Write( REG_LR_PLLHOP, ( SX1272Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8001664:	204b      	movs	r0, #75	; 0x4b
 8001666:	f000 fe03 	bl	8002270 <SX1272Read>
 800166a:	4603      	mov	r3, r0
 800166c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001670:	b2db      	uxtb	r3, r3
 8001672:	4619      	mov	r1, r3
 8001674:	204b      	movs	r0, #75	; 0x4b
 8001676:	f000 fde9 	bl	800224c <SX1272Write>
                SX1272Write( REG_LR_HOPPERIOD, SX1272.Settings.LoRa.HopPeriod );
 800167a:	4b36      	ldr	r3, [pc, #216]	; (8001754 <SX1272SetTxConfig+0x304>)
 800167c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001680:	4619      	mov	r1, r3
 8001682:	2024      	movs	r0, #36	; 0x24
 8001684:	f000 fde2 	bl	800224c <SX1272Write>
                         ( SX1272Read( REG_LR_MODEMCONFIG1 ) &
 8001688:	201d      	movs	r0, #29
 800168a:	f000 fdf1 	bl	8002270 <SX1272Read>
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	b2db      	uxtb	r3, r3
 8001692:	019b      	lsls	r3, r3, #6
 8001694:	b2da      	uxtb	r2, r3
 8001696:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800169a:	00db      	lsls	r3, r3, #3
 800169c:	b2db      	uxtb	r3, r3
 800169e:	4313      	orrs	r3, r2
 80016a0:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 80016a2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	b2db      	uxtb	r3, r3
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 80016aa:	4313      	orrs	r3, r2
 80016ac:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 80016ae:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	4313      	orrs	r3, r2
 80016b8:	b2db      	uxtb	r3, r3
                           SX1272.Settings.LoRa.LowDatarateOptimize );
 80016ba:	4a26      	ldr	r2, [pc, #152]	; (8001754 <SX1272SetTxConfig+0x304>)
 80016bc:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 80016c0:	4313      	orrs	r3, r2
 80016c2:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG1,
 80016c4:	4619      	mov	r1, r3
 80016c6:	201d      	movs	r0, #29
 80016c8:	f000 fdc0 	bl	800224c <SX1272Write>
                        ( SX1272Read( REG_LR_MODEMCONFIG2 ) &
 80016cc:	201e      	movs	r0, #30
 80016ce:	f000 fdcf 	bl	8002270 <SX1272Read>
 80016d2:	4603      	mov	r3, r0
 80016d4:	f003 030f 	and.w	r3, r3, #15
 80016d8:	b2da      	uxtb	r2, r3
                          ( datarate << 4 ) );
 80016da:	6a3b      	ldr	r3, [r7, #32]
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	011b      	lsls	r3, r3, #4
 80016e0:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG2,
 80016e2:	4313      	orrs	r3, r2
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	4619      	mov	r1, r3
 80016e8:	201e      	movs	r0, #30
 80016ea:	f000 fdaf 	bl	800224c <SX1272Write>
            SX1272Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 80016ee:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80016f0:	0a1b      	lsrs	r3, r3, #8
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	4619      	mov	r1, r3
 80016f8:	2020      	movs	r0, #32
 80016fa:	f000 fda7 	bl	800224c <SX1272Write>
            SX1272Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 80016fe:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001700:	b2db      	uxtb	r3, r3
 8001702:	4619      	mov	r1, r3
 8001704:	2021      	movs	r0, #33	; 0x21
 8001706:	f000 fda1 	bl	800224c <SX1272Write>
            if( datarate == 6 )
 800170a:	6a3b      	ldr	r3, [r7, #32]
 800170c:	2b06      	cmp	r3, #6
 800170e:	d123      	bne.n	8001758 <SX1272SetTxConfig+0x308>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8001710:	2031      	movs	r0, #49	; 0x31
 8001712:	f000 fdad 	bl	8002270 <SX1272Read>
 8001716:	4603      	mov	r3, r0
 8001718:	b25b      	sxtb	r3, r3
 800171a:	f023 0307 	bic.w	r3, r3, #7
 800171e:	b25b      	sxtb	r3, r3
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8001720:	f043 0305 	orr.w	r3, r3, #5
 8001724:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 8001726:	b2db      	uxtb	r3, r3
 8001728:	4619      	mov	r1, r3
 800172a:	2031      	movs	r0, #49	; 0x31
 800172c:	f000 fd8e 	bl	800224c <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8001730:	210c      	movs	r1, #12
 8001732:	2037      	movs	r0, #55	; 0x37
 8001734:	f000 fd8a 	bl	800224c <SX1272Write>
        break;
 8001738:	e022      	b.n	8001780 <SX1272SetTxConfig+0x330>
 800173a:	bf00      	nop
 800173c:	f3af 8000 	nop.w
 8001740:	00000000 	.word	0x00000000
 8001744:	404e8480 	.word	0x404e8480
 8001748:	00000000 	.word	0x00000000
 800174c:	417e8480 	.word	0x417e8480
 8001750:	20000160 	.word	0x20000160
 8001754:	20000218 	.word	0x20000218
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8001758:	2031      	movs	r0, #49	; 0x31
 800175a:	f000 fd89 	bl	8002270 <SX1272Read>
 800175e:	4603      	mov	r3, r0
 8001760:	b25b      	sxtb	r3, r3
 8001762:	f023 0307 	bic.w	r3, r3, #7
 8001766:	b25b      	sxtb	r3, r3
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8001768:	f043 0303 	orr.w	r3, r3, #3
 800176c:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 800176e:	b2db      	uxtb	r3, r3
 8001770:	4619      	mov	r1, r3
 8001772:	2031      	movs	r0, #49	; 0x31
 8001774:	f000 fd6a 	bl	800224c <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8001778:	210a      	movs	r1, #10
 800177a:	2037      	movs	r0, #55	; 0x37
 800177c:	f000 fd66 	bl	800224c <SX1272Write>
        break;
 8001780:	bf00      	nop
}
 8001782:	bf00      	nop
 8001784:	3714      	adds	r7, #20
 8001786:	46bd      	mov	sp, r7
 8001788:	bd90      	pop	{r4, r7, pc}
 800178a:	bf00      	nop
 800178c:	0000      	movs	r0, r0
	...

08001790 <SX1272GetTimeOnAir>:

uint32_t SX1272GetTimeOnAir( RadioModems_t modem, uint8_t pktLen )
{
 8001790:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001792:	b095      	sub	sp, #84	; 0x54
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	460a      	mov	r2, r1
 800179a:	71fb      	strb	r3, [r7, #7]
 800179c:	4613      	mov	r3, r2
 800179e:	71bb      	strb	r3, [r7, #6]
    uint32_t airTime = 0;
 80017a0:	2300      	movs	r3, #0
 80017a2:	64fb      	str	r3, [r7, #76]	; 0x4c

    switch( modem )
 80017a4:	79fb      	ldrb	r3, [r7, #7]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d003      	beq.n	80017b2 <SX1272GetTimeOnAir+0x22>
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	f000 8092 	beq.w	80018d4 <SX1272GetTimeOnAir+0x144>
 80017b0:	e1a0      	b.n	8001af4 <SX1272GetTimeOnAir+0x364>
    {
    case MODEM_FSK:
        {
            airTime = (uint32_t) round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 80017b2:	4bad      	ldr	r3, [pc, #692]	; (8001a68 <SX1272GetTimeOnAir+0x2d8>)
 80017b4:	8c1b      	ldrh	r3, [r3, #32]
 80017b6:	461c      	mov	r4, r3
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80017b8:	2027      	movs	r0, #39	; 0x27
 80017ba:	f000 fd59 	bl	8002270 <SX1272Read>
 80017be:	4603      	mov	r3, r0
 80017c0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80017c4:	3301      	adds	r3, #1
            airTime = (uint32_t) round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 80017c6:	4423      	add	r3, r4
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7fe fe57 	bl	800047c <__aeabi_i2d>
 80017ce:	4604      	mov	r4, r0
 80017d0:	460d      	mov	r5, r1
                                     ( ( SX1272.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 80017d2:	4ba5      	ldr	r3, [pc, #660]	; (8001a68 <SX1272GetTimeOnAir+0x2d8>)
 80017d4:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d004      	beq.n	80017e6 <SX1272GetTimeOnAir+0x56>
 80017dc:	f04f 0000 	mov.w	r0, #0
 80017e0:	f04f 0100 	mov.w	r1, #0
 80017e4:	e002      	b.n	80017ec <SX1272GetTimeOnAir+0x5c>
 80017e6:	f04f 0000 	mov.w	r0, #0
 80017ea:	49a0      	ldr	r1, [pc, #640]	; (8001a6c <SX1272GetTimeOnAir+0x2dc>)
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80017ec:	4622      	mov	r2, r4
 80017ee:	462b      	mov	r3, r5
 80017f0:	f7fe fcf8 	bl	80001e4 <__adddf3>
 80017f4:	4603      	mov	r3, r0
 80017f6:	460c      	mov	r4, r1
 80017f8:	4625      	mov	r5, r4
 80017fa:	461c      	mov	r4, r3
                                     ( ( ( SX1272Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 80017fc:	2030      	movs	r0, #48	; 0x30
 80017fe:	f000 fd37 	bl	8002270 <SX1272Read>
 8001802:	4603      	mov	r3, r0
 8001804:	f023 03f9 	bic.w	r3, r3, #249	; 0xf9
 8001808:	2b00      	cmp	r3, #0
 800180a:	d003      	beq.n	8001814 <SX1272GetTimeOnAir+0x84>
 800180c:	f04f 0000 	mov.w	r0, #0
 8001810:	4996      	ldr	r1, [pc, #600]	; (8001a6c <SX1272GetTimeOnAir+0x2dc>)
 8001812:	e003      	b.n	800181c <SX1272GetTimeOnAir+0x8c>
 8001814:	f04f 0000 	mov.w	r0, #0
 8001818:	f04f 0100 	mov.w	r1, #0
                                     ( ( SX1272.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 800181c:	4622      	mov	r2, r4
 800181e:	462b      	mov	r3, r5
 8001820:	f7fe fce0 	bl	80001e4 <__adddf3>
 8001824:	4603      	mov	r3, r0
 8001826:	460c      	mov	r4, r1
 8001828:	4625      	mov	r5, r4
 800182a:	461c      	mov	r4, r3
                                     ( ( ( SX1272Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 800182c:	79bb      	ldrb	r3, [r7, #6]
 800182e:	4618      	mov	r0, r3
 8001830:	f7fe fe24 	bl	800047c <__aeabi_i2d>
 8001834:	4602      	mov	r2, r0
 8001836:	460b      	mov	r3, r1
 8001838:	4620      	mov	r0, r4
 800183a:	4629      	mov	r1, r5
 800183c:	f7fe fcd2 	bl	80001e4 <__adddf3>
 8001840:	4603      	mov	r3, r0
 8001842:	460c      	mov	r4, r1
 8001844:	4625      	mov	r5, r4
 8001846:	461c      	mov	r4, r3
                                     pktLen +
                                     ( ( SX1272.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8001848:	4b87      	ldr	r3, [pc, #540]	; (8001a68 <SX1272GetTimeOnAir+0x2d8>)
 800184a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800184e:	2b00      	cmp	r3, #0
 8001850:	d004      	beq.n	800185c <SX1272GetTimeOnAir+0xcc>
 8001852:	f04f 0000 	mov.w	r0, #0
 8001856:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800185a:	e003      	b.n	8001864 <SX1272GetTimeOnAir+0xd4>
 800185c:	f04f 0000 	mov.w	r0, #0
 8001860:	f04f 0100 	mov.w	r1, #0
                                     pktLen +
 8001864:	4622      	mov	r2, r4
 8001866:	462b      	mov	r3, r5
 8001868:	f7fe fcbc 	bl	80001e4 <__adddf3>
 800186c:	4603      	mov	r3, r0
 800186e:	460c      	mov	r4, r1
 8001870:	4618      	mov	r0, r3
 8001872:	4621      	mov	r1, r4
            airTime = (uint32_t) round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 8001874:	f04f 0200 	mov.w	r2, #0
 8001878:	4b7d      	ldr	r3, [pc, #500]	; (8001a70 <SX1272GetTimeOnAir+0x2e0>)
 800187a:	f7fe fe69 	bl	8000550 <__aeabi_dmul>
 800187e:	4603      	mov	r3, r0
 8001880:	460c      	mov	r4, r1
 8001882:	4625      	mov	r5, r4
 8001884:	461c      	mov	r4, r3
                                     SX1272.Settings.Fsk.Datarate ) * 1000 );
 8001886:	4b78      	ldr	r3, [pc, #480]	; (8001a68 <SX1272GetTimeOnAir+0x2d8>)
 8001888:	69db      	ldr	r3, [r3, #28]
                                     ( ( SX1272.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 800188a:	4618      	mov	r0, r3
 800188c:	f7fe fde6 	bl	800045c <__aeabi_ui2d>
 8001890:	4602      	mov	r2, r0
 8001892:	460b      	mov	r3, r1
 8001894:	4620      	mov	r0, r4
 8001896:	4629      	mov	r1, r5
 8001898:	f7fe ff84 	bl	80007a4 <__aeabi_ddiv>
 800189c:	4603      	mov	r3, r0
 800189e:	460c      	mov	r4, r1
 80018a0:	4618      	mov	r0, r3
 80018a2:	4621      	mov	r1, r4
            airTime = (uint32_t) round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 80018a4:	f04f 0200 	mov.w	r2, #0
 80018a8:	4b72      	ldr	r3, [pc, #456]	; (8001a74 <SX1272GetTimeOnAir+0x2e4>)
 80018aa:	f7fe fe51 	bl	8000550 <__aeabi_dmul>
 80018ae:	4603      	mov	r3, r0
 80018b0:	460c      	mov	r4, r1
 80018b2:	ec44 3b17 	vmov	d7, r3, r4
 80018b6:	eeb0 0a47 	vmov.f32	s0, s14
 80018ba:	eef0 0a67 	vmov.f32	s1, s15
 80018be:	f005 f957 	bl	8006b70 <round>
 80018c2:	ec54 3b10 	vmov	r3, r4, d0
 80018c6:	4618      	mov	r0, r3
 80018c8:	4621      	mov	r1, r4
 80018ca:	f7ff f8db 	bl	8000a84 <__aeabi_d2uiz>
 80018ce:	4603      	mov	r3, r0
 80018d0:	64fb      	str	r3, [r7, #76]	; 0x4c
        }
        break;
 80018d2:	e10f      	b.n	8001af4 <SX1272GetTimeOnAir+0x364>
    case MODEM_LORA:
        {
            double bw = 0.0;
 80018d4:	f04f 0300 	mov.w	r3, #0
 80018d8:	f04f 0400 	mov.w	r4, #0
 80018dc:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
            switch( SX1272.Settings.LoRa.Bandwidth )
 80018e0:	4b61      	ldr	r3, [pc, #388]	; (8001a68 <SX1272GetTimeOnAir+0x2d8>)
 80018e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d00a      	beq.n	80018fe <SX1272GetTimeOnAir+0x16e>
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d302      	bcc.n	80018f2 <SX1272GetTimeOnAir+0x162>
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d00c      	beq.n	800190a <SX1272GetTimeOnAir+0x17a>
 80018f0:	e011      	b.n	8001916 <SX1272GetTimeOnAir+0x186>
            {
            case 0: // 125 kHz
                bw = 125000;
 80018f2:	a457      	add	r4, pc, #348	; (adr r4, 8001a50 <SX1272GetTimeOnAir+0x2c0>)
 80018f4:	e9d4 3400 	ldrd	r3, r4, [r4]
 80018f8:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                break;
 80018fc:	e00b      	b.n	8001916 <SX1272GetTimeOnAir+0x186>
            case 1: // 250 kHz
                bw = 250000;
 80018fe:	a456      	add	r4, pc, #344	; (adr r4, 8001a58 <SX1272GetTimeOnAir+0x2c8>)
 8001900:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001904:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                break;
 8001908:	e005      	b.n	8001916 <SX1272GetTimeOnAir+0x186>
            case 2: // 500 kHz
                bw = 500000;
 800190a:	a455      	add	r4, pc, #340	; (adr r4, 8001a60 <SX1272GetTimeOnAir+0x2d0>)
 800190c:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001910:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                break;
 8001914:	bf00      	nop
            }

            // Symbol rate : time for one symbol (secs)
            double rs = bw / ( 1 << SX1272.Settings.LoRa.Datarate );
 8001916:	4b54      	ldr	r3, [pc, #336]	; (8001a68 <SX1272GetTimeOnAir+0x2d8>)
 8001918:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800191a:	2201      	movs	r2, #1
 800191c:	fa02 f303 	lsl.w	r3, r2, r3
 8001920:	4618      	mov	r0, r3
 8001922:	f7fe fdab 	bl	800047c <__aeabi_i2d>
 8001926:	4603      	mov	r3, r0
 8001928:	460c      	mov	r4, r1
 800192a:	461a      	mov	r2, r3
 800192c:	4623      	mov	r3, r4
 800192e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001932:	f7fe ff37 	bl	80007a4 <__aeabi_ddiv>
 8001936:	4603      	mov	r3, r0
 8001938:	460c      	mov	r4, r1
 800193a:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
            double ts = 1 / rs;
 800193e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001942:	f04f 0000 	mov.w	r0, #0
 8001946:	4949      	ldr	r1, [pc, #292]	; (8001a6c <SX1272GetTimeOnAir+0x2dc>)
 8001948:	f7fe ff2c 	bl	80007a4 <__aeabi_ddiv>
 800194c:	4603      	mov	r3, r0
 800194e:	460c      	mov	r4, r1
 8001950:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
            // time of preamble
            double tPreamble = ( SX1272.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 8001954:	4b44      	ldr	r3, [pc, #272]	; (8001a68 <SX1272GetTimeOnAir+0x2d8>)
 8001956:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 800195a:	4618      	mov	r0, r3
 800195c:	f7fe fd8e 	bl	800047c <__aeabi_i2d>
 8001960:	f04f 0200 	mov.w	r2, #0
 8001964:	4b44      	ldr	r3, [pc, #272]	; (8001a78 <SX1272GetTimeOnAir+0x2e8>)
 8001966:	f7fe fc3d 	bl	80001e4 <__adddf3>
 800196a:	4603      	mov	r3, r0
 800196c:	460c      	mov	r4, r1
 800196e:	461a      	mov	r2, r3
 8001970:	4623      	mov	r3, r4
 8001972:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001976:	f7fe fdeb 	bl	8000550 <__aeabi_dmul>
 800197a:	4603      	mov	r3, r0
 800197c:	460c      	mov	r4, r1
 800197e:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
            // Symbol length of payload and time
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 8001982:	79bb      	ldrb	r3, [r7, #6]
 8001984:	00db      	lsls	r3, r3, #3
 8001986:	461a      	mov	r2, r3
 8001988:	4b37      	ldr	r3, [pc, #220]	; (8001a68 <SX1272GetTimeOnAir+0x2d8>)
 800198a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	1ad3      	subs	r3, r2, r3
                                 28 + 16 * SX1272.Settings.LoRa.CrcOn -
 8001990:	4a35      	ldr	r2, [pc, #212]	; (8001a68 <SX1272GetTimeOnAir+0x2d8>)
 8001992:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8001996:	0112      	lsls	r2, r2, #4
 8001998:	441a      	add	r2, r3
                                 ( SX1272.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 800199a:	4b33      	ldr	r3, [pc, #204]	; (8001a68 <SX1272GetTimeOnAir+0x2d8>)
 800199c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <SX1272GetTimeOnAir+0x218>
 80019a4:	2314      	movs	r3, #20
 80019a6:	e000      	b.n	80019aa <SX1272GetTimeOnAir+0x21a>
 80019a8:	2300      	movs	r3, #0
                                 28 + 16 * SX1272.Settings.LoRa.CrcOn -
 80019aa:	1ad3      	subs	r3, r2, r3
 80019ac:	331c      	adds	r3, #28
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7fe fd54 	bl	800045c <__aeabi_ui2d>
 80019b4:	4604      	mov	r4, r0
 80019b6:	460d      	mov	r5, r1
                                 ( double )( 4 * ( SX1272.Settings.LoRa.Datarate -
 80019b8:	4b2b      	ldr	r3, [pc, #172]	; (8001a68 <SX1272GetTimeOnAir+0x2d8>)
 80019ba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
                                 ( ( SX1272.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 80019bc:	4b2a      	ldr	r3, [pc, #168]	; (8001a68 <SX1272GetTimeOnAir+0x2d8>)
 80019be:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <SX1272GetTimeOnAir+0x23a>
 80019c6:	2302      	movs	r3, #2
 80019c8:	e000      	b.n	80019cc <SX1272GetTimeOnAir+0x23c>
 80019ca:	2300      	movs	r3, #0
                                 ( double )( 4 * ( SX1272.Settings.LoRa.Datarate -
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7fe fd43 	bl	800045c <__aeabi_ui2d>
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 80019da:	4620      	mov	r0, r4
 80019dc:	4629      	mov	r1, r5
 80019de:	f7fe fee1 	bl	80007a4 <__aeabi_ddiv>
 80019e2:	4603      	mov	r3, r0
 80019e4:	460c      	mov	r4, r1
 80019e6:	ec44 3b17 	vmov	d7, r3, r4
 80019ea:	eeb0 0a47 	vmov.f32	s0, s14
 80019ee:	eef0 0a67 	vmov.f32	s1, s15
 80019f2:	f004 ffb9 	bl	8006968 <ceil>
 80019f6:	ec56 5b10 	vmov	r5, r6, d0
                                 ( SX1272.Settings.LoRa.Coderate + 4 );
 80019fa:	4b1b      	ldr	r3, [pc, #108]	; (8001a68 <SX1272GetTimeOnAir+0x2d8>)
 80019fc:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8001a00:	3304      	adds	r3, #4
                                 ( ( SX1272.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7fe fd3a 	bl	800047c <__aeabi_i2d>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	460c      	mov	r4, r1
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	4623      	mov	r3, r4
 8001a10:	4628      	mov	r0, r5
 8001a12:	4631      	mov	r1, r6
 8001a14:	f7fe fd9c 	bl	8000550 <__aeabi_dmul>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	460c      	mov	r4, r1
 8001a1c:	e9c7 3408 	strd	r3, r4, [r7, #32]
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 8001a20:	f04f 0200 	mov.w	r2, #0
 8001a24:	f04f 0300 	mov.w	r3, #0
 8001a28:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001a2c:	f7ff f820 	bl	8000a70 <__aeabi_dcmpgt>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d022      	beq.n	8001a7c <SX1272GetTimeOnAir+0x2ec>
 8001a36:	f04f 0200 	mov.w	r2, #0
 8001a3a:	4b0d      	ldr	r3, [pc, #52]	; (8001a70 <SX1272GetTimeOnAir+0x2e0>)
 8001a3c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001a40:	f7fe fbd0 	bl	80001e4 <__adddf3>
 8001a44:	4603      	mov	r3, r0
 8001a46:	460c      	mov	r4, r1
 8001a48:	e01b      	b.n	8001a82 <SX1272GetTimeOnAir+0x2f2>
 8001a4a:	bf00      	nop
 8001a4c:	f3af 8000 	nop.w
 8001a50:	00000000 	.word	0x00000000
 8001a54:	40fe8480 	.word	0x40fe8480
 8001a58:	00000000 	.word	0x00000000
 8001a5c:	410e8480 	.word	0x410e8480
 8001a60:	00000000 	.word	0x00000000
 8001a64:	411e8480 	.word	0x411e8480
 8001a68:	20000218 	.word	0x20000218
 8001a6c:	3ff00000 	.word	0x3ff00000
 8001a70:	40200000 	.word	0x40200000
 8001a74:	408f4000 	.word	0x408f4000
 8001a78:	40110000 	.word	0x40110000
 8001a7c:	f04f 0300 	mov.w	r3, #0
 8001a80:	4c21      	ldr	r4, [pc, #132]	; (8001b08 <SX1272GetTimeOnAir+0x378>)
 8001a82:	e9c7 3406 	strd	r3, r4, [r7, #24]
            double tPayload = nPayload * ts;
 8001a86:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001a8a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a8e:	f7fe fd5f 	bl	8000550 <__aeabi_dmul>
 8001a92:	4603      	mov	r3, r0
 8001a94:	460c      	mov	r4, r1
 8001a96:	e9c7 3404 	strd	r3, r4, [r7, #16]
            // Time on air
            double tOnAir = tPreamble + tPayload;
 8001a9a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a9e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001aa2:	f7fe fb9f 	bl	80001e4 <__adddf3>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	460c      	mov	r4, r1
 8001aaa:	e9c7 3402 	strd	r3, r4, [r7, #8]
            // return ms secs
            airTime = (uint32_t) floor( tOnAir * 1000 + 0.999 );
 8001aae:	f04f 0200 	mov.w	r2, #0
 8001ab2:	4b16      	ldr	r3, [pc, #88]	; (8001b0c <SX1272GetTimeOnAir+0x37c>)
 8001ab4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001ab8:	f7fe fd4a 	bl	8000550 <__aeabi_dmul>
 8001abc:	4603      	mov	r3, r0
 8001abe:	460c      	mov	r4, r1
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	4621      	mov	r1, r4
 8001ac4:	a30e      	add	r3, pc, #56	; (adr r3, 8001b00 <SX1272GetTimeOnAir+0x370>)
 8001ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aca:	f7fe fb8b 	bl	80001e4 <__adddf3>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	460c      	mov	r4, r1
 8001ad2:	ec44 3b17 	vmov	d7, r3, r4
 8001ad6:	eeb0 0a47 	vmov.f32	s0, s14
 8001ada:	eef0 0a67 	vmov.f32	s1, s15
 8001ade:	f004 ffc3 	bl	8006a68 <floor>
 8001ae2:	ec54 3b10 	vmov	r3, r4, d0
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	4621      	mov	r1, r4
 8001aea:	f7fe ffcb 	bl	8000a84 <__aeabi_d2uiz>
 8001aee:	4603      	mov	r3, r0
 8001af0:	64fb      	str	r3, [r7, #76]	; 0x4c
        }
        break;
 8001af2:	bf00      	nop
    }
    return airTime;
 8001af4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3754      	adds	r7, #84	; 0x54
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001afe:	bf00      	nop
 8001b00:	d916872b 	.word	0xd916872b
 8001b04:	3feff7ce 	.word	0x3feff7ce
 8001b08:	40200000 	.word	0x40200000
 8001b0c:	408f4000 	.word	0x408f4000

08001b10 <SX1272Send>:

void SX1272Send( uint8_t *buffer, uint8_t size )
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b084      	sub	sp, #16
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	460b      	mov	r3, r1
 8001b1a:	70fb      	strb	r3, [r7, #3]
    uint32_t txTimeout = 0;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	60fb      	str	r3, [r7, #12]

    switch( SX1272.Settings.Modem )
 8001b20:	4b51      	ldr	r3, [pc, #324]	; (8001c68 <SX1272Send+0x158>)
 8001b22:	795b      	ldrb	r3, [r3, #5]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d002      	beq.n	8001b2e <SX1272Send+0x1e>
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d045      	beq.n	8001bb8 <SX1272Send+0xa8>
 8001b2c:	e094      	b.n	8001c58 <SX1272Send+0x148>
    {
    case MODEM_FSK:
        {
            SX1272.Settings.FskPacketHandler.NbBytes = 0;
 8001b2e:	4b4e      	ldr	r3, [pc, #312]	; (8001c68 <SX1272Send+0x158>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	879a      	strh	r2, [r3, #60]	; 0x3c
            SX1272.Settings.FskPacketHandler.Size = size;
 8001b34:	78fb      	ldrb	r3, [r7, #3]
 8001b36:	b29a      	uxth	r2, r3
 8001b38:	4b4b      	ldr	r3, [pc, #300]	; (8001c68 <SX1272Send+0x158>)
 8001b3a:	875a      	strh	r2, [r3, #58]	; 0x3a

            if( SX1272.Settings.Fsk.FixLen == false )
 8001b3c:	4b4a      	ldr	r3, [pc, #296]	; (8001c68 <SX1272Send+0x158>)
 8001b3e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001b42:	f083 0301 	eor.w	r3, r3, #1
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d005      	beq.n	8001b58 <SX1272Send+0x48>
            {
                SX1272WriteFifo( ( uint8_t* )&size, 1 );
 8001b4c:	1cfb      	adds	r3, r7, #3
 8001b4e:	2101      	movs	r1, #1
 8001b50:	4618      	mov	r0, r3
 8001b52:	f000 fc05 	bl	8002360 <SX1272WriteFifo>
 8001b56:	e004      	b.n	8001b62 <SX1272Send+0x52>
            }
            else
            {
                SX1272Write( REG_PAYLOADLENGTH, size );
 8001b58:	78fb      	ldrb	r3, [r7, #3]
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	2032      	movs	r0, #50	; 0x32
 8001b5e:	f000 fb75 	bl	800224c <SX1272Write>
            }

            if( ( size > 0 ) && ( size <= 64 ) )
 8001b62:	78fb      	ldrb	r3, [r7, #3]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d007      	beq.n	8001b78 <SX1272Send+0x68>
 8001b68:	78fb      	ldrb	r3, [r7, #3]
 8001b6a:	2b40      	cmp	r3, #64	; 0x40
 8001b6c:	d804      	bhi.n	8001b78 <SX1272Send+0x68>
            {
                SX1272.Settings.FskPacketHandler.ChunkSize = size;
 8001b6e:	78fa      	ldrb	r2, [r7, #3]
 8001b70:	4b3d      	ldr	r3, [pc, #244]	; (8001c68 <SX1272Send+0x158>)
 8001b72:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001b76:	e00a      	b.n	8001b8e <SX1272Send+0x7e>
            }
            else
            {
                memcpy1( RxTxBuffer, buffer, size );
 8001b78:	78fb      	ldrb	r3, [r7, #3]
 8001b7a:	b29b      	uxth	r3, r3
 8001b7c:	461a      	mov	r2, r3
 8001b7e:	6879      	ldr	r1, [r7, #4]
 8001b80:	483a      	ldr	r0, [pc, #232]	; (8001c6c <SX1272Send+0x15c>)
 8001b82:	f001 fb71 	bl	8003268 <memcpy1>
                SX1272.Settings.FskPacketHandler.ChunkSize = 32;
 8001b86:	4b38      	ldr	r3, [pc, #224]	; (8001c68 <SX1272Send+0x158>)
 8001b88:	2220      	movs	r2, #32
 8001b8a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
            }

            // Write payload buffer
            SX1272WriteFifo( buffer, SX1272.Settings.FskPacketHandler.ChunkSize );
 8001b8e:	4b36      	ldr	r3, [pc, #216]	; (8001c68 <SX1272Send+0x158>)
 8001b90:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001b94:	4619      	mov	r1, r3
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f000 fbe2 	bl	8002360 <SX1272WriteFifo>
            SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.ChunkSize;
 8001b9c:	4b32      	ldr	r3, [pc, #200]	; (8001c68 <SX1272Send+0x158>)
 8001b9e:	8f9a      	ldrh	r2, [r3, #60]	; 0x3c
 8001ba0:	4b31      	ldr	r3, [pc, #196]	; (8001c68 <SX1272Send+0x158>)
 8001ba2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001ba6:	b29b      	uxth	r3, r3
 8001ba8:	4413      	add	r3, r2
 8001baa:	b29a      	uxth	r2, r3
 8001bac:	4b2e      	ldr	r3, [pc, #184]	; (8001c68 <SX1272Send+0x158>)
 8001bae:	879a      	strh	r2, [r3, #60]	; 0x3c
            txTimeout = SX1272.Settings.Fsk.TxTimeout;
 8001bb0:	4b2d      	ldr	r3, [pc, #180]	; (8001c68 <SX1272Send+0x158>)
 8001bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bb4:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001bb6:	e04f      	b.n	8001c58 <SX1272Send+0x148>
    case MODEM_LORA:
        {
            if( SX1272.Settings.LoRa.IqInverted == true )
 8001bb8:	4b2b      	ldr	r3, [pc, #172]	; (8001c68 <SX1272Send+0x158>)
 8001bba:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d00f      	beq.n	8001be2 <SX1272Send+0xd2>
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 8001bc2:	2033      	movs	r0, #51	; 0x33
 8001bc4:	f000 fb54 	bl	8002270 <SX1272Read>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	f023 0341 	bic.w	r3, r3, #65	; 0x41
 8001bce:	b2db      	uxtb	r3, r3
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	2033      	movs	r0, #51	; 0x33
 8001bd4:	f000 fb3a 	bl	800224c <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8001bd8:	2119      	movs	r1, #25
 8001bda:	203b      	movs	r0, #59	; 0x3b
 8001bdc:	f000 fb36 	bl	800224c <SX1272Write>
 8001be0:	e013      	b.n	8001c0a <SX1272Send+0xfa>
            }
            else
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8001be2:	2033      	movs	r0, #51	; 0x33
 8001be4:	f000 fb44 	bl	8002270 <SX1272Read>
 8001be8:	4603      	mov	r3, r0
 8001bea:	b25b      	sxtb	r3, r3
 8001bec:	f023 0341 	bic.w	r3, r3, #65	; 0x41
 8001bf0:	b25b      	sxtb	r3, r3
 8001bf2:	f043 0301 	orr.w	r3, r3, #1
 8001bf6:	b25b      	sxtb	r3, r3
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	2033      	movs	r0, #51	; 0x33
 8001bfe:	f000 fb25 	bl	800224c <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8001c02:	211d      	movs	r1, #29
 8001c04:	203b      	movs	r0, #59	; 0x3b
 8001c06:	f000 fb21 	bl	800224c <SX1272Write>
            }

            SX1272.Settings.LoRaPacketHandler.Size = size;
 8001c0a:	78fa      	ldrb	r2, [r7, #3]
 8001c0c:	4b16      	ldr	r3, [pc, #88]	; (8001c68 <SX1272Send+0x158>)
 8001c0e:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64

            // Initializes the payload size
            SX1272Write( REG_LR_PAYLOADLENGTH, size );
 8001c12:	78fb      	ldrb	r3, [r7, #3]
 8001c14:	4619      	mov	r1, r3
 8001c16:	2022      	movs	r0, #34	; 0x22
 8001c18:	f000 fb18 	bl	800224c <SX1272Write>

            // Full buffer used for Tx
            SX1272Write( REG_LR_FIFOTXBASEADDR, 0 );
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	200e      	movs	r0, #14
 8001c20:	f000 fb14 	bl	800224c <SX1272Write>
            SX1272Write( REG_LR_FIFOADDRPTR, 0 );
 8001c24:	2100      	movs	r1, #0
 8001c26:	200d      	movs	r0, #13
 8001c28:	f000 fb10 	bl	800224c <SX1272Write>

            // FIFO operations can not take place in Sleep mode
            if( ( SX1272Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 8001c2c:	2001      	movs	r0, #1
 8001c2e:	f000 fb1f 	bl	8002270 <SX1272Read>
 8001c32:	4603      	mov	r3, r0
 8001c34:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d104      	bne.n	8001c46 <SX1272Send+0x136>
            {
                SX1272SetStby( );
 8001c3c:	f000 f836 	bl	8001cac <SX1272SetStby>
                DelayMs( 1 );
 8001c40:	2001      	movs	r0, #1
 8001c42:	f001 f867 	bl	8002d14 <DelayMs>
            }
            // Write payload buffer
            SX1272WriteFifo( buffer, size );
 8001c46:	78fb      	ldrb	r3, [r7, #3]
 8001c48:	4619      	mov	r1, r3
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	f000 fb88 	bl	8002360 <SX1272WriteFifo>
            txTimeout = SX1272.Settings.LoRa.TxTimeout;
 8001c50:	4b05      	ldr	r3, [pc, #20]	; (8001c68 <SX1272Send+0x158>)
 8001c52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c54:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001c56:	bf00      	nop
    }

    SX1272SetTx( txTimeout );
 8001c58:	68f8      	ldr	r0, [r7, #12]
 8001c5a:	f000 f91f 	bl	8001e9c <SX1272SetTx>
}
 8001c5e:	bf00      	nop
 8001c60:	3710      	adds	r7, #16
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	20000218 	.word	0x20000218
 8001c6c:	20000060 	.word	0x20000060

08001c70 <SX1272SetSleep>:

void SX1272SetSleep( void )
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
    TimerStop( &RxTimeoutTimer );
 8001c74:	4809      	ldr	r0, [pc, #36]	; (8001c9c <SX1272SetSleep+0x2c>)
 8001c76:	f001 f9a3 	bl	8002fc0 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8001c7a:	4809      	ldr	r0, [pc, #36]	; (8001ca0 <SX1272SetSleep+0x30>)
 8001c7c:	f001 f9a0 	bl	8002fc0 <TimerStop>

    SX1272SetOpMode( RF_OPMODE_SLEEP );
 8001c80:	2000      	movs	r0, #0
 8001c82:	f000 fa59 	bl	8002138 <SX1272SetOpMode>

    // Disable TCXO radio is in SLEEP mode
    LoRaBoardCallbacks->SX1272BoardSetXO( RESET );
 8001c86:	4b07      	ldr	r3, [pc, #28]	; (8001ca4 <SX1272SetSleep+0x34>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2000      	movs	r0, #0
 8001c8e:	4798      	blx	r3

    SX1272.Settings.State = RF_IDLE;
 8001c90:	4b05      	ldr	r3, [pc, #20]	; (8001ca8 <SX1272SetSleep+0x38>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	711a      	strb	r2, [r3, #4]
}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	200002b0 	.word	0x200002b0
 8001ca0:	20000280 	.word	0x20000280
 8001ca4:	20000160 	.word	0x20000160
 8001ca8:	20000218 	.word	0x20000218

08001cac <SX1272SetStby>:

void SX1272SetStby( void )
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
    TimerStop( &RxTimeoutTimer );
 8001cb0:	4806      	ldr	r0, [pc, #24]	; (8001ccc <SX1272SetStby+0x20>)
 8001cb2:	f001 f985 	bl	8002fc0 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8001cb6:	4806      	ldr	r0, [pc, #24]	; (8001cd0 <SX1272SetStby+0x24>)
 8001cb8:	f001 f982 	bl	8002fc0 <TimerStop>

    SX1272SetOpMode( RF_OPMODE_STANDBY );
 8001cbc:	2001      	movs	r0, #1
 8001cbe:	f000 fa3b 	bl	8002138 <SX1272SetOpMode>
    SX1272.Settings.State = RF_IDLE;
 8001cc2:	4b04      	ldr	r3, [pc, #16]	; (8001cd4 <SX1272SetStby+0x28>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	711a      	strb	r2, [r3, #4]
}
 8001cc8:	bf00      	nop
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	200002b0 	.word	0x200002b0
 8001cd0:	20000280 	.word	0x20000280
 8001cd4:	20000218 	.word	0x20000218

08001cd8 <SX1272SetRx>:

void SX1272SetRx( uint32_t timeout )
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b084      	sub	sp, #16
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
    bool rxContinuous = false;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	73fb      	strb	r3, [r7, #15]
    TimerStop( &TxTimeoutTimer );
 8001ce4:	4868      	ldr	r0, [pc, #416]	; (8001e88 <SX1272SetRx+0x1b0>)
 8001ce6:	f001 f96b 	bl	8002fc0 <TimerStop>

    switch( SX1272.Settings.Modem )
 8001cea:	4b68      	ldr	r3, [pc, #416]	; (8001e8c <SX1272SetRx+0x1b4>)
 8001cec:	795b      	ldrb	r3, [r3, #5]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d002      	beq.n	8001cf8 <SX1272SetRx+0x20>
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d03c      	beq.n	8001d70 <SX1272SetRx+0x98>
 8001cf6:	e095      	b.n	8001e24 <SX1272SetRx+0x14c>
    {
    case MODEM_FSK:
        {
            rxContinuous = SX1272.Settings.Fsk.RxContinuous;
 8001cf8:	4b64      	ldr	r3, [pc, #400]	; (8001e8c <SX1272SetRx+0x1b4>)
 8001cfa:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001cfe:	73fb      	strb	r3, [r7, #15]
            // DIO1=FifoLevel
            // DIO2=SyncAddr
            // DIO3=FifoEmpty
            // DIO4=Preamble
            // DIO5=ModeReady
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8001d00:	2040      	movs	r0, #64	; 0x40
 8001d02:	f000 fab5 	bl	8002270 <SX1272Read>
 8001d06:	4603      	mov	r3, r0
 8001d08:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_MASK &
                                                                            RF_DIOMAPPING1_DIO2_MASK ) |
                                                                            RF_DIOMAPPING1_DIO0_00 |
 8001d0a:	f003 0303 	and.w	r3, r3, #3
 8001d0e:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_00 |
 8001d10:	f043 030c 	orr.w	r3, r3, #12
 8001d14:	b25b      	sxtb	r3, r3
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	4619      	mov	r1, r3
 8001d1a:	2040      	movs	r0, #64	; 0x40
 8001d1c:	f000 fa96 	bl	800224c <SX1272Write>
                                                                            RF_DIOMAPPING1_DIO2_11 );

            SX1272Write( REG_DIOMAPPING2, ( SX1272Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8001d20:	2041      	movs	r0, #65	; 0x41
 8001d22:	f000 faa5 	bl	8002270 <SX1272Read>
 8001d26:	4603      	mov	r3, r0
 8001d28:	f063 033e 	orn	r3, r3, #62	; 0x3e
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	4619      	mov	r1, r3
 8001d30:	2041      	movs	r0, #65	; 0x41
 8001d32:	f000 fa8b 	bl	800224c <SX1272Write>
                                                                            RF_DIOMAPPING2_MAP_MASK ) |
                                                                            RF_DIOMAPPING2_DIO4_11 |
                                                                            RF_DIOMAPPING2_MAP_PREAMBLEDETECT );

            SX1272.Settings.FskPacketHandler.FifoThresh = SX1272Read( REG_FIFOTHRESH ) & 0x3F;
 8001d36:	2035      	movs	r0, #53	; 0x35
 8001d38:	f000 fa9a 	bl	8002270 <SX1272Read>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d42:	b2da      	uxtb	r2, r3
 8001d44:	4b51      	ldr	r3, [pc, #324]	; (8001e8c <SX1272SetRx+0x1b4>)
 8001d46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

            SX1272Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 8001d4a:	211e      	movs	r1, #30
 8001d4c:	200d      	movs	r0, #13
 8001d4e:	f000 fa7d 	bl	800224c <SX1272Write>

            SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 8001d52:	4b4e      	ldr	r3, [pc, #312]	; (8001e8c <SX1272SetRx+0x1b4>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
            SX1272.Settings.FskPacketHandler.SyncWordDetected = false;
 8001d5a:	4b4c      	ldr	r3, [pc, #304]	; (8001e8c <SX1272SetRx+0x1b4>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
            SX1272.Settings.FskPacketHandler.NbBytes = 0;
 8001d62:	4b4a      	ldr	r3, [pc, #296]	; (8001e8c <SX1272SetRx+0x1b4>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	879a      	strh	r2, [r3, #60]	; 0x3c
            SX1272.Settings.FskPacketHandler.Size = 0;
 8001d68:	4b48      	ldr	r3, [pc, #288]	; (8001e8c <SX1272SetRx+0x1b4>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	875a      	strh	r2, [r3, #58]	; 0x3a
        }
        break;
 8001d6e:	e059      	b.n	8001e24 <SX1272SetRx+0x14c>
    case MODEM_LORA:
        {
            if( SX1272.Settings.LoRa.IqInverted == true )
 8001d70:	4b46      	ldr	r3, [pc, #280]	; (8001e8c <SX1272SetRx+0x1b4>)
 8001d72:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d00f      	beq.n	8001d9a <SX1272SetRx+0xc2>
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 8001d7a:	2033      	movs	r0, #51	; 0x33
 8001d7c:	f000 fa78 	bl	8002270 <SX1272Read>
 8001d80:	4603      	mov	r3, r0
 8001d82:	f043 0341 	orr.w	r3, r3, #65	; 0x41
 8001d86:	b2db      	uxtb	r3, r3
 8001d88:	4619      	mov	r1, r3
 8001d8a:	2033      	movs	r0, #51	; 0x33
 8001d8c:	f000 fa5e 	bl	800224c <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8001d90:	2119      	movs	r1, #25
 8001d92:	203b      	movs	r0, #59	; 0x3b
 8001d94:	f000 fa5a 	bl	800224c <SX1272Write>
 8001d98:	e013      	b.n	8001dc2 <SX1272SetRx+0xea>
            }
            else
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8001d9a:	2033      	movs	r0, #51	; 0x33
 8001d9c:	f000 fa68 	bl	8002270 <SX1272Read>
 8001da0:	4603      	mov	r3, r0
 8001da2:	b25b      	sxtb	r3, r3
 8001da4:	f023 0341 	bic.w	r3, r3, #65	; 0x41
 8001da8:	b25b      	sxtb	r3, r3
 8001daa:	f043 0301 	orr.w	r3, r3, #1
 8001dae:	b25b      	sxtb	r3, r3
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	4619      	mov	r1, r3
 8001db4:	2033      	movs	r0, #51	; 0x33
 8001db6:	f000 fa49 	bl	800224c <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8001dba:	211d      	movs	r1, #29
 8001dbc:	203b      	movs	r0, #59	; 0x3b
 8001dbe:	f000 fa45 	bl	800224c <SX1272Write>
            }

            rxContinuous = SX1272.Settings.LoRa.RxContinuous;
 8001dc2:	4b32      	ldr	r3, [pc, #200]	; (8001e8c <SX1272SetRx+0x1b4>)
 8001dc4:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8001dc8:	73fb      	strb	r3, [r7, #15]

            if( SX1272.Settings.LoRa.FreqHopOn == true )
 8001dca:	4b30      	ldr	r3, [pc, #192]	; (8001e8c <SX1272SetRx+0x1b4>)
 8001dcc:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d00f      	beq.n	8001df4 <SX1272SetRx+0x11c>
            {
                SX1272Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8001dd4:	211d      	movs	r1, #29
 8001dd6:	2011      	movs	r0, #17
 8001dd8:	f000 fa38 	bl	800224c <SX1272Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=RxDone, DIO2=FhssChangeChannel
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 8001ddc:	2040      	movs	r0, #64	; 0x40
 8001dde:	f000 fa47 	bl	8002270 <SX1272Read>
 8001de2:	4603      	mov	r3, r0
 8001de4:	f003 0333 	and.w	r3, r3, #51	; 0x33
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	4619      	mov	r1, r3
 8001dec:	2040      	movs	r0, #64	; 0x40
 8001dee:	f000 fa2d 	bl	800224c <SX1272Write>
 8001df2:	e00e      	b.n	8001e12 <SX1272SetRx+0x13a>
            }
            else
            {
                SX1272Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8001df4:	211f      	movs	r1, #31
 8001df6:	2011      	movs	r0, #17
 8001df8:	f000 fa28 	bl	800224c <SX1272Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=RxDone
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 8001dfc:	2040      	movs	r0, #64	; 0x40
 8001dfe:	f000 fa37 	bl	8002270 <SX1272Read>
 8001e02:	4603      	mov	r3, r0
 8001e04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	2040      	movs	r0, #64	; 0x40
 8001e0e:	f000 fa1d 	bl	800224c <SX1272Write>
            }
            SX1272Write( REG_LR_FIFORXBASEADDR, 0 );
 8001e12:	2100      	movs	r1, #0
 8001e14:	200f      	movs	r0, #15
 8001e16:	f000 fa19 	bl	800224c <SX1272Write>
            SX1272Write( REG_LR_FIFOADDRPTR, 0 );
 8001e1a:	2100      	movs	r1, #0
 8001e1c:	200d      	movs	r0, #13
 8001e1e:	f000 fa15 	bl	800224c <SX1272Write>
        }
        break;
 8001e22:	bf00      	nop
    }

    memset( RxTxBuffer, 0, ( size_t )RX_BUFFER_SIZE );
 8001e24:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e28:	2100      	movs	r1, #0
 8001e2a:	4819      	ldr	r0, [pc, #100]	; (8001e90 <SX1272SetRx+0x1b8>)
 8001e2c:	f004 fd93 	bl	8006956 <memset>

    SX1272.Settings.State = RF_RX_RUNNING;
 8001e30:	4b16      	ldr	r3, [pc, #88]	; (8001e8c <SX1272SetRx+0x1b4>)
 8001e32:	2201      	movs	r2, #1
 8001e34:	711a      	strb	r2, [r3, #4]
    if( timeout != 0 )
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d006      	beq.n	8001e4a <SX1272SetRx+0x172>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8001e3c:	6879      	ldr	r1, [r7, #4]
 8001e3e:	4815      	ldr	r0, [pc, #84]	; (8001e94 <SX1272SetRx+0x1bc>)
 8001e40:	f001 f938 	bl	80030b4 <TimerSetValue>
        TimerStart( &RxTimeoutTimer );
 8001e44:	4813      	ldr	r0, [pc, #76]	; (8001e94 <SX1272SetRx+0x1bc>)
 8001e46:	f000 ffe9 	bl	8002e1c <TimerStart>
    }

    if( SX1272.Settings.Modem == MODEM_FSK )
 8001e4a:	4b10      	ldr	r3, [pc, #64]	; (8001e8c <SX1272SetRx+0x1b4>)
 8001e4c:	795b      	ldrb	r3, [r3, #5]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d10c      	bne.n	8001e6c <SX1272SetRx+0x194>
    {
        SX1272SetOpMode( RF_OPMODE_RECEIVER );
 8001e52:	2005      	movs	r0, #5
 8001e54:	f000 f970 	bl	8002138 <SX1272SetOpMode>

        TimerSetValue( &RxTimeoutSyncWord, SX1272.Settings.Fsk.RxSingleTimeout );
 8001e58:	4b0c      	ldr	r3, [pc, #48]	; (8001e8c <SX1272SetRx+0x1b4>)
 8001e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	480e      	ldr	r0, [pc, #56]	; (8001e98 <SX1272SetRx+0x1c0>)
 8001e60:	f001 f928 	bl	80030b4 <TimerSetValue>
        TimerStart( &RxTimeoutSyncWord );
 8001e64:	480c      	ldr	r0, [pc, #48]	; (8001e98 <SX1272SetRx+0x1c0>)
 8001e66:	f000 ffd9 	bl	8002e1c <TimerStart>
        else
        {
            SX1272SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
        }
    }
}
 8001e6a:	e009      	b.n	8001e80 <SX1272SetRx+0x1a8>
        if( rxContinuous == true )
 8001e6c:	7bfb      	ldrb	r3, [r7, #15]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d003      	beq.n	8001e7a <SX1272SetRx+0x1a2>
            SX1272SetOpMode( RFLR_OPMODE_RECEIVER );
 8001e72:	2005      	movs	r0, #5
 8001e74:	f000 f960 	bl	8002138 <SX1272SetOpMode>
}
 8001e78:	e002      	b.n	8001e80 <SX1272SetRx+0x1a8>
            SX1272SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 8001e7a:	2006      	movs	r0, #6
 8001e7c:	f000 f95c 	bl	8002138 <SX1272SetOpMode>
}
 8001e80:	bf00      	nop
 8001e82:	3710      	adds	r7, #16
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	20000280 	.word	0x20000280
 8001e8c:	20000218 	.word	0x20000218
 8001e90:	20000060 	.word	0x20000060
 8001e94:	200002b0 	.word	0x200002b0
 8001e98:	20000298 	.word	0x20000298

08001e9c <SX1272SetTx>:

void SX1272SetTx( uint32_t timeout )
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
    TimerStop( &RxTimeoutTimer );
 8001ea4:	4837      	ldr	r0, [pc, #220]	; (8001f84 <SX1272SetTx+0xe8>)
 8001ea6:	f001 f88b 	bl	8002fc0 <TimerStop>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8001eaa:	6879      	ldr	r1, [r7, #4]
 8001eac:	4836      	ldr	r0, [pc, #216]	; (8001f88 <SX1272SetTx+0xec>)
 8001eae:	f001 f901 	bl	80030b4 <TimerSetValue>

    switch( SX1272.Settings.Modem )
 8001eb2:	4b36      	ldr	r3, [pc, #216]	; (8001f8c <SX1272SetTx+0xf0>)
 8001eb4:	795b      	ldrb	r3, [r3, #5]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d002      	beq.n	8001ec0 <SX1272SetTx+0x24>
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d026      	beq.n	8001f0c <SX1272SetTx+0x70>
 8001ebe:	e054      	b.n	8001f6a <SX1272SetTx+0xce>
            // DIO1=FifoEmpty
            // DIO2=FifoFull
            // DIO3=FifoEmpty
            // DIO4=LowBat
            // DIO5=ModeReady
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8001ec0:	2040      	movs	r0, #64	; 0x40
 8001ec2:	f000 f9d5 	bl	8002270 <SX1272Read>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_MASK &
 8001eca:	f003 0303 	and.w	r3, r3, #3
 8001ece:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO2_MASK ) |
 8001ed0:	f043 0310 	orr.w	r3, r3, #16
 8001ed4:	b25b      	sxtb	r3, r3
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	4619      	mov	r1, r3
 8001eda:	2040      	movs	r0, #64	; 0x40
 8001edc:	f000 f9b6 	bl	800224c <SX1272Write>
                                                                            RF_DIOMAPPING1_DIO1_01 );

            SX1272Write( REG_DIOMAPPING2, ( SX1272Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8001ee0:	2041      	movs	r0, #65	; 0x41
 8001ee2:	f000 f9c5 	bl	8002270 <SX1272Read>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	4619      	mov	r1, r3
 8001ef0:	2041      	movs	r0, #65	; 0x41
 8001ef2:	f000 f9ab 	bl	800224c <SX1272Write>
                                                                            RF_DIOMAPPING2_MAP_MASK ) );
            SX1272.Settings.FskPacketHandler.FifoThresh = SX1272Read( REG_FIFOTHRESH ) & 0x3F;
 8001ef6:	2035      	movs	r0, #53	; 0x35
 8001ef8:	f000 f9ba 	bl	8002270 <SX1272Read>
 8001efc:	4603      	mov	r3, r0
 8001efe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f02:	b2da      	uxtb	r2, r3
 8001f04:	4b21      	ldr	r3, [pc, #132]	; (8001f8c <SX1272SetTx+0xf0>)
 8001f06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        }
        break;
 8001f0a:	e02e      	b.n	8001f6a <SX1272SetTx+0xce>
    case MODEM_LORA:
        {
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 8001f0c:	4b1f      	ldr	r3, [pc, #124]	; (8001f8c <SX1272SetTx+0xf0>)
 8001f0e:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d014      	beq.n	8001f40 <SX1272SetTx+0xa4>
            {
                SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8001f16:	21f5      	movs	r1, #245	; 0xf5
 8001f18:	2011      	movs	r0, #17
 8001f1a:	f000 f997 	bl	800224c <SX1272Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=TxDone, DIO2=FhssChangeChannel
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 8001f1e:	2040      	movs	r0, #64	; 0x40
 8001f20:	f000 f9a6 	bl	8002270 <SX1272Read>
 8001f24:	4603      	mov	r3, r0
 8001f26:	b25b      	sxtb	r3, r3
 8001f28:	f003 0333 	and.w	r3, r3, #51	; 0x33
 8001f2c:	b25b      	sxtb	r3, r3
 8001f2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f32:	b25b      	sxtb	r3, r3
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	4619      	mov	r1, r3
 8001f38:	2040      	movs	r0, #64	; 0x40
 8001f3a:	f000 f987 	bl	800224c <SX1272Write>

                // DIO0=TxDone
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
            }
        }
        break;
 8001f3e:	e013      	b.n	8001f68 <SX1272SetTx+0xcc>
                SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8001f40:	21f7      	movs	r1, #247	; 0xf7
 8001f42:	2011      	movs	r0, #17
 8001f44:	f000 f982 	bl	800224c <SX1272Write>
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8001f48:	2040      	movs	r0, #64	; 0x40
 8001f4a:	f000 f991 	bl	8002270 <SX1272Read>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	b25b      	sxtb	r3, r3
 8001f52:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f56:	b25b      	sxtb	r3, r3
 8001f58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f5c:	b25b      	sxtb	r3, r3
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	4619      	mov	r1, r3
 8001f62:	2040      	movs	r0, #64	; 0x40
 8001f64:	f000 f972 	bl	800224c <SX1272Write>
        break;
 8001f68:	bf00      	nop
    }

    SX1272.Settings.State = RF_TX_RUNNING;
 8001f6a:	4b08      	ldr	r3, [pc, #32]	; (8001f8c <SX1272SetTx+0xf0>)
 8001f6c:	2202      	movs	r2, #2
 8001f6e:	711a      	strb	r2, [r3, #4]
    TimerStart( &TxTimeoutTimer );
 8001f70:	4805      	ldr	r0, [pc, #20]	; (8001f88 <SX1272SetTx+0xec>)
 8001f72:	f000 ff53 	bl	8002e1c <TimerStart>
    SX1272SetOpMode( RF_OPMODE_TRANSMITTER );
 8001f76:	2003      	movs	r0, #3
 8001f78:	f000 f8de 	bl	8002138 <SX1272SetOpMode>
}
 8001f7c:	bf00      	nop
 8001f7e:	3708      	adds	r7, #8
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	200002b0 	.word	0x200002b0
 8001f88:	20000280 	.word	0x20000280
 8001f8c:	20000218 	.word	0x20000218

08001f90 <SX1272StartCad>:

void SX1272StartCad( void )
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
    switch( SX1272.Settings.Modem )
 8001f94:	4b0f      	ldr	r3, [pc, #60]	; (8001fd4 <SX1272StartCad+0x44>)
 8001f96:	795b      	ldrb	r3, [r3, #5]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d018      	beq.n	8001fce <SX1272StartCad+0x3e>
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d000      	beq.n	8001fa2 <SX1272StartCad+0x12>
            SX1272.Settings.State = RF_CAD;
            SX1272SetOpMode( RFLR_OPMODE_CAD );
        }
        break;
    default:
        break;
 8001fa0:	e016      	b.n	8001fd0 <SX1272StartCad+0x40>
            SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8001fa2:	21fa      	movs	r1, #250	; 0xfa
 8001fa4:	2011      	movs	r0, #17
 8001fa6:	f000 f951 	bl	800224c <SX1272Write>
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO3_MASK ) | RFLR_DIOMAPPING1_DIO3_00 );
 8001faa:	2040      	movs	r0, #64	; 0x40
 8001fac:	f000 f960 	bl	8002270 <SX1272Read>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	f023 0303 	bic.w	r3, r3, #3
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	4619      	mov	r1, r3
 8001fba:	2040      	movs	r0, #64	; 0x40
 8001fbc:	f000 f946 	bl	800224c <SX1272Write>
            SX1272.Settings.State = RF_CAD;
 8001fc0:	4b04      	ldr	r3, [pc, #16]	; (8001fd4 <SX1272StartCad+0x44>)
 8001fc2:	2203      	movs	r2, #3
 8001fc4:	711a      	strb	r2, [r3, #4]
            SX1272SetOpMode( RFLR_OPMODE_CAD );
 8001fc6:	2007      	movs	r0, #7
 8001fc8:	f000 f8b6 	bl	8002138 <SX1272SetOpMode>
        break;
 8001fcc:	e000      	b.n	8001fd0 <SX1272StartCad+0x40>
        break;
 8001fce:	bf00      	nop
    }
}
 8001fd0:	bf00      	nop
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	20000218 	.word	0x20000218

08001fd8 <SX1272SetTxContinuousWave>:

void SX1272SetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b08e      	sub	sp, #56	; 0x38
 8001fdc:	af0a      	add	r7, sp, #40	; 0x28
 8001fde:	6078      	str	r0, [r7, #4]
 8001fe0:	460b      	mov	r3, r1
 8001fe2:	70fb      	strb	r3, [r7, #3]
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = ( uint32_t )( time * 1000 );
 8001fe8:	883b      	ldrh	r3, [r7, #0]
 8001fea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001fee:	fb02 f303 	mul.w	r3, r2, r3
 8001ff2:	60fb      	str	r3, [r7, #12]

    SX1272SetChannel( freq );
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f7fe ff67 	bl	8000ec8 <SX1272SetChannel>

    SX1272SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 8001ffa:	f997 1003 	ldrsb.w	r1, [r7, #3]
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	9308      	str	r3, [sp, #32]
 8002002:	2300      	movs	r3, #0
 8002004:	9307      	str	r3, [sp, #28]
 8002006:	2300      	movs	r3, #0
 8002008:	9306      	str	r3, [sp, #24]
 800200a:	2300      	movs	r3, #0
 800200c:	9305      	str	r3, [sp, #20]
 800200e:	2300      	movs	r3, #0
 8002010:	9304      	str	r3, [sp, #16]
 8002012:	2300      	movs	r3, #0
 8002014:	9303      	str	r3, [sp, #12]
 8002016:	2305      	movs	r3, #5
 8002018:	9302      	str	r3, [sp, #8]
 800201a:	2300      	movs	r3, #0
 800201c:	9301      	str	r3, [sp, #4]
 800201e:	f44f 5396 	mov.w	r3, #4800	; 0x12c0
 8002022:	9300      	str	r3, [sp, #0]
 8002024:	2300      	movs	r3, #0
 8002026:	2200      	movs	r2, #0
 8002028:	2000      	movs	r0, #0
 800202a:	f7ff fa11 	bl	8001450 <SX1272SetTxConfig>

    SX1272Write( REG_PACKETCONFIG2, ( SX1272Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 800202e:	2031      	movs	r0, #49	; 0x31
 8002030:	f000 f91e 	bl	8002270 <SX1272Read>
 8002034:	4603      	mov	r3, r0
 8002036:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800203a:	b2db      	uxtb	r3, r3
 800203c:	4619      	mov	r1, r3
 800203e:	2031      	movs	r0, #49	; 0x31
 8002040:	f000 f904 	bl	800224c <SX1272Write>
    // Disable radio interrupts
    SX1272Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 8002044:	21f0      	movs	r1, #240	; 0xf0
 8002046:	2040      	movs	r0, #64	; 0x40
 8002048:	f000 f900 	bl	800224c <SX1272Write>
    SX1272Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 800204c:	21a0      	movs	r1, #160	; 0xa0
 800204e:	2041      	movs	r0, #65	; 0x41
 8002050:	f000 f8fc 	bl	800224c <SX1272Write>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8002054:	68f9      	ldr	r1, [r7, #12]
 8002056:	4808      	ldr	r0, [pc, #32]	; (8002078 <SX1272SetTxContinuousWave+0xa0>)
 8002058:	f001 f82c 	bl	80030b4 <TimerSetValue>

    SX1272.Settings.State = RF_TX_RUNNING;
 800205c:	4b07      	ldr	r3, [pc, #28]	; (800207c <SX1272SetTxContinuousWave+0xa4>)
 800205e:	2202      	movs	r2, #2
 8002060:	711a      	strb	r2, [r3, #4]
    TimerStart( &TxTimeoutTimer );
 8002062:	4805      	ldr	r0, [pc, #20]	; (8002078 <SX1272SetTxContinuousWave+0xa0>)
 8002064:	f000 feda 	bl	8002e1c <TimerStart>
    SX1272SetOpMode( RF_OPMODE_TRANSMITTER );
 8002068:	2003      	movs	r0, #3
 800206a:	f000 f865 	bl	8002138 <SX1272SetOpMode>
}
 800206e:	bf00      	nop
 8002070:	3710      	adds	r7, #16
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	20000280 	.word	0x20000280
 800207c:	20000218 	.word	0x20000218

08002080 <SX1272ReadRssi>:

int16_t SX1272ReadRssi( RadioModems_t modem )
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0
 8002086:	4603      	mov	r3, r0
 8002088:	71fb      	strb	r3, [r7, #7]
    int16_t rssi = 0;
 800208a:	2300      	movs	r3, #0
 800208c:	81fb      	strh	r3, [r7, #14]

    switch( modem )
 800208e:	79fb      	ldrb	r3, [r7, #7]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d002      	beq.n	800209a <SX1272ReadRssi+0x1a>
 8002094:	2b01      	cmp	r3, #1
 8002096:	d00b      	beq.n	80020b0 <SX1272ReadRssi+0x30>
 8002098:	e013      	b.n	80020c2 <SX1272ReadRssi+0x42>
    {
    case MODEM_FSK:
        rssi = -( SX1272Read( REG_RSSIVALUE ) >> 1 );
 800209a:	2011      	movs	r0, #17
 800209c:	f000 f8e8 	bl	8002270 <SX1272Read>
 80020a0:	4603      	mov	r3, r0
 80020a2:	085b      	lsrs	r3, r3, #1
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	b29b      	uxth	r3, r3
 80020a8:	425b      	negs	r3, r3
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	81fb      	strh	r3, [r7, #14]
        break;
 80020ae:	e00c      	b.n	80020ca <SX1272ReadRssi+0x4a>
    case MODEM_LORA:
        rssi = RSSI_OFFSET + SX1272Read( REG_LR_RSSIVALUE );
 80020b0:	201b      	movs	r0, #27
 80020b2:	f000 f8dd 	bl	8002270 <SX1272Read>
 80020b6:	4603      	mov	r3, r0
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	3b8b      	subs	r3, #139	; 0x8b
 80020bc:	b29b      	uxth	r3, r3
 80020be:	81fb      	strh	r3, [r7, #14]
        break;
 80020c0:	e003      	b.n	80020ca <SX1272ReadRssi+0x4a>
    default:
        rssi = -1;
 80020c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020c6:	81fb      	strh	r3, [r7, #14]
        break;
 80020c8:	bf00      	nop
    }
    return rssi;
 80020ca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3710      	adds	r7, #16
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
	...

080020d8 <SX1272Reset>:

void SX1272Reset( void )
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef initStruct = { 0 };
 80020de:	1d3b      	adds	r3, r7, #4
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	605a      	str	r2, [r3, #4]
 80020e6:	609a      	str	r2, [r3, #8]
 80020e8:	60da      	str	r2, [r3, #12]
 80020ea:	611a      	str	r2, [r3, #16]

    initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 80020ec:	2301      	movs	r3, #1
 80020ee:	60bb      	str	r3, [r7, #8]
    initStruct.Pull = GPIO_NOPULL;
 80020f0:	2300      	movs	r3, #0
 80020f2:	60fb      	str	r3, [r7, #12]
    initStruct.Speed = GPIO_SPEED_HIGH;
 80020f4:	2303      	movs	r3, #3
 80020f6:	613b      	str	r3, [r7, #16]

    // Set RESET pin to 1
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 80020f8:	1d3b      	adds	r3, r7, #4
 80020fa:	461a      	mov	r2, r3
 80020fc:	2140      	movs	r1, #64	; 0x40
 80020fe:	480d      	ldr	r0, [pc, #52]	; (8002134 <SX1272Reset+0x5c>)
 8002100:	f001 f8d0 	bl	80032a4 <HW_GPIO_Init>
    HW_GPIO_Write( RADIO_RESET_PORT, RADIO_RESET_PIN, 1 );
 8002104:	2201      	movs	r2, #1
 8002106:	2140      	movs	r1, #64	; 0x40
 8002108:	480a      	ldr	r0, [pc, #40]	; (8002134 <SX1272Reset+0x5c>)
 800210a:	f001 f995 	bl	8003438 <HW_GPIO_Write>

    // Wait 1 ms
    DelayMs( 1 );
 800210e:	2001      	movs	r0, #1
 8002110:	f000 fe00 	bl	8002d14 <DelayMs>

    // Configure RESET as input
    initStruct.Mode = GPIO_NOPULL;
 8002114:	2300      	movs	r3, #0
 8002116:	60bb      	str	r3, [r7, #8]
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 8002118:	1d3b      	adds	r3, r7, #4
 800211a:	461a      	mov	r2, r3
 800211c:	2140      	movs	r1, #64	; 0x40
 800211e:	4805      	ldr	r0, [pc, #20]	; (8002134 <SX1272Reset+0x5c>)
 8002120:	f001 f8c0 	bl	80032a4 <HW_GPIO_Init>

    // Wait 6 ms
    DelayMs( 6 );
 8002124:	2006      	movs	r0, #6
 8002126:	f000 fdf5 	bl	8002d14 <DelayMs>
}
 800212a:	bf00      	nop
 800212c:	3718      	adds	r7, #24
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	40020800 	.word	0x40020800

08002138 <SX1272SetOpMode>:

void SX1272SetOpMode( uint8_t opMode )
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	4603      	mov	r3, r0
 8002140:	71fb      	strb	r3, [r7, #7]
    if( opMode == RF_OPMODE_SLEEP )
 8002142:	79fb      	ldrb	r3, [r7, #7]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d105      	bne.n	8002154 <SX1272SetOpMode+0x1c>
    {
        LoRaBoardCallbacks->SX1272BoardSetAntSwLowPower( true );
 8002148:	4b15      	ldr	r3, [pc, #84]	; (80021a0 <SX1272SetOpMode+0x68>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	691b      	ldr	r3, [r3, #16]
 800214e:	2001      	movs	r0, #1
 8002150:	4798      	blx	r3
 8002152:	e00f      	b.n	8002174 <SX1272SetOpMode+0x3c>
    }
    else
    {
        // Enable TCXO if operating mode different from SLEEP.
        LoRaBoardCallbacks->SX1272BoardSetXO( SET );
 8002154:	4b12      	ldr	r3, [pc, #72]	; (80021a0 <SX1272SetOpMode+0x68>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	2001      	movs	r0, #1
 800215c:	4798      	blx	r3
        LoRaBoardCallbacks->SX1272BoardSetAntSwLowPower( false );
 800215e:	4b10      	ldr	r3, [pc, #64]	; (80021a0 <SX1272SetOpMode+0x68>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	691b      	ldr	r3, [r3, #16]
 8002164:	2000      	movs	r0, #0
 8002166:	4798      	blx	r3
        LoRaBoardCallbacks->SX1272BoardSetAntSw( opMode );
 8002168:	4b0d      	ldr	r3, [pc, #52]	; (80021a0 <SX1272SetOpMode+0x68>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	695b      	ldr	r3, [r3, #20]
 800216e:	79fa      	ldrb	r2, [r7, #7]
 8002170:	4610      	mov	r0, r2
 8002172:	4798      	blx	r3
    }
    SX1272Write( REG_OPMODE, ( SX1272Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8002174:	2001      	movs	r0, #1
 8002176:	f000 f87b 	bl	8002270 <SX1272Read>
 800217a:	4603      	mov	r3, r0
 800217c:	b25b      	sxtb	r3, r3
 800217e:	f023 0307 	bic.w	r3, r3, #7
 8002182:	b25a      	sxtb	r2, r3
 8002184:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002188:	4313      	orrs	r3, r2
 800218a:	b25b      	sxtb	r3, r3
 800218c:	b2db      	uxtb	r3, r3
 800218e:	4619      	mov	r1, r3
 8002190:	2001      	movs	r0, #1
 8002192:	f000 f85b 	bl	800224c <SX1272Write>
}
 8002196:	bf00      	nop
 8002198:	3708      	adds	r7, #8
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	20000160 	.word	0x20000160

080021a4 <SX1272SetModem>:

void SX1272SetModem( RadioModems_t modem )
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	4603      	mov	r3, r0
 80021ac:	71fb      	strb	r3, [r7, #7]
    if( ( SX1272Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_ON ) != 0 )
 80021ae:	2001      	movs	r0, #1
 80021b0:	f000 f85e 	bl	8002270 <SX1272Read>
 80021b4:	4603      	mov	r3, r0
 80021b6:	b25b      	sxtb	r3, r3
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	da03      	bge.n	80021c4 <SX1272SetModem+0x20>
    {
        SX1272.Settings.Modem = MODEM_LORA;
 80021bc:	4b22      	ldr	r3, [pc, #136]	; (8002248 <SX1272SetModem+0xa4>)
 80021be:	2201      	movs	r2, #1
 80021c0:	715a      	strb	r2, [r3, #5]
 80021c2:	e002      	b.n	80021ca <SX1272SetModem+0x26>
    }
    else
    {
        SX1272.Settings.Modem = MODEM_FSK;
 80021c4:	4b20      	ldr	r3, [pc, #128]	; (8002248 <SX1272SetModem+0xa4>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	715a      	strb	r2, [r3, #5]
    }

    if( SX1272.Settings.Modem == modem )
 80021ca:	4b1f      	ldr	r3, [pc, #124]	; (8002248 <SX1272SetModem+0xa4>)
 80021cc:	795b      	ldrb	r3, [r3, #5]
 80021ce:	79fa      	ldrb	r2, [r7, #7]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d035      	beq.n	8002240 <SX1272SetModem+0x9c>
    {
        return;
    }

    SX1272.Settings.Modem = modem;
 80021d4:	4a1c      	ldr	r2, [pc, #112]	; (8002248 <SX1272SetModem+0xa4>)
 80021d6:	79fb      	ldrb	r3, [r7, #7]
 80021d8:	7153      	strb	r3, [r2, #5]
    switch( SX1272.Settings.Modem )
 80021da:	4b1b      	ldr	r3, [pc, #108]	; (8002248 <SX1272SetModem+0xa4>)
 80021dc:	795b      	ldrb	r3, [r3, #5]
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d016      	beq.n	8002210 <SX1272SetModem+0x6c>
    {
    default:
    case MODEM_FSK:
        SX1272SetOpMode( RF_OPMODE_SLEEP );
 80021e2:	2000      	movs	r0, #0
 80021e4:	f7ff ffa8 	bl	8002138 <SX1272SetOpMode>
        SX1272Write( REG_OPMODE, ( SX1272Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 80021e8:	2001      	movs	r0, #1
 80021ea:	f000 f841 	bl	8002270 <SX1272Read>
 80021ee:	4603      	mov	r3, r0
 80021f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	4619      	mov	r1, r3
 80021f8:	2001      	movs	r0, #1
 80021fa:	f000 f827 	bl	800224c <SX1272Write>

        SX1272Write( REG_DIOMAPPING1, 0x00 );
 80021fe:	2100      	movs	r1, #0
 8002200:	2040      	movs	r0, #64	; 0x40
 8002202:	f000 f823 	bl	800224c <SX1272Write>
        SX1272Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 8002206:	2130      	movs	r1, #48	; 0x30
 8002208:	2041      	movs	r0, #65	; 0x41
 800220a:	f000 f81f 	bl	800224c <SX1272Write>
        break;
 800220e:	e018      	b.n	8002242 <SX1272SetModem+0x9e>
    case MODEM_LORA:
        SX1272SetOpMode( RF_OPMODE_SLEEP );
 8002210:	2000      	movs	r0, #0
 8002212:	f7ff ff91 	bl	8002138 <SX1272SetOpMode>
        SX1272Write( REG_OPMODE, ( SX1272Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 8002216:	2001      	movs	r0, #1
 8002218:	f000 f82a 	bl	8002270 <SX1272Read>
 800221c:	4603      	mov	r3, r0
 800221e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002222:	b2db      	uxtb	r3, r3
 8002224:	4619      	mov	r1, r3
 8002226:	2001      	movs	r0, #1
 8002228:	f000 f810 	bl	800224c <SX1272Write>

        SX1272Write( REG_DIOMAPPING1, 0x00 );
 800222c:	2100      	movs	r1, #0
 800222e:	2040      	movs	r0, #64	; 0x40
 8002230:	f000 f80c 	bl	800224c <SX1272Write>
        SX1272Write( REG_DIOMAPPING2, 0x00 );
 8002234:	2100      	movs	r1, #0
 8002236:	2041      	movs	r0, #65	; 0x41
 8002238:	f000 f808 	bl	800224c <SX1272Write>
        break;
 800223c:	bf00      	nop
 800223e:	e000      	b.n	8002242 <SX1272SetModem+0x9e>
        return;
 8002240:	bf00      	nop
    }
}
 8002242:	3708      	adds	r7, #8
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	20000218 	.word	0x20000218

0800224c <SX1272Write>:

void SX1272Write( uint16_t addr, uint8_t data )
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	4603      	mov	r3, r0
 8002254:	460a      	mov	r2, r1
 8002256:	80fb      	strh	r3, [r7, #6]
 8002258:	4613      	mov	r3, r2
 800225a:	717b      	strb	r3, [r7, #5]
	SX1272WriteBuffer( addr, &data, 1 );
 800225c:	1d79      	adds	r1, r7, #5
 800225e:	88fb      	ldrh	r3, [r7, #6]
 8002260:	2201      	movs	r2, #1
 8002262:	4618      	mov	r0, r3
 8002264:	f000 f816 	bl	8002294 <SX1272WriteBuffer>
	//PRINTF("WRITE\r\n");
}
 8002268:	bf00      	nop
 800226a:	3708      	adds	r7, #8
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}

08002270 <SX1272Read>:

uint8_t SX1272Read( uint16_t addr )
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	4603      	mov	r3, r0
 8002278:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    SX1272ReadBuffer( addr, &data, 1 );
 800227a:	f107 010f 	add.w	r1, r7, #15
 800227e:	88fb      	ldrh	r3, [r7, #6]
 8002280:	2201      	movs	r2, #1
 8002282:	4618      	mov	r0, r3
 8002284:	f000 f838 	bl	80022f8 <SX1272ReadBuffer>
    return data;
 8002288:	7bfb      	ldrb	r3, [r7, #15]
}
 800228a:	4618      	mov	r0, r3
 800228c:	3710      	adds	r7, #16
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
	...

08002294 <SX1272WriteBuffer>:

void SX1272WriteBuffer( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	6039      	str	r1, [r7, #0]
 800229e:	80fb      	strh	r3, [r7, #6]
 80022a0:	4613      	mov	r3, r2
 80022a2:	717b      	strb	r3, [r7, #5]
    uint8_t i;

    //NSS = 0;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 80022a4:	2200      	movs	r2, #0
 80022a6:	2110      	movs	r1, #16
 80022a8:	4812      	ldr	r0, [pc, #72]	; (80022f4 <SX1272WriteBuffer+0x60>)
 80022aa:	f001 f8c5 	bl	8003438 <HW_GPIO_Write>

    HW_SPI_InOut( addr | 0x80 );
 80022ae:	88fb      	ldrh	r3, [r7, #6]
 80022b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022b4:	b29b      	uxth	r3, r3
 80022b6:	4618      	mov	r0, r3
 80022b8:	f001 fc9c 	bl	8003bf4 <HW_SPI_InOut>
    for( i = 0; i < size; i++ )
 80022bc:	2300      	movs	r3, #0
 80022be:	73fb      	strb	r3, [r7, #15]
 80022c0:	e00a      	b.n	80022d8 <SX1272WriteBuffer+0x44>
    {
        HW_SPI_InOut( buffer[i] );
 80022c2:	7bfb      	ldrb	r3, [r7, #15]
 80022c4:	683a      	ldr	r2, [r7, #0]
 80022c6:	4413      	add	r3, r2
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	4618      	mov	r0, r3
 80022ce:	f001 fc91 	bl	8003bf4 <HW_SPI_InOut>
    for( i = 0; i < size; i++ )
 80022d2:	7bfb      	ldrb	r3, [r7, #15]
 80022d4:	3301      	adds	r3, #1
 80022d6:	73fb      	strb	r3, [r7, #15]
 80022d8:	7bfa      	ldrb	r2, [r7, #15]
 80022da:	797b      	ldrb	r3, [r7, #5]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d3f0      	bcc.n	80022c2 <SX1272WriteBuffer+0x2e>
    }

    //NSS = 1;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 80022e0:	2201      	movs	r2, #1
 80022e2:	2110      	movs	r1, #16
 80022e4:	4803      	ldr	r0, [pc, #12]	; (80022f4 <SX1272WriteBuffer+0x60>)
 80022e6:	f001 f8a7 	bl	8003438 <HW_GPIO_Write>
}
 80022ea:	bf00      	nop
 80022ec:	3710      	adds	r7, #16
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	40021000 	.word	0x40021000

080022f8 <SX1272ReadBuffer>:

void SX1272ReadBuffer( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	4603      	mov	r3, r0
 8002300:	6039      	str	r1, [r7, #0]
 8002302:	80fb      	strh	r3, [r7, #6]
 8002304:	4613      	mov	r3, r2
 8002306:	717b      	strb	r3, [r7, #5]
    uint8_t i;

    //NSS = 0;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 8002308:	2200      	movs	r2, #0
 800230a:	2110      	movs	r1, #16
 800230c:	4813      	ldr	r0, [pc, #76]	; (800235c <SX1272ReadBuffer+0x64>)
 800230e:	f001 f893 	bl	8003438 <HW_GPIO_Write>

    HW_SPI_InOut( addr & 0x7F );
 8002312:	88fb      	ldrh	r3, [r7, #6]
 8002314:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002318:	b29b      	uxth	r3, r3
 800231a:	4618      	mov	r0, r3
 800231c:	f001 fc6a 	bl	8003bf4 <HW_SPI_InOut>

    for( i = 0; i < size; i++ )
 8002320:	2300      	movs	r3, #0
 8002322:	73fb      	strb	r3, [r7, #15]
 8002324:	e00c      	b.n	8002340 <SX1272ReadBuffer+0x48>
    {
        buffer[i] = HW_SPI_InOut( 0 );
 8002326:	2000      	movs	r0, #0
 8002328:	f001 fc64 	bl	8003bf4 <HW_SPI_InOut>
 800232c:	4603      	mov	r3, r0
 800232e:	4619      	mov	r1, r3
 8002330:	7bfb      	ldrb	r3, [r7, #15]
 8002332:	683a      	ldr	r2, [r7, #0]
 8002334:	4413      	add	r3, r2
 8002336:	b2ca      	uxtb	r2, r1
 8002338:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 800233a:	7bfb      	ldrb	r3, [r7, #15]
 800233c:	3301      	adds	r3, #1
 800233e:	73fb      	strb	r3, [r7, #15]
 8002340:	7bfa      	ldrb	r2, [r7, #15]
 8002342:	797b      	ldrb	r3, [r7, #5]
 8002344:	429a      	cmp	r2, r3
 8002346:	d3ee      	bcc.n	8002326 <SX1272ReadBuffer+0x2e>
    }

    //NSS = 1;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8002348:	2201      	movs	r2, #1
 800234a:	2110      	movs	r1, #16
 800234c:	4803      	ldr	r0, [pc, #12]	; (800235c <SX1272ReadBuffer+0x64>)
 800234e:	f001 f873 	bl	8003438 <HW_GPIO_Write>
}
 8002352:	bf00      	nop
 8002354:	3710      	adds	r7, #16
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40021000 	.word	0x40021000

08002360 <SX1272WriteFifo>:

void SX1272WriteFifo( uint8_t *buffer, uint8_t size )
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	460b      	mov	r3, r1
 800236a:	70fb      	strb	r3, [r7, #3]
    SX1272WriteBuffer( 0, buffer, size );
 800236c:	78fb      	ldrb	r3, [r7, #3]
 800236e:	461a      	mov	r2, r3
 8002370:	6879      	ldr	r1, [r7, #4]
 8002372:	2000      	movs	r0, #0
 8002374:	f7ff ff8e 	bl	8002294 <SX1272WriteBuffer>
}
 8002378:	bf00      	nop
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}

08002380 <SX1272ReadFifo>:

void SX1272ReadFifo( uint8_t *buffer, uint8_t size )
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
 8002388:	460b      	mov	r3, r1
 800238a:	70fb      	strb	r3, [r7, #3]
    SX1272ReadBuffer( 0, buffer, size );
 800238c:	78fb      	ldrb	r3, [r7, #3]
 800238e:	461a      	mov	r2, r3
 8002390:	6879      	ldr	r1, [r7, #4]
 8002392:	2000      	movs	r0, #0
 8002394:	f7ff ffb0 	bl	80022f8 <SX1272ReadBuffer>
}
 8002398:	bf00      	nop
 800239a:	3708      	adds	r7, #8
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}

080023a0 <SX1272SetMaxPayloadLength>:

void SX1272SetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	4603      	mov	r3, r0
 80023a8:	460a      	mov	r2, r1
 80023aa:	71fb      	strb	r3, [r7, #7]
 80023ac:	4613      	mov	r3, r2
 80023ae:	71bb      	strb	r3, [r7, #6]
    SX1272SetModem( modem );
 80023b0:	79fb      	ldrb	r3, [r7, #7]
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7ff fef6 	bl	80021a4 <SX1272SetModem>

    switch( modem )
 80023b8:	79fb      	ldrb	r3, [r7, #7]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d002      	beq.n	80023c4 <SX1272SetMaxPayloadLength+0x24>
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d00e      	beq.n	80023e0 <SX1272SetMaxPayloadLength+0x40>
        break;
    case MODEM_LORA:
        SX1272Write( REG_LR_PAYLOADMAXLENGTH, max );
        break;
    }
}
 80023c2:	e014      	b.n	80023ee <SX1272SetMaxPayloadLength+0x4e>
        if( SX1272.Settings.Fsk.FixLen == false )
 80023c4:	4b0c      	ldr	r3, [pc, #48]	; (80023f8 <SX1272SetMaxPayloadLength+0x58>)
 80023c6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80023ca:	f083 0301 	eor.w	r3, r3, #1
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d00b      	beq.n	80023ec <SX1272SetMaxPayloadLength+0x4c>
            SX1272Write( REG_PAYLOADLENGTH, max );
 80023d4:	79bb      	ldrb	r3, [r7, #6]
 80023d6:	4619      	mov	r1, r3
 80023d8:	2032      	movs	r0, #50	; 0x32
 80023da:	f7ff ff37 	bl	800224c <SX1272Write>
        break;
 80023de:	e005      	b.n	80023ec <SX1272SetMaxPayloadLength+0x4c>
        SX1272Write( REG_LR_PAYLOADMAXLENGTH, max );
 80023e0:	79bb      	ldrb	r3, [r7, #6]
 80023e2:	4619      	mov	r1, r3
 80023e4:	2023      	movs	r0, #35	; 0x23
 80023e6:	f7ff ff31 	bl	800224c <SX1272Write>
        break;
 80023ea:	e000      	b.n	80023ee <SX1272SetMaxPayloadLength+0x4e>
        break;
 80023ec:	bf00      	nop
}
 80023ee:	bf00      	nop
 80023f0:	3708      	adds	r7, #8
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	20000218 	.word	0x20000218

080023fc <SX1272SetPublicNetwork>:

void SX1272SetPublicNetwork( bool enable )
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	4603      	mov	r3, r0
 8002404:	71fb      	strb	r3, [r7, #7]
    SX1272SetModem( MODEM_LORA );
 8002406:	2001      	movs	r0, #1
 8002408:	f7ff fecc 	bl	80021a4 <SX1272SetModem>
    SX1272.Settings.LoRa.PublicNetwork = enable;
 800240c:	4a09      	ldr	r2, [pc, #36]	; (8002434 <SX1272SetPublicNetwork+0x38>)
 800240e:	79fb      	ldrb	r3, [r7, #7]
 8002410:	f882 305c 	strb.w	r3, [r2, #92]	; 0x5c
    if( enable == true )
 8002414:	79fb      	ldrb	r3, [r7, #7]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d004      	beq.n	8002424 <SX1272SetPublicNetwork+0x28>
    {
        // Change LoRa modem SyncWord
        SX1272Write( REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD );
 800241a:	2134      	movs	r1, #52	; 0x34
 800241c:	2039      	movs	r0, #57	; 0x39
 800241e:	f7ff ff15 	bl	800224c <SX1272Write>
    else
    {
        // Change LoRa modem SyncWord
        SX1272Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
    }
}
 8002422:	e003      	b.n	800242c <SX1272SetPublicNetwork+0x30>
        SX1272Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 8002424:	2112      	movs	r1, #18
 8002426:	2039      	movs	r0, #57	; 0x39
 8002428:	f7ff ff10 	bl	800224c <SX1272Write>
}
 800242c:	bf00      	nop
 800242e:	3708      	adds	r7, #8
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	20000218 	.word	0x20000218

08002438 <SX1272OnTimeoutIrq>:
{
    return ( uint32_t )LoRaBoardCallbacks->SX1272BoardGetWakeTime( ) + RADIO_WAKEUP_TIME;// BOARD_WAKEUP_TIME;
}

void SX1272OnTimeoutIrq( void* context )
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b084      	sub	sp, #16
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
    switch( SX1272.Settings.State )
 8002440:	4b4a      	ldr	r3, [pc, #296]	; (800256c <SX1272OnTimeoutIrq+0x134>)
 8002442:	791b      	ldrb	r3, [r3, #4]
 8002444:	2b01      	cmp	r3, #1
 8002446:	d002      	beq.n	800244e <SX1272OnTimeoutIrq+0x16>
 8002448:	2b02      	cmp	r3, #2
 800244a:	d042      	beq.n	80024d2 <SX1272OnTimeoutIrq+0x9a>
        {
            RadioEvents->TxTimeout( );
        }
        break;
    default:
        break;
 800244c:	e08a      	b.n	8002564 <SX1272OnTimeoutIrq+0x12c>
        if( SX1272.Settings.Modem == MODEM_FSK )
 800244e:	4b47      	ldr	r3, [pc, #284]	; (800256c <SX1272OnTimeoutIrq+0x134>)
 8002450:	795b      	ldrb	r3, [r3, #5]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d12f      	bne.n	80024b6 <SX1272OnTimeoutIrq+0x7e>
            SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 8002456:	4b45      	ldr	r3, [pc, #276]	; (800256c <SX1272OnTimeoutIrq+0x134>)
 8002458:	2200      	movs	r2, #0
 800245a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
            SX1272.Settings.FskPacketHandler.SyncWordDetected = false;
 800245e:	4b43      	ldr	r3, [pc, #268]	; (800256c <SX1272OnTimeoutIrq+0x134>)
 8002460:	2200      	movs	r2, #0
 8002462:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
            SX1272.Settings.FskPacketHandler.NbBytes = 0;
 8002466:	4b41      	ldr	r3, [pc, #260]	; (800256c <SX1272OnTimeoutIrq+0x134>)
 8002468:	2200      	movs	r2, #0
 800246a:	879a      	strh	r2, [r3, #60]	; 0x3c
            SX1272.Settings.FskPacketHandler.Size = 0;
 800246c:	4b3f      	ldr	r3, [pc, #252]	; (800256c <SX1272OnTimeoutIrq+0x134>)
 800246e:	2200      	movs	r2, #0
 8002470:	875a      	strh	r2, [r3, #58]	; 0x3a
            SX1272Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8002472:	210b      	movs	r1, #11
 8002474:	203e      	movs	r0, #62	; 0x3e
 8002476:	f7ff fee9 	bl	800224c <SX1272Write>
            SX1272Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 800247a:	2110      	movs	r1, #16
 800247c:	203f      	movs	r0, #63	; 0x3f
 800247e:	f7ff fee5 	bl	800224c <SX1272Write>
            if( SX1272.Settings.Fsk.RxContinuous == true )
 8002482:	4b3a      	ldr	r3, [pc, #232]	; (800256c <SX1272OnTimeoutIrq+0x134>)
 8002484:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002488:	2b00      	cmp	r3, #0
 800248a:	d00e      	beq.n	80024aa <SX1272OnTimeoutIrq+0x72>
                SX1272Write( REG_RXCONFIG, SX1272Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 800248c:	200d      	movs	r0, #13
 800248e:	f7ff feef 	bl	8002270 <SX1272Read>
 8002492:	4603      	mov	r3, r0
 8002494:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002498:	b2db      	uxtb	r3, r3
 800249a:	4619      	mov	r1, r3
 800249c:	200d      	movs	r0, #13
 800249e:	f7ff fed5 	bl	800224c <SX1272Write>
                TimerStart( &RxTimeoutSyncWord );
 80024a2:	4833      	ldr	r0, [pc, #204]	; (8002570 <SX1272OnTimeoutIrq+0x138>)
 80024a4:	f000 fcba 	bl	8002e1c <TimerStart>
 80024a8:	e005      	b.n	80024b6 <SX1272OnTimeoutIrq+0x7e>
                SX1272.Settings.State = RF_IDLE;
 80024aa:	4b30      	ldr	r3, [pc, #192]	; (800256c <SX1272OnTimeoutIrq+0x134>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	711a      	strb	r2, [r3, #4]
                TimerStop( &RxTimeoutSyncWord );
 80024b0:	482f      	ldr	r0, [pc, #188]	; (8002570 <SX1272OnTimeoutIrq+0x138>)
 80024b2:	f000 fd85 	bl	8002fc0 <TimerStop>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80024b6:	4b2f      	ldr	r3, [pc, #188]	; (8002574 <SX1272OnTimeoutIrq+0x13c>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d04f      	beq.n	800255e <SX1272OnTimeoutIrq+0x126>
 80024be:	4b2d      	ldr	r3, [pc, #180]	; (8002574 <SX1272OnTimeoutIrq+0x13c>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d04a      	beq.n	800255e <SX1272OnTimeoutIrq+0x126>
            RadioEvents->RxTimeout( );
 80024c8:	4b2a      	ldr	r3, [pc, #168]	; (8002574 <SX1272OnTimeoutIrq+0x13c>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	4798      	blx	r3
        break;
 80024d0:	e045      	b.n	800255e <SX1272OnTimeoutIrq+0x126>
        SX1272Reset( );
 80024d2:	f7ff fe01 	bl	80020d8 <SX1272Reset>
        SX1272SetOpMode( RF_OPMODE_SLEEP );
 80024d6:	2000      	movs	r0, #0
 80024d8:	f7ff fe2e 	bl	8002138 <SX1272SetOpMode>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 80024dc:	2300      	movs	r3, #0
 80024de:	73fb      	strb	r3, [r7, #15]
 80024e0:	e020      	b.n	8002524 <SX1272OnTimeoutIrq+0xec>
            SX1272SetModem( RadioRegsInit[i].Modem );
 80024e2:	7bfa      	ldrb	r2, [r7, #15]
 80024e4:	4924      	ldr	r1, [pc, #144]	; (8002578 <SX1272OnTimeoutIrq+0x140>)
 80024e6:	4613      	mov	r3, r2
 80024e8:	005b      	lsls	r3, r3, #1
 80024ea:	4413      	add	r3, r2
 80024ec:	440b      	add	r3, r1
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7ff fe57 	bl	80021a4 <SX1272SetModem>
            SX1272Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 80024f6:	7bfa      	ldrb	r2, [r7, #15]
 80024f8:	491f      	ldr	r1, [pc, #124]	; (8002578 <SX1272OnTimeoutIrq+0x140>)
 80024fa:	4613      	mov	r3, r2
 80024fc:	005b      	lsls	r3, r3, #1
 80024fe:	4413      	add	r3, r2
 8002500:	440b      	add	r3, r1
 8002502:	3301      	adds	r3, #1
 8002504:	781b      	ldrb	r3, [r3, #0]
 8002506:	b298      	uxth	r0, r3
 8002508:	7bfa      	ldrb	r2, [r7, #15]
 800250a:	491b      	ldr	r1, [pc, #108]	; (8002578 <SX1272OnTimeoutIrq+0x140>)
 800250c:	4613      	mov	r3, r2
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	4413      	add	r3, r2
 8002512:	440b      	add	r3, r1
 8002514:	3302      	adds	r3, #2
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	4619      	mov	r1, r3
 800251a:	f7ff fe97 	bl	800224c <SX1272Write>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 800251e:	7bfb      	ldrb	r3, [r7, #15]
 8002520:	3301      	adds	r3, #1
 8002522:	73fb      	strb	r3, [r7, #15]
 8002524:	7bfb      	ldrb	r3, [r7, #15]
 8002526:	2b10      	cmp	r3, #16
 8002528:	d9db      	bls.n	80024e2 <SX1272OnTimeoutIrq+0xaa>
        SX1272SetModem( MODEM_FSK );
 800252a:	2000      	movs	r0, #0
 800252c:	f7ff fe3a 	bl	80021a4 <SX1272SetModem>
        SX1272SetPublicNetwork( SX1272.Settings.LoRa.PublicNetwork );
 8002530:	4b0e      	ldr	r3, [pc, #56]	; (800256c <SX1272OnTimeoutIrq+0x134>)
 8002532:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002536:	4618      	mov	r0, r3
 8002538:	f7ff ff60 	bl	80023fc <SX1272SetPublicNetwork>
        SX1272.Settings.State = RF_IDLE;
 800253c:	4b0b      	ldr	r3, [pc, #44]	; (800256c <SX1272OnTimeoutIrq+0x134>)
 800253e:	2200      	movs	r2, #0
 8002540:	711a      	strb	r2, [r3, #4]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8002542:	4b0c      	ldr	r3, [pc, #48]	; (8002574 <SX1272OnTimeoutIrq+0x13c>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d00b      	beq.n	8002562 <SX1272OnTimeoutIrq+0x12a>
 800254a:	4b0a      	ldr	r3, [pc, #40]	; (8002574 <SX1272OnTimeoutIrq+0x13c>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d006      	beq.n	8002562 <SX1272OnTimeoutIrq+0x12a>
            RadioEvents->TxTimeout( );
 8002554:	4b07      	ldr	r3, [pc, #28]	; (8002574 <SX1272OnTimeoutIrq+0x13c>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	4798      	blx	r3
        break;
 800255c:	e001      	b.n	8002562 <SX1272OnTimeoutIrq+0x12a>
        break;
 800255e:	bf00      	nop
 8002560:	e000      	b.n	8002564 <SX1272OnTimeoutIrq+0x12c>
        break;
 8002562:	bf00      	nop
    }
}
 8002564:	bf00      	nop
 8002566:	3710      	adds	r7, #16
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	20000218 	.word	0x20000218
 8002570:	20000298 	.word	0x20000298
 8002574:	2000005c 	.word	0x2000005c
 8002578:	08006c3c 	.word	0x08006c3c

0800257c <SX1272OnDio0Irq>:

void SX1272OnDio0Irq( void* context )
{
 800257c:	b590      	push	{r4, r7, lr}
 800257e:	b085      	sub	sp, #20
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
    volatile uint8_t irqFlags = 0;
 8002584:	2300      	movs	r3, #0
 8002586:	737b      	strb	r3, [r7, #13]

    switch( SX1272.Settings.State )
 8002588:	4ba3      	ldr	r3, [pc, #652]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 800258a:	791b      	ldrb	r3, [r3, #4]
 800258c:	2b01      	cmp	r3, #1
 800258e:	d003      	beq.n	8002598 <SX1272OnDio0Irq+0x1c>
 8002590:	2b02      	cmp	r3, #2
 8002592:	f000 819d 	beq.w	80028d0 <SX1272OnDio0Irq+0x354>
                }
                break;
            }
            break;
        default:
            break;
 8002596:	e1b8      	b.n	800290a <SX1272OnDio0Irq+0x38e>
            switch( SX1272.Settings.Modem )
 8002598:	4b9f      	ldr	r3, [pc, #636]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 800259a:	795b      	ldrb	r3, [r3, #5]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d003      	beq.n	80025a8 <SX1272OnDio0Irq+0x2c>
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	f000 80de 	beq.w	8002762 <SX1272OnDio0Irq+0x1e6>
                break;
 80025a6:	e192      	b.n	80028ce <SX1272OnDio0Irq+0x352>
                if( SX1272.Settings.Fsk.CrcOn == true )
 80025a8:	4b9b      	ldr	r3, [pc, #620]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 80025aa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d04e      	beq.n	8002650 <SX1272OnDio0Irq+0xd4>
                    irqFlags = SX1272Read( REG_IRQFLAGS2 );
 80025b2:	203f      	movs	r0, #63	; 0x3f
 80025b4:	f7ff fe5c 	bl	8002270 <SX1272Read>
 80025b8:	4603      	mov	r3, r0
 80025ba:	737b      	strb	r3, [r7, #13]
                    if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
 80025bc:	7b7b      	ldrb	r3, [r7, #13]
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	f003 0302 	and.w	r3, r3, #2
 80025c4:	2b02      	cmp	r3, #2
 80025c6:	d043      	beq.n	8002650 <SX1272OnDio0Irq+0xd4>
                        SX1272Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 80025c8:	210b      	movs	r1, #11
 80025ca:	203e      	movs	r0, #62	; 0x3e
 80025cc:	f7ff fe3e 	bl	800224c <SX1272Write>
                        SX1272Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 80025d0:	2110      	movs	r1, #16
 80025d2:	203f      	movs	r0, #63	; 0x3f
 80025d4:	f7ff fe3a 	bl	800224c <SX1272Write>
                        TimerStop( &RxTimeoutTimer );
 80025d8:	4890      	ldr	r0, [pc, #576]	; (800281c <SX1272OnDio0Irq+0x2a0>)
 80025da:	f000 fcf1 	bl	8002fc0 <TimerStop>
                        if( SX1272.Settings.Fsk.RxContinuous == false )
 80025de:	4b8e      	ldr	r3, [pc, #568]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 80025e0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80025e4:	f083 0301 	eor.w	r3, r3, #1
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d006      	beq.n	80025fc <SX1272OnDio0Irq+0x80>
                            TimerStop( &RxTimeoutSyncWord );
 80025ee:	488c      	ldr	r0, [pc, #560]	; (8002820 <SX1272OnDio0Irq+0x2a4>)
 80025f0:	f000 fce6 	bl	8002fc0 <TimerStop>
                            SX1272.Settings.State = RF_IDLE;
 80025f4:	4b88      	ldr	r3, [pc, #544]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	711a      	strb	r2, [r3, #4]
 80025fa:	e00d      	b.n	8002618 <SX1272OnDio0Irq+0x9c>
                            SX1272Write( REG_RXCONFIG, SX1272Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80025fc:	200d      	movs	r0, #13
 80025fe:	f7ff fe37 	bl	8002270 <SX1272Read>
 8002602:	4603      	mov	r3, r0
 8002604:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002608:	b2db      	uxtb	r3, r3
 800260a:	4619      	mov	r1, r3
 800260c:	200d      	movs	r0, #13
 800260e:	f7ff fe1d 	bl	800224c <SX1272Write>
                            TimerStart( &RxTimeoutSyncWord );
 8002612:	4883      	ldr	r0, [pc, #524]	; (8002820 <SX1272OnDio0Irq+0x2a4>)
 8002614:	f000 fc02 	bl	8002e1c <TimerStart>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 8002618:	4b82      	ldr	r3, [pc, #520]	; (8002824 <SX1272OnDio0Irq+0x2a8>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d008      	beq.n	8002632 <SX1272OnDio0Irq+0xb6>
 8002620:	4b80      	ldr	r3, [pc, #512]	; (8002824 <SX1272OnDio0Irq+0x2a8>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	691b      	ldr	r3, [r3, #16]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d003      	beq.n	8002632 <SX1272OnDio0Irq+0xb6>
                            RadioEvents->RxError( );
 800262a:	4b7e      	ldr	r3, [pc, #504]	; (8002824 <SX1272OnDio0Irq+0x2a8>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	691b      	ldr	r3, [r3, #16]
 8002630:	4798      	blx	r3
                        SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 8002632:	4b79      	ldr	r3, [pc, #484]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 8002634:	2200      	movs	r2, #0
 8002636:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
                        SX1272.Settings.FskPacketHandler.SyncWordDetected = false;
 800263a:	4b77      	ldr	r3, [pc, #476]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 800263c:	2200      	movs	r2, #0
 800263e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
                        SX1272.Settings.FskPacketHandler.NbBytes = 0;
 8002642:	4b75      	ldr	r3, [pc, #468]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 8002644:	2200      	movs	r2, #0
 8002646:	879a      	strh	r2, [r3, #60]	; 0x3c
                        SX1272.Settings.FskPacketHandler.Size = 0;
 8002648:	4b73      	ldr	r3, [pc, #460]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 800264a:	2200      	movs	r2, #0
 800264c:	875a      	strh	r2, [r3, #58]	; 0x3a
                        break;
 800264e:	e13e      	b.n	80028ce <SX1272OnDio0Irq+0x352>
                if( ( SX1272.Settings.FskPacketHandler.Size == 0 ) && ( SX1272.Settings.FskPacketHandler.NbBytes == 0 ) )
 8002650:	4b71      	ldr	r3, [pc, #452]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 8002652:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8002654:	2b00      	cmp	r3, #0
 8002656:	d12c      	bne.n	80026b2 <SX1272OnDio0Irq+0x136>
 8002658:	4b6f      	ldr	r3, [pc, #444]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 800265a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800265c:	2b00      	cmp	r3, #0
 800265e:	d128      	bne.n	80026b2 <SX1272OnDio0Irq+0x136>
                    if( SX1272.Settings.Fsk.FixLen == false )
 8002660:	4b6d      	ldr	r3, [pc, #436]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 8002662:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8002666:	f083 0301 	eor.w	r3, r3, #1
 800266a:	b2db      	uxtb	r3, r3
 800266c:	2b00      	cmp	r3, #0
 800266e:	d004      	beq.n	800267a <SX1272OnDio0Irq+0xfe>
                        SX1272ReadFifo( ( uint8_t* )&SX1272.Settings.FskPacketHandler.Size, 1 );
 8002670:	2101      	movs	r1, #1
 8002672:	486d      	ldr	r0, [pc, #436]	; (8002828 <SX1272OnDio0Irq+0x2ac>)
 8002674:	f7ff fe84 	bl	8002380 <SX1272ReadFifo>
 8002678:	e006      	b.n	8002688 <SX1272OnDio0Irq+0x10c>
                        SX1272.Settings.FskPacketHandler.Size = SX1272Read( REG_PAYLOADLENGTH );
 800267a:	2032      	movs	r0, #50	; 0x32
 800267c:	f7ff fdf8 	bl	8002270 <SX1272Read>
 8002680:	4603      	mov	r3, r0
 8002682:	b29a      	uxth	r2, r3
 8002684:	4b64      	ldr	r3, [pc, #400]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 8002686:	875a      	strh	r2, [r3, #58]	; 0x3a
                    SX1272ReadFifo( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes, SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 8002688:	4b63      	ldr	r3, [pc, #396]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 800268a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800268c:	461a      	mov	r2, r3
 800268e:	4b67      	ldr	r3, [pc, #412]	; (800282c <SX1272OnDio0Irq+0x2b0>)
 8002690:	18d0      	adds	r0, r2, r3
 8002692:	4b61      	ldr	r3, [pc, #388]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 8002694:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8002696:	b2da      	uxtb	r2, r3
 8002698:	4b5f      	ldr	r3, [pc, #380]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 800269a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800269c:	b2db      	uxtb	r3, r3
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	4619      	mov	r1, r3
 80026a4:	f7ff fe6c 	bl	8002380 <SX1272ReadFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 80026a8:	4b5b      	ldr	r3, [pc, #364]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 80026aa:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 80026ac:	4b5a      	ldr	r3, [pc, #360]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 80026ae:	879a      	strh	r2, [r3, #60]	; 0x3c
 80026b0:	e013      	b.n	80026da <SX1272OnDio0Irq+0x15e>
                    SX1272ReadFifo( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes, SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 80026b2:	4b59      	ldr	r3, [pc, #356]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 80026b4:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80026b6:	461a      	mov	r2, r3
 80026b8:	4b5c      	ldr	r3, [pc, #368]	; (800282c <SX1272OnDio0Irq+0x2b0>)
 80026ba:	18d0      	adds	r0, r2, r3
 80026bc:	4b56      	ldr	r3, [pc, #344]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 80026be:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80026c0:	b2da      	uxtb	r2, r3
 80026c2:	4b55      	ldr	r3, [pc, #340]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 80026c4:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	4619      	mov	r1, r3
 80026ce:	f7ff fe57 	bl	8002380 <SX1272ReadFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 80026d2:	4b51      	ldr	r3, [pc, #324]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 80026d4:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 80026d6:	4b50      	ldr	r3, [pc, #320]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 80026d8:	879a      	strh	r2, [r3, #60]	; 0x3c
                TimerStop( &RxTimeoutTimer );
 80026da:	4850      	ldr	r0, [pc, #320]	; (800281c <SX1272OnDio0Irq+0x2a0>)
 80026dc:	f000 fc70 	bl	8002fc0 <TimerStop>
                if( SX1272.Settings.Fsk.RxContinuous == false )
 80026e0:	4b4d      	ldr	r3, [pc, #308]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 80026e2:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80026e6:	f083 0301 	eor.w	r3, r3, #1
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d006      	beq.n	80026fe <SX1272OnDio0Irq+0x182>
                    SX1272.Settings.State = RF_IDLE;
 80026f0:	4b49      	ldr	r3, [pc, #292]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	711a      	strb	r2, [r3, #4]
                    TimerStop( &RxTimeoutSyncWord );
 80026f6:	484a      	ldr	r0, [pc, #296]	; (8002820 <SX1272OnDio0Irq+0x2a4>)
 80026f8:	f000 fc62 	bl	8002fc0 <TimerStop>
 80026fc:	e00d      	b.n	800271a <SX1272OnDio0Irq+0x19e>
                    SX1272Write( REG_RXCONFIG, SX1272Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80026fe:	200d      	movs	r0, #13
 8002700:	f7ff fdb6 	bl	8002270 <SX1272Read>
 8002704:	4603      	mov	r3, r0
 8002706:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800270a:	b2db      	uxtb	r3, r3
 800270c:	4619      	mov	r1, r3
 800270e:	200d      	movs	r0, #13
 8002710:	f7ff fd9c 	bl	800224c <SX1272Write>
                    TimerStart( &RxTimeoutSyncWord );
 8002714:	4842      	ldr	r0, [pc, #264]	; (8002820 <SX1272OnDio0Irq+0x2a4>)
 8002716:	f000 fb81 	bl	8002e1c <TimerStart>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800271a:	4b42      	ldr	r3, [pc, #264]	; (8002824 <SX1272OnDio0Irq+0x2a8>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d010      	beq.n	8002744 <SX1272OnDio0Irq+0x1c8>
 8002722:	4b40      	ldr	r3, [pc, #256]	; (8002824 <SX1272OnDio0Irq+0x2a8>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d00b      	beq.n	8002744 <SX1272OnDio0Irq+0x1c8>
                    RadioEvents->RxDone( RxTxBuffer, SX1272.Settings.FskPacketHandler.Size, SX1272.Settings.FskPacketHandler.RssiValue, 0 );
 800272c:	4b3d      	ldr	r3, [pc, #244]	; (8002824 <SX1272OnDio0Irq+0x2a8>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	689c      	ldr	r4, [r3, #8]
 8002732:	4b39      	ldr	r3, [pc, #228]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 8002734:	8f59      	ldrh	r1, [r3, #58]	; 0x3a
 8002736:	4b38      	ldr	r3, [pc, #224]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 8002738:	f993 3032 	ldrsb.w	r3, [r3, #50]	; 0x32
 800273c:	b21a      	sxth	r2, r3
 800273e:	2300      	movs	r3, #0
 8002740:	483a      	ldr	r0, [pc, #232]	; (800282c <SX1272OnDio0Irq+0x2b0>)
 8002742:	47a0      	blx	r4
                SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 8002744:	4b34      	ldr	r3, [pc, #208]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 8002746:	2200      	movs	r2, #0
 8002748:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
                SX1272.Settings.FskPacketHandler.SyncWordDetected = false;
 800274c:	4b32      	ldr	r3, [pc, #200]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 800274e:	2200      	movs	r2, #0
 8002750:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
                SX1272.Settings.FskPacketHandler.NbBytes = 0;
 8002754:	4b30      	ldr	r3, [pc, #192]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 8002756:	2200      	movs	r2, #0
 8002758:	879a      	strh	r2, [r3, #60]	; 0x3c
                SX1272.Settings.FskPacketHandler.Size = 0;
 800275a:	4b2f      	ldr	r3, [pc, #188]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 800275c:	2200      	movs	r2, #0
 800275e:	875a      	strh	r2, [r3, #58]	; 0x3a
                break;
 8002760:	e0b5      	b.n	80028ce <SX1272OnDio0Irq+0x352>
                    SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 8002762:	2140      	movs	r1, #64	; 0x40
 8002764:	2012      	movs	r0, #18
 8002766:	f7ff fd71 	bl	800224c <SX1272Write>
                    irqFlags = SX1272Read( REG_LR_IRQFLAGS );
 800276a:	2012      	movs	r0, #18
 800276c:	f7ff fd80 	bl	8002270 <SX1272Read>
 8002770:	4603      	mov	r3, r0
 8002772:	737b      	strb	r3, [r7, #13]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 8002774:	7b7b      	ldrb	r3, [r7, #13]
 8002776:	b2db      	uxtb	r3, r3
 8002778:	f003 0320 	and.w	r3, r3, #32
 800277c:	2b20      	cmp	r3, #32
 800277e:	d121      	bne.n	80027c4 <SX1272OnDio0Irq+0x248>
                        SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 8002780:	2120      	movs	r1, #32
 8002782:	2012      	movs	r0, #18
 8002784:	f7ff fd62 	bl	800224c <SX1272Write>
                        if( SX1272.Settings.LoRa.RxContinuous == false )
 8002788:	4b23      	ldr	r3, [pc, #140]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 800278a:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800278e:	f083 0301 	eor.w	r3, r3, #1
 8002792:	b2db      	uxtb	r3, r3
 8002794:	2b00      	cmp	r3, #0
 8002796:	d002      	beq.n	800279e <SX1272OnDio0Irq+0x222>
                            SX1272.Settings.State = RF_IDLE;
 8002798:	4b1f      	ldr	r3, [pc, #124]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 800279a:	2200      	movs	r2, #0
 800279c:	711a      	strb	r2, [r3, #4]
                        TimerStop( &RxTimeoutTimer );
 800279e:	481f      	ldr	r0, [pc, #124]	; (800281c <SX1272OnDio0Irq+0x2a0>)
 80027a0:	f000 fc0e 	bl	8002fc0 <TimerStop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 80027a4:	4b1f      	ldr	r3, [pc, #124]	; (8002824 <SX1272OnDio0Irq+0x2a8>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	f000 808d 	beq.w	80028c8 <SX1272OnDio0Irq+0x34c>
 80027ae:	4b1d      	ldr	r3, [pc, #116]	; (8002824 <SX1272OnDio0Irq+0x2a8>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	691b      	ldr	r3, [r3, #16]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	f000 8087 	beq.w	80028c8 <SX1272OnDio0Irq+0x34c>
                            RadioEvents->RxError( );
 80027ba:	4b1a      	ldr	r3, [pc, #104]	; (8002824 <SX1272OnDio0Irq+0x2a8>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	691b      	ldr	r3, [r3, #16]
 80027c0:	4798      	blx	r3
                        break;
 80027c2:	e081      	b.n	80028c8 <SX1272OnDio0Irq+0x34c>
                    SX1272.Settings.LoRaPacketHandler.SnrValue = ( ( ( int8_t )SX1272Read( REG_LR_PKTSNRVALUE ) ) + 2 ) >> 2;
 80027c4:	2019      	movs	r0, #25
 80027c6:	f7ff fd53 	bl	8002270 <SX1272Read>
 80027ca:	4603      	mov	r3, r0
 80027cc:	b25b      	sxtb	r3, r3
 80027ce:	3302      	adds	r3, #2
 80027d0:	109b      	asrs	r3, r3, #2
 80027d2:	b25a      	sxtb	r2, r3
 80027d4:	4b10      	ldr	r3, [pc, #64]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 80027d6:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
                    int16_t rssi = SX1272Read( REG_LR_PKTRSSIVALUE );
 80027da:	201a      	movs	r0, #26
 80027dc:	f7ff fd48 	bl	8002270 <SX1272Read>
 80027e0:	4603      	mov	r3, r0
 80027e2:	81fb      	strh	r3, [r7, #14]
                    if( SX1272.Settings.LoRaPacketHandler.SnrValue < 0 )
 80027e4:	4b0c      	ldr	r3, [pc, #48]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 80027e6:	f993 3060 	ldrsb.w	r3, [r3, #96]	; 0x60
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	da20      	bge.n	8002830 <SX1272OnDio0Irq+0x2b4>
                        SX1272.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET + rssi + ( rssi >> 4 ) +
 80027ee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80027f2:	111b      	asrs	r3, r3, #4
 80027f4:	b21b      	sxth	r3, r3
 80027f6:	b29a      	uxth	r2, r3
 80027f8:	89fb      	ldrh	r3, [r7, #14]
 80027fa:	4413      	add	r3, r2
 80027fc:	b29a      	uxth	r2, r3
                                                                      SX1272.Settings.LoRaPacketHandler.SnrValue;
 80027fe:	4b06      	ldr	r3, [pc, #24]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 8002800:	f993 3060 	ldrsb.w	r3, [r3, #96]	; 0x60
 8002804:	b29b      	uxth	r3, r3
                        SX1272.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET + rssi + ( rssi >> 4 ) +
 8002806:	4413      	add	r3, r2
 8002808:	b29b      	uxth	r3, r3
 800280a:	3b8b      	subs	r3, #139	; 0x8b
 800280c:	b29b      	uxth	r3, r3
 800280e:	b21a      	sxth	r2, r3
 8002810:	4b01      	ldr	r3, [pc, #4]	; (8002818 <SX1272OnDio0Irq+0x29c>)
 8002812:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8002816:	e019      	b.n	800284c <SX1272OnDio0Irq+0x2d0>
 8002818:	20000218 	.word	0x20000218
 800281c:	200002b0 	.word	0x200002b0
 8002820:	20000298 	.word	0x20000298
 8002824:	2000005c 	.word	0x2000005c
 8002828:	20000252 	.word	0x20000252
 800282c:	20000060 	.word	0x20000060
                        SX1272.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET + rssi + ( rssi >> 4 );
 8002830:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002834:	111b      	asrs	r3, r3, #4
 8002836:	b21b      	sxth	r3, r3
 8002838:	b29a      	uxth	r2, r3
 800283a:	89fb      	ldrh	r3, [r7, #14]
 800283c:	4413      	add	r3, r2
 800283e:	b29b      	uxth	r3, r3
 8002840:	3b8b      	subs	r3, #139	; 0x8b
 8002842:	b29b      	uxth	r3, r3
 8002844:	b21a      	sxth	r2, r3
 8002846:	4b33      	ldr	r3, [pc, #204]	; (8002914 <SX1272OnDio0Irq+0x398>)
 8002848:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
                    SX1272.Settings.LoRaPacketHandler.Size = SX1272Read( REG_LR_RXNBBYTES );
 800284c:	2013      	movs	r0, #19
 800284e:	f7ff fd0f 	bl	8002270 <SX1272Read>
 8002852:	4603      	mov	r3, r0
 8002854:	461a      	mov	r2, r3
 8002856:	4b2f      	ldr	r3, [pc, #188]	; (8002914 <SX1272OnDio0Irq+0x398>)
 8002858:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
                    SX1272Write( REG_LR_FIFOADDRPTR, SX1272Read( REG_LR_FIFORXCURRENTADDR ) );
 800285c:	2010      	movs	r0, #16
 800285e:	f7ff fd07 	bl	8002270 <SX1272Read>
 8002862:	4603      	mov	r3, r0
 8002864:	4619      	mov	r1, r3
 8002866:	200d      	movs	r0, #13
 8002868:	f7ff fcf0 	bl	800224c <SX1272Write>
                    SX1272ReadFifo( RxTxBuffer, SX1272.Settings.LoRaPacketHandler.Size );
 800286c:	4b29      	ldr	r3, [pc, #164]	; (8002914 <SX1272OnDio0Irq+0x398>)
 800286e:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8002872:	4619      	mov	r1, r3
 8002874:	4828      	ldr	r0, [pc, #160]	; (8002918 <SX1272OnDio0Irq+0x39c>)
 8002876:	f7ff fd83 	bl	8002380 <SX1272ReadFifo>
                    if( SX1272.Settings.LoRa.RxContinuous == false )
 800287a:	4b26      	ldr	r3, [pc, #152]	; (8002914 <SX1272OnDio0Irq+0x398>)
 800287c:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8002880:	f083 0301 	eor.w	r3, r3, #1
 8002884:	b2db      	uxtb	r3, r3
 8002886:	2b00      	cmp	r3, #0
 8002888:	d002      	beq.n	8002890 <SX1272OnDio0Irq+0x314>
                        SX1272.Settings.State = RF_IDLE;
 800288a:	4b22      	ldr	r3, [pc, #136]	; (8002914 <SX1272OnDio0Irq+0x398>)
 800288c:	2200      	movs	r2, #0
 800288e:	711a      	strb	r2, [r3, #4]
                    TimerStop( &RxTimeoutTimer );
 8002890:	4822      	ldr	r0, [pc, #136]	; (800291c <SX1272OnDio0Irq+0x3a0>)
 8002892:	f000 fb95 	bl	8002fc0 <TimerStop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8002896:	4b22      	ldr	r3, [pc, #136]	; (8002920 <SX1272OnDio0Irq+0x3a4>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d016      	beq.n	80028cc <SX1272OnDio0Irq+0x350>
 800289e:	4b20      	ldr	r3, [pc, #128]	; (8002920 <SX1272OnDio0Irq+0x3a4>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d011      	beq.n	80028cc <SX1272OnDio0Irq+0x350>
                        RadioEvents->RxDone( RxTxBuffer, SX1272.Settings.LoRaPacketHandler.Size, SX1272.Settings.LoRaPacketHandler.RssiValue, SX1272.Settings.LoRaPacketHandler.SnrValue );
 80028a8:	4b1d      	ldr	r3, [pc, #116]	; (8002920 <SX1272OnDio0Irq+0x3a4>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	689c      	ldr	r4, [r3, #8]
 80028ae:	4b19      	ldr	r3, [pc, #100]	; (8002914 <SX1272OnDio0Irq+0x398>)
 80028b0:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80028b4:	b299      	uxth	r1, r3
 80028b6:	4b17      	ldr	r3, [pc, #92]	; (8002914 <SX1272OnDio0Irq+0x398>)
 80028b8:	f9b3 2062 	ldrsh.w	r2, [r3, #98]	; 0x62
 80028bc:	4b15      	ldr	r3, [pc, #84]	; (8002914 <SX1272OnDio0Irq+0x398>)
 80028be:	f993 3060 	ldrsb.w	r3, [r3, #96]	; 0x60
 80028c2:	4815      	ldr	r0, [pc, #84]	; (8002918 <SX1272OnDio0Irq+0x39c>)
 80028c4:	47a0      	blx	r4
                break;
 80028c6:	e001      	b.n	80028cc <SX1272OnDio0Irq+0x350>
                        break;
 80028c8:	bf00      	nop
 80028ca:	e01e      	b.n	800290a <SX1272OnDio0Irq+0x38e>
                break;
 80028cc:	bf00      	nop
            break;
 80028ce:	e01c      	b.n	800290a <SX1272OnDio0Irq+0x38e>
            TimerStop( &TxTimeoutTimer );
 80028d0:	4814      	ldr	r0, [pc, #80]	; (8002924 <SX1272OnDio0Irq+0x3a8>)
 80028d2:	f000 fb75 	bl	8002fc0 <TimerStop>
            switch( SX1272.Settings.Modem )
 80028d6:	4b0f      	ldr	r3, [pc, #60]	; (8002914 <SX1272OnDio0Irq+0x398>)
 80028d8:	795b      	ldrb	r3, [r3, #5]
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d103      	bne.n	80028e6 <SX1272OnDio0Irq+0x36a>
                SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 80028de:	2108      	movs	r1, #8
 80028e0:	2012      	movs	r0, #18
 80028e2:	f7ff fcb3 	bl	800224c <SX1272Write>
                SX1272.Settings.State = RF_IDLE;
 80028e6:	4b0b      	ldr	r3, [pc, #44]	; (8002914 <SX1272OnDio0Irq+0x398>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	711a      	strb	r2, [r3, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 80028ec:	4b0c      	ldr	r3, [pc, #48]	; (8002920 <SX1272OnDio0Irq+0x3a4>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d008      	beq.n	8002906 <SX1272OnDio0Irq+0x38a>
 80028f4:	4b0a      	ldr	r3, [pc, #40]	; (8002920 <SX1272OnDio0Irq+0x3a4>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d003      	beq.n	8002906 <SX1272OnDio0Irq+0x38a>
                    RadioEvents->TxDone( );
 80028fe:	4b08      	ldr	r3, [pc, #32]	; (8002920 <SX1272OnDio0Irq+0x3a4>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4798      	blx	r3
                break;
 8002906:	bf00      	nop
            break;
 8002908:	bf00      	nop
    }
}
 800290a:	bf00      	nop
 800290c:	3714      	adds	r7, #20
 800290e:	46bd      	mov	sp, r7
 8002910:	bd90      	pop	{r4, r7, pc}
 8002912:	bf00      	nop
 8002914:	20000218 	.word	0x20000218
 8002918:	20000060 	.word	0x20000060
 800291c:	200002b0 	.word	0x200002b0
 8002920:	2000005c 	.word	0x2000005c
 8002924:	20000280 	.word	0x20000280

08002928 <SX1272OnDio1Irq>:

void SX1272OnDio1Irq( void* context )
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b082      	sub	sp, #8
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
    switch( SX1272.Settings.State )
 8002930:	4b62      	ldr	r3, [pc, #392]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002932:	791b      	ldrb	r3, [r3, #4]
 8002934:	2b01      	cmp	r3, #1
 8002936:	d002      	beq.n	800293e <SX1272OnDio1Irq+0x16>
 8002938:	2b02      	cmp	r3, #2
 800293a:	d07a      	beq.n	8002a32 <SX1272OnDio1Irq+0x10a>
            default:
                break;
            }
            break;
        default:
            break;
 800293c:	e0b9      	b.n	8002ab2 <SX1272OnDio1Irq+0x18a>
            switch( SX1272.Settings.Modem )
 800293e:	4b5f      	ldr	r3, [pc, #380]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002940:	795b      	ldrb	r3, [r3, #5]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d002      	beq.n	800294c <SX1272OnDio1Irq+0x24>
 8002946:	2b01      	cmp	r3, #1
 8002948:	d05a      	beq.n	8002a00 <SX1272OnDio1Irq+0xd8>
                break;
 800294a:	e071      	b.n	8002a30 <SX1272OnDio1Irq+0x108>
                TimerStop( &RxTimeoutSyncWord );
 800294c:	485c      	ldr	r0, [pc, #368]	; (8002ac0 <SX1272OnDio1Irq+0x198>)
 800294e:	f000 fb37 	bl	8002fc0 <TimerStop>
                if( ( SX1272.Settings.FskPacketHandler.Size == 0 ) && ( SX1272.Settings.FskPacketHandler.NbBytes == 0 ) )
 8002952:	4b5a      	ldr	r3, [pc, #360]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002954:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8002956:	2b00      	cmp	r3, #0
 8002958:	d117      	bne.n	800298a <SX1272OnDio1Irq+0x62>
 800295a:	4b58      	ldr	r3, [pc, #352]	; (8002abc <SX1272OnDio1Irq+0x194>)
 800295c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800295e:	2b00      	cmp	r3, #0
 8002960:	d113      	bne.n	800298a <SX1272OnDio1Irq+0x62>
                    if( SX1272.Settings.Fsk.FixLen == false )
 8002962:	4b56      	ldr	r3, [pc, #344]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002964:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8002968:	f083 0301 	eor.w	r3, r3, #1
 800296c:	b2db      	uxtb	r3, r3
 800296e:	2b00      	cmp	r3, #0
 8002970:	d004      	beq.n	800297c <SX1272OnDio1Irq+0x54>
                        SX1272ReadFifo( ( uint8_t* )&SX1272.Settings.FskPacketHandler.Size, 1 );
 8002972:	2101      	movs	r1, #1
 8002974:	4853      	ldr	r0, [pc, #332]	; (8002ac4 <SX1272OnDio1Irq+0x19c>)
 8002976:	f7ff fd03 	bl	8002380 <SX1272ReadFifo>
 800297a:	e006      	b.n	800298a <SX1272OnDio1Irq+0x62>
                        SX1272.Settings.FskPacketHandler.Size = SX1272Read( REG_PAYLOADLENGTH );
 800297c:	2032      	movs	r0, #50	; 0x32
 800297e:	f7ff fc77 	bl	8002270 <SX1272Read>
 8002982:	4603      	mov	r3, r0
 8002984:	b29a      	uxth	r2, r3
 8002986:	4b4d      	ldr	r3, [pc, #308]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002988:	875a      	strh	r2, [r3, #58]	; 0x3a
                if( ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes ) >= SX1272.Settings.FskPacketHandler.FifoThresh )
 800298a:	4b4c      	ldr	r3, [pc, #304]	; (8002abc <SX1272OnDio1Irq+0x194>)
 800298c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800298e:	461a      	mov	r2, r3
 8002990:	4b4a      	ldr	r3, [pc, #296]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002992:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	4a49      	ldr	r2, [pc, #292]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002998:	f892 203e 	ldrb.w	r2, [r2, #62]	; 0x3e
 800299c:	4293      	cmp	r3, r2
 800299e:	db1a      	blt.n	80029d6 <SX1272OnDio1Irq+0xae>
                    SX1272ReadFifo( ( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes ), SX1272.Settings.FskPacketHandler.FifoThresh - 1 );
 80029a0:	4b46      	ldr	r3, [pc, #280]	; (8002abc <SX1272OnDio1Irq+0x194>)
 80029a2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80029a4:	461a      	mov	r2, r3
 80029a6:	4b48      	ldr	r3, [pc, #288]	; (8002ac8 <SX1272OnDio1Irq+0x1a0>)
 80029a8:	441a      	add	r2, r3
 80029aa:	4b44      	ldr	r3, [pc, #272]	; (8002abc <SX1272OnDio1Irq+0x194>)
 80029ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80029b0:	3b01      	subs	r3, #1
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	4619      	mov	r1, r3
 80029b6:	4610      	mov	r0, r2
 80029b8:	f7ff fce2 	bl	8002380 <SX1272ReadFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.FifoThresh - 1;
 80029bc:	4b3f      	ldr	r3, [pc, #252]	; (8002abc <SX1272OnDio1Irq+0x194>)
 80029be:	8f9a      	ldrh	r2, [r3, #60]	; 0x3c
 80029c0:	4b3e      	ldr	r3, [pc, #248]	; (8002abc <SX1272OnDio1Irq+0x194>)
 80029c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80029c6:	b29b      	uxth	r3, r3
 80029c8:	4413      	add	r3, r2
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	3b01      	subs	r3, #1
 80029ce:	b29a      	uxth	r2, r3
 80029d0:	4b3a      	ldr	r3, [pc, #232]	; (8002abc <SX1272OnDio1Irq+0x194>)
 80029d2:	879a      	strh	r2, [r3, #60]	; 0x3c
                break;
 80029d4:	e02c      	b.n	8002a30 <SX1272OnDio1Irq+0x108>
                    SX1272ReadFifo( ( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes ), SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 80029d6:	4b39      	ldr	r3, [pc, #228]	; (8002abc <SX1272OnDio1Irq+0x194>)
 80029d8:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80029da:	461a      	mov	r2, r3
 80029dc:	4b3a      	ldr	r3, [pc, #232]	; (8002ac8 <SX1272OnDio1Irq+0x1a0>)
 80029de:	18d0      	adds	r0, r2, r3
 80029e0:	4b36      	ldr	r3, [pc, #216]	; (8002abc <SX1272OnDio1Irq+0x194>)
 80029e2:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80029e4:	b2da      	uxtb	r2, r3
 80029e6:	4b35      	ldr	r3, [pc, #212]	; (8002abc <SX1272OnDio1Irq+0x194>)
 80029e8:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	1ad3      	subs	r3, r2, r3
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	4619      	mov	r1, r3
 80029f2:	f7ff fcc5 	bl	8002380 <SX1272ReadFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 80029f6:	4b31      	ldr	r3, [pc, #196]	; (8002abc <SX1272OnDio1Irq+0x194>)
 80029f8:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 80029fa:	4b30      	ldr	r3, [pc, #192]	; (8002abc <SX1272OnDio1Irq+0x194>)
 80029fc:	879a      	strh	r2, [r3, #60]	; 0x3c
                break;
 80029fe:	e017      	b.n	8002a30 <SX1272OnDio1Irq+0x108>
                TimerStop( &RxTimeoutTimer );
 8002a00:	4832      	ldr	r0, [pc, #200]	; (8002acc <SX1272OnDio1Irq+0x1a4>)
 8002a02:	f000 fadd 	bl	8002fc0 <TimerStop>
                SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 8002a06:	2180      	movs	r1, #128	; 0x80
 8002a08:	2012      	movs	r0, #18
 8002a0a:	f7ff fc1f 	bl	800224c <SX1272Write>
                SX1272.Settings.State = RF_IDLE;
 8002a0e:	4b2b      	ldr	r3, [pc, #172]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	711a      	strb	r2, [r3, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8002a14:	4b2e      	ldr	r3, [pc, #184]	; (8002ad0 <SX1272OnDio1Irq+0x1a8>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d008      	beq.n	8002a2e <SX1272OnDio1Irq+0x106>
 8002a1c:	4b2c      	ldr	r3, [pc, #176]	; (8002ad0 <SX1272OnDio1Irq+0x1a8>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	68db      	ldr	r3, [r3, #12]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d003      	beq.n	8002a2e <SX1272OnDio1Irq+0x106>
                    RadioEvents->RxTimeout( );
 8002a26:	4b2a      	ldr	r3, [pc, #168]	; (8002ad0 <SX1272OnDio1Irq+0x1a8>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	4798      	blx	r3
                break;
 8002a2e:	bf00      	nop
            break;
 8002a30:	e03f      	b.n	8002ab2 <SX1272OnDio1Irq+0x18a>
            switch( SX1272.Settings.Modem )
 8002a32:	4b22      	ldr	r3, [pc, #136]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002a34:	795b      	ldrb	r3, [r3, #5]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d002      	beq.n	8002a40 <SX1272OnDio1Irq+0x118>
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	d037      	beq.n	8002aae <SX1272OnDio1Irq+0x186>
                break;
 8002a3e:	e037      	b.n	8002ab0 <SX1272OnDio1Irq+0x188>
                if( ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes ) > SX1272.Settings.FskPacketHandler.ChunkSize )
 8002a40:	4b1e      	ldr	r3, [pc, #120]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002a42:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8002a44:	461a      	mov	r2, r3
 8002a46:	4b1d      	ldr	r3, [pc, #116]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002a48:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	4a1b      	ldr	r2, [pc, #108]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002a4e:	f892 203f 	ldrb.w	r2, [r2, #63]	; 0x3f
 8002a52:	4293      	cmp	r3, r2
 8002a54:	dd16      	ble.n	8002a84 <SX1272OnDio1Irq+0x15c>
                    SX1272WriteFifo( ( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes ), SX1272.Settings.FskPacketHandler.ChunkSize );
 8002a56:	4b19      	ldr	r3, [pc, #100]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002a58:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	4b1a      	ldr	r3, [pc, #104]	; (8002ac8 <SX1272OnDio1Irq+0x1a0>)
 8002a5e:	441a      	add	r2, r3
 8002a60:	4b16      	ldr	r3, [pc, #88]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002a62:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002a66:	4619      	mov	r1, r3
 8002a68:	4610      	mov	r0, r2
 8002a6a:	f7ff fc79 	bl	8002360 <SX1272WriteFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.ChunkSize;
 8002a6e:	4b13      	ldr	r3, [pc, #76]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002a70:	8f9a      	ldrh	r2, [r3, #60]	; 0x3c
 8002a72:	4b12      	ldr	r3, [pc, #72]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002a74:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	4413      	add	r3, r2
 8002a7c:	b29a      	uxth	r2, r3
 8002a7e:	4b0f      	ldr	r3, [pc, #60]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002a80:	879a      	strh	r2, [r3, #60]	; 0x3c
                break;
 8002a82:	e015      	b.n	8002ab0 <SX1272OnDio1Irq+0x188>
                    SX1272WriteFifo( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes, SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 8002a84:	4b0d      	ldr	r3, [pc, #52]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002a86:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8002a88:	461a      	mov	r2, r3
 8002a8a:	4b0f      	ldr	r3, [pc, #60]	; (8002ac8 <SX1272OnDio1Irq+0x1a0>)
 8002a8c:	18d0      	adds	r0, r2, r3
 8002a8e:	4b0b      	ldr	r3, [pc, #44]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002a90:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8002a92:	b2da      	uxtb	r2, r3
 8002a94:	4b09      	ldr	r3, [pc, #36]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002a96:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	1ad3      	subs	r3, r2, r3
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	f7ff fc5e 	bl	8002360 <SX1272WriteFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes;
 8002aa4:	4b05      	ldr	r3, [pc, #20]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002aa6:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 8002aa8:	4b04      	ldr	r3, [pc, #16]	; (8002abc <SX1272OnDio1Irq+0x194>)
 8002aaa:	879a      	strh	r2, [r3, #60]	; 0x3c
                break;
 8002aac:	e000      	b.n	8002ab0 <SX1272OnDio1Irq+0x188>
                break;
 8002aae:	bf00      	nop
            break;
 8002ab0:	bf00      	nop
    }
}
 8002ab2:	bf00      	nop
 8002ab4:	3708      	adds	r7, #8
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	20000218 	.word	0x20000218
 8002ac0:	20000298 	.word	0x20000298
 8002ac4:	20000252 	.word	0x20000252
 8002ac8:	20000060 	.word	0x20000060
 8002acc:	200002b0 	.word	0x200002b0
 8002ad0:	2000005c 	.word	0x2000005c

08002ad4 <SX1272OnDio2Irq>:

void SX1272OnDio2Irq( void* context )
{
 8002ad4:	b590      	push	{r4, r7, lr}
 8002ad6:	b087      	sub	sp, #28
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
    uint32_t afcChannel = 0;
 8002adc:	2300      	movs	r3, #0
 8002ade:	617b      	str	r3, [r7, #20]


    switch( SX1272.Settings.State )
 8002ae0:	4b57      	ldr	r3, [pc, #348]	; (8002c40 <SX1272OnDio2Irq+0x16c>)
 8002ae2:	791b      	ldrb	r3, [r3, #4]
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d002      	beq.n	8002aee <SX1272OnDio2Irq+0x1a>
 8002ae8:	2b02      	cmp	r3, #2
 8002aea:	d07b      	beq.n	8002be4 <SX1272OnDio2Irq+0x110>
            default:
                break;
            }
            break;
        default:
            break;
 8002aec:	e0a4      	b.n	8002c38 <SX1272OnDio2Irq+0x164>
            switch( SX1272.Settings.Modem )
 8002aee:	4b54      	ldr	r3, [pc, #336]	; (8002c40 <SX1272OnDio2Irq+0x16c>)
 8002af0:	795b      	ldrb	r3, [r3, #5]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d002      	beq.n	8002afc <SX1272OnDio2Irq+0x28>
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d051      	beq.n	8002b9e <SX1272OnDio2Irq+0xca>
                break;
 8002afa:	e072      	b.n	8002be2 <SX1272OnDio2Irq+0x10e>
                SX1272.Settings.FskPacketHandler.PreambleDetected = true;
 8002afc:	4b50      	ldr	r3, [pc, #320]	; (8002c40 <SX1272OnDio2Irq+0x16c>)
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
                if( ( SX1272.Settings.FskPacketHandler.PreambleDetected == true ) && ( SX1272.Settings.FskPacketHandler.SyncWordDetected == false ) )
 8002b04:	4b4e      	ldr	r3, [pc, #312]	; (8002c40 <SX1272OnDio2Irq+0x16c>)
 8002b06:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d166      	bne.n	8002bdc <SX1272OnDio2Irq+0x108>
 8002b0e:	4b4c      	ldr	r3, [pc, #304]	; (8002c40 <SX1272OnDio2Irq+0x16c>)
 8002b10:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d161      	bne.n	8002bdc <SX1272OnDio2Irq+0x108>
                    TimerStop( &RxTimeoutSyncWord );
 8002b18:	484a      	ldr	r0, [pc, #296]	; (8002c44 <SX1272OnDio2Irq+0x170>)
 8002b1a:	f000 fa51 	bl	8002fc0 <TimerStop>
                    SX1272.Settings.FskPacketHandler.SyncWordDetected = true;
 8002b1e:	4b48      	ldr	r3, [pc, #288]	; (8002c40 <SX1272OnDio2Irq+0x16c>)
 8002b20:	2201      	movs	r2, #1
 8002b22:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
                    SX1272.Settings.FskPacketHandler.RssiValue = -( SX1272Read( REG_RSSIVALUE ) >> 1 );
 8002b26:	2011      	movs	r0, #17
 8002b28:	f7ff fba2 	bl	8002270 <SX1272Read>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	085b      	lsrs	r3, r3, #1
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	425b      	negs	r3, r3
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	b25a      	sxtb	r2, r3
 8002b38:	4b41      	ldr	r3, [pc, #260]	; (8002c40 <SX1272OnDio2Irq+0x16c>)
 8002b3a:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
                    afcChannel = ( ( ( uint16_t )SX1272Read( REG_AFCMSB ) << 8 ) |
 8002b3e:	201b      	movs	r0, #27
 8002b40:	f7ff fb96 	bl	8002270 <SX1272Read>
 8002b44:	4603      	mov	r3, r0
 8002b46:	021c      	lsls	r4, r3, #8
                                     ( uint16_t )SX1272Read( REG_AFCLSB ) );
 8002b48:	201c      	movs	r0, #28
 8002b4a:	f7ff fb91 	bl	8002270 <SX1272Read>
 8002b4e:	4603      	mov	r3, r0
                    afcChannel = ( ( ( uint16_t )SX1272Read( REG_AFCMSB ) << 8 ) |
 8002b50:	4323      	orrs	r3, r4
 8002b52:	617b      	str	r3, [r7, #20]
                    SX_CHANNEL_TO_FREQ( afcChannel, SX1272.Settings.FskPacketHandler.AfcValue );
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	0a1b      	lsrs	r3, r3, #8
 8002b58:	613b      	str	r3, [r7, #16]
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	021b      	lsls	r3, r3, #8
 8002b5e:	697a      	ldr	r2, [r7, #20]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	60fb      	str	r3, [r7, #12]
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	f643 5209 	movw	r2, #15625	; 0x3d09
 8002b6a:	fb02 f203 	mul.w	r2, r2, r3
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	f643 5109 	movw	r1, #15625	; 0x3d09
 8002b74:	fb01 f303 	mul.w	r3, r1, r3
 8002b78:	3380      	adds	r3, #128	; 0x80
 8002b7a:	0a1b      	lsrs	r3, r3, #8
 8002b7c:	4413      	add	r3, r2
 8002b7e:	461a      	mov	r2, r3
 8002b80:	4b2f      	ldr	r3, [pc, #188]	; (8002c40 <SX1272OnDio2Irq+0x16c>)
 8002b82:	635a      	str	r2, [r3, #52]	; 0x34
                    SX1272.Settings.FskPacketHandler.RxGain = ( SX1272Read( REG_LNA ) >> 5 ) & 0x07;
 8002b84:	200c      	movs	r0, #12
 8002b86:	f7ff fb73 	bl	8002270 <SX1272Read>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	095b      	lsrs	r3, r3, #5
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	f003 0307 	and.w	r3, r3, #7
 8002b94:	b2da      	uxtb	r2, r3
 8002b96:	4b2a      	ldr	r3, [pc, #168]	; (8002c40 <SX1272OnDio2Irq+0x16c>)
 8002b98:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
                break;
 8002b9c:	e01e      	b.n	8002bdc <SX1272OnDio2Irq+0x108>
                if( SX1272.Settings.LoRa.FreqHopOn == true )
 8002b9e:	4b28      	ldr	r3, [pc, #160]	; (8002c40 <SX1272OnDio2Irq+0x16c>)
 8002ba0:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d01b      	beq.n	8002be0 <SX1272OnDio2Irq+0x10c>
                    SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8002ba8:	2102      	movs	r1, #2
 8002baa:	2012      	movs	r0, #18
 8002bac:	f7ff fb4e 	bl	800224c <SX1272Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8002bb0:	4b25      	ldr	r3, [pc, #148]	; (8002c48 <SX1272OnDio2Irq+0x174>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d013      	beq.n	8002be0 <SX1272OnDio2Irq+0x10c>
 8002bb8:	4b23      	ldr	r3, [pc, #140]	; (8002c48 <SX1272OnDio2Irq+0x174>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	695b      	ldr	r3, [r3, #20]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d00e      	beq.n	8002be0 <SX1272OnDio2Irq+0x10c>
                        RadioEvents->FhssChangeChannel( ( SX1272Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8002bc2:	4b21      	ldr	r3, [pc, #132]	; (8002c48 <SX1272OnDio2Irq+0x174>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	695c      	ldr	r4, [r3, #20]
 8002bc8:	201c      	movs	r0, #28
 8002bca:	f7ff fb51 	bl	8002270 <SX1272Read>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	47a0      	blx	r4
                break;
 8002bda:	e001      	b.n	8002be0 <SX1272OnDio2Irq+0x10c>
                break;
 8002bdc:	bf00      	nop
 8002bde:	e02b      	b.n	8002c38 <SX1272OnDio2Irq+0x164>
                break;
 8002be0:	bf00      	nop
            break;
 8002be2:	e029      	b.n	8002c38 <SX1272OnDio2Irq+0x164>
            switch( SX1272.Settings.Modem )
 8002be4:	4b16      	ldr	r3, [pc, #88]	; (8002c40 <SX1272OnDio2Irq+0x16c>)
 8002be6:	795b      	ldrb	r3, [r3, #5]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d021      	beq.n	8002c30 <SX1272OnDio2Irq+0x15c>
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d000      	beq.n	8002bf2 <SX1272OnDio2Irq+0x11e>
                break;
 8002bf0:	e021      	b.n	8002c36 <SX1272OnDio2Irq+0x162>
                if( SX1272.Settings.LoRa.FreqHopOn == true )
 8002bf2:	4b13      	ldr	r3, [pc, #76]	; (8002c40 <SX1272OnDio2Irq+0x16c>)
 8002bf4:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d01b      	beq.n	8002c34 <SX1272OnDio2Irq+0x160>
                    SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8002bfc:	2102      	movs	r1, #2
 8002bfe:	2012      	movs	r0, #18
 8002c00:	f7ff fb24 	bl	800224c <SX1272Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8002c04:	4b10      	ldr	r3, [pc, #64]	; (8002c48 <SX1272OnDio2Irq+0x174>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d013      	beq.n	8002c34 <SX1272OnDio2Irq+0x160>
 8002c0c:	4b0e      	ldr	r3, [pc, #56]	; (8002c48 <SX1272OnDio2Irq+0x174>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	695b      	ldr	r3, [r3, #20]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d00e      	beq.n	8002c34 <SX1272OnDio2Irq+0x160>
                        RadioEvents->FhssChangeChannel( ( SX1272Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8002c16:	4b0c      	ldr	r3, [pc, #48]	; (8002c48 <SX1272OnDio2Irq+0x174>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	695c      	ldr	r4, [r3, #20]
 8002c1c:	201c      	movs	r0, #28
 8002c1e:	f7ff fb27 	bl	8002270 <SX1272Read>
 8002c22:	4603      	mov	r3, r0
 8002c24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	47a0      	blx	r4
                break;
 8002c2e:	e001      	b.n	8002c34 <SX1272OnDio2Irq+0x160>
                break;
 8002c30:	bf00      	nop
 8002c32:	e000      	b.n	8002c36 <SX1272OnDio2Irq+0x162>
                break;
 8002c34:	bf00      	nop
            break;
 8002c36:	bf00      	nop
    }
}
 8002c38:	bf00      	nop
 8002c3a:	371c      	adds	r7, #28
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd90      	pop	{r4, r7, pc}
 8002c40:	20000218 	.word	0x20000218
 8002c44:	20000298 	.word	0x20000298
 8002c48:	2000005c 	.word	0x2000005c

08002c4c <SX1272OnDio3Irq>:

void SX1272OnDio3Irq( void* context )
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b082      	sub	sp, #8
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
    switch( SX1272.Settings.Modem )
 8002c54:	4b1d      	ldr	r3, [pc, #116]	; (8002ccc <SX1272OnDio3Irq+0x80>)
 8002c56:	795b      	ldrb	r3, [r3, #5]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d030      	beq.n	8002cbe <SX1272OnDio3Irq+0x72>
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d000      	beq.n	8002c62 <SX1272OnDio3Irq+0x16>
                RadioEvents->CadDone( false );
            }
        }
        break;
    default:
        break;
 8002c60:	e030      	b.n	8002cc4 <SX1272OnDio3Irq+0x78>
        if( ( SX1272Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
 8002c62:	2012      	movs	r0, #18
 8002c64:	f7ff fb04 	bl	8002270 <SX1272Read>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d112      	bne.n	8002c98 <SX1272OnDio3Irq+0x4c>
            SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
 8002c72:	2105      	movs	r1, #5
 8002c74:	2012      	movs	r0, #18
 8002c76:	f7ff fae9 	bl	800224c <SX1272Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8002c7a:	4b15      	ldr	r3, [pc, #84]	; (8002cd0 <SX1272OnDio3Irq+0x84>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d01f      	beq.n	8002cc2 <SX1272OnDio3Irq+0x76>
 8002c82:	4b13      	ldr	r3, [pc, #76]	; (8002cd0 <SX1272OnDio3Irq+0x84>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	699b      	ldr	r3, [r3, #24]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d01a      	beq.n	8002cc2 <SX1272OnDio3Irq+0x76>
                RadioEvents->CadDone( true );
 8002c8c:	4b10      	ldr	r3, [pc, #64]	; (8002cd0 <SX1272OnDio3Irq+0x84>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	699b      	ldr	r3, [r3, #24]
 8002c92:	2001      	movs	r0, #1
 8002c94:	4798      	blx	r3
        break;
 8002c96:	e014      	b.n	8002cc2 <SX1272OnDio3Irq+0x76>
            SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
 8002c98:	2104      	movs	r1, #4
 8002c9a:	2012      	movs	r0, #18
 8002c9c:	f7ff fad6 	bl	800224c <SX1272Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8002ca0:	4b0b      	ldr	r3, [pc, #44]	; (8002cd0 <SX1272OnDio3Irq+0x84>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d00c      	beq.n	8002cc2 <SX1272OnDio3Irq+0x76>
 8002ca8:	4b09      	ldr	r3, [pc, #36]	; (8002cd0 <SX1272OnDio3Irq+0x84>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	699b      	ldr	r3, [r3, #24]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d007      	beq.n	8002cc2 <SX1272OnDio3Irq+0x76>
                RadioEvents->CadDone( false );
 8002cb2:	4b07      	ldr	r3, [pc, #28]	; (8002cd0 <SX1272OnDio3Irq+0x84>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	699b      	ldr	r3, [r3, #24]
 8002cb8:	2000      	movs	r0, #0
 8002cba:	4798      	blx	r3
        break;
 8002cbc:	e001      	b.n	8002cc2 <SX1272OnDio3Irq+0x76>
        break;
 8002cbe:	bf00      	nop
 8002cc0:	e000      	b.n	8002cc4 <SX1272OnDio3Irq+0x78>
        break;
 8002cc2:	bf00      	nop
    }
}
 8002cc4:	bf00      	nop
 8002cc6:	3708      	adds	r7, #8
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	20000218 	.word	0x20000218
 8002cd0:	2000005c 	.word	0x2000005c

08002cd4 <SX1272OnDio4Irq>:

void SX1272OnDio4Irq( void* context )
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b083      	sub	sp, #12
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
    switch( SX1272.Settings.Modem )
 8002cdc:	4b0c      	ldr	r3, [pc, #48]	; (8002d10 <SX1272OnDio4Irq+0x3c>)
 8002cde:	795b      	ldrb	r3, [r3, #5]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d002      	beq.n	8002cea <SX1272OnDio4Irq+0x16>
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d00a      	beq.n	8002cfe <SX1272OnDio4Irq+0x2a>
        }
        break;
    case MODEM_LORA:
        break;
    default:
        break;
 8002ce8:	e00c      	b.n	8002d04 <SX1272OnDio4Irq+0x30>
            if( SX1272.Settings.FskPacketHandler.PreambleDetected == false )
 8002cea:	4b09      	ldr	r3, [pc, #36]	; (8002d10 <SX1272OnDio4Irq+0x3c>)
 8002cec:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d106      	bne.n	8002d02 <SX1272OnDio4Irq+0x2e>
                SX1272.Settings.FskPacketHandler.PreambleDetected = true;
 8002cf4:	4b06      	ldr	r3, [pc, #24]	; (8002d10 <SX1272OnDio4Irq+0x3c>)
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        break;
 8002cfc:	e001      	b.n	8002d02 <SX1272OnDio4Irq+0x2e>
        break;
 8002cfe:	bf00      	nop
 8002d00:	e000      	b.n	8002d04 <SX1272OnDio4Irq+0x30>
        break;
 8002d02:	bf00      	nop
    }
}
 8002d04:	bf00      	nop
 8002d06:	370c      	adds	r7, #12
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr
 8002d10:	20000218 	.word	0x20000218

08002d14 <DelayMs>:

/* Includes ------------------------------------------------------------------*/
#include "timeServer.h"

void DelayMs( uint32_t ms )
{
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
//  HW_RTC_DelayMs( ms );

}
 8002d1c:	bf00      	nop
 8002d1e:	370c      	adds	r7, #12
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr

08002d28 <LPM_SetStopMode>:

  return;
}

void LPM_SetStopMode(LPM_Id_t id, LPM_SetMode_t mode)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b087      	sub	sp, #28
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	4603      	mov	r3, r0
 8002d30:	460a      	mov	r2, r1
 8002d32:	71fb      	strb	r3, [r7, #7]
 8002d34:	4613      	mov	r3, r2
 8002d36:	71bb      	strb	r3, [r7, #6]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d38:	f3ef 8310 	mrs	r3, PRIMASK
 8002d3c:	613b      	str	r3, [r7, #16]
  return(result);
 8002d3e:	693b      	ldr	r3, [r7, #16]
  BACKUP_PRIMASK();
 8002d40:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002d42:	b672      	cpsid	i
  
  DISABLE_IRQ( );
  
  
  switch(mode)
 8002d44:	79bb      	ldrb	r3, [r7, #6]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d009      	beq.n	8002d5e <LPM_SetStopMode+0x36>
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d000      	beq.n	8002d50 <LPM_SetStopMode+0x28>
    {
      StopModeDisable &= ~(uint32_t)id;
      break;
    }
    default:
      break;
 8002d4e:	e00e      	b.n	8002d6e <LPM_SetStopMode+0x46>
      StopModeDisable |= (uint32_t)id;
 8002d50:	79fa      	ldrb	r2, [r7, #7]
 8002d52:	4b0c      	ldr	r3, [pc, #48]	; (8002d84 <LPM_SetStopMode+0x5c>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	4a0a      	ldr	r2, [pc, #40]	; (8002d84 <LPM_SetStopMode+0x5c>)
 8002d5a:	6013      	str	r3, [r2, #0]
      break;
 8002d5c:	e007      	b.n	8002d6e <LPM_SetStopMode+0x46>
      StopModeDisable &= ~(uint32_t)id;
 8002d5e:	79fb      	ldrb	r3, [r7, #7]
 8002d60:	43da      	mvns	r2, r3
 8002d62:	4b08      	ldr	r3, [pc, #32]	; (8002d84 <LPM_SetStopMode+0x5c>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4013      	ands	r3, r2
 8002d68:	4a06      	ldr	r2, [pc, #24]	; (8002d84 <LPM_SetStopMode+0x5c>)
 8002d6a:	6013      	str	r3, [r2, #0]
      break;
 8002d6c:	bf00      	nop
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	f383 8810 	msr	PRIMASK, r3
  }
  RESTORE_PRIMASK( );

  return;
 8002d78:	bf00      	nop
}
 8002d7a:	371c      	adds	r7, #28
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr
 8002d84:	20000164 	.word	0x20000164

08002d88 <LPM_GetMode>:

  return;
}

LPM_GetMode_t LPM_GetMode(void)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b085      	sub	sp, #20
 8002d8c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d8e:	f3ef 8310 	mrs	r3, PRIMASK
 8002d92:	607b      	str	r3, [r7, #4]
  return(result);
 8002d94:	687b      	ldr	r3, [r7, #4]
  LPM_GetMode_t mode_selected;

  BACKUP_PRIMASK();
 8002d96:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("cpsid i" : : : "memory");
 8002d98:	b672      	cpsid	i

  DISABLE_IRQ( );

  if(StopModeDisable )
 8002d9a:	4b0e      	ldr	r3, [pc, #56]	; (8002dd4 <LPM_GetMode+0x4c>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d002      	beq.n	8002da8 <LPM_GetMode+0x20>
  {
    mode_selected = LPM_SleepMode;
 8002da2:	2300      	movs	r3, #0
 8002da4:	73fb      	strb	r3, [r7, #15]
 8002da6:	e008      	b.n	8002dba <LPM_GetMode+0x32>
  }
  else
  {
    if(OffModeDisable)
 8002da8:	4b0b      	ldr	r3, [pc, #44]	; (8002dd8 <LPM_GetMode+0x50>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d002      	beq.n	8002db6 <LPM_GetMode+0x2e>
    {
      mode_selected = LPM_StopMode;
 8002db0:	2301      	movs	r3, #1
 8002db2:	73fb      	strb	r3, [r7, #15]
 8002db4:	e001      	b.n	8002dba <LPM_GetMode+0x32>
    }
    else
    {
      mode_selected = LPM_OffMode;
 8002db6:	2302      	movs	r3, #2
 8002db8:	73fb      	strb	r3, [r7, #15]
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	f383 8810 	msr	PRIMASK, r3
    }
  }

  RESTORE_PRIMASK( );

  return mode_selected;
 8002dc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3714      	adds	r7, #20
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	20000164 	.word	0x20000164
 8002dd8:	20000168 	.word	0x20000168

08002ddc <TimerInit>:
 * \retval true (the object is already in the list) or false
 */
static bool TimerExists( TimerEvent_t *obj );

void TimerInit( TimerEvent_t *obj, void ( *callback )( void *context ) )
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	6039      	str	r1, [r7, #0]
  obj->Timestamp = 0;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2200      	movs	r2, #0
 8002dea:	601a      	str	r2, [r3, #0]
  obj->ReloadValue = 0;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	605a      	str	r2, [r3, #4]
  obj->IsStarted = false;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	721a      	strb	r2, [r3, #8]
  obj->IsNext2Expire = false;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	725a      	strb	r2, [r3, #9]
  obj->Callback = callback;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	683a      	ldr	r2, [r7, #0]
 8002e02:	60da      	str	r2, [r3, #12]
  obj->Context = NULL;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	611a      	str	r2, [r3, #16]
  obj->Next = NULL;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	615a      	str	r2, [r3, #20]
}
 8002e10:	bf00      	nop
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr

08002e1c <TimerStart>:
{
  obj->Context = context;
}

void TimerStart( TimerEvent_t *obj )
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b088      	sub	sp, #32
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  uint32_t elapsedTime = 0;
 8002e24:	2300      	movs	r3, #0
 8002e26:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e28:	f3ef 8310 	mrs	r3, PRIMASK
 8002e2c:	617b      	str	r3, [r7, #20]
  return(result);
 8002e2e:	697b      	ldr	r3, [r7, #20]

  BACKUP_PRIMASK();
 8002e30:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 8002e32:	b672      	cpsid	i

  DISABLE_IRQ( );


  if( ( obj == NULL ) || ( TimerExists( obj ) == true ) )
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d005      	beq.n	8002e46 <TimerStart+0x2a>
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f000 f984 	bl	8003148 <TimerExists>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d005      	beq.n	8002e52 <TimerStart+0x36>
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	f383 8810 	msr	PRIMASK, r3
  {
    RESTORE_PRIMASK( );
    return;
 8002e50:	e02f      	b.n	8002eb2 <TimerStart+0x96>
  }
  obj->Timestamp = obj->ReloadValue;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	685a      	ldr	r2, [r3, #4]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	601a      	str	r2, [r3, #0]
  obj->IsStarted = true;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	721a      	strb	r2, [r3, #8]
  obj->IsNext2Expire = false;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2200      	movs	r2, #0
 8002e64:	725a      	strb	r2, [r3, #9]

  if( TimerListHead == NULL )
 8002e66:	4b14      	ldr	r3, [pc, #80]	; (8002eb8 <TimerStart+0x9c>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d105      	bne.n	8002e7a <TimerStart+0x5e>
  {
    HW_RTC_SetTimerContext( );
 8002e6e:	f000 fc73 	bl	8003758 <HW_RTC_SetTimerContext>
    TimerInsertNewHeadTimer( obj ); // insert a timeout at now+obj->Timestamp
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f000 f9da 	bl	800322c <TimerInsertNewHeadTimer>
 8002e78:	e016      	b.n	8002ea8 <TimerStart+0x8c>
  }
  else
  {
    elapsedTime = HW_RTC_GetTimerElapsedTime( );
 8002e7a:	f000 fbf9 	bl	8003670 <HW_RTC_GetTimerElapsedTime>
 8002e7e:	61f8      	str	r0, [r7, #28]
    obj->Timestamp += elapsedTime;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	441a      	add	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	601a      	str	r2, [r3, #0]

    if( obj->Timestamp < TimerListHead->Timestamp )
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	4b09      	ldr	r3, [pc, #36]	; (8002eb8 <TimerStart+0x9c>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d203      	bcs.n	8002ea2 <TimerStart+0x86>
    {
      TimerInsertNewHeadTimer( obj);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f000 f9c6 	bl	800322c <TimerInsertNewHeadTimer>
 8002ea0:	e002      	b.n	8002ea8 <TimerStart+0x8c>
    }
    else
    {
      TimerInsertTimer( obj);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f000 f992 	bl	80031cc <TimerInsertTimer>
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	60fb      	str	r3, [r7, #12]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	f383 8810 	msr	PRIMASK, r3
    }
  }
  RESTORE_PRIMASK( );
}
 8002eb2:	3720      	adds	r7, #32
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	2000016c 	.word	0x2000016c

08002ebc <TimerIrqHandler>:
{
  return obj->IsStarted;
}

void TimerIrqHandler( void )
{
 8002ebc:	b590      	push	{r4, r7, lr}
 8002ebe:	b087      	sub	sp, #28
 8002ec0:	af00      	add	r7, sp, #0
  TimerEvent_t* cur;
  TimerEvent_t* next;
  

  
  uint32_t old =  HW_RTC_GetTimerContext( );
 8002ec2:	f000 fc5f 	bl	8003784 <HW_RTC_GetTimerContext>
 8002ec6:	6138      	str	r0, [r7, #16]
  uint32_t now =  HW_RTC_SetTimerContext( );
 8002ec8:	f000 fc46 	bl	8003758 <HW_RTC_SetTimerContext>
 8002ecc:	60f8      	str	r0, [r7, #12]
  uint32_t DeltaContext = now - old; //intentionnal wrap around
 8002ece:	68fa      	ldr	r2, [r7, #12]
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	60bb      	str	r3, [r7, #8]
  
  /* Update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 8002ed6:	4b39      	ldr	r3, [pc, #228]	; (8002fbc <TimerIrqHandler+0x100>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d01c      	beq.n	8002f18 <TimerIrqHandler+0x5c>
  {
    for (cur=TimerListHead; cur->Next != NULL; cur= cur->Next)
 8002ede:	4b37      	ldr	r3, [pc, #220]	; (8002fbc <TimerIrqHandler+0x100>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	617b      	str	r3, [r7, #20]
 8002ee4:	e014      	b.n	8002f10 <TimerIrqHandler+0x54>
    {
      next =cur->Next;
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	695b      	ldr	r3, [r3, #20]
 8002eea:	607b      	str	r3, [r7, #4]
      if (next->Timestamp > DeltaContext)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	68ba      	ldr	r2, [r7, #8]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d206      	bcs.n	8002f04 <TimerIrqHandler+0x48>
      {
        next->Timestamp -= DeltaContext;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	1ad2      	subs	r2, r2, r3
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	601a      	str	r2, [r3, #0]
 8002f02:	e002      	b.n	8002f0a <TimerIrqHandler+0x4e>
      }
      else
      {
        next->Timestamp = 0 ;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2200      	movs	r2, #0
 8002f08:	601a      	str	r2, [r3, #0]
    for (cur=TimerListHead; cur->Next != NULL; cur= cur->Next)
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	695b      	ldr	r3, [r3, #20]
 8002f0e:	617b      	str	r3, [r7, #20]
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	695b      	ldr	r3, [r3, #20]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d1e6      	bne.n	8002ee6 <TimerIrqHandler+0x2a>
      }
    }
  }
  
  /* execute imediately the alarm callback */
  if ( TimerListHead != NULL )
 8002f18:	4b28      	ldr	r3, [pc, #160]	; (8002fbc <TimerIrqHandler+0x100>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d02c      	beq.n	8002f7a <TimerIrqHandler+0xbe>
  {
    cur = TimerListHead;
 8002f20:	4b26      	ldr	r3, [pc, #152]	; (8002fbc <TimerIrqHandler+0x100>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	617b      	str	r3, [r7, #20]
    TimerListHead = TimerListHead->Next;
 8002f26:	4b25      	ldr	r3, [pc, #148]	; (8002fbc <TimerIrqHandler+0x100>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	695b      	ldr	r3, [r3, #20]
 8002f2c:	4a23      	ldr	r2, [pc, #140]	; (8002fbc <TimerIrqHandler+0x100>)
 8002f2e:	6013      	str	r3, [r2, #0]
    cur->IsStarted = false;
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	2200      	movs	r2, #0
 8002f34:	721a      	strb	r2, [r3, #8]
    exec_cb( cur->Callback, cur->Context );
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	68db      	ldr	r3, [r3, #12]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d100      	bne.n	8002f40 <TimerIrqHandler+0x84>
 8002f3e:	e7fe      	b.n	8002f3e <TimerIrqHandler+0x82>
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	697a      	ldr	r2, [r7, #20]
 8002f46:	6912      	ldr	r2, [r2, #16]
 8002f48:	4610      	mov	r0, r2
 8002f4a:	4798      	blx	r3
  }


  // remove all the expired object from the list
  while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < HW_RTC_GetTimerElapsedTime(  )  ))
 8002f4c:	e015      	b.n	8002f7a <TimerIrqHandler+0xbe>
  {
   cur = TimerListHead;
 8002f4e:	4b1b      	ldr	r3, [pc, #108]	; (8002fbc <TimerIrqHandler+0x100>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	617b      	str	r3, [r7, #20]
   TimerListHead = TimerListHead->Next;
 8002f54:	4b19      	ldr	r3, [pc, #100]	; (8002fbc <TimerIrqHandler+0x100>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	4a18      	ldr	r2, [pc, #96]	; (8002fbc <TimerIrqHandler+0x100>)
 8002f5c:	6013      	str	r3, [r2, #0]
   cur->IsStarted = false;
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	2200      	movs	r2, #0
 8002f62:	721a      	strb	r2, [r3, #8]
   exec_cb( cur->Callback, cur->Context );
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d100      	bne.n	8002f6e <TimerIrqHandler+0xb2>
 8002f6c:	e7fe      	b.n	8002f6c <TimerIrqHandler+0xb0>
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	697a      	ldr	r2, [r7, #20]
 8002f74:	6912      	ldr	r2, [r2, #16]
 8002f76:	4610      	mov	r0, r2
 8002f78:	4798      	blx	r3
  while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < HW_RTC_GetTimerElapsedTime(  )  ))
 8002f7a:	4b10      	ldr	r3, [pc, #64]	; (8002fbc <TimerIrqHandler+0x100>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d007      	beq.n	8002f92 <TimerIrqHandler+0xd6>
 8002f82:	4b0e      	ldr	r3, [pc, #56]	; (8002fbc <TimerIrqHandler+0x100>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681c      	ldr	r4, [r3, #0]
 8002f88:	f000 fb72 	bl	8003670 <HW_RTC_GetTimerElapsedTime>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	429c      	cmp	r4, r3
 8002f90:	d3dd      	bcc.n	8002f4e <TimerIrqHandler+0x92>
  }

  /* start the next TimerListHead if it exists AND NOT running */
  if( ( TimerListHead != NULL ) && ( TimerListHead->IsNext2Expire == false ) )
 8002f92:	4b0a      	ldr	r3, [pc, #40]	; (8002fbc <TimerIrqHandler+0x100>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d00c      	beq.n	8002fb4 <TimerIrqHandler+0xf8>
 8002f9a:	4b08      	ldr	r3, [pc, #32]	; (8002fbc <TimerIrqHandler+0x100>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	7a5b      	ldrb	r3, [r3, #9]
 8002fa0:	f083 0301 	eor.w	r3, r3, #1
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d004      	beq.n	8002fb4 <TimerIrqHandler+0xf8>
  {
    TimerSetTimeout( TimerListHead );
 8002faa:	4b04      	ldr	r3, [pc, #16]	; (8002fbc <TimerIrqHandler+0x100>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f000 f8e8 	bl	8003184 <TimerSetTimeout>
  }
}
 8002fb4:	bf00      	nop
 8002fb6:	371c      	adds	r7, #28
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd90      	pop	{r4, r7, pc}
 8002fbc:	2000016c 	.word	0x2000016c

08002fc0 <TimerStop>:

void TimerStop( TimerEvent_t *obj ) 
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b088      	sub	sp, #32
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fc8:	f3ef 8310 	mrs	r3, PRIMASK
 8002fcc:	613b      	str	r3, [r7, #16]
  return(result);
 8002fce:	693b      	ldr	r3, [r7, #16]
  BACKUP_PRIMASK();
 8002fd0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002fd2:	b672      	cpsid	i
  
  DISABLE_IRQ( );
  
  TimerEvent_t* prev = TimerListHead;
 8002fd4:	4b36      	ldr	r3, [pc, #216]	; (80030b0 <TimerStop+0xf0>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	61fb      	str	r3, [r7, #28]
  TimerEvent_t* cur = TimerListHead;
 8002fda:	4b35      	ldr	r3, [pc, #212]	; (80030b0 <TimerStop+0xf0>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	61bb      	str	r3, [r7, #24]

  // List is empty or the Obj to stop does not exist 
  if( ( TimerListHead == NULL ) || ( obj == NULL ) )
 8002fe0:	4b33      	ldr	r3, [pc, #204]	; (80030b0 <TimerStop+0xf0>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d002      	beq.n	8002fee <TimerStop+0x2e>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d105      	bne.n	8002ffa <TimerStop+0x3a>
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	f383 8810 	msr	PRIMASK, r3
  {
    RESTORE_PRIMASK( );
    return;
 8002ff8:	e057      	b.n	80030aa <TimerStop+0xea>
  }

  obj->IsStarted = false;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	721a      	strb	r2, [r3, #8]

  if( TimerListHead == obj ) // Stop the Head                  
 8003000:	4b2b      	ldr	r3, [pc, #172]	; (80030b0 <TimerStop+0xf0>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	429a      	cmp	r2, r3
 8003008:	d147      	bne.n	800309a <TimerStop+0xda>
  {
    if( TimerListHead->IsNext2Expire == true ) // The head is already running
 800300a:	4b29      	ldr	r3, [pc, #164]	; (80030b0 <TimerStop+0xf0>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	7a5b      	ldrb	r3, [r3, #9]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d019      	beq.n	8003048 <TimerStop+0x88>
    {

      TimerListHead->IsNext2Expire = false;
 8003014:	4b26      	ldr	r3, [pc, #152]	; (80030b0 <TimerStop+0xf0>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	2200      	movs	r2, #0
 800301a:	725a      	strb	r2, [r3, #9]
      if( TimerListHead->Next != NULL )
 800301c:	4b24      	ldr	r3, [pc, #144]	; (80030b0 <TimerStop+0xf0>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	695b      	ldr	r3, [r3, #20]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d00a      	beq.n	800303c <TimerStop+0x7c>
      {
        TimerListHead = TimerListHead->Next;
 8003026:	4b22      	ldr	r3, [pc, #136]	; (80030b0 <TimerStop+0xf0>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	695b      	ldr	r3, [r3, #20]
 800302c:	4a20      	ldr	r2, [pc, #128]	; (80030b0 <TimerStop+0xf0>)
 800302e:	6013      	str	r3, [r2, #0]
        TimerSetTimeout( TimerListHead );
 8003030:	4b1f      	ldr	r3, [pc, #124]	; (80030b0 <TimerStop+0xf0>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4618      	mov	r0, r3
 8003036:	f000 f8a5 	bl	8003184 <TimerSetTimeout>
 800303a:	e031      	b.n	80030a0 <TimerStop+0xe0>
      }
      else
      {
        HW_RTC_StopAlarm( );
 800303c:	f000 fb42 	bl	80036c4 <HW_RTC_StopAlarm>
        TimerListHead = NULL;
 8003040:	4b1b      	ldr	r3, [pc, #108]	; (80030b0 <TimerStop+0xf0>)
 8003042:	2200      	movs	r2, #0
 8003044:	601a      	str	r2, [r3, #0]
 8003046:	e02b      	b.n	80030a0 <TimerStop+0xe0>
      }
    }
    else // Stop the head before it is started
    {   
      if( TimerListHead->Next != NULL )   
 8003048:	4b19      	ldr	r3, [pc, #100]	; (80030b0 <TimerStop+0xf0>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d005      	beq.n	800305e <TimerStop+0x9e>
      {
        TimerListHead = TimerListHead->Next;
 8003052:	4b17      	ldr	r3, [pc, #92]	; (80030b0 <TimerStop+0xf0>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	695b      	ldr	r3, [r3, #20]
 8003058:	4a15      	ldr	r2, [pc, #84]	; (80030b0 <TimerStop+0xf0>)
 800305a:	6013      	str	r3, [r2, #0]
 800305c:	e020      	b.n	80030a0 <TimerStop+0xe0>
      }
      else
      {
        TimerListHead = NULL;
 800305e:	4b14      	ldr	r3, [pc, #80]	; (80030b0 <TimerStop+0xf0>)
 8003060:	2200      	movs	r2, #0
 8003062:	601a      	str	r2, [r3, #0]
 8003064:	e01c      	b.n	80030a0 <TimerStop+0xe0>
  }
  else // Stop an object within the list
  {      
    while( cur != NULL )
    {
      if( cur == obj )
 8003066:	69ba      	ldr	r2, [r7, #24]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	429a      	cmp	r2, r3
 800306c:	d110      	bne.n	8003090 <TimerStop+0xd0>
      {
        if( cur->Next != NULL )
 800306e:	69bb      	ldr	r3, [r7, #24]
 8003070:	695b      	ldr	r3, [r3, #20]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d006      	beq.n	8003084 <TimerStop+0xc4>
        {
          cur = cur->Next;
 8003076:	69bb      	ldr	r3, [r7, #24]
 8003078:	695b      	ldr	r3, [r3, #20]
 800307a:	61bb      	str	r3, [r7, #24]
          prev->Next = cur;
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	69ba      	ldr	r2, [r7, #24]
 8003080:	615a      	str	r2, [r3, #20]
        else
        {
          cur = NULL;
          prev->Next = cur;
        }
        break;
 8003082:	e00d      	b.n	80030a0 <TimerStop+0xe0>
          cur = NULL;
 8003084:	2300      	movs	r3, #0
 8003086:	61bb      	str	r3, [r7, #24]
          prev->Next = cur;
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	69ba      	ldr	r2, [r7, #24]
 800308c:	615a      	str	r2, [r3, #20]
        break;
 800308e:	e007      	b.n	80030a0 <TimerStop+0xe0>
      }
      else
      {
        prev = cur;
 8003090:	69bb      	ldr	r3, [r7, #24]
 8003092:	61fb      	str	r3, [r7, #28]
        cur = cur->Next;
 8003094:	69bb      	ldr	r3, [r7, #24]
 8003096:	695b      	ldr	r3, [r3, #20]
 8003098:	61bb      	str	r3, [r7, #24]
    while( cur != NULL )
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d1e2      	bne.n	8003066 <TimerStop+0xa6>
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	60bb      	str	r3, [r7, #8]
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	f383 8810 	msr	PRIMASK, r3
      }
    }   
  }
  
  RESTORE_PRIMASK( );
}  
 80030aa:	3720      	adds	r7, #32
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	2000016c 	.word	0x2000016c

080030b4 <TimerSetValue>:
  TimerStop( obj );
  TimerStart( obj );
}

void TimerSetValue( TimerEvent_t *obj, uint32_t value )
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
 80030bc:	6039      	str	r1, [r7, #0]
  uint32_t minValue = 0;
 80030be:	2300      	movs	r3, #0
 80030c0:	60bb      	str	r3, [r7, #8]
  uint32_t ticks = HW_RTC_ms2Tick( value );
 80030c2:	6838      	ldr	r0, [r7, #0]
 80030c4:	f000 fa6e 	bl	80035a4 <HW_RTC_ms2Tick>
 80030c8:	60f8      	str	r0, [r7, #12]

  TimerStop( obj );
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f7ff ff78 	bl	8002fc0 <TimerStop>

  minValue = HW_RTC_GetMinimumTimeout( );
 80030d0:	f000 fa60 	bl	8003594 <HW_RTC_GetMinimumTimeout>
 80030d4:	60b8      	str	r0, [r7, #8]

  if( ticks < minValue )
 80030d6:	68fa      	ldr	r2, [r7, #12]
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	429a      	cmp	r2, r3
 80030dc:	d201      	bcs.n	80030e2 <TimerSetValue+0x2e>
  {
    ticks = minValue;
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	60fb      	str	r3, [r7, #12]
  }

  obj->Timestamp = ticks;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	68fa      	ldr	r2, [r7, #12]
 80030e6:	601a      	str	r2, [r3, #0]
  obj->ReloadValue = ticks;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	68fa      	ldr	r2, [r7, #12]
 80030ec:	605a      	str	r2, [r3, #4]
}
 80030ee:	bf00      	nop
 80030f0:	3710      	adds	r7, #16
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}

080030f6 <TimerGetCurrentTime>:

TimerTime_t TimerGetCurrentTime( void )
{
 80030f6:	b580      	push	{r7, lr}
 80030f8:	b082      	sub	sp, #8
 80030fa:	af00      	add	r7, sp, #0
  uint32_t now = HW_RTC_GetTimerValue( );
 80030fc:	f000 fad0 	bl	80036a0 <HW_RTC_GetTimerValue>
 8003100:	6078      	str	r0, [r7, #4]
  return  HW_RTC_Tick2ms(now);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f000 fa69 	bl	80035da <HW_RTC_Tick2ms>
 8003108:	4603      	mov	r3, r0
}
 800310a:	4618      	mov	r0, r3
 800310c:	3708      	adds	r7, #8
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}

08003112 <TimerGetElapsedTime>:

TimerTime_t TimerGetElapsedTime( TimerTime_t past )
{
 8003112:	b580      	push	{r7, lr}
 8003114:	b084      	sub	sp, #16
 8003116:	af00      	add	r7, sp, #0
 8003118:	6078      	str	r0, [r7, #4]
  if ( past == 0 )
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d101      	bne.n	8003124 <TimerGetElapsedTime+0x12>
  {
    return 0;
 8003120:	2300      	movs	r3, #0
 8003122:	e00d      	b.n	8003140 <TimerGetElapsedTime+0x2e>
  }
  uint32_t nowInTicks = HW_RTC_GetTimerValue( );
 8003124:	f000 fabc 	bl	80036a0 <HW_RTC_GetTimerValue>
 8003128:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = HW_RTC_ms2Tick( past );
 800312a:	6878      	ldr	r0, [r7, #4]
 800312c:	f000 fa3a 	bl	80035a4 <HW_RTC_ms2Tick>
 8003130:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return HW_RTC_Tick2ms( nowInTicks- pastInTicks );
 8003132:	68fa      	ldr	r2, [r7, #12]
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	4618      	mov	r0, r3
 800313a:	f000 fa4e 	bl	80035da <HW_RTC_Tick2ms>
 800313e:	4603      	mov	r3, r0
}
 8003140:	4618      	mov	r0, r3
 8003142:	3710      	adds	r7, #16
 8003144:	46bd      	mov	sp, r7
 8003146:	bd80      	pop	{r7, pc}

08003148 <TimerExists>:

static bool TimerExists( TimerEvent_t *obj )
{
 8003148:	b480      	push	{r7}
 800314a:	b085      	sub	sp, #20
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  TimerEvent_t* cur = TimerListHead;
 8003150:	4b0b      	ldr	r3, [pc, #44]	; (8003180 <TimerExists+0x38>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 8003156:	e008      	b.n	800316a <TimerExists+0x22>
  {
    if( cur == obj )
 8003158:	68fa      	ldr	r2, [r7, #12]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	429a      	cmp	r2, r3
 800315e:	d101      	bne.n	8003164 <TimerExists+0x1c>
    {
      return true;
 8003160:	2301      	movs	r3, #1
 8003162:	e006      	b.n	8003172 <TimerExists+0x2a>
    }
    cur = cur->Next;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	695b      	ldr	r3, [r3, #20]
 8003168:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d1f3      	bne.n	8003158 <TimerExists+0x10>
  }
  return false;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3714      	adds	r7, #20
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	2000016c 	.word	0x2000016c

08003184 <TimerSetTimeout>:
static void TimerSetTimeout( TimerEvent_t *obj )
{
 8003184:	b590      	push	{r4, r7, lr}
 8003186:	b085      	sub	sp, #20
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  int32_t minTicks= HW_RTC_GetMinimumTimeout( );
 800318c:	f000 fa02 	bl	8003594 <HW_RTC_GetMinimumTimeout>
 8003190:	4603      	mov	r3, r0
 8003192:	60fb      	str	r3, [r7, #12]
  obj->IsNext2Expire = true;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	725a      	strb	r2, [r3, #9]

  // In case deadline too soon
  if(obj->Timestamp  < (HW_RTC_GetTimerElapsedTime(  ) + minTicks) )
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681c      	ldr	r4, [r3, #0]
 800319e:	f000 fa67 	bl	8003670 <HW_RTC_GetTimerElapsedTime>
 80031a2:	4602      	mov	r2, r0
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	4413      	add	r3, r2
 80031a8:	429c      	cmp	r4, r3
 80031aa:	d206      	bcs.n	80031ba <TimerSetTimeout+0x36>
  {
    obj->Timestamp = HW_RTC_GetTimerElapsedTime(  ) + minTicks;
 80031ac:	f000 fa60 	bl	8003670 <HW_RTC_GetTimerElapsedTime>
 80031b0:	4602      	mov	r2, r0
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	441a      	add	r2, r3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	601a      	str	r2, [r3, #0]
  }
  HW_RTC_SetAlarm( obj->Timestamp );
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4618      	mov	r0, r3
 80031c0:	f000 fa28 	bl	8003614 <HW_RTC_SetAlarm>
}
 80031c4:	bf00      	nop
 80031c6:	3714      	adds	r7, #20
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd90      	pop	{r4, r7, pc}

080031cc <TimerInsertTimer>:
    return RtcTempCompensation( period, temperature );
}


static void TimerInsertTimer( TimerEvent_t *obj)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b085      	sub	sp, #20
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  TimerEvent_t* cur = TimerListHead;
 80031d4:	4b14      	ldr	r3, [pc, #80]	; (8003228 <TimerInsertTimer+0x5c>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	60fb      	str	r3, [r7, #12]
  TimerEvent_t* next = TimerListHead->Next;
 80031da:	4b13      	ldr	r3, [pc, #76]	; (8003228 <TimerInsertTimer+0x5c>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	695b      	ldr	r3, [r3, #20]
 80031e0:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 80031e2:	e012      	b.n	800320a <TimerInsertTimer+0x3e>
  {
    if( obj->Timestamp  > next->Timestamp )
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d905      	bls.n	80031fc <TimerInsertTimer+0x30>
    {
        cur = next;
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	695b      	ldr	r3, [r3, #20]
 80031f8:	60bb      	str	r3, [r7, #8]
 80031fa:	e006      	b.n	800320a <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = obj;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	615a      	str	r2, [r3, #20]
        obj->Next = next;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	68ba      	ldr	r2, [r7, #8]
 8003206:	615a      	str	r2, [r3, #20]
        return;
 8003208:	e009      	b.n	800321e <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d1e8      	bne.n	80031e4 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = obj;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	615a      	str	r2, [r3, #20]
  obj->Next = NULL;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	615a      	str	r2, [r3, #20]
}
 800321e:	3714      	adds	r7, #20
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr
 8003228:	2000016c 	.word	0x2000016c

0800322c <TimerInsertNewHeadTimer>:

static void TimerInsertNewHeadTimer( TimerEvent_t *obj )
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  TimerEvent_t* cur = TimerListHead;
 8003234:	4b0b      	ldr	r3, [pc, #44]	; (8003264 <TimerInsertNewHeadTimer+0x38>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d002      	beq.n	8003246 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsNext2Expire = false;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2200      	movs	r2, #0
 8003244:	725a      	strb	r2, [r3, #9]
  }

  obj->Next = cur;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	68fa      	ldr	r2, [r7, #12]
 800324a:	615a      	str	r2, [r3, #20]
  TimerListHead = obj;
 800324c:	4a05      	ldr	r2, [pc, #20]	; (8003264 <TimerInsertNewHeadTimer+0x38>)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 8003252:	4b04      	ldr	r3, [pc, #16]	; (8003264 <TimerInsertNewHeadTimer+0x38>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4618      	mov	r0, r3
 8003258:	f7ff ff94 	bl	8003184 <TimerSetTimeout>
}
 800325c:	bf00      	nop
 800325e:	3710      	adds	r7, #16
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	2000016c 	.word	0x2000016c

08003268 <memcpy1>:
{
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
}

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8003268:	b480      	push	{r7}
 800326a:	b085      	sub	sp, #20
 800326c:	af00      	add	r7, sp, #0
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	60b9      	str	r1, [r7, #8]
 8003272:	4613      	mov	r3, r2
 8003274:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 8003276:	e007      	b.n	8003288 <memcpy1+0x20>
    {
        *dst++ = *src++;
 8003278:	68ba      	ldr	r2, [r7, #8]
 800327a:	1c53      	adds	r3, r2, #1
 800327c:	60bb      	str	r3, [r7, #8]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	1c59      	adds	r1, r3, #1
 8003282:	60f9      	str	r1, [r7, #12]
 8003284:	7812      	ldrb	r2, [r2, #0]
 8003286:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8003288:	88fb      	ldrh	r3, [r7, #6]
 800328a:	1e5a      	subs	r2, r3, #1
 800328c:	80fa      	strh	r2, [r7, #6]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d1f2      	bne.n	8003278 <memcpy1+0x10>
    }
}
 8003292:	bf00      	nop
 8003294:	3714      	adds	r7, #20
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr

0800329e <Error_Handler>:
  * @brief Error_Handler
  * @param None
  * @retval None
  */
void Error_Handler(void)
{
 800329e:	b480      	push	{r7}
 80032a0:	af00      	add	r7, sp, #0
  DBG_PRINTF("Error_Handler\n");
  while(1);
 80032a2:	e7fe      	b.n	80032a2 <Error_Handler+0x4>

080032a4 <HW_GPIO_Init>:
 *                   All port bits are not necessarily available on all GPIOs.
 * @param [IN] initStruct  GPIO_InitTypeDef intit structure
 * @retval none
 */
void HW_GPIO_Init( GPIO_TypeDef* port, uint16_t GPIO_Pin, GPIO_InitTypeDef* initStruct)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b08a      	sub	sp, #40	; 0x28
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	460b      	mov	r3, r1
 80032ae:	607a      	str	r2, [r7, #4]
 80032b0:	817b      	strh	r3, [r7, #10]

  RCC_GPIO_CLK_ENABLE((uint32_t)port);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	4a32      	ldr	r2, [pc, #200]	; (8003380 <HW_GPIO_Init+0xdc>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d01c      	beq.n	80032f4 <HW_GPIO_Init+0x50>
 80032ba:	4a31      	ldr	r2, [pc, #196]	; (8003380 <HW_GPIO_Init+0xdc>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d803      	bhi.n	80032c8 <HW_GPIO_Init+0x24>
 80032c0:	4a30      	ldr	r2, [pc, #192]	; (8003384 <HW_GPIO_Init+0xe0>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d007      	beq.n	80032d6 <HW_GPIO_Init+0x32>
 80032c6:	e042      	b.n	800334e <HW_GPIO_Init+0xaa>
 80032c8:	4a2f      	ldr	r2, [pc, #188]	; (8003388 <HW_GPIO_Init+0xe4>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d021      	beq.n	8003312 <HW_GPIO_Init+0x6e>
 80032ce:	4a2f      	ldr	r2, [pc, #188]	; (800338c <HW_GPIO_Init+0xe8>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d02d      	beq.n	8003330 <HW_GPIO_Init+0x8c>
 80032d4:	e03b      	b.n	800334e <HW_GPIO_Init+0xaa>
 80032d6:	2300      	movs	r3, #0
 80032d8:	627b      	str	r3, [r7, #36]	; 0x24
 80032da:	4b2d      	ldr	r3, [pc, #180]	; (8003390 <HW_GPIO_Init+0xec>)
 80032dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032de:	4a2c      	ldr	r2, [pc, #176]	; (8003390 <HW_GPIO_Init+0xec>)
 80032e0:	f043 0301 	orr.w	r3, r3, #1
 80032e4:	6313      	str	r3, [r2, #48]	; 0x30
 80032e6:	4b2a      	ldr	r3, [pc, #168]	; (8003390 <HW_GPIO_Init+0xec>)
 80032e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ea:	f003 0301 	and.w	r3, r3, #1
 80032ee:	627b      	str	r3, [r7, #36]	; 0x24
 80032f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f2:	e03a      	b.n	800336a <HW_GPIO_Init+0xc6>
 80032f4:	2300      	movs	r3, #0
 80032f6:	623b      	str	r3, [r7, #32]
 80032f8:	4b25      	ldr	r3, [pc, #148]	; (8003390 <HW_GPIO_Init+0xec>)
 80032fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fc:	4a24      	ldr	r2, [pc, #144]	; (8003390 <HW_GPIO_Init+0xec>)
 80032fe:	f043 0302 	orr.w	r3, r3, #2
 8003302:	6313      	str	r3, [r2, #48]	; 0x30
 8003304:	4b22      	ldr	r3, [pc, #136]	; (8003390 <HW_GPIO_Init+0xec>)
 8003306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003308:	f003 0302 	and.w	r3, r3, #2
 800330c:	623b      	str	r3, [r7, #32]
 800330e:	6a3b      	ldr	r3, [r7, #32]
 8003310:	e02b      	b.n	800336a <HW_GPIO_Init+0xc6>
 8003312:	2300      	movs	r3, #0
 8003314:	61fb      	str	r3, [r7, #28]
 8003316:	4b1e      	ldr	r3, [pc, #120]	; (8003390 <HW_GPIO_Init+0xec>)
 8003318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800331a:	4a1d      	ldr	r2, [pc, #116]	; (8003390 <HW_GPIO_Init+0xec>)
 800331c:	f043 0304 	orr.w	r3, r3, #4
 8003320:	6313      	str	r3, [r2, #48]	; 0x30
 8003322:	4b1b      	ldr	r3, [pc, #108]	; (8003390 <HW_GPIO_Init+0xec>)
 8003324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003326:	f003 0304 	and.w	r3, r3, #4
 800332a:	61fb      	str	r3, [r7, #28]
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	e01c      	b.n	800336a <HW_GPIO_Init+0xc6>
 8003330:	2300      	movs	r3, #0
 8003332:	61bb      	str	r3, [r7, #24]
 8003334:	4b16      	ldr	r3, [pc, #88]	; (8003390 <HW_GPIO_Init+0xec>)
 8003336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003338:	4a15      	ldr	r2, [pc, #84]	; (8003390 <HW_GPIO_Init+0xec>)
 800333a:	f043 0308 	orr.w	r3, r3, #8
 800333e:	6313      	str	r3, [r2, #48]	; 0x30
 8003340:	4b13      	ldr	r3, [pc, #76]	; (8003390 <HW_GPIO_Init+0xec>)
 8003342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003344:	f003 0308 	and.w	r3, r3, #8
 8003348:	61bb      	str	r3, [r7, #24]
 800334a:	69bb      	ldr	r3, [r7, #24]
 800334c:	e00d      	b.n	800336a <HW_GPIO_Init+0xc6>
 800334e:	2300      	movs	r3, #0
 8003350:	617b      	str	r3, [r7, #20]
 8003352:	4b0f      	ldr	r3, [pc, #60]	; (8003390 <HW_GPIO_Init+0xec>)
 8003354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003356:	4a0e      	ldr	r2, [pc, #56]	; (8003390 <HW_GPIO_Init+0xec>)
 8003358:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800335c:	6313      	str	r3, [r2, #48]	; 0x30
 800335e:	4b0c      	ldr	r3, [pc, #48]	; (8003390 <HW_GPIO_Init+0xec>)
 8003360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003362:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003366:	617b      	str	r3, [r7, #20]
 8003368:	697b      	ldr	r3, [r7, #20]

  initStruct->Pin = GPIO_Pin ;
 800336a:	897a      	ldrh	r2, [r7, #10]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	601a      	str	r2, [r3, #0]

  HAL_GPIO_Init( port, initStruct );
 8003370:	6879      	ldr	r1, [r7, #4]
 8003372:	68f8      	ldr	r0, [r7, #12]
 8003374:	f001 fc20 	bl	8004bb8 <HAL_GPIO_Init>
}
 8003378:	bf00      	nop
 800337a:	3728      	adds	r7, #40	; 0x28
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}
 8003380:	40020400 	.word	0x40020400
 8003384:	40020000 	.word	0x40020000
 8003388:	40020800 	.word	0x40020800
 800338c:	40020c00 	.word	0x40020c00
 8003390:	40023800 	.word	0x40023800

08003394 <HW_GPIO_SetIrq>:
 * @param [IN] prio       NVIC priority (0 is highest)
 * @param [IN] irqHandler  points to the  function to execute
 * @retval none
 */
void HW_GPIO_SetIrq( GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, uint32_t prio,  GpioIrqHandler *irqHandler )
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b086      	sub	sp, #24
 8003398:	af00      	add	r7, sp, #0
 800339a:	60f8      	str	r0, [r7, #12]
 800339c:	607a      	str	r2, [r7, #4]
 800339e:	603b      	str	r3, [r7, #0]
 80033a0:	460b      	mov	r3, r1
 80033a2:	817b      	strh	r3, [r7, #10]
  IRQn_Type IRQnb;

  uint32_t BitPos = HW_GPIO_GetBitPos( GPIO_Pin ) ;
 80033a4:	897b      	ldrh	r3, [r7, #10]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f000 f858 	bl	800345c <HW_GPIO_GetBitPos>
 80033ac:	4603      	mov	r3, r0
 80033ae:	617b      	str	r3, [r7, #20]

  if ( irqHandler != NULL)
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d017      	beq.n	80033e6 <HW_GPIO_SetIrq+0x52>
  {
    GpioIrq[ BitPos ] = irqHandler;
 80033b6:	4910      	ldr	r1, [pc, #64]	; (80033f8 <HW_GPIO_SetIrq+0x64>)
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	683a      	ldr	r2, [r7, #0]
 80033bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    IRQnb = MSP_GetIRQn( GPIO_Pin );
 80033c0:	897b      	ldrh	r3, [r7, #10]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f001 f977 	bl	80046b6 <MSP_GetIRQn>
 80033c8:	4603      	mov	r3, r0
 80033ca:	74fb      	strb	r3, [r7, #19]

    HAL_NVIC_SetPriority( IRQnb , prio, 0);
 80033cc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80033d0:	2200      	movs	r2, #0
 80033d2:	6879      	ldr	r1, [r7, #4]
 80033d4:	4618      	mov	r0, r3
 80033d6:	f001 fbb8 	bl	8004b4a <HAL_NVIC_SetPriority>

    HAL_NVIC_EnableIRQ( IRQnb );
 80033da:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80033de:	4618      	mov	r0, r3
 80033e0:	f001 fbcf 	bl	8004b82 <HAL_NVIC_EnableIRQ>
  }
  else
  {
    GpioIrq[ BitPos ] = NULL;
  }
}
 80033e4:	e004      	b.n	80033f0 <HW_GPIO_SetIrq+0x5c>
    GpioIrq[ BitPos ] = NULL;
 80033e6:	4a04      	ldr	r2, [pc, #16]	; (80033f8 <HW_GPIO_SetIrq+0x64>)
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	2100      	movs	r1, #0
 80033ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80033f0:	bf00      	nop
 80033f2:	3718      	adds	r7, #24
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	20000170 	.word	0x20000170

080033fc <HW_GPIO_IrqHandler>:
 *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
 *                   All port bits are not necessarily available on all GPIOs.
 * @retval none
 */
void HW_GPIO_IrqHandler( uint16_t GPIO_Pin )
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	4603      	mov	r3, r0
 8003404:	80fb      	strh	r3, [r7, #6]
  uint32_t BitPos = HW_GPIO_GetBitPos( GPIO_Pin );
 8003406:	88fb      	ldrh	r3, [r7, #6]
 8003408:	4618      	mov	r0, r3
 800340a:	f000 f827 	bl	800345c <HW_GPIO_GetBitPos>
 800340e:	4603      	mov	r3, r0
 8003410:	60fb      	str	r3, [r7, #12]

  if ( GpioIrq[ BitPos ]  != NULL)
 8003412:	4a08      	ldr	r2, [pc, #32]	; (8003434 <HW_GPIO_IrqHandler+0x38>)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d005      	beq.n	800342a <HW_GPIO_IrqHandler+0x2e>
  {
    GpioIrq[ BitPos ](NULL);
 800341e:	4a05      	ldr	r2, [pc, #20]	; (8003434 <HW_GPIO_IrqHandler+0x38>)
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003426:	2000      	movs	r0, #0
 8003428:	4798      	blx	r3
  }
}
 800342a:	bf00      	nop
 800342c:	3710      	adds	r7, #16
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	20000170 	.word	0x20000170

08003438 <HW_GPIO_Write>:
 *                   All port bits are not necessarily available on all GPIOs.
 * @param [IN] value New GPIO output value
 * @retval none
 */
void HW_GPIO_Write( GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin,  uint32_t value )
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b084      	sub	sp, #16
 800343c:	af00      	add	r7, sp, #0
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	460b      	mov	r3, r1
 8003442:	607a      	str	r2, [r7, #4]
 8003444:	817b      	strh	r3, [r7, #10]
  HAL_GPIO_WritePin( GPIOx, GPIO_Pin , (GPIO_PinState) value );
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	b2da      	uxtb	r2, r3
 800344a:	897b      	ldrh	r3, [r7, #10]
 800344c:	4619      	mov	r1, r3
 800344e:	68f8      	ldr	r0, [r7, #12]
 8003450:	f001 fd34 	bl	8004ebc <HAL_GPIO_WritePin>
}
 8003454:	bf00      	nop
 8003456:	3710      	adds	r7, #16
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}

0800345c <HW_GPIO_GetBitPos>:
 *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
 *                   All port bits are not necessarily available on all GPIOs.
 * @retval the position of the bit
 */
static uint8_t HW_GPIO_GetBitPos(uint16_t GPIO_Pin)
{
 800345c:	b480      	push	{r7}
 800345e:	b085      	sub	sp, #20
 8003460:	af00      	add	r7, sp, #0
 8003462:	4603      	mov	r3, r0
 8003464:	80fb      	strh	r3, [r7, #6]
  uint8_t PinPos=0;
 8003466:	2300      	movs	r3, #0
 8003468:	73fb      	strb	r3, [r7, #15]

  if ( ( GPIO_Pin & 0xFF00 ) != 0) { PinPos |= 0x8; }
 800346a:	88fb      	ldrh	r3, [r7, #6]
 800346c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003470:	2b00      	cmp	r3, #0
 8003472:	d003      	beq.n	800347c <HW_GPIO_GetBitPos+0x20>
 8003474:	7bfb      	ldrb	r3, [r7, #15]
 8003476:	f043 0308 	orr.w	r3, r3, #8
 800347a:	73fb      	strb	r3, [r7, #15]
  if ( ( GPIO_Pin & 0xF0F0 ) != 0) { PinPos |= 0x4; }
 800347c:	88fa      	ldrh	r2, [r7, #6]
 800347e:	f24f 03f0 	movw	r3, #61680	; 0xf0f0
 8003482:	4013      	ands	r3, r2
 8003484:	2b00      	cmp	r3, #0
 8003486:	d003      	beq.n	8003490 <HW_GPIO_GetBitPos+0x34>
 8003488:	7bfb      	ldrb	r3, [r7, #15]
 800348a:	f043 0304 	orr.w	r3, r3, #4
 800348e:	73fb      	strb	r3, [r7, #15]
  if ( ( GPIO_Pin & 0xCCCC ) != 0) { PinPos |= 0x2; }
 8003490:	88fa      	ldrh	r2, [r7, #6]
 8003492:	f64c 43cc 	movw	r3, #52428	; 0xcccc
 8003496:	4013      	ands	r3, r2
 8003498:	2b00      	cmp	r3, #0
 800349a:	d003      	beq.n	80034a4 <HW_GPIO_GetBitPos+0x48>
 800349c:	7bfb      	ldrb	r3, [r7, #15]
 800349e:	f043 0302 	orr.w	r3, r3, #2
 80034a2:	73fb      	strb	r3, [r7, #15]
  if ( ( GPIO_Pin & 0xAAAA ) != 0) { PinPos |= 0x1; }
 80034a4:	88fa      	ldrh	r2, [r7, #6]
 80034a6:	f64a 23aa 	movw	r3, #43690	; 0xaaaa
 80034aa:	4013      	ands	r3, r2
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d003      	beq.n	80034b8 <HW_GPIO_GetBitPos+0x5c>
 80034b0:	7bfb      	ldrb	r3, [r7, #15]
 80034b2:	f043 0301 	orr.w	r3, r3, #1
 80034b6:	73fb      	strb	r3, [r7, #15]

  return PinPos;
 80034b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3714      	adds	r7, #20
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
	...

080034c8 <HW_RTC_Init>:
 * @note The timer is based on the RTC
 * @param none
 * @retval none
 */
void HW_RTC_Init( void )
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b082      	sub	sp, #8
 80034cc:	af00      	add	r7, sp, #0
  if( HW_RTC_Initalized == false )
 80034ce:	4b0a      	ldr	r3, [pc, #40]	; (80034f8 <HW_RTC_Init+0x30>)
 80034d0:	781b      	ldrb	r3, [r3, #0]
 80034d2:	f083 0301 	eor.w	r3, r3, #1
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d009      	beq.n	80034f0 <HW_RTC_Init+0x28>
  {
    HW_RTC_SetConfig( );
 80034dc:	f000 f80e 	bl	80034fc <HW_RTC_SetConfig>
    HW_RTC_SetAlarmConfig( );
 80034e0:	f000 f95c 	bl	800379c <HW_RTC_SetAlarmConfig>
    uint32_t error = HW_RTC_SetTimerContext( );
 80034e4:	f000 f938 	bl	8003758 <HW_RTC_SetTimerContext>
 80034e8:	6078      	str	r0, [r7, #4]
    HW_RTC_Initalized = true;
 80034ea:	4b03      	ldr	r3, [pc, #12]	; (80034f8 <HW_RTC_Init+0x30>)
 80034ec:	2201      	movs	r2, #1
 80034ee:	701a      	strb	r2, [r3, #0]
  }
}
 80034f0:	bf00      	nop
 80034f2:	3708      	adds	r7, #8
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}
 80034f8:	200001b0 	.word	0x200001b0

080034fc <HW_RTC_SetConfig>:
 * @note The timer is based on the RTC
 * @param none
 * @retval none
 */
static void HW_RTC_SetConfig( void )
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b088      	sub	sp, #32
 8003500:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_DateTypeDef RTC_DateStruct;

  RtcHandle.Instance = RTC;
 8003502:	4b22      	ldr	r3, [pc, #136]	; (800358c <HW_RTC_SetConfig+0x90>)
 8003504:	4a22      	ldr	r2, [pc, #136]	; (8003590 <HW_RTC_SetConfig+0x94>)
 8003506:	601a      	str	r2, [r3, #0]

  RtcHandle.Init.HourFormat = RTC_HOURFORMAT_24;
 8003508:	4b20      	ldr	r3, [pc, #128]	; (800358c <HW_RTC_SetConfig+0x90>)
 800350a:	2200      	movs	r2, #0
 800350c:	605a      	str	r2, [r3, #4]
  RtcHandle.Init.AsynchPrediv = 127; /* RTC_ASYNCH_PREDIV; */
 800350e:	4b1f      	ldr	r3, [pc, #124]	; (800358c <HW_RTC_SetConfig+0x90>)
 8003510:	227f      	movs	r2, #127	; 0x7f
 8003512:	609a      	str	r2, [r3, #8]
  RtcHandle.Init.SynchPrediv = 255; /* RTC_SYNCH_PREDIV; */
 8003514:	4b1d      	ldr	r3, [pc, #116]	; (800358c <HW_RTC_SetConfig+0x90>)
 8003516:	22ff      	movs	r2, #255	; 0xff
 8003518:	60da      	str	r2, [r3, #12]
  RtcHandle.Init.OutPut = RTC_OUTPUT_DISABLE;
 800351a:	4b1c      	ldr	r3, [pc, #112]	; (800358c <HW_RTC_SetConfig+0x90>)
 800351c:	2200      	movs	r2, #0
 800351e:	611a      	str	r2, [r3, #16]
  RtcHandle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003520:	4b1a      	ldr	r3, [pc, #104]	; (800358c <HW_RTC_SetConfig+0x90>)
 8003522:	2200      	movs	r2, #0
 8003524:	615a      	str	r2, [r3, #20]
  RtcHandle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003526:	4b19      	ldr	r3, [pc, #100]	; (800358c <HW_RTC_SetConfig+0x90>)
 8003528:	2200      	movs	r2, #0
 800352a:	619a      	str	r2, [r3, #24]

  HAL_StatusTypeDef diag = HAL_RTC_Init( &RtcHandle );
 800352c:	4817      	ldr	r0, [pc, #92]	; (800358c <HW_RTC_SetConfig+0x90>)
 800352e:	f002 fa09 	bl	8005944 <HAL_RTC_Init>
 8003532:	4603      	mov	r3, r0
 8003534:	77fb      	strb	r3, [r7, #31]

  /*Monday 1st January 2016*/
  RTC_DateStruct.Year = 16;
 8003536:	2310      	movs	r3, #16
 8003538:	71fb      	strb	r3, [r7, #7]
  RTC_DateStruct.Month = RTC_MONTH_JANUARY;
 800353a:	2301      	movs	r3, #1
 800353c:	717b      	strb	r3, [r7, #5]
  RTC_DateStruct.Date = 1;
 800353e:	2301      	movs	r3, #1
 8003540:	71bb      	strb	r3, [r7, #6]
  RTC_DateStruct.WeekDay = RTC_WEEKDAY_MONDAY;
 8003542:	2301      	movs	r3, #1
 8003544:	713b      	strb	r3, [r7, #4]
  HAL_RTC_SetDate(&RtcHandle , &RTC_DateStruct, RTC_FORMAT_BIN);
 8003546:	1d3b      	adds	r3, r7, #4
 8003548:	2200      	movs	r2, #0
 800354a:	4619      	mov	r1, r3
 800354c:	480f      	ldr	r0, [pc, #60]	; (800358c <HW_RTC_SetConfig+0x90>)
 800354e:	f002 fba5 	bl	8005c9c <HAL_RTC_SetDate>

  /*at 0:0:0*/
  RTC_TimeStruct.Hours = 0;
 8003552:	2300      	movs	r3, #0
 8003554:	723b      	strb	r3, [r7, #8]
  RTC_TimeStruct.Minutes = 0;
 8003556:	2300      	movs	r3, #0
 8003558:	727b      	strb	r3, [r7, #9]

  RTC_TimeStruct.Seconds = 0;
 800355a:	2300      	movs	r3, #0
 800355c:	72bb      	strb	r3, [r7, #10]
  RTC_TimeStruct.TimeFormat = 0;
 800355e:	2300      	movs	r3, #0
 8003560:	72fb      	strb	r3, [r7, #11]
  RTC_TimeStruct.SubSeconds = 0;
 8003562:	2300      	movs	r3, #0
 8003564:	60fb      	str	r3, [r7, #12]
  RTC_TimeStruct.StoreOperation = RTC_DAYLIGHTSAVING_NONE;
 8003566:	2300      	movs	r3, #0
 8003568:	61bb      	str	r3, [r7, #24]
  RTC_TimeStruct.DayLightSaving = RTC_STOREOPERATION_RESET;
 800356a:	2300      	movs	r3, #0
 800356c:	617b      	str	r3, [r7, #20]

  HAL_RTC_SetTime(&RtcHandle , &RTC_TimeStruct, RTC_FORMAT_BIN);
 800356e:	f107 0308 	add.w	r3, r7, #8
 8003572:	2200      	movs	r2, #0
 8003574:	4619      	mov	r1, r3
 8003576:	4805      	ldr	r0, [pc, #20]	; (800358c <HW_RTC_SetConfig+0x90>)
 8003578:	f002 fa75 	bl	8005a66 <HAL_RTC_SetTime>

 /*Enable Direct Read of the calendar registers (not through Shadow) */
  HAL_RTCEx_EnableBypassShadow(&RtcHandle);
 800357c:	4803      	ldr	r0, [pc, #12]	; (800358c <HW_RTC_SetConfig+0x90>)
 800357e:	f002 fed8 	bl	8006332 <HAL_RTCEx_EnableBypassShadow>
}
 8003582:	bf00      	nop
 8003584:	3720      	adds	r7, #32
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	200002c8 	.word	0x200002c8
 8003590:	40002800 	.word	0x40002800

08003594 <HW_RTC_GetMinimumTimeout>:
 * @brief returns the wake up time in ticks
 * @param none
 * @retval wake up time in ticks
 */
uint32_t HW_RTC_GetMinimumTimeout( void )
{
 8003594:	b480      	push	{r7}
 8003596:	af00      	add	r7, sp, #0
  return( MIN_ALARM_DELAY );
 8003598:	2303      	movs	r3, #3
}
 800359a:	4618      	mov	r0, r3
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr

080035a4 <HW_RTC_ms2Tick>:
 * @brief converts time in ms to time in ticks
 * @param [IN] time in milliseconds
 * @retval returns time in timer ticks
 */
uint32_t HW_RTC_ms2Tick( TimerTime_t timeMilliSec )
{
 80035a4:	b590      	push	{r4, r7, lr}
 80035a6:	b083      	sub	sp, #12
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
/*return( ( timeMicroSec / RTC_ALARM_TIME_BASE ) ); */
  return ( uint32_t) ( ( ((uint64_t)timeMilliSec) * CONV_DENOM ) / CONV_NUMER );
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	f04f 0400 	mov.w	r4, #0
 80035b2:	f04f 0000 	mov.w	r0, #0
 80035b6:	f04f 0100 	mov.w	r1, #0
 80035ba:	01e1      	lsls	r1, r4, #7
 80035bc:	ea41 6153 	orr.w	r1, r1, r3, lsr #25
 80035c0:	01d8      	lsls	r0, r3, #7
 80035c2:	f04f 027d 	mov.w	r2, #125	; 0x7d
 80035c6:	f04f 0300 	mov.w	r3, #0
 80035ca:	f7fd fa7b 	bl	8000ac4 <__aeabi_uldivmod>
 80035ce:	4603      	mov	r3, r0
 80035d0:	460c      	mov	r4, r1
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	370c      	adds	r7, #12
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd90      	pop	{r4, r7, pc}

080035da <HW_RTC_Tick2ms>:
 * @brief converts time in ticks to time in ms
 * @param [IN] time in timer ticks
 * @retval returns time in milliseconds
 */
TimerTime_t HW_RTC_Tick2ms( uint32_t tick )
{
 80035da:	b480      	push	{r7}
 80035dc:	b085      	sub	sp, #20
 80035de:	af00      	add	r7, sp, #0
 80035e0:	6078      	str	r0, [r7, #4]
/*return( ( timeMicroSec * RTC_ALARM_TIME_BASE ) ); */
  uint32_t seconds = tick>>N_PREDIV_S;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	0a9b      	lsrs	r3, r3, #10
 80035e6:	60fb      	str	r3, [r7, #12]
  tick = tick&PREDIV_S;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035ee:	607b      	str	r3, [r7, #4]
  return  ( ( seconds*1000 ) + ((tick*1000)>>N_PREDIV_S) );
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80035f6:	fb02 f203 	mul.w	r2, r2, r3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003600:	fb01 f303 	mul.w	r3, r1, r3
 8003604:	0a9b      	lsrs	r3, r3, #10
 8003606:	4413      	add	r3, r2
}
 8003608:	4618      	mov	r0, r3
 800360a:	3714      	adds	r7, #20
 800360c:	46bd      	mov	sp, r7
 800360e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003612:	4770      	bx	lr

08003614 <HW_RTC_SetAlarm>:
 * @brief Set the alarm
 * @note The alarm is set at now (read in this funtion) + timeout
 * @param timeout Duration of the Timer ticks
 */
void HW_RTC_SetAlarm( uint32_t timeout )
{
 8003614:	b590      	push	{r4, r7, lr}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  /* we don't go in Low Power mode for timeout below MIN_ALARM_DELAY */
  if ( (MIN_ALARM_DELAY + McuWakeUpTimeCal ) < ((timeout - HW_RTC_GetTimerElapsedTime( ) )) )
 800361c:	4b13      	ldr	r3, [pc, #76]	; (800366c <HW_RTC_SetAlarm+0x58>)
 800361e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003622:	3303      	adds	r3, #3
 8003624:	461c      	mov	r4, r3
 8003626:	f000 f823 	bl	8003670 <HW_RTC_GetTimerElapsedTime>
 800362a:	4602      	mov	r2, r0
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	1a9b      	subs	r3, r3, r2
 8003630:	429c      	cmp	r4, r3
 8003632:	d204      	bcs.n	800363e <HW_RTC_SetAlarm+0x2a>
  {
    LPM_SetStopMode(LPM_RTC_Id , LPM_Enable );
 8003634:	2100      	movs	r1, #0
 8003636:	2004      	movs	r0, #4
 8003638:	f7ff fb76 	bl	8002d28 <LPM_SetStopMode>
 800363c:	e003      	b.n	8003646 <HW_RTC_SetAlarm+0x32>
  }
  else
  {
    LPM_SetStopMode(LPM_RTC_Id , LPM_Disable );
 800363e:	2101      	movs	r1, #1
 8003640:	2004      	movs	r0, #4
 8003642:	f7ff fb71 	bl	8002d28 <LPM_SetStopMode>
  }

  /*In case stop mode is required */
  if( LPM_GetMode() == LPM_StopMode )
 8003646:	f7ff fb9f 	bl	8002d88 <LPM_GetMode>
 800364a:	4603      	mov	r3, r0
 800364c:	2b01      	cmp	r3, #1
 800364e:	d106      	bne.n	800365e <HW_RTC_SetAlarm+0x4a>
  {
    timeout = timeout -  McuWakeUpTimeCal;
 8003650:	4b06      	ldr	r3, [pc, #24]	; (800366c <HW_RTC_SetAlarm+0x58>)
 8003652:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003656:	461a      	mov	r2, r3
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	1a9b      	subs	r3, r3, r2
 800365c:	607b      	str	r3, [r7, #4]
  }

  HW_RTC_StartWakeUpAlarm( timeout );
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f000 f8a8 	bl	80037b4 <HW_RTC_StartWakeUpAlarm>
}
 8003664:	bf00      	nop
 8003666:	370c      	adds	r7, #12
 8003668:	46bd      	mov	sp, r7
 800366a:	bd90      	pop	{r4, r7, pc}
 800366c:	200001b2 	.word	0x200001b2

08003670 <HW_RTC_GetTimerElapsedTime>:
 * @brief Get the RTC timer elapsed time since the last Alarm was set
 * @param none
 * @retval RTC Elapsed time in ticks
 */
uint32_t HW_RTC_GetTimerElapsedTime( void )
{
 8003670:	b590      	push	{r4, r7, lr}
 8003672:	b089      	sub	sp, #36	; 0x24
 8003674:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_DateTypeDef RTC_DateStruct;

  uint32_t CalendarValue = (uint32_t) HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct );
 8003676:	f107 0208 	add.w	r2, r7, #8
 800367a:	1d3b      	adds	r3, r7, #4
 800367c:	4611      	mov	r1, r2
 800367e:	4618      	mov	r0, r3
 8003680:	f000 f990 	bl	80039a4 <HW_RTC_GetCalendarValue>
 8003684:	4603      	mov	r3, r0
 8003686:	460c      	mov	r4, r1
 8003688:	61fb      	str	r3, [r7, #28]

  return( ( uint32_t )( CalendarValue - RtcTimerContext.Rtc_Time ));
 800368a:	4b04      	ldr	r3, [pc, #16]	; (800369c <HW_RTC_GetTimerElapsedTime+0x2c>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	69fa      	ldr	r2, [r7, #28]
 8003690:	1ad3      	subs	r3, r2, r3
}
 8003692:	4618      	mov	r0, r3
 8003694:	3724      	adds	r7, #36	; 0x24
 8003696:	46bd      	mov	sp, r7
 8003698:	bd90      	pop	{r4, r7, pc}
 800369a:	bf00      	nop
 800369c:	200001dc 	.word	0x200001dc

080036a0 <HW_RTC_GetTimerValue>:
 * @brief Get the RTC timer value
 * @param none
 * @retval RTC Timer value in ticks
 */
uint32_t HW_RTC_GetTimerValue( void )
{
 80036a0:	b590      	push	{r4, r7, lr}
 80036a2:	b089      	sub	sp, #36	; 0x24
 80036a4:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_DateTypeDef RTC_DateStruct;

  uint32_t CalendarValue = (uint32_t) HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct );
 80036a6:	f107 0208 	add.w	r2, r7, #8
 80036aa:	1d3b      	adds	r3, r7, #4
 80036ac:	4611      	mov	r1, r2
 80036ae:	4618      	mov	r0, r3
 80036b0:	f000 f978 	bl	80039a4 <HW_RTC_GetCalendarValue>
 80036b4:	4603      	mov	r3, r0
 80036b6:	460c      	mov	r4, r1
 80036b8:	61fb      	str	r3, [r7, #28]

  return( CalendarValue );
 80036ba:	69fb      	ldr	r3, [r7, #28]
}
 80036bc:	4618      	mov	r0, r3
 80036be:	3724      	adds	r7, #36	; 0x24
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd90      	pop	{r4, r7, pc}

080036c4 <HW_RTC_StopAlarm>:
 * @brief Stop the Alarm
 * @param none
 * @retval none
 */
void HW_RTC_StopAlarm( void )
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	af00      	add	r7, sp, #0
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&RtcHandle, RTC_ALARM_A );
 80036c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80036cc:	4808      	ldr	r0, [pc, #32]	; (80036f0 <HW_RTC_StopAlarm+0x2c>)
 80036ce:	f002 fd13 	bl	80060f8 <HAL_RTC_DeactivateAlarm>
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG( &RtcHandle, RTC_FLAG_ALRAF);
 80036d2:	4b07      	ldr	r3, [pc, #28]	; (80036f0 <HW_RTC_StopAlarm+0x2c>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	b2da      	uxtb	r2, r3
 80036da:	4b05      	ldr	r3, [pc, #20]	; (80036f0 <HW_RTC_StopAlarm+0x2c>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f462 72c0 	orn	r2, r2, #384	; 0x180
 80036e2:	60da      	str	r2, [r3, #12]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80036e4:	4b03      	ldr	r3, [pc, #12]	; (80036f4 <HW_RTC_StopAlarm+0x30>)
 80036e6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80036ea:	615a      	str	r2, [r3, #20]
}
 80036ec:	bf00      	nop
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	200002c8 	.word	0x200002c8
 80036f4:	40013c00 	.word	0x40013c00

080036f8 <HW_RTC_IrqHandler>:
 * @brief RTC IRQ Handler on the RTC Alarm
 * @param none
 * @retval none
 */
void HW_RTC_IrqHandler ( void )
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
  RTC_HandleTypeDef* hrtc=&RtcHandle;
 80036fe:	4b14      	ldr	r3, [pc, #80]	; (8003750 <HW_RTC_IrqHandler+0x58>)
 8003700:	607b      	str	r3, [r7, #4]
  /* enable low power at irq*/
  LPM_SetStopMode(LPM_RTC_Id , LPM_Enable );
 8003702:	2100      	movs	r1, #0
 8003704:	2004      	movs	r0, #4
 8003706:	f7ff fb0f 	bl	8002d28 <LPM_SetStopMode>

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800370a:	4b12      	ldr	r3, [pc, #72]	; (8003754 <HW_RTC_IrqHandler+0x5c>)
 800370c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003710:	615a      	str	r2, [r3, #20]

    /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800371c:	2b00      	cmp	r3, #0
 800371e:	d012      	beq.n	8003746 <HW_RTC_IrqHandler+0x4e>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	68db      	ldr	r3, [r3, #12]
 8003726:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800372a:	2b00      	cmp	r3, #0
 800372c:	d00b      	beq.n	8003746 <HW_RTC_IrqHandler+0x4e>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	b2da      	uxtb	r2, r3
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800373e:	60da      	str	r2, [r3, #12]
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8003740:	6878      	ldr	r0, [r7, #4]
 8003742:	f000 ffa1 	bl	8004688 <HAL_RTC_AlarmAEventCallback>
    }
  }
}
 8003746:	bf00      	nop
 8003748:	3708      	adds	r7, #8
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	200002c8 	.word	0x200002c8
 8003754:	40013c00 	.word	0x40013c00

08003758 <HW_RTC_SetTimerContext>:
 * @brief set Time Reference set also the RTC_DateStruct and RTC_TimeStruct
 * @param none
 * @retval Timer Value
 */
uint32_t HW_RTC_SetTimerContext( void )
{
 8003758:	b598      	push	{r3, r4, r7, lr}
 800375a:	af00      	add	r7, sp, #0
  RtcTimerContext.Rtc_Time = ( uint32_t ) HW_RTC_GetCalendarValue( &RtcTimerContext.RTC_Calndr_Date, &RtcTimerContext.RTC_Calndr_Time );
 800375c:	4906      	ldr	r1, [pc, #24]	; (8003778 <HW_RTC_SetTimerContext+0x20>)
 800375e:	4807      	ldr	r0, [pc, #28]	; (800377c <HW_RTC_SetTimerContext+0x24>)
 8003760:	f000 f920 	bl	80039a4 <HW_RTC_GetCalendarValue>
 8003764:	4603      	mov	r3, r0
 8003766:	460c      	mov	r4, r1
 8003768:	461a      	mov	r2, r3
 800376a:	4b05      	ldr	r3, [pc, #20]	; (8003780 <HW_RTC_SetTimerContext+0x28>)
 800376c:	601a      	str	r2, [r3, #0]
  return ( uint32_t ) RtcTimerContext.Rtc_Time;
 800376e:	4b04      	ldr	r3, [pc, #16]	; (8003780 <HW_RTC_SetTimerContext+0x28>)
 8003770:	681b      	ldr	r3, [r3, #0]
}
 8003772:	4618      	mov	r0, r3
 8003774:	bd98      	pop	{r3, r4, r7, pc}
 8003776:	bf00      	nop
 8003778:	200001e0 	.word	0x200001e0
 800377c:	200001f4 	.word	0x200001f4
 8003780:	200001dc 	.word	0x200001dc

08003784 <HW_RTC_GetTimerContext>:
 * @brief Get the RTC timer Reference
 * @param none
 * @retval Timer Value in  Ticks
 */
uint32_t HW_RTC_GetTimerContext( void )
{
 8003784:	b480      	push	{r7}
 8003786:	af00      	add	r7, sp, #0
  return RtcTimerContext.Rtc_Time;
 8003788:	4b03      	ldr	r3, [pc, #12]	; (8003798 <HW_RTC_GetTimerContext+0x14>)
 800378a:	681b      	ldr	r3, [r3, #0]
}
 800378c:	4618      	mov	r0, r3
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop
 8003798:	200001dc 	.word	0x200001dc

0800379c <HW_RTC_SetAlarmConfig>:
 * @brief configure alarm at init
 * @param none
 * @retval none
 */
static void HW_RTC_SetAlarmConfig( void )
{
 800379c:	b580      	push	{r7, lr}
 800379e:	af00      	add	r7, sp, #0
  HAL_RTC_DeactivateAlarm(&RtcHandle, RTC_ALARM_A);
 80037a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80037a4:	4802      	ldr	r0, [pc, #8]	; (80037b0 <HW_RTC_SetAlarmConfig+0x14>)
 80037a6:	f002 fca7 	bl	80060f8 <HAL_RTC_DeactivateAlarm>
}
 80037aa:	bf00      	nop
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	bf00      	nop
 80037b0:	200002c8 	.word	0x200002c8

080037b4 <HW_RTC_StartWakeUpAlarm>:
 * @note  alarm in RtcTimerContext.Rtc_Time + timeoutValue
 * @param timeoutValue in ticks
 * @retval none
 */
static void HW_RTC_StartWakeUpAlarm( uint32_t timeoutValue )
{
 80037b4:	b5b0      	push	{r4, r5, r7, lr}
 80037b6:	b08c      	sub	sp, #48	; 0x30
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  uint16_t rtcAlarmSubSeconds = 0;
 80037bc:	2300      	movs	r3, #0
 80037be:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint16_t rtcAlarmSeconds = 0;
 80037c0:	2300      	movs	r3, #0
 80037c2:	85bb      	strh	r3, [r7, #44]	; 0x2c
  uint16_t rtcAlarmMinutes = 0;
 80037c4:	2300      	movs	r3, #0
 80037c6:	857b      	strh	r3, [r7, #42]	; 0x2a
  uint16_t rtcAlarmHours = 0;
 80037c8:	2300      	movs	r3, #0
 80037ca:	853b      	strh	r3, [r7, #40]	; 0x28
  uint16_t rtcAlarmDays = 0;
 80037cc:	2300      	movs	r3, #0
 80037ce:	84fb      	strh	r3, [r7, #38]	; 0x26
  RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 80037d0:	4b6e      	ldr	r3, [pc, #440]	; (800398c <HW_RTC_StartWakeUpAlarm+0x1d8>)
 80037d2:	f107 0410 	add.w	r4, r7, #16
 80037d6:	1d1d      	adds	r5, r3, #4
 80037d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037dc:	682b      	ldr	r3, [r5, #0]
 80037de:	6023      	str	r3, [r4, #0]
  RTC_DateTypeDef RTC_DateStruct = RtcTimerContext.RTC_Calndr_Date;
 80037e0:	4b6a      	ldr	r3, [pc, #424]	; (800398c <HW_RTC_StartWakeUpAlarm+0x1d8>)
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	60fb      	str	r3, [r7, #12]

  HW_RTC_StopAlarm( );
 80037e6:	f7ff ff6d 	bl	80036c4 <HW_RTC_StopAlarm>

  /*reverse counter */
  rtcAlarmSubSeconds =  PREDIV_S - RTC_TimeStruct.SubSeconds;
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	f5c3 737f 	rsb	r3, r3, #1020	; 0x3fc
 80037f2:	3303      	adds	r3, #3
 80037f4:	85fb      	strh	r3, [r7, #46]	; 0x2e
  rtcAlarmSubSeconds += ( timeoutValue & PREDIV_S);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	b29b      	uxth	r3, r3
 80037fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037fe:	b29a      	uxth	r2, r3
 8003800:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003802:	4413      	add	r3, r2
 8003804:	85fb      	strh	r3, [r7, #46]	; 0x2e
  /* convert timeout  to seconds */
  timeoutValue >>= N_PREDIV_S;  /* convert timeout  in seconds */
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	0a9b      	lsrs	r3, r3, #10
 800380a:	607b      	str	r3, [r7, #4]

  /*convert microsecs to RTC format and add to 'Now' */
  rtcAlarmDays =  RTC_DateStruct.Date;
 800380c:	7bbb      	ldrb	r3, [r7, #14]
 800380e:	84fb      	strh	r3, [r7, #38]	; 0x26
  while (timeoutValue >= SECONDS_IN_1DAY)
 8003810:	e008      	b.n	8003824 <HW_RTC_StartWakeUpAlarm+0x70>
  {
    timeoutValue -= SECONDS_IN_1DAY;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	f5a3 33a8 	sub.w	r3, r3, #86016	; 0x15000
 8003818:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800381c:	607b      	str	r3, [r7, #4]
    rtcAlarmDays++;
 800381e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003820:	3301      	adds	r3, #1
 8003822:	84fb      	strh	r3, [r7, #38]	; 0x26
  while (timeoutValue >= SECONDS_IN_1DAY)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	4a5a      	ldr	r2, [pc, #360]	; (8003990 <HW_RTC_StartWakeUpAlarm+0x1dc>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d8f2      	bhi.n	8003812 <HW_RTC_StartWakeUpAlarm+0x5e>
  }

  /* calc hours */
  rtcAlarmHours = RTC_TimeStruct.Hours;
 800382c:	7c3b      	ldrb	r3, [r7, #16]
 800382e:	853b      	strh	r3, [r7, #40]	; 0x28
  while (timeoutValue >= SECONDS_IN_1HOUR)
 8003830:	e006      	b.n	8003840 <HW_RTC_StartWakeUpAlarm+0x8c>
  {
    timeoutValue -= SECONDS_IN_1HOUR;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 8003838:	607b      	str	r3, [r7, #4]
    rtcAlarmHours++;
 800383a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800383c:	3301      	adds	r3, #1
 800383e:	853b      	strh	r3, [r7, #40]	; 0x28
  while (timeoutValue >= SECONDS_IN_1HOUR)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 8003846:	d2f4      	bcs.n	8003832 <HW_RTC_StartWakeUpAlarm+0x7e>
  }

  /* calc minutes */
  rtcAlarmMinutes = RTC_TimeStruct.Minutes;
 8003848:	7c7b      	ldrb	r3, [r7, #17]
 800384a:	857b      	strh	r3, [r7, #42]	; 0x2a
  while (timeoutValue >= SECONDS_IN_1MINUTE)
 800384c:	e005      	b.n	800385a <HW_RTC_StartWakeUpAlarm+0xa6>
  {
    timeoutValue -= SECONDS_IN_1MINUTE;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	3b3c      	subs	r3, #60	; 0x3c
 8003852:	607b      	str	r3, [r7, #4]
    rtcAlarmMinutes++;
 8003854:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003856:	3301      	adds	r3, #1
 8003858:	857b      	strh	r3, [r7, #42]	; 0x2a
  while (timeoutValue >= SECONDS_IN_1MINUTE)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2b3b      	cmp	r3, #59	; 0x3b
 800385e:	d8f6      	bhi.n	800384e <HW_RTC_StartWakeUpAlarm+0x9a>
  }

  /* calc seconds */
  rtcAlarmSeconds =  RTC_TimeStruct.Seconds + timeoutValue;
 8003860:	7cbb      	ldrb	r3, [r7, #18]
 8003862:	b29a      	uxth	r2, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	b29b      	uxth	r3, r3
 8003868:	4413      	add	r3, r2
 800386a:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /***** correct for modulo********/
  while (rtcAlarmSubSeconds >= (PREDIV_S+1))
 800386c:	e006      	b.n	800387c <HW_RTC_StartWakeUpAlarm+0xc8>
  {
    rtcAlarmSubSeconds -= (PREDIV_S+1);
 800386e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003870:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8003874:	85fb      	strh	r3, [r7, #46]	; 0x2e
    rtcAlarmSeconds++;
 8003876:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003878:	3301      	adds	r3, #1
 800387a:	85bb      	strh	r3, [r7, #44]	; 0x2c
  while (rtcAlarmSubSeconds >= (PREDIV_S+1))
 800387c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800387e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003882:	d2f4      	bcs.n	800386e <HW_RTC_StartWakeUpAlarm+0xba>
  }

  while (rtcAlarmSeconds >= SECONDS_IN_1MINUTE)
 8003884:	e005      	b.n	8003892 <HW_RTC_StartWakeUpAlarm+0xde>
  {
    rtcAlarmSeconds -= SECONDS_IN_1MINUTE;
 8003886:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003888:	3b3c      	subs	r3, #60	; 0x3c
 800388a:	85bb      	strh	r3, [r7, #44]	; 0x2c
    rtcAlarmMinutes++;
 800388c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800388e:	3301      	adds	r3, #1
 8003890:	857b      	strh	r3, [r7, #42]	; 0x2a
  while (rtcAlarmSeconds >= SECONDS_IN_1MINUTE)
 8003892:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003894:	2b3b      	cmp	r3, #59	; 0x3b
 8003896:	d8f6      	bhi.n	8003886 <HW_RTC_StartWakeUpAlarm+0xd2>
  }

  while (rtcAlarmMinutes >= MINUTES_IN_1HOUR)
 8003898:	e005      	b.n	80038a6 <HW_RTC_StartWakeUpAlarm+0xf2>
  {
    rtcAlarmMinutes -= MINUTES_IN_1HOUR;
 800389a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800389c:	3b3c      	subs	r3, #60	; 0x3c
 800389e:	857b      	strh	r3, [r7, #42]	; 0x2a
    rtcAlarmHours++;
 80038a0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80038a2:	3301      	adds	r3, #1
 80038a4:	853b      	strh	r3, [r7, #40]	; 0x28
  while (rtcAlarmMinutes >= MINUTES_IN_1HOUR)
 80038a6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80038a8:	2b3b      	cmp	r3, #59	; 0x3b
 80038aa:	d8f6      	bhi.n	800389a <HW_RTC_StartWakeUpAlarm+0xe6>
  }

  while (rtcAlarmHours >= HOURS_IN_1DAY)
 80038ac:	e005      	b.n	80038ba <HW_RTC_StartWakeUpAlarm+0x106>
  {
    rtcAlarmHours -= HOURS_IN_1DAY;
 80038ae:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80038b0:	3b18      	subs	r3, #24
 80038b2:	853b      	strh	r3, [r7, #40]	; 0x28
    rtcAlarmDays++;
 80038b4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80038b6:	3301      	adds	r3, #1
 80038b8:	84fb      	strh	r3, [r7, #38]	; 0x26
  while (rtcAlarmHours >= HOURS_IN_1DAY)
 80038ba:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80038bc:	2b17      	cmp	r3, #23
 80038be:	d8f6      	bhi.n	80038ae <HW_RTC_StartWakeUpAlarm+0xfa>
  }

  if( RTC_DateStruct.Year % 4 == 0 )
 80038c0:	7bfb      	ldrb	r3, [r7, #15]
 80038c2:	f003 0303 	and.w	r3, r3, #3
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d113      	bne.n	80038f4 <HW_RTC_StartWakeUpAlarm+0x140>
  {
    if( rtcAlarmDays > DaysInMonthLeapYear[ RTC_DateStruct.Month - 1 ] )
 80038cc:	7b7b      	ldrb	r3, [r7, #13]
 80038ce:	3b01      	subs	r3, #1
 80038d0:	4a30      	ldr	r2, [pc, #192]	; (8003994 <HW_RTC_StartWakeUpAlarm+0x1e0>)
 80038d2:	5cd3      	ldrb	r3, [r2, r3]
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80038d8:	429a      	cmp	r2, r3
 80038da:	d91e      	bls.n	800391a <HW_RTC_StartWakeUpAlarm+0x166>
    {
      rtcAlarmDays = rtcAlarmDays % DaysInMonthLeapYear[ RTC_DateStruct.Month - 1 ];
 80038dc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80038de:	7b7a      	ldrb	r2, [r7, #13]
 80038e0:	3a01      	subs	r2, #1
 80038e2:	492c      	ldr	r1, [pc, #176]	; (8003994 <HW_RTC_StartWakeUpAlarm+0x1e0>)
 80038e4:	5c8a      	ldrb	r2, [r1, r2]
 80038e6:	fb93 f1f2 	sdiv	r1, r3, r2
 80038ea:	fb02 f201 	mul.w	r2, r2, r1
 80038ee:	1a9b      	subs	r3, r3, r2
 80038f0:	84fb      	strh	r3, [r7, #38]	; 0x26
 80038f2:	e012      	b.n	800391a <HW_RTC_StartWakeUpAlarm+0x166>
    }
  }
  else
  {
    if( rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ] )
 80038f4:	7b7b      	ldrb	r3, [r7, #13]
 80038f6:	3b01      	subs	r3, #1
 80038f8:	4a27      	ldr	r2, [pc, #156]	; (8003998 <HW_RTC_StartWakeUpAlarm+0x1e4>)
 80038fa:	5cd3      	ldrb	r3, [r2, r3]
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003900:	429a      	cmp	r2, r3
 8003902:	d90a      	bls.n	800391a <HW_RTC_StartWakeUpAlarm+0x166>
    {
      rtcAlarmDays = rtcAlarmDays % DaysInMonth[ RTC_DateStruct.Month - 1 ];
 8003904:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003906:	7b7a      	ldrb	r2, [r7, #13]
 8003908:	3a01      	subs	r2, #1
 800390a:	4923      	ldr	r1, [pc, #140]	; (8003998 <HW_RTC_StartWakeUpAlarm+0x1e4>)
 800390c:	5c8a      	ldrb	r2, [r1, r2]
 800390e:	fb93 f1f2 	sdiv	r1, r3, r2
 8003912:	fb02 f201 	mul.w	r2, r2, r1
 8003916:	1a9b      	subs	r3, r3, r2
 8003918:	84fb      	strh	r3, [r7, #38]	; 0x26
    }
  }

    /* Set RTC_AlarmStructure with calculated values*/
  	RTC_AlarmStructure.AlarmTime.SubSeconds = PREDIV_S-rtcAlarmSubSeconds;
 800391a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800391c:	f5c3 737f 	rsb	r3, r3, #1020	; 0x3fc
 8003920:	3303      	adds	r3, #3
 8003922:	461a      	mov	r2, r3
 8003924:	4b1d      	ldr	r3, [pc, #116]	; (800399c <HW_RTC_StartWakeUpAlarm+0x1e8>)
 8003926:	605a      	str	r2, [r3, #4]
  	RTC_AlarmStructure.AlarmSubSecondMask  = HW_RTC_ALARMSUBSECONDMASK;
 8003928:	4b1c      	ldr	r3, [pc, #112]	; (800399c <HW_RTC_StartWakeUpAlarm+0x1e8>)
 800392a:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800392e:	619a      	str	r2, [r3, #24]
  	RTC_AlarmStructure.AlarmTime.Seconds = rtcAlarmSeconds;
 8003930:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003932:	b2da      	uxtb	r2, r3
 8003934:	4b19      	ldr	r3, [pc, #100]	; (800399c <HW_RTC_StartWakeUpAlarm+0x1e8>)
 8003936:	709a      	strb	r2, [r3, #2]
  	RTC_AlarmStructure.AlarmTime.Minutes = rtcAlarmMinutes;
 8003938:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800393a:	b2da      	uxtb	r2, r3
 800393c:	4b17      	ldr	r3, [pc, #92]	; (800399c <HW_RTC_StartWakeUpAlarm+0x1e8>)
 800393e:	705a      	strb	r2, [r3, #1]
  	RTC_AlarmStructure.AlarmTime.Hours   = rtcAlarmHours;
 8003940:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003942:	b2da      	uxtb	r2, r3
 8003944:	4b15      	ldr	r3, [pc, #84]	; (800399c <HW_RTC_StartWakeUpAlarm+0x1e8>)
 8003946:	701a      	strb	r2, [r3, #0]
  	RTC_AlarmStructure.AlarmDateWeekDay    = ( uint8_t )rtcAlarmDays;//0x23;//
 8003948:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800394a:	b2da      	uxtb	r2, r3
 800394c:	4b13      	ldr	r3, [pc, #76]	; (800399c <HW_RTC_StartWakeUpAlarm+0x1e8>)
 800394e:	f883 2020 	strb.w	r2, [r3, #32]
  	RTC_AlarmStructure.AlarmTime.TimeFormat   = RTC_TimeStruct.TimeFormat;
 8003952:	7cfa      	ldrb	r2, [r7, #19]
 8003954:	4b11      	ldr	r3, [pc, #68]	; (800399c <HW_RTC_StartWakeUpAlarm+0x1e8>)
 8003956:	70da      	strb	r2, [r3, #3]
  	RTC_AlarmStructure.AlarmDateWeekDaySel   = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8003958:	4b10      	ldr	r3, [pc, #64]	; (800399c <HW_RTC_StartWakeUpAlarm+0x1e8>)
 800395a:	2200      	movs	r2, #0
 800395c:	61da      	str	r2, [r3, #28]
  	RTC_AlarmStructure.AlarmMask       = RTC_ALARMMASK_NONE;
 800395e:	4b0f      	ldr	r3, [pc, #60]	; (800399c <HW_RTC_StartWakeUpAlarm+0x1e8>)
 8003960:	2200      	movs	r2, #0
 8003962:	615a      	str	r2, [r3, #20]
  	RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 8003964:	4b0d      	ldr	r3, [pc, #52]	; (800399c <HW_RTC_StartWakeUpAlarm+0x1e8>)
 8003966:	f44f 7280 	mov.w	r2, #256	; 0x100
 800396a:	625a      	str	r2, [r3, #36]	; 0x24
  	RTC_AlarmStructure.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800396c:	4b0b      	ldr	r3, [pc, #44]	; (800399c <HW_RTC_StartWakeUpAlarm+0x1e8>)
 800396e:	2200      	movs	r2, #0
 8003970:	60da      	str	r2, [r3, #12]
  	RTC_AlarmStructure.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003972:	4b0a      	ldr	r3, [pc, #40]	; (800399c <HW_RTC_StartWakeUpAlarm+0x1e8>)
 8003974:	2200      	movs	r2, #0
 8003976:	611a      	str	r2, [r3, #16]

  /* Set RTC_Alarm */
  HAL_RTC_SetAlarm_IT( &RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN );
 8003978:	2200      	movs	r2, #0
 800397a:	4908      	ldr	r1, [pc, #32]	; (800399c <HW_RTC_StartWakeUpAlarm+0x1e8>)
 800397c:	4808      	ldr	r0, [pc, #32]	; (80039a0 <HW_RTC_StartWakeUpAlarm+0x1ec>)
 800397e:	f002 fa83 	bl	8005e88 <HAL_RTC_SetAlarm_IT>
}
 8003982:	bf00      	nop
 8003984:	3730      	adds	r7, #48	; 0x30
 8003986:	46bd      	mov	sp, r7
 8003988:	bdb0      	pop	{r4, r5, r7, pc}
 800398a:	bf00      	nop
 800398c:	200001dc 	.word	0x200001dc
 8003990:	0001517f 	.word	0x0001517f
 8003994:	08006d2c 	.word	0x08006d2c
 8003998:	08006d20 	.word	0x08006d20
 800399c:	200001b4 	.word	0x200001b4
 80039a0:	200002c8 	.word	0x200002c8

080039a4 <HW_RTC_GetCalendarValue>:
 * @param pointer to RTC_DateStruct
 * @param pointer to RTC_TimeStruct
 * @retval time in ticks
 */
static uint64_t HW_RTC_GetCalendarValue( RTC_DateTypeDef* RTC_DateStruct, RTC_TimeTypeDef* RTC_TimeStruct )
{
 80039a4:	b5b0      	push	{r4, r5, r7, lr}
 80039a6:	b088      	sub	sp, #32
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	6039      	str	r1, [r7, #0]
  uint64_t calendarValue = 0;
 80039ae:	f04f 0200 	mov.w	r2, #0
 80039b2:	f04f 0300 	mov.w	r3, #0
 80039b6:	e9c7 2306 	strd	r2, r3, [r7, #24]
  uint32_t first_read;
  uint32_t correction;
  uint32_t seconds;

  /* Get Time and Date*/
  HAL_RTC_GetTime( &RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN );
 80039ba:	2200      	movs	r2, #0
 80039bc:	6839      	ldr	r1, [r7, #0]
 80039be:	4841      	ldr	r0, [pc, #260]	; (8003ac4 <HW_RTC_GetCalendarValue+0x120>)
 80039c0:	f002 f90e 	bl	8005be0 <HAL_RTC_GetTime>

   /* make sure it is correct due to asynchronus nature of RTC*/
  do {
    first_read = RTC_TimeStruct->SubSeconds;
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	617b      	str	r3, [r7, #20]
    HAL_RTC_GetDate( &RtcHandle, RTC_DateStruct, RTC_FORMAT_BIN );
 80039ca:	2200      	movs	r2, #0
 80039cc:	6879      	ldr	r1, [r7, #4]
 80039ce:	483d      	ldr	r0, [pc, #244]	; (8003ac4 <HW_RTC_GetCalendarValue+0x120>)
 80039d0:	f002 fa0b 	bl	8005dea <HAL_RTC_GetDate>
    HAL_RTC_GetTime( &RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN );
 80039d4:	2200      	movs	r2, #0
 80039d6:	6839      	ldr	r1, [r7, #0]
 80039d8:	483a      	ldr	r0, [pc, #232]	; (8003ac4 <HW_RTC_GetCalendarValue+0x120>)
 80039da:	f002 f901 	bl	8005be0 <HAL_RTC_GetTime>

  } while (first_read != RTC_TimeStruct->SubSeconds);
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	697a      	ldr	r2, [r7, #20]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d1ed      	bne.n	80039c4 <HW_RTC_GetCalendarValue+0x20>

  /* calculte amount of elapsed days since 01/01/2000 */
  seconds= DIVC( (DAYS_IN_YEAR*3 + DAYS_IN_LEAP_YEAR)* RTC_DateStruct->Year , 4);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	78db      	ldrb	r3, [r3, #3]
 80039ec:	461a      	mov	r2, r3
 80039ee:	f240 53b5 	movw	r3, #1461	; 0x5b5
 80039f2:	fb03 f302 	mul.w	r3, r3, r2
 80039f6:	3303      	adds	r3, #3
 80039f8:	089b      	lsrs	r3, r3, #2
 80039fa:	613b      	str	r3, [r7, #16]

  correction = ( (RTC_DateStruct->Year % 4) == 0 ) ? DAYS_IN_MONTH_CORRECTION_LEAP : DAYS_IN_MONTH_CORRECTION_NORM ;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	78db      	ldrb	r3, [r3, #3]
 8003a00:	f003 0303 	and.w	r3, r3, #3
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d101      	bne.n	8003a0e <HW_RTC_GetCalendarValue+0x6a>
 8003a0a:	4b2f      	ldr	r3, [pc, #188]	; (8003ac8 <HW_RTC_GetCalendarValue+0x124>)
 8003a0c:	e000      	b.n	8003a10 <HW_RTC_GetCalendarValue+0x6c>
 8003a0e:	4b2f      	ldr	r3, [pc, #188]	; (8003acc <HW_RTC_GetCalendarValue+0x128>)
 8003a10:	60fb      	str	r3, [r7, #12]

  seconds +=( DIVC( (RTC_DateStruct->Month-1)*(30+31) ,2 ) - (((correction>> ((RTC_DateStruct->Month-1)*2) )&0x3)));
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	785b      	ldrb	r3, [r3, #1]
 8003a16:	1e5a      	subs	r2, r3, #1
 8003a18:	4613      	mov	r3, r2
 8003a1a:	011b      	lsls	r3, r3, #4
 8003a1c:	1a9b      	subs	r3, r3, r2
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	4413      	add	r3, r2
 8003a22:	3301      	adds	r3, #1
 8003a24:	0fda      	lsrs	r2, r3, #31
 8003a26:	4413      	add	r3, r2
 8003a28:	105b      	asrs	r3, r3, #1
 8003a2a:	4619      	mov	r1, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	785b      	ldrb	r3, [r3, #1]
 8003a30:	3b01      	subs	r3, #1
 8003a32:	005b      	lsls	r3, r3, #1
 8003a34:	68fa      	ldr	r2, [r7, #12]
 8003a36:	fa22 f303 	lsr.w	r3, r2, r3
 8003a3a:	f003 0303 	and.w	r3, r3, #3
 8003a3e:	1acb      	subs	r3, r1, r3
 8003a40:	693a      	ldr	r2, [r7, #16]
 8003a42:	4413      	add	r3, r2
 8003a44:	613b      	str	r3, [r7, #16]

  seconds += (RTC_DateStruct->Date -1);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	789b      	ldrb	r3, [r3, #2]
 8003a4a:	461a      	mov	r2, r3
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	4413      	add	r3, r2
 8003a50:	3b01      	subs	r3, #1
 8003a52:	613b      	str	r3, [r7, #16]

  /* convert from days to seconds */
  seconds *= SECONDS_IN_1DAY;
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	4a1e      	ldr	r2, [pc, #120]	; (8003ad0 <HW_RTC_GetCalendarValue+0x12c>)
 8003a58:	fb02 f303 	mul.w	r3, r2, r3
 8003a5c:	613b      	str	r3, [r7, #16]

  seconds += ( ( uint32_t )RTC_TimeStruct->Seconds +
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	789b      	ldrb	r3, [r3, #2]
 8003a62:	4618      	mov	r0, r3
             ( ( uint32_t )RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE ) +
             ( ( uint32_t )RTC_TimeStruct->Hours * SECONDS_IN_1HOUR ) ) ;
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	781b      	ldrb	r3, [r3, #0]
 8003a68:	461a      	mov	r2, r3
 8003a6a:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003a6e:	fb03 f202 	mul.w	r2, r3, r2
             ( ( uint32_t )RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE ) +
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	785b      	ldrb	r3, [r3, #1]
 8003a76:	4619      	mov	r1, r3
 8003a78:	460b      	mov	r3, r1
 8003a7a:	011b      	lsls	r3, r3, #4
 8003a7c:	1a5b      	subs	r3, r3, r1
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	4413      	add	r3, r2
 8003a82:	4403      	add	r3, r0
  seconds += ( ( uint32_t )RTC_TimeStruct->Seconds +
 8003a84:	693a      	ldr	r2, [r7, #16]
 8003a86:	4413      	add	r3, r2
 8003a88:	613b      	str	r3, [r7, #16]



  calendarValue = (((uint64_t) seconds)<<N_PREDIV_S) + ( PREDIV_S - RTC_TimeStruct->SubSeconds);
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	461a      	mov	r2, r3
 8003a8e:	f04f 0300 	mov.w	r3, #0
 8003a92:	0d95      	lsrs	r5, r2, #22
 8003a94:	0294      	lsls	r4, r2, #10
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	f5c3 737f 	rsb	r3, r3, #1020	; 0x3fc
 8003a9e:	3303      	adds	r3, #3
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	f04f 0300 	mov.w	r3, #0
 8003aa6:	18a0      	adds	r0, r4, r2
 8003aa8:	eb45 0103 	adc.w	r1, r5, r3
 8003aac:	4603      	mov	r3, r0
 8003aae:	460c      	mov	r4, r1
 8003ab0:	e9c7 3406 	strd	r3, r4, [r7, #24]

  return( calendarValue );
 8003ab4:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	4621      	mov	r1, r4
 8003abc:	3720      	adds	r7, #32
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bdb0      	pop	{r4, r5, r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	200002c8 	.word	0x200002c8
 8003ac8:	00445550 	.word	0x00445550
 8003acc:	0099aaa0 	.word	0x0099aaa0
 8003ad0:	00015180 	.word	0x00015180

08003ad4 <HW_SPI_Init>:
 * @brief Initializes the SPI object and MCU peripheral
 *
 * @param [IN] none
 */
void HW_SPI_Init( void )
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	af00      	add	r7, sp, #0
	hspi.Init.CRCPolynomial = 10;
#endif

#ifdef PCB_SPI_SA
	  /* SPI4 parameter configuration*/
	  hspi.Instance = SPI4;
 8003ad8:	4b16      	ldr	r3, [pc, #88]	; (8003b34 <HW_SPI_Init+0x60>)
 8003ada:	4a17      	ldr	r2, [pc, #92]	; (8003b38 <HW_SPI_Init+0x64>)
 8003adc:	601a      	str	r2, [r3, #0]
	  hspi.Init.Mode = SPI_MODE_MASTER;
 8003ade:	4b15      	ldr	r3, [pc, #84]	; (8003b34 <HW_SPI_Init+0x60>)
 8003ae0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003ae4:	605a      	str	r2, [r3, #4]
	  hspi.Init.Direction = SPI_DIRECTION_2LINES;
 8003ae6:	4b13      	ldr	r3, [pc, #76]	; (8003b34 <HW_SPI_Init+0x60>)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	609a      	str	r2, [r3, #8]
	  hspi.Init.DataSize = SPI_DATASIZE_8BIT;
 8003aec:	4b11      	ldr	r3, [pc, #68]	; (8003b34 <HW_SPI_Init+0x60>)
 8003aee:	2200      	movs	r2, #0
 8003af0:	60da      	str	r2, [r3, #12]
	  hspi.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003af2:	4b10      	ldr	r3, [pc, #64]	; (8003b34 <HW_SPI_Init+0x60>)
 8003af4:	2200      	movs	r2, #0
 8003af6:	611a      	str	r2, [r3, #16]
	  hspi.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003af8:	4b0e      	ldr	r3, [pc, #56]	; (8003b34 <HW_SPI_Init+0x60>)
 8003afa:	2200      	movs	r2, #0
 8003afc:	615a      	str	r2, [r3, #20]
	  hspi.Init.NSS = SPI_NSS_SOFT;
 8003afe:	4b0d      	ldr	r3, [pc, #52]	; (8003b34 <HW_SPI_Init+0x60>)
 8003b00:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b04:	619a      	str	r2, [r3, #24]
	  hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003b06:	4b0b      	ldr	r3, [pc, #44]	; (8003b34 <HW_SPI_Init+0x60>)
 8003b08:	2218      	movs	r2, #24
 8003b0a:	61da      	str	r2, [r3, #28]
	  hspi.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003b0c:	4b09      	ldr	r3, [pc, #36]	; (8003b34 <HW_SPI_Init+0x60>)
 8003b0e:	2200      	movs	r2, #0
 8003b10:	621a      	str	r2, [r3, #32]
	  hspi.Init.TIMode = SPI_TIMODE_DISABLE;
 8003b12:	4b08      	ldr	r3, [pc, #32]	; (8003b34 <HW_SPI_Init+0x60>)
 8003b14:	2200      	movs	r2, #0
 8003b16:	625a      	str	r2, [r3, #36]	; 0x24
	  hspi.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b18:	4b06      	ldr	r3, [pc, #24]	; (8003b34 <HW_SPI_Init+0x60>)
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	629a      	str	r2, [r3, #40]	; 0x28
	  hspi.Init.CRCPolynomial = 10;
 8003b1e:	4b05      	ldr	r3, [pc, #20]	; (8003b34 <HW_SPI_Init+0x60>)
 8003b20:	220a      	movs	r2, #10
 8003b22:	62da      	str	r2, [r3, #44]	; 0x2c
#endif

  if(HAL_SPI_Init( &hspi) != HAL_OK)
 8003b24:	4803      	ldr	r0, [pc, #12]	; (8003b34 <HW_SPI_Init+0x60>)
 8003b26:	f002 fc35 	bl	8006394 <HAL_SPI_Init>
    /* Initialization Error */
    // Error_Handler();
  }

  /*##-2- Configure the SPI GPIOs */
  HW_SPI_IoInit(  );
 8003b2a:	f000 f807 	bl	8003b3c <HW_SPI_IoInit>
}
 8003b2e:	bf00      	nop
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	200002e8 	.word	0x200002e8
 8003b38:	40013400 	.word	0x40013400

08003b3c <HW_SPI_IoInit>:
  /*##-2- Configure the SPI GPIOs */
  HW_SPI_IoDeInit( );
}

void HW_SPI_IoInit( void )
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b088      	sub	sp, #32
 8003b40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 8003b42:	f107 030c 	add.w	r3, r7, #12
 8003b46:	2200      	movs	r2, #0
 8003b48:	601a      	str	r2, [r3, #0]
 8003b4a:	605a      	str	r2, [r3, #4]
 8003b4c:	609a      	str	r2, [r3, #8]
 8003b4e:	60da      	str	r2, [r3, #12]
 8003b50:	611a      	str	r2, [r3, #16]
#ifdef PCB_SPI_SX
  __HAL_RCC_SPI1_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
#endif
#ifdef PCB_SPI_SA
  __HAL_RCC_SPI4_CLK_ENABLE();
 8003b52:	2300      	movs	r3, #0
 8003b54:	60bb      	str	r3, [r7, #8]
 8003b56:	4b25      	ldr	r3, [pc, #148]	; (8003bec <HW_SPI_IoInit+0xb0>)
 8003b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b5a:	4a24      	ldr	r2, [pc, #144]	; (8003bec <HW_SPI_IoInit+0xb0>)
 8003b5c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003b60:	6453      	str	r3, [r2, #68]	; 0x44
 8003b62:	4b22      	ldr	r3, [pc, #136]	; (8003bec <HW_SPI_IoInit+0xb0>)
 8003b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b66:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b6a:	60bb      	str	r3, [r7, #8]
 8003b6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003b6e:	2300      	movs	r3, #0
 8003b70:	607b      	str	r3, [r7, #4]
 8003b72:	4b1e      	ldr	r3, [pc, #120]	; (8003bec <HW_SPI_IoInit+0xb0>)
 8003b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b76:	4a1d      	ldr	r2, [pc, #116]	; (8003bec <HW_SPI_IoInit+0xb0>)
 8003b78:	f043 0310 	orr.w	r3, r3, #16
 8003b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003b7e:	4b1b      	ldr	r3, [pc, #108]	; (8003bec <HW_SPI_IoInit+0xb0>)
 8003b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b82:	f003 0310 	and.w	r3, r3, #16
 8003b86:	607b      	str	r3, [r7, #4]
 8003b88:	687b      	ldr	r3, [r7, #4]
#endif

  initStruct.Mode = GPIO_MODE_AF_PP;
 8003b8a:	2302      	movs	r3, #2
 8003b8c:	613b      	str	r3, [r7, #16]
  initStruct.Pull = GPIO_NOPULL  ; //GPIO_PULLDOWN
 8003b8e:	2300      	movs	r3, #0
 8003b90:	617b      	str	r3, [r7, #20]
  initStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b92:	2303      	movs	r3, #3
 8003b94:	61bb      	str	r3, [r7, #24]
  initStruct.Alternate= SPI1_AF;
 8003b96:	2305      	movs	r3, #5
 8003b98:	61fb      	str	r3, [r7, #28]

  HW_GPIO_Init( RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 8003b9a:	f107 030c 	add.w	r3, r7, #12
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	2104      	movs	r1, #4
 8003ba2:	4813      	ldr	r0, [pc, #76]	; (8003bf0 <HW_SPI_IoInit+0xb4>)
 8003ba4:	f7ff fb7e 	bl	80032a4 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_MISO_PORT, RADIO_MISO_PIN, &initStruct);
 8003ba8:	f107 030c 	add.w	r3, r7, #12
 8003bac:	461a      	mov	r2, r3
 8003bae:	2120      	movs	r1, #32
 8003bb0:	480f      	ldr	r0, [pc, #60]	; (8003bf0 <HW_SPI_IoInit+0xb4>)
 8003bb2:	f7ff fb77 	bl	80032a4 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_MOSI_PORT, RADIO_MOSI_PIN, &initStruct);
 8003bb6:	f107 030c 	add.w	r3, r7, #12
 8003bba:	461a      	mov	r2, r3
 8003bbc:	2140      	movs	r1, #64	; 0x40
 8003bbe:	480c      	ldr	r0, [pc, #48]	; (8003bf0 <HW_SPI_IoInit+0xb4>)
 8003bc0:	f7ff fb70 	bl	80032a4 <HW_GPIO_Init>

  initStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	613b      	str	r3, [r7, #16]
  initStruct.Pull = GPIO_NOPULL	;//GPIO_PULLUP
 8003bc8:	2300      	movs	r3, #0
 8003bca:	617b      	str	r3, [r7, #20]

  HW_GPIO_Init(  RADIO_NSS_PORT, RADIO_NSS_PIN, &initStruct );
 8003bcc:	f107 030c 	add.w	r3, r7, #12
 8003bd0:	461a      	mov	r2, r3
 8003bd2:	2110      	movs	r1, #16
 8003bd4:	4806      	ldr	r0, [pc, #24]	; (8003bf0 <HW_SPI_IoInit+0xb4>)
 8003bd6:	f7ff fb65 	bl	80032a4 <HW_GPIO_Init>
  HW_GPIO_Write ( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8003bda:	2201      	movs	r2, #1
 8003bdc:	2110      	movs	r1, #16
 8003bde:	4804      	ldr	r0, [pc, #16]	; (8003bf0 <HW_SPI_IoInit+0xb4>)
 8003be0:	f7ff fc2a 	bl	8003438 <HW_GPIO_Write>

}
 8003be4:	bf00      	nop
 8003be6:	3720      	adds	r7, #32
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	40023800 	.word	0x40023800
 8003bf0:	40021000 	.word	0x40021000

08003bf4 <HW_SPI_InOut>:
 *
 * @param [IN] outData Byte to be sent
 * @retval inData      Received byte.
 */
uint16_t HW_SPI_InOut( uint16_t txData )
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b086      	sub	sp, #24
 8003bf8:	af02      	add	r7, sp, #8
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	80fb      	strh	r3, [r7, #6]
  uint16_t rxData ;

  HAL_SPI_TransmitReceive( &hspi, ( uint8_t * ) &txData, ( uint8_t* ) &rxData, 1, HAL_MAX_DELAY);
 8003bfe:	f107 020e 	add.w	r2, r7, #14
 8003c02:	1db9      	adds	r1, r7, #6
 8003c04:	f04f 33ff 	mov.w	r3, #4294967295
 8003c08:	9300      	str	r3, [sp, #0]
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	4803      	ldr	r0, [pc, #12]	; (8003c1c <HW_SPI_InOut+0x28>)
 8003c0e:	f002 fc25 	bl	800645c <HAL_SPI_TransmitReceive>

  return rxData;}
 8003c12:	89fb      	ldrh	r3, [r7, #14]
 8003c14:	4618      	mov	r0, r3
 8003c16:	3710      	adds	r7, #16
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	200002e8 	.word	0x200002e8

08003c20 <SX1272GetWakeTime>:
    SX1272SetPublicNetwork,
    SX1272GetWakeupTime
};

uint32_t SX1272GetWakeTime( void )
{
 8003c20:	b480      	push	{r7}
 8003c22:	af00      	add	r7, sp, #0
  return  0;
 8003c24:	2300      	movs	r3, #0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr

08003c30 <SX1272SetXO>:

void SX1272SetXO( uint8_t state )
{
 8003c30:	b480      	push	{r7}
 8003c32:	b083      	sub	sp, #12
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	4603      	mov	r3, r0
 8003c38:	71fb      	strb	r3, [r7, #7]
}
 8003c3a:	bf00      	nop
 8003c3c:	370c      	adds	r7, #12
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr
	...

08003c48 <SX1272IoInit>:
void SX1272IoInit( void )
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b086      	sub	sp, #24
 8003c4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 8003c4e:	1d3b      	adds	r3, r7, #4
 8003c50:	2200      	movs	r2, #0
 8003c52:	601a      	str	r2, [r3, #0]
 8003c54:	605a      	str	r2, [r3, #4]
 8003c56:	609a      	str	r2, [r3, #8]
 8003c58:	60da      	str	r2, [r3, #12]
 8003c5a:	611a      	str	r2, [r3, #16]

  SX1272BoardInit( &BoardCallbacks );
 8003c5c:	4812      	ldr	r0, [pc, #72]	; (8003ca8 <SX1272IoInit+0x60>)
 8003c5e:	f7fd f8b1 	bl	8000dc4 <SX1272BoardInit>

  initStruct.Mode = GPIO_MODE_IT_RISING;
 8003c62:	4b12      	ldr	r3, [pc, #72]	; (8003cac <SX1272IoInit+0x64>)
 8003c64:	60bb      	str	r3, [r7, #8]
  initStruct.Pull = GPIO_PULLDOWN;
 8003c66:	2302      	movs	r3, #2
 8003c68:	60fb      	str	r3, [r7, #12]
  initStruct.Speed = GPIO_SPEED_HIGH;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	613b      	str	r3, [r7, #16]

  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8003c6e:	1d3b      	adds	r3, r7, #4
 8003c70:	461a      	mov	r2, r3
 8003c72:	2102      	movs	r1, #2
 8003c74:	480e      	ldr	r0, [pc, #56]	; (8003cb0 <SX1272IoInit+0x68>)
 8003c76:	f7ff fb15 	bl	80032a4 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 8003c7a:	1d3b      	adds	r3, r7, #4
 8003c7c:	461a      	mov	r2, r3
 8003c7e:	2101      	movs	r1, #1
 8003c80:	480b      	ldr	r0, [pc, #44]	; (8003cb0 <SX1272IoInit+0x68>)
 8003c82:	f7ff fb0f 	bl	80032a4 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 8003c86:	1d3b      	adds	r3, r7, #4
 8003c88:	461a      	mov	r2, r3
 8003c8a:	2120      	movs	r1, #32
 8003c8c:	4809      	ldr	r0, [pc, #36]	; (8003cb4 <SX1272IoInit+0x6c>)
 8003c8e:	f7ff fb09 	bl	80032a4 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 8003c92:	1d3b      	adds	r3, r7, #4
 8003c94:	461a      	mov	r2, r3
 8003c96:	2110      	movs	r1, #16
 8003c98:	4806      	ldr	r0, [pc, #24]	; (8003cb4 <SX1272IoInit+0x6c>)
 8003c9a:	f7ff fb03 	bl	80032a4 <HW_GPIO_Init>
}
 8003c9e:	bf00      	nop
 8003ca0:	3718      	adds	r7, #24
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	bf00      	nop
 8003ca8:	20000018 	.word	0x20000018
 8003cac:	10110000 	.word	0x10110000
 8003cb0:	40020000 	.word	0x40020000
 8003cb4:	40020400 	.word	0x40020400

08003cb8 <SX1272IoIrqInit>:

void SX1272IoIrqInit( DioIrqHandler **irqHandlers )
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b082      	sub	sp, #8
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  HW_GPIO_SetIrq( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, IRQ_HIGH_PRIORITY, irqHandlers[0] );
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	2102      	movs	r1, #2
 8003cc8:	480f      	ldr	r0, [pc, #60]	; (8003d08 <SX1272IoIrqInit+0x50>)
 8003cca:	f7ff fb63 	bl	8003394 <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, IRQ_HIGH_PRIORITY, irqHandlers[1] );
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	3304      	adds	r3, #4
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	2101      	movs	r1, #1
 8003cd8:	480b      	ldr	r0, [pc, #44]	; (8003d08 <SX1272IoIrqInit+0x50>)
 8003cda:	f7ff fb5b 	bl	8003394 <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, IRQ_HIGH_PRIORITY, irqHandlers[2] );
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	3308      	adds	r3, #8
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	2120      	movs	r1, #32
 8003ce8:	4808      	ldr	r0, [pc, #32]	; (8003d0c <SX1272IoIrqInit+0x54>)
 8003cea:	f7ff fb53 	bl	8003394 <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, IRQ_HIGH_PRIORITY, irqHandlers[3] );
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	330c      	adds	r3, #12
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	2110      	movs	r1, #16
 8003cf8:	4804      	ldr	r0, [pc, #16]	; (8003d0c <SX1272IoIrqInit+0x54>)
 8003cfa:	f7ff fb4b 	bl	8003394 <HW_GPIO_SetIrq>
}
 8003cfe:	bf00      	nop
 8003d00:	3708      	adds	r7, #8
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	40020000 	.word	0x40020000
 8003d0c:	40020400 	.word	0x40020400

08003d10 <SX1272IoDeInit>:

void SX1272IoDeInit( void )
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b086      	sub	sp, #24
 8003d14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 8003d16:	1d3b      	adds	r3, r7, #4
 8003d18:	2200      	movs	r2, #0
 8003d1a:	601a      	str	r2, [r3, #0]
 8003d1c:	605a      	str	r2, [r3, #4]
 8003d1e:	609a      	str	r2, [r3, #8]
 8003d20:	60da      	str	r2, [r3, #12]
 8003d22:	611a      	str	r2, [r3, #16]

  initStruct.Mode = GPIO_MODE_IT_RISING ;//GPIO_MODE_ANALOG;
 8003d24:	4b0f      	ldr	r3, [pc, #60]	; (8003d64 <SX1272IoDeInit+0x54>)
 8003d26:	60bb      	str	r3, [r7, #8]
  initStruct.Pull = GPIO_PULLDOWN;
 8003d28:	2302      	movs	r3, #2
 8003d2a:	60fb      	str	r3, [r7, #12]

  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8003d2c:	1d3b      	adds	r3, r7, #4
 8003d2e:	461a      	mov	r2, r3
 8003d30:	2102      	movs	r1, #2
 8003d32:	480d      	ldr	r0, [pc, #52]	; (8003d68 <SX1272IoDeInit+0x58>)
 8003d34:	f7ff fab6 	bl	80032a4 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 8003d38:	1d3b      	adds	r3, r7, #4
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	2101      	movs	r1, #1
 8003d3e:	480a      	ldr	r0, [pc, #40]	; (8003d68 <SX1272IoDeInit+0x58>)
 8003d40:	f7ff fab0 	bl	80032a4 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 8003d44:	1d3b      	adds	r3, r7, #4
 8003d46:	461a      	mov	r2, r3
 8003d48:	2120      	movs	r1, #32
 8003d4a:	4808      	ldr	r0, [pc, #32]	; (8003d6c <SX1272IoDeInit+0x5c>)
 8003d4c:	f7ff faaa 	bl	80032a4 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 8003d50:	1d3b      	adds	r3, r7, #4
 8003d52:	461a      	mov	r2, r3
 8003d54:	2110      	movs	r1, #16
 8003d56:	4805      	ldr	r0, [pc, #20]	; (8003d6c <SX1272IoDeInit+0x5c>)
 8003d58:	f7ff faa4 	bl	80032a4 <HW_GPIO_Init>
}
 8003d5c:	bf00      	nop
 8003d5e:	3718      	adds	r7, #24
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	10110000 	.word	0x10110000
 8003d68:	40020000 	.word	0x40020000
 8003d6c:	40020400 	.word	0x40020400

08003d70 <SX1272SetRfTxPower>:

void SX1272SetRfTxPower( int8_t power )
{
 8003d70:	b590      	push	{r4, r7, lr}
 8003d72:	b085      	sub	sp, #20
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	4603      	mov	r3, r0
 8003d78:	71fb      	strb	r3, [r7, #7]
    uint8_t paConfig = 0;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	73fb      	strb	r3, [r7, #15]
    uint8_t paDac = 0;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	73bb      	strb	r3, [r7, #14]

    paConfig = SX1272Read( REG_PACONFIG );
 8003d82:	2009      	movs	r0, #9
 8003d84:	f7fe fa74 	bl	8002270 <SX1272Read>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	73fb      	strb	r3, [r7, #15]
    paDac = SX1272Read( REG_PADAC );
 8003d8c:	205a      	movs	r0, #90	; 0x5a
 8003d8e:	f7fe fa6f 	bl	8002270 <SX1272Read>
 8003d92:	4603      	mov	r3, r0
 8003d94:	73bb      	strb	r3, [r7, #14]

    paConfig = ( paConfig & RF_PACONFIG_PASELECT_MASK ) | SX1272GetPaSelect( SX1272.Settings.Channel );
 8003d96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d9e:	b25c      	sxtb	r4, r3
 8003da0:	4b43      	ldr	r3, [pc, #268]	; (8003eb0 <SX1272SetRfTxPower+0x140>)
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	4618      	mov	r0, r3
 8003da6:	f000 f885 	bl	8003eb4 <SX1272GetPaSelect>
 8003daa:	4603      	mov	r3, r0
 8003dac:	b25b      	sxtb	r3, r3
 8003dae:	4323      	orrs	r3, r4
 8003db0:	b25b      	sxtb	r3, r3
 8003db2:	73fb      	strb	r3, [r7, #15]

    if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 8003db4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	da4e      	bge.n	8003e5a <SX1272SetRfTxPower+0xea>
    {
        if( power > 17 )
 8003dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dc0:	2b11      	cmp	r3, #17
 8003dc2:	dd04      	ble.n	8003dce <SX1272SetRfTxPower+0x5e>
        {
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
 8003dc4:	7bbb      	ldrb	r3, [r7, #14]
 8003dc6:	f043 0307 	orr.w	r3, r3, #7
 8003dca:	73bb      	strb	r3, [r7, #14]
 8003dcc:	e008      	b.n	8003de0 <SX1272SetRfTxPower+0x70>
        }
        else
        {
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
 8003dce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003dd2:	f023 0307 	bic.w	r3, r3, #7
 8003dd6:	b25b      	sxtb	r3, r3
 8003dd8:	f043 0304 	orr.w	r3, r3, #4
 8003ddc:	b25b      	sxtb	r3, r3
 8003dde:	73bb      	strb	r3, [r7, #14]
        }
        if( ( paDac & RF_PADAC_20DBM_ON ) == RF_PADAC_20DBM_ON )
 8003de0:	7bbb      	ldrb	r3, [r7, #14]
 8003de2:	f003 0307 	and.w	r3, r3, #7
 8003de6:	2b07      	cmp	r3, #7
 8003de8:	d11b      	bne.n	8003e22 <SX1272SetRfTxPower+0xb2>
        {
            if( power < 5 )
 8003dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dee:	2b04      	cmp	r3, #4
 8003df0:	dc01      	bgt.n	8003df6 <SX1272SetRfTxPower+0x86>
            {
                power = 5;
 8003df2:	2305      	movs	r3, #5
 8003df4:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 20 )
 8003df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dfa:	2b14      	cmp	r3, #20
 8003dfc:	dd01      	ble.n	8003e02 <SX1272SetRfTxPower+0x92>
            {
                power = 20;
 8003dfe:	2314      	movs	r3, #20
 8003e00:	71fb      	strb	r3, [r7, #7]
            }
            paConfig = ( paConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 8003e02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e06:	f023 030f 	bic.w	r3, r3, #15
 8003e0a:	b25a      	sxtb	r2, r3
 8003e0c:	79fb      	ldrb	r3, [r7, #7]
 8003e0e:	3b05      	subs	r3, #5
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	b25b      	sxtb	r3, r3
 8003e14:	f003 030f 	and.w	r3, r3, #15
 8003e18:	b25b      	sxtb	r3, r3
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	b25b      	sxtb	r3, r3
 8003e1e:	73fb      	strb	r3, [r7, #15]
 8003e20:	e037      	b.n	8003e92 <SX1272SetRfTxPower+0x122>
        }
        else
        {
            if( power < 2 )
 8003e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	dc01      	bgt.n	8003e2e <SX1272SetRfTxPower+0xbe>
            {
                power = 2;
 8003e2a:	2302      	movs	r3, #2
 8003e2c:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 17 )
 8003e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e32:	2b11      	cmp	r3, #17
 8003e34:	dd01      	ble.n	8003e3a <SX1272SetRfTxPower+0xca>
            {
                power = 17;
 8003e36:	2311      	movs	r3, #17
 8003e38:	71fb      	strb	r3, [r7, #7]
            }
            paConfig = ( paConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 8003e3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e3e:	f023 030f 	bic.w	r3, r3, #15
 8003e42:	b25a      	sxtb	r2, r3
 8003e44:	79fb      	ldrb	r3, [r7, #7]
 8003e46:	3b02      	subs	r3, #2
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	b25b      	sxtb	r3, r3
 8003e4c:	f003 030f 	and.w	r3, r3, #15
 8003e50:	b25b      	sxtb	r3, r3
 8003e52:	4313      	orrs	r3, r2
 8003e54:	b25b      	sxtb	r3, r3
 8003e56:	73fb      	strb	r3, [r7, #15]
 8003e58:	e01b      	b.n	8003e92 <SX1272SetRfTxPower+0x122>
        }
    }
    else
    {
        if( power < -1 )
 8003e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e62:	da01      	bge.n	8003e68 <SX1272SetRfTxPower+0xf8>
        {
            power = -1;
 8003e64:	23ff      	movs	r3, #255	; 0xff
 8003e66:	71fb      	strb	r3, [r7, #7]
        }
        if( power > 14 )
 8003e68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e6c:	2b0e      	cmp	r3, #14
 8003e6e:	dd01      	ble.n	8003e74 <SX1272SetRfTxPower+0x104>
        {
            power = 14;
 8003e70:	230e      	movs	r3, #14
 8003e72:	71fb      	strb	r3, [r7, #7]
        }
        paConfig = ( paConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
 8003e74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e78:	f023 030f 	bic.w	r3, r3, #15
 8003e7c:	b25a      	sxtb	r2, r3
 8003e7e:	79fb      	ldrb	r3, [r7, #7]
 8003e80:	3301      	adds	r3, #1
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	b25b      	sxtb	r3, r3
 8003e86:	f003 030f 	and.w	r3, r3, #15
 8003e8a:	b25b      	sxtb	r3, r3
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	b25b      	sxtb	r3, r3
 8003e90:	73fb      	strb	r3, [r7, #15]
    }
    SX1272Write( REG_PACONFIG, paConfig );
 8003e92:	7bfb      	ldrb	r3, [r7, #15]
 8003e94:	4619      	mov	r1, r3
 8003e96:	2009      	movs	r0, #9
 8003e98:	f7fe f9d8 	bl	800224c <SX1272Write>
    SX1272Write( REG_PADAC, paDac );
 8003e9c:	7bbb      	ldrb	r3, [r7, #14]
 8003e9e:	4619      	mov	r1, r3
 8003ea0:	205a      	movs	r0, #90	; 0x5a
 8003ea2:	f7fe f9d3 	bl	800224c <SX1272Write>
}
 8003ea6:	bf00      	nop
 8003ea8:	3714      	adds	r7, #20
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd90      	pop	{r4, r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	20000218 	.word	0x20000218

08003eb4 <SX1272GetPaSelect>:

uint8_t SX1272GetPaSelect( uint32_t channel )
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b083      	sub	sp, #12
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
    return RF_PACONFIG_PASELECT_RFO;
 8003ebc:	2300      	movs	r3, #0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	370c      	adds	r7, #12
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec8:	4770      	bx	lr

08003eca <SX1272SetAntSwLowPower>:

void SX1272SetAntSwLowPower( bool status )
{
 8003eca:	b480      	push	{r7}
 8003ecc:	b083      	sub	sp, #12
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	71fb      	strb	r3, [r7, #7]
  //Ant Switch Controlled by SX1272 IC
}
 8003ed4:	bf00      	nop
 8003ed6:	370c      	adds	r7, #12
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr

08003ee0 <SX1272SetAntSw>:

void SX1272SetAntSw( uint8_t opMode )
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	71fb      	strb	r3, [r7, #7]
    switch( opMode )
 8003eea:	79fb      	ldrb	r3, [r7, #7]
 8003eec:	2b03      	cmp	r3, #3
 8003eee:	d103      	bne.n	8003ef8 <SX1272SetAntSw+0x18>
    {
    case RFLR_OPMODE_TRANSMITTER:
        SX1272.RxTx = 1;
 8003ef0:	4b06      	ldr	r3, [pc, #24]	; (8003f0c <SX1272SetAntSw+0x2c>)
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	701a      	strb	r2, [r3, #0]
        break;
 8003ef6:	e003      	b.n	8003f00 <SX1272SetAntSw+0x20>
    case RFLR_OPMODE_RECEIVER:
    case RFLR_OPMODE_RECEIVER_SINGLE:
    case RFLR_OPMODE_CAD:
    default:
        SX1272.RxTx = 0;
 8003ef8:	4b04      	ldr	r3, [pc, #16]	; (8003f0c <SX1272SetAntSw+0x2c>)
 8003efa:	2200      	movs	r2, #0
 8003efc:	701a      	strb	r2, [r3, #0]
        break;
 8003efe:	bf00      	nop
    }
}
 8003f00:	bf00      	nop
 8003f02:	370c      	adds	r7, #12
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr
 8003f0c:	20000218 	.word	0x20000218

08003f10 <SX1272CheckRfFrequency>:

bool SX1272CheckRfFrequency( uint32_t frequency )
{
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
    // Implement check. Currently all frequencies are supported
    return true;
 8003f18:	2301      	movs	r3, #1
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	370c      	adds	r7, #12
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr
	...

08003f28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003f28:	b590      	push	{r4, r7, lr}
 8003f2a:	b08d      	sub	sp, #52	; 0x34
 8003f2c:	af0a      	add	r7, sp, #40	; 0x28

		HAL_Init();
 8003f2e:	f000 fcbf 	bl	80048b0 <HAL_Init>

		SystemClock_Config();
 8003f32:	f000 f92d 	bl	8004190 <SystemClock_Config>

		//DBG_Init();

		MX_GPIO_Init();
 8003f36:	f000 fa0f 	bl	8004358 <MX_GPIO_Init>
		HW_SPI_Init();
 8003f3a:	f7ff fdcb 	bl	8003ad4 <HW_SPI_Init>
		HW_RTC_Init( );
 8003f3e:	f7ff fac3 	bl	80034c8 <HW_RTC_Init>
		Radio.IoInit();
 8003f42:	4b83      	ldr	r3, [pc, #524]	; (8004150 <main+0x228>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4798      	blx	r3


	    //Radio initialization
		RadioEvents.TxDone = OnTxDone;
 8003f48:	4b82      	ldr	r3, [pc, #520]	; (8004154 <main+0x22c>)
 8003f4a:	4a83      	ldr	r2, [pc, #524]	; (8004158 <main+0x230>)
 8003f4c:	601a      	str	r2, [r3, #0]
		RadioEvents.RxDone = OnRxDone;
 8003f4e:	4b81      	ldr	r3, [pc, #516]	; (8004154 <main+0x22c>)
 8003f50:	4a82      	ldr	r2, [pc, #520]	; (800415c <main+0x234>)
 8003f52:	609a      	str	r2, [r3, #8]
		RadioEvents.TxTimeout = OnTxTimeout;
 8003f54:	4b7f      	ldr	r3, [pc, #508]	; (8004154 <main+0x22c>)
 8003f56:	4a82      	ldr	r2, [pc, #520]	; (8004160 <main+0x238>)
 8003f58:	605a      	str	r2, [r3, #4]
		RadioEvents.RxTimeout = OnRxTimeout;
 8003f5a:	4b7e      	ldr	r3, [pc, #504]	; (8004154 <main+0x22c>)
 8003f5c:	4a81      	ldr	r2, [pc, #516]	; (8004164 <main+0x23c>)
 8003f5e:	60da      	str	r2, [r3, #12]
		RadioEvents.RxError = OnRxError;
 8003f60:	4b7c      	ldr	r3, [pc, #496]	; (8004154 <main+0x22c>)
 8003f62:	4a81      	ldr	r2, [pc, #516]	; (8004168 <main+0x240>)
 8003f64:	611a      	str	r2, [r3, #16]

		uint32_t response = Radio.Init(&RadioEvents);
 8003f66:	4b7a      	ldr	r3, [pc, #488]	; (8004150 <main+0x228>)
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	487a      	ldr	r0, [pc, #488]	; (8004154 <main+0x22c>)
 8003f6c:	4798      	blx	r3
 8003f6e:	6078      	str	r0, [r7, #4]
		Radio.SetChannel( RF_FREQUENCY);
 8003f70:	4b77      	ldr	r3, [pc, #476]	; (8004150 <main+0x228>)
 8003f72:	695b      	ldr	r3, [r3, #20]
 8003f74:	487d      	ldr	r0, [pc, #500]	; (800416c <main+0x244>)
 8003f76:	4798      	blx	r3

		Radio.SetTxConfig(MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 8003f78:	4b75      	ldr	r3, [pc, #468]	; (8004150 <main+0x228>)
 8003f7a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8003f7c:	4b7c      	ldr	r3, [pc, #496]	; (8004170 <main+0x248>)
 8003f7e:	9308      	str	r3, [sp, #32]
 8003f80:	2300      	movs	r3, #0
 8003f82:	9307      	str	r3, [sp, #28]
 8003f84:	2300      	movs	r3, #0
 8003f86:	9306      	str	r3, [sp, #24]
 8003f88:	2300      	movs	r3, #0
 8003f8a:	9305      	str	r3, [sp, #20]
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	9304      	str	r3, [sp, #16]
 8003f90:	2300      	movs	r3, #0
 8003f92:	9303      	str	r3, [sp, #12]
 8003f94:	2308      	movs	r3, #8
 8003f96:	9302      	str	r3, [sp, #8]
 8003f98:	2301      	movs	r3, #1
 8003f9a:	9301      	str	r3, [sp, #4]
 8003f9c:	2307      	movs	r3, #7
 8003f9e:	9300      	str	r3, [sp, #0]
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	210e      	movs	r1, #14
 8003fa6:	2001      	movs	r0, #1
 8003fa8:	47a0      	blx	r4
		LORA_SPREADING_FACTOR, LORA_CODINGRATE,
		LORA_PREAMBLE_LENGTH, LORA_FIX_LENGTH_PAYLOAD_ON,
		true, 0, 0, LORA_IQ_INVERSION_ON, 3000000);

		Radio.SetRxConfig(MODEM_LORA, LORA_BANDWIDTH, LORA_SPREADING_FACTOR,
 8003faa:	4b69      	ldr	r3, [pc, #420]	; (8004150 <main+0x228>)
 8003fac:	6a1c      	ldr	r4, [r3, #32]
 8003fae:	2301      	movs	r3, #1
 8003fb0:	9309      	str	r3, [sp, #36]	; 0x24
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	9308      	str	r3, [sp, #32]
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	9307      	str	r3, [sp, #28]
 8003fba:	2300      	movs	r3, #0
 8003fbc:	9306      	str	r3, [sp, #24]
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	9305      	str	r3, [sp, #20]
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	9304      	str	r3, [sp, #16]
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	9303      	str	r3, [sp, #12]
 8003fca:	2305      	movs	r3, #5
 8003fcc:	9302      	str	r3, [sp, #8]
 8003fce:	2308      	movs	r3, #8
 8003fd0:	9301      	str	r3, [sp, #4]
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	9300      	str	r3, [sp, #0]
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	2207      	movs	r2, #7
 8003fda:	2100      	movs	r1, #0
 8003fdc:	2001      	movs	r0, #1
 8003fde:	47a0      	blx	r4
		LORA_CODINGRATE, 0, LORA_PREAMBLE_LENGTH,
		LORA_SYMBOL_TIMEOUT, LORA_FIX_LENGTH_PAYLOAD_ON, 0, true, 0, 0,
		LORA_IQ_INVERSION_ON, true);

		bool isMaster = true;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	70fb      	strb	r3, [r7, #3]
		} else {
			//PRINTF("\r\n------------- SOY ESCLAVO -------------\r\n");
		}

		//Establece la radio en modo de recepcin durante un tiempo
		Radio.Rx( RX_TIMEOUT_VALUE);
 8003fe4:	4b5a      	ldr	r3, [pc, #360]	; (8004150 <main+0x228>)
 8003fe6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fe8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003fec:	4798      	blx	r3
		DelayMs(1);
 8003fee:	2001      	movs	r0, #1
 8003ff0:	f7fe fe90 	bl	8002d14 <DelayMs>


while (1) {

		switch (State) {
 8003ff4:	4b5f      	ldr	r3, [pc, #380]	; (8004174 <main+0x24c>)
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	3b01      	subs	r3, #1
 8003ffa:	2b04      	cmp	r3, #4
 8003ffc:	f200 80a5 	bhi.w	800414a <main+0x222>
 8004000:	a201      	add	r2, pc, #4	; (adr r2, 8004008 <main+0xe0>)
 8004002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004006:	bf00      	nop
 8004008:	0800401d 	.word	0x0800401d
 800400c:	080040a1 	.word	0x080040a1
 8004010:	080040a1 	.word	0x080040a1
 8004014:	08004079 	.word	0x08004079
 8004018:	08004123 	.word	0x08004123

		case RX:

			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);// //D14 LEDGREEN  D15 LEDRED
 800401c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004020:	4855      	ldr	r0, [pc, #340]	; (8004178 <main+0x250>)
 8004022:	f000 ff64 	bl	8004eee <HAL_GPIO_TogglePin>

			if (isMaster == true) {
 8004026:	78fb      	ldrb	r3, [r7, #3]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d00e      	beq.n	800404a <main+0x122>
				if (BufferSize > 0) {
 800402c:	4b53      	ldr	r3, [pc, #332]	; (800417c <main+0x254>)
 800402e:	881b      	ldrh	r3, [r3, #0]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d018      	beq.n	8004066 <main+0x13e>
					Radio.Send((uint8_t*)"HOLA, ESCLAVO", 13);//ESCLAVO
 8004034:	4b46      	ldr	r3, [pc, #280]	; (8004150 <main+0x228>)
 8004036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004038:	210d      	movs	r1, #13
 800403a:	4851      	ldr	r0, [pc, #324]	; (8004180 <main+0x258>)
 800403c:	4798      	blx	r3
					Radio.Rx( RX_TIMEOUT_VALUE);
 800403e:	4b44      	ldr	r3, [pc, #272]	; (8004150 <main+0x228>)
 8004040:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004042:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004046:	4798      	blx	r3
 8004048:	e00d      	b.n	8004066 <main+0x13e>
				}
			} else {
				if (BufferSize > 0) {
 800404a:	4b4c      	ldr	r3, [pc, #304]	; (800417c <main+0x254>)
 800404c:	881b      	ldrh	r3, [r3, #0]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d009      	beq.n	8004066 <main+0x13e>
					Radio.Send((uint8_t*)"HOLA, MAESTRO", 13);
 8004052:	4b3f      	ldr	r3, [pc, #252]	; (8004150 <main+0x228>)
 8004054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004056:	210d      	movs	r1, #13
 8004058:	484a      	ldr	r0, [pc, #296]	; (8004184 <main+0x25c>)
 800405a:	4798      	blx	r3
					Radio.Rx( RX_TIMEOUT_VALUE);
 800405c:	4b3c      	ldr	r3, [pc, #240]	; (8004150 <main+0x228>)
 800405e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004060:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004064:	4798      	blx	r3
				}
			}
			Radio.Rx( RX_TIMEOUT_VALUE);
 8004066:	4b3a      	ldr	r3, [pc, #232]	; (8004150 <main+0x228>)
 8004068:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800406a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800406e:	4798      	blx	r3
			State = LOWPOWER;
 8004070:	4b40      	ldr	r3, [pc, #256]	; (8004174 <main+0x24c>)
 8004072:	2200      	movs	r2, #0
 8004074:	701a      	strb	r2, [r3, #0]
			break;
 8004076:	e069      	b.n	800414c <main+0x224>
		case TX:

			/*SET RF-SWITCH OFF FOR RECEPTION*/
		    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8004078:	2200      	movs	r2, #0
 800407a:	2108      	movs	r1, #8
 800407c:	4842      	ldr	r0, [pc, #264]	; (8004188 <main+0x260>)
 800407e:	f000 ff1d 	bl	8004ebc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 8004082:	2200      	movs	r2, #0
 8004084:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004088:	4840      	ldr	r0, [pc, #256]	; (800418c <main+0x264>)
 800408a:	f000 ff17 	bl	8004ebc <HAL_GPIO_WritePin>

			Radio.Rx( RX_TIMEOUT_VALUE);
 800408e:	4b30      	ldr	r3, [pc, #192]	; (8004150 <main+0x228>)
 8004090:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004092:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004096:	4798      	blx	r3
			State = LOWPOWER;
 8004098:	4b36      	ldr	r3, [pc, #216]	; (8004174 <main+0x24c>)
 800409a:	2200      	movs	r2, #0
 800409c:	701a      	strb	r2, [r3, #0]
			break;
 800409e:	e055      	b.n	800414c <main+0x224>
		case RX_TIMEOUT:
		case RX_ERROR:

					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, (State==RX_ERROR ?  GPIO_PIN_SET : GPIO_PIN_RESET) );// //D14 LEDGREEN  D15 LEDRED
 80040a0:	4b34      	ldr	r3, [pc, #208]	; (8004174 <main+0x24c>)
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	2b03      	cmp	r3, #3
 80040a6:	bf0c      	ite	eq
 80040a8:	2301      	moveq	r3, #1
 80040aa:	2300      	movne	r3, #0
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	461a      	mov	r2, r3
 80040b0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80040b4:	4830      	ldr	r0, [pc, #192]	; (8004178 <main+0x250>)
 80040b6:	f000 ff01 	bl	8004ebc <HAL_GPIO_WritePin>
			if (isMaster == true) {
 80040ba:	78fb      	ldrb	r3, [r7, #3]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d01c      	beq.n	80040fa <main+0x1d2>

					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, (State==RX_TIMEOUT ?  GPIO_PIN_SET : GPIO_PIN_RESET) );// //D14 LEDGREEN  D15 LEDRED
 80040c0:	4b2c      	ldr	r3, [pc, #176]	; (8004174 <main+0x24c>)
 80040c2:	781b      	ldrb	r3, [r3, #0]
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	bf0c      	ite	eq
 80040c8:	2301      	moveq	r3, #1
 80040ca:	2300      	movne	r3, #0
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	461a      	mov	r2, r3
 80040d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80040d4:	4828      	ldr	r0, [pc, #160]	; (8004178 <main+0x250>)
 80040d6:	f000 fef1 	bl	8004ebc <HAL_GPIO_WritePin>

					/*SET RF-SWITCH ON FOR TRANSMISSION*/
				    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 80040da:	2201      	movs	r2, #1
 80040dc:	2108      	movs	r1, #8
 80040de:	482a      	ldr	r0, [pc, #168]	; (8004188 <main+0x260>)
 80040e0:	f000 feec 	bl	8004ebc <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET);
 80040e4:	2201      	movs	r2, #1
 80040e6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80040ea:	4828      	ldr	r0, [pc, #160]	; (800418c <main+0x264>)
 80040ec:	f000 fee6 	bl	8004ebc <HAL_GPIO_WritePin>

					Radio.Send((uint8_t*)"HOLA, ESCLAVO", 13);
 80040f0:	4b17      	ldr	r3, [pc, #92]	; (8004150 <main+0x228>)
 80040f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f4:	210d      	movs	r1, #13
 80040f6:	4822      	ldr	r0, [pc, #136]	; (8004180 <main+0x258>)
 80040f8:	4798      	blx	r3
				}
				Radio.Rx( RX_TIMEOUT_VALUE);
 80040fa:	4b15      	ldr	r3, [pc, #84]	; (8004150 <main+0x228>)
 80040fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004102:	4798      	blx	r3

				/*SET RF-SWITCH OFF FOR RECEPTION*/
			    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8004104:	2200      	movs	r2, #0
 8004106:	2108      	movs	r1, #8
 8004108:	481f      	ldr	r0, [pc, #124]	; (8004188 <main+0x260>)
 800410a:	f000 fed7 	bl	8004ebc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 800410e:	2200      	movs	r2, #0
 8004110:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004114:	481d      	ldr	r0, [pc, #116]	; (800418c <main+0x264>)
 8004116:	f000 fed1 	bl	8004ebc <HAL_GPIO_WritePin>

				State = LOWPOWER;
 800411a:	4b16      	ldr	r3, [pc, #88]	; (8004174 <main+0x24c>)
 800411c:	2200      	movs	r2, #0
 800411e:	701a      	strb	r2, [r3, #0]
				break;
 8004120:	e014      	b.n	800414c <main+0x224>

			case TX_TIMEOUT:

				/*SET RF-SWITCH OFF FOR RECEPTION*/
			    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8004122:	2200      	movs	r2, #0
 8004124:	2108      	movs	r1, #8
 8004126:	4818      	ldr	r0, [pc, #96]	; (8004188 <main+0x260>)
 8004128:	f000 fec8 	bl	8004ebc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 800412c:	2200      	movs	r2, #0
 800412e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004132:	4816      	ldr	r0, [pc, #88]	; (800418c <main+0x264>)
 8004134:	f000 fec2 	bl	8004ebc <HAL_GPIO_WritePin>

				Radio.Rx( RX_TIMEOUT_VALUE);
 8004138:	4b05      	ldr	r3, [pc, #20]	; (8004150 <main+0x228>)
 800413a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800413c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004140:	4798      	blx	r3
				State = LOWPOWER;
 8004142:	4b0c      	ldr	r3, [pc, #48]	; (8004174 <main+0x24c>)
 8004144:	2200      	movs	r2, #0
 8004146:	701a      	strb	r2, [r3, #0]
				break;
 8004148:	e000      	b.n	800414c <main+0x224>
			case LOWPOWER:
			default:
				//Radio.Rx( RX_TIMEOUT_VALUE);
				break;
 800414a:	bf00      	nop
		switch (State) {
 800414c:	e752      	b.n	8003ff4 <main+0xcc>
 800414e:	bf00      	nop
 8004150:	08006d38 	.word	0x08006d38
 8004154:	200001fc 	.word	0x200001fc
 8004158:	08004281 	.word	0x08004281
 800415c:	0800429d 	.word	0x0800429d
 8004160:	08004305 	.word	0x08004305
 8004164:	08004321 	.word	0x08004321
 8004168:	0800433d 	.word	0x0800433d
 800416c:	33bca100 	.word	0x33bca100
 8004170:	002dc6c0 	.word	0x002dc6c0
 8004174:	200001f8 	.word	0x200001f8
 8004178:	40020c00 	.word	0x40020c00
 800417c:	20000030 	.word	0x20000030
 8004180:	08006c1c 	.word	0x08006c1c
 8004184:	08006c2c 	.word	0x08006c2c
 8004188:	40020000 	.word	0x40020000
 800418c:	40021000 	.word	0x40021000

08004190 <SystemClock_Config>:
	 *            Flash Latency(WS)              = 2
	 * @param  None
	 * @retval None
	 */
	void SystemClock_Config(void)
	{
 8004190:	b580      	push	{r7, lr}
 8004192:	b09a      	sub	sp, #104	; 0x68
 8004194:	af00      	add	r7, sp, #0
		  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004196:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800419a:	2230      	movs	r2, #48	; 0x30
 800419c:	2100      	movs	r1, #0
 800419e:	4618      	mov	r0, r3
 80041a0:	f002 fbd9 	bl	8006956 <memset>
		  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80041a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80041a8:	2200      	movs	r2, #0
 80041aa:	601a      	str	r2, [r3, #0]
 80041ac:	605a      	str	r2, [r3, #4]
 80041ae:	609a      	str	r2, [r3, #8]
 80041b0:	60da      	str	r2, [r3, #12]
 80041b2:	611a      	str	r2, [r3, #16]
		  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80041b4:	f107 030c 	add.w	r3, r7, #12
 80041b8:	2200      	movs	r2, #0
 80041ba:	601a      	str	r2, [r3, #0]
 80041bc:	605a      	str	r2, [r3, #4]
 80041be:	609a      	str	r2, [r3, #8]
 80041c0:	60da      	str	r2, [r3, #12]
 80041c2:	611a      	str	r2, [r3, #16]
 80041c4:	615a      	str	r2, [r3, #20]

		  /** Configure the main internal regulator output voltage
		  */
		  __HAL_RCC_PWR_CLK_ENABLE();
 80041c6:	2300      	movs	r3, #0
 80041c8:	60bb      	str	r3, [r7, #8]
 80041ca:	4b2b      	ldr	r3, [pc, #172]	; (8004278 <SystemClock_Config+0xe8>)
 80041cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ce:	4a2a      	ldr	r2, [pc, #168]	; (8004278 <SystemClock_Config+0xe8>)
 80041d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041d4:	6413      	str	r3, [r2, #64]	; 0x40
 80041d6:	4b28      	ldr	r3, [pc, #160]	; (8004278 <SystemClock_Config+0xe8>)
 80041d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041de:	60bb      	str	r3, [r7, #8]
 80041e0:	68bb      	ldr	r3, [r7, #8]
		  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80041e2:	2300      	movs	r3, #0
 80041e4:	607b      	str	r3, [r7, #4]
 80041e6:	4b25      	ldr	r3, [pc, #148]	; (800427c <SystemClock_Config+0xec>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a24      	ldr	r2, [pc, #144]	; (800427c <SystemClock_Config+0xec>)
 80041ec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80041f0:	6013      	str	r3, [r2, #0]
 80041f2:	4b22      	ldr	r3, [pc, #136]	; (800427c <SystemClock_Config+0xec>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80041fa:	607b      	str	r3, [r7, #4]
 80041fc:	687b      	ldr	r3, [r7, #4]
		  /** Initializes the RCC Oscillators according to the specified parameters
		  * in the RCC_OscInitTypeDef structure.
		  */
		  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80041fe:	230a      	movs	r3, #10
 8004200:	63bb      	str	r3, [r7, #56]	; 0x38
		  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004202:	2301      	movs	r3, #1
 8004204:	647b      	str	r3, [r7, #68]	; 0x44
		  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004206:	2310      	movs	r3, #16
 8004208:	64bb      	str	r3, [r7, #72]	; 0x48
		  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800420a:	2301      	movs	r3, #1
 800420c:	64fb      	str	r3, [r7, #76]	; 0x4c
		  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800420e:	2300      	movs	r3, #0
 8004210:	653b      	str	r3, [r7, #80]	; 0x50
		  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004212:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004216:	4618      	mov	r0, r3
 8004218:	f000 fe9c 	bl	8004f54 <HAL_RCC_OscConfig>
 800421c:	4603      	mov	r3, r0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d001      	beq.n	8004226 <SystemClock_Config+0x96>
		  {
		    Error_Handler();
 8004222:	f7ff f83c 	bl	800329e <Error_Handler>
		  }
		  /** Initializes the CPU, AHB and APB buses clocks
		  */
		  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004226:	230f      	movs	r3, #15
 8004228:	627b      	str	r3, [r7, #36]	; 0x24
		                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
		  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800422a:	2300      	movs	r3, #0
 800422c:	62bb      	str	r3, [r7, #40]	; 0x28
		  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800422e:	2300      	movs	r3, #0
 8004230:	62fb      	str	r3, [r7, #44]	; 0x2c
		  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004232:	2300      	movs	r3, #0
 8004234:	633b      	str	r3, [r7, #48]	; 0x30
		  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004236:	2300      	movs	r3, #0
 8004238:	637b      	str	r3, [r7, #52]	; 0x34

		  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800423a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800423e:	2100      	movs	r1, #0
 8004240:	4618      	mov	r0, r3
 8004242:	f001 f8f7 	bl	8005434 <HAL_RCC_ClockConfig>
 8004246:	4603      	mov	r3, r0
 8004248:	2b00      	cmp	r3, #0
 800424a:	d001      	beq.n	8004250 <SystemClock_Config+0xc0>
		  {
		    Error_Handler();
 800424c:	f7ff f827 	bl	800329e <Error_Handler>
		  }
		  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004250:	2302      	movs	r3, #2
 8004252:	60fb      	str	r3, [r7, #12]
		  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004254:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004258:	61fb      	str	r3, [r7, #28]
		  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800425a:	f107 030c 	add.w	r3, r7, #12
 800425e:	4618      	mov	r0, r3
 8004260:	f001 fa80 	bl	8005764 <HAL_RCCEx_PeriphCLKConfig>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d001      	beq.n	800426e <SystemClock_Config+0xde>
		  {
		    Error_Handler();
 800426a:	f7ff f818 	bl	800329e <Error_Handler>
		  }

	}
 800426e:	bf00      	nop
 8004270:	3768      	adds	r7, #104	; 0x68
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
 8004276:	bf00      	nop
 8004278:	40023800 	.word	0x40023800
 800427c:	40007000 	.word	0x40007000

08004280 <OnTxDone>:


	void OnTxDone(void) {
 8004280:	b580      	push	{r7, lr}
 8004282:	af00      	add	r7, sp, #0
		Radio.Sleep();
 8004284:	4b03      	ldr	r3, [pc, #12]	; (8004294 <OnTxDone+0x14>)
 8004286:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004288:	4798      	blx	r3
		State = TX;
 800428a:	4b03      	ldr	r3, [pc, #12]	; (8004298 <OnTxDone+0x18>)
 800428c:	2204      	movs	r2, #4
 800428e:	701a      	strb	r2, [r3, #0]
	}
 8004290:	bf00      	nop
 8004292:	bd80      	pop	{r7, pc}
 8004294:	08006d38 	.word	0x08006d38
 8004298:	200001f8 	.word	0x200001f8

0800429c <OnRxDone>:

	void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr) {
 800429c:	b580      	push	{r7, lr}
 800429e:	b084      	sub	sp, #16
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	60f8      	str	r0, [r7, #12]
 80042a4:	4608      	mov	r0, r1
 80042a6:	4611      	mov	r1, r2
 80042a8:	461a      	mov	r2, r3
 80042aa:	4603      	mov	r3, r0
 80042ac:	817b      	strh	r3, [r7, #10]
 80042ae:	460b      	mov	r3, r1
 80042b0:	813b      	strh	r3, [r7, #8]
 80042b2:	4613      	mov	r3, r2
 80042b4:	71fb      	strb	r3, [r7, #7]
		Radio.Sleep();
 80042b6:	4b0d      	ldr	r3, [pc, #52]	; (80042ec <OnRxDone+0x50>)
 80042b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042ba:	4798      	blx	r3
		BufferSize = size;
 80042bc:	4a0c      	ldr	r2, [pc, #48]	; (80042f0 <OnRxDone+0x54>)
 80042be:	897b      	ldrh	r3, [r7, #10]
 80042c0:	8013      	strh	r3, [r2, #0]
		memcpy(Buffer, payload, BufferSize);
 80042c2:	4b0b      	ldr	r3, [pc, #44]	; (80042f0 <OnRxDone+0x54>)
 80042c4:	881b      	ldrh	r3, [r3, #0]
 80042c6:	461a      	mov	r2, r3
 80042c8:	68f9      	ldr	r1, [r7, #12]
 80042ca:	480a      	ldr	r0, [pc, #40]	; (80042f4 <OnRxDone+0x58>)
 80042cc:	f002 fb38 	bl	8006940 <memcpy>
		RssiValue = rssi;
 80042d0:	893b      	ldrh	r3, [r7, #8]
 80042d2:	b25a      	sxtb	r2, r3
 80042d4:	4b08      	ldr	r3, [pc, #32]	; (80042f8 <OnRxDone+0x5c>)
 80042d6:	701a      	strb	r2, [r3, #0]
		SnrValue = snr;
 80042d8:	4a08      	ldr	r2, [pc, #32]	; (80042fc <OnRxDone+0x60>)
 80042da:	79fb      	ldrb	r3, [r7, #7]
 80042dc:	7013      	strb	r3, [r2, #0]
		State = RX;
 80042de:	4b08      	ldr	r3, [pc, #32]	; (8004300 <OnRxDone+0x64>)
 80042e0:	2201      	movs	r2, #1
 80042e2:	701a      	strb	r2, [r3, #0]
	}
 80042e4:	bf00      	nop
 80042e6:	3710      	adds	r7, #16
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bd80      	pop	{r7, pc}
 80042ec:	08006d38 	.word	0x08006d38
 80042f0:	20000030 	.word	0x20000030
 80042f4:	200004dc 	.word	0x200004dc
 80042f8:	200001f9 	.word	0x200001f9
 80042fc:	200001fa 	.word	0x200001fa
 8004300:	200001f8 	.word	0x200001f8

08004304 <OnTxTimeout>:

	void OnTxTimeout(void) {
 8004304:	b580      	push	{r7, lr}
 8004306:	af00      	add	r7, sp, #0
		Radio.Sleep();
 8004308:	4b03      	ldr	r3, [pc, #12]	; (8004318 <OnTxTimeout+0x14>)
 800430a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800430c:	4798      	blx	r3
		State = TX_TIMEOUT;
 800430e:	4b03      	ldr	r3, [pc, #12]	; (800431c <OnTxTimeout+0x18>)
 8004310:	2205      	movs	r2, #5
 8004312:	701a      	strb	r2, [r3, #0]
	}
 8004314:	bf00      	nop
 8004316:	bd80      	pop	{r7, pc}
 8004318:	08006d38 	.word	0x08006d38
 800431c:	200001f8 	.word	0x200001f8

08004320 <OnRxTimeout>:

	void OnRxTimeout(void) {
 8004320:	b580      	push	{r7, lr}
 8004322:	af00      	add	r7, sp, #0
		Radio.Sleep();
 8004324:	4b03      	ldr	r3, [pc, #12]	; (8004334 <OnRxTimeout+0x14>)
 8004326:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004328:	4798      	blx	r3
		State = RX_TIMEOUT;
 800432a:	4b03      	ldr	r3, [pc, #12]	; (8004338 <OnRxTimeout+0x18>)
 800432c:	2202      	movs	r2, #2
 800432e:	701a      	strb	r2, [r3, #0]
	}
 8004330:	bf00      	nop
 8004332:	bd80      	pop	{r7, pc}
 8004334:	08006d38 	.word	0x08006d38
 8004338:	200001f8 	.word	0x200001f8

0800433c <OnRxError>:

	void OnRxError(void) {
 800433c:	b580      	push	{r7, lr}
 800433e:	af00      	add	r7, sp, #0
		Radio.Sleep();
 8004340:	4b03      	ldr	r3, [pc, #12]	; (8004350 <OnRxError+0x14>)
 8004342:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004344:	4798      	blx	r3
		State = RX_ERROR;
 8004346:	4b03      	ldr	r3, [pc, #12]	; (8004354 <OnRxError+0x18>)
 8004348:	2203      	movs	r2, #3
 800434a:	701a      	strb	r2, [r3, #0]
	}
 800434c:	bf00      	nop
 800434e:	bd80      	pop	{r7, pc}
 8004350:	08006d38 	.word	0x08006d38
 8004354:	200001f8 	.word	0x200001f8

08004358 <MX_GPIO_Init>:
	  }

	}

	void MX_GPIO_Init(void)
	{
 8004358:	b580      	push	{r7, lr}
 800435a:	b08a      	sub	sp, #40	; 0x28
 800435c:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800435e:	f107 0314 	add.w	r3, r7, #20
 8004362:	2200      	movs	r2, #0
 8004364:	601a      	str	r2, [r3, #0]
 8004366:	605a      	str	r2, [r3, #4]
 8004368:	609a      	str	r2, [r3, #8]
 800436a:	60da      	str	r2, [r3, #12]
 800436c:	611a      	str	r2, [r3, #16]

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 800436e:	2300      	movs	r3, #0
 8004370:	613b      	str	r3, [r7, #16]
 8004372:	4b48      	ldr	r3, [pc, #288]	; (8004494 <MX_GPIO_Init+0x13c>)
 8004374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004376:	4a47      	ldr	r2, [pc, #284]	; (8004494 <MX_GPIO_Init+0x13c>)
 8004378:	f043 0310 	orr.w	r3, r3, #16
 800437c:	6313      	str	r3, [r2, #48]	; 0x30
 800437e:	4b45      	ldr	r3, [pc, #276]	; (8004494 <MX_GPIO_Init+0x13c>)
 8004380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004382:	f003 0310 	and.w	r3, r3, #16
 8004386:	613b      	str	r3, [r7, #16]
 8004388:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800438a:	2300      	movs	r3, #0
 800438c:	60fb      	str	r3, [r7, #12]
 800438e:	4b41      	ldr	r3, [pc, #260]	; (8004494 <MX_GPIO_Init+0x13c>)
 8004390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004392:	4a40      	ldr	r2, [pc, #256]	; (8004494 <MX_GPIO_Init+0x13c>)
 8004394:	f043 0301 	orr.w	r3, r3, #1
 8004398:	6313      	str	r3, [r2, #48]	; 0x30
 800439a:	4b3e      	ldr	r3, [pc, #248]	; (8004494 <MX_GPIO_Init+0x13c>)
 800439c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800439e:	f003 0301 	and.w	r3, r3, #1
 80043a2:	60fb      	str	r3, [r7, #12]
 80043a4:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 80043a6:	2300      	movs	r3, #0
 80043a8:	60bb      	str	r3, [r7, #8]
 80043aa:	4b3a      	ldr	r3, [pc, #232]	; (8004494 <MX_GPIO_Init+0x13c>)
 80043ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ae:	4a39      	ldr	r2, [pc, #228]	; (8004494 <MX_GPIO_Init+0x13c>)
 80043b0:	f043 0304 	orr.w	r3, r3, #4
 80043b4:	6313      	str	r3, [r2, #48]	; 0x30
 80043b6:	4b37      	ldr	r3, [pc, #220]	; (8004494 <MX_GPIO_Init+0x13c>)
 80043b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ba:	f003 0304 	and.w	r3, r3, #4
 80043be:	60bb      	str	r3, [r7, #8]
 80043c0:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80043c2:	2300      	movs	r3, #0
 80043c4:	607b      	str	r3, [r7, #4]
 80043c6:	4b33      	ldr	r3, [pc, #204]	; (8004494 <MX_GPIO_Init+0x13c>)
 80043c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ca:	4a32      	ldr	r2, [pc, #200]	; (8004494 <MX_GPIO_Init+0x13c>)
 80043cc:	f043 0302 	orr.w	r3, r3, #2
 80043d0:	6313      	str	r3, [r2, #48]	; 0x30
 80043d2:	4b30      	ldr	r3, [pc, #192]	; (8004494 <MX_GPIO_Init+0x13c>)
 80043d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d6:	f003 0302 	and.w	r3, r3, #2
 80043da:	607b      	str	r3, [r7, #4]
 80043dc:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 80043de:	2300      	movs	r3, #0
 80043e0:	603b      	str	r3, [r7, #0]
 80043e2:	4b2c      	ldr	r3, [pc, #176]	; (8004494 <MX_GPIO_Init+0x13c>)
 80043e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043e6:	4a2b      	ldr	r2, [pc, #172]	; (8004494 <MX_GPIO_Init+0x13c>)
 80043e8:	f043 0308 	orr.w	r3, r3, #8
 80043ec:	6313      	str	r3, [r2, #48]	; 0x30
 80043ee:	4b29      	ldr	r3, [pc, #164]	; (8004494 <MX_GPIO_Init+0x13c>)
 80043f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f2:	f003 0308 	and.w	r3, r3, #8
 80043f6:	603b      	str	r3, [r7, #0]
 80043f8:	683b      	ldr	r3, [r7, #0]

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);//E4 SA_NSS (CS SPI4) E14 SA_FEMCTX (ENABLE SWITCH RF)
 80043fa:	2200      	movs	r2, #0
 80043fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004400:	4825      	ldr	r0, [pc, #148]	; (8004498 <MX_GPIO_Init+0x140>)
 8004402:	f000 fd5b 	bl	8004ebc <HAL_GPIO_WritePin>

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);//A3 SX_FEMCTX (ENABLE SWITCH RF) A4 SA_NSS (ENABLE SWITCH RF)
 8004406:	2200      	movs	r2, #0
 8004408:	2108      	movs	r1, #8
 800440a:	4824      	ldr	r0, [pc, #144]	; (800449c <MX_GPIO_Init+0x144>)
 800440c:	f000 fd56 	bl	8004ebc <HAL_GPIO_WritePin>

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);//D14 LEDGREEN  D15 LEDRED
 8004410:	2200      	movs	r2, #0
 8004412:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8004416:	4822      	ldr	r0, [pc, #136]	; (80044a0 <MX_GPIO_Init+0x148>)
 8004418:	f000 fd50 	bl	8004ebc <HAL_GPIO_WritePin>

	  /*Configure GPIO pins : PE4 PE14 */
	  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800441c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004420:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004422:	2301      	movs	r3, #1
 8004424:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004426:	2300      	movs	r3, #0
 8004428:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800442a:	2300      	movs	r3, #0
 800442c:	623b      	str	r3, [r7, #32]
	  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800442e:	f107 0314 	add.w	r3, r7, #20
 8004432:	4619      	mov	r1, r3
 8004434:	4818      	ldr	r0, [pc, #96]	; (8004498 <MX_GPIO_Init+0x140>)
 8004436:	f000 fbbf 	bl	8004bb8 <HAL_GPIO_Init>

	  /*Configure GPIO pins : PA3 PA4 */
	  GPIO_InitStruct.Pin = GPIO_PIN_3;//|GPIO_PIN_4
 800443a:	2308      	movs	r3, #8
 800443c:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800443e:	2301      	movs	r3, #1
 8004440:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004442:	2300      	movs	r3, #0
 8004444:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004446:	2300      	movs	r3, #0
 8004448:	623b      	str	r3, [r7, #32]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800444a:	f107 0314 	add.w	r3, r7, #20
 800444e:	4619      	mov	r1, r3
 8004450:	4812      	ldr	r0, [pc, #72]	; (800449c <MX_GPIO_Init+0x144>)
 8004452:	f000 fbb1 	bl	8004bb8 <HAL_GPIO_Init>

	  /*Configure GPIO pins : PD14 PD15 */
	  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8004456:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800445a:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800445c:	2301      	movs	r3, #1
 800445e:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004460:	2300      	movs	r3, #0
 8004462:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004464:	2300      	movs	r3, #0
 8004466:	623b      	str	r3, [r7, #32]
	  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004468:	f107 0314 	add.w	r3, r7, #20
 800446c:	4619      	mov	r1, r3
 800446e:	480c      	ldr	r0, [pc, #48]	; (80044a0 <MX_GPIO_Init+0x148>)
 8004470:	f000 fba2 	bl	8004bb8 <HAL_GPIO_Init>

	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8004474:	2201      	movs	r2, #1
 8004476:	2108      	movs	r1, #8
 8004478:	4808      	ldr	r0, [pc, #32]	; (800449c <MX_GPIO_Init+0x144>)
 800447a:	f000 fd1f 	bl	8004ebc <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET);
 800447e:	2201      	movs	r2, #1
 8004480:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004484:	4804      	ldr	r0, [pc, #16]	; (8004498 <MX_GPIO_Init+0x140>)
 8004486:	f000 fd19 	bl	8004ebc <HAL_GPIO_WritePin>
	}
 800448a:	bf00      	nop
 800448c:	3728      	adds	r7, #40	; 0x28
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
 8004492:	bf00      	nop
 8004494:	40023800 	.word	0x40023800
 8004498:	40021000 	.word	0x40021000
 800449c:	40020000 	.word	0x40020000
 80044a0:	40020c00 	.word	0x40020c00

080044a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044aa:	2300      	movs	r3, #0
 80044ac:	607b      	str	r3, [r7, #4]
 80044ae:	4b10      	ldr	r3, [pc, #64]	; (80044f0 <HAL_MspInit+0x4c>)
 80044b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044b2:	4a0f      	ldr	r2, [pc, #60]	; (80044f0 <HAL_MspInit+0x4c>)
 80044b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044b8:	6453      	str	r3, [r2, #68]	; 0x44
 80044ba:	4b0d      	ldr	r3, [pc, #52]	; (80044f0 <HAL_MspInit+0x4c>)
 80044bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044c2:	607b      	str	r3, [r7, #4]
 80044c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80044c6:	2300      	movs	r3, #0
 80044c8:	603b      	str	r3, [r7, #0]
 80044ca:	4b09      	ldr	r3, [pc, #36]	; (80044f0 <HAL_MspInit+0x4c>)
 80044cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ce:	4a08      	ldr	r2, [pc, #32]	; (80044f0 <HAL_MspInit+0x4c>)
 80044d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044d4:	6413      	str	r3, [r2, #64]	; 0x40
 80044d6:	4b06      	ldr	r3, [pc, #24]	; (80044f0 <HAL_MspInit+0x4c>)
 80044d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044de:	603b      	str	r3, [r7, #0]
 80044e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80044e2:	bf00      	nop
 80044e4:	370c      	adds	r7, #12
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr
 80044ee:	bf00      	nop
 80044f0:	40023800 	.word	0x40023800

080044f4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b082      	sub	sp, #8
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
//  Error_Handler();
//}

/*##-2- Enable the RTC peripheral Clock ####################################*/
/* Enable RTC Clock */
__HAL_RCC_RTC_ENABLE();
 80044fc:	4b07      	ldr	r3, [pc, #28]	; (800451c <HAL_RTC_MspInit+0x28>)
 80044fe:	2201      	movs	r2, #1
 8004500:	601a      	str	r2, [r3, #0]

/*##-3- Configure the NVIC for RTC Alarm ###################################*/
HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0x0, 0);
 8004502:	2200      	movs	r2, #0
 8004504:	2100      	movs	r1, #0
 8004506:	2029      	movs	r0, #41	; 0x29
 8004508:	f000 fb1f 	bl	8004b4a <HAL_NVIC_SetPriority>
HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800450c:	2029      	movs	r0, #41	; 0x29
 800450e:	f000 fb38 	bl	8004b82 <HAL_NVIC_EnableIRQ>

}
 8004512:	bf00      	nop
 8004514:	3708      	adds	r7, #8
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}
 800451a:	bf00      	nop
 800451c:	42470e3c 	.word	0x42470e3c

08004520 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b08e      	sub	sp, #56	; 0x38
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004528:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800452c:	2200      	movs	r2, #0
 800452e:	601a      	str	r2, [r3, #0]
 8004530:	605a      	str	r2, [r3, #4]
 8004532:	609a      	str	r2, [r3, #8]
 8004534:	60da      	str	r2, [r3, #12]
 8004536:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a4b      	ldr	r2, [pc, #300]	; (800466c <HAL_SPI_MspInit+0x14c>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d12c      	bne.n	800459c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004542:	2300      	movs	r3, #0
 8004544:	623b      	str	r3, [r7, #32]
 8004546:	4b4a      	ldr	r3, [pc, #296]	; (8004670 <HAL_SPI_MspInit+0x150>)
 8004548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800454a:	4a49      	ldr	r2, [pc, #292]	; (8004670 <HAL_SPI_MspInit+0x150>)
 800454c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004550:	6453      	str	r3, [r2, #68]	; 0x44
 8004552:	4b47      	ldr	r3, [pc, #284]	; (8004670 <HAL_SPI_MspInit+0x150>)
 8004554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004556:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800455a:	623b      	str	r3, [r7, #32]
 800455c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800455e:	2300      	movs	r3, #0
 8004560:	61fb      	str	r3, [r7, #28]
 8004562:	4b43      	ldr	r3, [pc, #268]	; (8004670 <HAL_SPI_MspInit+0x150>)
 8004564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004566:	4a42      	ldr	r2, [pc, #264]	; (8004670 <HAL_SPI_MspInit+0x150>)
 8004568:	f043 0301 	orr.w	r3, r3, #1
 800456c:	6313      	str	r3, [r2, #48]	; 0x30
 800456e:	4b40      	ldr	r3, [pc, #256]	; (8004670 <HAL_SPI_MspInit+0x150>)
 8004570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004572:	f003 0301 	and.w	r3, r3, #1
 8004576:	61fb      	str	r3, [r7, #28]
 8004578:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800457a:	23e0      	movs	r3, #224	; 0xe0
 800457c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800457e:	2302      	movs	r3, #2
 8004580:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004582:	2300      	movs	r3, #0
 8004584:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004586:	2303      	movs	r3, #3
 8004588:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800458a:	2305      	movs	r3, #5
 800458c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800458e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004592:	4619      	mov	r1, r3
 8004594:	4837      	ldr	r0, [pc, #220]	; (8004674 <HAL_SPI_MspInit+0x154>)
 8004596:	f000 fb0f 	bl	8004bb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 800459a:	e063      	b.n	8004664 <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI2)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a35      	ldr	r2, [pc, #212]	; (8004678 <HAL_SPI_MspInit+0x158>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d12d      	bne.n	8004602 <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80045a6:	2300      	movs	r3, #0
 80045a8:	61bb      	str	r3, [r7, #24]
 80045aa:	4b31      	ldr	r3, [pc, #196]	; (8004670 <HAL_SPI_MspInit+0x150>)
 80045ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ae:	4a30      	ldr	r2, [pc, #192]	; (8004670 <HAL_SPI_MspInit+0x150>)
 80045b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80045b4:	6413      	str	r3, [r2, #64]	; 0x40
 80045b6:	4b2e      	ldr	r3, [pc, #184]	; (8004670 <HAL_SPI_MspInit+0x150>)
 80045b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045be:	61bb      	str	r3, [r7, #24]
 80045c0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80045c2:	2300      	movs	r3, #0
 80045c4:	617b      	str	r3, [r7, #20]
 80045c6:	4b2a      	ldr	r3, [pc, #168]	; (8004670 <HAL_SPI_MspInit+0x150>)
 80045c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ca:	4a29      	ldr	r2, [pc, #164]	; (8004670 <HAL_SPI_MspInit+0x150>)
 80045cc:	f043 0302 	orr.w	r3, r3, #2
 80045d0:	6313      	str	r3, [r2, #48]	; 0x30
 80045d2:	4b27      	ldr	r3, [pc, #156]	; (8004670 <HAL_SPI_MspInit+0x150>)
 80045d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d6:	f003 0302 	and.w	r3, r3, #2
 80045da:	617b      	str	r3, [r7, #20]
 80045dc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80045de:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80045e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045e4:	2302      	movs	r3, #2
 80045e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045e8:	2300      	movs	r3, #0
 80045ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045ec:	2303      	movs	r3, #3
 80045ee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80045f0:	2305      	movs	r3, #5
 80045f2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80045f8:	4619      	mov	r1, r3
 80045fa:	4820      	ldr	r0, [pc, #128]	; (800467c <HAL_SPI_MspInit+0x15c>)
 80045fc:	f000 fadc 	bl	8004bb8 <HAL_GPIO_Init>
}
 8004600:	e030      	b.n	8004664 <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI4)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a1e      	ldr	r2, [pc, #120]	; (8004680 <HAL_SPI_MspInit+0x160>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d12b      	bne.n	8004664 <HAL_SPI_MspInit+0x144>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800460c:	2300      	movs	r3, #0
 800460e:	613b      	str	r3, [r7, #16]
 8004610:	4b17      	ldr	r3, [pc, #92]	; (8004670 <HAL_SPI_MspInit+0x150>)
 8004612:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004614:	4a16      	ldr	r2, [pc, #88]	; (8004670 <HAL_SPI_MspInit+0x150>)
 8004616:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800461a:	6453      	str	r3, [r2, #68]	; 0x44
 800461c:	4b14      	ldr	r3, [pc, #80]	; (8004670 <HAL_SPI_MspInit+0x150>)
 800461e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004620:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004624:	613b      	str	r3, [r7, #16]
 8004626:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004628:	2300      	movs	r3, #0
 800462a:	60fb      	str	r3, [r7, #12]
 800462c:	4b10      	ldr	r3, [pc, #64]	; (8004670 <HAL_SPI_MspInit+0x150>)
 800462e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004630:	4a0f      	ldr	r2, [pc, #60]	; (8004670 <HAL_SPI_MspInit+0x150>)
 8004632:	f043 0310 	orr.w	r3, r3, #16
 8004636:	6313      	str	r3, [r2, #48]	; 0x30
 8004638:	4b0d      	ldr	r3, [pc, #52]	; (8004670 <HAL_SPI_MspInit+0x150>)
 800463a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800463c:	f003 0310 	and.w	r3, r3, #16
 8004640:	60fb      	str	r3, [r7, #12]
 8004642:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8004644:	2364      	movs	r3, #100	; 0x64
 8004646:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004648:	2302      	movs	r3, #2
 800464a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800464c:	2300      	movs	r3, #0
 800464e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004650:	2303      	movs	r3, #3
 8004652:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8004654:	2305      	movs	r3, #5
 8004656:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004658:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800465c:	4619      	mov	r1, r3
 800465e:	4809      	ldr	r0, [pc, #36]	; (8004684 <HAL_SPI_MspInit+0x164>)
 8004660:	f000 faaa 	bl	8004bb8 <HAL_GPIO_Init>
}
 8004664:	bf00      	nop
 8004666:	3738      	adds	r7, #56	; 0x38
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}
 800466c:	40013000 	.word	0x40013000
 8004670:	40023800 	.word	0x40023800
 8004674:	40020000 	.word	0x40020000
 8004678:	40003800 	.word	0x40003800
 800467c:	40020400 	.word	0x40020400
 8004680:	40013400 	.word	0x40013400
 8004684:	40021000 	.word	0x40021000

08004688 <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm A callback.
  * @param  hrtc: RTC handle
  * @retval None
  */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b082      	sub	sp, #8
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  TimerIrqHandler( );
 8004690:	f7fe fc14 	bl	8002ebc <TimerIrqHandler>
}
 8004694:	bf00      	nop
 8004696:	3708      	adds	r7, #8
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}

0800469c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b082      	sub	sp, #8
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	4603      	mov	r3, r0
 80046a4:	80fb      	strh	r3, [r7, #6]
  HW_GPIO_IrqHandler( GPIO_Pin );
 80046a6:	88fb      	ldrh	r3, [r7, #6]
 80046a8:	4618      	mov	r0, r3
 80046aa:	f7fe fea7 	bl	80033fc <HW_GPIO_IrqHandler>
}
 80046ae:	bf00      	nop
 80046b0:	3708      	adds	r7, #8
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}

080046b6 <MSP_GetIRQn>:


IRQn_Type MSP_GetIRQn( uint16_t GPIO_Pin)
{
 80046b6:	b480      	push	{r7}
 80046b8:	b083      	sub	sp, #12
 80046ba:	af00      	add	r7, sp, #0
 80046bc:	4603      	mov	r3, r0
 80046be:	80fb      	strh	r3, [r7, #6]
  switch( GPIO_Pin )
 80046c0:	88fb      	ldrh	r3, [r7, #6]
 80046c2:	2b10      	cmp	r3, #16
 80046c4:	d025      	beq.n	8004712 <MSP_GetIRQn+0x5c>
 80046c6:	2b10      	cmp	r3, #16
 80046c8:	dc0b      	bgt.n	80046e2 <MSP_GetIRQn+0x2c>
 80046ca:	2b02      	cmp	r3, #2
 80046cc:	d01b      	beq.n	8004706 <MSP_GetIRQn+0x50>
 80046ce:	2b02      	cmp	r3, #2
 80046d0:	dc02      	bgt.n	80046d8 <MSP_GetIRQn+0x22>
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d015      	beq.n	8004702 <MSP_GetIRQn+0x4c>
 80046d6:	e020      	b.n	800471a <MSP_GetIRQn+0x64>
 80046d8:	2b04      	cmp	r3, #4
 80046da:	d016      	beq.n	800470a <MSP_GetIRQn+0x54>
 80046dc:	2b08      	cmp	r3, #8
 80046de:	d016      	beq.n	800470e <MSP_GetIRQn+0x58>
 80046e0:	e01b      	b.n	800471a <MSP_GetIRQn+0x64>
 80046e2:	2b80      	cmp	r3, #128	; 0x80
 80046e4:	d017      	beq.n	8004716 <MSP_GetIRQn+0x60>
 80046e6:	2b80      	cmp	r3, #128	; 0x80
 80046e8:	dc04      	bgt.n	80046f4 <MSP_GetIRQn+0x3e>
 80046ea:	2b20      	cmp	r3, #32
 80046ec:	d013      	beq.n	8004716 <MSP_GetIRQn+0x60>
 80046ee:	2b40      	cmp	r3, #64	; 0x40
 80046f0:	d011      	beq.n	8004716 <MSP_GetIRQn+0x60>
 80046f2:	e012      	b.n	800471a <MSP_GetIRQn+0x64>
 80046f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046f8:	d00d      	beq.n	8004716 <MSP_GetIRQn+0x60>
 80046fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046fe:	d00a      	beq.n	8004716 <MSP_GetIRQn+0x60>
 8004700:	e00b      	b.n	800471a <MSP_GetIRQn+0x64>
  {
    case GPIO_PIN_0:  return EXTI0_IRQn;
 8004702:	2306      	movs	r3, #6
 8004704:	e00a      	b.n	800471c <MSP_GetIRQn+0x66>
    case GPIO_PIN_1:  return EXTI1_IRQn;
 8004706:	2307      	movs	r3, #7
 8004708:	e008      	b.n	800471c <MSP_GetIRQn+0x66>
    case GPIO_PIN_2:  return EXTI2_IRQn;
 800470a:	2308      	movs	r3, #8
 800470c:	e006      	b.n	800471c <MSP_GetIRQn+0x66>
    case GPIO_PIN_3:  return EXTI3_IRQn;
 800470e:	2309      	movs	r3, #9
 8004710:	e004      	b.n	800471c <MSP_GetIRQn+0x66>
    case GPIO_PIN_4:  return EXTI4_IRQn;
 8004712:	230a      	movs	r3, #10
 8004714:	e002      	b.n	800471c <MSP_GetIRQn+0x66>
    case GPIO_PIN_5:
    case GPIO_PIN_6:
    case GPIO_PIN_7:
    case GPIO_PIN_8:
    case GPIO_PIN_9:  return EXTI9_5_IRQn;
 8004716:	2317      	movs	r3, #23
 8004718:	e000      	b.n	800471c <MSP_GetIRQn+0x66>
    case GPIO_PIN_11:
    case GPIO_PIN_12:
    case GPIO_PIN_13:
    case GPIO_PIN_14:
    case GPIO_PIN_15:
	default: return EXTI15_10_IRQn;
 800471a:	2328      	movs	r3, #40	; 0x28
  }
}
 800471c:	4618      	mov	r0, r3
 800471e:	370c      	adds	r7, #12
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr

08004728 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004728:	b480      	push	{r7}
 800472a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800472c:	e7fe      	b.n	800472c <NMI_Handler+0x4>

0800472e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800472e:	b480      	push	{r7}
 8004730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004732:	e7fe      	b.n	8004732 <HardFault_Handler+0x4>

08004734 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004734:	b480      	push	{r7}
 8004736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004738:	e7fe      	b.n	8004738 <MemManage_Handler+0x4>

0800473a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800473a:	b480      	push	{r7}
 800473c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800473e:	e7fe      	b.n	800473e <BusFault_Handler+0x4>

08004740 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004740:	b480      	push	{r7}
 8004742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004744:	e7fe      	b.n	8004744 <UsageFault_Handler+0x4>

08004746 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004746:	b480      	push	{r7}
 8004748:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800474a:	bf00      	nop
 800474c:	46bd      	mov	sp, r7
 800474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004752:	4770      	bx	lr

08004754 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004754:	b480      	push	{r7}
 8004756:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004758:	bf00      	nop
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr

08004762 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004762:	b480      	push	{r7}
 8004764:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004766:	bf00      	nop
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr

08004770 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004774:	f000 f8ee 	bl	8004954 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004778:	bf00      	nop
 800477a:	bd80      	pop	{r7, pc}

0800477c <RTC_Alarm_IRQHandler>:


void RTC_Alarm_IRQHandler( void )
{
 800477c:	b580      	push	{r7, lr}
 800477e:	af00      	add	r7, sp, #0
  HW_RTC_IrqHandler ( );
 8004780:	f7fe ffba 	bl	80036f8 <HW_RTC_IrqHandler>
}
 8004784:	bf00      	nop
 8004786:	bd80      	pop	{r7, pc}

08004788 <EXTI0_IRQHandler>:
//void RTC_Alarm_IRQHandler(void) {
//	HAL_RTC_AlarmIRQHandler(&RtcHandle);
//}

void EXTI0_IRQHandler( void )
{
 8004788:	b580      	push	{r7, lr}
 800478a:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_0 );
 800478c:	2001      	movs	r0, #1
 800478e:	f000 fbc9 	bl	8004f24 <HAL_GPIO_EXTI_IRQHandler>
}
 8004792:	bf00      	nop
 8004794:	bd80      	pop	{r7, pc}

08004796 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler( void )
{
 8004796:	b580      	push	{r7, lr}
 8004798:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_1 );
 800479a:	2002      	movs	r0, #2
 800479c:	f000 fbc2 	bl	8004f24 <HAL_GPIO_EXTI_IRQHandler>
}
 80047a0:	bf00      	nop
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler( void )
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_2 );
 80047a8:	2004      	movs	r0, #4
 80047aa:	f000 fbbb 	bl	8004f24 <HAL_GPIO_EXTI_IRQHandler>
}
 80047ae:	bf00      	nop
 80047b0:	bd80      	pop	{r7, pc}

080047b2 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler( void )
{
 80047b2:	b580      	push	{r7, lr}
 80047b4:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_3 );
 80047b6:	2008      	movs	r0, #8
 80047b8:	f000 fbb4 	bl	8004f24 <HAL_GPIO_EXTI_IRQHandler>
}
 80047bc:	bf00      	nop
 80047be:	bd80      	pop	{r7, pc}

080047c0 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler( void )
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_4 );
 80047c4:	2010      	movs	r0, #16
 80047c6:	f000 fbad 	bl	8004f24 <HAL_GPIO_EXTI_IRQHandler>
}
 80047ca:	bf00      	nop
 80047cc:	bd80      	pop	{r7, pc}

080047ce <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler( void )
{
 80047ce:	b580      	push	{r7, lr}
 80047d0:	af00      	add	r7, sp, #0
   HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_5 );
 80047d2:	2020      	movs	r0, #32
 80047d4:	f000 fba6 	bl	8004f24 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_6 );
 80047d8:	2040      	movs	r0, #64	; 0x40
 80047da:	f000 fba3 	bl	8004f24 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_7 );
 80047de:	2080      	movs	r0, #128	; 0x80
 80047e0:	f000 fba0 	bl	8004f24 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_8 );
 80047e4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80047e8:	f000 fb9c 	bl	8004f24 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_9 );
 80047ec:	f44f 7000 	mov.w	r0, #512	; 0x200
 80047f0:	f000 fb98 	bl	8004f24 <HAL_GPIO_EXTI_IRQHandler>
}
 80047f4:	bf00      	nop
 80047f6:	bd80      	pop	{r7, pc}

080047f8 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler( void )
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_10 );
 80047fc:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004800:	f000 fb90 	bl	8004f24 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_11 );
 8004804:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004808:	f000 fb8c 	bl	8004f24 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_12 );
 800480c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004810:	f000 fb88 	bl	8004f24 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_13 );
 8004814:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004818:	f000 fb84 	bl	8004f24 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_14 );
 800481c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004820:	f000 fb80 	bl	8004f24 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_15 );
 8004824:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004828:	f000 fb7c 	bl	8004f24 <HAL_GPIO_EXTI_IRQHandler>
}
 800482c:	bf00      	nop
 800482e:	bd80      	pop	{r7, pc}

08004830 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004830:	b480      	push	{r7}
 8004832:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004834:	4b08      	ldr	r3, [pc, #32]	; (8004858 <SystemInit+0x28>)
 8004836:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800483a:	4a07      	ldr	r2, [pc, #28]	; (8004858 <SystemInit+0x28>)
 800483c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004840:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004844:	4b04      	ldr	r3, [pc, #16]	; (8004858 <SystemInit+0x28>)
 8004846:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800484a:	609a      	str	r2, [r3, #8]
#endif
}
 800484c:	bf00      	nop
 800484e:	46bd      	mov	sp, r7
 8004850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004854:	4770      	bx	lr
 8004856:	bf00      	nop
 8004858:	e000ed00 	.word	0xe000ed00

0800485c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800485c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004894 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004860:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004862:	e003      	b.n	800486c <LoopCopyDataInit>

08004864 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004864:	4b0c      	ldr	r3, [pc, #48]	; (8004898 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004866:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004868:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800486a:	3104      	adds	r1, #4

0800486c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800486c:	480b      	ldr	r0, [pc, #44]	; (800489c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800486e:	4b0c      	ldr	r3, [pc, #48]	; (80048a0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004870:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004872:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004874:	d3f6      	bcc.n	8004864 <CopyDataInit>
  ldr  r2, =_sbss
 8004876:	4a0b      	ldr	r2, [pc, #44]	; (80048a4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004878:	e002      	b.n	8004880 <LoopFillZerobss>

0800487a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800487a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800487c:	f842 3b04 	str.w	r3, [r2], #4

08004880 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004880:	4b09      	ldr	r3, [pc, #36]	; (80048a8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004882:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004884:	d3f9      	bcc.n	800487a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004886:	f7ff ffd3 	bl	8004830 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800488a:	f002 f835 	bl	80068f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800488e:	f7ff fb4b 	bl	8003f28 <main>
  bx  lr    
 8004892:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004894:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004898:	08006dbc 	.word	0x08006dbc
  ldr  r0, =_sdata
 800489c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80048a0:	20000040 	.word	0x20000040
  ldr  r2, =_sbss
 80048a4:	20000040 	.word	0x20000040
  ldr  r3, = _ebss
 80048a8:	20000584 	.word	0x20000584

080048ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80048ac:	e7fe      	b.n	80048ac <ADC_IRQHandler>
	...

080048b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80048b4:	4b0e      	ldr	r3, [pc, #56]	; (80048f0 <HAL_Init+0x40>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a0d      	ldr	r2, [pc, #52]	; (80048f0 <HAL_Init+0x40>)
 80048ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80048be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80048c0:	4b0b      	ldr	r3, [pc, #44]	; (80048f0 <HAL_Init+0x40>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a0a      	ldr	r2, [pc, #40]	; (80048f0 <HAL_Init+0x40>)
 80048c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80048ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80048cc:	4b08      	ldr	r3, [pc, #32]	; (80048f0 <HAL_Init+0x40>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a07      	ldr	r2, [pc, #28]	; (80048f0 <HAL_Init+0x40>)
 80048d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80048d8:	2003      	movs	r0, #3
 80048da:	f000 f92b 	bl	8004b34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80048de:	2000      	movs	r0, #0
 80048e0:	f000 f808 	bl	80048f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80048e4:	f7ff fdde 	bl	80044a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80048e8:	2300      	movs	r3, #0
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	bd80      	pop	{r7, pc}
 80048ee:	bf00      	nop
 80048f0:	40023c00 	.word	0x40023c00

080048f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b082      	sub	sp, #8
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80048fc:	4b12      	ldr	r3, [pc, #72]	; (8004948 <HAL_InitTick+0x54>)
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	4b12      	ldr	r3, [pc, #72]	; (800494c <HAL_InitTick+0x58>)
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	4619      	mov	r1, r3
 8004906:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800490a:	fbb3 f3f1 	udiv	r3, r3, r1
 800490e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004912:	4618      	mov	r0, r3
 8004914:	f000 f943 	bl	8004b9e <HAL_SYSTICK_Config>
 8004918:	4603      	mov	r3, r0
 800491a:	2b00      	cmp	r3, #0
 800491c:	d001      	beq.n	8004922 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	e00e      	b.n	8004940 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2b0f      	cmp	r3, #15
 8004926:	d80a      	bhi.n	800493e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004928:	2200      	movs	r2, #0
 800492a:	6879      	ldr	r1, [r7, #4]
 800492c:	f04f 30ff 	mov.w	r0, #4294967295
 8004930:	f000 f90b 	bl	8004b4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004934:	4a06      	ldr	r2, [pc, #24]	; (8004950 <HAL_InitTick+0x5c>)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800493a:	2300      	movs	r3, #0
 800493c:	e000      	b.n	8004940 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
}
 8004940:	4618      	mov	r0, r3
 8004942:	3708      	adds	r7, #8
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}
 8004948:	20000034 	.word	0x20000034
 800494c:	2000003c 	.word	0x2000003c
 8004950:	20000038 	.word	0x20000038

08004954 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004954:	b480      	push	{r7}
 8004956:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004958:	4b06      	ldr	r3, [pc, #24]	; (8004974 <HAL_IncTick+0x20>)
 800495a:	781b      	ldrb	r3, [r3, #0]
 800495c:	461a      	mov	r2, r3
 800495e:	4b06      	ldr	r3, [pc, #24]	; (8004978 <HAL_IncTick+0x24>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4413      	add	r3, r2
 8004964:	4a04      	ldr	r2, [pc, #16]	; (8004978 <HAL_IncTick+0x24>)
 8004966:	6013      	str	r3, [r2, #0]
}
 8004968:	bf00      	nop
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr
 8004972:	bf00      	nop
 8004974:	2000003c 	.word	0x2000003c
 8004978:	20000580 	.word	0x20000580

0800497c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800497c:	b480      	push	{r7}
 800497e:	af00      	add	r7, sp, #0
  return uwTick;
 8004980:	4b03      	ldr	r3, [pc, #12]	; (8004990 <HAL_GetTick+0x14>)
 8004982:	681b      	ldr	r3, [r3, #0]
}
 8004984:	4618      	mov	r0, r3
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr
 800498e:	bf00      	nop
 8004990:	20000580 	.word	0x20000580

08004994 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004994:	b480      	push	{r7}
 8004996:	b085      	sub	sp, #20
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	f003 0307 	and.w	r3, r3, #7
 80049a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80049a4:	4b0c      	ldr	r3, [pc, #48]	; (80049d8 <__NVIC_SetPriorityGrouping+0x44>)
 80049a6:	68db      	ldr	r3, [r3, #12]
 80049a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80049aa:	68ba      	ldr	r2, [r7, #8]
 80049ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80049b0:	4013      	ands	r3, r2
 80049b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80049bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80049c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80049c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80049c6:	4a04      	ldr	r2, [pc, #16]	; (80049d8 <__NVIC_SetPriorityGrouping+0x44>)
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	60d3      	str	r3, [r2, #12]
}
 80049cc:	bf00      	nop
 80049ce:	3714      	adds	r7, #20
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr
 80049d8:	e000ed00 	.word	0xe000ed00

080049dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80049dc:	b480      	push	{r7}
 80049de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80049e0:	4b04      	ldr	r3, [pc, #16]	; (80049f4 <__NVIC_GetPriorityGrouping+0x18>)
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	0a1b      	lsrs	r3, r3, #8
 80049e6:	f003 0307 	and.w	r3, r3, #7
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	46bd      	mov	sp, r7
 80049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f2:	4770      	bx	lr
 80049f4:	e000ed00 	.word	0xe000ed00

080049f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b083      	sub	sp, #12
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	4603      	mov	r3, r0
 8004a00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	db0b      	blt.n	8004a22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a0a:	79fb      	ldrb	r3, [r7, #7]
 8004a0c:	f003 021f 	and.w	r2, r3, #31
 8004a10:	4907      	ldr	r1, [pc, #28]	; (8004a30 <__NVIC_EnableIRQ+0x38>)
 8004a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a16:	095b      	lsrs	r3, r3, #5
 8004a18:	2001      	movs	r0, #1
 8004a1a:	fa00 f202 	lsl.w	r2, r0, r2
 8004a1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004a22:	bf00      	nop
 8004a24:	370c      	adds	r7, #12
 8004a26:	46bd      	mov	sp, r7
 8004a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2c:	4770      	bx	lr
 8004a2e:	bf00      	nop
 8004a30:	e000e100 	.word	0xe000e100

08004a34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b083      	sub	sp, #12
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	6039      	str	r1, [r7, #0]
 8004a3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	db0a      	blt.n	8004a5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	b2da      	uxtb	r2, r3
 8004a4c:	490c      	ldr	r1, [pc, #48]	; (8004a80 <__NVIC_SetPriority+0x4c>)
 8004a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a52:	0112      	lsls	r2, r2, #4
 8004a54:	b2d2      	uxtb	r2, r2
 8004a56:	440b      	add	r3, r1
 8004a58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a5c:	e00a      	b.n	8004a74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	b2da      	uxtb	r2, r3
 8004a62:	4908      	ldr	r1, [pc, #32]	; (8004a84 <__NVIC_SetPriority+0x50>)
 8004a64:	79fb      	ldrb	r3, [r7, #7]
 8004a66:	f003 030f 	and.w	r3, r3, #15
 8004a6a:	3b04      	subs	r3, #4
 8004a6c:	0112      	lsls	r2, r2, #4
 8004a6e:	b2d2      	uxtb	r2, r2
 8004a70:	440b      	add	r3, r1
 8004a72:	761a      	strb	r2, [r3, #24]
}
 8004a74:	bf00      	nop
 8004a76:	370c      	adds	r7, #12
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr
 8004a80:	e000e100 	.word	0xe000e100
 8004a84:	e000ed00 	.word	0xe000ed00

08004a88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b089      	sub	sp, #36	; 0x24
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	f003 0307 	and.w	r3, r3, #7
 8004a9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	f1c3 0307 	rsb	r3, r3, #7
 8004aa2:	2b04      	cmp	r3, #4
 8004aa4:	bf28      	it	cs
 8004aa6:	2304      	movcs	r3, #4
 8004aa8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	3304      	adds	r3, #4
 8004aae:	2b06      	cmp	r3, #6
 8004ab0:	d902      	bls.n	8004ab8 <NVIC_EncodePriority+0x30>
 8004ab2:	69fb      	ldr	r3, [r7, #28]
 8004ab4:	3b03      	subs	r3, #3
 8004ab6:	e000      	b.n	8004aba <NVIC_EncodePriority+0x32>
 8004ab8:	2300      	movs	r3, #0
 8004aba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004abc:	f04f 32ff 	mov.w	r2, #4294967295
 8004ac0:	69bb      	ldr	r3, [r7, #24]
 8004ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac6:	43da      	mvns	r2, r3
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	401a      	ands	r2, r3
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ad0:	f04f 31ff 	mov.w	r1, #4294967295
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8004ada:	43d9      	mvns	r1, r3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ae0:	4313      	orrs	r3, r2
         );
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3724      	adds	r7, #36	; 0x24
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr
	...

08004af0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b082      	sub	sp, #8
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	3b01      	subs	r3, #1
 8004afc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004b00:	d301      	bcc.n	8004b06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b02:	2301      	movs	r3, #1
 8004b04:	e00f      	b.n	8004b26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b06:	4a0a      	ldr	r2, [pc, #40]	; (8004b30 <SysTick_Config+0x40>)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	3b01      	subs	r3, #1
 8004b0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b0e:	210f      	movs	r1, #15
 8004b10:	f04f 30ff 	mov.w	r0, #4294967295
 8004b14:	f7ff ff8e 	bl	8004a34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b18:	4b05      	ldr	r3, [pc, #20]	; (8004b30 <SysTick_Config+0x40>)
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b1e:	4b04      	ldr	r3, [pc, #16]	; (8004b30 <SysTick_Config+0x40>)
 8004b20:	2207      	movs	r2, #7
 8004b22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b24:	2300      	movs	r3, #0
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3708      	adds	r7, #8
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	e000e010 	.word	0xe000e010

08004b34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b082      	sub	sp, #8
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f7ff ff29 	bl	8004994 <__NVIC_SetPriorityGrouping>
}
 8004b42:	bf00      	nop
 8004b44:	3708      	adds	r7, #8
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}

08004b4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004b4a:	b580      	push	{r7, lr}
 8004b4c:	b086      	sub	sp, #24
 8004b4e:	af00      	add	r7, sp, #0
 8004b50:	4603      	mov	r3, r0
 8004b52:	60b9      	str	r1, [r7, #8]
 8004b54:	607a      	str	r2, [r7, #4]
 8004b56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004b5c:	f7ff ff3e 	bl	80049dc <__NVIC_GetPriorityGrouping>
 8004b60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b62:	687a      	ldr	r2, [r7, #4]
 8004b64:	68b9      	ldr	r1, [r7, #8]
 8004b66:	6978      	ldr	r0, [r7, #20]
 8004b68:	f7ff ff8e 	bl	8004a88 <NVIC_EncodePriority>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b72:	4611      	mov	r1, r2
 8004b74:	4618      	mov	r0, r3
 8004b76:	f7ff ff5d 	bl	8004a34 <__NVIC_SetPriority>
}
 8004b7a:	bf00      	nop
 8004b7c:	3718      	adds	r7, #24
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}

08004b82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b82:	b580      	push	{r7, lr}
 8004b84:	b082      	sub	sp, #8
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	4603      	mov	r3, r0
 8004b8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b90:	4618      	mov	r0, r3
 8004b92:	f7ff ff31 	bl	80049f8 <__NVIC_EnableIRQ>
}
 8004b96:	bf00      	nop
 8004b98:	3708      	adds	r7, #8
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}

08004b9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004b9e:	b580      	push	{r7, lr}
 8004ba0:	b082      	sub	sp, #8
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f7ff ffa2 	bl	8004af0 <SysTick_Config>
 8004bac:	4603      	mov	r3, r0
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	3708      	adds	r7, #8
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
	...

08004bb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b089      	sub	sp, #36	; 0x24
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004bce:	2300      	movs	r3, #0
 8004bd0:	61fb      	str	r3, [r7, #28]
 8004bd2:	e159      	b.n	8004e88 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	69fb      	ldr	r3, [r7, #28]
 8004bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bdc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	697a      	ldr	r2, [r7, #20]
 8004be4:	4013      	ands	r3, r2
 8004be6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004be8:	693a      	ldr	r2, [r7, #16]
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	f040 8148 	bne.w	8004e82 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d00b      	beq.n	8004c12 <HAL_GPIO_Init+0x5a>
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	2b02      	cmp	r3, #2
 8004c00:	d007      	beq.n	8004c12 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004c06:	2b11      	cmp	r3, #17
 8004c08:	d003      	beq.n	8004c12 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	2b12      	cmp	r3, #18
 8004c10:	d130      	bne.n	8004c74 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	005b      	lsls	r3, r3, #1
 8004c1c:	2203      	movs	r2, #3
 8004c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c22:	43db      	mvns	r3, r3
 8004c24:	69ba      	ldr	r2, [r7, #24]
 8004c26:	4013      	ands	r3, r2
 8004c28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	68da      	ldr	r2, [r3, #12]
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	005b      	lsls	r3, r3, #1
 8004c32:	fa02 f303 	lsl.w	r3, r2, r3
 8004c36:	69ba      	ldr	r2, [r7, #24]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	69ba      	ldr	r2, [r7, #24]
 8004c40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004c48:	2201      	movs	r2, #1
 8004c4a:	69fb      	ldr	r3, [r7, #28]
 8004c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c50:	43db      	mvns	r3, r3
 8004c52:	69ba      	ldr	r2, [r7, #24]
 8004c54:	4013      	ands	r3, r2
 8004c56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	091b      	lsrs	r3, r3, #4
 8004c5e:	f003 0201 	and.w	r2, r3, #1
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	fa02 f303 	lsl.w	r3, r2, r3
 8004c68:	69ba      	ldr	r2, [r7, #24]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	69ba      	ldr	r2, [r7, #24]
 8004c72:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004c7a:	69fb      	ldr	r3, [r7, #28]
 8004c7c:	005b      	lsls	r3, r3, #1
 8004c7e:	2203      	movs	r2, #3
 8004c80:	fa02 f303 	lsl.w	r3, r2, r3
 8004c84:	43db      	mvns	r3, r3
 8004c86:	69ba      	ldr	r2, [r7, #24]
 8004c88:	4013      	ands	r3, r2
 8004c8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	689a      	ldr	r2, [r3, #8]
 8004c90:	69fb      	ldr	r3, [r7, #28]
 8004c92:	005b      	lsls	r3, r3, #1
 8004c94:	fa02 f303 	lsl.w	r3, r2, r3
 8004c98:	69ba      	ldr	r2, [r7, #24]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	69ba      	ldr	r2, [r7, #24]
 8004ca2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	2b02      	cmp	r3, #2
 8004caa:	d003      	beq.n	8004cb4 <HAL_GPIO_Init+0xfc>
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	2b12      	cmp	r3, #18
 8004cb2:	d123      	bne.n	8004cfc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004cb4:	69fb      	ldr	r3, [r7, #28]
 8004cb6:	08da      	lsrs	r2, r3, #3
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	3208      	adds	r2, #8
 8004cbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004cc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004cc2:	69fb      	ldr	r3, [r7, #28]
 8004cc4:	f003 0307 	and.w	r3, r3, #7
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	220f      	movs	r2, #15
 8004ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd0:	43db      	mvns	r3, r3
 8004cd2:	69ba      	ldr	r2, [r7, #24]
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	691a      	ldr	r2, [r3, #16]
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	f003 0307 	and.w	r3, r3, #7
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce8:	69ba      	ldr	r2, [r7, #24]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004cee:	69fb      	ldr	r3, [r7, #28]
 8004cf0:	08da      	lsrs	r2, r3, #3
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	3208      	adds	r2, #8
 8004cf6:	69b9      	ldr	r1, [r7, #24]
 8004cf8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004d02:	69fb      	ldr	r3, [r7, #28]
 8004d04:	005b      	lsls	r3, r3, #1
 8004d06:	2203      	movs	r2, #3
 8004d08:	fa02 f303 	lsl.w	r3, r2, r3
 8004d0c:	43db      	mvns	r3, r3
 8004d0e:	69ba      	ldr	r2, [r7, #24]
 8004d10:	4013      	ands	r3, r2
 8004d12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	f003 0203 	and.w	r2, r3, #3
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	005b      	lsls	r3, r3, #1
 8004d20:	fa02 f303 	lsl.w	r3, r2, r3
 8004d24:	69ba      	ldr	r2, [r7, #24]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	69ba      	ldr	r2, [r7, #24]
 8004d2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	f000 80a2 	beq.w	8004e82 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d3e:	2300      	movs	r3, #0
 8004d40:	60fb      	str	r3, [r7, #12]
 8004d42:	4b56      	ldr	r3, [pc, #344]	; (8004e9c <HAL_GPIO_Init+0x2e4>)
 8004d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d46:	4a55      	ldr	r2, [pc, #340]	; (8004e9c <HAL_GPIO_Init+0x2e4>)
 8004d48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d4c:	6453      	str	r3, [r2, #68]	; 0x44
 8004d4e:	4b53      	ldr	r3, [pc, #332]	; (8004e9c <HAL_GPIO_Init+0x2e4>)
 8004d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d56:	60fb      	str	r3, [r7, #12]
 8004d58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004d5a:	4a51      	ldr	r2, [pc, #324]	; (8004ea0 <HAL_GPIO_Init+0x2e8>)
 8004d5c:	69fb      	ldr	r3, [r7, #28]
 8004d5e:	089b      	lsrs	r3, r3, #2
 8004d60:	3302      	adds	r3, #2
 8004d62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	f003 0303 	and.w	r3, r3, #3
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	220f      	movs	r2, #15
 8004d72:	fa02 f303 	lsl.w	r3, r2, r3
 8004d76:	43db      	mvns	r3, r3
 8004d78:	69ba      	ldr	r2, [r7, #24]
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	4a48      	ldr	r2, [pc, #288]	; (8004ea4 <HAL_GPIO_Init+0x2ec>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d019      	beq.n	8004dba <HAL_GPIO_Init+0x202>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	4a47      	ldr	r2, [pc, #284]	; (8004ea8 <HAL_GPIO_Init+0x2f0>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d013      	beq.n	8004db6 <HAL_GPIO_Init+0x1fe>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	4a46      	ldr	r2, [pc, #280]	; (8004eac <HAL_GPIO_Init+0x2f4>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d00d      	beq.n	8004db2 <HAL_GPIO_Init+0x1fa>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	4a45      	ldr	r2, [pc, #276]	; (8004eb0 <HAL_GPIO_Init+0x2f8>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d007      	beq.n	8004dae <HAL_GPIO_Init+0x1f6>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	4a44      	ldr	r2, [pc, #272]	; (8004eb4 <HAL_GPIO_Init+0x2fc>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d101      	bne.n	8004daa <HAL_GPIO_Init+0x1f2>
 8004da6:	2304      	movs	r3, #4
 8004da8:	e008      	b.n	8004dbc <HAL_GPIO_Init+0x204>
 8004daa:	2307      	movs	r3, #7
 8004dac:	e006      	b.n	8004dbc <HAL_GPIO_Init+0x204>
 8004dae:	2303      	movs	r3, #3
 8004db0:	e004      	b.n	8004dbc <HAL_GPIO_Init+0x204>
 8004db2:	2302      	movs	r3, #2
 8004db4:	e002      	b.n	8004dbc <HAL_GPIO_Init+0x204>
 8004db6:	2301      	movs	r3, #1
 8004db8:	e000      	b.n	8004dbc <HAL_GPIO_Init+0x204>
 8004dba:	2300      	movs	r3, #0
 8004dbc:	69fa      	ldr	r2, [r7, #28]
 8004dbe:	f002 0203 	and.w	r2, r2, #3
 8004dc2:	0092      	lsls	r2, r2, #2
 8004dc4:	4093      	lsls	r3, r2
 8004dc6:	69ba      	ldr	r2, [r7, #24]
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004dcc:	4934      	ldr	r1, [pc, #208]	; (8004ea0 <HAL_GPIO_Init+0x2e8>)
 8004dce:	69fb      	ldr	r3, [r7, #28]
 8004dd0:	089b      	lsrs	r3, r3, #2
 8004dd2:	3302      	adds	r3, #2
 8004dd4:	69ba      	ldr	r2, [r7, #24]
 8004dd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004dda:	4b37      	ldr	r3, [pc, #220]	; (8004eb8 <HAL_GPIO_Init+0x300>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	43db      	mvns	r3, r3
 8004de4:	69ba      	ldr	r2, [r7, #24]
 8004de6:	4013      	ands	r3, r2
 8004de8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d003      	beq.n	8004dfe <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004df6:	69ba      	ldr	r2, [r7, #24]
 8004df8:	693b      	ldr	r3, [r7, #16]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004dfe:	4a2e      	ldr	r2, [pc, #184]	; (8004eb8 <HAL_GPIO_Init+0x300>)
 8004e00:	69bb      	ldr	r3, [r7, #24]
 8004e02:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004e04:	4b2c      	ldr	r3, [pc, #176]	; (8004eb8 <HAL_GPIO_Init+0x300>)
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	43db      	mvns	r3, r3
 8004e0e:	69ba      	ldr	r2, [r7, #24]
 8004e10:	4013      	ands	r3, r2
 8004e12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d003      	beq.n	8004e28 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004e20:	69ba      	ldr	r2, [r7, #24]
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	4313      	orrs	r3, r2
 8004e26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004e28:	4a23      	ldr	r2, [pc, #140]	; (8004eb8 <HAL_GPIO_Init+0x300>)
 8004e2a:	69bb      	ldr	r3, [r7, #24]
 8004e2c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004e2e:	4b22      	ldr	r3, [pc, #136]	; (8004eb8 <HAL_GPIO_Init+0x300>)
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	43db      	mvns	r3, r3
 8004e38:	69ba      	ldr	r2, [r7, #24]
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d003      	beq.n	8004e52 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004e4a:	69ba      	ldr	r2, [r7, #24]
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004e52:	4a19      	ldr	r2, [pc, #100]	; (8004eb8 <HAL_GPIO_Init+0x300>)
 8004e54:	69bb      	ldr	r3, [r7, #24]
 8004e56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004e58:	4b17      	ldr	r3, [pc, #92]	; (8004eb8 <HAL_GPIO_Init+0x300>)
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	43db      	mvns	r3, r3
 8004e62:	69ba      	ldr	r2, [r7, #24]
 8004e64:	4013      	ands	r3, r2
 8004e66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d003      	beq.n	8004e7c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004e74:	69ba      	ldr	r2, [r7, #24]
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004e7c:	4a0e      	ldr	r2, [pc, #56]	; (8004eb8 <HAL_GPIO_Init+0x300>)
 8004e7e:	69bb      	ldr	r3, [r7, #24]
 8004e80:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e82:	69fb      	ldr	r3, [r7, #28]
 8004e84:	3301      	adds	r3, #1
 8004e86:	61fb      	str	r3, [r7, #28]
 8004e88:	69fb      	ldr	r3, [r7, #28]
 8004e8a:	2b0f      	cmp	r3, #15
 8004e8c:	f67f aea2 	bls.w	8004bd4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004e90:	bf00      	nop
 8004e92:	3724      	adds	r7, #36	; 0x24
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr
 8004e9c:	40023800 	.word	0x40023800
 8004ea0:	40013800 	.word	0x40013800
 8004ea4:	40020000 	.word	0x40020000
 8004ea8:	40020400 	.word	0x40020400
 8004eac:	40020800 	.word	0x40020800
 8004eb0:	40020c00 	.word	0x40020c00
 8004eb4:	40021000 	.word	0x40021000
 8004eb8:	40013c00 	.word	0x40013c00

08004ebc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	460b      	mov	r3, r1
 8004ec6:	807b      	strh	r3, [r7, #2]
 8004ec8:	4613      	mov	r3, r2
 8004eca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ecc:	787b      	ldrb	r3, [r7, #1]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d003      	beq.n	8004eda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ed2:	887a      	ldrh	r2, [r7, #2]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ed8:	e003      	b.n	8004ee2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004eda:	887b      	ldrh	r3, [r7, #2]
 8004edc:	041a      	lsls	r2, r3, #16
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	619a      	str	r2, [r3, #24]
}
 8004ee2:	bf00      	nop
 8004ee4:	370c      	adds	r7, #12
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eec:	4770      	bx	lr

08004eee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004eee:	b480      	push	{r7}
 8004ef0:	b083      	sub	sp, #12
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	6078      	str	r0, [r7, #4]
 8004ef6:	460b      	mov	r3, r1
 8004ef8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	695a      	ldr	r2, [r3, #20]
 8004efe:	887b      	ldrh	r3, [r7, #2]
 8004f00:	401a      	ands	r2, r3
 8004f02:	887b      	ldrh	r3, [r7, #2]
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d104      	bne.n	8004f12 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004f08:	887b      	ldrh	r3, [r7, #2]
 8004f0a:	041a      	lsls	r2, r3, #16
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8004f10:	e002      	b.n	8004f18 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8004f12:	887a      	ldrh	r2, [r7, #2]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	619a      	str	r2, [r3, #24]
}
 8004f18:	bf00      	nop
 8004f1a:	370c      	adds	r7, #12
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr

08004f24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b082      	sub	sp, #8
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004f2e:	4b08      	ldr	r3, [pc, #32]	; (8004f50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004f30:	695a      	ldr	r2, [r3, #20]
 8004f32:	88fb      	ldrh	r3, [r7, #6]
 8004f34:	4013      	ands	r3, r2
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d006      	beq.n	8004f48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004f3a:	4a05      	ldr	r2, [pc, #20]	; (8004f50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004f3c:	88fb      	ldrh	r3, [r7, #6]
 8004f3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004f40:	88fb      	ldrh	r3, [r7, #6]
 8004f42:	4618      	mov	r0, r3
 8004f44:	f7ff fbaa 	bl	800469c <HAL_GPIO_EXTI_Callback>
  }
}
 8004f48:	bf00      	nop
 8004f4a:	3708      	adds	r7, #8
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	40013c00 	.word	0x40013c00

08004f54 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b086      	sub	sp, #24
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d101      	bne.n	8004f66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e25b      	b.n	800541e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f003 0301 	and.w	r3, r3, #1
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d075      	beq.n	800505e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004f72:	4ba3      	ldr	r3, [pc, #652]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8004f74:	689b      	ldr	r3, [r3, #8]
 8004f76:	f003 030c 	and.w	r3, r3, #12
 8004f7a:	2b04      	cmp	r3, #4
 8004f7c:	d00c      	beq.n	8004f98 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f7e:	4ba0      	ldr	r3, [pc, #640]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004f86:	2b08      	cmp	r3, #8
 8004f88:	d112      	bne.n	8004fb0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f8a:	4b9d      	ldr	r3, [pc, #628]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f96:	d10b      	bne.n	8004fb0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f98:	4b99      	ldr	r3, [pc, #612]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d05b      	beq.n	800505c <HAL_RCC_OscConfig+0x108>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d157      	bne.n	800505c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	e236      	b.n	800541e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fb8:	d106      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x74>
 8004fba:	4b91      	ldr	r3, [pc, #580]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a90      	ldr	r2, [pc, #576]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8004fc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fc4:	6013      	str	r3, [r2, #0]
 8004fc6:	e01d      	b.n	8005004 <HAL_RCC_OscConfig+0xb0>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004fd0:	d10c      	bne.n	8004fec <HAL_RCC_OscConfig+0x98>
 8004fd2:	4b8b      	ldr	r3, [pc, #556]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a8a      	ldr	r2, [pc, #552]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8004fd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004fdc:	6013      	str	r3, [r2, #0]
 8004fde:	4b88      	ldr	r3, [pc, #544]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a87      	ldr	r2, [pc, #540]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8004fe4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fe8:	6013      	str	r3, [r2, #0]
 8004fea:	e00b      	b.n	8005004 <HAL_RCC_OscConfig+0xb0>
 8004fec:	4b84      	ldr	r3, [pc, #528]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a83      	ldr	r2, [pc, #524]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8004ff2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ff6:	6013      	str	r3, [r2, #0]
 8004ff8:	4b81      	ldr	r3, [pc, #516]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a80      	ldr	r2, [pc, #512]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8004ffe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005002:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d013      	beq.n	8005034 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800500c:	f7ff fcb6 	bl	800497c <HAL_GetTick>
 8005010:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005012:	e008      	b.n	8005026 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005014:	f7ff fcb2 	bl	800497c <HAL_GetTick>
 8005018:	4602      	mov	r2, r0
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	1ad3      	subs	r3, r2, r3
 800501e:	2b64      	cmp	r3, #100	; 0x64
 8005020:	d901      	bls.n	8005026 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005022:	2303      	movs	r3, #3
 8005024:	e1fb      	b.n	800541e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005026:	4b76      	ldr	r3, [pc, #472]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800502e:	2b00      	cmp	r3, #0
 8005030:	d0f0      	beq.n	8005014 <HAL_RCC_OscConfig+0xc0>
 8005032:	e014      	b.n	800505e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005034:	f7ff fca2 	bl	800497c <HAL_GetTick>
 8005038:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800503a:	e008      	b.n	800504e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800503c:	f7ff fc9e 	bl	800497c <HAL_GetTick>
 8005040:	4602      	mov	r2, r0
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	1ad3      	subs	r3, r2, r3
 8005046:	2b64      	cmp	r3, #100	; 0x64
 8005048:	d901      	bls.n	800504e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800504a:	2303      	movs	r3, #3
 800504c:	e1e7      	b.n	800541e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800504e:	4b6c      	ldr	r3, [pc, #432]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005056:	2b00      	cmp	r3, #0
 8005058:	d1f0      	bne.n	800503c <HAL_RCC_OscConfig+0xe8>
 800505a:	e000      	b.n	800505e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800505c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 0302 	and.w	r3, r3, #2
 8005066:	2b00      	cmp	r3, #0
 8005068:	d063      	beq.n	8005132 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800506a:	4b65      	ldr	r3, [pc, #404]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	f003 030c 	and.w	r3, r3, #12
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00b      	beq.n	800508e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005076:	4b62      	ldr	r3, [pc, #392]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800507e:	2b08      	cmp	r3, #8
 8005080:	d11c      	bne.n	80050bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005082:	4b5f      	ldr	r3, [pc, #380]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800508a:	2b00      	cmp	r3, #0
 800508c:	d116      	bne.n	80050bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800508e:	4b5c      	ldr	r3, [pc, #368]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f003 0302 	and.w	r3, r3, #2
 8005096:	2b00      	cmp	r3, #0
 8005098:	d005      	beq.n	80050a6 <HAL_RCC_OscConfig+0x152>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d001      	beq.n	80050a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e1bb      	b.n	800541e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050a6:	4b56      	ldr	r3, [pc, #344]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	691b      	ldr	r3, [r3, #16]
 80050b2:	00db      	lsls	r3, r3, #3
 80050b4:	4952      	ldr	r1, [pc, #328]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 80050b6:	4313      	orrs	r3, r2
 80050b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050ba:	e03a      	b.n	8005132 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d020      	beq.n	8005106 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050c4:	4b4f      	ldr	r3, [pc, #316]	; (8005204 <HAL_RCC_OscConfig+0x2b0>)
 80050c6:	2201      	movs	r2, #1
 80050c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050ca:	f7ff fc57 	bl	800497c <HAL_GetTick>
 80050ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050d0:	e008      	b.n	80050e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80050d2:	f7ff fc53 	bl	800497c <HAL_GetTick>
 80050d6:	4602      	mov	r2, r0
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	1ad3      	subs	r3, r2, r3
 80050dc:	2b02      	cmp	r3, #2
 80050de:	d901      	bls.n	80050e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80050e0:	2303      	movs	r3, #3
 80050e2:	e19c      	b.n	800541e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050e4:	4b46      	ldr	r3, [pc, #280]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0302 	and.w	r3, r3, #2
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d0f0      	beq.n	80050d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050f0:	4b43      	ldr	r3, [pc, #268]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	691b      	ldr	r3, [r3, #16]
 80050fc:	00db      	lsls	r3, r3, #3
 80050fe:	4940      	ldr	r1, [pc, #256]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8005100:	4313      	orrs	r3, r2
 8005102:	600b      	str	r3, [r1, #0]
 8005104:	e015      	b.n	8005132 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005106:	4b3f      	ldr	r3, [pc, #252]	; (8005204 <HAL_RCC_OscConfig+0x2b0>)
 8005108:	2200      	movs	r2, #0
 800510a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800510c:	f7ff fc36 	bl	800497c <HAL_GetTick>
 8005110:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005112:	e008      	b.n	8005126 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005114:	f7ff fc32 	bl	800497c <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	2b02      	cmp	r3, #2
 8005120:	d901      	bls.n	8005126 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005122:	2303      	movs	r3, #3
 8005124:	e17b      	b.n	800541e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005126:	4b36      	ldr	r3, [pc, #216]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 0302 	and.w	r3, r3, #2
 800512e:	2b00      	cmp	r3, #0
 8005130:	d1f0      	bne.n	8005114 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f003 0308 	and.w	r3, r3, #8
 800513a:	2b00      	cmp	r3, #0
 800513c:	d030      	beq.n	80051a0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	695b      	ldr	r3, [r3, #20]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d016      	beq.n	8005174 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005146:	4b30      	ldr	r3, [pc, #192]	; (8005208 <HAL_RCC_OscConfig+0x2b4>)
 8005148:	2201      	movs	r2, #1
 800514a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800514c:	f7ff fc16 	bl	800497c <HAL_GetTick>
 8005150:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005152:	e008      	b.n	8005166 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005154:	f7ff fc12 	bl	800497c <HAL_GetTick>
 8005158:	4602      	mov	r2, r0
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	1ad3      	subs	r3, r2, r3
 800515e:	2b02      	cmp	r3, #2
 8005160:	d901      	bls.n	8005166 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e15b      	b.n	800541e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005166:	4b26      	ldr	r3, [pc, #152]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8005168:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800516a:	f003 0302 	and.w	r3, r3, #2
 800516e:	2b00      	cmp	r3, #0
 8005170:	d0f0      	beq.n	8005154 <HAL_RCC_OscConfig+0x200>
 8005172:	e015      	b.n	80051a0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005174:	4b24      	ldr	r3, [pc, #144]	; (8005208 <HAL_RCC_OscConfig+0x2b4>)
 8005176:	2200      	movs	r2, #0
 8005178:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800517a:	f7ff fbff 	bl	800497c <HAL_GetTick>
 800517e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005180:	e008      	b.n	8005194 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005182:	f7ff fbfb 	bl	800497c <HAL_GetTick>
 8005186:	4602      	mov	r2, r0
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	1ad3      	subs	r3, r2, r3
 800518c:	2b02      	cmp	r3, #2
 800518e:	d901      	bls.n	8005194 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005190:	2303      	movs	r3, #3
 8005192:	e144      	b.n	800541e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005194:	4b1a      	ldr	r3, [pc, #104]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 8005196:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005198:	f003 0302 	and.w	r3, r3, #2
 800519c:	2b00      	cmp	r3, #0
 800519e:	d1f0      	bne.n	8005182 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 0304 	and.w	r3, r3, #4
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	f000 80a0 	beq.w	80052ee <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051ae:	2300      	movs	r3, #0
 80051b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051b2:	4b13      	ldr	r3, [pc, #76]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 80051b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d10f      	bne.n	80051de <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051be:	2300      	movs	r3, #0
 80051c0:	60bb      	str	r3, [r7, #8]
 80051c2:	4b0f      	ldr	r3, [pc, #60]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 80051c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c6:	4a0e      	ldr	r2, [pc, #56]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 80051c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051cc:	6413      	str	r3, [r2, #64]	; 0x40
 80051ce:	4b0c      	ldr	r3, [pc, #48]	; (8005200 <HAL_RCC_OscConfig+0x2ac>)
 80051d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051d6:	60bb      	str	r3, [r7, #8]
 80051d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051da:	2301      	movs	r3, #1
 80051dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051de:	4b0b      	ldr	r3, [pc, #44]	; (800520c <HAL_RCC_OscConfig+0x2b8>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d121      	bne.n	800522e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051ea:	4b08      	ldr	r3, [pc, #32]	; (800520c <HAL_RCC_OscConfig+0x2b8>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a07      	ldr	r2, [pc, #28]	; (800520c <HAL_RCC_OscConfig+0x2b8>)
 80051f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051f6:	f7ff fbc1 	bl	800497c <HAL_GetTick>
 80051fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051fc:	e011      	b.n	8005222 <HAL_RCC_OscConfig+0x2ce>
 80051fe:	bf00      	nop
 8005200:	40023800 	.word	0x40023800
 8005204:	42470000 	.word	0x42470000
 8005208:	42470e80 	.word	0x42470e80
 800520c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005210:	f7ff fbb4 	bl	800497c <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	2b02      	cmp	r3, #2
 800521c:	d901      	bls.n	8005222 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800521e:	2303      	movs	r3, #3
 8005220:	e0fd      	b.n	800541e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005222:	4b81      	ldr	r3, [pc, #516]	; (8005428 <HAL_RCC_OscConfig+0x4d4>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800522a:	2b00      	cmp	r3, #0
 800522c:	d0f0      	beq.n	8005210 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	2b01      	cmp	r3, #1
 8005234:	d106      	bne.n	8005244 <HAL_RCC_OscConfig+0x2f0>
 8005236:	4b7d      	ldr	r3, [pc, #500]	; (800542c <HAL_RCC_OscConfig+0x4d8>)
 8005238:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800523a:	4a7c      	ldr	r2, [pc, #496]	; (800542c <HAL_RCC_OscConfig+0x4d8>)
 800523c:	f043 0301 	orr.w	r3, r3, #1
 8005240:	6713      	str	r3, [r2, #112]	; 0x70
 8005242:	e01c      	b.n	800527e <HAL_RCC_OscConfig+0x32a>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	2b05      	cmp	r3, #5
 800524a:	d10c      	bne.n	8005266 <HAL_RCC_OscConfig+0x312>
 800524c:	4b77      	ldr	r3, [pc, #476]	; (800542c <HAL_RCC_OscConfig+0x4d8>)
 800524e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005250:	4a76      	ldr	r2, [pc, #472]	; (800542c <HAL_RCC_OscConfig+0x4d8>)
 8005252:	f043 0304 	orr.w	r3, r3, #4
 8005256:	6713      	str	r3, [r2, #112]	; 0x70
 8005258:	4b74      	ldr	r3, [pc, #464]	; (800542c <HAL_RCC_OscConfig+0x4d8>)
 800525a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800525c:	4a73      	ldr	r2, [pc, #460]	; (800542c <HAL_RCC_OscConfig+0x4d8>)
 800525e:	f043 0301 	orr.w	r3, r3, #1
 8005262:	6713      	str	r3, [r2, #112]	; 0x70
 8005264:	e00b      	b.n	800527e <HAL_RCC_OscConfig+0x32a>
 8005266:	4b71      	ldr	r3, [pc, #452]	; (800542c <HAL_RCC_OscConfig+0x4d8>)
 8005268:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800526a:	4a70      	ldr	r2, [pc, #448]	; (800542c <HAL_RCC_OscConfig+0x4d8>)
 800526c:	f023 0301 	bic.w	r3, r3, #1
 8005270:	6713      	str	r3, [r2, #112]	; 0x70
 8005272:	4b6e      	ldr	r3, [pc, #440]	; (800542c <HAL_RCC_OscConfig+0x4d8>)
 8005274:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005276:	4a6d      	ldr	r2, [pc, #436]	; (800542c <HAL_RCC_OscConfig+0x4d8>)
 8005278:	f023 0304 	bic.w	r3, r3, #4
 800527c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d015      	beq.n	80052b2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005286:	f7ff fb79 	bl	800497c <HAL_GetTick>
 800528a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800528c:	e00a      	b.n	80052a4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800528e:	f7ff fb75 	bl	800497c <HAL_GetTick>
 8005292:	4602      	mov	r2, r0
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	1ad3      	subs	r3, r2, r3
 8005298:	f241 3288 	movw	r2, #5000	; 0x1388
 800529c:	4293      	cmp	r3, r2
 800529e:	d901      	bls.n	80052a4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80052a0:	2303      	movs	r3, #3
 80052a2:	e0bc      	b.n	800541e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052a4:	4b61      	ldr	r3, [pc, #388]	; (800542c <HAL_RCC_OscConfig+0x4d8>)
 80052a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052a8:	f003 0302 	and.w	r3, r3, #2
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d0ee      	beq.n	800528e <HAL_RCC_OscConfig+0x33a>
 80052b0:	e014      	b.n	80052dc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052b2:	f7ff fb63 	bl	800497c <HAL_GetTick>
 80052b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052b8:	e00a      	b.n	80052d0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052ba:	f7ff fb5f 	bl	800497c <HAL_GetTick>
 80052be:	4602      	mov	r2, r0
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	1ad3      	subs	r3, r2, r3
 80052c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d901      	bls.n	80052d0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80052cc:	2303      	movs	r3, #3
 80052ce:	e0a6      	b.n	800541e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052d0:	4b56      	ldr	r3, [pc, #344]	; (800542c <HAL_RCC_OscConfig+0x4d8>)
 80052d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052d4:	f003 0302 	and.w	r3, r3, #2
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d1ee      	bne.n	80052ba <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80052dc:	7dfb      	ldrb	r3, [r7, #23]
 80052de:	2b01      	cmp	r3, #1
 80052e0:	d105      	bne.n	80052ee <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052e2:	4b52      	ldr	r3, [pc, #328]	; (800542c <HAL_RCC_OscConfig+0x4d8>)
 80052e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e6:	4a51      	ldr	r2, [pc, #324]	; (800542c <HAL_RCC_OscConfig+0x4d8>)
 80052e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052ec:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	699b      	ldr	r3, [r3, #24]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	f000 8092 	beq.w	800541c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80052f8:	4b4c      	ldr	r3, [pc, #304]	; (800542c <HAL_RCC_OscConfig+0x4d8>)
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	f003 030c 	and.w	r3, r3, #12
 8005300:	2b08      	cmp	r3, #8
 8005302:	d05c      	beq.n	80053be <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	699b      	ldr	r3, [r3, #24]
 8005308:	2b02      	cmp	r3, #2
 800530a:	d141      	bne.n	8005390 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800530c:	4b48      	ldr	r3, [pc, #288]	; (8005430 <HAL_RCC_OscConfig+0x4dc>)
 800530e:	2200      	movs	r2, #0
 8005310:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005312:	f7ff fb33 	bl	800497c <HAL_GetTick>
 8005316:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005318:	e008      	b.n	800532c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800531a:	f7ff fb2f 	bl	800497c <HAL_GetTick>
 800531e:	4602      	mov	r2, r0
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	1ad3      	subs	r3, r2, r3
 8005324:	2b02      	cmp	r3, #2
 8005326:	d901      	bls.n	800532c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005328:	2303      	movs	r3, #3
 800532a:	e078      	b.n	800541e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800532c:	4b3f      	ldr	r3, [pc, #252]	; (800542c <HAL_RCC_OscConfig+0x4d8>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005334:	2b00      	cmp	r3, #0
 8005336:	d1f0      	bne.n	800531a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	69da      	ldr	r2, [r3, #28]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6a1b      	ldr	r3, [r3, #32]
 8005340:	431a      	orrs	r2, r3
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005346:	019b      	lsls	r3, r3, #6
 8005348:	431a      	orrs	r2, r3
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800534e:	085b      	lsrs	r3, r3, #1
 8005350:	3b01      	subs	r3, #1
 8005352:	041b      	lsls	r3, r3, #16
 8005354:	431a      	orrs	r2, r3
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800535a:	061b      	lsls	r3, r3, #24
 800535c:	4933      	ldr	r1, [pc, #204]	; (800542c <HAL_RCC_OscConfig+0x4d8>)
 800535e:	4313      	orrs	r3, r2
 8005360:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005362:	4b33      	ldr	r3, [pc, #204]	; (8005430 <HAL_RCC_OscConfig+0x4dc>)
 8005364:	2201      	movs	r2, #1
 8005366:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005368:	f7ff fb08 	bl	800497c <HAL_GetTick>
 800536c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800536e:	e008      	b.n	8005382 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005370:	f7ff fb04 	bl	800497c <HAL_GetTick>
 8005374:	4602      	mov	r2, r0
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	2b02      	cmp	r3, #2
 800537c:	d901      	bls.n	8005382 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	e04d      	b.n	800541e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005382:	4b2a      	ldr	r3, [pc, #168]	; (800542c <HAL_RCC_OscConfig+0x4d8>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800538a:	2b00      	cmp	r3, #0
 800538c:	d0f0      	beq.n	8005370 <HAL_RCC_OscConfig+0x41c>
 800538e:	e045      	b.n	800541c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005390:	4b27      	ldr	r3, [pc, #156]	; (8005430 <HAL_RCC_OscConfig+0x4dc>)
 8005392:	2200      	movs	r2, #0
 8005394:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005396:	f7ff faf1 	bl	800497c <HAL_GetTick>
 800539a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800539c:	e008      	b.n	80053b0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800539e:	f7ff faed 	bl	800497c <HAL_GetTick>
 80053a2:	4602      	mov	r2, r0
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	1ad3      	subs	r3, r2, r3
 80053a8:	2b02      	cmp	r3, #2
 80053aa:	d901      	bls.n	80053b0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80053ac:	2303      	movs	r3, #3
 80053ae:	e036      	b.n	800541e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053b0:	4b1e      	ldr	r3, [pc, #120]	; (800542c <HAL_RCC_OscConfig+0x4d8>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d1f0      	bne.n	800539e <HAL_RCC_OscConfig+0x44a>
 80053bc:	e02e      	b.n	800541c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	699b      	ldr	r3, [r3, #24]
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d101      	bne.n	80053ca <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e029      	b.n	800541e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80053ca:	4b18      	ldr	r3, [pc, #96]	; (800542c <HAL_RCC_OscConfig+0x4d8>)
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	69db      	ldr	r3, [r3, #28]
 80053da:	429a      	cmp	r2, r3
 80053dc:	d11c      	bne.n	8005418 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d115      	bne.n	8005418 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80053ec:	68fa      	ldr	r2, [r7, #12]
 80053ee:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80053f2:	4013      	ands	r3, r2
 80053f4:	687a      	ldr	r2, [r7, #4]
 80053f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d10d      	bne.n	8005418 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005406:	429a      	cmp	r2, r3
 8005408:	d106      	bne.n	8005418 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005414:	429a      	cmp	r2, r3
 8005416:	d001      	beq.n	800541c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8005418:	2301      	movs	r3, #1
 800541a:	e000      	b.n	800541e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800541c:	2300      	movs	r3, #0
}
 800541e:	4618      	mov	r0, r3
 8005420:	3718      	adds	r7, #24
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
 8005426:	bf00      	nop
 8005428:	40007000 	.word	0x40007000
 800542c:	40023800 	.word	0x40023800
 8005430:	42470060 	.word	0x42470060

08005434 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d101      	bne.n	8005448 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	e0cc      	b.n	80055e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005448:	4b68      	ldr	r3, [pc, #416]	; (80055ec <HAL_RCC_ClockConfig+0x1b8>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f003 030f 	and.w	r3, r3, #15
 8005450:	683a      	ldr	r2, [r7, #0]
 8005452:	429a      	cmp	r2, r3
 8005454:	d90c      	bls.n	8005470 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005456:	4b65      	ldr	r3, [pc, #404]	; (80055ec <HAL_RCC_ClockConfig+0x1b8>)
 8005458:	683a      	ldr	r2, [r7, #0]
 800545a:	b2d2      	uxtb	r2, r2
 800545c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800545e:	4b63      	ldr	r3, [pc, #396]	; (80055ec <HAL_RCC_ClockConfig+0x1b8>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f003 030f 	and.w	r3, r3, #15
 8005466:	683a      	ldr	r2, [r7, #0]
 8005468:	429a      	cmp	r2, r3
 800546a:	d001      	beq.n	8005470 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	e0b8      	b.n	80055e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f003 0302 	and.w	r3, r3, #2
 8005478:	2b00      	cmp	r3, #0
 800547a:	d020      	beq.n	80054be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f003 0304 	and.w	r3, r3, #4
 8005484:	2b00      	cmp	r3, #0
 8005486:	d005      	beq.n	8005494 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005488:	4b59      	ldr	r3, [pc, #356]	; (80055f0 <HAL_RCC_ClockConfig+0x1bc>)
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	4a58      	ldr	r2, [pc, #352]	; (80055f0 <HAL_RCC_ClockConfig+0x1bc>)
 800548e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005492:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f003 0308 	and.w	r3, r3, #8
 800549c:	2b00      	cmp	r3, #0
 800549e:	d005      	beq.n	80054ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80054a0:	4b53      	ldr	r3, [pc, #332]	; (80055f0 <HAL_RCC_ClockConfig+0x1bc>)
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	4a52      	ldr	r2, [pc, #328]	; (80055f0 <HAL_RCC_ClockConfig+0x1bc>)
 80054a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80054aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054ac:	4b50      	ldr	r3, [pc, #320]	; (80055f0 <HAL_RCC_ClockConfig+0x1bc>)
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	494d      	ldr	r1, [pc, #308]	; (80055f0 <HAL_RCC_ClockConfig+0x1bc>)
 80054ba:	4313      	orrs	r3, r2
 80054bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f003 0301 	and.w	r3, r3, #1
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d044      	beq.n	8005554 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d107      	bne.n	80054e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054d2:	4b47      	ldr	r3, [pc, #284]	; (80055f0 <HAL_RCC_ClockConfig+0x1bc>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d119      	bne.n	8005512 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e07f      	b.n	80055e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	2b02      	cmp	r3, #2
 80054e8:	d003      	beq.n	80054f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80054ee:	2b03      	cmp	r3, #3
 80054f0:	d107      	bne.n	8005502 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054f2:	4b3f      	ldr	r3, [pc, #252]	; (80055f0 <HAL_RCC_ClockConfig+0x1bc>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d109      	bne.n	8005512 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	e06f      	b.n	80055e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005502:	4b3b      	ldr	r3, [pc, #236]	; (80055f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f003 0302 	and.w	r3, r3, #2
 800550a:	2b00      	cmp	r3, #0
 800550c:	d101      	bne.n	8005512 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800550e:	2301      	movs	r3, #1
 8005510:	e067      	b.n	80055e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005512:	4b37      	ldr	r3, [pc, #220]	; (80055f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	f023 0203 	bic.w	r2, r3, #3
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	4934      	ldr	r1, [pc, #208]	; (80055f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005520:	4313      	orrs	r3, r2
 8005522:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005524:	f7ff fa2a 	bl	800497c <HAL_GetTick>
 8005528:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800552a:	e00a      	b.n	8005542 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800552c:	f7ff fa26 	bl	800497c <HAL_GetTick>
 8005530:	4602      	mov	r2, r0
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	1ad3      	subs	r3, r2, r3
 8005536:	f241 3288 	movw	r2, #5000	; 0x1388
 800553a:	4293      	cmp	r3, r2
 800553c:	d901      	bls.n	8005542 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800553e:	2303      	movs	r3, #3
 8005540:	e04f      	b.n	80055e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005542:	4b2b      	ldr	r3, [pc, #172]	; (80055f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	f003 020c 	and.w	r2, r3, #12
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	009b      	lsls	r3, r3, #2
 8005550:	429a      	cmp	r2, r3
 8005552:	d1eb      	bne.n	800552c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005554:	4b25      	ldr	r3, [pc, #148]	; (80055ec <HAL_RCC_ClockConfig+0x1b8>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f003 030f 	and.w	r3, r3, #15
 800555c:	683a      	ldr	r2, [r7, #0]
 800555e:	429a      	cmp	r2, r3
 8005560:	d20c      	bcs.n	800557c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005562:	4b22      	ldr	r3, [pc, #136]	; (80055ec <HAL_RCC_ClockConfig+0x1b8>)
 8005564:	683a      	ldr	r2, [r7, #0]
 8005566:	b2d2      	uxtb	r2, r2
 8005568:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800556a:	4b20      	ldr	r3, [pc, #128]	; (80055ec <HAL_RCC_ClockConfig+0x1b8>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f003 030f 	and.w	r3, r3, #15
 8005572:	683a      	ldr	r2, [r7, #0]
 8005574:	429a      	cmp	r2, r3
 8005576:	d001      	beq.n	800557c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	e032      	b.n	80055e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f003 0304 	and.w	r3, r3, #4
 8005584:	2b00      	cmp	r3, #0
 8005586:	d008      	beq.n	800559a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005588:	4b19      	ldr	r3, [pc, #100]	; (80055f0 <HAL_RCC_ClockConfig+0x1bc>)
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	4916      	ldr	r1, [pc, #88]	; (80055f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005596:	4313      	orrs	r3, r2
 8005598:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f003 0308 	and.w	r3, r3, #8
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d009      	beq.n	80055ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80055a6:	4b12      	ldr	r3, [pc, #72]	; (80055f0 <HAL_RCC_ClockConfig+0x1bc>)
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	691b      	ldr	r3, [r3, #16]
 80055b2:	00db      	lsls	r3, r3, #3
 80055b4:	490e      	ldr	r1, [pc, #56]	; (80055f0 <HAL_RCC_ClockConfig+0x1bc>)
 80055b6:	4313      	orrs	r3, r2
 80055b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80055ba:	f000 f821 	bl	8005600 <HAL_RCC_GetSysClockFreq>
 80055be:	4601      	mov	r1, r0
 80055c0:	4b0b      	ldr	r3, [pc, #44]	; (80055f0 <HAL_RCC_ClockConfig+0x1bc>)
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	091b      	lsrs	r3, r3, #4
 80055c6:	f003 030f 	and.w	r3, r3, #15
 80055ca:	4a0a      	ldr	r2, [pc, #40]	; (80055f4 <HAL_RCC_ClockConfig+0x1c0>)
 80055cc:	5cd3      	ldrb	r3, [r2, r3]
 80055ce:	fa21 f303 	lsr.w	r3, r1, r3
 80055d2:	4a09      	ldr	r2, [pc, #36]	; (80055f8 <HAL_RCC_ClockConfig+0x1c4>)
 80055d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80055d6:	4b09      	ldr	r3, [pc, #36]	; (80055fc <HAL_RCC_ClockConfig+0x1c8>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4618      	mov	r0, r3
 80055dc:	f7ff f98a 	bl	80048f4 <HAL_InitTick>

  return HAL_OK;
 80055e0:	2300      	movs	r3, #0
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3710      	adds	r7, #16
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}
 80055ea:	bf00      	nop
 80055ec:	40023c00 	.word	0x40023c00
 80055f0:	40023800 	.word	0x40023800
 80055f4:	08006d9c 	.word	0x08006d9c
 80055f8:	20000034 	.word	0x20000034
 80055fc:	20000038 	.word	0x20000038

08005600 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005600:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005602:	b085      	sub	sp, #20
 8005604:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005606:	2300      	movs	r3, #0
 8005608:	607b      	str	r3, [r7, #4]
 800560a:	2300      	movs	r3, #0
 800560c:	60fb      	str	r3, [r7, #12]
 800560e:	2300      	movs	r3, #0
 8005610:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005612:	2300      	movs	r3, #0
 8005614:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005616:	4b50      	ldr	r3, [pc, #320]	; (8005758 <HAL_RCC_GetSysClockFreq+0x158>)
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	f003 030c 	and.w	r3, r3, #12
 800561e:	2b04      	cmp	r3, #4
 8005620:	d007      	beq.n	8005632 <HAL_RCC_GetSysClockFreq+0x32>
 8005622:	2b08      	cmp	r3, #8
 8005624:	d008      	beq.n	8005638 <HAL_RCC_GetSysClockFreq+0x38>
 8005626:	2b00      	cmp	r3, #0
 8005628:	f040 808d 	bne.w	8005746 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800562c:	4b4b      	ldr	r3, [pc, #300]	; (800575c <HAL_RCC_GetSysClockFreq+0x15c>)
 800562e:	60bb      	str	r3, [r7, #8]
       break;
 8005630:	e08c      	b.n	800574c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005632:	4b4b      	ldr	r3, [pc, #300]	; (8005760 <HAL_RCC_GetSysClockFreq+0x160>)
 8005634:	60bb      	str	r3, [r7, #8]
      break;
 8005636:	e089      	b.n	800574c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005638:	4b47      	ldr	r3, [pc, #284]	; (8005758 <HAL_RCC_GetSysClockFreq+0x158>)
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005640:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005642:	4b45      	ldr	r3, [pc, #276]	; (8005758 <HAL_RCC_GetSysClockFreq+0x158>)
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800564a:	2b00      	cmp	r3, #0
 800564c:	d023      	beq.n	8005696 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800564e:	4b42      	ldr	r3, [pc, #264]	; (8005758 <HAL_RCC_GetSysClockFreq+0x158>)
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	099b      	lsrs	r3, r3, #6
 8005654:	f04f 0400 	mov.w	r4, #0
 8005658:	f240 11ff 	movw	r1, #511	; 0x1ff
 800565c:	f04f 0200 	mov.w	r2, #0
 8005660:	ea03 0501 	and.w	r5, r3, r1
 8005664:	ea04 0602 	and.w	r6, r4, r2
 8005668:	4a3d      	ldr	r2, [pc, #244]	; (8005760 <HAL_RCC_GetSysClockFreq+0x160>)
 800566a:	fb02 f106 	mul.w	r1, r2, r6
 800566e:	2200      	movs	r2, #0
 8005670:	fb02 f205 	mul.w	r2, r2, r5
 8005674:	440a      	add	r2, r1
 8005676:	493a      	ldr	r1, [pc, #232]	; (8005760 <HAL_RCC_GetSysClockFreq+0x160>)
 8005678:	fba5 0101 	umull	r0, r1, r5, r1
 800567c:	1853      	adds	r3, r2, r1
 800567e:	4619      	mov	r1, r3
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	f04f 0400 	mov.w	r4, #0
 8005686:	461a      	mov	r2, r3
 8005688:	4623      	mov	r3, r4
 800568a:	f7fb fa1b 	bl	8000ac4 <__aeabi_uldivmod>
 800568e:	4603      	mov	r3, r0
 8005690:	460c      	mov	r4, r1
 8005692:	60fb      	str	r3, [r7, #12]
 8005694:	e049      	b.n	800572a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005696:	4b30      	ldr	r3, [pc, #192]	; (8005758 <HAL_RCC_GetSysClockFreq+0x158>)
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	099b      	lsrs	r3, r3, #6
 800569c:	f04f 0400 	mov.w	r4, #0
 80056a0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80056a4:	f04f 0200 	mov.w	r2, #0
 80056a8:	ea03 0501 	and.w	r5, r3, r1
 80056ac:	ea04 0602 	and.w	r6, r4, r2
 80056b0:	4629      	mov	r1, r5
 80056b2:	4632      	mov	r2, r6
 80056b4:	f04f 0300 	mov.w	r3, #0
 80056b8:	f04f 0400 	mov.w	r4, #0
 80056bc:	0154      	lsls	r4, r2, #5
 80056be:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80056c2:	014b      	lsls	r3, r1, #5
 80056c4:	4619      	mov	r1, r3
 80056c6:	4622      	mov	r2, r4
 80056c8:	1b49      	subs	r1, r1, r5
 80056ca:	eb62 0206 	sbc.w	r2, r2, r6
 80056ce:	f04f 0300 	mov.w	r3, #0
 80056d2:	f04f 0400 	mov.w	r4, #0
 80056d6:	0194      	lsls	r4, r2, #6
 80056d8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80056dc:	018b      	lsls	r3, r1, #6
 80056de:	1a5b      	subs	r3, r3, r1
 80056e0:	eb64 0402 	sbc.w	r4, r4, r2
 80056e4:	f04f 0100 	mov.w	r1, #0
 80056e8:	f04f 0200 	mov.w	r2, #0
 80056ec:	00e2      	lsls	r2, r4, #3
 80056ee:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80056f2:	00d9      	lsls	r1, r3, #3
 80056f4:	460b      	mov	r3, r1
 80056f6:	4614      	mov	r4, r2
 80056f8:	195b      	adds	r3, r3, r5
 80056fa:	eb44 0406 	adc.w	r4, r4, r6
 80056fe:	f04f 0100 	mov.w	r1, #0
 8005702:	f04f 0200 	mov.w	r2, #0
 8005706:	02a2      	lsls	r2, r4, #10
 8005708:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800570c:	0299      	lsls	r1, r3, #10
 800570e:	460b      	mov	r3, r1
 8005710:	4614      	mov	r4, r2
 8005712:	4618      	mov	r0, r3
 8005714:	4621      	mov	r1, r4
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f04f 0400 	mov.w	r4, #0
 800571c:	461a      	mov	r2, r3
 800571e:	4623      	mov	r3, r4
 8005720:	f7fb f9d0 	bl	8000ac4 <__aeabi_uldivmod>
 8005724:	4603      	mov	r3, r0
 8005726:	460c      	mov	r4, r1
 8005728:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800572a:	4b0b      	ldr	r3, [pc, #44]	; (8005758 <HAL_RCC_GetSysClockFreq+0x158>)
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	0c1b      	lsrs	r3, r3, #16
 8005730:	f003 0303 	and.w	r3, r3, #3
 8005734:	3301      	adds	r3, #1
 8005736:	005b      	lsls	r3, r3, #1
 8005738:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800573a:	68fa      	ldr	r2, [r7, #12]
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005742:	60bb      	str	r3, [r7, #8]
      break;
 8005744:	e002      	b.n	800574c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005746:	4b05      	ldr	r3, [pc, #20]	; (800575c <HAL_RCC_GetSysClockFreq+0x15c>)
 8005748:	60bb      	str	r3, [r7, #8]
      break;
 800574a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800574c:	68bb      	ldr	r3, [r7, #8]
}
 800574e:	4618      	mov	r0, r3
 8005750:	3714      	adds	r7, #20
 8005752:	46bd      	mov	sp, r7
 8005754:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005756:	bf00      	nop
 8005758:	40023800 	.word	0x40023800
 800575c:	00f42400 	.word	0x00f42400
 8005760:	017d7840 	.word	0x017d7840

08005764 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b086      	sub	sp, #24
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800576c:	2300      	movs	r3, #0
 800576e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005770:	2300      	movs	r3, #0
 8005772:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f003 0301 	and.w	r3, r3, #1
 800577c:	2b00      	cmp	r3, #0
 800577e:	d105      	bne.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005788:	2b00      	cmp	r3, #0
 800578a:	d038      	beq.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800578c:	4b68      	ldr	r3, [pc, #416]	; (8005930 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800578e:	2200      	movs	r2, #0
 8005790:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005792:	f7ff f8f3 	bl	800497c <HAL_GetTick>
 8005796:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005798:	e008      	b.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800579a:	f7ff f8ef 	bl	800497c <HAL_GetTick>
 800579e:	4602      	mov	r2, r0
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	2b02      	cmp	r3, #2
 80057a6:	d901      	bls.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80057a8:	2303      	movs	r3, #3
 80057aa:	e0bd      	b.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80057ac:	4b61      	ldr	r3, [pc, #388]	; (8005934 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d1f0      	bne.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	685a      	ldr	r2, [r3, #4]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	019b      	lsls	r3, r3, #6
 80057c2:	431a      	orrs	r2, r3
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	68db      	ldr	r3, [r3, #12]
 80057c8:	071b      	lsls	r3, r3, #28
 80057ca:	495a      	ldr	r1, [pc, #360]	; (8005934 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057cc:	4313      	orrs	r3, r2
 80057ce:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80057d2:	4b57      	ldr	r3, [pc, #348]	; (8005930 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80057d4:	2201      	movs	r2, #1
 80057d6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80057d8:	f7ff f8d0 	bl	800497c <HAL_GetTick>
 80057dc:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80057de:	e008      	b.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80057e0:	f7ff f8cc 	bl	800497c <HAL_GetTick>
 80057e4:	4602      	mov	r2, r0
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	1ad3      	subs	r3, r2, r3
 80057ea:	2b02      	cmp	r3, #2
 80057ec:	d901      	bls.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80057ee:	2303      	movs	r3, #3
 80057f0:	e09a      	b.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80057f2:	4b50      	ldr	r3, [pc, #320]	; (8005934 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d0f0      	beq.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 0302 	and.w	r3, r3, #2
 8005806:	2b00      	cmp	r3, #0
 8005808:	f000 8083 	beq.w	8005912 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800580c:	2300      	movs	r3, #0
 800580e:	60fb      	str	r3, [r7, #12]
 8005810:	4b48      	ldr	r3, [pc, #288]	; (8005934 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005814:	4a47      	ldr	r2, [pc, #284]	; (8005934 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005816:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800581a:	6413      	str	r3, [r2, #64]	; 0x40
 800581c:	4b45      	ldr	r3, [pc, #276]	; (8005934 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800581e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005820:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005824:	60fb      	str	r3, [r7, #12]
 8005826:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005828:	4b43      	ldr	r3, [pc, #268]	; (8005938 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a42      	ldr	r2, [pc, #264]	; (8005938 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800582e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005832:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005834:	f7ff f8a2 	bl	800497c <HAL_GetTick>
 8005838:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800583a:	e008      	b.n	800584e <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800583c:	f7ff f89e 	bl	800497c <HAL_GetTick>
 8005840:	4602      	mov	r2, r0
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	1ad3      	subs	r3, r2, r3
 8005846:	2b02      	cmp	r3, #2
 8005848:	d901      	bls.n	800584e <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e06c      	b.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800584e:	4b3a      	ldr	r3, [pc, #232]	; (8005938 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005856:	2b00      	cmp	r3, #0
 8005858:	d0f0      	beq.n	800583c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800585a:	4b36      	ldr	r3, [pc, #216]	; (8005934 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800585c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800585e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005862:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d02f      	beq.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x166>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005872:	693a      	ldr	r2, [r7, #16]
 8005874:	429a      	cmp	r2, r3
 8005876:	d028      	beq.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005878:	4b2e      	ldr	r3, [pc, #184]	; (8005934 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800587a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800587c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005880:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005882:	4b2e      	ldr	r3, [pc, #184]	; (800593c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005884:	2201      	movs	r2, #1
 8005886:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005888:	4b2c      	ldr	r3, [pc, #176]	; (800593c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800588a:	2200      	movs	r2, #0
 800588c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800588e:	4a29      	ldr	r2, [pc, #164]	; (8005934 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005894:	4b27      	ldr	r3, [pc, #156]	; (8005934 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005898:	f003 0301 	and.w	r3, r3, #1
 800589c:	2b01      	cmp	r3, #1
 800589e:	d114      	bne.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80058a0:	f7ff f86c 	bl	800497c <HAL_GetTick>
 80058a4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058a6:	e00a      	b.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058a8:	f7ff f868 	bl	800497c <HAL_GetTick>
 80058ac:	4602      	mov	r2, r0
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	1ad3      	subs	r3, r2, r3
 80058b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d901      	bls.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e034      	b.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058be:	4b1d      	ldr	r3, [pc, #116]	; (8005934 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058c2:	f003 0302 	and.w	r3, r3, #2
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d0ee      	beq.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	691b      	ldr	r3, [r3, #16]
 80058ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80058d6:	d10d      	bne.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x190>
 80058d8:	4b16      	ldr	r3, [pc, #88]	; (8005934 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	691b      	ldr	r3, [r3, #16]
 80058e4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80058e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058ec:	4911      	ldr	r1, [pc, #68]	; (8005934 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058ee:	4313      	orrs	r3, r2
 80058f0:	608b      	str	r3, [r1, #8]
 80058f2:	e005      	b.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80058f4:	4b0f      	ldr	r3, [pc, #60]	; (8005934 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	4a0e      	ldr	r2, [pc, #56]	; (8005934 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058fa:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80058fe:	6093      	str	r3, [r2, #8]
 8005900:	4b0c      	ldr	r3, [pc, #48]	; (8005934 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005902:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	691b      	ldr	r3, [r3, #16]
 8005908:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800590c:	4909      	ldr	r1, [pc, #36]	; (8005934 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800590e:	4313      	orrs	r3, r2
 8005910:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 0308 	and.w	r3, r3, #8
 800591a:	2b00      	cmp	r3, #0
 800591c:	d003      	beq.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	7d1a      	ldrb	r2, [r3, #20]
 8005922:	4b07      	ldr	r3, [pc, #28]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005924:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005926:	2300      	movs	r3, #0
}
 8005928:	4618      	mov	r0, r3
 800592a:	3718      	adds	r7, #24
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}
 8005930:	42470068 	.word	0x42470068
 8005934:	40023800 	.word	0x40023800
 8005938:	40007000 	.word	0x40007000
 800593c:	42470e40 	.word	0x42470e40
 8005940:	424711e0 	.word	0x424711e0

08005944 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b082      	sub	sp, #8
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d101      	bne.n	8005956 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	e083      	b.n	8005a5e <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	7f5b      	ldrb	r3, [r3, #29]
 800595a:	b2db      	uxtb	r3, r3
 800595c:	2b00      	cmp	r3, #0
 800595e:	d105      	bne.n	800596c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2200      	movs	r2, #0
 8005964:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f7fe fdc4 	bl	80044f4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2202      	movs	r2, #2
 8005970:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	22ca      	movs	r2, #202	; 0xca
 8005978:	625a      	str	r2, [r3, #36]	; 0x24
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	2253      	movs	r2, #83	; 0x53
 8005980:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f000 fc6d 	bl	8006262 <RTC_EnterInitMode>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d008      	beq.n	80059a0 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	22ff      	movs	r2, #255	; 0xff
 8005994:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2204      	movs	r2, #4
 800599a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	e05e      	b.n	8005a5e <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	689b      	ldr	r3, [r3, #8]
 80059a6:	687a      	ldr	r2, [r7, #4]
 80059a8:	6812      	ldr	r2, [r2, #0]
 80059aa:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80059ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059b2:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	6899      	ldr	r1, [r3, #8]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	685a      	ldr	r2, [r3, #4]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	691b      	ldr	r3, [r3, #16]
 80059c2:	431a      	orrs	r2, r3
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	695b      	ldr	r3, [r3, #20]
 80059c8:	431a      	orrs	r2, r3
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	430a      	orrs	r2, r1
 80059d0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	68d2      	ldr	r2, [r2, #12]
 80059da:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	6919      	ldr	r1, [r3, #16]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	041a      	lsls	r2, r3, #16
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	430a      	orrs	r2, r1
 80059ee:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	68da      	ldr	r2, [r3, #12]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80059fe:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	f003 0320 	and.w	r3, r3, #32
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d10e      	bne.n	8005a2c <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f000 fbff 	bl	8006212 <HAL_RTC_WaitForSynchro>
 8005a14:	4603      	mov	r3, r0
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d008      	beq.n	8005a2c <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	22ff      	movs	r2, #255	; 0xff
 8005a20:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2204      	movs	r2, #4
 8005a26:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e018      	b.n	8005a5e <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005a3a:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	699a      	ldr	r2, [r3, #24]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	430a      	orrs	r2, r1
 8005a4c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	22ff      	movs	r2, #255	; 0xff
 8005a54:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2201      	movs	r2, #1
 8005a5a:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005a5c:	2300      	movs	r3, #0
  }
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3708      	adds	r7, #8
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}

08005a66 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005a66:	b590      	push	{r4, r7, lr}
 8005a68:	b087      	sub	sp, #28
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	60f8      	str	r0, [r7, #12]
 8005a6e:	60b9      	str	r1, [r7, #8]
 8005a70:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005a72:	2300      	movs	r3, #0
 8005a74:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	7f1b      	ldrb	r3, [r3, #28]
 8005a7a:	2b01      	cmp	r3, #1
 8005a7c:	d101      	bne.n	8005a82 <HAL_RTC_SetTime+0x1c>
 8005a7e:	2302      	movs	r3, #2
 8005a80:	e0aa      	b.n	8005bd8 <HAL_RTC_SetTime+0x172>
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2201      	movs	r2, #1
 8005a86:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2202      	movs	r2, #2
 8005a8c:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d126      	bne.n	8005ae2 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d102      	bne.n	8005aa8 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	781b      	ldrb	r3, [r3, #0]
 8005aac:	4618      	mov	r0, r3
 8005aae:	f000 fc04 	bl	80062ba <RTC_ByteToBcd2>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	785b      	ldrb	r3, [r3, #1]
 8005aba:	4618      	mov	r0, r3
 8005abc:	f000 fbfd 	bl	80062ba <RTC_ByteToBcd2>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005ac4:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	789b      	ldrb	r3, [r3, #2]
 8005aca:	4618      	mov	r0, r3
 8005acc:	f000 fbf5 	bl	80062ba <RTC_ByteToBcd2>
 8005ad0:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005ad2:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	78db      	ldrb	r3, [r3, #3]
 8005ada:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005adc:	4313      	orrs	r3, r2
 8005ade:	617b      	str	r3, [r7, #20]
 8005ae0:	e018      	b.n	8005b14 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d102      	bne.n	8005af6 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	2200      	movs	r2, #0
 8005af4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	781b      	ldrb	r3, [r3, #0]
 8005afa:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	785b      	ldrb	r3, [r3, #1]
 8005b00:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005b02:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8005b04:	68ba      	ldr	r2, [r7, #8]
 8005b06:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005b08:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	78db      	ldrb	r3, [r3, #3]
 8005b0e:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005b10:	4313      	orrs	r3, r2
 8005b12:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	22ca      	movs	r2, #202	; 0xca
 8005b1a:	625a      	str	r2, [r3, #36]	; 0x24
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	2253      	movs	r2, #83	; 0x53
 8005b22:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005b24:	68f8      	ldr	r0, [r7, #12]
 8005b26:	f000 fb9c 	bl	8006262 <RTC_EnterInitMode>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d00b      	beq.n	8005b48 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	22ff      	movs	r2, #255	; 0xff
 8005b36:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2204      	movs	r2, #4
 8005b3c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2200      	movs	r2, #0
 8005b42:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	e047      	b.n	8005bd8 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005b52:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005b56:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	689a      	ldr	r2, [r3, #8]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005b66:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	6899      	ldr	r1, [r3, #8]
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	68da      	ldr	r2, [r3, #12]
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	691b      	ldr	r3, [r3, #16]
 8005b76:	431a      	orrs	r2, r3
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	430a      	orrs	r2, r1
 8005b7e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	68da      	ldr	r2, [r3, #12]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005b8e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	f003 0320 	and.w	r3, r3, #32
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d111      	bne.n	8005bc2 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005b9e:	68f8      	ldr	r0, [r7, #12]
 8005ba0:	f000 fb37 	bl	8006212 <HAL_RTC_WaitForSynchro>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d00b      	beq.n	8005bc2 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	22ff      	movs	r2, #255	; 0xff
 8005bb0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2204      	movs	r2, #4
 8005bb6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e00a      	b.n	8005bd8 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	22ff      	movs	r2, #255	; 0xff
 8005bc8:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2201      	movs	r2, #1
 8005bce:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8005bd6:	2300      	movs	r3, #0
  }
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	371c      	adds	r7, #28
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd90      	pop	{r4, r7, pc}

08005be0 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b086      	sub	sp, #24
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	60f8      	str	r0, [r7, #12]
 8005be8:	60b9      	str	r1, [r7, #8]
 8005bea:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005bec:	2300      	movs	r3, #0
 8005bee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	691b      	ldr	r3, [r3, #16]
 8005c00:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005c12:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005c16:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	0c1b      	lsrs	r3, r3, #16
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c22:	b2da      	uxtb	r2, r3
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	0a1b      	lsrs	r3, r3, #8
 8005c2c:	b2db      	uxtb	r3, r3
 8005c2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c32:	b2da      	uxtb	r2, r3
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c40:	b2da      	uxtb	r2, r3
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	0c1b      	lsrs	r3, r3, #16
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c50:	b2da      	uxtb	r2, r3
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d11a      	bne.n	8005c92 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	781b      	ldrb	r3, [r3, #0]
 8005c60:	4618      	mov	r0, r3
 8005c62:	f000 fb48 	bl	80062f6 <RTC_Bcd2ToByte>
 8005c66:	4603      	mov	r3, r0
 8005c68:	461a      	mov	r2, r3
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	785b      	ldrb	r3, [r3, #1]
 8005c72:	4618      	mov	r0, r3
 8005c74:	f000 fb3f 	bl	80062f6 <RTC_Bcd2ToByte>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	461a      	mov	r2, r3
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	789b      	ldrb	r3, [r3, #2]
 8005c84:	4618      	mov	r0, r3
 8005c86:	f000 fb36 	bl	80062f6 <RTC_Bcd2ToByte>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005c92:	2300      	movs	r3, #0
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	3718      	adds	r7, #24
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}

08005c9c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005c9c:	b590      	push	{r4, r7, lr}
 8005c9e:	b087      	sub	sp, #28
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	60b9      	str	r1, [r7, #8]
 8005ca6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005ca8:	2300      	movs	r3, #0
 8005caa:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	7f1b      	ldrb	r3, [r3, #28]
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d101      	bne.n	8005cb8 <HAL_RTC_SetDate+0x1c>
 8005cb4:	2302      	movs	r3, #2
 8005cb6:	e094      	b.n	8005de2 <HAL_RTC_SetDate+0x146>
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2202      	movs	r2, #2
 8005cc2:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d10e      	bne.n	8005ce8 <HAL_RTC_SetDate+0x4c>
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	785b      	ldrb	r3, [r3, #1]
 8005cce:	f003 0310 	and.w	r3, r3, #16
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d008      	beq.n	8005ce8 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	785b      	ldrb	r3, [r3, #1]
 8005cda:	f023 0310 	bic.w	r3, r3, #16
 8005cde:	b2db      	uxtb	r3, r3
 8005ce0:	330a      	adds	r3, #10
 8005ce2:	b2da      	uxtb	r2, r3
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d11c      	bne.n	8005d28 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	78db      	ldrb	r3, [r3, #3]
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	f000 fae1 	bl	80062ba <RTC_ByteToBcd2>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	785b      	ldrb	r3, [r3, #1]
 8005d00:	4618      	mov	r0, r3
 8005d02:	f000 fada 	bl	80062ba <RTC_ByteToBcd2>
 8005d06:	4603      	mov	r3, r0
 8005d08:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005d0a:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	789b      	ldrb	r3, [r3, #2]
 8005d10:	4618      	mov	r0, r3
 8005d12:	f000 fad2 	bl	80062ba <RTC_ByteToBcd2>
 8005d16:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005d18:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	781b      	ldrb	r3, [r3, #0]
 8005d20:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005d22:	4313      	orrs	r3, r2
 8005d24:	617b      	str	r3, [r7, #20]
 8005d26:	e00e      	b.n	8005d46 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	78db      	ldrb	r3, [r3, #3]
 8005d2c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	785b      	ldrb	r3, [r3, #1]
 8005d32:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005d34:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8005d36:	68ba      	ldr	r2, [r7, #8]
 8005d38:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8005d3a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	781b      	ldrb	r3, [r3, #0]
 8005d40:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005d42:	4313      	orrs	r3, r2
 8005d44:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	22ca      	movs	r2, #202	; 0xca
 8005d4c:	625a      	str	r2, [r3, #36]	; 0x24
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	2253      	movs	r2, #83	; 0x53
 8005d54:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005d56:	68f8      	ldr	r0, [r7, #12]
 8005d58:	f000 fa83 	bl	8006262 <RTC_EnterInitMode>
 8005d5c:	4603      	mov	r3, r0
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d00b      	beq.n	8005d7a <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	22ff      	movs	r2, #255	; 0xff
 8005d68:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2204      	movs	r2, #4
 8005d6e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2200      	movs	r2, #0
 8005d74:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005d76:	2301      	movs	r3, #1
 8005d78:	e033      	b.n	8005de2 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005d84:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005d88:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	68da      	ldr	r2, [r3, #12]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d98:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	f003 0320 	and.w	r3, r3, #32
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d111      	bne.n	8005dcc <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005da8:	68f8      	ldr	r0, [r7, #12]
 8005daa:	f000 fa32 	bl	8006212 <HAL_RTC_WaitForSynchro>
 8005dae:	4603      	mov	r3, r0
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d00b      	beq.n	8005dcc <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	22ff      	movs	r2, #255	; 0xff
 8005dba:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	2204      	movs	r2, #4
 8005dc0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	e00a      	b.n	8005de2 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	22ff      	movs	r2, #255	; 0xff
 8005dd2:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005de0:	2300      	movs	r3, #0
  }
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	371c      	adds	r7, #28
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd90      	pop	{r4, r7, pc}

08005dea <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005dea:	b580      	push	{r7, lr}
 8005dec:	b086      	sub	sp, #24
 8005dee:	af00      	add	r7, sp, #0
 8005df0:	60f8      	str	r0, [r7, #12]
 8005df2:	60b9      	str	r1, [r7, #8]
 8005df4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005df6:	2300      	movs	r3, #0
 8005df8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005e04:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005e08:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	0c1b      	lsrs	r3, r3, #16
 8005e0e:	b2da      	uxtb	r2, r3
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	0a1b      	lsrs	r3, r3, #8
 8005e18:	b2db      	uxtb	r3, r3
 8005e1a:	f003 031f 	and.w	r3, r3, #31
 8005e1e:	b2da      	uxtb	r2, r3
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	b2db      	uxtb	r3, r3
 8005e28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005e2c:	b2da      	uxtb	r2, r3
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	0b5b      	lsrs	r3, r3, #13
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	f003 0307 	and.w	r3, r3, #7
 8005e3c:	b2da      	uxtb	r2, r3
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d11a      	bne.n	8005e7e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	78db      	ldrb	r3, [r3, #3]
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f000 fa52 	bl	80062f6 <RTC_Bcd2ToByte>
 8005e52:	4603      	mov	r3, r0
 8005e54:	461a      	mov	r2, r3
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	785b      	ldrb	r3, [r3, #1]
 8005e5e:	4618      	mov	r0, r3
 8005e60:	f000 fa49 	bl	80062f6 <RTC_Bcd2ToByte>
 8005e64:	4603      	mov	r3, r0
 8005e66:	461a      	mov	r2, r3
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	789b      	ldrb	r3, [r3, #2]
 8005e70:	4618      	mov	r0, r3
 8005e72:	f000 fa40 	bl	80062f6 <RTC_Bcd2ToByte>
 8005e76:	4603      	mov	r3, r0
 8005e78:	461a      	mov	r2, r3
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005e7e:	2300      	movs	r3, #0
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3718      	adds	r7, #24
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}

08005e88 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005e88:	b590      	push	{r4, r7, lr}
 8005e8a:	b089      	sub	sp, #36	; 0x24
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8005e94:	2300      	movs	r3, #0
 8005e96:	61fb      	str	r3, [r7, #28]
 8005e98:	2300      	movs	r3, #0
 8005e9a:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 8005e9c:	4b93      	ldr	r3, [pc, #588]	; (80060ec <HAL_RTC_SetAlarm_IT+0x264>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a93      	ldr	r2, [pc, #588]	; (80060f0 <HAL_RTC_SetAlarm_IT+0x268>)
 8005ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ea6:	0adb      	lsrs	r3, r3, #11
 8005ea8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005eac:	fb02 f303 	mul.w	r3, r2, r3
 8005eb0:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	7f1b      	ldrb	r3, [r3, #28]
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	d101      	bne.n	8005ebe <HAL_RTC_SetAlarm_IT+0x36>
 8005eba:	2302      	movs	r3, #2
 8005ebc:	e111      	b.n	80060e2 <HAL_RTC_SetAlarm_IT+0x25a>
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2202      	movs	r2, #2
 8005ec8:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d137      	bne.n	8005f40 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d102      	bne.n	8005ee4 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	781b      	ldrb	r3, [r3, #0]
 8005ee8:	4618      	mov	r0, r3
 8005eea:	f000 f9e6 	bl	80062ba <RTC_ByteToBcd2>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	785b      	ldrb	r3, [r3, #1]
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f000 f9df 	bl	80062ba <RTC_ByteToBcd2>
 8005efc:	4603      	mov	r3, r0
 8005efe:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8005f00:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	789b      	ldrb	r3, [r3, #2]
 8005f06:	4618      	mov	r0, r3
 8005f08:	f000 f9d7 	bl	80062ba <RTC_ByteToBcd2>
 8005f0c:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005f0e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	78db      	ldrb	r3, [r3, #3]
 8005f16:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8005f18:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005f22:	4618      	mov	r0, r3
 8005f24:	f000 f9c9 	bl	80062ba <RTC_ByteToBcd2>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005f2c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005f34:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	61fb      	str	r3, [r7, #28]
 8005f3e:	e023      	b.n	8005f88 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d102      	bne.n	8005f54 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	2200      	movs	r2, #0
 8005f52:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	781b      	ldrb	r3, [r3, #0]
 8005f58:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	785b      	ldrb	r3, [r3, #1]
 8005f5e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005f60:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8005f62:	68ba      	ldr	r2, [r7, #8]
 8005f64:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005f66:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	78db      	ldrb	r3, [r3, #3]
 8005f6c:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8005f6e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005f76:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005f78:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005f7e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005f84:	4313      	orrs	r3, r2
 8005f86:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	685a      	ldr	r2, [r3, #4]
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	699b      	ldr	r3, [r3, #24]
 8005f90:	4313      	orrs	r3, r2
 8005f92:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	22ca      	movs	r2, #202	; 0xca
 8005f9a:	625a      	str	r2, [r3, #36]	; 0x24
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	2253      	movs	r2, #83	; 0x53
 8005fa2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fac:	d141      	bne.n	8006032 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	689a      	ldr	r2, [r3, #8]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005fbc:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	68db      	ldr	r3, [r3, #12]
 8005fc4:	b2da      	uxtb	r2, r3
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8005fce:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	1e5a      	subs	r2, r3, #1
 8005fd4:	617a      	str	r2, [r7, #20]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d10b      	bne.n	8005ff2 <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	22ff      	movs	r2, #255	; 0xff
 8005fe0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2203      	movs	r2, #3
 8005fe6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2200      	movs	r2, #0
 8005fec:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8005fee:	2303      	movs	r3, #3
 8005ff0:	e077      	b.n	80060e2 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	f003 0301 	and.w	r3, r3, #1
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d0e7      	beq.n	8005fd0 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	69fa      	ldr	r2, [r7, #28]
 8006006:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	69ba      	ldr	r2, [r7, #24]
 800600e:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	689a      	ldr	r2, [r3, #8]
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800601e:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	689a      	ldr	r2, [r3, #8]
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800602e:	609a      	str	r2, [r3, #8]
 8006030:	e040      	b.n	80060b4 <HAL_RTC_SetAlarm_IT+0x22c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	689a      	ldr	r2, [r3, #8]
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006040:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	68db      	ldr	r3, [r3, #12]
 8006048:	b2da      	uxtb	r2, r3
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f462 7220 	orn	r2, r2, #640	; 0x280
 8006052:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	1e5a      	subs	r2, r3, #1
 8006058:	617a      	str	r2, [r7, #20]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d10b      	bne.n	8006076 <HAL_RTC_SetAlarm_IT+0x1ee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	22ff      	movs	r2, #255	; 0xff
 8006064:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2203      	movs	r2, #3
 800606a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2200      	movs	r2, #0
 8006070:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8006072:	2303      	movs	r3, #3
 8006074:	e035      	b.n	80060e2 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	68db      	ldr	r3, [r3, #12]
 800607c:	f003 0302 	and.w	r3, r3, #2
 8006080:	2b00      	cmp	r3, #0
 8006082:	d0e7      	beq.n	8006054 <HAL_RTC_SetAlarm_IT+0x1cc>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	69fa      	ldr	r2, [r7, #28]
 800608a:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	69ba      	ldr	r2, [r7, #24]
 8006092:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	689a      	ldr	r2, [r3, #8]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060a2:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	689a      	ldr	r2, [r3, #8]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80060b2:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80060b4:	4b0f      	ldr	r3, [pc, #60]	; (80060f4 <HAL_RTC_SetAlarm_IT+0x26c>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a0e      	ldr	r2, [pc, #56]	; (80060f4 <HAL_RTC_SetAlarm_IT+0x26c>)
 80060ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80060be:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 80060c0:	4b0c      	ldr	r3, [pc, #48]	; (80060f4 <HAL_RTC_SetAlarm_IT+0x26c>)
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	4a0b      	ldr	r2, [pc, #44]	; (80060f4 <HAL_RTC_SetAlarm_IT+0x26c>)
 80060c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80060ca:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	22ff      	movs	r2, #255	; 0xff
 80060d2:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2201      	movs	r2, #1
 80060d8:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2200      	movs	r2, #0
 80060de:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80060e0:	2300      	movs	r3, #0
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	3724      	adds	r7, #36	; 0x24
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd90      	pop	{r4, r7, pc}
 80060ea:	bf00      	nop
 80060ec:	20000034 	.word	0x20000034
 80060f0:	10624dd3 	.word	0x10624dd3
 80060f4:	40013c00 	.word	0x40013c00

080060f8 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
 8006100:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006102:	2300      	movs	r3, #0
 8006104:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	7f1b      	ldrb	r3, [r3, #28]
 800610a:	2b01      	cmp	r3, #1
 800610c:	d101      	bne.n	8006112 <HAL_RTC_DeactivateAlarm+0x1a>
 800610e:	2302      	movs	r3, #2
 8006110:	e07b      	b.n	800620a <HAL_RTC_DeactivateAlarm+0x112>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2201      	movs	r2, #1
 8006116:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2202      	movs	r2, #2
 800611c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	22ca      	movs	r2, #202	; 0xca
 8006124:	625a      	str	r2, [r3, #36]	; 0x24
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	2253      	movs	r2, #83	; 0x53
 800612c:	625a      	str	r2, [r3, #36]	; 0x24

  if(Alarm == RTC_ALARM_A)
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006134:	d12f      	bne.n	8006196 <HAL_RTC_DeactivateAlarm+0x9e>
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	689a      	ldr	r2, [r3, #8]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006144:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	689a      	ldr	r2, [r3, #8]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006154:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006156:	f7fe fc11 	bl	800497c <HAL_GetTick>
 800615a:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 800615c:	e013      	b.n	8006186 <HAL_RTC_DeactivateAlarm+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800615e:	f7fe fc0d 	bl	800497c <HAL_GetTick>
 8006162:	4602      	mov	r2, r0
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	1ad3      	subs	r3, r2, r3
 8006168:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800616c:	d90b      	bls.n	8006186 <HAL_RTC_DeactivateAlarm+0x8e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	22ff      	movs	r2, #255	; 0xff
 8006174:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2203      	movs	r2, #3
 800617a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2200      	movs	r2, #0
 8006180:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8006182:	2303      	movs	r3, #3
 8006184:	e041      	b.n	800620a <HAL_RTC_DeactivateAlarm+0x112>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	f003 0301 	and.w	r3, r3, #1
 8006190:	2b00      	cmp	r3, #0
 8006192:	d0e4      	beq.n	800615e <HAL_RTC_DeactivateAlarm+0x66>
 8006194:	e02e      	b.n	80061f4 <HAL_RTC_DeactivateAlarm+0xfc>
    }
  }
  else
  {
    /* AlarmB */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	689a      	ldr	r2, [r3, #8]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80061a4:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc,RTC_IT_ALRB);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	689a      	ldr	r2, [r3, #8]
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80061b4:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 80061b6:	f7fe fbe1 	bl	800497c <HAL_GetTick>
 80061ba:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 80061bc:	e013      	b.n	80061e6 <HAL_RTC_DeactivateAlarm+0xee>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80061be:	f7fe fbdd 	bl	800497c <HAL_GetTick>
 80061c2:	4602      	mov	r2, r0
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	1ad3      	subs	r3, r2, r3
 80061c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80061cc:	d90b      	bls.n	80061e6 <HAL_RTC_DeactivateAlarm+0xee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	22ff      	movs	r2, #255	; 0xff
 80061d4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2203      	movs	r2, #3
 80061da:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2200      	movs	r2, #0
 80061e0:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80061e2:	2303      	movs	r3, #3
 80061e4:	e011      	b.n	800620a <HAL_RTC_DeactivateAlarm+0x112>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	68db      	ldr	r3, [r3, #12]
 80061ec:	f003 0302 	and.w	r3, r3, #2
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d0e4      	beq.n	80061be <HAL_RTC_DeactivateAlarm+0xc6>
      }
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	22ff      	movs	r2, #255	; 0xff
 80061fa:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2200      	movs	r2, #0
 8006206:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8006208:	2300      	movs	r3, #0
}
 800620a:	4618      	mov	r0, r3
 800620c:	3710      	adds	r7, #16
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}

08006212 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8006212:	b580      	push	{r7, lr}
 8006214:	b084      	sub	sp, #16
 8006216:	af00      	add	r7, sp, #0
 8006218:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800621a:	2300      	movs	r3, #0
 800621c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68da      	ldr	r2, [r3, #12]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800622c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800622e:	f7fe fba5 	bl	800497c <HAL_GetTick>
 8006232:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8006234:	e009      	b.n	800624a <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006236:	f7fe fba1 	bl	800497c <HAL_GetTick>
 800623a:	4602      	mov	r2, r0
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	1ad3      	subs	r3, r2, r3
 8006240:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006244:	d901      	bls.n	800624a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8006246:	2303      	movs	r3, #3
 8006248:	e007      	b.n	800625a <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	68db      	ldr	r3, [r3, #12]
 8006250:	f003 0320 	and.w	r3, r3, #32
 8006254:	2b00      	cmp	r3, #0
 8006256:	d0ee      	beq.n	8006236 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8006258:	2300      	movs	r3, #0
}
 800625a:	4618      	mov	r0, r3
 800625c:	3710      	adds	r7, #16
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}

08006262 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8006262:	b580      	push	{r7, lr}
 8006264:	b084      	sub	sp, #16
 8006266:	af00      	add	r7, sp, #0
 8006268:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800626a:	2300      	movs	r3, #0
 800626c:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	68db      	ldr	r3, [r3, #12]
 8006274:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006278:	2b00      	cmp	r3, #0
 800627a:	d119      	bne.n	80062b0 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f04f 32ff 	mov.w	r2, #4294967295
 8006284:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006286:	f7fe fb79 	bl	800497c <HAL_GetTick>
 800628a:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800628c:	e009      	b.n	80062a2 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800628e:	f7fe fb75 	bl	800497c <HAL_GetTick>
 8006292:	4602      	mov	r2, r0
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	1ad3      	subs	r3, r2, r3
 8006298:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800629c:	d901      	bls.n	80062a2 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800629e:	2303      	movs	r3, #3
 80062a0:	e007      	b.n	80062b2 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d0ee      	beq.n	800628e <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80062b0:	2300      	movs	r3, #0
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3710      	adds	r7, #16
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}

080062ba <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80062ba:	b480      	push	{r7}
 80062bc:	b085      	sub	sp, #20
 80062be:	af00      	add	r7, sp, #0
 80062c0:	4603      	mov	r3, r0
 80062c2:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80062c4:	2300      	movs	r3, #0
 80062c6:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 80062c8:	e005      	b.n	80062d6 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	3301      	adds	r3, #1
 80062ce:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80062d0:	79fb      	ldrb	r3, [r7, #7]
 80062d2:	3b0a      	subs	r3, #10
 80062d4:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 80062d6:	79fb      	ldrb	r3, [r7, #7]
 80062d8:	2b09      	cmp	r3, #9
 80062da:	d8f6      	bhi.n	80062ca <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	b2db      	uxtb	r3, r3
 80062e0:	011b      	lsls	r3, r3, #4
 80062e2:	b2da      	uxtb	r2, r3
 80062e4:	79fb      	ldrb	r3, [r7, #7]
 80062e6:	4313      	orrs	r3, r2
 80062e8:	b2db      	uxtb	r3, r3
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3714      	adds	r7, #20
 80062ee:	46bd      	mov	sp, r7
 80062f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f4:	4770      	bx	lr

080062f6 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80062f6:	b480      	push	{r7}
 80062f8:	b085      	sub	sp, #20
 80062fa:	af00      	add	r7, sp, #0
 80062fc:	4603      	mov	r3, r0
 80062fe:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8006300:	2300      	movs	r3, #0
 8006302:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8006304:	79fb      	ldrb	r3, [r7, #7]
 8006306:	091b      	lsrs	r3, r3, #4
 8006308:	b2db      	uxtb	r3, r3
 800630a:	461a      	mov	r2, r3
 800630c:	4613      	mov	r3, r2
 800630e:	009b      	lsls	r3, r3, #2
 8006310:	4413      	add	r3, r2
 8006312:	005b      	lsls	r3, r3, #1
 8006314:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8006316:	79fb      	ldrb	r3, [r7, #7]
 8006318:	f003 030f 	and.w	r3, r3, #15
 800631c:	b2da      	uxtb	r2, r3
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	b2db      	uxtb	r3, r3
 8006322:	4413      	add	r3, r2
 8006324:	b2db      	uxtb	r3, r3
}
 8006326:	4618      	mov	r0, r3
 8006328:	3714      	adds	r7, #20
 800632a:	46bd      	mov	sp, r7
 800632c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006330:	4770      	bx	lr

08006332 <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 8006332:	b480      	push	{r7}
 8006334:	b083      	sub	sp, #12
 8006336:	af00      	add	r7, sp, #0
 8006338:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	7f1b      	ldrb	r3, [r3, #28]
 800633e:	2b01      	cmp	r3, #1
 8006340:	d101      	bne.n	8006346 <HAL_RTCEx_EnableBypassShadow+0x14>
 8006342:	2302      	movs	r3, #2
 8006344:	e020      	b.n	8006388 <HAL_RTCEx_EnableBypassShadow+0x56>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2201      	movs	r2, #1
 800634a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2202      	movs	r2, #2
 8006350:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	22ca      	movs	r2, #202	; 0xca
 8006358:	625a      	str	r2, [r3, #36]	; 0x24
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	2253      	movs	r2, #83	; 0x53
 8006360:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	689a      	ldr	r2, [r3, #8]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f042 0220 	orr.w	r2, r2, #32
 8006370:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	22ff      	movs	r2, #255	; 0xff
 8006378:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2201      	movs	r2, #1
 800637e:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2200      	movs	r2, #0
 8006384:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8006386:	2300      	movs	r3, #0
}
 8006388:	4618      	mov	r0, r3
 800638a:	370c      	adds	r7, #12
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr

08006394 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b082      	sub	sp, #8
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d101      	bne.n	80063a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	e056      	b.n	8006454 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2200      	movs	r2, #0
 80063aa:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80063b2:	b2db      	uxtb	r3, r3
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d106      	bne.n	80063c6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2200      	movs	r2, #0
 80063bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f7fe f8ad 	bl	8004520 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2202      	movs	r2, #2
 80063ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	681a      	ldr	r2, [r3, #0]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063dc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	685a      	ldr	r2, [r3, #4]
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	689b      	ldr	r3, [r3, #8]
 80063e6:	431a      	orrs	r2, r3
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	68db      	ldr	r3, [r3, #12]
 80063ec:	431a      	orrs	r2, r3
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	691b      	ldr	r3, [r3, #16]
 80063f2:	431a      	orrs	r2, r3
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	695b      	ldr	r3, [r3, #20]
 80063f8:	431a      	orrs	r2, r3
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	699b      	ldr	r3, [r3, #24]
 80063fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006402:	431a      	orrs	r2, r3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	69db      	ldr	r3, [r3, #28]
 8006408:	431a      	orrs	r2, r3
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6a1b      	ldr	r3, [r3, #32]
 800640e:	ea42 0103 	orr.w	r1, r2, r3
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	430a      	orrs	r2, r1
 800641c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	699b      	ldr	r3, [r3, #24]
 8006422:	0c1b      	lsrs	r3, r3, #16
 8006424:	f003 0104 	and.w	r1, r3, #4
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	430a      	orrs	r2, r1
 8006432:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	69da      	ldr	r2, [r3, #28]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006442:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2200      	movs	r2, #0
 8006448:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2201      	movs	r2, #1
 800644e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006452:	2300      	movs	r3, #0
}
 8006454:	4618      	mov	r0, r3
 8006456:	3708      	adds	r7, #8
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}

0800645c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b08c      	sub	sp, #48	; 0x30
 8006460:	af00      	add	r7, sp, #0
 8006462:	60f8      	str	r0, [r7, #12]
 8006464:	60b9      	str	r1, [r7, #8]
 8006466:	607a      	str	r2, [r7, #4]
 8006468:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800646a:	2301      	movs	r3, #1
 800646c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800646e:	2300      	movs	r3, #0
 8006470:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800647a:	2b01      	cmp	r3, #1
 800647c:	d101      	bne.n	8006482 <HAL_SPI_TransmitReceive+0x26>
 800647e:	2302      	movs	r3, #2
 8006480:	e18a      	b.n	8006798 <HAL_SPI_TransmitReceive+0x33c>
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	2201      	movs	r2, #1
 8006486:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800648a:	f7fe fa77 	bl	800497c <HAL_GetTick>
 800648e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006496:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	685b      	ldr	r3, [r3, #4]
 800649e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80064a0:	887b      	ldrh	r3, [r7, #2]
 80064a2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80064a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	d00f      	beq.n	80064cc <HAL_SPI_TransmitReceive+0x70>
 80064ac:	69fb      	ldr	r3, [r7, #28]
 80064ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064b2:	d107      	bne.n	80064c4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d103      	bne.n	80064c4 <HAL_SPI_TransmitReceive+0x68>
 80064bc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80064c0:	2b04      	cmp	r3, #4
 80064c2:	d003      	beq.n	80064cc <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80064c4:	2302      	movs	r3, #2
 80064c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80064ca:	e15b      	b.n	8006784 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d005      	beq.n	80064de <HAL_SPI_TransmitReceive+0x82>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d002      	beq.n	80064de <HAL_SPI_TransmitReceive+0x82>
 80064d8:	887b      	ldrh	r3, [r7, #2]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d103      	bne.n	80064e6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80064e4:	e14e      	b.n	8006784 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	2b04      	cmp	r3, #4
 80064f0:	d003      	beq.n	80064fa <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2205      	movs	r2, #5
 80064f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2200      	movs	r2, #0
 80064fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	687a      	ldr	r2, [r7, #4]
 8006504:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	887a      	ldrh	r2, [r7, #2]
 800650a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	887a      	ldrh	r2, [r7, #2]
 8006510:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	68ba      	ldr	r2, [r7, #8]
 8006516:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	887a      	ldrh	r2, [r7, #2]
 800651c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	887a      	ldrh	r2, [r7, #2]
 8006522:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2200      	movs	r2, #0
 8006528:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2200      	movs	r2, #0
 800652e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800653a:	2b40      	cmp	r3, #64	; 0x40
 800653c:	d007      	beq.n	800654e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681a      	ldr	r2, [r3, #0]
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800654c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	68db      	ldr	r3, [r3, #12]
 8006552:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006556:	d178      	bne.n	800664a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d002      	beq.n	8006566 <HAL_SPI_TransmitReceive+0x10a>
 8006560:	8b7b      	ldrh	r3, [r7, #26]
 8006562:	2b01      	cmp	r3, #1
 8006564:	d166      	bne.n	8006634 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800656a:	881a      	ldrh	r2, [r3, #0]
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006576:	1c9a      	adds	r2, r3, #2
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006580:	b29b      	uxth	r3, r3
 8006582:	3b01      	subs	r3, #1
 8006584:	b29a      	uxth	r2, r3
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800658a:	e053      	b.n	8006634 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	f003 0302 	and.w	r3, r3, #2
 8006596:	2b02      	cmp	r3, #2
 8006598:	d11b      	bne.n	80065d2 <HAL_SPI_TransmitReceive+0x176>
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800659e:	b29b      	uxth	r3, r3
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d016      	beq.n	80065d2 <HAL_SPI_TransmitReceive+0x176>
 80065a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d113      	bne.n	80065d2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065ae:	881a      	ldrh	r2, [r3, #0]
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065ba:	1c9a      	adds	r2, r3, #2
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065c4:	b29b      	uxth	r3, r3
 80065c6:	3b01      	subs	r3, #1
 80065c8:	b29a      	uxth	r2, r3
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80065ce:	2300      	movs	r3, #0
 80065d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	689b      	ldr	r3, [r3, #8]
 80065d8:	f003 0301 	and.w	r3, r3, #1
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d119      	bne.n	8006614 <HAL_SPI_TransmitReceive+0x1b8>
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065e4:	b29b      	uxth	r3, r3
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d014      	beq.n	8006614 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	68da      	ldr	r2, [r3, #12]
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065f4:	b292      	uxth	r2, r2
 80065f6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065fc:	1c9a      	adds	r2, r3, #2
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006606:	b29b      	uxth	r3, r3
 8006608:	3b01      	subs	r3, #1
 800660a:	b29a      	uxth	r2, r3
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006610:	2301      	movs	r3, #1
 8006612:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006614:	f7fe f9b2 	bl	800497c <HAL_GetTick>
 8006618:	4602      	mov	r2, r0
 800661a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800661c:	1ad3      	subs	r3, r2, r3
 800661e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006620:	429a      	cmp	r2, r3
 8006622:	d807      	bhi.n	8006634 <HAL_SPI_TransmitReceive+0x1d8>
 8006624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006626:	f1b3 3fff 	cmp.w	r3, #4294967295
 800662a:	d003      	beq.n	8006634 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800662c:	2303      	movs	r3, #3
 800662e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006632:	e0a7      	b.n	8006784 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006638:	b29b      	uxth	r3, r3
 800663a:	2b00      	cmp	r3, #0
 800663c:	d1a6      	bne.n	800658c <HAL_SPI_TransmitReceive+0x130>
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006642:	b29b      	uxth	r3, r3
 8006644:	2b00      	cmp	r3, #0
 8006646:	d1a1      	bne.n	800658c <HAL_SPI_TransmitReceive+0x130>
 8006648:	e07c      	b.n	8006744 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d002      	beq.n	8006658 <HAL_SPI_TransmitReceive+0x1fc>
 8006652:	8b7b      	ldrh	r3, [r7, #26]
 8006654:	2b01      	cmp	r3, #1
 8006656:	d16b      	bne.n	8006730 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	330c      	adds	r3, #12
 8006662:	7812      	ldrb	r2, [r2, #0]
 8006664:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800666a:	1c5a      	adds	r2, r3, #1
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006674:	b29b      	uxth	r3, r3
 8006676:	3b01      	subs	r3, #1
 8006678:	b29a      	uxth	r2, r3
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800667e:	e057      	b.n	8006730 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	f003 0302 	and.w	r3, r3, #2
 800668a:	2b02      	cmp	r3, #2
 800668c:	d11c      	bne.n	80066c8 <HAL_SPI_TransmitReceive+0x26c>
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006692:	b29b      	uxth	r3, r3
 8006694:	2b00      	cmp	r3, #0
 8006696:	d017      	beq.n	80066c8 <HAL_SPI_TransmitReceive+0x26c>
 8006698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800669a:	2b01      	cmp	r3, #1
 800669c:	d114      	bne.n	80066c8 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	330c      	adds	r3, #12
 80066a8:	7812      	ldrb	r2, [r2, #0]
 80066aa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066b0:	1c5a      	adds	r2, r3, #1
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066ba:	b29b      	uxth	r3, r3
 80066bc:	3b01      	subs	r3, #1
 80066be:	b29a      	uxth	r2, r3
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80066c4:	2300      	movs	r3, #0
 80066c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	f003 0301 	and.w	r3, r3, #1
 80066d2:	2b01      	cmp	r3, #1
 80066d4:	d119      	bne.n	800670a <HAL_SPI_TransmitReceive+0x2ae>
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066da:	b29b      	uxth	r3, r3
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d014      	beq.n	800670a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	68da      	ldr	r2, [r3, #12]
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066ea:	b2d2      	uxtb	r2, r2
 80066ec:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066f2:	1c5a      	adds	r2, r3, #1
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066fc:	b29b      	uxth	r3, r3
 80066fe:	3b01      	subs	r3, #1
 8006700:	b29a      	uxth	r2, r3
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006706:	2301      	movs	r3, #1
 8006708:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800670a:	f7fe f937 	bl	800497c <HAL_GetTick>
 800670e:	4602      	mov	r2, r0
 8006710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006712:	1ad3      	subs	r3, r2, r3
 8006714:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006716:	429a      	cmp	r2, r3
 8006718:	d803      	bhi.n	8006722 <HAL_SPI_TransmitReceive+0x2c6>
 800671a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800671c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006720:	d102      	bne.n	8006728 <HAL_SPI_TransmitReceive+0x2cc>
 8006722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006724:	2b00      	cmp	r3, #0
 8006726:	d103      	bne.n	8006730 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006728:	2303      	movs	r3, #3
 800672a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800672e:	e029      	b.n	8006784 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006734:	b29b      	uxth	r3, r3
 8006736:	2b00      	cmp	r3, #0
 8006738:	d1a2      	bne.n	8006680 <HAL_SPI_TransmitReceive+0x224>
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800673e:	b29b      	uxth	r3, r3
 8006740:	2b00      	cmp	r3, #0
 8006742:	d19d      	bne.n	8006680 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006744:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006746:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006748:	68f8      	ldr	r0, [r7, #12]
 800674a:	f000 f893 	bl	8006874 <SPI_EndRxTxTransaction>
 800674e:	4603      	mov	r3, r0
 8006750:	2b00      	cmp	r3, #0
 8006752:	d006      	beq.n	8006762 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006754:	2301      	movs	r3, #1
 8006756:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2220      	movs	r2, #32
 800675e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006760:	e010      	b.n	8006784 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	689b      	ldr	r3, [r3, #8]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d10b      	bne.n	8006782 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800676a:	2300      	movs	r3, #0
 800676c:	617b      	str	r3, [r7, #20]
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	68db      	ldr	r3, [r3, #12]
 8006774:	617b      	str	r3, [r7, #20]
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	689b      	ldr	r3, [r3, #8]
 800677c:	617b      	str	r3, [r7, #20]
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	e000      	b.n	8006784 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006782:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2201      	movs	r2, #1
 8006788:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2200      	movs	r2, #0
 8006790:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006794:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006798:	4618      	mov	r0, r3
 800679a:	3730      	adds	r7, #48	; 0x30
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}

080067a0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b084      	sub	sp, #16
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	60f8      	str	r0, [r7, #12]
 80067a8:	60b9      	str	r1, [r7, #8]
 80067aa:	603b      	str	r3, [r7, #0]
 80067ac:	4613      	mov	r3, r2
 80067ae:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80067b0:	e04c      	b.n	800684c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067b8:	d048      	beq.n	800684c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80067ba:	f7fe f8df 	bl	800497c <HAL_GetTick>
 80067be:	4602      	mov	r2, r0
 80067c0:	69bb      	ldr	r3, [r7, #24]
 80067c2:	1ad3      	subs	r3, r2, r3
 80067c4:	683a      	ldr	r2, [r7, #0]
 80067c6:	429a      	cmp	r2, r3
 80067c8:	d902      	bls.n	80067d0 <SPI_WaitFlagStateUntilTimeout+0x30>
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d13d      	bne.n	800684c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	685a      	ldr	r2, [r3, #4]
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80067de:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80067e8:	d111      	bne.n	800680e <SPI_WaitFlagStateUntilTimeout+0x6e>
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	689b      	ldr	r3, [r3, #8]
 80067ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067f2:	d004      	beq.n	80067fe <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	689b      	ldr	r3, [r3, #8]
 80067f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067fc:	d107      	bne.n	800680e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800680c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006812:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006816:	d10f      	bne.n	8006838 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	681a      	ldr	r2, [r3, #0]
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006826:	601a      	str	r2, [r3, #0]
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006836:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2201      	movs	r2, #1
 800683c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	2200      	movs	r2, #0
 8006844:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006848:	2303      	movs	r3, #3
 800684a:	e00f      	b.n	800686c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	689a      	ldr	r2, [r3, #8]
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	4013      	ands	r3, r2
 8006856:	68ba      	ldr	r2, [r7, #8]
 8006858:	429a      	cmp	r2, r3
 800685a:	bf0c      	ite	eq
 800685c:	2301      	moveq	r3, #1
 800685e:	2300      	movne	r3, #0
 8006860:	b2db      	uxtb	r3, r3
 8006862:	461a      	mov	r2, r3
 8006864:	79fb      	ldrb	r3, [r7, #7]
 8006866:	429a      	cmp	r2, r3
 8006868:	d1a3      	bne.n	80067b2 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800686a:	2300      	movs	r3, #0
}
 800686c:	4618      	mov	r0, r3
 800686e:	3710      	adds	r7, #16
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}

08006874 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b088      	sub	sp, #32
 8006878:	af02      	add	r7, sp, #8
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	60b9      	str	r1, [r7, #8]
 800687e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006880:	4b1b      	ldr	r3, [pc, #108]	; (80068f0 <SPI_EndRxTxTransaction+0x7c>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4a1b      	ldr	r2, [pc, #108]	; (80068f4 <SPI_EndRxTxTransaction+0x80>)
 8006886:	fba2 2303 	umull	r2, r3, r2, r3
 800688a:	0d5b      	lsrs	r3, r3, #21
 800688c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006890:	fb02 f303 	mul.w	r3, r2, r3
 8006894:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800689e:	d112      	bne.n	80068c6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	9300      	str	r3, [sp, #0]
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	2200      	movs	r2, #0
 80068a8:	2180      	movs	r1, #128	; 0x80
 80068aa:	68f8      	ldr	r0, [r7, #12]
 80068ac:	f7ff ff78 	bl	80067a0 <SPI_WaitFlagStateUntilTimeout>
 80068b0:	4603      	mov	r3, r0
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d016      	beq.n	80068e4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068ba:	f043 0220 	orr.w	r2, r3, #32
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80068c2:	2303      	movs	r3, #3
 80068c4:	e00f      	b.n	80068e6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d00a      	beq.n	80068e2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	3b01      	subs	r3, #1
 80068d0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	689b      	ldr	r3, [r3, #8]
 80068d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068dc:	2b80      	cmp	r3, #128	; 0x80
 80068de:	d0f2      	beq.n	80068c6 <SPI_EndRxTxTransaction+0x52>
 80068e0:	e000      	b.n	80068e4 <SPI_EndRxTxTransaction+0x70>
        break;
 80068e2:	bf00      	nop
  }

  return HAL_OK;
 80068e4:	2300      	movs	r3, #0
}
 80068e6:	4618      	mov	r0, r3
 80068e8:	3718      	adds	r7, #24
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}
 80068ee:	bf00      	nop
 80068f0:	20000034 	.word	0x20000034
 80068f4:	165e9f81 	.word	0x165e9f81

080068f8 <__libc_init_array>:
 80068f8:	b570      	push	{r4, r5, r6, lr}
 80068fa:	4e0d      	ldr	r6, [pc, #52]	; (8006930 <__libc_init_array+0x38>)
 80068fc:	4c0d      	ldr	r4, [pc, #52]	; (8006934 <__libc_init_array+0x3c>)
 80068fe:	1ba4      	subs	r4, r4, r6
 8006900:	10a4      	asrs	r4, r4, #2
 8006902:	2500      	movs	r5, #0
 8006904:	42a5      	cmp	r5, r4
 8006906:	d109      	bne.n	800691c <__libc_init_array+0x24>
 8006908:	4e0b      	ldr	r6, [pc, #44]	; (8006938 <__libc_init_array+0x40>)
 800690a:	4c0c      	ldr	r4, [pc, #48]	; (800693c <__libc_init_array+0x44>)
 800690c:	f000 f97a 	bl	8006c04 <_init>
 8006910:	1ba4      	subs	r4, r4, r6
 8006912:	10a4      	asrs	r4, r4, #2
 8006914:	2500      	movs	r5, #0
 8006916:	42a5      	cmp	r5, r4
 8006918:	d105      	bne.n	8006926 <__libc_init_array+0x2e>
 800691a:	bd70      	pop	{r4, r5, r6, pc}
 800691c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006920:	4798      	blx	r3
 8006922:	3501      	adds	r5, #1
 8006924:	e7ee      	b.n	8006904 <__libc_init_array+0xc>
 8006926:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800692a:	4798      	blx	r3
 800692c:	3501      	adds	r5, #1
 800692e:	e7f2      	b.n	8006916 <__libc_init_array+0x1e>
 8006930:	08006db4 	.word	0x08006db4
 8006934:	08006db4 	.word	0x08006db4
 8006938:	08006db4 	.word	0x08006db4
 800693c:	08006db8 	.word	0x08006db8

08006940 <memcpy>:
 8006940:	b510      	push	{r4, lr}
 8006942:	1e43      	subs	r3, r0, #1
 8006944:	440a      	add	r2, r1
 8006946:	4291      	cmp	r1, r2
 8006948:	d100      	bne.n	800694c <memcpy+0xc>
 800694a:	bd10      	pop	{r4, pc}
 800694c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006950:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006954:	e7f7      	b.n	8006946 <memcpy+0x6>

08006956 <memset>:
 8006956:	4402      	add	r2, r0
 8006958:	4603      	mov	r3, r0
 800695a:	4293      	cmp	r3, r2
 800695c:	d100      	bne.n	8006960 <memset+0xa>
 800695e:	4770      	bx	lr
 8006960:	f803 1b01 	strb.w	r1, [r3], #1
 8006964:	e7f9      	b.n	800695a <memset+0x4>
	...

08006968 <ceil>:
 8006968:	ec51 0b10 	vmov	r0, r1, d0
 800696c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006970:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8006974:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8006978:	2e13      	cmp	r6, #19
 800697a:	460c      	mov	r4, r1
 800697c:	ee10 5a10 	vmov	r5, s0
 8006980:	4680      	mov	r8, r0
 8006982:	dc30      	bgt.n	80069e6 <ceil+0x7e>
 8006984:	2e00      	cmp	r6, #0
 8006986:	da12      	bge.n	80069ae <ceil+0x46>
 8006988:	a333      	add	r3, pc, #204	; (adr r3, 8006a58 <ceil+0xf0>)
 800698a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800698e:	f7f9 fc29 	bl	80001e4 <__adddf3>
 8006992:	2200      	movs	r2, #0
 8006994:	2300      	movs	r3, #0
 8006996:	f7fa f86b 	bl	8000a70 <__aeabi_dcmpgt>
 800699a:	b128      	cbz	r0, 80069a8 <ceil+0x40>
 800699c:	2c00      	cmp	r4, #0
 800699e:	db55      	blt.n	8006a4c <ceil+0xe4>
 80069a0:	432c      	orrs	r4, r5
 80069a2:	d057      	beq.n	8006a54 <ceil+0xec>
 80069a4:	4c2e      	ldr	r4, [pc, #184]	; (8006a60 <ceil+0xf8>)
 80069a6:	2500      	movs	r5, #0
 80069a8:	4621      	mov	r1, r4
 80069aa:	4628      	mov	r0, r5
 80069ac:	e025      	b.n	80069fa <ceil+0x92>
 80069ae:	4f2d      	ldr	r7, [pc, #180]	; (8006a64 <ceil+0xfc>)
 80069b0:	4137      	asrs	r7, r6
 80069b2:	ea01 0307 	and.w	r3, r1, r7
 80069b6:	4303      	orrs	r3, r0
 80069b8:	d01f      	beq.n	80069fa <ceil+0x92>
 80069ba:	a327      	add	r3, pc, #156	; (adr r3, 8006a58 <ceil+0xf0>)
 80069bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069c0:	f7f9 fc10 	bl	80001e4 <__adddf3>
 80069c4:	2200      	movs	r2, #0
 80069c6:	2300      	movs	r3, #0
 80069c8:	f7fa f852 	bl	8000a70 <__aeabi_dcmpgt>
 80069cc:	2800      	cmp	r0, #0
 80069ce:	d0eb      	beq.n	80069a8 <ceil+0x40>
 80069d0:	2c00      	cmp	r4, #0
 80069d2:	bfc2      	ittt	gt
 80069d4:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 80069d8:	fa43 f606 	asrgt.w	r6, r3, r6
 80069dc:	19a4      	addgt	r4, r4, r6
 80069de:	ea24 0407 	bic.w	r4, r4, r7
 80069e2:	2500      	movs	r5, #0
 80069e4:	e7e0      	b.n	80069a8 <ceil+0x40>
 80069e6:	2e33      	cmp	r6, #51	; 0x33
 80069e8:	dd0b      	ble.n	8006a02 <ceil+0x9a>
 80069ea:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80069ee:	d104      	bne.n	80069fa <ceil+0x92>
 80069f0:	ee10 2a10 	vmov	r2, s0
 80069f4:	460b      	mov	r3, r1
 80069f6:	f7f9 fbf5 	bl	80001e4 <__adddf3>
 80069fa:	ec41 0b10 	vmov	d0, r0, r1
 80069fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a02:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8006a06:	f04f 33ff 	mov.w	r3, #4294967295
 8006a0a:	fa23 f707 	lsr.w	r7, r3, r7
 8006a0e:	4207      	tst	r7, r0
 8006a10:	d0f3      	beq.n	80069fa <ceil+0x92>
 8006a12:	a311      	add	r3, pc, #68	; (adr r3, 8006a58 <ceil+0xf0>)
 8006a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a18:	f7f9 fbe4 	bl	80001e4 <__adddf3>
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	2300      	movs	r3, #0
 8006a20:	f7fa f826 	bl	8000a70 <__aeabi_dcmpgt>
 8006a24:	2800      	cmp	r0, #0
 8006a26:	d0bf      	beq.n	80069a8 <ceil+0x40>
 8006a28:	2c00      	cmp	r4, #0
 8006a2a:	dd02      	ble.n	8006a32 <ceil+0xca>
 8006a2c:	2e14      	cmp	r6, #20
 8006a2e:	d103      	bne.n	8006a38 <ceil+0xd0>
 8006a30:	3401      	adds	r4, #1
 8006a32:	ea25 0507 	bic.w	r5, r5, r7
 8006a36:	e7b7      	b.n	80069a8 <ceil+0x40>
 8006a38:	2301      	movs	r3, #1
 8006a3a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8006a3e:	fa03 f606 	lsl.w	r6, r3, r6
 8006a42:	4435      	add	r5, r6
 8006a44:	4545      	cmp	r5, r8
 8006a46:	bf38      	it	cc
 8006a48:	18e4      	addcc	r4, r4, r3
 8006a4a:	e7f2      	b.n	8006a32 <ceil+0xca>
 8006a4c:	2500      	movs	r5, #0
 8006a4e:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8006a52:	e7a9      	b.n	80069a8 <ceil+0x40>
 8006a54:	4625      	mov	r5, r4
 8006a56:	e7a7      	b.n	80069a8 <ceil+0x40>
 8006a58:	8800759c 	.word	0x8800759c
 8006a5c:	7e37e43c 	.word	0x7e37e43c
 8006a60:	3ff00000 	.word	0x3ff00000
 8006a64:	000fffff 	.word	0x000fffff

08006a68 <floor>:
 8006a68:	ec51 0b10 	vmov	r0, r1, d0
 8006a6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a70:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8006a74:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8006a78:	2e13      	cmp	r6, #19
 8006a7a:	460c      	mov	r4, r1
 8006a7c:	ee10 5a10 	vmov	r5, s0
 8006a80:	4680      	mov	r8, r0
 8006a82:	dc34      	bgt.n	8006aee <floor+0x86>
 8006a84:	2e00      	cmp	r6, #0
 8006a86:	da16      	bge.n	8006ab6 <floor+0x4e>
 8006a88:	a335      	add	r3, pc, #212	; (adr r3, 8006b60 <floor+0xf8>)
 8006a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a8e:	f7f9 fba9 	bl	80001e4 <__adddf3>
 8006a92:	2200      	movs	r2, #0
 8006a94:	2300      	movs	r3, #0
 8006a96:	f7f9 ffeb 	bl	8000a70 <__aeabi_dcmpgt>
 8006a9a:	b148      	cbz	r0, 8006ab0 <floor+0x48>
 8006a9c:	2c00      	cmp	r4, #0
 8006a9e:	da59      	bge.n	8006b54 <floor+0xec>
 8006aa0:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8006aa4:	4a30      	ldr	r2, [pc, #192]	; (8006b68 <floor+0x100>)
 8006aa6:	432b      	orrs	r3, r5
 8006aa8:	2500      	movs	r5, #0
 8006aaa:	42ab      	cmp	r3, r5
 8006aac:	bf18      	it	ne
 8006aae:	4614      	movne	r4, r2
 8006ab0:	4621      	mov	r1, r4
 8006ab2:	4628      	mov	r0, r5
 8006ab4:	e025      	b.n	8006b02 <floor+0x9a>
 8006ab6:	4f2d      	ldr	r7, [pc, #180]	; (8006b6c <floor+0x104>)
 8006ab8:	4137      	asrs	r7, r6
 8006aba:	ea01 0307 	and.w	r3, r1, r7
 8006abe:	4303      	orrs	r3, r0
 8006ac0:	d01f      	beq.n	8006b02 <floor+0x9a>
 8006ac2:	a327      	add	r3, pc, #156	; (adr r3, 8006b60 <floor+0xf8>)
 8006ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac8:	f7f9 fb8c 	bl	80001e4 <__adddf3>
 8006acc:	2200      	movs	r2, #0
 8006ace:	2300      	movs	r3, #0
 8006ad0:	f7f9 ffce 	bl	8000a70 <__aeabi_dcmpgt>
 8006ad4:	2800      	cmp	r0, #0
 8006ad6:	d0eb      	beq.n	8006ab0 <floor+0x48>
 8006ad8:	2c00      	cmp	r4, #0
 8006ada:	bfbe      	ittt	lt
 8006adc:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8006ae0:	fa43 f606 	asrlt.w	r6, r3, r6
 8006ae4:	19a4      	addlt	r4, r4, r6
 8006ae6:	ea24 0407 	bic.w	r4, r4, r7
 8006aea:	2500      	movs	r5, #0
 8006aec:	e7e0      	b.n	8006ab0 <floor+0x48>
 8006aee:	2e33      	cmp	r6, #51	; 0x33
 8006af0:	dd0b      	ble.n	8006b0a <floor+0xa2>
 8006af2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8006af6:	d104      	bne.n	8006b02 <floor+0x9a>
 8006af8:	ee10 2a10 	vmov	r2, s0
 8006afc:	460b      	mov	r3, r1
 8006afe:	f7f9 fb71 	bl	80001e4 <__adddf3>
 8006b02:	ec41 0b10 	vmov	d0, r0, r1
 8006b06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b0a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8006b0e:	f04f 33ff 	mov.w	r3, #4294967295
 8006b12:	fa23 f707 	lsr.w	r7, r3, r7
 8006b16:	4207      	tst	r7, r0
 8006b18:	d0f3      	beq.n	8006b02 <floor+0x9a>
 8006b1a:	a311      	add	r3, pc, #68	; (adr r3, 8006b60 <floor+0xf8>)
 8006b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b20:	f7f9 fb60 	bl	80001e4 <__adddf3>
 8006b24:	2200      	movs	r2, #0
 8006b26:	2300      	movs	r3, #0
 8006b28:	f7f9 ffa2 	bl	8000a70 <__aeabi_dcmpgt>
 8006b2c:	2800      	cmp	r0, #0
 8006b2e:	d0bf      	beq.n	8006ab0 <floor+0x48>
 8006b30:	2c00      	cmp	r4, #0
 8006b32:	da02      	bge.n	8006b3a <floor+0xd2>
 8006b34:	2e14      	cmp	r6, #20
 8006b36:	d103      	bne.n	8006b40 <floor+0xd8>
 8006b38:	3401      	adds	r4, #1
 8006b3a:	ea25 0507 	bic.w	r5, r5, r7
 8006b3e:	e7b7      	b.n	8006ab0 <floor+0x48>
 8006b40:	2301      	movs	r3, #1
 8006b42:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8006b46:	fa03 f606 	lsl.w	r6, r3, r6
 8006b4a:	4435      	add	r5, r6
 8006b4c:	4545      	cmp	r5, r8
 8006b4e:	bf38      	it	cc
 8006b50:	18e4      	addcc	r4, r4, r3
 8006b52:	e7f2      	b.n	8006b3a <floor+0xd2>
 8006b54:	2500      	movs	r5, #0
 8006b56:	462c      	mov	r4, r5
 8006b58:	e7aa      	b.n	8006ab0 <floor+0x48>
 8006b5a:	bf00      	nop
 8006b5c:	f3af 8000 	nop.w
 8006b60:	8800759c 	.word	0x8800759c
 8006b64:	7e37e43c 	.word	0x7e37e43c
 8006b68:	bff00000 	.word	0xbff00000
 8006b6c:	000fffff 	.word	0x000fffff

08006b70 <round>:
 8006b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b72:	ec57 6b10 	vmov	r6, r7, d0
 8006b76:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8006b7a:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8006b7e:	2c13      	cmp	r4, #19
 8006b80:	463b      	mov	r3, r7
 8006b82:	463d      	mov	r5, r7
 8006b84:	dc17      	bgt.n	8006bb6 <round+0x46>
 8006b86:	2c00      	cmp	r4, #0
 8006b88:	da09      	bge.n	8006b9e <round+0x2e>
 8006b8a:	3401      	adds	r4, #1
 8006b8c:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8006b90:	d103      	bne.n	8006b9a <round+0x2a>
 8006b92:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006b96:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006b9a:	2100      	movs	r1, #0
 8006b9c:	e02c      	b.n	8006bf8 <round+0x88>
 8006b9e:	4a18      	ldr	r2, [pc, #96]	; (8006c00 <round+0x90>)
 8006ba0:	4122      	asrs	r2, r4
 8006ba2:	4217      	tst	r7, r2
 8006ba4:	d100      	bne.n	8006ba8 <round+0x38>
 8006ba6:	b19e      	cbz	r6, 8006bd0 <round+0x60>
 8006ba8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006bac:	4123      	asrs	r3, r4
 8006bae:	442b      	add	r3, r5
 8006bb0:	ea23 0302 	bic.w	r3, r3, r2
 8006bb4:	e7f1      	b.n	8006b9a <round+0x2a>
 8006bb6:	2c33      	cmp	r4, #51	; 0x33
 8006bb8:	dd0d      	ble.n	8006bd6 <round+0x66>
 8006bba:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8006bbe:	d107      	bne.n	8006bd0 <round+0x60>
 8006bc0:	4630      	mov	r0, r6
 8006bc2:	4639      	mov	r1, r7
 8006bc4:	ee10 2a10 	vmov	r2, s0
 8006bc8:	f7f9 fb0c 	bl	80001e4 <__adddf3>
 8006bcc:	4606      	mov	r6, r0
 8006bce:	460f      	mov	r7, r1
 8006bd0:	ec47 6b10 	vmov	d0, r6, r7
 8006bd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bd6:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8006bda:	f04f 30ff 	mov.w	r0, #4294967295
 8006bde:	40d0      	lsrs	r0, r2
 8006be0:	4206      	tst	r6, r0
 8006be2:	d0f5      	beq.n	8006bd0 <round+0x60>
 8006be4:	2201      	movs	r2, #1
 8006be6:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8006bea:	fa02 f404 	lsl.w	r4, r2, r4
 8006bee:	1931      	adds	r1, r6, r4
 8006bf0:	bf28      	it	cs
 8006bf2:	189b      	addcs	r3, r3, r2
 8006bf4:	ea21 0100 	bic.w	r1, r1, r0
 8006bf8:	461f      	mov	r7, r3
 8006bfa:	460e      	mov	r6, r1
 8006bfc:	e7e8      	b.n	8006bd0 <round+0x60>
 8006bfe:	bf00      	nop
 8006c00:	000fffff 	.word	0x000fffff

08006c04 <_init>:
 8006c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c06:	bf00      	nop
 8006c08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c0a:	bc08      	pop	{r3}
 8006c0c:	469e      	mov	lr, r3
 8006c0e:	4770      	bx	lr

08006c10 <_fini>:
 8006c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c12:	bf00      	nop
 8006c14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c16:	bc08      	pop	{r3}
 8006c18:	469e      	mov	lr, r3
 8006c1a:	4770      	bx	lr
