Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5f5919a33842aabfafd1be9fd28e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pattern_tb2_behav xil_defaultlib.pattern_tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/MMCME2_BASE.v" Line 25. Module MMCME2_BASE(CLKFBOUT_MULT_F=36.0,CLKIN1_PERIOD=8.0,CLKOUT0_DIVIDE_F=35.75,DIVCLK_DIVIDE=5,REF_JITTER1=0.0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=36.0,CLKIN1_PERIOD=8.0,CLKIN2_PERIOD=10.0,CLKOUT0_DIVIDE_F=35.75,DIVCLK_DIVIDE=5,REF_JITTER1=0.0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Rintaro Sanada/verilog/video_bk/video_bk.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=36.0,...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=36.0...
Compiling module xil_defaultlib.pckgen
Compiling module xil_defaultlib.syncgen
Compiling module xil_defaultlib.pattern
Compiling module xil_defaultlib.pattern_tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot pattern_tb2_behav
