// Seed: 2014885536
module module_0 (
    input uwire id_0,
    input wand id_1,
    output tri1 sample,
    input wire id_3,
    input supply0 id_4,
    output tri1 id_5,
    input wire id_6,
    input wire id_7,
    input supply0 id_8,
    input wire id_9,
    output wor module_0,
    input supply0 id_11,
    output tri id_12,
    output tri1 id_13,
    input supply1 id_14,
    input wor id_15,
    input supply1 id_16,
    input uwire id_17,
    output tri id_18,
    input tri id_19,
    input uwire id_20,
    input tri1 id_21,
    input tri id_22,
    input tri id_23,
    input tri1 id_24
);
  assign id_13#(.id_23(-1)) = id_21;
  wire id_26;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    input tri1 id_7,
    output uwire id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_1,
      id_5,
      id_0,
      id_6,
      id_1,
      id_1,
      id_1,
      id_0,
      id_2,
      id_8,
      id_0,
      id_5,
      id_3,
      id_7,
      id_2,
      id_8,
      id_6,
      id_6,
      id_5,
      id_1,
      id_3,
      id_5
  );
endmodule
