library ieee;
use ieee.std_logic_1164.all;

entity topoPart3 is
port(SW: in std_logic_vector(8 downto 0);
     LEDR: out std_logic_vector(9 downto 0);
	  LEDG: out std_logic_vector(8 downto 0));
end topoPart3;

architecture topo_estru of topoPart3 is


component somadorCompleto4bits
  port( a, b: in std_logic_vector (3 downto 0);
		  cIn: in std_logic;
		  s: out std_logic_vector (3 downto 0);
		  cOut: in std_logic);
end component;

begin
	LEDR(8 downto 0) <= SW(8 downto 0);
	LEDG