\section{File List}
Here is a list of all files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{src/\mbox{\hyperlink{main_8c}{main.\+c}} }{\pageref{main_8c}}{}
\item\contentsline{section}{src/\mbox{\hyperlink{main_8h}{main.\+h}} }{\pageref{main_8h}}{}
\item\contentsline{section}{src/\mbox{\hyperlink{stm32f4xx__conf_8h}{stm32f4xx\+\_\+conf.\+h}} }{\pageref{stm32f4xx__conf_8h}}{}
\item\contentsline{section}{src/\mbox{\hyperlink{stm32f4xx__it_8c}{stm32f4xx\+\_\+it.\+c}} }{\pageref{stm32f4xx__it_8c}}{}
\item\contentsline{section}{src/\mbox{\hyperlink{stm32f4xx__it_8h}{stm32f4xx\+\_\+it.\+h}} }{\pageref{stm32f4xx__it_8h}}{}
\item\contentsline{section}{src/\mbox{\hyperlink{system__stm32f4xx_8c}{system\+\_\+stm32f4xx.\+c}} \\*C\+M\+S\+IS Cortex-\/\+M4 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for S\+T\+M32\+F4xx devices, and is generated by the clock configuration tool stm32f4xx\+\_\+\+Clock\+\_\+\+Configuration\+\_\+\+V1.\+1.\+0.\+xls }{\pageref{system__stm32f4xx_8c}}{}
\item\contentsline{section}{src/\mbox{\hyperlink{terminal__input_8c}{terminal\+\_\+input.\+c}} }{\pageref{terminal__input_8c}}{}
\item\contentsline{section}{src/\mbox{\hyperlink{terminal__input_8h}{terminal\+\_\+input.\+h}} }{\pageref{terminal__input_8h}}{}
\item\contentsline{section}{src/\mbox{\hyperlink{tiny__printf_8c}{tiny\+\_\+printf.\+c}} }{\pageref{tiny__printf_8c}}{}
\end{DoxyCompactList}
