#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov  8 18:26:59 2021
# Process ID: 2832
# Current directory: C:/Users/zahra/Documents/01- EEA Sorbonne Université/01- L3 EEA/01- L3 EEA First Semester/01- Casse Brique/02- Tache01-VGA4Bits + Moving colors/Simulation_Moving_Colors
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17140 C:\Users\zahra\Documents\01- EEA Sorbonne Université\01- L3 EEA\01- L3 EEA First Semester\01- Casse Brique\02- Tache01-VGA4Bits + Moving colors\Simulation_Moving_Colors\Simulation_Moving_Colors.xpr
# Log file: C:/Users/zahra/Documents/01- EEA Sorbonne Université/01- L3 EEA/01- L3 EEA First Semester/01- Casse Brique/02- Tache01-VGA4Bits + Moving colors/Simulation_Moving_Colors/vivado.log
# Journal file: C:/Users/zahra/Documents/01- EEA Sorbonne Université/01- L3 EEA/01- L3 EEA First Semester/01- Casse Brique/02- Tache01-VGA4Bits + Moving colors/Simulation_Moving_Colors\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/zahra/Documents/01- EEA Sorbonne Université/01- L3 EEA/01- L3 EEA First Semester/01- Casse Brique/02- Tache01-VGA4Bits + Moving colors/Simulation_Moving_Colors/Simulation_Moving_Colors.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/zahra/Documents/01- EEA Sorbonne Université/01- L3 EEA/01- L3 EEA First Semester/01- Casse Brique/02- Tache01-VGA4Bits + Moving colors/Simulation_Moving_Colors'
INFO: [Project 1-313] Project file moved from 'C:/Users/zahra/Documents/01- Casse Brique/02- Tache01-VGA4Bits + Moving colors/Simulation_Moving_Colors' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 709.465 ; gain = 135.805
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zahra/Documents/01- EEA Sorbonne Université/01- L3 EEA/01- L3 EEA First Semester/01- Casse Brique/02- Tache01-VGA4Bits + Moving colors/Simulation_Moving_Colors/Simulation_Moving_Colors.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zahra/Documents/01- EEA Sorbonne Université/01- L3 EEA/01- L3 EEA First Semester/01- Casse Brique/02- Tache01-VGA4Bits + Moving colors/Simulation_Moving_Colors/Simulation_Moving_Colors.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zahra/Documents/01- EEA Sorbonne Université/01- L3 EEA/01- L3 EEA First Semester/01- Casse Brique/02- Tache01-VGA4Bits + Moving colors/Simulation_Moving_Colors/Simulation_Moving_Colors.srcs/sources_1/new/Clkdiv_10MHz.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Clkdiv_10MHz'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zahra/Documents/01- EEA Sorbonne Université/01- L3 EEA/01- L3 EEA First Semester/01- Casse Brique/02- Tache01-VGA4Bits + Moving colors/Simulation_Moving_Colors/Simulation_Moving_Colors.srcs/sources_1/new/Compteurs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Compteurs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zahra/Documents/01- EEA Sorbonne Université/01- L3 EEA/01- L3 EEA First Semester/01- Casse Brique/02- Tache01-VGA4Bits + Moving colors/Simulation_Moving_Colors/Simulation_Moving_Colors.srcs/sources_1/new/MAE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zahra/Documents/01- EEA Sorbonne Université/01- L3 EEA/01- L3 EEA First Semester/01- Casse Brique/02- Tache01-VGA4Bits + Moving colors/Simulation_Moving_Colors/Simulation_Moving_Colors.srcs/sources_1/imports/Downloads/Moving_Colors.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Moving_Colors'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zahra/Documents/01- EEA Sorbonne Université/01- L3 EEA/01- L3 EEA First Semester/01- Casse Brique/02- Tache01-VGA4Bits + Moving colors/Simulation_Moving_Colors/Simulation_Moving_Colors.srcs/sim_1/new/simu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simu'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zahra/Documents/01- EEA Sorbonne Université/01- L3 EEA/01- L3 EEA First Semester/01- Casse Brique/02- Tache01-VGA4Bits + Moving colors/Simulation_Moving_Colors/Simulation_Moving_Colors.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7c2d97dad4024d70ab475e0715f5540b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simu_behav xil_defaultlib.simu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture archi of entity xil_defaultlib.Clkdiv_10MHz [clkdiv_10mhz_default]
Compiling architecture archi of entity xil_defaultlib.MAE [mae_default]
Compiling architecture cpt of entity xil_defaultlib.Compteurs [compteurs_default]
Compiling architecture archi of entity xil_defaultlib.Moving_Colors [moving_colors_default]
Compiling architecture testbench of entity xil_defaultlib.simu
Built simulation snapshot simu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 728.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zahra/Documents/01- EEA Sorbonne Université/01- L3 EEA/01- L3 EEA First Semester/01- Casse Brique/02- Tache01-VGA4Bits + Moving colors/Simulation_Moving_Colors/Simulation_Moving_Colors.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_behav -key {Behavioral:sim_1:Functional:simu} -tclbatch {simu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source simu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 734.078 ; gain = 5.934
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 734.078 ; gain = 5.934
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  8 18:31:51 2021...
