module top_module (
    input clk,
    input areset,
    input x,
    output z
); 
    parameter a=0,b=1;
    reg state,next;
    always @(posedge clk, posedge areset) begin
        if(areset) state<=a;
        else state<=next;
    end
    
    always @(*) begin
        case(state)
            a : next = x ? b : a;
            b : next = b;
        endcase
    end
    
    always @(*) begin
        case(state)
            a: z = x;
            b: z = ~x;
        endcase
    end
endmodule
