{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683883053721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683883053721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 11:17:33 2023 " "Processing started: Fri May 12 11:17:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683883053721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1683883053721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_sim -c top_sim --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_sim -c top_sim --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1683883053721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1683883054239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1683883054239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/upm/github/dd2/bt2/timer/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /upm/github/dd2/bt2/timer/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-rtl " "Found design unit 1: timer-rtl" {  } { { "../timer/timer.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/timer/timer.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068591 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../timer/timer.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/timer/timer.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883068591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/upm/github/dd2/bt2/teclado/teclado_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /upm/github/dd2/bt2/teclado/teclado_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_tec-rtl " "Found design unit 1: ctrl_tec-rtl" {  } { { "../teclado/teclado_v2.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/teclado/teclado_v2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068600 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_tec " "Found entity 1: ctrl_tec" {  } { { "../teclado/teclado_v2.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/teclado/teclado_v2.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883068600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/upm/github/dd2/bt2/regs/vhdl/regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /upm/github/dd2/bt2/regs/vhdl/regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regs-rtl " "Found design unit 1: regs-rtl" {  } { { "../regs/vhdl/regs.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/regs/vhdl/regs.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068600 ""} { "Info" "ISGN_ENTITY_NAME" "1 regs " "Found entity 1: regs" {  } { { "../regs/vhdl/regs.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/regs/vhdl/regs.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883068600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/upm/github/dd2/bt2/logica_spi/vhdl/logica_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /upm/github/dd2/bt2/logica_spi/vhdl/logica_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_spi-rtl " "Found design unit 1: logica_spi-rtl" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068600 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_spi " "Found entity 1: logica_spi" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883068600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/upm/github/dd2/bt2/entregable/presentacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /upm/github/dd2/bt2/entregable/presentacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 presentacion-rtl " "Found design unit 1: presentacion-rtl" {  } { { "../Entregable/presentacion.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/Entregable/presentacion.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068607 ""} { "Info" "ISGN_ENTITY_NAME" "1 presentacion " "Found entity 1: presentacion" {  } { { "../Entregable/presentacion.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/Entregable/presentacion.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883068607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/upm/github/dd2/bt2/entregable/pack_test_spi.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /upm/github/dd2/bt2/entregable/pack_test_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pack_test_spi " "Found design unit 1: pack_test_spi" {  } { { "../Entregable/pack_test_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/Entregable/pack_test_spi.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068607 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pack_test_spi-body " "Found design unit 2: pack_test_spi-body" {  } { { "../Entregable/pack_test_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/Entregable/pack_test_spi.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883068607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/upm/github/dd2/bt2/entregable/master_spi_3_4_hilos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /upm/github/dd2/bt2/entregable/master_spi_3_4_hilos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master_spi_3_4_hilos-rtl " "Found design unit 1: master_spi_3_4_hilos-rtl" {  } { { "../Entregable/master_spi_3_4_hilos.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/Entregable/master_spi_3_4_hilos.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068607 ""} { "Info" "ISGN_ENTITY_NAME" "1 master_spi_3_4_hilos " "Found entity 1: master_spi_3_4_hilos" {  } { { "../Entregable/master_spi_3_4_hilos.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/Entregable/master_spi_3_4_hilos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883068607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/upm/github/dd2/bt2/entregable/app_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /upm/github/dd2/bt2/entregable/app_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 app_module-rtl " "Found design unit 1: app_module-rtl" {  } { { "../Entregable/app_module.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/Entregable/app_module.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068607 ""} { "Info" "ISGN_ENTITY_NAME" "1 app_module " "Found entity 1: app_module" {  } { { "../Entregable/app_module.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/Entregable/app_module.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883068607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/upm/github/dd2/bt2/com_spi/com_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /upm/github/dd2/bt2/com_spi/com_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 com_spi-rtl " "Found design unit 1: com_spi-rtl" {  } { { "../com_spi/com_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/com_spi/com_spi.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068607 ""} { "Info" "ISGN_ENTITY_NAME" "1 com_spi " "Found entity 1: com_spi" {  } { { "../com_spi/com_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/com_spi/com_spi.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883068607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/upm/github/dd2/bt2/top/top_sim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /upm/github/dd2/bt2/top/top_sim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_sim-estructural " "Found design unit 1: top_sim-estructural" {  } { { "../top/top_sim.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/top/top_sim.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068607 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_sim " "Found entity 1: top_sim" {  } { { "../top/top_sim.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/top/top_sim.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883068607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/upm/github/dd2/bt2/top/spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /upm/github/dd2/bt2/top/spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI-struct " "Found design unit 1: SPI-struct" {  } { { "../top/SPI.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/top/SPI.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068622 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Found entity 1: SPI" {  } { { "../top/SPI.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/top/SPI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883068622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883068622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_sim " "Elaborating entity \"top_sim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1683883068669 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tds_min top_sim.vhd(38) " "Verilog HDL or VHDL warning at top_sim.vhd(38): object \"tds_min\" assigned a value but never read" {  } { { "../top/top_sim.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/top/top_sim.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683883068669 "|top_sim"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tdh_min top_sim.vhd(39) " "Verilog HDL or VHDL warning at top_sim.vhd(39): object \"tdh_min\" assigned a value but never read" {  } { { "../top/top_sim.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/top/top_sim.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683883068669 "|top_sim"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tacces_max top_sim.vhd(40) " "Verilog HDL or VHDL warning at top_sim.vhd(40): object \"tacces_max\" assigned a value but never read" {  } { { "../top/top_sim.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/top/top_sim.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683883068669 "|top_sim"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tz_max top_sim.vhd(41) " "Verilog HDL or VHDL warning at top_sim.vhd(41): object \"tz_max\" assigned a value but never read" {  } { { "../top/top_sim.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/top/top_sim.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683883068669 "|top_sim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SPI SPI:SPI A:struct " "Elaborating entity \"SPI\" using architecture \"A:struct\" for hierarchy \"SPI:SPI\"" {  } { { "../top/top_sim.vhd" "SPI" { Text "C:/UPM/GitHub/DD2/BT2/top/top_sim.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683883068685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "com_spi SPI:SPI\|com_spi:com_SPI A:rtl " "Elaborating entity \"com_spi\" using architecture \"A:rtl\" for hierarchy \"SPI:SPI\|com_spi:com_SPI\"" {  } { { "../top/SPI.vhd" "com_SPI" { Text "C:/UPM/GitHub/DD2/BT2/top/SPI.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683883068700 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SDO_no_Z com_spi.vhd(146) " "VHDL Process Statement warning at com_spi.vhd(146): inferring latch(es) for signal or variable \"SDO_no_Z\", which holds its previous value in one or more paths through the process" {  } { { "../com_spi/com_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/com_spi/com_spi.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|com_spi:com_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[0\] com_spi.vhd(143) " "Inferred latch for \"dato_rx\[0\]\" at com_spi.vhd(143)" {  } { { "../com_spi/com_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/com_spi/com_spi.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|com_spi:com_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[1\] com_spi.vhd(143) " "Inferred latch for \"dato_rx\[1\]\" at com_spi.vhd(143)" {  } { { "../com_spi/com_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/com_spi/com_spi.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|com_spi:com_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[2\] com_spi.vhd(143) " "Inferred latch for \"dato_rx\[2\]\" at com_spi.vhd(143)" {  } { { "../com_spi/com_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/com_spi/com_spi.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|com_spi:com_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[3\] com_spi.vhd(143) " "Inferred latch for \"dato_rx\[3\]\" at com_spi.vhd(143)" {  } { { "../com_spi/com_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/com_spi/com_spi.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|com_spi:com_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[4\] com_spi.vhd(143) " "Inferred latch for \"dato_rx\[4\]\" at com_spi.vhd(143)" {  } { { "../com_spi/com_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/com_spi/com_spi.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|com_spi:com_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[5\] com_spi.vhd(143) " "Inferred latch for \"dato_rx\[5\]\" at com_spi.vhd(143)" {  } { { "../com_spi/com_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/com_spi/com_spi.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|com_spi:com_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[6\] com_spi.vhd(143) " "Inferred latch for \"dato_rx\[6\]\" at com_spi.vhd(143)" {  } { { "../com_spi/com_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/com_spi/com_spi.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|com_spi:com_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[7\] com_spi.vhd(143) " "Inferred latch for \"dato_rx\[7\]\" at com_spi.vhd(143)" {  } { { "../com_spi/com_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/com_spi/com_spi.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|com_spi:com_SPI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "logica_spi SPI:SPI\|logica_spi:logica_SPI A:rtl " "Elaborating entity \"logica_spi\" using architecture \"A:rtl\" for hierarchy \"SPI:SPI\|logica_spi:logica_SPI\"" {  } { { "../top/SPI.vhd" "logica_SPI" { Text "C:/UPM/GitHub/DD2/BT2/top/SPI.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683883068701 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nWR_actual logica_spi.vhd(136) " "Inferred latch for \"nWR_actual\" at logica_spi.vhd(136)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_com\[0\] logica_spi.vhd(126) " "Inferred latch for \"adr_com\[0\]\" at logica_spi.vhd(126)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_com\[1\] logica_spi.vhd(126) " "Inferred latch for \"adr_com\[1\]\" at logica_spi.vhd(126)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_com\[2\] logica_spi.vhd(126) " "Inferred latch for \"adr_com\[2\]\" at logica_spi.vhd(126)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_com\[3\] logica_spi.vhd(126) " "Inferred latch for \"adr_com\[3\]\" at logica_spi.vhd(126)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_com\[4\] logica_spi.vhd(126) " "Inferred latch for \"adr_com\[4\]\" at logica_spi.vhd(126)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_com\[5\] logica_spi.vhd(126) " "Inferred latch for \"adr_com\[5\]\" at logica_spi.vhd(126)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_com\[6\] logica_spi.vhd(126) " "Inferred latch for \"adr_com\[6\]\" at logica_spi.vhd(126)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_com\[7\] logica_spi.vhd(126) " "Inferred latch for \"adr_com\[7\]\" at logica_spi.vhd(126)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_com\[8\] logica_spi.vhd(126) " "Inferred latch for \"adr_com\[8\]\" at logica_spi.vhd(126)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_com\[9\] logica_spi.vhd(126) " "Inferred latch for \"adr_com\[9\]\" at logica_spi.vhd(126)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_com\[10\] logica_spi.vhd(126) " "Inferred latch for \"adr_com\[10\]\" at logica_spi.vhd(126)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_com\[11\] logica_spi.vhd(126) " "Inferred latch for \"adr_com\[11\]\" at logica_spi.vhd(126)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_com\[12\] logica_spi.vhd(126) " "Inferred latch for \"adr_com\[12\]\" at logica_spi.vhd(126)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_com\[13\] logica_spi.vhd(126) " "Inferred latch for \"adr_com\[13\]\" at logica_spi.vhd(126)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_com\[14\] logica_spi.vhd(126) " "Inferred latch for \"adr_com\[14\]\" at logica_spi.vhd(126)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_com\[15\] logica_spi.vhd(126) " "Inferred latch for \"adr_com\[15\]\" at logica_spi.vhd(126)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_T1\[0\] logica_spi.vhd(121) " "Inferred latch for \"adr_T1\[0\]\" at logica_spi.vhd(121)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_T1\[1\] logica_spi.vhd(121) " "Inferred latch for \"adr_T1\[1\]\" at logica_spi.vhd(121)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_T1\[2\] logica_spi.vhd(121) " "Inferred latch for \"adr_T1\[2\]\" at logica_spi.vhd(121)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_T1\[3\] logica_spi.vhd(121) " "Inferred latch for \"adr_T1\[3\]\" at logica_spi.vhd(121)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_T1\[4\] logica_spi.vhd(121) " "Inferred latch for \"adr_T1\[4\]\" at logica_spi.vhd(121)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_T1\[5\] logica_spi.vhd(121) " "Inferred latch for \"adr_T1\[5\]\" at logica_spi.vhd(121)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_T1\[6\] logica_spi.vhd(121) " "Inferred latch for \"adr_T1\[6\]\" at logica_spi.vhd(121)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr_T1\[7\] logica_spi.vhd(121) " "Inferred latch for \"adr_T1\[7\]\" at logica_spi.vhd(121)" {  } { { "../logica_spi/vhdl/logica_spi.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/logica_spi/vhdl/logica_spi.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683883068701 "|top_sim|SPI:SPI|logica_spi:logica_SPI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "regs SPI:SPI\|regs:regs A:rtl " "Elaborating entity \"regs\" using architecture \"A:rtl\" for hierarchy \"SPI:SPI\|regs:regs\"" {  } { { "../top/SPI.vhd" "regs" { Text "C:/UPM/GitHub/DD2/BT2/top/SPI.vhd" 70 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683883068701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "app_module app_module:app_module A:rtl " "Elaborating entity \"app_module\" using architecture \"A:rtl\" for hierarchy \"app_module:app_module\"" {  } { { "../top/top_sim.vhd" "app_module" { Text "C:/UPM/GitHub/DD2/BT2/top/top_sim.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683883068701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "master_spi_3_4_hilos master_spi_3_4_hilos:master_spi_3_4_hilos A:rtl " "Elaborating entity \"master_spi_3_4_hilos\" using architecture \"A:rtl\" for hierarchy \"master_spi_3_4_hilos:master_spi_3_4_hilos\"" {  } { { "../top/top_sim.vhd" "master_spi_3_4_hilos" { Text "C:/UPM/GitHub/DD2/BT2/top/top_sim.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683883068701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "presentacion presentacion:presentacion A:rtl " "Elaborating entity \"presentacion\" using architecture \"A:rtl\" for hierarchy \"presentacion:presentacion\"" {  } { { "../top/top_sim.vhd" "presentacion" { Text "C:/UPM/GitHub/DD2/BT2/top/top_sim.vhd" 91 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683883068701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "timer timer:timer A:rtl " "Elaborating entity \"timer\" using architecture \"A:rtl\" for hierarchy \"timer:timer\"" {  } { { "../top/top_sim.vhd" "timer" { Text "C:/UPM/GitHub/DD2/BT2/top/top_sim.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683883068717 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tic_2_5ms timer.vhd(176) " "VHDL Process Statement warning at timer.vhd(176): signal \"tic_2_5ms\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../timer/timer.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/timer/timer.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683883068717 "|top_sim|timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ctrl_tec ctrl_tec:teclado A:rtl " "Elaborating entity \"ctrl_tec\" using architecture \"A:rtl\" for hierarchy \"ctrl_tec:teclado\"" {  } { { "../top/top_sim.vhd" "teclado" { Text "C:/UPM/GitHub/DD2/BT2/top/top_sim.vhd" 114 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683883068717 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_largo teclado_v2.vhd(46) " "Verilog HDL or VHDL warning at teclado_v2.vhd(46): object \"cnt_largo\" assigned a value but never read" {  } { { "../teclado/teclado_v2.vhd" "" { Text "C:/UPM/GitHub/DD2/BT2/teclado/teclado_v2.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683883068717 "|top_sim|ctrl_tec:teclado"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4992 " "Peak virtual memory: 4992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683883069031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 11:17:49 2023 " "Processing ended: Fri May 12 11:17:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683883069031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683883069031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683883069031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1683883069031 ""}
