	component DE2_115_SOPC is
		port (
			clk_clk                                   : in  std_logic                     := 'X';             -- clk
			peripheral_0_conduit_end_lagsin_t         : in  std_logic_vector(29 downto 0) := (others => 'X'); -- lagsin_t
			peripheral_0_conduit_end_lagsinvalid_t    : in  std_logic                     := 'X';             -- lagsinvalid_t
			peripheral_0_conduit_end_debugdata_t      : in  std_logic_vector(31 downto 0) := (others => 'X'); -- debugdata_t
			peripheral_0_conduit_end_debugdatavalid_t : in  std_logic                     := 'X';             -- debugdatavalid_t
			pwm_0_conduit_end_pwm                     : out std_logic;                                        -- pwm
			pwm_1_conduit_end_pwm                     : out std_logic;                                        -- pwm
			pwm_2_conduit_end_pwm                     : out std_logic;                                        -- pwm
			reset_reset_n                             : in  std_logic                     := 'X'              -- reset_n
		);
	end component DE2_115_SOPC;

