# Glossário

| Abreviação/Acronimo| Descrição                     | Documento, Página, e Fontes       | Obs |
| ----- | ----- | ---- | ---- |
| FPGA  | Field Programmable Gate Array |||
| ASIC  | Application Specific Integrated Circuit |||
| EEI  | Execution environment interface | RISC-V Espec - P21 | 1.2 RISC-V Software Execution Environments and Harts |
| hart  | Multiplas threads de Hardware RISC-V-compatible, o termo foi cunhado por Lithe (1) em contra partida ao termo Software Thread. | RISC-V Espec - P20 | 1.1 RISC-V Hardware Platform Terminology |
| core  | an independent instruction fetch unit | RISC-V Espec - p20 |  1.1 RISC-V Hardware Platform Terminology |


| Abbreviations and Terminology | Name |
| ---- | ---- |
| FF | Flip-Flop |
| CFU | Configurable Function Unit |
| CLS | Configurable Logic Section |
| CRU | Configurable Routing Unit |
| LUT4 | 4-input Look-up Tables |
| LUT5 | 5-input Look-up Tables |
| LUT6 | 6-input Look-up Tables |
| LUT7 | 7-input Look-up Tables |
| LUT8 | 8-input Look-up Tables |
| REG | Register |
| ALU | Arithmetic Logic Unit |
| IOB | Input/Output Block |
| SSRAM | Shadow Static Random Access Memory |
| BSRAM | Block Static Random Access Memory |
| SIP | System in Package |
| SP | Single Port 16K BSRAM |
| SDP | Semi Dual Port 16K BSRAM |
| DP | True Dual Port 16K BSRAM |
| DSP | Digital Signal Processing |
| DQCE | Dynamic Quadrant Clock Enable |
| DCS | Dynamic Clock Selector |
| PLL | Phase-locked Loop |
| CS30 | WLCSP30 |
| CM64 | WLCSP64 |
| CS72 | WLCSP72 |
| CS81M | WLCSP81M |
| QN32 | QFN32 |
| QN48 | QFN48 |
| QN48M | QFN48M |
| QN48F | QFN48F |
| LQ100 | LQFP100 |
| LQ100X | LQFP100X |
| LQ144 | LQFP144 |
| EQ144 | ELQFP144 |
| LQ176 | LQFP176 |
| EQ176 | ELQFP176 |


## Referências

 1.  Heidi Pan, Benjamin Hindman, and Krste Asanovi´c. Lithe: Enabling efficient composition of parallel libraries. In Proceedings of the 1st USENIX Workshop on Hot Topics in Parallelism (HotPar ’09), Berkeley, CA, March 2009.
