OpenROAD ceae0ad175e8b0183c3a64af79ba18139dcda63a 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/eymen/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
[INFO ORD-0030] Using 6 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   cpu
Die area:                 ( 0 0 ) ( 1000000 1000000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     111060
Number of terminals:      8
Number of snets:          2
Number of nets:           32427

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
[INFO DRT-0164] Number of unique instances = 275.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1451169.
[INFO DRT-0033] mcon shape region query size = 1528656.
[INFO DRT-0033] met1 shape region query size = 329342.
[INFO DRT-0033] via shape region query size = 12600.
[INFO DRT-0033] met2 shape region query size = 7564.
[INFO DRT-0033] via2 shape region query size = 10080.
[INFO DRT-0033] met3 shape region query size = 7562.
[INFO DRT-0033] via3 shape region query size = 10080.
[INFO DRT-0033] met4 shape region query size = 2646.
[INFO DRT-0033] via4 shape region query size = 98.
[INFO DRT-0033] met5 shape region query size = 126.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1023 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 257 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 17669 groups.
#scanned instances     = 111060
#unique  instances     = 275
#stdCellGenAp          = 7886
#stdCellValidPlanarAp  = 70
#stdCellValidViaAp     = 5938
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 99743
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:06:26, elapsed time = 00:01:04, memory = 603.29 (MB), peak = 633.49 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

Number of guides:     247174

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 144 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 144 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 83572.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 67103.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 37116.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 5046.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1810.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 90.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 122498 vertical wires in 3 frboxes and 72239 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14282 vertical wires in 3 frboxes and 24546 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:06, memory = 845.15 (MB), peak = 1134.49 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 845.15 (MB), peak = 1134.49 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:08, memory = 1627.28 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:20, memory = 2696.61 (MB).
    Completing 30% with 3988 violations.
    elapsed time = 00:00:30, memory = 1371.96 (MB).
    Completing 40% with 3988 violations.
    elapsed time = 00:00:44, memory = 2106.21 (MB).
    Completing 50% with 3988 violations.
    elapsed time = 00:00:58, memory = 3269.45 (MB).
    Completing 60% with 8094 violations.
    elapsed time = 00:01:07, memory = 1956.47 (MB).
    Completing 70% with 8094 violations.
    elapsed time = 00:01:19, memory = 2723.55 (MB).
    Completing 80% with 11978 violations.
    elapsed time = 00:01:32, memory = 1672.04 (MB).
    Completing 90% with 11978 violations.
    elapsed time = 00:01:42, memory = 2458.15 (MB).
    Completing 100% with 15896 violations.
    elapsed time = 00:02:00, memory = 1305.88 (MB).
[INFO DRT-0199]   Number of violations = 23130.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   via4   met5
Cut Spacing          0    100      0      3      0      0      0      0      0
Metal Spacing      293      0   2754      0    592     23     15      0      4
Min Hole             0      0     63      0      0      0      0      0      0
NS Metal             9      0      0      0      0      0      0      0      0
Recheck              3      0   4449      0   2308    324    143      0      7
Short                0      1   9920     20   2030     58     10      1      0
[INFO DRT-0267] cpu time = 00:11:20, elapsed time = 00:02:00, memory = 1451.50 (MB), peak = 3450.49 (MB)
Total wire length = 1296322 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 469193 um.
Total wire length on LAYER met2 = 510619 um.
Total wire length on LAYER met3 = 186005 um.
Total wire length on LAYER met4 = 122173 um.
Total wire length on LAYER met5 = 8329 um.
Total number of vias = 224907.
Up-via summary (total 224907):.

-------------------------
 FR_MASTERSLICE         0
            li1     98765
           met1    113861
           met2      8810
           met3      3315
           met4       156
-------------------------
                   224907


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 23130 violations.
    elapsed time = 00:00:06, memory = 2078.75 (MB).
    Completing 20% with 23130 violations.
    elapsed time = 00:00:17, memory = 2961.60 (MB).
    Completing 30% with 19288 violations.
    elapsed time = 00:00:25, memory = 1854.88 (MB).
    Completing 40% with 19288 violations.
    elapsed time = 00:00:35, memory = 2516.12 (MB).
    Completing 50% with 19288 violations.
    elapsed time = 00:00:48, memory = 3489.05 (MB).
    Completing 60% with 15508 violations.
    elapsed time = 00:00:54, memory = 1847.50 (MB).
    Completing 70% with 15508 violations.
    elapsed time = 00:01:05, memory = 2692.58 (MB).
    Completing 80% with 10987 violations.
    elapsed time = 00:01:15, memory = 1694.43 (MB).
    Completing 90% with 10987 violations.
    elapsed time = 00:01:25, memory = 2389.97 (MB).
    Completing 100% with 7140 violations.
    elapsed time = 00:01:41, memory = 1352.99 (MB).
[INFO DRT-0199]   Number of violations = 7779.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          5      0      0      0      0
Metal Spacing        0    972    268     12      3
Min Hole             0     34      1      0      0
Recheck              0     43     13    583      0
Short                0   5173    668      1      3
[INFO DRT-0267] cpu time = 00:09:32, elapsed time = 00:01:42, memory = 1499.99 (MB), peak = 3590.17 (MB)
Total wire length = 1285263 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 465036 um.
Total wire length on LAYER met2 = 504590 um.
Total wire length on LAYER met3 = 185732 um.
Total wire length on LAYER met4 = 121685 um.
Total wire length on LAYER met5 = 8219 um.
Total number of vias = 223487.
Up-via summary (total 223487):.

-------------------------
 FR_MASTERSLICE         0
            li1     98748
           met1    112655
           met2      8688
           met3      3250
           met4       146
-------------------------
                   223487


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7779 violations.
    elapsed time = 00:00:04, memory = 1823.25 (MB).
    Completing 20% with 7779 violations.
    elapsed time = 00:00:16, memory = 2751.16 (MB).
    Completing 30% with 7806 violations.
    elapsed time = 00:00:24, memory = 1685.62 (MB).
    Completing 40% with 7806 violations.
    elapsed time = 00:00:32, memory = 2361.44 (MB).
    Completing 50% with 7806 violations.
    elapsed time = 00:00:45, memory = 3395.84 (MB).
    Completing 60% with 7680 violations.
    elapsed time = 00:00:54, memory = 1990.79 (MB).
    Completing 70% with 7680 violations.
    elapsed time = 00:01:05, memory = 3003.04 (MB).
    Completing 80% with 7443 violations.
    elapsed time = 00:01:13, memory = 1763.56 (MB).
    Completing 90% with 7443 violations.
    elapsed time = 00:01:24, memory = 2416.37 (MB).
    Completing 100% with 7411 violations.
    elapsed time = 00:01:36, memory = 1358.98 (MB).
[INFO DRT-0199]   Number of violations = 9187.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          1      0      0      0      0      0
Metal Spacing        0    910      0    190     19      1
Min Hole             0     33      0      0      0      0
Recheck              0    388      0      5   1383      0
Short                0   5590      1    651     10      5
[INFO DRT-0267] cpu time = 00:09:02, elapsed time = 00:01:37, memory = 1499.23 (MB), peak = 3590.17 (MB)
Total wire length = 1282178 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 464261 um.
Total wire length on LAYER met2 = 502464 um.
Total wire length on LAYER met3 = 185493 um.
Total wire length on LAYER met4 = 121771 um.
Total wire length on LAYER met5 = 8188 um.
Total number of vias = 222510.
Up-via summary (total 222510):.

-------------------------
 FR_MASTERSLICE         0
            li1     98748
           met1    111757
           met2      8651
           met3      3212
           met4       142
-------------------------
                   222510


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 9187 violations.
    elapsed time = 00:00:07, memory = 1948.24 (MB).
    Completing 20% with 9187 violations.
    elapsed time = 00:00:13, memory = 2788.18 (MB).
    Completing 30% with 6619 violations.
    elapsed time = 00:00:18, memory = 1594.39 (MB).
    Completing 40% with 6619 violations.
    elapsed time = 00:00:25, memory = 2293.07 (MB).
    Completing 50% with 6619 violations.
    elapsed time = 00:00:33, memory = 3400.87 (MB).
    Completing 60% with 4281 violations.
    elapsed time = 00:00:40, memory = 1895.03 (MB).
    Completing 70% with 4281 violations.
    elapsed time = 00:00:47, memory = 2735.43 (MB).
    Completing 80% with 2683 violations.
    elapsed time = 00:00:54, memory = 1663.51 (MB).
    Completing 90% with 2683 violations.
    elapsed time = 00:00:58, memory = 2217.84 (MB).
    Completing 100% with 898 violations.
    elapsed time = 00:01:09, memory = 1358.94 (MB).
[INFO DRT-0199]   Number of violations = 908.
Viol/Layer        met1    via   met2   met3
Cut Spacing          0      1      0      0
Metal Spacing      196      0     79      7
Min Hole             2      0      0      0
Recheck             14      0      3      0
Short              454      1    151      0
[INFO DRT-0267] cpu time = 00:06:21, elapsed time = 00:01:10, memory = 1408.32 (MB), peak = 3590.17 (MB)
Total wire length = 1281489 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 440402 um.
Total wire length on LAYER met2 = 500642 um.
Total wire length on LAYER met3 = 208182 um.
Total wire length on LAYER met4 = 124085 um.
Total wire length on LAYER met5 = 8176 um.
Total number of vias = 226509.
Up-via summary (total 226509):.

-------------------------
 FR_MASTERSLICE         0
            li1     98748
           met1    112257
           met2     11898
           met3      3464
           met4       142
-------------------------
                   226509


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 908 violations.
    elapsed time = 00:00:00, memory = 1642.57 (MB).
    Completing 20% with 908 violations.
    elapsed time = 00:00:02, memory = 1871.94 (MB).
    Completing 30% with 795 violations.
    elapsed time = 00:00:03, memory = 1360.98 (MB).
    Completing 40% with 795 violations.
    elapsed time = 00:00:04, memory = 1730.91 (MB).
    Completing 50% with 795 violations.
    elapsed time = 00:00:05, memory = 1927.66 (MB).
    Completing 60% with 607 violations.
    elapsed time = 00:00:10, memory = 1367.90 (MB).
    Completing 70% with 607 violations.
    elapsed time = 00:00:12, memory = 2065.40 (MB).
    Completing 80% with 309 violations.
    elapsed time = 00:00:13, memory = 1369.41 (MB).
    Completing 90% with 309 violations.
    elapsed time = 00:00:14, memory = 1710.96 (MB).
    Completing 100% with 15 violations.
    elapsed time = 00:00:16, memory = 1367.34 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        met1   met2
Metal Spacing        7      0
Short                7      1
[INFO DRT-0267] cpu time = 00:01:08, elapsed time = 00:00:16, memory = 1371.59 (MB), peak = 3590.17 (MB)
Total wire length = 1281345 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 439492 um.
Total wire length on LAYER met2 = 500301 um.
Total wire length on LAYER met3 = 209033 um.
Total wire length on LAYER met4 = 124340 um.
Total wire length on LAYER met5 = 8176 um.
Total number of vias = 226633.
Up-via summary (total 226633):.

-------------------------
 FR_MASTERSLICE         0
            li1     98748
           met1    112224
           met2     12027
           met3      3492
           met4       142
-------------------------
                   226633


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 1371.59 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 1371.59 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 1371.31 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 1371.31 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 1371.31 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 1371.31 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:00, memory = 1371.31 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:01, memory = 1371.58 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:01, memory = 1371.58 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 1371.66 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1371.66 (MB), peak = 3590.17 (MB)
Total wire length = 1281355 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 439485 um.
Total wire length on LAYER met2 = 500304 um.
Total wire length on LAYER met3 = 209047 um.
Total wire length on LAYER met4 = 124340 um.
Total wire length on LAYER met5 = 8176 um.
Total number of vias = 226657.
Up-via summary (total 226657):.

-------------------------
 FR_MASTERSLICE         0
            li1     98748
           met1    112237
           met2     12038
           met3      3492
           met4       142
-------------------------
                   226657


[INFO DRT-0198] Complete detail routing.
Total wire length = 1281355 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 439485 um.
Total wire length on LAYER met2 = 500304 um.
Total wire length on LAYER met3 = 209047 um.
Total wire length on LAYER met4 = 124340 um.
Total wire length on LAYER met5 = 8176 um.
Total number of vias = 226657.
Up-via summary (total 226657):.

-------------------------
 FR_MASTERSLICE         0
            li1     98748
           met1    112237
           met2     12038
           met3      3492
           met4       142
-------------------------
                   226657


[INFO DRT-0267] cpu time = 00:37:29, elapsed time = 00:06:49, memory = 1371.66 (MB), peak = 3590.17 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/results/routing/cpu.odb'…
Writing netlist to '/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/results/routing/cpu.nl.v'…
Writing powered netlist to '/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/results/routing/cpu.pnl.v'…
Writing layout to '/openlane/designs/RV32_pipelined/runs/RUN_2023.06.13_19.46.51/results/routing/cpu.def'…
