<!doctype html>
<html>
<head>
<title>PRSR (R5_DBG_1) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___r5_dbg_1.html")>R5_DBG_1 Module</a> &gt; PRSR (R5_DBG_1) Register</p><h1>PRSR (R5_DBG_1) Register</h1>
<h2>PRSR (R5_DBG_1) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>PRSR</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000314</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FEBF2314 (CORESIGHT_R5_DBG_1)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Device Powerdown and Reset Status Register</td></tr>
</table>
<p></p>
<h2>PRSR (R5_DBG_1) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>Sticky_reset_status</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Sticky reset status bit. Thisbit is cleared on read.<br/>0 = the processor has not been reset since the last time this register was read.<br/>1 = the processor has been reset since the last time this register was read.<br/>This sticky bit is set to 1 when nRESETm is asserted. This bit is reset to 0 by PRESETDBGmn.</td></tr>
<tr valign=top><td>Reset_status</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Reset status bit:<br/>0 = the processor is not held in reset<br/>1 = the processor isheld in reset.<br/>This bit reads 1 when nRESETm is asserted.</td></tr>
<tr valign=top><td>Sticky_power_down_status</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Indicates if the core power domain has been powered down since the PRCR was last read.<br/>0 = the CPU has not been powered down since the last read.<br/>1 = the CPU has been powered down since the last read.<br/>If this bit is 1:<br/>. The contents of the core domain debug registers have been lost and must be reprogrammed.<br/>. Debug-APB transactions that access core domain debug registers receive an error response.<br/>This bit is cleared to 0 on a read.</td></tr>
<tr valign=top><td>Power_down_status</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Indicates the status of the core power domain:<br/>0 = the CPU is powered-down, that is, it is in Dormant or Shutdown mode. Core-domain debug registers cannot be accessed.<br/>1 = the CPU is powered-up, that is, it is in Run or Standby mode. All debug registers can be accessed.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>