CONFIGS=-DEXT_TCU_ENABLE -DNUM_CORES=4 -DNUM_WARPS=8 -DNUM_THREADS=8 -DPERF_ENABLE
Running: CONFIGS="-DEXT_TCU_ENABLE -DNUM_CORES=4 -DNUM_WARPS=8 -DNUM_THREADS=8 -DPERF_ENABLE" make -C ./ci/../runtime/simx > /dev/null
Running: make -C "./ci/../tests/regression/sgemm_tcu" run-simx
make: Entering directory '/home/andyl/vortex/tests/regression/sgemm_tcu'
LD_LIBRARY_PATH=/home/andyl/vortex/runtime: VORTEX_DRIVER=simx ./sgemm_tcu 
open device connection
input data type: tf32 (id=3)
output data type: fp32 (id=0)
WMMA Core Dimension: M=4, N=2, K=2
WMMA Tile Dimension: M=8, N=8, K=8
matrix A: 32x32
matrix B: 32x256
matrix C: 32x256
allocate device memory
A_addr=0x10000
B_addr=0x11000
C_addr=0x19000
upload matrix A buffer
upload matrix B buffer
upload program
upload kernel argument
start device
wait for completion
Elapsed time: 1727 ms
download destination buffer
verify result
cleanup
PERF: core0: scheduler idle=266588 (94%)
PERF: core0: scheduler stalls=0 (0%)
PERF: core0: ibuffer stalls=109689 (39%)
PERF: core0: scoreboard stalls=185212 (65%) (alu=0%, lsu=99%, csrs=0%, wctl=0%, fpu=0%, tcu=0%)
PERF: core0: operands stalls=3679 (1%)
PERF: core0: ifetches=14630
PERF: core0: ifetch latency=50 cycles
PERF: core0: loads=21731
PERF: core0: load latency=128 cycles
PERF: core0: stores=7384
PERF: core0: instrs=113994, cycles=281094, IPC=0.405537
PERF: core1: scheduler idle=266501 (94%)
PERF: core1: scheduler stalls=0 (0%)
PERF: core1: ibuffer stalls=109209 (38%)
PERF: core1: scoreboard stalls=184835 (65%) (alu=0%, lsu=99%, csrs=0%, wctl=0%, fpu=0%, tcu=0%)
PERF: core1: operands stalls=3679 (1%)
PERF: core1: ifetches=14630
PERF: core1: ifetch latency=50 cycles
PERF: core1: loads=21731
PERF: core1: load latency=124 cycles
PERF: core1: stores=7384
PERF: core1: instrs=113994, cycles=281007, IPC=0.405663
PERF: core2: scheduler idle=266526 (94%)
PERF: core2: scheduler stalls=0 (0%)
PERF: core2: ibuffer stalls=109468 (38%)
PERF: core2: scoreboard stalls=184702 (65%) (alu=0%, lsu=99%, csrs=0%, wctl=0%, fpu=0%, tcu=0%)
PERF: core2: operands stalls=3679 (1%)
PERF: core2: ifetches=14630
PERF: core2: ifetch latency=50 cycles
PERF: core2: loads=21731
PERF: core2: load latency=122 cycles
PERF: core2: stores=7384
PERF: core2: instrs=113994, cycles=281032, IPC=0.405626
PERF: core3: scheduler idle=266369 (94%)
PERF: core3: scheduler stalls=0 (0%)
PERF: core3: ibuffer stalls=113130 (40%)
PERF: core3: scoreboard stalls=184897 (65%) (alu=0%, lsu=99%, csrs=0%, wctl=0%, fpu=0%, tcu=0%)
PERF: core3: operands stalls=3679 (1%)
PERF: core3: ifetches=14630
PERF: core3: ifetch latency=50 cycles
PERF: core3: loads=21731
PERF: core3: load latency=130 cycles
PERF: core3: stores=7384
PERF: core3: instrs=113994, cycles=280634, IPC=0.406202
PERF: scheduler idle=1065984 (94%)
PERF: scheduler stalls=0 (0%)
PERF: ibuffer stalls=441496 (39%)
PERF: scoreboard stalls=739646 (65%) (alu=0%, lsu=99%, csrs=0%, wctl=0%, fpu=0%, tcu=0%)
PERF: operands stalls=14716 (1%)
PERF: ifetches=58520
PERF: loads=86924
PERF: stores=29536
PERF: ifetch latency=50 cycles
PERF: load latency=126 cycles
PERF: instrs=455976, cycles=281094, IPC=1.622148
PASSED!
make: Leaving directory '/home/andyl/vortex/tests/regression/sgemm_tcu'
