<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>My Resume</title>
</head>
<body>
    <h1>Xu Zhang</h1>
    <img src="./assets/photo.jpg" height="200" />
    <h2>Summary</h2>
    <hr />
    <h3>Exemplifies skills in: Project Research, Coordination and Communication</h3>
    <p>An entry-level engineer holding a Master's in Electrical Engineering backed by a 1-year practical research experience 
        accentuated by success in boosting sensitivity of detection systems for gravitational wave and developing cutting edge 
        signal processing algorithms. Has 8-month experience working as a FPGA engineer in HUAWEI company after 
        graduation and excels at developing great rapport with people and solving problems. Has a good understanding and 
        interpretation of legislation within the electrical field. Offers intermediate skills in Engineering design tools and software 
        (Altium Designer, Quartus II, Modelsim); programming languages (C/C++, Python, Java, Verilog etc.); statistical 
        analysis software (Matlab, Minitab). Seeks a position at an engineering company, to apply gained academic 
        knowledge and communication skills; and advance a career as a Graduate Engineer.</p>
    <h2>Education</h2>
    <hr />
    <h3>Master of Electrical Engineering (with Distinction) (WAM = 80.158) Dec 2019</h3>
    <h3>THE UNIVERSITY OF MELBOURNE, Parkville, VIC</h3>
    <h4>Core Coursework:</h4>
    <ul>
        <li>Control Systems, Signal Processing, Electronic Circuit Design, etc.</li>
    </ul>
    <h4>Projects Completed:</h4>
    <ul>
        <li>Built a game console from drawing schematic diagram and PCB, and finally uploaded the game code to run it</li>
        <li>Completed a calculator function using Verilog language in Quartus II</li>
        <li>Developed a Temperature Controller after building many circuits and a feedback system using temperature sensor</li>
    </ul>
    <h4>Awards/Accolades:</h4>
    <ul>
        <li>Merit Award for the outstanding achievement in master’s project on gravitational wave detection in the field of Electrical and Electronic Engineering.</li>
    </ul>
    <h3>Bachelor's in Measuring & Control Technology & Instruments (WAM = 83.4) Jul 2016</h3>
    <h3>HARBIN INSTITUTE OF TECHNOLOGY, China</h3>
    <h4>Core Coursework:</h4>
    <ul>
        <li>Sensor Technology & Application, Mechanics Basis, Instrument Design Theory, etc.</li>
    </ul>
    <h4>Awards/Accolades:</h4>
    <ul>
        <li>Multiple Learning Merit Scholarships; 2nd-Class Honours of American Mathematical Contest in Modelling (MCM); Excellence Award for Graduation Project Paper.</li>
    </ul>
    <h2>Research Project Summary</h2>
    <hr />
    <h3>ARC Centre of Excellence for Gravitational Wave Discovery (OzGrav) Dec 2018 - Nov 2019</h3>
    <h3>Team Member - Advances in Signal Processing & Control for Gravitational Wave Detection</h3>
    <h4>Research Description:</h4>
    <ul>
        <li>Focused on boosting sensitivity of the detection systems and developing more advanced signal processing algorithms.</li>
        <li>Analysing the coupling characteristics of the isolator system in a modelling software ANSYS and 3 different closed control methods are investigated to suppress the seismic noise and stabilize the detector.</li>
    </ul>
    <h4>Key Activities:</h4>
    <ul>
        <li>Initially completed the system identification of the isolator system with teammates</li>
        <li>Modelled the isolator system in MATLAB as requested by the Professors</li>
        <li>Used 3 different closed control methods (PID, LQG and H-infinity loopshaping) to control the isolator system and reduce the disturbance of seismic noise whilst stabilizing the detector.</li>
    </ul>
    <h2>Work Experience</h2>
    <hr />
    <h3>Huawei Technologies Co., Ltd. (Shanghai, China) Jan - Aug 2021</h3>
    <h3>FPGA and IC Verification Engineer</h3>
    <ul>
        <li>Familiar with the whole process of FPGA project and the use of different tools at different stages like Vivado/Quartus, QuestaSim/Modelsim</li>
        <li>Learn SystemVerilog and UVM methodology for IC verification project, frequently use Linux, GVIM and SVN for daily work</li>
        <li>Participate in the big project of integrated verification of the SOC chip for 5G base station, and successfully complete test point decomposition, test case planning/writing and coverage collection</li>
        <li>Experience in the whole process of integrated verification of SOC chip, have a good understanding of the input/output components and their quality requirements at each stage</li>
        <li>Be selected as the excellent new employee</li>
    </ul>
    <h2>Additional Information</h2>
    <hr />
    <ul>
        <li>Languages: English (Fluent); Mandarin (Native)</li>
        <li>Visa Status: Permanent Resident</li>
        <li><a href="./public/hobbies.html">My Hobbies</a></li>
        <li><a href="./public/contact.html">Contact Me</a></li>
    </ul>
    <footer>
        <p>© Xu Zhang. All rights reserved.</p>
    </footer>
</body>
</html>