$date
	Thu Feb 26 12:20:26 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_sync_fifo $end
$var wire 8 ! rd_data [7:0] $end
$var wire 1 " full $end
$var wire 1 # empty $end
$var parameter 32 $ DEPTH $end
$var parameter 32 % WIDTH $end
$var reg 1 & clk $end
$var reg 1 ' rd_en $end
$var reg 1 ( rst_n $end
$var reg 8 ) wr_data [7:0] $end
$var reg 1 * wr_en $end
$scope module dut $end
$var wire 1 & clk $end
$var wire 1 ' rd_en $end
$var wire 1 ( rst_n $end
$var wire 8 + wr_data [7:0] $end
$var wire 1 * wr_en $end
$var wire 1 " full $end
$var wire 1 # empty $end
$var parameter 32 , DEPTH $end
$var parameter 32 - WIDTH $end
$var reg 8 . rd_data [7:0] $end
$var reg 5 / rd_ptr [4:0] $end
$var reg 5 0 wr_ptr [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 -
b10000 ,
b1000 %
b10000 $
$end
#0
$dumpvars
bx 0
bx /
bx .
b0 +
0*
b0 )
0(
0'
0&
x#
x"
bx !
$end
#5000
0"
1#
b0 0
b0 /
1&
#10000
0&
#15000
1&
#20000
0&
1(
#25000
0#
b1 0
b100100 )
b100100 +
1*
1&
#30000
0&
#35000
b10 0
b10000001 )
b10000001 +
1&
#40000
0&
#45000
b11 0
b1001 )
b1001 +
1&
#50000
0&
#55000
b100 0
b1100011 )
b1100011 +
1&
#60000
0&
#65000
b101 0
b1101 )
b1101 +
1&
#70000
0&
#75000
0*
1&
#80000
0&
#85000
1&
#90000
0&
#95000
b1 /
b100100 !
b100100 .
1'
1&
#100000
0&
#105000
b10 /
b10000001 !
b10000001 .
1&
#110000
0&
#115000
b11 /
b1001 !
b1001 .
1&
#120000
0&
#125000
b100 /
b1100011 !
b1100011 .
1&
#130000
0&
#135000
1#
b101 /
b1101 !
b1101 .
1&
#140000
0&
#145000
0'
1&
#150000
0&
#155000
1&
#160000
0&
#165000
1&
#170000
0&
#175000
1&
#180000
0&
#185000
1&
#190000
0&
#195000
1&
#200000
0&
#205000
1&
#210000
0&
#215000
1&
#220000
0&
#225000
1&
#230000
0&
#235000
1&
#240000
0&
#245000
1&
