Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/Documents/ISE/P3_EX3/TB_ex3_isim_beh.exe -prj /home/ise/Documents/ISE/P3_EX3/TB_ex3_beh.prj work.TB_ex3 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Documents/ISE/P3_EX3/EX3.vhd" into library work
Parsing VHDL file "/home/ise/Documents/ISE/P3_EX3/TB_ex3.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95316 KB
Fuse CPU Usage: 820 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture intermediate_signals of entity EX3 [ex3_default]
Compiling architecture behavior of entity tb_ex3
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/ise/Documents/ISE/P3_EX3/TB_ex3_isim_beh.exe
Fuse Memory Usage: 103948 KB
Fuse CPU Usage: 830 ms
GCC CPU Usage: 90 ms
