digraph "CFG for '_Z15stencil_no_syncPiS_' function" {
	label="CFG for '_Z15stencil_no_syncPiS_' function";

	Node0x52ed500 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !5, !invariant.load !6\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = add i32 %10, %3\l  %12 = add nuw nsw i32 %3, 3\l  %13 = add nsw i32 %11, 3\l  %14 = sext i32 %13 to i64\l  %15 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %14\l  %16 = load i32, i32 addrspace(1)* %15, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %17 = getelementptr inbounds [1030 x i32], [1030 x i32] addrspace(3)*\l... @_ZZ15stencil_no_syncPiS_E4temp, i32 0, i32 %12\l  store i32 %16, i32 addrspace(3)* %17, align 4, !tbaa !7\l  %18 = icmp ult i32 %3, 3\l  br i1 %18, label %23, label %19\l|{<s0>T|<s1>F}}"];
	Node0x52ed500:s0 -> Node0x52f0750;
	Node0x52ed500:s1 -> Node0x52f07a0;
	Node0x52f07a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%19:\l19:                                               \l  %20 = getelementptr inbounds [1030 x i32], [1030 x i32] addrspace(3)*\l... @_ZZ15stencil_no_syncPiS_E4temp, i32 0, i32 %3\l  %21 = load i32, i32 addrspace(3)* %20, align 4, !tbaa !7\l  %22 = sext i32 %11 to i64\l  br label %34\l}"];
	Node0x52f07a0 -> Node0x52f0a80;
	Node0x52f0750 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%23:\l23:                                               \l  %24 = sext i32 %11 to i64\l  %25 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %24\l  %26 = load i32, i32 addrspace(1)* %25, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %27 = getelementptr inbounds [1030 x i32], [1030 x i32] addrspace(3)*\l... @_ZZ15stencil_no_syncPiS_E4temp, i32 0, i32 %3\l  store i32 %26, i32 addrspace(3)* %27, align 4, !tbaa !7\l  %28 = add nsw i32 %11, 1027\l  %29 = sext i32 %28 to i64\l  %30 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %29\l  %31 = load i32, i32 addrspace(1)* %30, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %32 = add nuw nsw i32 %3, 1027\l  %33 = getelementptr inbounds [1030 x i32], [1030 x i32] addrspace(3)*\l... @_ZZ15stencil_no_syncPiS_E4temp, i32 0, i32 %32\l  store i32 %31, i32 addrspace(3)* %33, align 4, !tbaa !7\l  br label %34\l}"];
	Node0x52f0750 -> Node0x52f0a80;
	Node0x52f0a80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%34:\l34:                                               \l  %35 = phi i64 [ %22, %19 ], [ %24, %23 ]\l  %36 = phi i32 [ %21, %19 ], [ %26, %23 ]\l  %37 = add nuw nsw i32 %3, 1\l  %38 = getelementptr inbounds [1030 x i32], [1030 x i32] addrspace(3)*\l... @_ZZ15stencil_no_syncPiS_E4temp, i32 0, i32 %37\l  %39 = load i32, i32 addrspace(3)* %38, align 4, !tbaa !7\l  %40 = add nsw i32 %39, %36\l  %41 = add nuw nsw i32 %3, 2\l  %42 = getelementptr inbounds [1030 x i32], [1030 x i32] addrspace(3)*\l... @_ZZ15stencil_no_syncPiS_E4temp, i32 0, i32 %41\l  %43 = load i32, i32 addrspace(3)* %42, align 4, !tbaa !7\l  %44 = add nsw i32 %43, %40\l  %45 = add nsw i32 %16, %44\l  %46 = add nuw nsw i32 %3, 4\l  %47 = getelementptr inbounds [1030 x i32], [1030 x i32] addrspace(3)*\l... @_ZZ15stencil_no_syncPiS_E4temp, i32 0, i32 %46\l  %48 = load i32, i32 addrspace(3)* %47, align 4, !tbaa !7\l  %49 = add nsw i32 %48, %45\l  %50 = add nuw nsw i32 %3, 5\l  %51 = getelementptr inbounds [1030 x i32], [1030 x i32] addrspace(3)*\l... @_ZZ15stencil_no_syncPiS_E4temp, i32 0, i32 %50\l  %52 = load i32, i32 addrspace(3)* %51, align 4, !tbaa !7\l  %53 = add nsw i32 %52, %49\l  %54 = add nuw nsw i32 %3, 6\l  %55 = getelementptr inbounds [1030 x i32], [1030 x i32] addrspace(3)*\l... @_ZZ15stencil_no_syncPiS_E4temp, i32 0, i32 %54\l  %56 = load i32, i32 addrspace(3)* %55, align 4, !tbaa !7\l  %57 = add nsw i32 %56, %53\l  %58 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %35\l  store i32 %57, i32 addrspace(1)* %58, align 4, !tbaa !7\l  ret void\l}"];
}
