Netlists:
e1: (i0, io2f_1)	(m1, flush)	(m3, flush)	(m13, flush)
e4: (m1, stencil_valid)	(i2, f2io_1)
e12: (m3, stencil_valid)	(i4, f2io_1)
e18: (p5, pe_outputs_0)	(p23, inputs0)
e20: (r30, reg)	(p6, inputs2)
e21: (p6, pe_outputs_0)	(p22, inputs1)
e23: (r25, reg)	(p7, inputs2)	(r26, reg)
e24: (p7, pe_outputs_0)	(p11, inputs0)
e26: (r26, reg)	(p8, inputs2)
e27: (p8, pe_outputs_0)	(p11, inputs1)
e29: (I9, io2f_16)	(p10, inputs2)	(m13, data_in_0)	(r25, reg)
e31: (p10, pe_outputs_0)	(p11, inputs2)
e33: (p11, pe_outputs_0)	(p15, inputs0)
e35: (r27, reg)	(p12, inputs2)	(r28, reg)
e36: (p12, pe_outputs_0)	(p15, inputs1)
e38: (m13, data_out_1)	(p16, inputs2)	(r29, reg)
e42: (m13, data_out_0)	(p14, inputs2)	(r27, reg)
e46: (p14, pe_outputs_0)	(p15, inputs2)
e48: (p15, pe_outputs_0)	(p18, inputs0)
e50: (p16, pe_outputs_0)	(p18, inputs1)
e52: (r28, reg)	(p17, inputs2)
e53: (p17, pe_outputs_0)	(p18, inputs2)
e55: (p18, pe_outputs_0)	(p21, inputs0)
e57: (p19, pe_outputs_0)	(p21, inputs1)
e59: (r29, reg)	(p20, inputs2)	(r30, reg)
e60: (p20, pe_outputs_0)	(p21, inputs2)
e62: (p21, pe_outputs_0)	(p22, inputs2)
e64: (p22, pe_outputs_0)	(p23, inputs2)
e66: (p23, pe_outputs_0)	(I24, f2io_16)

ID to Names:
i0: reset
m1: op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet
i2: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en
m3: op_hcompute_hw_output_stencil_port_controller_garnet
i4: hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
p5: op_hcompute_blur_stencil$inner_compute$i140287418580368_i140287409979920
p6: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287398385616_i140287398977104
p7: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287400747984_i140287398977104
p8: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287401017104_i140287398977104
I9: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
p10: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287399655376_i140287398977104
p11: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287400748048_i140287384989136
p12: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287401205456_i140287398977104
m13: hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet
p14: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287399656592_i140287398977104
p15: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287400747472_i140287384989136
p16: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287398975056_i140287398977104
p17: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287397905232_i140287398977104
p18: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287400362640_i140287384989136
p19: op_hcompute_blur_unnormalized_stencil$inner_compute$i140287388754384_i140287409979920
p20: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287398974800_i140287398977104
p21: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287400365904_i140287384989136
p22: op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140287400365072_i140287384707600
p23: op_hcompute_blur_stencil$inner_compute$i140287395364176_i140287400343056
I24: hw_output_stencil_op_hcompute_hw_output_stencil_write_0
r25: hw_input_global_wrapper_stencil$d_reg__U2
r26: hw_input_global_wrapper_stencil$d_reg__U3
r27: hw_input_global_wrapper_stencil$d_reg__U4
r28: hw_input_global_wrapper_stencil$d_reg__U5
r29: hw_input_global_wrapper_stencil$d_reg__U6
r30: hw_input_global_wrapper_stencil$d_reg__U7

Netlist Bus:
e1: 1
e4: 1
e12: 1
e18: 16
e20: 16
e21: 16
e23: 16
e24: 16
e26: 16
e27: 16
e29: 16
e31: 16
e33: 16
e35: 16
e36: 16
e38: 16
e42: 16
e46: 16
e48: 16
e50: 16
e52: 16
e53: 16
e55: 16
e57: 16
e59: 16
e60: 16
e62: 16
e64: 16
e66: 16
