\doxysection{VGA\+\_\+\+Driver/\+Drivers/\+CMSIS/\+Core\+\_\+\+A/\+Include/cmsis\+\_\+iccarm.h File Reference}
\hypertarget{_core___a_2_include_2cmsis__iccarm_8h}{}\label{_core___a_2_include_2cmsis__iccarm_8h}\index{VGA\_Driver/Drivers/CMSIS/Core\_A/Include/cmsis\_iccarm.h@{VGA\_Driver/Drivers/CMSIS/Core\_A/Include/cmsis\_iccarm.h}}


CMSIS compiler ICCARM (IAR Compiler for Arm) header file.  


{\ttfamily \#include $<$intrinsics.\+h$>$}\newline
{\ttfamily \#include "{}cmsis\+\_\+cp15.\+h"{}}\newline
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}\label{_core___a_2_include_2cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393} 
\#define {\bfseries \+\_\+\+\_\+\+IAR\+\_\+\+FT}~\+\_\+\+Pragma("{}inline=forced"{}) \+\_\+\+\_\+intrinsic
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_ada3e360f585385631c8548f73fa59e09}\label{_core___a_2_include_2cmsis__iccarm_8h_ada3e360f585385631c8548f73fa59e09} 
\#define {\bfseries \+\_\+\+\_\+\+ICCARM\+\_\+\+V8}~0
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_aa65ef8f7a5e8b7a6ea6c1d48b4c78e55}\label{_core___a_2_include_2cmsis__iccarm_8h_aa65ef8f7a5e8b7a6ea6c1d48b4c78e55} 
\#define {\bfseries \+\_\+\+\_\+\+ALIGNED}(x)
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd}\label{_core___a_2_include_2cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd} 
\#define {\bfseries \+\_\+\+\_\+\+ASM}~\+\_\+\+\_\+asm
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a6516fb12ab0dd45c734f8cef7d921af6}\label{_core___a_2_include_2cmsis__iccarm_8h_a6516fb12ab0dd45c734f8cef7d921af6} 
\#define {\bfseries \+\_\+\+\_\+\+COMPILER\+\_\+\+BARRIER}()~\+\_\+\+\_\+\+ASM volatile("{}"{}\+:::"{}memory"{})
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_ade2d8d7118f8ff49547f60aa0c3382bb}\label{_core___a_2_include_2cmsis__iccarm_8h_ade2d8d7118f8ff49547f60aa0c3382bb} 
\#define {\bfseries \+\_\+\+\_\+\+INLINE}~inline
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a153a4a31b276a9758959580538720a51}\label{_core___a_2_include_2cmsis__iccarm_8h_a153a4a31b276a9758959580538720a51} 
\#define {\bfseries \+\_\+\+\_\+\+NO\+\_\+\+RETURN}~\+\_\+\+Pragma("{}object\+\_\+attribute=\+\_\+\+\_\+noreturn"{})
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_abe8996d3d985ee1529475443cc635bf1}\label{_core___a_2_include_2cmsis__iccarm_8h_abe8996d3d985ee1529475443cc635bf1} 
\#define {\bfseries \+\_\+\+\_\+\+PACKED}~\+\_\+\+\_\+packed
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a4dbb70fab85207c27b581ecb6532b314}\label{_core___a_2_include_2cmsis__iccarm_8h_a4dbb70fab85207c27b581ecb6532b314} 
\#define {\bfseries \+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT}~\+\_\+\+\_\+packed struct
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a6fba34d08b0a526830b4231d2ea0b89a}\label{_core___a_2_include_2cmsis__iccarm_8h_a6fba34d08b0a526830b4231d2ea0b89a} 
\#define {\bfseries \+\_\+\+\_\+\+PACKED\+\_\+\+UNION}~\+\_\+\+\_\+packed union
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a378ac21329d33f561f90265eef89f564}\label{_core___a_2_include_2cmsis__iccarm_8h_a378ac21329d33f561f90265eef89f564} 
\#define {\bfseries \+\_\+\+\_\+\+RESTRICT}~restrict
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}\label{_core___a_2_include_2cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c} 
\#define {\bfseries \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE}~static inline
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a2ecb43ce8e7aa73d32f50afa67b42c76}\label{_core___a_2_include_2cmsis__iccarm_8h_a2ecb43ce8e7aa73d32f50afa67b42c76} 
\#define {\bfseries \+\_\+\+\_\+\+FORCEINLINE}~\+\_\+\+Pragma("{}inline=forced"{})
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_ab904513442afdf77d4f8c74f23cbb040}\label{_core___a_2_include_2cmsis__iccarm_8h_ab904513442afdf77d4f8c74f23cbb040} 
\#define {\bfseries \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}~\+\_\+\+\_\+\+FORCEINLINE \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_acdc36c1b3d3e16c17a73889b7d06d0d2}\label{_core___a_2_include_2cmsis__iccarm_8h_acdc36c1b3d3e16c17a73889b7d06d0d2} 
\#define {\bfseries CMSIS\+\_\+\+DEPRECATED}~\+\_\+\+\_\+attribute\+\_\+\+\_\+((deprecated))
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_affc86c22f56e906edc36b79fc834ac54}\label{_core___a_2_include_2cmsis__iccarm_8h_affc86c22f56e906edc36b79fc834ac54} 
\#define {\bfseries \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT16\+\_\+\+READ}(PTR)~\+\_\+\+\_\+iar\+\_\+uint16\+\_\+read(PTR)
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a5020b449a1efa49e9acd6e1e4544ad77}\label{_core___a_2_include_2cmsis__iccarm_8h_a5020b449a1efa49e9acd6e1e4544ad77} 
\#define {\bfseries \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT16\+\_\+\+WRITE}(PTR,  VAL)~\+\_\+\+\_\+iar\+\_\+uint16\+\_\+write(PTR,VAL)
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a9f1782e04d6a7d8fe1639383b5ca1bf9}\label{_core___a_2_include_2cmsis__iccarm_8h_a9f1782e04d6a7d8fe1639383b5ca1bf9} 
\#define {\bfseries \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT32\+\_\+\+READ}(PTR)~\+\_\+\+\_\+iar\+\_\+uint32\+\_\+read(PTR)
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_af746f04ad965c639fdd4eb8d086e19dd}\label{_core___a_2_include_2cmsis__iccarm_8h_af746f04ad965c639fdd4eb8d086e19dd} 
\#define {\bfseries \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT32\+\_\+\+WRITE}(PTR,  VAL)~\+\_\+\+\_\+iar\+\_\+uint32\+\_\+write(PTR,VAL)
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a3e40e4c553fc11588f7a4c2a19e789e0}\label{_core___a_2_include_2cmsis__iccarm_8h_a3e40e4c553fc11588f7a4c2a19e789e0} 
\#define {\bfseries \+\_\+\+\_\+\+USED}~\+\_\+\+Pragma("{}\+\_\+\+\_\+root"{})
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_ac607bf387b29162be6a9b77fc7999539}\label{_core___a_2_include_2cmsis__iccarm_8h_ac607bf387b29162be6a9b77fc7999539} 
\#define {\bfseries \+\_\+\+\_\+\+WEAK}~\+\_\+\+Pragma("{}\+\_\+\+\_\+weak"{})
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a2cf5e66520f87c928ab4395d5787e4df}\label{_core___a_2_include_2cmsis__iccarm_8h_a2cf5e66520f87c928ab4395d5787e4df} 
\#define {\bfseries \+\_\+\+\_\+\+ICCARM\+\_\+\+INTRINSICS\+\_\+\+VERSION\+\_\+\+\_\+}~0
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_af56e3c942846b8643cbf8f5208d6a63b}\label{_core___a_2_include_2cmsis__iccarm_8h_af56e3c942846b8643cbf8f5208d6a63b} 
\#define {\bfseries \+\_\+\+\_\+get\+\_\+\+FPSCR}~\+\_\+\+\_\+cmsis\+\_\+iar\+\_\+get\+\_\+\+FPSR\+\_\+not\+\_\+active
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a6b3a48e13de4b114653b4e06145a601d}\label{_core___a_2_include_2cmsis__iccarm_8h_a6b3a48e13de4b114653b4e06145a601d} 
\#define {\bfseries \+\_\+\+\_\+get\+\_\+\+FPSCR}()~(0)
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a6c141f2890d12b9c0f56eaed4e4846c8}\label{_core___a_2_include_2cmsis__iccarm_8h_a6c141f2890d12b9c0f56eaed4e4846c8} 
\#define {\bfseries \+\_\+\+\_\+enable\+\_\+irq}~\+\_\+\+\_\+enable\+\_\+interrupt
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a6cb98c1adc8a28bc3b48649a3421195d}\label{_core___a_2_include_2cmsis__iccarm_8h_a6cb98c1adc8a28bc3b48649a3421195d} 
\#define {\bfseries \+\_\+\+\_\+disable\+\_\+irq}~\+\_\+\+\_\+disable\+\_\+interrupt
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a16e7da363118de45c8dbd69010629dc4}\label{_core___a_2_include_2cmsis__iccarm_8h_a16e7da363118de45c8dbd69010629dc4} 
\#define {\bfseries \+\_\+\+\_\+enable\+\_\+fault\+\_\+irq}~\+\_\+\+\_\+enable\+\_\+fiq
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a1c8c7def829cba808887b7009b3e05b8}\label{_core___a_2_include_2cmsis__iccarm_8h_a1c8c7def829cba808887b7009b3e05b8} 
\#define {\bfseries \+\_\+\+\_\+disable\+\_\+fault\+\_\+irq}~\+\_\+\+\_\+disable\+\_\+fiq
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_abd585ddc865fb9b7f2493af1eee1a572}\label{_core___a_2_include_2cmsis__iccarm_8h_abd585ddc865fb9b7f2493af1eee1a572} 
\#define {\bfseries \+\_\+\+\_\+\+NOP}~\+\_\+\+\_\+no\+\_\+operation
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_ad0fa4773e9c51500ee78bc4daa88341b}\label{_core___a_2_include_2cmsis__iccarm_8h_ad0fa4773e9c51500ee78bc4daa88341b} 
\#define {\bfseries \+\_\+\+\_\+get\+\_\+x\+PSR}~\+\_\+\+\_\+get\+\_\+\+PSR
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_ad2a4e5d85d92189d574854b2fbfff057}\label{_core___a_2_include_2cmsis__iccarm_8h_ad2a4e5d85d92189d574854b2fbfff057} 
\#define {\bfseries \+\_\+\+\_\+get\+\_\+\+CP}(cp,  op1,  Rt,  CRn,  CRm,  op2)~    \+\_\+\+\_\+\+ASM volatile("{}MRC p"{} \# cp "{}, "{} \# op1 "{}, \%0, c"{} \# CRn "{}, c"{} \# CRm "{}, "{} \# op2 \+: "{}=r"{} (Rt) \+: \+: "{}memory"{} )
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a5e4710ddc910c7feee1de7f118b84ad1}\label{_core___a_2_include_2cmsis__iccarm_8h_a5e4710ddc910c7feee1de7f118b84ad1} 
\#define {\bfseries \+\_\+\+\_\+set\+\_\+\+CP}(cp,  op1,  Rt,  CRn,  CRm,  op2)~    \+\_\+\+\_\+\+ASM volatile("{}MCR p"{} \# cp "{}, "{} \# op1 "{}, \%0, c"{} \# CRn "{}, c"{} \# CRm "{}, "{} \# op2 \+: \+: "{}r"{} (Rt) \+: "{}memory"{} )
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a96a3cccabb5bcaf41115a5dfb3fc6723}\label{_core___a_2_include_2cmsis__iccarm_8h_a96a3cccabb5bcaf41115a5dfb3fc6723} 
\#define {\bfseries \+\_\+\+\_\+get\+\_\+\+CP64}(cp,  op1,  Rt,  CRm)~    \+\_\+\+\_\+\+ASM volatile("{}MRRC p"{} \# cp "{}, "{} \# op1 "{}, \%Q0, \%R0, c"{} \# CRm  \+: "{}=r"{} (Rt) \+: \+: "{}memory"{} )
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_af23b5ae27930ef8d9f62a2cf19338003}\label{_core___a_2_include_2cmsis__iccarm_8h_af23b5ae27930ef8d9f62a2cf19338003} 
\#define {\bfseries \+\_\+\+\_\+set\+\_\+\+CP64}(cp,  op1,  Rt,  CRm)~    \+\_\+\+\_\+\+ASM volatile("{}MCRR p"{} \# cp "{}, "{} \# op1 "{}, \%Q0, \%R0, c"{} \# CRm  \+: \+: "{}r"{} (Rt) \+: "{}memory"{} )
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a15ea6bd3c507d3e81c3b3a1258e46397}\label{_core___a_2_include_2cmsis__iccarm_8h_a15ea6bd3c507d3e81c3b3a1258e46397} 
\#define {\bfseries \+\_\+\+\_\+\+BKPT}(value)~\+\_\+\+\_\+asm volatile ("{}BKPT     \%0"{} \+: \+: "{}i"{}(value))
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a5b68763e0b06a0f6bdcefe2922c564bf}\label{_core___a_2_include_2cmsis__iccarm_8h_a5b68763e0b06a0f6bdcefe2922c564bf} 
\#define {\bfseries \+\_\+\+\_\+get\+\_\+mode}()~(\mbox{\hyperlink{_core___a_2_include_2cmsis__armcc_8h_a0308d7d313bced36c3d1a4c2f9741186}{\+\_\+\+\_\+get\+\_\+\+CPSR}}() \& 0x1\+FU)
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a1305dc7358478164e7ae459adad136d9}\label{_core___a_2_include_2cmsis__iccarm_8h_a1305dc7358478164e7ae459adad136d9} 
\+\_\+\+\_\+\+IAR\+\_\+\+FT uint16\+\_\+t {\bfseries \+\_\+\+\_\+iar\+\_\+uint16\+\_\+read} (void const \texorpdfstring{$\ast$}{*}ptr)
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a68e7687068868fc26ad03774570131c6}\label{_core___a_2_include_2cmsis__iccarm_8h_a68e7687068868fc26ad03774570131c6} 
\+\_\+\+\_\+\+IAR\+\_\+\+FT void {\bfseries \+\_\+\+\_\+iar\+\_\+uint16\+\_\+write} (void const \texorpdfstring{$\ast$}{*}ptr, uint16\+\_\+t val)
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a3f6f0554c695fa3f5a9a7b62987378ba}\label{_core___a_2_include_2cmsis__iccarm_8h_a3f6f0554c695fa3f5a9a7b62987378ba} 
\+\_\+\+\_\+\+IAR\+\_\+\+FT uint32\+\_\+t {\bfseries \+\_\+\+\_\+iar\+\_\+uint32\+\_\+read} (void const \texorpdfstring{$\ast$}{*}ptr)
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a9be6bc4e50ac50dca4005e28e648a675}\label{_core___a_2_include_2cmsis__iccarm_8h_a9be6bc4e50ac50dca4005e28e648a675} 
\+\_\+\+\_\+\+IAR\+\_\+\+FT void {\bfseries \+\_\+\+\_\+iar\+\_\+uint32\+\_\+write} (void const \texorpdfstring{$\ast$}{*}ptr, uint32\+\_\+t val)
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a91da61df5e42a19ec916738671ec7829}\label{_core___a_2_include_2cmsis__iccarm_8h_a91da61df5e42a19ec916738671ec7829} 
\+\_\+\+\_\+\+IAR\+\_\+\+FT void {\bfseries \+\_\+\+\_\+set\+\_\+mode} (uint32\+\_\+t mode)
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_afe7e42185902df89a66f328a9792690b}\label{_core___a_2_include_2cmsis__iccarm_8h_afe7e42185902df89a66f328a9792690b} 
\+\_\+\+\_\+\+IAR\+\_\+\+FT uint32\+\_\+t {\bfseries \+\_\+\+\_\+\+LDREXW} (uint32\+\_\+t volatile \texorpdfstring{$\ast$}{*}ptr)
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_ab861d5af605077b6e52ffc8e67a8f9c6}\label{_core___a_2_include_2cmsis__iccarm_8h_ab861d5af605077b6e52ffc8e67a8f9c6} 
\+\_\+\+\_\+\+IAR\+\_\+\+FT uint32\+\_\+t {\bfseries \+\_\+\+\_\+\+STREXW} (uint32\+\_\+t value, uint32\+\_\+t volatile \texorpdfstring{$\ast$}{*}ptr)
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a482bf57f96735c69970b29257788dbe6}\label{_core___a_2_include_2cmsis__iccarm_8h_a482bf57f96735c69970b29257788dbe6} 
\+\_\+\+\_\+\+IAR\+\_\+\+FT uint32\+\_\+t {\bfseries \+\_\+\+\_\+\+RRX} (uint32\+\_\+t value)
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_a7105032649bf6158d4d2d5dc38a3f94c}\label{_core___a_2_include_2cmsis__iccarm_8h_a7105032649bf6158d4d2d5dc38a3f94c} 
\+\_\+\+\_\+\+IAR\+\_\+\+FT uint32\+\_\+t {\bfseries \+\_\+\+\_\+\+ROR} (uint32\+\_\+t op1, uint32\+\_\+t op2)
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_ab0a994712265466d5b8487c951d8dbcf}\label{_core___a_2_include_2cmsis__iccarm_8h_ab0a994712265466d5b8487c951d8dbcf} 
\+\_\+\+\_\+\+IAR\+\_\+\+FT uint32\+\_\+t {\bfseries \+\_\+\+\_\+get\+\_\+\+FPEXC} (void)
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_ab9133bd8d978bc1aebf0a9b4a64d30b1}\label{_core___a_2_include_2cmsis__iccarm_8h_ab9133bd8d978bc1aebf0a9b4a64d30b1} 
\+\_\+\+\_\+\+IAR\+\_\+\+FT void {\bfseries \+\_\+\+\_\+set\+\_\+\+FPEXC} (uint32\+\_\+t fpexc)
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_af8d0067974cb7c49e0319c297af8b661}\label{_core___a_2_include_2cmsis__iccarm_8h_af8d0067974cb7c49e0319c297af8b661} 
\+\_\+\+\_\+\+IAR\+\_\+\+FT uint32\+\_\+t {\bfseries \+\_\+\+\_\+get\+\_\+\+SP\+\_\+usr} (void)
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_abaf285c7f9c7dfc76b7359d1cc92f558}\label{_core___a_2_include_2cmsis__iccarm_8h_abaf285c7f9c7dfc76b7359d1cc92f558} 
\+\_\+\+\_\+\+IAR\+\_\+\+FT void {\bfseries \+\_\+\+\_\+set\+\_\+\+SP\+\_\+usr} (uint32\+\_\+t top\+Of\+Proc\+Stack)
\item 
\Hypertarget{_core___a_2_include_2cmsis__iccarm_8h_ae4ed17a55cb58b09914a29d8fd36e77a}\label{_core___a_2_include_2cmsis__iccarm_8h_ae4ed17a55cb58b09914a29d8fd36e77a} 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void {\bfseries \+\_\+\+\_\+\+FPU\+\_\+\+Enable} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS compiler ICCARM (IAR Compiler for Arm) header file. 

\begin{DoxyVersion}{Version}
V5.\+0.\+7 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
15. May 2019 
\end{DoxyDate}
