% Encoding: UTF-8

@Book{Razavi2000,
  author    = {Behzad Razavi},
  title     = {Design of Analog CMOS Integrated Circuits},
  year      = {2000},
  publisher = {McGraw-Hill Education},
  isbn      = {978-0072380323},
}

@inproceedings{ahmed2000effect,
	title={The effect of LUT and cluster size on deep-submicron FPGA performance and density},
	author={Ahmed, Elias and Rose, Jonathan},
	booktitle={Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays},
	pages={3--12},
	year={2000}
}

@article{stratix2007stratix,
	title={Stratix II Device Handbook},
	author={Stratix, II},
	journal={Altera Corporation},
	volume={1},
	year={2007}
}

@misc{xilinxvirtex,
	title={CA, Virtex-5 family overview, 2006},
	author={Xilinx, San Jose}
}

@inproceedings{boutros2019math,
	title={Math doesn't have to be hard: Logic block architectures to enhance low-precision multiply-accumulate on FPGAs},
	author={Boutros, Andrew and Eldafrawy, Mohamed and Yazdanshenas, Sadegh and Betz, Vaughn},
	booktitle={Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
	pages={94--103},
	year={2019}
}

@misc{intel_agilex_2020,
	author    = {{Intel Corporation}},
	title     = {{Agilex Device Overview}},
	year      = {2020},
	publisher = {Intel Corporation},
	note      = {Technical Product Brief}
}

@misc{xilinx_versal_trm_2021,
	author    = {{Xilinx}},
	title     = {{Versal Adaptive SoC Technical Reference Manual}},
	year      = {2021},
	publisher = {Xilinx Inc.},
	note      = {Technical Reference Manual}
}

@article{boutros2021fpga,
	title={FPGA architecture: Principles and progression},
	author={Boutros, Andrew and Betz, Vaughn},
	journal={IEEE Circuits and Systems Magazine},
	volume={21},
	number={2},
	pages={4--29},
	year={2021},
	publisher={IEEE}
}

@inproceedings{rose2012vtr,
	title={The VTR project: architecture and CAD for FPGAs from verilog to routing},
	author={Rose, Jonathan and Luu, Jason and Yu, Chi Wai and Densmore, Opal and Goeders, Jeffrey and Somerville, Andrew and Kent, Kenneth B and Jamieson, Peter and Anderson, Jason},
	booktitle={Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays},
	pages={77--86},
	year={2012}
}

@book{yang1991logic,
	title={Logic synthesis and optimization benchmarks user guide: version 3.0},
	author={Yang, Saeyang},
	year={1991},
	publisher={Citeseer}
}

@misc{intel_stratix10_2019,
	author    = {{Intel Corporation}},
	title     = {{Stratix 10 Device Datasheet}},
	year      = {2019},
	publisher = {Intel Corporation},
	note      = {Technical Product Brief}
}

%%% All PCA Architectures
@article{pca_architecture-1,
	title={A reconfigurable hardware architecture for principal component analysis},
	author={Korat, Uday A and Alimohammad, Amirhossein},
	journal={Circuits, Systems, and Signal Processing},
	volume={38},
	pages={2097--2113},
	year={2019},
	publisher={Springer}
}

@article{pca_architecture-2,
	title={FPGA implementation of the principal component analysis algorithm for dimensionality reduction of hyperspectral images},
	author={Fernandez, Daniel and Gonzalez, Carlos and Mozos, Daniel and Lopez, Sebastian},
	journal={Journal of Real-Time Image Processing},
	volume={16},
	pages={1395--1406},
	year={2019},
	publisher={Springer}
}

@article{pca_architecture-3,
	title={High level design of a flexible PCA hardware accelerator using a new block-streaming method},
	author={Mansoori, Mohammad Amir and Casu, Mario R},
	journal={Electronics},
	volume={9},
	number={3},
	pages={449},
	year={2020},
	publisher={MDPI}
}

@article{pca_architecture-4,
	title={An FPGA-based network intrusion detection architecture},
	author={Das, Abhishek and Nguyen, David and Zambreno, Joseph and Memik, Gokhan and Choudhary, Alok},
	journal={IEEE Transactions on Information Forensics and Security},
	volume={3},
	number={1},
	pages={118--132},
	year={2008},
	publisher={IEEE}
}

@article{pca_architecture-5,
	title={Dynamic partial reconfigurable hardware architecture for principal component analysis on mobile and embedded devices},
	author={Shahrouzi, S Navid and Perera, Darshika G},
	journal={EURASIP Journal on Embedded Systems},
	volume={2017},
	pages={1--18},
	year={2017},
	publisher={Springer}
}

%%% All SVD/EVD Architectures
@inproceedings{svd_architecture-1,
	title={Accelerating SVD computation on FPGAs for DSP systems},
	author={Ma, Yafeng and Wang, Dong},
	booktitle={2016 IEEE 13th International Conference on Signal Processing (ICSP)},
	pages={487--490},
	year={2016},
	organization={IEEE}
}
@article{svd_architecture-2,
	title={Fast implementation for the singular value and eigenvalue decomposition based on FPGA},
	author={Zhang, Shuiping and Tian, Xin and Xiong, Chengyi and Tian, Jinwen and Ming, Delie},
	journal={Chinese Journal of Electronics},
	volume={26},
	number={1},
	pages={132--136},
	year={2017},
	publisher={Wiley Online Library}
}
@article{svd_architecture-3,
	title={Reconfigurable adaptive singular value decomposition engine design for high-throughput MIMO-OFDM systems},
	author={Chen, Yen-Liang and Zhan, Cheng-Zhou and Jheng, Ting-Jyun and Wu, An-Yeu},
	journal={IEEE transactions on very large scale integration (VLSI) systems},
	volume={21},
	number={4},
	pages={747--760},
	year={2012},
	publisher={IEEE}
}
@article{svd_architecture-4,
	title={FPGA, GPU, and CPU implementations of Jacobi algorithm for eigenanalysis},
	author={Torun, Mustafa U and Yilmaz, Onur and Akansu, Ali N},
	journal={Journal of Parallel and Distributed Computing},
	volume={96},
	pages={172--180},
	year={2016},
	publisher={Elsevier}
}
@article{svd_architecture-5,
	title={Real-time signal processing of massive sensor arrays via a parallel fast converging svd algorithm: Latency, throughput, and resource analysis},
	author={Athi, Mrudula V and Zekavat, Seyed Reza and Struthers, Allan A},
	journal={IEEE Sensors Journal},
	volume={16},
	number={8},
	pages={2519--2526},
	year={2016},
	publisher={IEEE}
}

@inproceedings{svd_architecture-6,
	title={An FPGA implementation of the Hestenes-Jacobi algorithm for singular value decomposition},
	author={Wang, Xinying and Zambreno, Joseph},
	booktitle={2014 IEEE International Parallel \& Distributed Processing Symposium Workshops},
	pages={220--227},
	year={2014},
	organization={IEEE}
}

%%% Chapter-2 : Fundamentals of FPGA Architecture
@book{funda-fpga-arch-1,
	title={Architecture and CAD for deep-submicron FPGAs},
	author={Betz, Vaughn and Rose, Jonathan and Marquardt, Alexander},
	volume={497},
	year={2012},
	publisher={Springer Science \& Business Media}
}

@article{funda-fpga-arch-2,
	title={How much logic should go in an FPGA logic block},
	author={Betz, Vaughn and Rose, Jonathan},
	journal={IEEE Design \& Test of Computers},
	volume={15},
	number={1},
	pages={10--15},
	year={2002},
	publisher={IEEE}
}

@inproceedings{funda-fpga-arch-3,
	title={Generating highly-routable sparse crossbars for PLDs},
	author={Lemieux, Guy and Leventis, Paul and Lewis, David},
	booktitle={Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays},
	pages={155--164},
	year={2000}
}

@inproceedings{funda-fpga-arch-4,
	title={A study on switch block patterns for tileable FPGA routing architectures},
	author={Tang, Xifan and Giacomin, Edouard and Alacchi, Aur{\'e}lien and Gaillardon, Pierre-Emmanuel},
	booktitle={2019 International Conference on Field-Programmable Technology (ICFPT)},
	pages={247--250},
	year={2019},
	organization={IEEE}
}

@inproceedings{funda-fpga-arch-5,
	title={FPGA routing architecture: Segmentation and buffering to optimize speed and density},
	author={Betz, Vaughn and Rose, Jonathan},
	booktitle={Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays},
	pages={59--68},
	year={1999}
}

@inproceedings{funda-fpga-arch-6,
	title={The stratix$\pi$ routing and logic architecture},
	author={Lewis, David and Betz, Vaughn and Jefferson, David and Lee, Andy and Lane, Chris and Leventis, Paul and Marquardt, Sandy and McClintock, Cameron and Pedersen, Bruce and Powell, Giles and others},
	booktitle={Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays},
	pages={12--20},
	year={2003}
}

@inproceedings{funda-fpga-arch-7,
	title={Directional and single-driver wires in FPGA interconnect},
	author={Lemieux, Guy and Lee, Edmund and Tom, Marvin and Yu, Anthony},
	booktitle={Proceedings. 2004 IEEE International Conference on Field-Programmable Technology (IEEE Cat. No. 04EX921)},
	pages={41--48},
	year={2004},
	organization={IEEE}
}

@techreport{funda-fpga-arch-8,
	title        = {Implementing RAM Functions in FLEX 10K Devices (A-AN-052-01)},
	institution  = {Altera Corporation},
	year         = {1995}
}

@inproceedings{funda-fpga-arch-9,
	title={High density, low energy, magnetic tunnel junction based block RAMs for memory-rich FPGAs},
	author={Tatsumura, Kosuke and Yazdanshenas, Sadegh and Betz, Vaughn},
	booktitle={2016 International Conference on Field-Programmable Technology (FPT)},
	pages={4--11},
	year={2016},
	organization={IEEE}
}

@inproceedings{funda-fpga-arch-10,
	title={An SRAM-programmable field-configurable memory},
	author={Ngai, Tony and Rose, Jonathan and Wilton, Steven JE},
	booktitle={Proceedings of the IEEE 1995 Custom Integrated Circuits Conference},
	pages={499--502},
	year={1995},
	organization={IEEE}
}

@inproceedings{funda-fpga-arch-11,
	title={Architecture of centralized field-configurable memory},
	author={Wilton, Steven JE and Rose, Jonathan and Vranesic, Zvonko G},
	booktitle={Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays},
	pages={97--103},
	year={1995}
}

@inproceedings{funda-fpga-arch-12,
	title={Architectural enhancements in Stratix-III™ and Stratix-IV™},
	author={Lewis, David and Ahmed, Elias and Cashman, David and Vanderhoek, Tim and Lane, Chris and Lee, Andy and Pan, Philip},
	booktitle={Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays},
	pages={33--42},
	year={2009}
}

@article{funda-fpga-arch-13,
	title={platform FPGAs: complete data sheet},
	author={Xilinx, Virtex-II},
	journal={DS031 (v3. 5), Nov},
	volume={5},
	year={2002}
}

%%% Chapter-2 : Target Architectures Used in Study
@inproceedings{target-arch-1,
	title={The Stratix™ 10 highly pipelined FPGA architecture},
	author={Lewis, David and Chiu, Gordon and Chromczak, Jeffrey and Galloway, David and Gamsa, Ben and Manohararajah, Valavan and Milton, Ian and Vanderhoek, Tim and Van Dyken, John},
	booktitle={Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
	pages={159--168},
	year={2016}
}

@article{target-arch-2,
	title={VTR 8: High-performance CAD and customizable FPGA architecture modelling},
	author={Murray, Kevin E and Petelin, Oleg and Zhong, Sheng and Wang, Jia Min and Eldafrawy, Mohamed and Legault, Jean-Philippe and Sha, Eugene and Graham, Aaron G and Wu, Jean and Walker, Matthew JP and others},
	journal={ACM Transactions on Reconfigurable Technology and Systems (TRETS)},
	volume={13},
	number={2},
	pages={1--55},
	year={2020},
	publisher={ACM New York, NY, USA}
}

%%% Chapter-2 : Architecture-Benchmarks Metrics
@article{arch-benchmark-metrics-1,
	author = {Khan, Farheen Fatima and Ye, Andy},
	title = {An Evaluation on the Accuracy of the Minimum-Width Transistor Area Models in Ranking the Layout Area of FPGA Architectures},
	year = {2018},
	issue_date = {March 2018},
	publisher = {Association for Computing Machinery},
	address = {New York, NY, USA},
	volume = {11},
	number = {1},
	issn = {1936-7406},
	url = {https://doi.org/10.1145/3182394},
	doi = {10.1145/3182394},
	journal = {ACM Trans. Reconfigurable Technol. Syst.},
	month = mar,
	articleno = {8},
	numpages = {23}
}

@inproceedings{arch-benchmark-metrics-2,
	title={Accurate area and delay estimators for FPGAs},
	author={Nayak, Anshuman and Haldar, Malay and Choudhary, Alok and Banerjee, Prithviraj},
	booktitle={Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition},
	pages={862--869},
	year={2002},
	organization={IEEE}
}

%%% Chapter-2 : VTR Toolchain
@article{vtr-toolchain-1,
	title={VTR 7.0: Next generation architecture and CAD system for FPGAs},
	author={Luu, Jason and Goeders, Jeffrey and Wainberg, Michael and Somerville, Andrew and Yu, Thien and Nasartschuk, Konstantin and Nasr, Miad and Wang, Sen and Liu, Tim and Ahmed, Nooruddin and others},
	journal={ACM Transactions on Reconfigurable Technology and Systems (TRETS)},
	volume={7},
	number={2},
	pages={1--30},
	year={2014},
	publisher={ACM New York, NY, USA}
}

@inproceedings{vtr-toolchain-2,
	title={Yosys-a free Verilog synthesis suite},
	author={Wolf, Clifford and Glaser, Johann and Kepler, Johannes},
	booktitle={Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip)},
	volume={97},
	year={2013}
}

@article{vtr-toolchain-3,
	title={Blif-mv},
	author={Kukimoto, Yuji},
	journal={The VIS Group, University California, Berkely},
	year={1996}
}

@inproceedings{vtr-toolchain-4,
	title={ABC: An academic industrial-strength verification tool},
	author={Brayton, Robert and Mishchenko, Alan},
	booktitle={Computer Aided Verification: 22nd International Conference, CAV 2010, Edinburgh, UK, July 15-19, 2010. Proceedings 22},
	pages={24--40},
	year={2010},
	organization={Springer}
}

@inproceedings{vtr-toolchain-5,
	title={VPR: A new packing, placement and routing tool for FPGA research},
	author={Betz, Vaughn and Rose, Jonathan},
	booktitle={International Workshop on Field Programmable Logic and Applications},
	pages={213--222},
	year={1997},
	organization={Springer}
}

%%% Chapter-2 : Principal Component Analysis
@article{pca-1,
	title={Principal component analysis},
	author={Bro, Rasmus and Smilde, Age K},
	journal={Analytical methods},
	volume={6},
	number={9},
	pages={2812--2831},
	year={2014},
	publisher={Royal society of chemistry}
}

@article{pca-2,
	title={Principal component analysis},
	author={Greenacre, Michael and Groenen, Patrick JF and Hastie, Trevor and d’Enza, Alfonso Iodice and Markos, Angelos and Tuzhilina, Elena},
	journal={Nature Reviews Methods Primers},
	volume={2},
	number={1},
	pages={100},
	year={2022},
	publisher={Nature Publishing Group UK London}
}

@article{pca-3,
	title={A tutorial on principal component analysis},
	author={Shlens, Jonathon},
	journal={arXiv preprint arXiv:1404.1100},
	year={2014}
}

@inproceedings{pca-4,
	title={Data Dimensionality Reduction Using Principal Component Analysis: A Case Study},
	author={Ramasubramanian, Srivaths and Sowmyarani, CN and Athreya, Amogh J and Devarajan, Anjali and Shankar, Adithya Udaya and Kumar, Ramakanth},
	booktitle={2024 1st International Conference on Communications and Computer Science (InCCCS)},
	pages={1--6},
	year={2024},
	organization={IEEE}
}

@misc{pca-5,
	author       = {Aeberhard, Stefan and Forina, M.},
	title        = {{Wine}},
	year         = {1992},
	howpublished = {UCI Machine Learning Repository},
	note         = {{DOI}: https://doi.org/10.24432/C5PC7J}
}

%%% Chapter-2 : Matrix Multiplication Techniques
@article{mm-technique-1,
	author={Smith, J.E. and Sohi, G.S.},
	journal={Proceedings of the IEEE}, 
	title={The microarchitecture of superscalar processors}, 
	year={1995},
	volume={83},
	number={12},
	pages={1609-1624},
	keywords={Microarchitecture;Pipeline processing;Microprocessors;Parallel processing;Clocks;Reduced instruction set computing;Processor scheduling;Dynamic scheduling;Registers;Technological innovation},
	doi={10.1109/5.476078}}

@inproceedings{mm-techniques-2,
	author = {Ahmad, Afzal and Du, Linfeng and Zhang, Wei},
	year = {2024},
	month = {06},
	pages = {},
	title = {Fast and Practical Strassen's Matrix Multiplication using FPGAs},
	doi = {10.48550/arXiv.2406.02088}
}

@inproceedings{mm-techniques-3,
	author = {Ambainis, Andris and Filmus, Yuval and Le Gall, Fran\c{c}ois},
	title = {Fast Matrix Multiplication: Limitations of the Coppersmith-Winograd Method},
	year = {2015},
	isbn = {9781450335362},
	publisher = {Association for Computing Machinery},
	address = {New York, NY, USA},
	url = {https://doi.org/10.1145/2746539.2746554},
	doi = {10.1145/2746539.2746554},
	},
	booktitle = {Proceedings of the Forty-Seventh Annual ACM Symposium on Theory of Computing},
	pages = {585–593},
	numpages = {9},
	keywords = {matrix multiplication, lower bounds, algebraic complexity theory},
	location = {Portland, Oregon, USA},
	series = {STOC '15}
}

@INPROCEEDINGS{mm-techniques-4,
	author={Asgari, Bahar and Hadidi, Ramyad and Kim, Hyesoon},
	booktitle={2020 IEEE 38th International Conference on Computer Design (ICCD)}, 
	title={MEISSA: Multiplying Matrices Efficiently in a Scalable Systolic Architecture}, 
	year={2020},
	volume={},
	number={},
	pages={130-137},
	keywords={Data analysis;Neural networks;Computer architecture;Throughput;Real-time systems;Arrays;Field programmable gate arrays;systolic array;matrix multiplication;deep neural network;inference;edge applications;latency},
	doi={10.1109/ICCD50377.2020.00036}}

@inproceedings{mm-techniques-5,
	author = {Jouppi, Norman P. and Young, Cliff and Patil, Nishant and Patterson, David and others},
	title = {In-Datacenter Performance Analysis of a Tensor Processing Unit},
	booktitle = {Proceedings of the 44th Annual International Symposium on Computer Architecture (ISCA)},
	pages = {1–12},
	year = {2017},
	publisher = {ACM},
	doi = {10.1145/3079856.3080246},
	url = {https://doi.org/10.1145/3079856.3080246}
}

%%% Chapter-2 : Singular Value Decomposition on Hardware
@article{svd-hardware-1,
	author = {Golub, G. and Kahan, W.},
	title = {Calculating the Singular Values and Pseudo-Inverse of a Matrix},
	journal = {Journal of the Society for Industrial and Applied Mathematics Series B Numerical Analysis},
	volume = {2},
	number = {2},
	pages = {205-224},
	year = {1965},
	doi = {10.1137/0702016}
}

@ARTICLE{svd-hardware-2,
	author={Bhattacharjya, Rajat and Sarkar, Arnab and Maity, Biswadip and Dutt, Nikil},
	journal={IEEE Embedded Systems Letters}, 
	title={MUSIC-Lite: Efficient MUSIC Using Approximate Computing: An OFDM Radar Case Study}, 
	year={2024},
	volume={16},
	number={4},
	pages={329-332},
	doi={10.1109/LES.2024.3440208}
}

@article{svd-hardware-3,
	author = {Dongarra, Jack and Gates, Mark and Haidar, Azzam and Kurzak, Jakub and Luszczek, Piotr and Tomov, Stanimire and Yamazaki, Ichitaro},
	title = {The Singular Value Decomposition: Anatomy of Optimizing an Algorithm for Extreme Scale},
	journal = {SIAM Review},
	volume = {60},
	number = {4},
	pages = {808-865},
	year = {2018},
	doi = {10.1137/17M1117732}
}

@ARTICLE{svd-hardware-4,
	author={Sajjad, Muhammad and Yusoff, Mohd Zuki and Yahya, Norashikin and Haider, Ali Shahbaz},
	journal={IEEE Access}, 
	title={An Efficient VLSI Architecture for FastICA by Using the Algebraic Jacobi Method for EVD}, 
	year={2021},
	volume={9},
	number={},
	pages={58287-58305},
	doi={10.1109/ACCESS.2021.3072495}
}

@article{svd-hardware-5,
	title={Accelerating parallel Jacobi method for matrix eigenvalue computation in DOA estimation algorithm},
	author={Shi, Zhiguo and He, Qianwen and Liu, Ying},
	journal={IEEE Transactions on Vehicular Technology},
	volume={69},
	number={6},
	pages={6275--6285},
	year={2020},
	publisher={IEEE}
}


%%% Chapter-2 : Introduction to CORDICs
@article{cordic-1,
	author = {Meher, P.K. and Valls, Javier and Juang, Tso-Bing and Sridharan, K. and Maharatna, Koushik},
	year = {2009},
	month = {10},
	pages = {1893 - 1907},
	title = {50 Years of CORDIC: Algorithms, Architectures, and Applications},
	volume = {56},
	journal = {Circuits and Systems I: Regular Papers, IEEE Transactions on},
	doi = {10.1109/TCSI.2009.2025803}
}

@misc{cordic-2,
	author       = {{AMD}},
	title        = {{CORDIC Technical Documentation}},
	howpublished = {\url{https://docs.amd.com}},
	note         = {Accessed: May 28, 2025}
}

@inproceedings{cordic-3,
	author = {Volder, Jack},
	title = {The CORDIC computing technique},
	year = {1959},
	isbn = {9781450378659},
	publisher = {Association for Computing Machinery},
	address = {New York, NY, USA},
	url = {https://doi.org/10.1145/1457838.1457886},
	doi = {10.1145/1457838.1457886},
	pages = {257–261},
	numpages = {5},
	location = {San Francisco, California},
	series = {IRE-AIEE-ACM '59 (Western)}
}

%%% Chapter-2 : Caches
@article{cache-1,
	title={Cache memories},
	author={Smith, Alan Jay},
	journal={ACM Computing Surveys (CSUR)},
	volume={14},
	number={3},
	pages={473--530},
	year={1982},
	publisher={ACM New York, NY, USA}
}

@article{cache-2,
	title={A case for direct-mapped caches},
	author={Hill, Mark D},
	journal={Computer},
	volume={21},
	number={12},
	pages={25--40},
	year={1988},
	publisher={IEEE}
}

@article{cache-3,
	title={Cache write policies and performance},
	author={Jouppi, Norman P},
	journal={ACM SIGARCH Computer Architecture News},
	volume={21},
	number={2},
	pages={191--201},
	year={1993},
	publisher={ACM New York, NY, USA}
}

@inproceedings{cache-4,
	title={The impact of cache inclusion policies on cache management techniques},
	author={Backes, Luna and Jim{\'e}nez, Daniel A},
	booktitle={Proceedings of the International Symposium on Memory Systems},
	pages={428--438},
	year={2019}
}

@inproceedings{cache-5,
	title={The linpack benchmark: An explanation},
	author={Dongarra, Jack J},
	booktitle={International Conference on Supercomputing},
	pages={456--474},
	year={1987},
	organization={Springer}
}

@article{cache-6,
	title={Cache profiling and the SPEC benchmarks: A case study},
	author={Lebeck, Alvin R and Wood, David A},
	journal={Computer},
	volume={27},
	number={10},
	pages={15--26},
	year={1994},
	publisher={IEEE}
}

@article{cache-7,
	title={CACTI 7: New tools for interconnect exploration in innovative off-chip memories},
	author={Balasubramonian, Rajeev and Kahng, Andrew B and Muralimanohar, Naveen and Shafiee, Ali and Srinivas, Vaishnav},
	journal={ACM Transactions on Architecture and Code Optimization (TACO)},
	volume={14},
	number={2},
	pages={1--25},
	year={2017},
	publisher={ACM New York, NY, USA}
}

@inproceedings{cache-8,
	title={CACTI-IO: CACTI with off-chip power-area-timing models},
	author={Jouppi, Norman P and Kahng, Andrew B and Muralimanohar, Naveen and Srinivas, Vaishnav},
	booktitle={Proceedings of the International Conference on Computer-Aided Design},
	pages={294--301},
	year={2012}
}

%%% Chapter-2 : FPGA Design Flow
@manual{fpga-flow-1,
	title        = {Using Constraints},
	author       = {{Xilinx Inc.}},
	year         = {2022},
	edition      = {v2022.1},
	note         = {Xilinx User Guide UG903},
	institution  = {Xilinx Inc.},
	address      = {San Jose, CA, USA},
	month        = jun,
}


%%% Chapter-2 : ASIC Design Flow on Openlane and OpenRAM
@INPROCEEDINGS{asic-1,
	author={Shalan, Mohamed and Edwards, Tim},
	booktitle={2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD)}, 
	title={Building OpenLANE: A 130nm OpenROAD-based Tapeout- Proven Flow : Invited Paper}, 
	year={2020},
	volume={},
	number={},
	pages={1-6}
}

@inproceedings{asic-2,
	title={OpenRAM: An open-source memory compiler},
	author={Guthaus, Matthew R and Stine, James E and Ataei, Samira and Chen, Brian and Wu, Bin and Sarwar, Mehedi},
	booktitle={2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)},
	pages={1--6},
	year={2016},
	organization={IEEE}
}

@inproceedings{asic-3,
	title={OpenROAD: Toward a self-driving, open-source digital layout implementation tool chain},
	author={Ajayi, Tutu and Blaauw, David},
	booktitle={Proceedings of Government Microcircuit Applications and Critical Technology Conference},
	year={2019}
}

%%% Chapter-3
@article{chap3-1,
	title={Highly efficient self-checking matrix multiplication on tiled amx accelerators},
	author={Mummidi, Chandra Sekhar and Ferreira, Victor C and Srinivasan, Sudarshan and Kundu, Sandip},
	journal={ACM Transactions on Architecture and Code Optimization},
	volume={21},
	number={2},
	pages={1--22},
	year={2024},
	publisher={ACM New York, NY}
}

@article{chap3-2,
	author = {Zhuang, Jinming and Lau, Jason and Ye, Hanchen and Yang, Zhuoping and Ji, Shixin and Lo, Jack and Denolf, Kristof and Neuendorffer, Stephen and Jones, Alex and Hu, Jingtong and Shi, Yiyu and Chen, Deming and Cong, Jason and Zhou, Peipei},
	title = {CHARM 2.0: Composing Heterogeneous Accelerators for Deep Learning on Versal ACAP Architecture},
	year = {2024},
	issue_date = {September 2024},
	publisher = {Association for Computing Machinery},
	address = {New York, NY, USA},
	volume = {17},
	number = {3},
	issn = {1936-7406},
	url = {https://doi.org/10.1145/3686163},
	doi = {10.1145/3686163},
	journal = {ACM Trans. Reconfigurable Technol. Syst.},
	month = sep,
	articleno = {51},
	numpages = {31}
}

%%% Chapter-4
@manual{chap4-1,
	title        = {7 Series FPGAs Data Sheet: Overview (XC7A35T-CPG236)},
	author       = {{Xilinx Inc.}},
	year         = {2022},
	institution  = {Xilinx Inc.},
	note         = {DS180, v1.29, Accessed: May 2025},
	address      = {San Jose, CA, USA},
	url          = {https://docs.xilinx.com/r/en-US/ds180_7Series_Overview}
}

@manual{chap4-2,
	title        = {Vivado Design Suite User Guide: Using Constraints (Pblock Constraints)},
	author       = {{Xilinx Inc.}},
	year         = {2022},
	institution  = {Xilinx Inc.},
	note         = {UG903, Version 2022.1, Accessed: May 2025},
	address      = {San Jose, CA, USA},
	url          = {https://docs.xilinx.com/r/en-US/ug903-vivado-using-constraints}
}

%%% Chapter-5
@manual{chap5-1,
	title        = {Intel\textsuperscript{\textregistered} Core\textsuperscript{TM} i7-12700K Processor (25M Cache, up to 5.00 GHz) Product Specifications},
	author       = {{Intel Corporation}},
	year         = {2023},
	institution  = {Intel Corporation},
	note         = {Document Number: 210456, Accessed: May 2025},
	address      = {Santa Clara, CA, USA},
	url          = {https://ark.intel.com/content/www/us/en/ark/products/134594/intel-core-i712700k-processor-25m-cache-up-to-5-00-ghz.html}
}

@manual{chap5-2,
	title        = {NVIDIA A100 Tensor Core GPU Architecture},
	author       = {{NVIDIA Corporation}},
	year         = {2020},
	institution  = {NVIDIA Corporation},
	note         = {Version 1.0, Accessed: May 2025},
	address      = {Santa Clara, CA, USA},
	url          = {https://resources.nvidia.com/en-us-tensor-core/nvidia-ampere-architecture-whitepaper}
}


@Comment{jabref-meta: databaseType:biblatex;}
