<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.07.28.18:04:08"
 outputDirectory="C:/Developer/fpga/ArrowESC/Cyclone10GX_Demo/ip/mcu_subsystem/ad9680_core/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 GX"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CX220YF780I5G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="5"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_S_AXI_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_S_AXI_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_S_AXI_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IF_RX_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IF_RX_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IF_RX_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="s_axi_clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="s_axi_aclk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="s_axi_reset" kind="reset" start="0">
   <property name="associatedClock" value="s_axi_clock" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="s_axi_aresetn" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="s_axi" kind="axi4lite" start="0">
   <property name="associatedClock" value="s_axi_clock" />
   <property name="associatedReset" value="s_axi_reset" />
   <property name="trustzoneAware" value="true" />
   <property name="maximumOutstandingReads" value="1" />
   <property name="maximumOutstandingWrites" value="1" />
   <property name="maximumOutstandingTransactions" value="1" />
   <property name="readAcceptanceCapability" value="1" />
   <property name="writeAcceptanceCapability" value="1" />
   <property name="combinedAcceptanceCapability" value="1" />
   <property name="readDataReorderingDepth" value="1" />
   <property name="bridgesToMaster" value="" />
   <port name="s_axi_awvalid" direction="input" role="awvalid" width="1" />
   <port name="s_axi_awaddr" direction="input" role="awaddr" width="16" />
   <port name="s_axi_awprot" direction="input" role="awprot" width="3" />
   <port name="s_axi_awready" direction="output" role="awready" width="1" />
   <port name="s_axi_wvalid" direction="input" role="wvalid" width="1" />
   <port name="s_axi_wdata" direction="input" role="wdata" width="32" />
   <port name="s_axi_wstrb" direction="input" role="wstrb" width="4" />
   <port name="s_axi_wready" direction="output" role="wready" width="1" />
   <port name="s_axi_bvalid" direction="output" role="bvalid" width="1" />
   <port name="s_axi_bresp" direction="output" role="bresp" width="2" />
   <port name="s_axi_bready" direction="input" role="bready" width="1" />
   <port name="s_axi_arvalid" direction="input" role="arvalid" width="1" />
   <port name="s_axi_araddr" direction="input" role="araddr" width="16" />
   <port name="s_axi_arprot" direction="input" role="arprot" width="3" />
   <port name="s_axi_arready" direction="output" role="arready" width="1" />
   <port name="s_axi_rvalid" direction="output" role="rvalid" width="1" />
   <port name="s_axi_rresp" direction="output" role="rresp" width="2" />
   <port name="s_axi_rdata" direction="output" role="rdata" width="32" />
   <port name="s_axi_rready" direction="input" role="rready" width="1" />
  </interface>
  <interface name="if_rx_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="rx_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="if_rx_sof" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="rx_sof" direction="input" role="export" width="4" />
  </interface>
  <interface name="if_rx_data" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="if_rx_clk" />
   <property name="associatedReset" value="" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="128" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="rx_data" direction="input" role="data" width="128" />
   <port name="rx_valid" direction="input" role="valid" width="1" />
   <port name="rx_ready" direction="output" role="ready" width="1" />
  </interface>
  <interface name="if_adc_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="adc_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="adc_ch_0" kind="conduit" start="0">
   <property name="associatedClock" value="if_rx_clk" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="adc_enable_0" direction="output" role="enable" width="1" />
   <port name="adc_valid_0" direction="output" role="valid" width="1" />
   <port name="adc_data_0" direction="output" role="data" width="64" />
  </interface>
  <interface name="adc_ch_1" kind="conduit" start="0">
   <property name="associatedClock" value="if_rx_clk" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="adc_enable_1" direction="output" role="enable" width="1" />
   <port name="adc_valid_1" direction="output" role="valid" width="1" />
   <port name="adc_data_1" direction="output" role="data" width="64" />
  </interface>
  <interface name="if_adc_dovf" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="adc_dovf" direction="input" role="ovf" width="1" />
  </interface>
 </perimeter>
 <entity kind="ad9680_core" version="1.0" name="ad9680_core">
  <parameter name="AUTO_S_AXI_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_IF_RX_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_IF_RX_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_IF_RX_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_S_AXI_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_S_AXI_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <generatedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\synth\ad9680_core.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\synth\ad9680_core.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Developer/fpga/ArrowESC/Cyclone10GX_Demo/ip/mcu_subsystem/ad9680_core.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/developer/fpga/analogdevice/library/axi_ad9680/axi_ad9680_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="ad9680_core">"Generating: ad9680_core"</message>
   <message level="Info" culprit="ad9680_core">"Generating: axi_ad9680"</message>
  </messages>
 </entity>
 <entity kind="axi_ad9680" version="1.0" name="axi_ad9680">
  <parameter name="ID" value="0" />
  <generatedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\ad_rst.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\ad_pnmon.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\ad_datafmt.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\up_xfer_cntrl.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\up_xfer_status.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\up_clock_mon.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\up_adc_common.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\up_adc_channel.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\ad_xcvr_rx_if.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\ad_ip_jesd204_adc_pnmon.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\ad_ip_jesd204_adc_channel.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\ad_ip_jesd204_adc_core.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\ad_ip_jesd204_adc_deframer.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\ad_ip_jesd204_adc_regmap.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\ad_ip_jesd204_adc.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\axi_ad9680.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\up_xfer_cntrl_constr.sdc"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\up_xfer_status_constr.sdc"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\up_clock_mon_constr.sdc"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\up_rst_constr.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\ad_rst.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\ad_pnmon.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\ad_datafmt.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\up_xfer_cntrl.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\up_xfer_status.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\up_clock_mon.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\up_adc_common.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\up_adc_channel.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\ad_xcvr_rx_if.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\ad_ip_jesd204_adc_pnmon.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\ad_ip_jesd204_adc_channel.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\ad_ip_jesd204_adc_core.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\ad_ip_jesd204_adc_deframer.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\ad_ip_jesd204_adc_regmap.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\ad_ip_jesd204_adc.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\axi_ad9680.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\up_xfer_cntrl_constr.sdc"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\up_xfer_status_constr.sdc"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\up_clock_mon_constr.sdc"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\ad9680_core\axi_ad9680_10\synth\up_rst_constr.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/developer/fpga/analogdevice/library/axi_ad9680/axi_ad9680_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ad9680_core" as="ad9680_core" />
  <messages>
   <message level="Info" culprit="ad9680_core">"Generating: axi_ad9680"</message>
  </messages>
 </entity>
</deploy>
