#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 10 15:17:10 2021
# Process ID: 23648
# Current directory: C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.runs/synth_1
# Command line: vivado.exe -log trap_filter_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source trap_filter_2.tcl
# Log file: C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.runs/synth_1/trap_filter_2.vds
# Journal file: C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/jdiro/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source trap_filter_2.tcl -notrace
WARNING: [Board 49-91] Board repository path 'C:UsersjdiroDesktopivado-boards-master' does not exist, it will not be used to search board files.
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1105.047 ; gain = 0.000
Command: synth_design -top trap_filter_2 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22472
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1105.047 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'trap_filter_2' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:23]
	Parameter L bound to: 8 - type: integer 
	Parameter G bound to: 13 - type: integer 
	Parameter B bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'trap_filter_2' (1#1) [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1105.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1105.047 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[2]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[3]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[4]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[5]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[6]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[7]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[8]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[1]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[23]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[24]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[25]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[26]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[27]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[28]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[22]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[9]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[10]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[11]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[12]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[13]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[14]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[15]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[16]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[17]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[18]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[19]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[20]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_next_reg[21]' [C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sources_1/new/trap_filter_2.v:92]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1105.047 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   8 Input   17 Bit       Adders := 2     
	   3 Input   14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 30    
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1114.164 ; gain = 9.117
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1118.691 ; gain = 13.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1118.887 ; gain = 13.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1120.746 ; gain = 15.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1120.746 ; gain = 15.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1120.746 ; gain = 15.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1120.746 ; gain = 15.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1120.746 ; gain = 15.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1120.746 ; gain = 15.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    32|
|3     |LUT1   |     1|
|4     |LUT2   |    16|
|5     |LUT3   |    86|
|6     |LUT4   |    72|
|7     |LUT5   |    30|
|8     |LUT6   |    26|
|9     |FDCE   |   407|
|10    |FDRE   |    14|
|11    |LD     |   392|
|12    |IBUF   |    17|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1111|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1120.746 ; gain = 15.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1120.746 ; gain = 15.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1120.746 ; gain = 15.699
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1133.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 424 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'trap_filter_2' is not ideal for floorplanning, since the cellview 'trap_filter_2' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1241.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 392 instances were transformed.
  LD => LDCE: 392 instances

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 1241.277 ; gain = 136.230
INFO: [Common 17-1381] The checkpoint 'C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.runs/synth_1/trap_filter_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file trap_filter_2_utilization_synth.rpt -pb trap_filter_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 10 15:18:13 2021...
