library verilog;
use verilog.vl_types.all;
entity regfile is
    port(
        clk             : in     vl_logic;
        addr1           : in     vl_logic_vector(4 downto 0);
        addr2           : in     vl_logic_vector(4 downto 0);
        data1           : out    vl_logic_vector(31 downto 0);
        data2           : out    vl_logic_vector(31 downto 0);
        rw              : in     vl_logic;
        addr3           : in     vl_logic_vector(4 downto 0);
        wdata           : in     vl_logic_vector(31 downto 0)
    );
end regfile;
