<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF108-628-522  </DOCNO><DOCID>08 628 522.andO;</DOCID><JOURNAL>IBM Journal of Research and Development  March-May 1990 v34 n2-3p339(16).andM;</JOURNAL><TITLE>Boundary-scan design principles for efficient LSSD ASIC testing.andO;(level-sensitive scan design)</TITLE><AUTHOR>Bassett, Robert W.; Turner, Mark E.; Panner, Jeannie H.; Gillis,Pamela S.; Oakland, Steven F.; Stout, Douglas W.andM;</AUTHOR><TEXT><ABSTRACT>A boundary-scan logic design method that depends only onlevel-sensitive scan design (LSSD) principles has been developedfor IBM CMOS application-specific integrated circuit (ASIC)products.andP;  This technique permits comprehensive testing of LSSDASICs with high signal input/output (I/O) pin counts, usingrelatively inexpensive reduced-pin-count automatic test equipment(ATE).andP;  This paper describes the LSSD logic structures required,the reduced-pin-count testing and burn-in processes used, and theASIC product design decisions that must be made to establish aconsistent boundary-scan implementation.andP;  (Reprinted by permissionof the publisher.)andM;</ABSTRACT></TEXT><DESCRIPT>Company:   International Business Machines Corp. (products).andO;Topic:     Complementary Metal Oxide SemiconductorsApplication-Specific Integrated CircuitsTestingResearch and Development.andO;Feature:   illustrationchart.andO;Caption:   IEEE 1149.1 boundary-scan structure. (chart)IEEE 1149.1 boundary-scan cell. (chart)LSSD boundary-scan data output Example 2. (chart)andM;</DESCRIPT></DOC>