#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2449bb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2449d40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x2441b50 .functor NOT 1, L_0x247a940, C4<0>, C4<0>, C4<0>;
L_0x247a6d0 .functor XOR 1, L_0x247a590, L_0x247a630, C4<0>, C4<0>;
L_0x247a830 .functor XOR 1, L_0x247a6d0, L_0x247a790, C4<0>, C4<0>;
v0x2477bd0_0 .net *"_ivl_10", 0 0, L_0x247a790;  1 drivers
v0x2477cd0_0 .net *"_ivl_12", 0 0, L_0x247a830;  1 drivers
v0x2477db0_0 .net *"_ivl_2", 0 0, L_0x247a4f0;  1 drivers
v0x2477e70_0 .net *"_ivl_4", 0 0, L_0x247a590;  1 drivers
v0x2477f50_0 .net *"_ivl_6", 0 0, L_0x247a630;  1 drivers
v0x2478080_0 .net *"_ivl_8", 0 0, L_0x247a6d0;  1 drivers
v0x2478160_0 .net "a", 0 0, v0x2476020_0;  1 drivers
v0x2478200_0 .net "b", 0 0, v0x24760c0_0;  1 drivers
v0x24782a0_0 .net "c", 0 0, v0x2476160_0;  1 drivers
v0x2478340_0 .var "clk", 0 0;
v0x24783e0_0 .net "d", 0 0, v0x24762d0_0;  1 drivers
v0x2478480_0 .net "out_dut", 0 0, L_0x247a390;  1 drivers
v0x2478520_0 .net "out_ref", 0 0, L_0x24794f0;  1 drivers
v0x24785c0_0 .var/2u "stats1", 159 0;
v0x2478660_0 .var/2u "strobe", 0 0;
v0x2478700_0 .net "tb_match", 0 0, L_0x247a940;  1 drivers
v0x24787c0_0 .net "tb_mismatch", 0 0, L_0x2441b50;  1 drivers
v0x2478990_0 .net "wavedrom_enable", 0 0, v0x24763c0_0;  1 drivers
v0x2478a30_0 .net "wavedrom_title", 511 0, v0x2476460_0;  1 drivers
L_0x247a4f0 .concat [ 1 0 0 0], L_0x24794f0;
L_0x247a590 .concat [ 1 0 0 0], L_0x24794f0;
L_0x247a630 .concat [ 1 0 0 0], L_0x247a390;
L_0x247a790 .concat [ 1 0 0 0], L_0x24794f0;
L_0x247a940 .cmp/eeq 1, L_0x247a4f0, L_0x247a830;
S_0x2449ed0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x2449d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x244a650 .functor NOT 1, v0x2476160_0, C4<0>, C4<0>, C4<0>;
L_0x2442410 .functor NOT 1, v0x24760c0_0, C4<0>, C4<0>, C4<0>;
L_0x2478c40 .functor AND 1, L_0x244a650, L_0x2442410, C4<1>, C4<1>;
L_0x2478ce0 .functor NOT 1, v0x24762d0_0, C4<0>, C4<0>, C4<0>;
L_0x2478e10 .functor NOT 1, v0x2476020_0, C4<0>, C4<0>, C4<0>;
L_0x2478f10 .functor AND 1, L_0x2478ce0, L_0x2478e10, C4<1>, C4<1>;
L_0x2478ff0 .functor OR 1, L_0x2478c40, L_0x2478f10, C4<0>, C4<0>;
L_0x24790b0 .functor AND 1, v0x2476020_0, v0x2476160_0, C4<1>, C4<1>;
L_0x2479170 .functor AND 1, L_0x24790b0, v0x24762d0_0, C4<1>, C4<1>;
L_0x2479230 .functor OR 1, L_0x2478ff0, L_0x2479170, C4<0>, C4<0>;
L_0x24793a0 .functor AND 1, v0x24760c0_0, v0x2476160_0, C4<1>, C4<1>;
L_0x2479410 .functor AND 1, L_0x24793a0, v0x24762d0_0, C4<1>, C4<1>;
L_0x24794f0 .functor OR 1, L_0x2479230, L_0x2479410, C4<0>, C4<0>;
v0x2441dc0_0 .net *"_ivl_0", 0 0, L_0x244a650;  1 drivers
v0x2441e60_0 .net *"_ivl_10", 0 0, L_0x2478f10;  1 drivers
v0x2474810_0 .net *"_ivl_12", 0 0, L_0x2478ff0;  1 drivers
v0x24748d0_0 .net *"_ivl_14", 0 0, L_0x24790b0;  1 drivers
v0x24749b0_0 .net *"_ivl_16", 0 0, L_0x2479170;  1 drivers
v0x2474ae0_0 .net *"_ivl_18", 0 0, L_0x2479230;  1 drivers
v0x2474bc0_0 .net *"_ivl_2", 0 0, L_0x2442410;  1 drivers
v0x2474ca0_0 .net *"_ivl_20", 0 0, L_0x24793a0;  1 drivers
v0x2474d80_0 .net *"_ivl_22", 0 0, L_0x2479410;  1 drivers
v0x2474e60_0 .net *"_ivl_4", 0 0, L_0x2478c40;  1 drivers
v0x2474f40_0 .net *"_ivl_6", 0 0, L_0x2478ce0;  1 drivers
v0x2475020_0 .net *"_ivl_8", 0 0, L_0x2478e10;  1 drivers
v0x2475100_0 .net "a", 0 0, v0x2476020_0;  alias, 1 drivers
v0x24751c0_0 .net "b", 0 0, v0x24760c0_0;  alias, 1 drivers
v0x2475280_0 .net "c", 0 0, v0x2476160_0;  alias, 1 drivers
v0x2475340_0 .net "d", 0 0, v0x24762d0_0;  alias, 1 drivers
v0x2475400_0 .net "out", 0 0, L_0x24794f0;  alias, 1 drivers
S_0x2475560 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x2449d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2476020_0 .var "a", 0 0;
v0x24760c0_0 .var "b", 0 0;
v0x2476160_0 .var "c", 0 0;
v0x2476230_0 .net "clk", 0 0, v0x2478340_0;  1 drivers
v0x24762d0_0 .var "d", 0 0;
v0x24763c0_0 .var "wavedrom_enable", 0 0;
v0x2476460_0 .var "wavedrom_title", 511 0;
S_0x2475800 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x2475560;
 .timescale -12 -12;
v0x2475a60_0 .var/2s "count", 31 0;
E_0x2444b00/0 .event negedge, v0x2476230_0;
E_0x2444b00/1 .event posedge, v0x2476230_0;
E_0x2444b00 .event/or E_0x2444b00/0, E_0x2444b00/1;
E_0x2444d50 .event negedge, v0x2476230_0;
E_0x242f9f0 .event posedge, v0x2476230_0;
S_0x2475b60 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2475560;
 .timescale -12 -12;
v0x2475d60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2475e40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2475560;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24765c0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x2449d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x2479650 .functor AND 1, v0x2476020_0, v0x2476160_0, C4<1>, C4<1>;
L_0x24796c0 .functor AND 1, L_0x2479650, v0x24762d0_0, C4<1>, C4<1>;
L_0x2479890 .functor AND 1, v0x24760c0_0, v0x2476160_0, C4<1>, C4<1>;
L_0x2479a10 .functor AND 1, L_0x2479890, v0x24762d0_0, C4<1>, C4<1>;
L_0x2479c10 .functor OR 1, L_0x24797a0, L_0x2479a10, C4<0>, C4<0>;
L_0x2479e60 .functor AND 1, L_0x2479d20, L_0x2479dc0, C4<1>, C4<1>;
L_0x2479fb0 .functor OR 1, L_0x2479c10, L_0x2479e60, C4<0>, C4<0>;
L_0x247a230 .functor AND 1, L_0x247a0c0, L_0x247a190, C4<1>, C4<1>;
L_0x247a390 .functor OR 1, L_0x2479fb0, L_0x247a230, C4<0>, C4<0>;
v0x24768b0_0 .net *"_ivl_0", 0 0, L_0x2479650;  1 drivers
v0x2476990_0 .net *"_ivl_10", 0 0, L_0x2479c10;  1 drivers
v0x2476a70_0 .net *"_ivl_13", 0 0, L_0x2479d20;  1 drivers
v0x2476b40_0 .net *"_ivl_15", 0 0, L_0x2479dc0;  1 drivers
v0x2476c00_0 .net *"_ivl_16", 0 0, L_0x2479e60;  1 drivers
v0x2476d30_0 .net *"_ivl_18", 0 0, L_0x2479fb0;  1 drivers
v0x2476e10_0 .net *"_ivl_2", 0 0, L_0x24796c0;  1 drivers
v0x2476ef0_0 .net *"_ivl_21", 0 0, L_0x247a0c0;  1 drivers
v0x2476fb0_0 .net *"_ivl_23", 0 0, L_0x247a190;  1 drivers
v0x2477070_0 .net *"_ivl_24", 0 0, L_0x247a230;  1 drivers
v0x2477150_0 .net *"_ivl_5", 0 0, L_0x24797a0;  1 drivers
v0x2477210_0 .net *"_ivl_6", 0 0, L_0x2479890;  1 drivers
v0x24772f0_0 .net *"_ivl_8", 0 0, L_0x2479a10;  1 drivers
v0x24773d0_0 .net "a", 0 0, v0x2476020_0;  alias, 1 drivers
v0x2477470_0 .net "b", 0 0, v0x24760c0_0;  alias, 1 drivers
v0x2477560_0 .net "c", 0 0, v0x2476160_0;  alias, 1 drivers
v0x2477650_0 .net "d", 0 0, v0x24762d0_0;  alias, 1 drivers
v0x2477850_0 .net "out", 0 0, L_0x247a390;  alias, 1 drivers
L_0x24797a0 .reduce/or L_0x24796c0;
L_0x2479d20 .reduce/nor v0x24760c0_0;
L_0x2479dc0 .reduce/nor v0x2476160_0;
L_0x247a0c0 .reduce/nor v0x24762d0_0;
L_0x247a190 .reduce/nor v0x2476020_0;
S_0x24779b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x2449d40;
 .timescale -12 -12;
E_0x24448a0 .event anyedge, v0x2478660_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2478660_0;
    %nor/r;
    %assign/vec4 v0x2478660_0, 0;
    %wait E_0x24448a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2475560;
T_3 ;
    %fork t_1, S_0x2475800;
    %jmp t_0;
    .scope S_0x2475800;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2475a60_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24762d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2476160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24760c0_0, 0;
    %assign/vec4 v0x2476020_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x242f9f0;
    %load/vec4 v0x2475a60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x2475a60_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24762d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2476160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24760c0_0, 0;
    %assign/vec4 v0x2476020_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2444d50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2475e40;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2444b00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2476020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24760c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2476160_0, 0;
    %assign/vec4 v0x24762d0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x2475560;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x2449d40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2478340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2478660_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2449d40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2478340_0;
    %inv;
    %store/vec4 v0x2478340_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2449d40;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2476230_0, v0x24787c0_0, v0x2478160_0, v0x2478200_0, v0x24782a0_0, v0x24783e0_0, v0x2478520_0, v0x2478480_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2449d40;
T_7 ;
    %load/vec4 v0x24785c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x24785c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24785c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x24785c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24785c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24785c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24785c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2449d40;
T_8 ;
    %wait E_0x2444b00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24785c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24785c0_0, 4, 32;
    %load/vec4 v0x2478700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x24785c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24785c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24785c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24785c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2478520_0;
    %load/vec4 v0x2478520_0;
    %load/vec4 v0x2478480_0;
    %xor;
    %load/vec4 v0x2478520_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x24785c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24785c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x24785c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24785c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/kmap2/iter0/response49/top_module.sv";
