{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 09:26:51 2010 " "Info: Processing started: Fri Nov 19 09:26:51 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Qinka-5 -c Qinka-5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Qinka-5 -c Qinka-5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qinka-5.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Qinka-5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Qinka-5 " "Info: Found entity 1: Qinka-5" {  } { { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Qinka-5 " "Info: Elaborating entity \"Qinka-5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../altera/72/quartus/libraries/others/maxplus2/74273b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 74273b " "Info: Found entity 1: 74273b" {  } { { "74273b.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273b 74273b:inst3 " "Info: Elaborating entity \"74273b\" for hierarchy \"74273b:inst3\"" {  } { { "Qinka-5.bdf" "inst3" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 120 568 712 200 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "74273b " "Warning: Processing legacy GDF or BDF entity \"74273b\" with Max+Plus II bus and instance naming rules" {  } { { "74273b.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Warning" "WGDFX_MIXED_DESIGN_FILE_NAMING" "" "Warning: The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s)." {  } { { "74273b.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { } } }  } 0 0 "The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s)." 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "74273b:inst3 " "Info: Elaborated megafunction instantiation \"74273b:inst3\"" {  } { { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 120 568 712 200 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../altera/72/quartus/libraries/megafunctions/BUSMUX.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/72/quartus/libraries/megafunctions/BUSMUX.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 busmux " "Info: Found entity 1: busmux" {  } { { "BUSMUX.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/BUSMUX.tdf" 35 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst2 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst2\"" {  } { { "Qinka-5.bdf" "inst2" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 8 568 680 96 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst2 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst2\"" {  } { { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 8 568 680 96 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../altera/72/quartus/libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 74 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst2\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst2\|lpm_mux:\$00000\"" {  } { { "BUSMUX.tdf" "\$00000" { Text "c:/altera/72/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst2\|lpm_mux:\$00000 BUSMUX:inst2 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst2\"" {  } { { "BUSMUX.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 8 568 680 96 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst2 " "Info: Instantiated megafunction \"BUSMUX:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 8 568 680 96 "inst2" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Info: Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/mux_smc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc BUSMUX:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated " "Info: Elaborating entity \"mux_smc\" for hierarchy \"BUSMUX:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.tdf 1 1 " "Warning: Using design file lpm_counter0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/lpm_counter0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst\"" {  } { { "Qinka-5.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 40 408 552 136 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../altera/72/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/72/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_counter.tdf" 248 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.tdf" "lpm_counter_component" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/lpm_counter0.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/lpm_counter0.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Warning: Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 129 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Info: Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p1j lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated " "Info: Elaborating entity \"cntr_p1j\" for hierarchy \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "8 " "Info: Ignored 8 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "8 " "Info: Ignored 8 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Info: Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Info: Implemented 34 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Allocated 185 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 09:26:52 2010 " "Info: Processing ended: Fri Nov 19 09:26:52 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 09:26:52 2010 " "Info: Processing started: Fri Nov 19 09:26:52 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Qinka-5 -c Qinka-5 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Qinka-5 -c Qinka-5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Qinka-5 EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"Qinka-5\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "78 Top " "Info: Previous placement does not exist for 78 of 78 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 28 " "Warning: No exact pin location assignment(s) for 28 pins of 28 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Info: Pin LED\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { LED[7] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 200 728 904 216 "LED\[7..0\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Info: Pin LED\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { LED[6] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 200 728 904 216 "LED\[7..0\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Info: Pin LED\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { LED[5] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 200 728 904 216 "LED\[7..0\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Info: Pin LED\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { LED[4] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 200 728 904 216 "LED\[7..0\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Info: Pin LED\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { LED[3] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 200 728 904 216 "LED\[7..0\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Info: Pin LED\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { LED[2] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 200 728 904 216 "LED\[7..0\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Info: Pin LED\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { LED[1] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 200 728 904 216 "LED\[7..0\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Info: Pin LED\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { LED[0] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 200 728 904 216 "LED\[7..0\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[8\] " "Info: Pin Q\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { Q[8] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 152 728 904 168 "Q\[8..1\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[7\] " "Info: Pin Q\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { Q[7] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 152 728 904 168 "Q\[8..1\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[6\] " "Info: Pin Q\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { Q[6] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 152 728 904 168 "Q\[8..1\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[5\] " "Info: Pin Q\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { Q[5] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 152 728 904 168 "Q\[8..1\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[4\] " "Info: Pin Q\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { Q[4] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 152 728 904 168 "Q\[8..1\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[3\] " "Info: Pin Q\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { Q[3] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 152 728 904 168 "Q\[8..1\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[2\] " "Info: Pin Q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { Q[2] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 152 728 904 168 "Q\[8..1\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[1\] " "Info: Pin Q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { Q[1] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 152 728 904 168 "Q\[8..1\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Info: Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { B[7] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 64 208 376 80 "B\[7..0\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Info: Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { B[6] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 64 208 376 80 "B\[7..0\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Info: Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { B[5] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 64 208 376 80 "B\[7..0\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Info: Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { B[4] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 64 208 376 80 "B\[7..0\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Info: Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { B[3] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 64 208 376 80 "B\[7..0\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Info: Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { B[2] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 64 208 376 80 "B\[7..0\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Info: Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { B[1] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 64 208 376 80 "B\[7..0\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Info: Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { B[0] } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 64 208 376 80 "B\[7..0\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAR " "Info: Pin LDAR not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { LDAR } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { -8 208 376 8 "LDAR" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDAR } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDAR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDPC " "Info: Pin LDPC not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { LDPC } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 160 208 376 176 "LDPC" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDPC } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDPC } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLR " "Info: Pin CLR not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { CLR } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 136 208 376 152 "CLR" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T4 " "Info: Pin T4 not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { T4 } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "T4 (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node T4 (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { T4 } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LDPC (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node LDPC (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~909 " "Info: Destination node busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~909" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/mux_smc.tdf" 29 13 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~909 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~909 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|aclr_actual~2 " "Info: Destination node lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|aclr_actual~2" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 82 2 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|aclr_actual~2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|aclr_actual~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { LDPC } } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 160 208 376 176 "LDPC" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDPC } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDPC } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|aclr_actual~2  " "Info: Automatically promoted node lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|aclr_actual~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~911 " "Info: Destination node busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~911" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/mux_smc.tdf" 29 13 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~911 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~911 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~913 " "Info: Destination node busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~913" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/mux_smc.tdf" 29 13 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~913 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~913 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~915 " "Info: Destination node busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~915" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/mux_smc.tdf" 29 13 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]~915 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]~915 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~917 " "Info: Destination node busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~917" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/mux_smc.tdf" 29 13 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~917 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~917 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~918 " "Info: Destination node busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~918" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/mux_smc.tdf" 29 13 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~918 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~918 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~920 " "Info: Destination node busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~920" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/mux_smc.tdf" 29 13 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~920 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~920 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~922 " "Info: Destination node busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~922" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/mux_smc.tdf" 29 13 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~922 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~922 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~924 " "Info: Destination node busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~924" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/mux_smc.tdf" 29 13 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]~924 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]~924 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 82 2 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|aclr_actual~2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|aclr_actual~2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.30 10 16 0 " "Info: Number of I/O pins in group: 26 (unused VREF, 3.30 VCCIO, 10 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.399 ns register register " "Info: Estimated most critical path is register to register delay of 2.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[0\] 1 REG LAB_X14_Y4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X14_Y4; Fanout = 3; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 90 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.621 ns) 1.269 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita0~COUT 2 COMB LAB_X14_Y4 2 " "Info: 2: + IC(0.648 ns) + CELL(0.621 ns) = 1.269 ns; Loc. = LAB_X14_Y4; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.355 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita1~COUT 3 COMB LAB_X14_Y4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.355 ns; Loc. = LAB_X14_Y4; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.441 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita2~COUT 4 COMB LAB_X14_Y4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.441 ns; Loc. = LAB_X14_Y4; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.527 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita3~COUT 5 COMB LAB_X14_Y4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.527 ns; Loc. = LAB_X14_Y4; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.613 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita4~COUT 6 COMB LAB_X14_Y4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.613 ns; Loc. = LAB_X14_Y4; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.699 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita5~COUT 7 COMB LAB_X14_Y4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.699 ns; Loc. = LAB_X14_Y4; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.785 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita6~COUT 8 COMB LAB_X14_Y4 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.785 ns; Loc. = LAB_X14_Y4; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita5~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 69 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.291 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita7 9 COMB LAB_X14_Y4 1 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 2.291 ns; Loc. = LAB_X14_Y4; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita7'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita6~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.399 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[7\] 10 REG LAB_X14_Y4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 2.399 ns; Loc. = LAB_X14_Y4; Fanout = 2; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita7 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 90 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.751 ns ( 72.99 % ) " "Info: Total cell delay = 1.751 ns ( 72.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.648 ns ( 27.01 % ) " "Info: Total interconnect delay = 0.648 ns ( 27.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.399 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita5~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita6~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita7 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[7\] 0 " "Info: Pin \"LED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[6\] 0 " "Info: Pin \"LED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[5\] 0 " "Info: Pin \"LED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[4\] 0 " "Info: Pin \"LED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[3\] 0 " "Info: Pin \"LED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[2\] 0 " "Info: Pin \"LED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[1\] 0 " "Info: Pin \"LED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[0\] 0 " "Info: Pin \"LED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[8\] 0 " "Info: Pin \"Q\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[7\] 0 " "Info: Pin \"Q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[6\] 0 " "Info: Pin \"Q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[5\] 0 " "Info: Pin \"Q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[4\] 0 " "Info: Pin \"Q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[3\] 0 " "Info: Pin \"Q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[2\] 0 " "Info: Pin \"Q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[1\] 0 " "Info: Pin \"Q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.fit.smsg " "Info: Generated suppressed messages file C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Allocated 215 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 09:26:53 2010 " "Info: Processing ended: Fri Nov 19 09:26:53 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 09:26:54 2010 " "Info: Processing started: Fri Nov 19 09:26:54 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Qinka-5 -c Qinka-5 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Qinka-5 -c Qinka-5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Warning: Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 0 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Allocated 169 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 09:26:54 2010 " "Info: Processing ended: Fri Nov 19 09:26:54 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 09:26:55 2010 " "Info: Processing started: Fri Nov 19 09:26:55 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Qinka-5 -c Qinka-5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Qinka-5 -c Qinka-5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[6\]~121 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[6\]~121\" is a latch" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 89 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[5\]~122 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[5\]~122\" is a latch" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 89 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[4\]~123 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[4\]~123\" is a latch" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 89 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[3\]~124 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[3\]~124\" is a latch" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 89 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[2\]~125 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[2\]~125\" is a latch" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 89 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[1\]~126 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[1\]~126\" is a latch" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 89 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[0\]~127 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[0\]~127\" is a latch" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 89 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[7\]~120 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[7\]~120\" is a latch" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 89 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "T4 " "Info: Assuming node \"T4\" is an undefined clock" {  } { { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "T4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "LDPC " "Info: Assuming node \"LDPC\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 160 208 376 176 "LDPC" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "T4 register register lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[0\] lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[7\] 340.02 MHz Internal " "Info: Clock \"T4\" Internal fmax is restricted to 340.02 MHz between source register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[0\]\" and destination register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.320 ns + Longest register register " "Info: + Longest register to register delay is 2.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[0\] 1 REG LCFF_X14_Y4_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y4_N13; Fanout = 3; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 90 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.621 ns) 1.086 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X14_Y4_N12 2 " "Info: 2: + IC(0.465 ns) + CELL(0.621 ns) = 1.086 ns; Loc. = LCCOMB_X14_Y4_N12; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.276 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X14_Y4_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.190 ns) = 1.276 ns; Loc. = LCCOMB_X14_Y4_N14; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.362 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X14_Y4_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.362 ns; Loc. = LCCOMB_X14_Y4_N16; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.448 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X14_Y4_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.448 ns; Loc. = LCCOMB_X14_Y4_N18; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.534 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X14_Y4_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.534 ns; Loc. = LCCOMB_X14_Y4_N20; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.620 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X14_Y4_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.620 ns; Loc. = LCCOMB_X14_Y4_N22; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.706 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X14_Y4_N24 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.706 ns; Loc. = LCCOMB_X14_Y4_N24; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita5~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 69 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.212 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita7 9 COMB LCCOMB_X14_Y4_N26 1 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 2.212 ns; Loc. = LCCOMB_X14_Y4_N26; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita7'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita6~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.320 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[7\] 10 REG LCFF_X14_Y4_N27 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 2.320 ns; Loc. = LCFF_X14_Y4_N27; Fanout = 2; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita7 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 90 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 79.96 % ) " "Info: Total cell delay = 1.855 ns ( 79.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.465 ns ( 20.04 % ) " "Info: Total interconnect delay = 0.465 ns ( 20.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita5~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita6~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita7 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.320 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita2~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita3~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita4~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita5~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita6~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita7 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] {} } { 0.000ns 0.465ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 destination 2.736 ns + Shortest register " "Info: + Shortest clock path from clock \"T4\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns T4 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'T4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns T4~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'T4~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { T4 T4~clkctrl } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[7\] 3 REG LCFF_X14_Y4_N27 2 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X14_Y4_N27; Fanout = 2; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { T4~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 90 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { T4 T4~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { T4 {} T4~combout {} T4~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 source 2.736 ns - Longest register " "Info: - Longest clock path from clock \"T4\" to source register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns T4 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'T4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns T4~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'T4~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { T4 T4~clkctrl } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[0\] 3 REG LCFF_X14_Y4_N13 3 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X14_Y4_N13; Fanout = 3; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { T4~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 90 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { T4 T4~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { T4 {} T4~combout {} T4~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { T4 T4~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { T4 {} T4~combout {} T4~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { T4 T4~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { T4 {} T4~combout {} T4~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 90 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 90 12 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita5~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita6~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita7 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.320 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita2~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita3~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita4~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita5~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita6~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita7 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] {} } { 0.000ns 0.465ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { T4 T4~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { T4 {} T4~combout {} T4~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { T4 T4~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { T4 {} T4~combout {} T4~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] {} } {  } {  } "" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 90 12 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "74273b:inst3\|16 CLR T4 6.877 ns register " "Info: tsu for register \"74273b:inst3\|16\" (data pin = \"CLR\", clock pin = \"T4\") is 6.877 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.654 ns + Longest pin register " "Info: + Longest pin to register delay is 9.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns CLR 1 PIN PIN_60 10 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_60; Fanout = 10; PIN Node = 'CLR'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 136 208 376 152 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.842 ns) + CELL(0.624 ns) 7.410 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|aclr_actual~2 2 COMB LCCOMB_X15_Y4_N14 9 " "Info: 2: + IC(5.842 ns) + CELL(0.624 ns) = 7.410 ns; Loc. = LCCOMB_X15_Y4_N14; Fanout = 9; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|aclr_actual~2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.466 ns" { CLR lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|aclr_actual~2 } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.529 ns) 8.590 ns busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~918 3 COMB LCCOMB_X14_Y4_N30 1 " "Info: 3: + IC(0.651 ns) + CELL(0.529 ns) = 8.590 ns; Loc. = LCCOMB_X14_Y4_N30; Fanout = 1; COMB Node = 'busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~918'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|aclr_actual~2 busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~918 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.319 ns) 9.546 ns busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~919 4 COMB LCCOMB_X15_Y4_N4 1 " "Info: 4: + IC(0.637 ns) + CELL(0.319 ns) = 9.546 ns; Loc. = LCCOMB_X15_Y4_N4; Fanout = 1; COMB Node = 'busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~919'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~918 busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~919 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.654 ns 74273b:inst3\|16 5 REG LCFF_X15_Y4_N5 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.654 ns; Loc. = LCFF_X15_Y4_N5; Fanout = 1; REG Node = '74273b:inst3\|16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~919 74273b:inst3|16 } "NODE_NAME" } } { "74273b.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.524 ns ( 26.14 % ) " "Info: Total cell delay = 2.524 ns ( 26.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.130 ns ( 73.86 % ) " "Info: Total interconnect delay = 7.130 ns ( 73.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.654 ns" { CLR lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|aclr_actual~2 busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~918 busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~919 74273b:inst3|16 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.654 ns" { CLR {} CLR~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|aclr_actual~2 {} busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~918 {} busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~919 {} 74273b:inst3|16 {} } { 0.000ns 0.000ns 5.842ns 0.651ns 0.637ns 0.000ns } { 0.000ns 0.944ns 0.624ns 0.529ns 0.319ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74273b.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 destination 2.737 ns - Shortest register " "Info: - Shortest clock path from clock \"T4\" to destination register is 2.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns T4 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'T4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns T4~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'T4~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { T4 T4~clkctrl } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.737 ns 74273b:inst3\|16 3 REG LCFF_X15_Y4_N5 1 " "Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X15_Y4_N5; Fanout = 1; REG Node = '74273b:inst3\|16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { T4~clkctrl 74273b:inst3|16 } "NODE_NAME" } } { "74273b.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.52 % ) " "Info: Total cell delay = 1.766 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.971 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { T4 T4~clkctrl 74273b:inst3|16 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { T4 {} T4~combout {} T4~clkctrl {} 74273b:inst3|16 {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.654 ns" { CLR lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|aclr_actual~2 busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~918 busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~919 74273b:inst3|16 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.654 ns" { CLR {} CLR~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|aclr_actual~2 {} busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~918 {} busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~919 {} 74273b:inst3|16 {} } { 0.000ns 0.000ns 5.842ns 0.651ns 0.637ns 0.000ns } { 0.000ns 0.944ns 0.624ns 0.529ns 0.319ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { T4 T4~clkctrl 74273b:inst3|16 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { T4 {} T4~combout {} T4~clkctrl {} 74273b:inst3|16 {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "T4 Q\[4\] 74273b:inst3\|16 9.236 ns register " "Info: tco from clock \"T4\" to destination pin \"Q\[4\]\" through register \"74273b:inst3\|16\" is 9.236 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 source 2.737 ns + Longest register " "Info: + Longest clock path from clock \"T4\" to source register is 2.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns T4 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'T4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns T4~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'T4~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { T4 T4~clkctrl } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.737 ns 74273b:inst3\|16 3 REG LCFF_X15_Y4_N5 1 " "Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X15_Y4_N5; Fanout = 1; REG Node = '74273b:inst3\|16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { T4~clkctrl 74273b:inst3|16 } "NODE_NAME" } } { "74273b.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.52 % ) " "Info: Total cell delay = 1.766 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.971 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { T4 T4~clkctrl 74273b:inst3|16 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { T4 {} T4~combout {} T4~clkctrl {} 74273b:inst3|16 {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273b.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.195 ns + Longest register pin " "Info: + Longest register to pin delay is 6.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273b:inst3\|16 1 REG LCFF_X15_Y4_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y4_N5; Fanout = 1; REG Node = '74273b:inst3\|16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273b:inst3|16 } "NODE_NAME" } } { "74273b.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.965 ns) + CELL(3.230 ns) 6.195 ns Q\[4\] 2 PIN PIN_104 0 " "Info: 2: + IC(2.965 ns) + CELL(3.230 ns) = 6.195 ns; Loc. = PIN_104; Fanout = 0; PIN Node = 'Q\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.195 ns" { 74273b:inst3|16 Q[4] } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 152 728 904 168 "Q\[8..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.230 ns ( 52.14 % ) " "Info: Total cell delay = 3.230 ns ( 52.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.965 ns ( 47.86 % ) " "Info: Total interconnect delay = 2.965 ns ( 47.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.195 ns" { 74273b:inst3|16 Q[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.195 ns" { 74273b:inst3|16 {} Q[4] {} } { 0.000ns 2.965ns } { 0.000ns 3.230ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { T4 T4~clkctrl 74273b:inst3|16 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { T4 {} T4~combout {} T4~clkctrl {} 74273b:inst3|16 {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.195 ns" { 74273b:inst3|16 Q[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.195 ns" { 74273b:inst3|16 {} Q[4] {} } { 0.000ns 2.965ns } { 0.000ns 3.230ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[1\] LED\[1\] 10.875 ns Longest " "Info: Longest tpd from source pin \"B\[1\]\" to destination pin \"LED\[1\]\" is 10.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns B\[1\] 1 PIN PIN_64 3 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_64; Fanout = 3; PIN Node = 'B\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 64 208 376 80 "B\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.695 ns) + CELL(3.236 ns) 10.875 ns LED\[1\] 2 PIN PIN_48 0 " "Info: 2: + IC(6.695 ns) + CELL(3.236 ns) = 10.875 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'LED\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.931 ns" { B[1] LED[1] } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 200 728 904 216 "LED\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.180 ns ( 38.44 % ) " "Info: Total cell delay = 4.180 ns ( 38.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.695 ns ( 61.56 % ) " "Info: Total interconnect delay = 6.695 ns ( 61.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.875 ns" { B[1] LED[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.875 ns" { B[1] {} B[1]~combout {} LED[1] {} } { 0.000ns 0.000ns 6.695ns } { 0.000ns 0.944ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "74273b:inst3\|17 B\[2\] T4 -0.137 ns register " "Info: th for register \"74273b:inst3\|17\" (data pin = \"B\[2\]\", clock pin = \"T4\") is -0.137 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 destination 2.737 ns + Longest register " "Info: + Longest clock path from clock \"T4\" to destination register is 2.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns T4 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'T4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns T4~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'T4~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { T4 T4~clkctrl } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.737 ns 74273b:inst3\|17 3 REG LCFF_X15_Y4_N29 1 " "Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X15_Y4_N29; Fanout = 1; REG Node = '74273b:inst3\|17'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { T4~clkctrl 74273b:inst3|17 } "NODE_NAME" } } { "74273b.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.52 % ) " "Info: Total cell delay = 1.766 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.971 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { T4 T4~clkctrl 74273b:inst3|17 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { T4 {} T4~combout {} T4~clkctrl {} 74273b:inst3|17 {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74273b.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.180 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns B\[2\] 1 PIN PIN_22 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 3; PIN Node = 'B\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 64 208 376 80 "B\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.366 ns) 3.072 ns busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~921 2 COMB LCCOMB_X15_Y4_N28 1 " "Info: 2: + IC(1.606 ns) + CELL(0.366 ns) = 3.072 ns; Loc. = LCCOMB_X15_Y4_N28; Fanout = 1; COMB Node = 'busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~921'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { B[2] busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~921 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.180 ns 74273b:inst3\|17 3 REG LCFF_X15_Y4_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.180 ns; Loc. = LCFF_X15_Y4_N29; Fanout = 1; REG Node = '74273b:inst3\|17'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~921 74273b:inst3|17 } "NODE_NAME" } } { "74273b.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.574 ns ( 49.50 % ) " "Info: Total cell delay = 1.574 ns ( 49.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.606 ns ( 50.50 % ) " "Info: Total interconnect delay = 1.606 ns ( 50.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.180 ns" { B[2] busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~921 74273b:inst3|17 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.180 ns" { B[2] {} B[2]~combout {} busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~921 {} 74273b:inst3|17 {} } { 0.000ns 0.000ns 1.606ns 0.000ns } { 0.000ns 1.100ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { T4 T4~clkctrl 74273b:inst3|17 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { T4 {} T4~combout {} T4~clkctrl {} 74273b:inst3|17 {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.180 ns" { B[2] busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~921 74273b:inst3|17 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.180 ns" { B[2] {} B[2]~combout {} busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~921 {} 74273b:inst3|17 {} } { 0.000ns 0.000ns 1.606ns 0.000ns } { 0.000ns 1.100ns 0.366ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Allocated 155 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 09:26:55 2010 " "Info: Processing ended: Fri Nov 19 09:26:55 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Info: Quartus II Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
