#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Aug 13 15:40:23 2024
# Process ID: 19228
# Current directory: C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.runs/synth_1
# Command line: vivado.exe -log top_module_of_electric_fan.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module_of_electric_fan.tcl
# Log file: C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.runs/synth_1/top_module_of_electric_fan.vds
# Journal file: C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_module_of_electric_fan.tcl -notrace
Command: synth_design -top top_module_of_electric_fan -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9640 
WARNING: [Synth 8-2490] overwriting previous definition of module bin_to_dec [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:185]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1047.977 ; gain = 238.738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module_of_electric_fan' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:23]
	Parameter POWER_CONTROL bound to: 4'b0001 
	Parameter TIMER_CONTROL bound to: 4'b0010 
	Parameter LED_CONTROL bound to: 4'b0100 
	Parameter ECHO_CONTROL bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'button_cntr' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:127]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_positive' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:158]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_positive' (1#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:158]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_positive' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:138]
INFO: [Synth 8-6155] done synthesizing module 'button_cntr' (2#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:127]
WARNING: [Synth 8-7023] instance 'btn_power_cntr' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:39]
WARNING: [Synth 8-7023] instance 'btn_timer_cntr' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:40]
WARNING: [Synth 8-7023] instance 'btn_led_cntr' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:41]
WARNING: [Synth 8-7023] instance 'btn_echo_cntr' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:42]
INFO: [Synth 8-6157] synthesizing module 'power_cntr' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:115]
	Parameter TURN_OFF bound to: 4'b0001 
	Parameter FIRST_SPEED bound to: 4'b0010 
	Parameter SECOND_SPEED bound to: 4'b0100 
	Parameter THIRD_SPEED bound to: 4'b1000 
	Parameter SETTING_0SEC bound to: 4'b0000 
	Parameter SETTING_5SEC bound to: 4'b0101 
	Parameter SETTING_10SEC bound to: 4'b1010 
	Parameter SETTING_15SEC bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'clock_div_100' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/clock_library.v:23]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_n' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:311]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_n' (3#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:311]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/clock_library.v:40]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_100' (4#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/clock_library.v:23]
WARNING: [Synth 8-7023] instance 'usec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:188]
INFO: [Synth 8-6157] synthesizing module 'clock_div_1000' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/clock_library.v:47]
WARNING: [Synth 8-7023] instance 'ed_source' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/clock_library.v:56]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/clock_library.v:70]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_1000' (5#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/clock_library.v:47]
WARNING: [Synth 8-7023] instance 'msec_clk' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:189]
WARNING: [Synth 8-7023] instance 'sec_clk' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:190]
WARNING: [Synth 8-5788] Register next_timer_setting_reg in module power_cntr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:221]
INFO: [Synth 8-6155] done synthesizing module 'power_cntr' (6#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:115]
INFO: [Synth 8-6157] synthesizing module 'pwm_cntr' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:277]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 100 - type: integer 
	Parameter duty_step bound to: 4 - type: integer 
	Parameter temp bound to: 250000 - type: integer 
	Parameter temp_half bound to: 125000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_p' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:289]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_p' (7#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:289]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:306]
INFO: [Synth 8-6155] done synthesizing module 'pwm_cntr' (8#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:277]
INFO: [Synth 8-6157] synthesizing module 'fan_led' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:3]
INFO: [Synth 8-6157] synthesizing module 'pwm_100step_solo' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:58]
	Parameter sys_clk_freq bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 10000 - type: integer 
	Parameter duty_step bound to: 100 - type: integer 
	Parameter temp bound to: 100 - type: integer 
	Parameter temp_half bound to: 50 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_nedge' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:103]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_nedge' (9#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:103]
WARNING: [Synth 8-7023] instance 'ed_n1' of module 'edge_detector_nedge' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:85]
INFO: [Synth 8-6155] done synthesizing module 'pwm_100step_solo' (10#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:58]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:185]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec' (11#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:185]
WARNING: [Synth 8-689] width (7) of port connection 'bcd' does not match port width (16) of module 'bin_to_dec' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:48]
INFO: [Synth 8-6157] synthesizing module 'fnd_cntr' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:205]
INFO: [Synth 8-6157] synthesizing module 'ring_counter_fnd' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:270]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:278]
INFO: [Synth 8-6155] done synthesizing module 'ring_counter_fnd' (12#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:270]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:215]
INFO: [Synth 8-6157] synthesizing module 'decoder_7seg' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:261]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7seg' (13#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/exam01_combinational_logic.v:261]
INFO: [Synth 8-6155] done synthesizing module 'fnd_cntr' (14#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:205]
INFO: [Synth 8-6155] done synthesizing module 'fan_led' (15#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:3]
WARNING: [Synth 8-7023] instance 'blue_led' of module 'fan_led' has 7 connections declared, but only 5 given [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:81]
WARNING: [Synth 8-3848] Net echo_duty in module/entity top_module_of_electric_fan does not have driver. [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:62]
INFO: [Synth 8-6155] done synthesizing module 'top_module_of_electric_fan' (16#1) [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/Project_Electric_Fan.v:23]
WARNING: [Synth 8-3331] design top_module_of_electric_fan has unconnected port sw_direction_cntr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1097.922 ; gain = 288.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1097.922 ; gain = 288.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1097.922 ; gain = 288.684
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1097.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/constrs_1/imports/verilog/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_of_electric_fan_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_of_electric_fan_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1217.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1217.152 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1217.152 ; gain = 407.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1217.152 ; gain = 407.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1217.152 ; gain = 407.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1217.152 ; gain = 407.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 51    
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 43    
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module_of_electric_fan 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module edge_detector_positive 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module button_cntr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_n 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_div_100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module clock_div_1000 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module power_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 3     
Module edge_detector_p 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module edge_detector_nedge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module pwm_100step_solo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module bin_to_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 25    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
Module ring_counter_fnd 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module fnd_cntr 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module fan_led 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'power_cntr_0/msec_clk/ed_source/ff_cur_reg' into 'power_cntr_0/usec_clk/ed/ff_cur_reg' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:319]
INFO: [Synth 8-4471] merging register 'power_cntr_0/msec_clk/ed_source/ff_old_reg' into 'power_cntr_0/usec_clk/ed/ff_old_reg' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:320]
INFO: [Synth 8-4471] merging register 'power_cntr_0/sec_clk/ed_source/ff_cur_reg' into 'power_cntr_0/msec_clk/ed/ff_cur_reg' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:319]
INFO: [Synth 8-4471] merging register 'power_cntr_0/sec_clk/ed_source/ff_old_reg' into 'power_cntr_0/msec_clk/ed/ff_old_reg' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:320]
INFO: [Synth 8-4471] merging register 'btn_timer_cntr/ed/ff_cur_reg' into 'btn_power_cntr/ed/ff_cur_reg' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:167]
INFO: [Synth 8-4471] merging register 'btn_led_cntr/ed/ff_cur_reg' into 'btn_power_cntr/ed/ff_cur_reg' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:167]
INFO: [Synth 8-4471] merging register 'btn_echo_cntr/ed/ff_cur_reg' into 'btn_power_cntr/ed/ff_cur_reg' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:167]
INFO: [Synth 8-4471] merging register 'blue_led/fnd/rc/ed/ff_cur_reg' into 'btn_power_cntr/ed/ff_cur_reg' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:297]
INFO: [Synth 8-4471] merging register 'fnd/rc/ed/ff_cur_reg' into 'btn_power_cntr/ed/ff_cur_reg' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:297]
INFO: [Synth 8-4471] merging register 'btn_timer_cntr/ed/ff_old_reg' into 'btn_power_cntr/ed/ff_old_reg' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:168]
INFO: [Synth 8-4471] merging register 'btn_led_cntr/ed/ff_old_reg' into 'btn_power_cntr/ed/ff_old_reg' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:168]
INFO: [Synth 8-4471] merging register 'btn_echo_cntr/ed/ff_old_reg' into 'btn_power_cntr/ed/ff_old_reg' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/hee_goen_led.v:168]
INFO: [Synth 8-4471] merging register 'blue_led/fnd/rc/ed/ff_old_reg' into 'btn_power_cntr/ed/ff_old_reg' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:298]
INFO: [Synth 8-4471] merging register 'fnd/rc/ed/ff_old_reg' into 'btn_power_cntr/ed/ff_old_reg' [C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.srcs/sources_1/new/exam02_sequential_logic.v:298]
WARNING: [Synth 8-3331] design top_module_of_electric_fan has unconnected port sw_direction_cntr
INFO: [Synth 8-3886] merging instance 'power_cntr_0/timer_next_state_reg[0]' (FDPE_1) to 'power_cntr_0/timer_next_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'power_cntr_0/timer_next_state_reg[1]' (FDCE_1) to 'power_cntr_0/timer_next_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'power_cntr_0/next_timer_setting_reg[0]' (FDE_1) to 'power_cntr_0/next_timer_setting_reg[2]'
INFO: [Synth 8-3886] merging instance 'power_cntr_0/next_timer_setting_reg[1]' (FDE_1) to 'power_cntr_0/next_timer_setting_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\current_state_reg[1] )
INFO: [Synth 8-3886] merging instance 'power_cntr_0/timer_state_reg[0]' (FDCE) to 'power_cntr_0/timer_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'power_cntr_0/timer_state_reg[1]' (FDCE) to 'power_cntr_0/timer_state_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1217.152 ; gain = 407.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1217.152 ; gain = 407.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1218.359 ; gain = 409.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1222.695 ; gain = 413.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1227.457 ; gain = 418.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1227.457 ; gain = 418.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1227.457 ; gain = 418.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1227.457 ; gain = 418.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1227.457 ; gain = 418.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1227.457 ; gain = 418.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    40|
|3     |LUT1   |     6|
|4     |LUT2   |   176|
|5     |LUT3   |     6|
|6     |LUT4   |    30|
|7     |LUT5   |    37|
|8     |LUT6   |    45|
|9     |FDCE   |   152|
|10    |FDPE   |     8|
|11    |FDRE   |    23|
|12    |IBUF   |     6|
|13    |OBUF   |    22|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-------------------------+------+
|      |Instance         |Module                   |Cells |
+------+-----------------+-------------------------+------+
|1     |top              |                         |   552|
|2     |  blue_led       |fan_led                  |    54|
|3     |    led_b        |pwm_100step_solo         |    42|
|4     |      ed_n1      |edge_detector_nedge      |     4|
|5     |  btn_echo_cntr  |button_cntr              |     3|
|6     |    btn1         |edge_detector_positive_9 |     2|
|7     |  btn_led_cntr   |button_cntr_0            |     7|
|8     |    btn1         |edge_detector_positive_8 |     6|
|9     |  btn_power_cntr |button_cntr_1            |    32|
|10    |    btn1         |edge_detector_positive_6 |     5|
|11    |    ed           |edge_detector_positive_7 |     3|
|12    |  btn_timer_cntr |button_cntr_2            |     5|
|13    |    btn1         |edge_detector_positive   |     4|
|14    |  control_pwm    |pwm_cntr                 |   260|
|15    |    ed           |edge_detector_p          |     6|
|16    |  fnd            |fnd_cntr                 |    20|
|17    |    rc           |ring_counter_fnd         |     9|
|18    |    sub7seg      |decoder_7seg             |     7|
|19    |  power_cntr_0   |power_cntr               |   139|
|20    |    msec_clk     |clock_div_1000           |    29|
|21    |      ed         |edge_detector_n_5        |     5|
|22    |    sec_clk      |clock_div_1000_3         |    31|
|23    |      ed         |edge_detector_n_4        |     7|
|24    |    usec_clk     |clock_div_100            |    20|
|25    |      ed         |edge_detector_n          |     4|
+------+-----------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1227.457 ; gain = 418.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1227.457 ; gain = 298.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1227.457 ; gain = 418.219
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1239.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1239.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1239.516 ; gain = 710.840
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1239.516 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/kimhk/Documents/GitHub/AIRCONOMY_Verilog_Project/Eletric_Fan_1/basys3_soc.runs/synth_1/top_module_of_electric_fan.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_of_electric_fan_utilization_synth.rpt -pb top_module_of_electric_fan_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 13 15:40:48 2024...
