Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  2 01:56:23 2024
| Host         : eecs-digital-03 running 64-bit Ubuntu 24.04 LTS
| Command      : report_utilization -file obj/post_synth_util.rpt -hierarchical -hierarchical_depth 4
| Design       : top_level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------+--------------+------------+------------+---------+------+-----+--------+--------+------------+
|    Instance   |    Module    | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+---------------+--------------+------------+------------+---------+------+-----+--------+--------+------------+
| top_level     |        (top) |         11 |         11 |       0 |    0 |  24 |      0 |      0 |          0 |
|   (top_level) |        (top) |          5 |          5 |       0 |    0 |  11 |      0 |      0 |          0 |
|   spi_send    | spi_send_con |          6 |          6 |       0 |    0 |  13 |      0 |      0 |          0 |
+---------------+--------------+------------+------------+---------+------+-----+--------+--------+------------+


