Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Sep 28 16:43:43 2016
| Host         : admin03 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xa7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    12 |
| Minimum Number of register sites lost to control set restrictions |    40 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              98 |           27 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------+------------------+------------------+----------------+
|  L6/clk_temp   |                            |                  |                1 |              1 |
|  L5/clk_temp   |                            |                  |                1 |              1 |
|  uPt/usg/clr   |                            |                  |                1 |              3 |
|                |                            | OFF_IBUF         |                3 |              4 |
|  T_IBUF_BUFG   |                            |                  |                3 |              5 |
|  L5/clk_temp_0 | L9/uCt_s/res[3]_i_1__1_n_0 | clear_IBUF       |                2 |              5 |
|  L6/clk_temp   | L7/uCt_s/res[2]_i_1_n_0    | clear_IBUF       |                3 |              6 |
|  L5/clk_temp   | L8/uCt_s/res[2]_i_1__0_n_0 | clear_IBUF       |                2 |              6 |
|  L6/clk        |                            |                  |               15 |             27 |
|  T_IBUF_BUFG   |                            | uPt/usg/CLK      |                8 |             31 |
|  T_IBUF_BUFG   |                            | L6/k[31]_i_1_n_0 |                8 |             31 |
|  T_IBUF_BUFG   |                            | L5/clear__0      |                8 |             32 |
+----------------+----------------------------+------------------+------------------+----------------+


