=============================================================================
Filelist generated by IPexpress    12/06/2010    16:02:53          
Filename: pcierc_test_filelist.log                                         
Copyright(c) 2009 Lattice Semiconductor Corporation. All rights reserved.   
=============================================================================

-----------------------------------------------------------------------------
Basic IP Core Files
Output Directory: D:/project/PCIe_IP/Native_PCIeBasic_SBx1/ispLeverGenCore/ecp3/rcx1 
-----------------------------------------------------------------------------
  pcierc_test.lpc
      : IP ispLEVER LPC File
  pcierc_test.ngo
      : IP ispLEVER Database File
  pcierc_test_bb.v
      : IP Verilog Blackbox Module
  pcierc_test_inst.v
      : IP Verilog Instantiation Template
  pcierc_test.v
      : IP Verilog Behaviorial Sim Model
  pcierc_test_gen.log
      : IP Status Log
  pcierc_test_generate.log
      : IP Generate Log

-----------------------------------------------------------------------------
Supplemental Implementation and Simulation Files:
 
 
Models common to all PCIE configurations
    ../pcie_eval/models/ecp3 
 
Testbench files specific to pcierc_test configurations
    ../pcie_eval/pcierc_test/testbench/top 
    ../pcie_eval/pcierc_test/testbench/tests 
 
Evaluation source files specific to pcierc_test configuration
    ../pcie_eval/pcierc_test/src/top 
    ../pcie_eval/pcierc_test/src/params 
 
Simulation files specific to pcierc_test configuration
    ../pcie_eval/pcierc_test/sim/modelsim 
 
Implementation files specific to pcierc_test configuration
    ../pcie_eval/pcierc_test/impl 

