verilog-exclude-str-end is a variable defined in `verilog-mode.el'.<br/>Its value is " -----/\\----- EXCLUDED -----/\\----- */"<br/><br/>  This variable may be risky if used as a file-local variable.<br/><br/>Documentation:<br/>String used to mark end of excluded text.