
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16944 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 467.547 ; gain = 99.320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.runs/synth_1/.Xil/Vivado-23732-HDL/realtime/clk_wiz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz' (1#1) [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.runs/synth_1/.Xil/Vivado-23732-HDL/realtime/clk_wiz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'IF' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/IF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF' (2#1) [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/IF.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID' (3#1) [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/ID.v:23]
WARNING: [Synth 8-350] instance 'ID_exa' of module 'ID' requires 12 connections, but only 11 given [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/top.v:61]
INFO: [Synth 8-6157] synthesizing module 'exe' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/exe.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exe' (4#1) [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/exe.v:23]
INFO: [Synth 8-6157] synthesizing module 'wb' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/wb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wb' (5#1) [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/wb.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/control.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/control.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/control.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/control.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/control.v:98]
INFO: [Synth 8-155] case statement is not full and has no default [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/control.v:152]
INFO: [Synth 8-155] case statement is not full and has no default [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/control.v:54]
INFO: [Synth 8-6155] done synthesizing module 'control' (6#1) [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'IROM' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/IROM.v:23]
INFO: [Synth 8-3876] $readmem data file 'F:/file/exp/cpu/single_cycle_cpu_download_3/inst_rom.data' is read successfully [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/IROM.v:30]
INFO: [Synth 8-6155] done synthesizing module 'IROM' (7#1) [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/IROM.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM_or_IO' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/MEM_or_IO.v:23]
INFO: [Synth 8-6157] synthesizing module 'dram' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.runs/synth_1/.Xil/Vivado-23732-HDL/realtime/dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dram' (8#1) [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.runs/synth_1/.Xil/Vivado-23732-HDL/realtime/dram_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (14) of module 'dram' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/MEM_or_IO.v:62]
INFO: [Synth 8-6157] synthesizing module 'led' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-6155] done synthesizing module 'led' (9#1) [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/led.v:23]
WARNING: [Synth 8-350] instance 'led_dis' of module 'led' requires 6 connections, but only 5 given [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/MEM_or_IO.v:83]
INFO: [Synth 8-6157] synthesizing module 'switch' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/switch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'switch' (10#1) [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/switch.v:23]
INFO: [Synth 8-6157] synthesizing module 'light' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/light.v:23]
INFO: [Synth 8-6155] done synthesizing module 'light' (11#1) [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/light.v:23]
WARNING: [Synth 8-3848] Net light in module/entity MEM_or_IO does not have driver. [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/MEM_or_IO.v:33]
INFO: [Synth 8-6155] done synthesizing module 'MEM_or_IO' (12#1) [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/MEM_or_IO.v:23]
WARNING: [Synth 8-350] instance 'mem_or_io' of module 'MEM_or_IO' requires 11 connections, but only 9 given [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/top.v:127]
INFO: [Synth 8-6155] done synthesizing module 'top' (13#1) [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-3331] design light has unconnected port WE_light
WARNING: [Synth 8-3331] design light has unconnected port data_in[32]
WARNING: [Synth 8-3331] design light has unconnected port data_in[31]
WARNING: [Synth 8-3331] design light has unconnected port data_in[30]
WARNING: [Synth 8-3331] design light has unconnected port data_in[29]
WARNING: [Synth 8-3331] design light has unconnected port data_in[28]
WARNING: [Synth 8-3331] design light has unconnected port data_in[27]
WARNING: [Synth 8-3331] design light has unconnected port data_in[26]
WARNING: [Synth 8-3331] design light has unconnected port data_in[25]
WARNING: [Synth 8-3331] design light has unconnected port data_in[24]
WARNING: [Synth 8-3331] design led has unconnected port WE_led
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[23]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[22]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[21]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[20]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[19]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[18]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[17]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[16]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[15]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[14]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[13]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[12]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[11]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[10]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[9]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[8]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[7]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[6]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[5]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[4]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[3]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[2]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[1]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[0]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port rst
WARNING: [Synth 8-3331] design IROM has unconnected port a[15]
WARNING: [Synth 8-3331] design IROM has unconnected port a[14]
WARNING: [Synth 8-3331] design IROM has unconnected port a[13]
WARNING: [Synth 8-3331] design IROM has unconnected port a[12]
WARNING: [Synth 8-3331] design IROM has unconnected port a[11]
WARNING: [Synth 8-3331] design IROM has unconnected port a[10]
WARNING: [Synth 8-3331] design IROM has unconnected port a[9]
WARNING: [Synth 8-3331] design IROM has unconnected port a[8]
WARNING: [Synth 8-3331] design ID has unconnected port inst[6]
WARNING: [Synth 8-3331] design ID has unconnected port inst[5]
WARNING: [Synth 8-3331] design ID has unconnected port inst[4]
WARNING: [Synth 8-3331] design ID has unconnected port inst[3]
WARNING: [Synth 8-3331] design ID has unconnected port inst[2]
WARNING: [Synth 8-3331] design ID has unconnected port inst[1]
WARNING: [Synth 8-3331] design ID has unconnected port inst[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 524.301 ; gain = 156.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin led_dis:rst to constant 0 [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/MEM_or_IO.v:83]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 524.301 ; gain = 156.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 524.301 ; gain = 156.074
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/download_test/synthesized_ip/dram/dram/dram_in_context.xdc] for cell 'mem_or_io/dmem'
Finished Parsing XDC File [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/download_test/synthesized_ip/dram/dram/dram_in_context.xdc] for cell 'mem_or_io/dmem'
Parsing XDC File [f:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'CLK_WIZ'
Finished Parsing XDC File [f:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'CLK_WIZ'
Parsing XDC File [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/constrs_1/new/clock.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/constrs_1/new/clock.xdc:1]
Finished Parsing XDC File [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/constrs_1/new/clock.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/constrs_1/new/clock.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc]
Finished Parsing XDC File [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/constrs_1/new/switch_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/constrs_1/new/led_constraint.xdc]
Finished Parsing XDC File [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/constrs_1/new/led_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/constrs_1/new/led_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/constrs_1/new/light_constraint.xdc]
Finished Parsing XDC File [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/constrs_1/new/light_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/constrs_1/new/light_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 883.172 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 883.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 883.172 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 883.172 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 883.172 ; gain = 514.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 883.172 ; gain = 514.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_i. (constraint file  f:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_i. (constraint file  f:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for CLK_WIZ. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 883.172 ; gain = 514.945
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/ID.v:77]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/ID.v:63]
INFO: [Synth 8-5587] ROM size for "wD_sel_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "wb_sel_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "pc_sel_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "op_A_sel_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "op_B_sel_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "ALU_op_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ALU_op_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "imm_sel_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "WE_led0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "WE_light0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'imm_sel_reg_reg' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/control.v:89]
WARNING: [Synth 8-327] inferring latch for variable 'wD_sel_reg_reg' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/control.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'wb_sel_reg_reg' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/control.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'pc_sel_reg_reg' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/control.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'reg_WE_reg_reg' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/control.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'WE_reg_reg' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/control.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg_reg' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/control.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_op_reg_reg' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/control.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'B_sel_reg_reg' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/control.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'op_A_sel_reg_reg' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/control.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'op_B_sel_reg_reg' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/control.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'led_display_reg[0]' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/led.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'led_display_reg[1]' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/led.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'led_display_reg[2]' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/led.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'led_display_reg[3]' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/led.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'led_display_reg[4]' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/led.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'led_display_reg[5]' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/led.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'led_display_reg[6]' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/led.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'led_display_reg[7]' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/led.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'led_display_reg[8]' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/led.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'led_display_reg[9]' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/led.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'led_display_reg[10]' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/led.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'led_display_reg[11]' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/led.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'led_display_reg[12]' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/led.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'led_display_reg[13]' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/led.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'led_display_reg[14]' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/led.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'led_display_reg[15]' [F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.srcs/sources_1/new/led.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 883.172 ; gain = 514.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   4 Input     32 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module IF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ID 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
Module exe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module wb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module led 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module MEM_or_IO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "led_dis/cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "WE_led0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "WE_light0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "CONTROL_exa/imm_sel_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "CONTROL_exa/wD_sel_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "CONTROL_exa/wb_sel_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "CONTROL_exa/pc_sel_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "CONTROL_exa/op_A_sel_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "CONTROL_exa/op_B_sel_reg" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[23]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[22]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[21]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[20]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[19]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[18]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[17]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[16]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[15]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[14]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[13]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[12]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[11]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[10]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[9]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[8]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[7]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[6]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[5]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[4]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[3]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[2]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[1]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port light[0]
WARNING: [Synth 8-3331] design MEM_or_IO has unconnected port rst
WARNING: [Synth 8-3331] design IROM has unconnected port a[15]
WARNING: [Synth 8-3331] design IROM has unconnected port a[14]
WARNING: [Synth 8-3331] design IROM has unconnected port a[13]
WARNING: [Synth 8-3331] design IROM has unconnected port a[12]
WARNING: [Synth 8-3331] design IROM has unconnected port a[11]
WARNING: [Synth 8-3331] design IROM has unconnected port a[10]
WARNING: [Synth 8-3331] design IROM has unconnected port a[9]
WARNING: [Synth 8-3331] design IROM has unconnected port a[8]
WARNING: [Synth 8-3331] design IROM has unconnected port a[7]
WARNING: [Synth 8-3331] design ID has unconnected port inst[6]
WARNING: [Synth 8-3331] design ID has unconnected port inst[5]
WARNING: [Synth 8-3331] design ID has unconnected port inst[4]
WARNING: [Synth 8-3331] design ID has unconnected port inst[3]
WARNING: [Synth 8-3331] design ID has unconnected port inst[2]
WARNING: [Synth 8-3331] design ID has unconnected port inst[1]
WARNING: [Synth 8-3331] design ID has unconnected port inst[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CONTROL_exa/op_A_sel_reg_reg )
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[15][0]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[14][0]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[13][0]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[12][0]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[11][0]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[10][0]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[9][0]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[8][0]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[7][0]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[6][0]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[5][0]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[4][0]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[3][0]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[2][0]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[1][0]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[0][0]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[15][1]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[14][1]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[13][1]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[12][1]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[11][1]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[10][1]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[9][1]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[8][1]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[7][1]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[6][1]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[5][1]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[4][1]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[3][1]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[2][1]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[1][1]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[0][1]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[15][2]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[14][2]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[13][2]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[12][2]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[11][2]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[10][2]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[9][2]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[8][2]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[7][2]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[6][2]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[5][2]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[4][2]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[3][2]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[2][2]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[1][2]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[0][2]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[15][3]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[14][3]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[13][3]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[12][3]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[11][3]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[10][3]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[9][3]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[8][3]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[7][3]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[6][3]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[5][3]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[4][3]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[3][3]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[2][3]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[1][3]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[0][3]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[15][4]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[14][4]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[13][4]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[12][4]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[11][4]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[10][4]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[9][4]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[8][4]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[7][4]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[6][4]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[5][4]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[4][4]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[3][4]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[2][4]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[1][4]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[0][4]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[15][5]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[14][5]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[13][5]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[12][5]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[11][5]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[10][5]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[9][5]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[8][5]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[7][5]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[6][5]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[5][5]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[4][5]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[3][5]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[2][5]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[1][5]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[0][5]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[15][6]' (LD) to 'mem_or_io/led_dis/led_display_reg[14][6]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[14][6]' (LD) to 'mem_or_io/led_dis/led_display_reg[13][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[13][6]' (LD) to 'mem_or_io/led_dis/led_display_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'mem_or_io/led_dis/led_display_reg[12][6]' (LD) to 'mem_or_io/led_dis/led_display_reg[13][7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mem_or_io/led_dis/led_display_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_or_io/led_dis/led_display_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mem_or_io/led_dis/led_reg_reg[0] )
WARNING: [Synth 8-3332] Sequential element (CONTROL_exa/op_A_sel_reg_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_or_io/led_dis/led_display_reg[1][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mem_or_io/led_dis/led_display_reg[0][7]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 883.172 ; gain = 514.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|IROM        | p_0_out    | 128x32        | LUT            | 
|IROM        | p_0_out    | 128x32        | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------+-----------+----------------------+---------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------------+-----------+----------------------+---------------+
|top         | ID_exa/reg_array_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+----------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'CLK_WIZ/clk_out1' to pin 'CLK_WIZ/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 883.172 ; gain = 514.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1090.852 ; gain = 722.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+----------------------+-----------+----------------------+---------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------------+-----------+----------------------+---------------+
|top         | ID_exa/reg_array_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+----------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1090.852 ; gain = 722.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1090.852 ; gain = 722.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1090.852 ; gain = 722.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1090.852 ; gain = 722.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1090.852 ; gain = 722.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1090.852 ; gain = 722.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1090.852 ; gain = 722.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz       |         1|
|2     |dram          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |dram    |     1|
|3     |CARRY4  |    63|
|4     |LUT1    |     9|
|5     |LUT2    |   161|
|6     |LUT3    |    84|
|7     |LUT4    |   170|
|8     |LUT5    |   136|
|9     |LUT6    |   641|
|10    |MUXF7   |     2|
|11    |RAM32M  |    12|
|12    |FDRE    |   112|
|13    |FDSE    |     8|
|14    |LD      |    16|
|15    |IBUF    |    25|
|16    |OBUF    |    40|
+------+--------+------+

Report Instance Areas: 
+------+--------------+----------+------+
|      |Instance      |Module    |Cells |
+------+--------------+----------+------+
|1     |top           |          |  1513|
|2     |  CONTROL_exa |control   |   283|
|3     |  EXE_exa     |exe       |    22|
|4     |  ID_exa      |ID        |   288|
|5     |  IF_exa      |IF        |   580|
|6     |  imem        |IROM      |    58|
|7     |  mem_or_io   |MEM_or_IO |   215|
|8     |    led_dis   |led       |   126|
+------+--------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1090.852 ; gain = 722.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1090.852 ; gain = 363.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1090.852 ; gain = 722.625
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1090.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  LD => LDCE: 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
177 Infos, 130 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1090.852 ; gain = 734.133
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1090.852 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/file/exp/cpu/single_cycle_cpu_download_3_elegent/single_cycle_cpu.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul  1 15:19:38 2022...
