

================================================================
== Vitis HLS Report for 'sr_fft_Pipeline_VITIS_LOOP_329_2'
================================================================
* Date:           Sun Aug 31 16:41:52 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.948 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_329_2  |      128|      128|         3|          2|          2|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     27|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     84|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    131|    -|
|Register         |        -|    -|      26|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      26|    242|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_83_32_1_1_U610  |mux_83_32_1_1  |        0|   0|  0|  42|    0|
    |mux_83_32_1_1_U611  |mux_83_32_1_1  |        0|   0|  0|  42|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  84|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln329_fu_441_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln329_fu_435_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  27|          15|          11|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|    7|         14|
    |i_fu_118                     |   9|          2|    7|         14|
    |output_0_we0                 |   9|          2|    8|         16|
    |output_1_we0                 |   9|          2|    8|         16|
    |output_2_we0                 |   9|          2|    8|         16|
    |output_3_we0                 |   9|          2|    8|         16|
    |output_4_we0                 |   9|          2|    8|         16|
    |output_5_we0                 |   9|          2|    8|         16|
    |output_6_we0                 |   9|          2|    8|         16|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 131|         29|   75|        151|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |add_ln329_reg_554            |  7|   0|    7|          0|
    |ap_CS_fsm                    |  2|   0|    2|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |i_fu_118                     |  7|   0|    7|          0|
    |icmp_ln329_reg_550           |  1|   0|    1|          0|
    |trunc_ln3_reg_651            |  3|   0|    3|          0|
    |zext_ln331_reg_559           |  3|   0|   64|         61|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 26|   0|   87|         61|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  sr_fft_Pipeline_VITIS_LOOP_329_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  sr_fft_Pipeline_VITIS_LOOP_329_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  sr_fft_Pipeline_VITIS_LOOP_329_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  sr_fft_Pipeline_VITIS_LOOP_329_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  sr_fft_Pipeline_VITIS_LOOP_329_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  sr_fft_Pipeline_VITIS_LOOP_329_2|  return value|
|output_0_address0  |  out|    3|   ap_memory|                          output_0|         array|
|output_0_ce0       |  out|    1|   ap_memory|                          output_0|         array|
|output_0_we0       |  out|    8|   ap_memory|                          output_0|         array|
|output_0_d0        |  out|   64|   ap_memory|                          output_0|         array|
|output_7_address0  |  out|    3|   ap_memory|                          output_7|         array|
|output_7_ce0       |  out|    1|   ap_memory|                          output_7|         array|
|output_7_we0       |  out|    1|   ap_memory|                          output_7|         array|
|output_7_d0        |  out|   64|   ap_memory|                          output_7|         array|
|output_6_address0  |  out|    3|   ap_memory|                          output_6|         array|
|output_6_ce0       |  out|    1|   ap_memory|                          output_6|         array|
|output_6_we0       |  out|    8|   ap_memory|                          output_6|         array|
|output_6_d0        |  out|   64|   ap_memory|                          output_6|         array|
|output_5_address0  |  out|    3|   ap_memory|                          output_5|         array|
|output_5_ce0       |  out|    1|   ap_memory|                          output_5|         array|
|output_5_we0       |  out|    8|   ap_memory|                          output_5|         array|
|output_5_d0        |  out|   64|   ap_memory|                          output_5|         array|
|output_4_address0  |  out|    3|   ap_memory|                          output_4|         array|
|output_4_ce0       |  out|    1|   ap_memory|                          output_4|         array|
|output_4_we0       |  out|    8|   ap_memory|                          output_4|         array|
|output_4_d0        |  out|   64|   ap_memory|                          output_4|         array|
|output_3_address0  |  out|    3|   ap_memory|                          output_3|         array|
|output_3_ce0       |  out|    1|   ap_memory|                          output_3|         array|
|output_3_we0       |  out|    8|   ap_memory|                          output_3|         array|
|output_3_d0        |  out|   64|   ap_memory|                          output_3|         array|
|output_2_address0  |  out|    3|   ap_memory|                          output_2|         array|
|output_2_ce0       |  out|    1|   ap_memory|                          output_2|         array|
|output_2_we0       |  out|    8|   ap_memory|                          output_2|         array|
|output_2_d0        |  out|   64|   ap_memory|                          output_2|         array|
|output_1_address0  |  out|    3|   ap_memory|                          output_1|         array|
|output_1_ce0       |  out|    1|   ap_memory|                          output_1|         array|
|output_1_we0       |  out|    8|   ap_memory|                          output_1|         array|
|output_1_d0        |  out|   64|   ap_memory|                          output_1|         array|
|X_real_0_address0  |  out|    3|   ap_memory|                          X_real_0|         array|
|X_real_0_ce0       |  out|    1|   ap_memory|                          X_real_0|         array|
|X_real_0_q0        |   in|   32|   ap_memory|                          X_real_0|         array|
|X_real_1_address0  |  out|    3|   ap_memory|                          X_real_1|         array|
|X_real_1_ce0       |  out|    1|   ap_memory|                          X_real_1|         array|
|X_real_1_q0        |   in|   32|   ap_memory|                          X_real_1|         array|
|X_real_2_address0  |  out|    3|   ap_memory|                          X_real_2|         array|
|X_real_2_ce0       |  out|    1|   ap_memory|                          X_real_2|         array|
|X_real_2_q0        |   in|   32|   ap_memory|                          X_real_2|         array|
|X_real_3_address0  |  out|    3|   ap_memory|                          X_real_3|         array|
|X_real_3_ce0       |  out|    1|   ap_memory|                          X_real_3|         array|
|X_real_3_q0        |   in|   32|   ap_memory|                          X_real_3|         array|
|X_real_4_address0  |  out|    3|   ap_memory|                          X_real_4|         array|
|X_real_4_ce0       |  out|    1|   ap_memory|                          X_real_4|         array|
|X_real_4_q0        |   in|   32|   ap_memory|                          X_real_4|         array|
|X_real_5_address0  |  out|    3|   ap_memory|                          X_real_5|         array|
|X_real_5_ce0       |  out|    1|   ap_memory|                          X_real_5|         array|
|X_real_5_q0        |   in|   32|   ap_memory|                          X_real_5|         array|
|X_real_6_address0  |  out|    3|   ap_memory|                          X_real_6|         array|
|X_real_6_ce0       |  out|    1|   ap_memory|                          X_real_6|         array|
|X_real_6_q0        |   in|   32|   ap_memory|                          X_real_6|         array|
|X_real_7_address0  |  out|    3|   ap_memory|                          X_real_7|         array|
|X_real_7_ce0       |  out|    1|   ap_memory|                          X_real_7|         array|
|X_real_7_q0        |   in|   32|   ap_memory|                          X_real_7|         array|
|X_imag_0_address0  |  out|    3|   ap_memory|                          X_imag_0|         array|
|X_imag_0_ce0       |  out|    1|   ap_memory|                          X_imag_0|         array|
|X_imag_0_q0        |   in|   32|   ap_memory|                          X_imag_0|         array|
|X_imag_1_address0  |  out|    3|   ap_memory|                          X_imag_1|         array|
|X_imag_1_ce0       |  out|    1|   ap_memory|                          X_imag_1|         array|
|X_imag_1_q0        |   in|   32|   ap_memory|                          X_imag_1|         array|
|X_imag_2_address0  |  out|    3|   ap_memory|                          X_imag_2|         array|
|X_imag_2_ce0       |  out|    1|   ap_memory|                          X_imag_2|         array|
|X_imag_2_q0        |   in|   32|   ap_memory|                          X_imag_2|         array|
|X_imag_3_address0  |  out|    3|   ap_memory|                          X_imag_3|         array|
|X_imag_3_ce0       |  out|    1|   ap_memory|                          X_imag_3|         array|
|X_imag_3_q0        |   in|   32|   ap_memory|                          X_imag_3|         array|
|X_imag_4_address0  |  out|    3|   ap_memory|                          X_imag_4|         array|
|X_imag_4_ce0       |  out|    1|   ap_memory|                          X_imag_4|         array|
|X_imag_4_q0        |   in|   32|   ap_memory|                          X_imag_4|         array|
|X_imag_5_address0  |  out|    3|   ap_memory|                          X_imag_5|         array|
|X_imag_5_ce0       |  out|    1|   ap_memory|                          X_imag_5|         array|
|X_imag_5_q0        |   in|   32|   ap_memory|                          X_imag_5|         array|
|X_imag_6_address0  |  out|    3|   ap_memory|                          X_imag_6|         array|
|X_imag_6_ce0       |  out|    1|   ap_memory|                          X_imag_6|         array|
|X_imag_6_q0        |   in|   32|   ap_memory|                          X_imag_6|         array|
|X_imag_7_address0  |  out|    3|   ap_memory|                          X_imag_7|         array|
|X_imag_7_ce0       |  out|    1|   ap_memory|                          X_imag_7|         array|
|X_imag_7_q0        |   in|   32|   ap_memory|                          X_imag_7|         array|
+-------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %output_0"   --->   Operation 7 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %output_1"   --->   Operation 8 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %output_2"   --->   Operation 9 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %output_3"   --->   Operation 10 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %output_4"   --->   Operation 11 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %output_5"   --->   Operation 12 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %output_6"   --->   Operation 13 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %output_7, i64 666, i64 207, i64 1"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %output_6, i64 666, i64 207, i64 1"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %output_5, i64 666, i64 207, i64 1"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %output_4, i64 666, i64 207, i64 1"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %output_3, i64 666, i64 207, i64 1"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %output_2, i64 666, i64 207, i64 1"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %output_1, i64 666, i64 207, i64 1"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %output_0, i64 666, i64 207, i64 1"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_7, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_6, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_5, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_4, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_3, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_2, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_1, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_0, void @empty_2, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc22"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [radixfft/core.cpp:329]   --->   Operation 32 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.48ns)   --->   "%icmp_ln329 = icmp_eq  i7 %i_1, i7 64" [radixfft/core.cpp:329]   --->   Operation 33 'icmp' 'icmp_ln329' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.87ns)   --->   "%add_ln329 = add i7 %i_1, i7 1" [radixfft/core.cpp:329]   --->   Operation 35 'add' 'add_ln329' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %icmp_ln329, void %for.inc22.split, void %for.end24.exitStub" [radixfft/core.cpp:329]   --->   Operation 36 'br' 'br_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln329 = trunc i7 %i_1" [radixfft/core.cpp:329]   --->   Operation 37 'trunc' 'trunc_ln329' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln331 = zext i3 %trunc_ln329" [radixfft/core.cpp:331]   --->   Operation 38 'zext' 'zext_ln331' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%X_real_0_addr = getelementptr i32 %X_real_0, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 39 'getelementptr' 'X_real_0_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%X_real_1_addr = getelementptr i32 %X_real_1, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 40 'getelementptr' 'X_real_1_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%X_real_2_addr = getelementptr i32 %X_real_2, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 41 'getelementptr' 'X_real_2_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%X_real_3_addr = getelementptr i32 %X_real_3, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 42 'getelementptr' 'X_real_3_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%X_real_4_addr = getelementptr i32 %X_real_4, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 43 'getelementptr' 'X_real_4_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%X_real_5_addr = getelementptr i32 %X_real_5, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 44 'getelementptr' 'X_real_5_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%X_real_6_addr = getelementptr i32 %X_real_6, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 45 'getelementptr' 'X_real_6_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%X_real_7_addr = getelementptr i32 %X_real_7, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 46 'getelementptr' 'X_real_7_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%X_imag_0_addr = getelementptr i32 %X_imag_0, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 47 'getelementptr' 'X_imag_0_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%X_imag_1_addr = getelementptr i32 %X_imag_1, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 48 'getelementptr' 'X_imag_1_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%X_imag_2_addr = getelementptr i32 %X_imag_2, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 49 'getelementptr' 'X_imag_2_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%X_imag_3_addr = getelementptr i32 %X_imag_3, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 50 'getelementptr' 'X_imag_3_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%X_imag_4_addr = getelementptr i32 %X_imag_4, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 51 'getelementptr' 'X_imag_4_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%X_imag_5_addr = getelementptr i32 %X_imag_5, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 52 'getelementptr' 'X_imag_5_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%X_imag_6_addr = getelementptr i32 %X_imag_6, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 53 'getelementptr' 'X_imag_6_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%X_imag_7_addr = getelementptr i32 %X_imag_7, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 54 'getelementptr' 'X_imag_7_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %i_1, i32 3, i32 5" [radixfft/core.cpp:331]   --->   Operation 55 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (2.32ns)   --->   "%X_real_0_load = load i3 %X_real_0_addr" [radixfft/core.cpp:331]   --->   Operation 56 'load' 'X_real_0_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 57 [2/2] (2.32ns)   --->   "%X_real_1_load = load i3 %X_real_1_addr" [radixfft/core.cpp:331]   --->   Operation 57 'load' 'X_real_1_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 58 [2/2] (2.32ns)   --->   "%X_real_2_load = load i3 %X_real_2_addr" [radixfft/core.cpp:331]   --->   Operation 58 'load' 'X_real_2_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 59 [2/2] (2.32ns)   --->   "%X_real_3_load = load i3 %X_real_3_addr" [radixfft/core.cpp:331]   --->   Operation 59 'load' 'X_real_3_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 60 [2/2] (2.32ns)   --->   "%X_real_4_load = load i3 %X_real_4_addr" [radixfft/core.cpp:331]   --->   Operation 60 'load' 'X_real_4_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 61 [2/2] (2.32ns)   --->   "%X_real_5_load = load i3 %X_real_5_addr" [radixfft/core.cpp:331]   --->   Operation 61 'load' 'X_real_5_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 62 [2/2] (2.32ns)   --->   "%X_real_6_load = load i3 %X_real_6_addr" [radixfft/core.cpp:331]   --->   Operation 62 'load' 'X_real_6_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 63 [2/2] (2.32ns)   --->   "%X_real_7_load = load i3 %X_real_7_addr" [radixfft/core.cpp:331]   --->   Operation 63 'load' 'X_real_7_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 64 [2/2] (2.32ns)   --->   "%X_imag_0_load = load i3 %X_imag_0_addr" [radixfft/core.cpp:331]   --->   Operation 64 'load' 'X_imag_0_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 65 [2/2] (2.32ns)   --->   "%X_imag_1_load = load i3 %X_imag_1_addr" [radixfft/core.cpp:331]   --->   Operation 65 'load' 'X_imag_1_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 66 [2/2] (2.32ns)   --->   "%X_imag_2_load = load i3 %X_imag_2_addr" [radixfft/core.cpp:331]   --->   Operation 66 'load' 'X_imag_2_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 67 [2/2] (2.32ns)   --->   "%X_imag_3_load = load i3 %X_imag_3_addr" [radixfft/core.cpp:331]   --->   Operation 67 'load' 'X_imag_3_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 68 [2/2] (2.32ns)   --->   "%X_imag_4_load = load i3 %X_imag_4_addr" [radixfft/core.cpp:331]   --->   Operation 68 'load' 'X_imag_4_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 69 [2/2] (2.32ns)   --->   "%X_imag_5_load = load i3 %X_imag_5_addr" [radixfft/core.cpp:331]   --->   Operation 69 'load' 'X_imag_5_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 70 [2/2] (2.32ns)   --->   "%X_imag_6_load = load i3 %X_imag_6_addr" [radixfft/core.cpp:331]   --->   Operation 70 'load' 'X_imag_6_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 71 [2/2] (2.32ns)   --->   "%X_imag_7_load = load i3 %X_imag_7_addr" [radixfft/core.cpp:331]   --->   Operation 71 'load' 'X_imag_7_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 72 [1/1] (0.95ns)   --->   "%switch_ln331 = switch i3 %trunc_ln3, void %arrayidx21.1.0.0.0524.case.7, i3 0, void %arrayidx21.1.0.0.0524.case.0, i3 1, void %arrayidx21.1.0.0.0524.case.1, i3 2, void %arrayidx21.1.0.0.0524.case.2, i3 3, void %arrayidx21.1.0.0.0524.case.3, i3 4, void %arrayidx21.1.0.0.0524.case.4, i3 5, void %arrayidx21.1.0.0.0524.case.5, i3 6, void %arrayidx21.1.0.0.0524.case.6" [radixfft/core.cpp:331]   --->   Operation 72 'switch' 'switch_ln331' <Predicate = (!icmp_ln329)> <Delay = 0.95>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln331 = br void %arrayidx21.1.0.0.0524.exit" [radixfft/core.cpp:331]   --->   Operation 73 'br' 'br_ln331' <Predicate = (!icmp_ln329 & trunc_ln3 == 6)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln331 = br void %arrayidx21.1.0.0.0524.exit" [radixfft/core.cpp:331]   --->   Operation 74 'br' 'br_ln331' <Predicate = (!icmp_ln329 & trunc_ln3 == 5)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln331 = br void %arrayidx21.1.0.0.0524.exit" [radixfft/core.cpp:331]   --->   Operation 75 'br' 'br_ln331' <Predicate = (!icmp_ln329 & trunc_ln3 == 4)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln331 = br void %arrayidx21.1.0.0.0524.exit" [radixfft/core.cpp:331]   --->   Operation 76 'br' 'br_ln331' <Predicate = (!icmp_ln329 & trunc_ln3 == 3)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln331 = br void %arrayidx21.1.0.0.0524.exit" [radixfft/core.cpp:331]   --->   Operation 77 'br' 'br_ln331' <Predicate = (!icmp_ln329 & trunc_ln3 == 2)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln331 = br void %arrayidx21.1.0.0.0524.exit" [radixfft/core.cpp:331]   --->   Operation 78 'br' 'br_ln331' <Predicate = (!icmp_ln329 & trunc_ln3 == 1)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln331 = br void %arrayidx21.1.0.0.0524.exit" [radixfft/core.cpp:331]   --->   Operation 79 'br' 'br_ln331' <Predicate = (!icmp_ln329 & trunc_ln3 == 0)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln331 = br void %arrayidx21.1.0.0.0524.exit" [radixfft/core.cpp:331]   --->   Operation 80 'br' 'br_ln331' <Predicate = (!icmp_ln329 & trunc_ln3 == 7)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 127 'ret' 'ret_ln0' <Predicate = (icmp_ln329)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.94>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln330 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty" [radixfft/core.cpp:330]   --->   Operation 81 'specpipeline' 'specpipeline_ln330' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln329 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [radixfft/core.cpp:329]   --->   Operation 82 'specloopname' 'specloopname_ln329' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 83 [1/2] (2.32ns)   --->   "%X_real_0_load = load i3 %X_real_0_addr" [radixfft/core.cpp:331]   --->   Operation 83 'load' 'X_real_0_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 84 [1/2] (2.32ns)   --->   "%X_real_1_load = load i3 %X_real_1_addr" [radixfft/core.cpp:331]   --->   Operation 84 'load' 'X_real_1_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 85 [1/2] (2.32ns)   --->   "%X_real_2_load = load i3 %X_real_2_addr" [radixfft/core.cpp:331]   --->   Operation 85 'load' 'X_real_2_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 86 [1/2] (2.32ns)   --->   "%X_real_3_load = load i3 %X_real_3_addr" [radixfft/core.cpp:331]   --->   Operation 86 'load' 'X_real_3_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 87 [1/2] (2.32ns)   --->   "%X_real_4_load = load i3 %X_real_4_addr" [radixfft/core.cpp:331]   --->   Operation 87 'load' 'X_real_4_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 88 [1/2] (2.32ns)   --->   "%X_real_5_load = load i3 %X_real_5_addr" [radixfft/core.cpp:331]   --->   Operation 88 'load' 'X_real_5_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 89 [1/2] (2.32ns)   --->   "%X_real_6_load = load i3 %X_real_6_addr" [radixfft/core.cpp:331]   --->   Operation 89 'load' 'X_real_6_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 90 [1/2] (2.32ns)   --->   "%X_real_7_load = load i3 %X_real_7_addr" [radixfft/core.cpp:331]   --->   Operation 90 'load' 'X_real_7_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 91 [1/1] (2.30ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %X_real_0_load, i32 %X_real_1_load, i32 %X_real_2_load, i32 %X_real_3_load, i32 %X_real_4_load, i32 %X_real_5_load, i32 %X_real_6_load, i32 %X_real_7_load, i3 %trunc_ln3" [radixfft/core.cpp:331]   --->   Operation 91 'mux' 'tmp_2' <Predicate = (!icmp_ln329)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/2] (2.32ns)   --->   "%X_imag_0_load = load i3 %X_imag_0_addr" [radixfft/core.cpp:331]   --->   Operation 92 'load' 'X_imag_0_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 93 [1/2] (2.32ns)   --->   "%X_imag_1_load = load i3 %X_imag_1_addr" [radixfft/core.cpp:331]   --->   Operation 93 'load' 'X_imag_1_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 94 [1/2] (2.32ns)   --->   "%X_imag_2_load = load i3 %X_imag_2_addr" [radixfft/core.cpp:331]   --->   Operation 94 'load' 'X_imag_2_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 95 [1/2] (2.32ns)   --->   "%X_imag_3_load = load i3 %X_imag_3_addr" [radixfft/core.cpp:331]   --->   Operation 95 'load' 'X_imag_3_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 96 [1/2] (2.32ns)   --->   "%X_imag_4_load = load i3 %X_imag_4_addr" [radixfft/core.cpp:331]   --->   Operation 96 'load' 'X_imag_4_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 97 [1/2] (2.32ns)   --->   "%X_imag_5_load = load i3 %X_imag_5_addr" [radixfft/core.cpp:331]   --->   Operation 97 'load' 'X_imag_5_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 98 [1/2] (2.32ns)   --->   "%X_imag_6_load = load i3 %X_imag_6_addr" [radixfft/core.cpp:331]   --->   Operation 98 'load' 'X_imag_6_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 99 [1/2] (2.32ns)   --->   "%X_imag_7_load = load i3 %X_imag_7_addr" [radixfft/core.cpp:331]   --->   Operation 99 'load' 'X_imag_7_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 100 [1/1] (2.30ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %X_imag_0_load, i32 %X_imag_1_load, i32 %X_imag_2_load, i32 %X_imag_3_load, i32 %X_imag_4_load, i32 %X_imag_5_load, i32 %X_imag_6_load, i32 %X_imag_7_load, i3 %trunc_ln3" [radixfft/core.cpp:331]   --->   Operation 100 'mux' 'tmp_3' <Predicate = (!icmp_ln329)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln331_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_3, i32 %tmp_2" [radixfft/core.cpp:331]   --->   Operation 101 'bitconcatenate' 'or_ln331_2' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr i64 %output_6, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 102 'getelementptr' 'output_6_addr' <Predicate = (!icmp_ln329 & trunc_ln3 == 6)> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (2.32ns)   --->   "%store_ln331 = store void @_ssdm_op_Write.bram.i64, i3 %output_6_addr, i64 %or_ln331_2, i8 255" [radixfft/core.cpp:331]   --->   Operation 103 'store' 'store_ln331' <Predicate = (!icmp_ln329 & trunc_ln3 == 6)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr i64 %output_5, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 104 'getelementptr' 'output_5_addr' <Predicate = (!icmp_ln329 & trunc_ln3 == 5)> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (2.32ns)   --->   "%store_ln331 = store void @_ssdm_op_Write.bram.i64, i3 %output_5_addr, i64 %or_ln331_2, i8 255" [radixfft/core.cpp:331]   --->   Operation 105 'store' 'store_ln331' <Predicate = (!icmp_ln329 & trunc_ln3 == 5)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr i64 %output_4, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 106 'getelementptr' 'output_4_addr' <Predicate = (!icmp_ln329 & trunc_ln3 == 4)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (2.32ns)   --->   "%store_ln331 = store void @_ssdm_op_Write.bram.i64, i3 %output_4_addr, i64 %or_ln331_2, i8 255" [radixfft/core.cpp:331]   --->   Operation 107 'store' 'store_ln331' <Predicate = (!icmp_ln329 & trunc_ln3 == 4)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr i64 %output_3, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 108 'getelementptr' 'output_3_addr' <Predicate = (!icmp_ln329 & trunc_ln3 == 3)> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (2.32ns)   --->   "%store_ln331 = store void @_ssdm_op_Write.bram.i64, i3 %output_3_addr, i64 %or_ln331_2, i8 255" [radixfft/core.cpp:331]   --->   Operation 109 'store' 'store_ln331' <Predicate = (!icmp_ln329 & trunc_ln3 == 3)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr i64 %output_2, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 110 'getelementptr' 'output_2_addr' <Predicate = (!icmp_ln329 & trunc_ln3 == 2)> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (2.32ns)   --->   "%store_ln331 = store void @_ssdm_op_Write.bram.i64, i3 %output_2_addr, i64 %or_ln331_2, i8 255" [radixfft/core.cpp:331]   --->   Operation 111 'store' 'store_ln331' <Predicate = (!icmp_ln329 & trunc_ln3 == 2)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i64 %output_1, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 112 'getelementptr' 'output_1_addr' <Predicate = (!icmp_ln329 & trunc_ln3 == 1)> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (2.32ns)   --->   "%store_ln331 = store void @_ssdm_op_Write.bram.i64, i3 %output_1_addr, i64 %or_ln331_2, i8 255" [radixfft/core.cpp:331]   --->   Operation 113 'store' 'store_ln331' <Predicate = (!icmp_ln329 & trunc_ln3 == 1)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i64 %output_0, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 114 'getelementptr' 'output_0_addr' <Predicate = (!icmp_ln329 & trunc_ln3 == 0)> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (2.32ns)   --->   "%store_ln331 = store void @_ssdm_op_Write.bram.i64, i3 %output_0_addr, i64 %or_ln331_2, i8 255" [radixfft/core.cpp:331]   --->   Operation 115 'store' 'store_ln331' <Predicate = (!icmp_ln329 & trunc_ln3 == 0)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr i64 %output_7, i64 0, i64 %zext_ln331" [radixfft/core.cpp:331]   --->   Operation 116 'getelementptr' 'output_7_addr' <Predicate = (!icmp_ln329 & trunc_ln3 == 7)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (2.32ns)   --->   "%store_ln331 = store i64 %or_ln331_2, i3 %output_7_addr" [radixfft/core.cpp:331]   --->   Operation 117 'store' 'store_ln331' <Predicate = (!icmp_ln329 & trunc_ln3 == 7)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln329 = store i7 %add_ln329, i7 %i" [radixfft/core.cpp:329]   --->   Operation 118 'store' 'store_ln329' <Predicate = (!icmp_ln329)> <Delay = 1.58>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln329 = br void %for.inc22" [radixfft/core.cpp:329]   --->   Operation 119 'br' 'br_ln329' <Predicate = (!icmp_ln329)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 120 [1/2] (2.32ns)   --->   "%store_ln331 = store void @_ssdm_op_Write.bram.i64, i3 %output_6_addr, i64 %or_ln331_2, i8 255" [radixfft/core.cpp:331]   --->   Operation 120 'store' 'store_ln331' <Predicate = (trunc_ln3 == 6)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 121 [1/2] (2.32ns)   --->   "%store_ln331 = store void @_ssdm_op_Write.bram.i64, i3 %output_5_addr, i64 %or_ln331_2, i8 255" [radixfft/core.cpp:331]   --->   Operation 121 'store' 'store_ln331' <Predicate = (trunc_ln3 == 5)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 122 [1/2] (2.32ns)   --->   "%store_ln331 = store void @_ssdm_op_Write.bram.i64, i3 %output_4_addr, i64 %or_ln331_2, i8 255" [radixfft/core.cpp:331]   --->   Operation 122 'store' 'store_ln331' <Predicate = (trunc_ln3 == 4)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 123 [1/2] (2.32ns)   --->   "%store_ln331 = store void @_ssdm_op_Write.bram.i64, i3 %output_3_addr, i64 %or_ln331_2, i8 255" [radixfft/core.cpp:331]   --->   Operation 123 'store' 'store_ln331' <Predicate = (trunc_ln3 == 3)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 124 [1/2] (2.32ns)   --->   "%store_ln331 = store void @_ssdm_op_Write.bram.i64, i3 %output_2_addr, i64 %or_ln331_2, i8 255" [radixfft/core.cpp:331]   --->   Operation 124 'store' 'store_ln331' <Predicate = (trunc_ln3 == 2)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 125 [1/2] (2.32ns)   --->   "%store_ln331 = store void @_ssdm_op_Write.bram.i64, i3 %output_1_addr, i64 %or_ln331_2, i8 255" [radixfft/core.cpp:331]   --->   Operation 125 'store' 'store_ln331' <Predicate = (trunc_ln3 == 1)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 126 [1/2] (2.32ns)   --->   "%store_ln331 = store void @_ssdm_op_Write.bram.i64, i3 %output_0_addr, i64 %or_ln331_2, i8 255" [radixfft/core.cpp:331]   --->   Operation 126 'store' 'store_ln331' <Predicate = (trunc_ln3 == 0)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 8> <RAM>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ output_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ output_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ output_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ output_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ output_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ output_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ X_real_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_real_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_real_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_real_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_real_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_real_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_real_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_real_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_imag_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_imag_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_imag_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_imag_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_imag_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_imag_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_imag_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_imag_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca                ) [ 0110]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
specmemcore_ln0            (specmemcore           ) [ 0000]
specmemcore_ln0            (specmemcore           ) [ 0000]
specmemcore_ln0            (specmemcore           ) [ 0000]
specmemcore_ln0            (specmemcore           ) [ 0000]
specmemcore_ln0            (specmemcore           ) [ 0000]
specmemcore_ln0            (specmemcore           ) [ 0000]
specmemcore_ln0            (specmemcore           ) [ 0000]
specmemcore_ln0            (specmemcore           ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
store_ln0                  (store                 ) [ 0000]
br_ln0                     (br                    ) [ 0000]
i_1                        (load                  ) [ 0000]
icmp_ln329                 (icmp                  ) [ 0110]
empty                      (speclooptripcount     ) [ 0000]
add_ln329                  (add                   ) [ 0010]
br_ln329                   (br                    ) [ 0000]
trunc_ln329                (trunc                 ) [ 0000]
zext_ln331                 (zext                  ) [ 0010]
X_real_0_addr              (getelementptr         ) [ 0010]
X_real_1_addr              (getelementptr         ) [ 0010]
X_real_2_addr              (getelementptr         ) [ 0010]
X_real_3_addr              (getelementptr         ) [ 0010]
X_real_4_addr              (getelementptr         ) [ 0010]
X_real_5_addr              (getelementptr         ) [ 0010]
X_real_6_addr              (getelementptr         ) [ 0010]
X_real_7_addr              (getelementptr         ) [ 0010]
X_imag_0_addr              (getelementptr         ) [ 0010]
X_imag_1_addr              (getelementptr         ) [ 0010]
X_imag_2_addr              (getelementptr         ) [ 0010]
X_imag_3_addr              (getelementptr         ) [ 0010]
X_imag_4_addr              (getelementptr         ) [ 0010]
X_imag_5_addr              (getelementptr         ) [ 0010]
X_imag_6_addr              (getelementptr         ) [ 0010]
X_imag_7_addr              (getelementptr         ) [ 0010]
trunc_ln3                  (partselect            ) [ 0111]
switch_ln331               (switch                ) [ 0000]
br_ln331                   (br                    ) [ 0000]
br_ln331                   (br                    ) [ 0000]
br_ln331                   (br                    ) [ 0000]
br_ln331                   (br                    ) [ 0000]
br_ln331                   (br                    ) [ 0000]
br_ln331                   (br                    ) [ 0000]
br_ln331                   (br                    ) [ 0000]
br_ln331                   (br                    ) [ 0000]
specpipeline_ln330         (specpipeline          ) [ 0000]
specloopname_ln329         (specloopname          ) [ 0000]
X_real_0_load              (load                  ) [ 0000]
X_real_1_load              (load                  ) [ 0000]
X_real_2_load              (load                  ) [ 0000]
X_real_3_load              (load                  ) [ 0000]
X_real_4_load              (load                  ) [ 0000]
X_real_5_load              (load                  ) [ 0000]
X_real_6_load              (load                  ) [ 0000]
X_real_7_load              (load                  ) [ 0000]
tmp_2                      (mux                   ) [ 0000]
X_imag_0_load              (load                  ) [ 0000]
X_imag_1_load              (load                  ) [ 0000]
X_imag_2_load              (load                  ) [ 0000]
X_imag_3_load              (load                  ) [ 0000]
X_imag_4_load              (load                  ) [ 0000]
X_imag_5_load              (load                  ) [ 0000]
X_imag_6_load              (load                  ) [ 0000]
X_imag_7_load              (load                  ) [ 0000]
tmp_3                      (mux                   ) [ 0000]
or_ln331_2                 (bitconcatenate        ) [ 0101]
output_6_addr              (getelementptr         ) [ 0101]
output_5_addr              (getelementptr         ) [ 0101]
output_4_addr              (getelementptr         ) [ 0101]
output_3_addr              (getelementptr         ) [ 0101]
output_2_addr              (getelementptr         ) [ 0101]
output_1_addr              (getelementptr         ) [ 0101]
output_0_addr              (getelementptr         ) [ 0101]
output_7_addr              (getelementptr         ) [ 0000]
store_ln331                (store                 ) [ 0000]
store_ln329                (store                 ) [ 0000]
br_ln329                   (br                    ) [ 0000]
store_ln331                (store                 ) [ 0000]
store_ln331                (store                 ) [ 0000]
store_ln331                (store                 ) [ 0000]
store_ln331                (store                 ) [ 0000]
store_ln331                (store                 ) [ 0000]
store_ln331                (store                 ) [ 0000]
store_ln331                (store                 ) [ 0000]
ret_ln0                    (ret                   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_7"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_6"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_5"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_4"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="X_real_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_real_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="X_real_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_real_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="X_real_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_real_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="X_real_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_real_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="X_real_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_real_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="X_real_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_real_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="X_real_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_real_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="X_real_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_real_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="X_imag_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_imag_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="X_imag_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_imag_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="X_imag_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_imag_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="X_imag_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_imag_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="X_imag_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_imag_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="X_imag_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_imag_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="X_imag_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_imag_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="X_imag_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_imag_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i64"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="i_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="X_real_0_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_real_0_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="X_real_1_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="3" slack="0"/>
<pin id="133" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_real_1_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="X_real_2_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="3" slack="0"/>
<pin id="140" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_real_2_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="X_real_3_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="3" slack="0"/>
<pin id="147" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_real_3_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="X_real_4_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="3" slack="0"/>
<pin id="154" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_real_4_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="X_real_5_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_real_5_addr/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="X_real_6_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="3" slack="0"/>
<pin id="168" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_real_6_addr/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="X_real_7_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="3" slack="0"/>
<pin id="175" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_real_7_addr/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="X_imag_0_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_imag_0_addr/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="X_imag_1_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="3" slack="0"/>
<pin id="189" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_imag_1_addr/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="X_imag_2_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="3" slack="0"/>
<pin id="196" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_imag_2_addr/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="X_imag_3_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="3" slack="0"/>
<pin id="203" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_imag_3_addr/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="X_imag_4_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="3" slack="0"/>
<pin id="210" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_imag_4_addr/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="X_imag_5_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="3" slack="0"/>
<pin id="217" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_imag_5_addr/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="X_imag_6_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="3" slack="0"/>
<pin id="224" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_imag_6_addr/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="X_imag_7_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="3" slack="0"/>
<pin id="231" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_imag_7_addr/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_real_0_load/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_real_1_load/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_real_2_load/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_real_3_load/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_real_4_load/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_real_5_load/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_real_6_load/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_real_7_load/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_imag_0_load/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_imag_1_load/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_imag_2_load/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_imag_3_load/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_imag_4_load/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_imag_5_load/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_imag_6_load/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_imag_7_load/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="output_6_addr_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="3" slack="1"/>
<pin id="334" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_6_addr/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="1"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln331/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="output_5_addr_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="3" slack="1"/>
<pin id="346" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_5_addr/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="1"/>
<pin id="351" dir="0" index="1" bw="64" slack="0"/>
<pin id="352" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln331/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="output_4_addr_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="3" slack="1"/>
<pin id="358" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_4_addr/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="1"/>
<pin id="363" dir="0" index="1" bw="64" slack="0"/>
<pin id="364" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln331/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="output_3_addr_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="3" slack="1"/>
<pin id="370" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_3_addr/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_access_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="1"/>
<pin id="375" dir="0" index="1" bw="64" slack="0"/>
<pin id="376" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="377" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln331/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="output_2_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="3" slack="1"/>
<pin id="382" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_2_addr/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_access_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="1"/>
<pin id="387" dir="0" index="1" bw="64" slack="0"/>
<pin id="388" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="389" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln331/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="output_1_addr_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="3" slack="1"/>
<pin id="394" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_addr/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_access_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="1"/>
<pin id="399" dir="0" index="1" bw="64" slack="0"/>
<pin id="400" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="401" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln331/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="output_0_addr_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="3" slack="1"/>
<pin id="406" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_access_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="1"/>
<pin id="411" dir="0" index="1" bw="64" slack="0"/>
<pin id="412" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="413" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln331/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="output_7_addr_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="3" slack="1"/>
<pin id="418" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_7_addr/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln331_access_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="0"/>
<pin id="423" dir="0" index="1" bw="64" slack="0"/>
<pin id="424" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln331/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln0_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="7" slack="0"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="i_1_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="0"/>
<pin id="434" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln329_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="7" slack="0"/>
<pin id="437" dir="0" index="1" bw="7" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln329/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln329_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="7" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="trunc_ln329_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="0"/>
<pin id="449" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln329/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln331_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="3" slack="0"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln331/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="trunc_ln3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="0" index="1" bw="7" slack="0"/>
<pin id="474" dir="0" index="2" bw="3" slack="0"/>
<pin id="475" dir="0" index="3" bw="4" slack="0"/>
<pin id="476" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="32" slack="0"/>
<pin id="485" dir="0" index="3" bw="32" slack="0"/>
<pin id="486" dir="0" index="4" bw="32" slack="0"/>
<pin id="487" dir="0" index="5" bw="32" slack="0"/>
<pin id="488" dir="0" index="6" bw="32" slack="0"/>
<pin id="489" dir="0" index="7" bw="32" slack="0"/>
<pin id="490" dir="0" index="8" bw="32" slack="0"/>
<pin id="491" dir="0" index="9" bw="3" slack="1"/>
<pin id="492" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_3_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="0" index="2" bw="32" slack="0"/>
<pin id="506" dir="0" index="3" bw="32" slack="0"/>
<pin id="507" dir="0" index="4" bw="32" slack="0"/>
<pin id="508" dir="0" index="5" bw="32" slack="0"/>
<pin id="509" dir="0" index="6" bw="32" slack="0"/>
<pin id="510" dir="0" index="7" bw="32" slack="0"/>
<pin id="511" dir="0" index="8" bw="32" slack="0"/>
<pin id="512" dir="0" index="9" bw="3" slack="1"/>
<pin id="513" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="or_ln331_2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="0" index="2" bw="32" slack="0"/>
<pin id="527" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln331_2/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="store_ln329_store_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="7" slack="1"/>
<pin id="541" dir="0" index="1" bw="7" slack="1"/>
<pin id="542" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln329/2 "/>
</bind>
</comp>

<comp id="543" class="1005" name="i_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="7" slack="0"/>
<pin id="545" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="550" class="1005" name="icmp_ln329_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="1"/>
<pin id="552" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln329 "/>
</bind>
</comp>

<comp id="554" class="1005" name="add_ln329_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="1"/>
<pin id="556" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln329 "/>
</bind>
</comp>

<comp id="559" class="1005" name="zext_ln331_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="1"/>
<pin id="561" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln331 "/>
</bind>
</comp>

<comp id="571" class="1005" name="X_real_0_addr_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="3" slack="1"/>
<pin id="573" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="X_real_0_addr "/>
</bind>
</comp>

<comp id="576" class="1005" name="X_real_1_addr_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="3" slack="1"/>
<pin id="578" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="X_real_1_addr "/>
</bind>
</comp>

<comp id="581" class="1005" name="X_real_2_addr_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="1"/>
<pin id="583" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="X_real_2_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="X_real_3_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="3" slack="1"/>
<pin id="588" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="X_real_3_addr "/>
</bind>
</comp>

<comp id="591" class="1005" name="X_real_4_addr_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="3" slack="1"/>
<pin id="593" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="X_real_4_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="X_real_5_addr_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="3" slack="1"/>
<pin id="598" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="X_real_5_addr "/>
</bind>
</comp>

<comp id="601" class="1005" name="X_real_6_addr_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="3" slack="1"/>
<pin id="603" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="X_real_6_addr "/>
</bind>
</comp>

<comp id="606" class="1005" name="X_real_7_addr_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="3" slack="1"/>
<pin id="608" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="X_real_7_addr "/>
</bind>
</comp>

<comp id="611" class="1005" name="X_imag_0_addr_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="3" slack="1"/>
<pin id="613" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="X_imag_0_addr "/>
</bind>
</comp>

<comp id="616" class="1005" name="X_imag_1_addr_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="3" slack="1"/>
<pin id="618" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="X_imag_1_addr "/>
</bind>
</comp>

<comp id="621" class="1005" name="X_imag_2_addr_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="3" slack="1"/>
<pin id="623" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="X_imag_2_addr "/>
</bind>
</comp>

<comp id="626" class="1005" name="X_imag_3_addr_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="3" slack="1"/>
<pin id="628" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="X_imag_3_addr "/>
</bind>
</comp>

<comp id="631" class="1005" name="X_imag_4_addr_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="3" slack="1"/>
<pin id="633" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="X_imag_4_addr "/>
</bind>
</comp>

<comp id="636" class="1005" name="X_imag_5_addr_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="3" slack="1"/>
<pin id="638" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="X_imag_5_addr "/>
</bind>
</comp>

<comp id="641" class="1005" name="X_imag_6_addr_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="3" slack="1"/>
<pin id="643" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="X_imag_6_addr "/>
</bind>
</comp>

<comp id="646" class="1005" name="X_imag_7_addr_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="1"/>
<pin id="648" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="X_imag_7_addr "/>
</bind>
</comp>

<comp id="651" class="1005" name="trunc_ln3_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="3" slack="1"/>
<pin id="653" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="657" class="1005" name="or_ln331_2_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="64" slack="1"/>
<pin id="659" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="or_ln331_2 "/>
</bind>
</comp>

<comp id="668" class="1005" name="output_6_addr_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="3" slack="1"/>
<pin id="670" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="output_6_addr "/>
</bind>
</comp>

<comp id="673" class="1005" name="output_5_addr_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="3" slack="1"/>
<pin id="675" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="output_5_addr "/>
</bind>
</comp>

<comp id="678" class="1005" name="output_4_addr_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="1"/>
<pin id="680" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="output_4_addr "/>
</bind>
</comp>

<comp id="683" class="1005" name="output_3_addr_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="3" slack="1"/>
<pin id="685" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="output_3_addr "/>
</bind>
</comp>

<comp id="688" class="1005" name="output_2_addr_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="3" slack="1"/>
<pin id="690" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="output_2_addr "/>
</bind>
</comp>

<comp id="693" class="1005" name="output_1_addr_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="3" slack="1"/>
<pin id="695" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="output_1_addr "/>
</bind>
</comp>

<comp id="698" class="1005" name="output_0_addr_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="3" slack="1"/>
<pin id="700" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="output_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="48" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="80" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="80" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="80" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="80" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="80" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="80" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="80" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="80" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="80" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="80" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="80" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="80" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="80" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="80" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="80" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="80" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="122" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="129" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="136" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="143" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="150" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="157" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="164" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="171" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="178" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="185" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="192" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="199" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="206" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="213" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="220" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="227" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="4" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="80" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="347"><net_src comp="6" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="80" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="359"><net_src comp="8" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="80" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="371"><net_src comp="10" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="80" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="383"><net_src comp="12" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="80" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="395"><net_src comp="14" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="80" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="407"><net_src comp="0" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="80" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="419"><net_src comp="2" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="80" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="426"><net_src comp="414" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="70" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="439"><net_src comp="432" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="72" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="432" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="78" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="432" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="447" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="457"><net_src comp="451" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="458"><net_src comp="451" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="459"><net_src comp="451" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="460"><net_src comp="451" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="462"><net_src comp="451" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="463"><net_src comp="451" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="464"><net_src comp="451" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="465"><net_src comp="451" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="466"><net_src comp="451" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="467"><net_src comp="451" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="468"><net_src comp="451" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="469"><net_src comp="451" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="470"><net_src comp="451" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="477"><net_src comp="82" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="432" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="84" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="86" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="493"><net_src comp="110" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="494"><net_src comp="234" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="495"><net_src comp="240" pin="3"/><net_sink comp="481" pin=2"/></net>

<net id="496"><net_src comp="246" pin="3"/><net_sink comp="481" pin=3"/></net>

<net id="497"><net_src comp="252" pin="3"/><net_sink comp="481" pin=4"/></net>

<net id="498"><net_src comp="258" pin="3"/><net_sink comp="481" pin=5"/></net>

<net id="499"><net_src comp="264" pin="3"/><net_sink comp="481" pin=6"/></net>

<net id="500"><net_src comp="270" pin="3"/><net_sink comp="481" pin=7"/></net>

<net id="501"><net_src comp="276" pin="3"/><net_sink comp="481" pin=8"/></net>

<net id="514"><net_src comp="110" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="515"><net_src comp="282" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="516"><net_src comp="288" pin="3"/><net_sink comp="502" pin=2"/></net>

<net id="517"><net_src comp="294" pin="3"/><net_sink comp="502" pin=3"/></net>

<net id="518"><net_src comp="300" pin="3"/><net_sink comp="502" pin=4"/></net>

<net id="519"><net_src comp="306" pin="3"/><net_sink comp="502" pin=5"/></net>

<net id="520"><net_src comp="312" pin="3"/><net_sink comp="502" pin=6"/></net>

<net id="521"><net_src comp="318" pin="3"/><net_sink comp="502" pin=7"/></net>

<net id="522"><net_src comp="324" pin="3"/><net_sink comp="502" pin=8"/></net>

<net id="528"><net_src comp="112" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="502" pin="10"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="481" pin="10"/><net_sink comp="523" pin=2"/></net>

<net id="531"><net_src comp="523" pin="3"/><net_sink comp="337" pin=1"/></net>

<net id="532"><net_src comp="523" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="533"><net_src comp="523" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="534"><net_src comp="523" pin="3"/><net_sink comp="373" pin=1"/></net>

<net id="535"><net_src comp="523" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="536"><net_src comp="523" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="537"><net_src comp="523" pin="3"/><net_sink comp="409" pin=1"/></net>

<net id="538"><net_src comp="523" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="546"><net_src comp="118" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="549"><net_src comp="543" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="553"><net_src comp="435" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="441" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="562"><net_src comp="451" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="565"><net_src comp="559" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="566"><net_src comp="559" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="567"><net_src comp="559" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="568"><net_src comp="559" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="569"><net_src comp="559" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="570"><net_src comp="559" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="574"><net_src comp="122" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="579"><net_src comp="129" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="584"><net_src comp="136" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="589"><net_src comp="143" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="594"><net_src comp="150" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="599"><net_src comp="157" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="604"><net_src comp="164" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="609"><net_src comp="171" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="614"><net_src comp="178" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="619"><net_src comp="185" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="624"><net_src comp="192" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="629"><net_src comp="199" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="634"><net_src comp="206" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="639"><net_src comp="213" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="644"><net_src comp="220" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="649"><net_src comp="227" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="654"><net_src comp="471" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="481" pin=9"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="502" pin=9"/></net>

<net id="660"><net_src comp="523" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="664"><net_src comp="657" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="665"><net_src comp="657" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="666"><net_src comp="657" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="667"><net_src comp="657" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="671"><net_src comp="330" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="676"><net_src comp="342" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="681"><net_src comp="354" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="686"><net_src comp="366" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="691"><net_src comp="378" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="696"><net_src comp="390" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="701"><net_src comp="402" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="409" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {2 3 }
	Port: output_7 | {2 }
	Port: output_6 | {2 3 }
	Port: output_5 | {2 3 }
	Port: output_4 | {2 3 }
	Port: output_3 | {2 3 }
	Port: output_2 | {2 3 }
	Port: output_1 | {2 3 }
 - Input state : 
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : output_0 | {}
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : output_7 | {}
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : output_6 | {}
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : output_5 | {}
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : output_4 | {}
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : output_3 | {}
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : output_2 | {}
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : output_1 | {}
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : X_real_0 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : X_real_1 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : X_real_2 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : X_real_3 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : X_real_4 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : X_real_5 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : X_real_6 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : X_real_7 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : X_imag_0 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : X_imag_1 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : X_imag_2 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : X_imag_3 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : X_imag_4 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : X_imag_5 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : X_imag_6 | {1 2 }
	Port: sr_fft_Pipeline_VITIS_LOOP_329_2 : X_imag_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln329 : 2
		add_ln329 : 2
		br_ln329 : 3
		trunc_ln329 : 2
		zext_ln331 : 3
		X_real_0_addr : 4
		X_real_1_addr : 4
		X_real_2_addr : 4
		X_real_3_addr : 4
		X_real_4_addr : 4
		X_real_5_addr : 4
		X_real_6_addr : 4
		X_real_7_addr : 4
		X_imag_0_addr : 4
		X_imag_1_addr : 4
		X_imag_2_addr : 4
		X_imag_3_addr : 4
		X_imag_4_addr : 4
		X_imag_5_addr : 4
		X_imag_6_addr : 4
		X_imag_7_addr : 4
		trunc_ln3 : 2
		X_real_0_load : 5
		X_real_1_load : 5
		X_real_2_load : 5
		X_real_3_load : 5
		X_real_4_load : 5
		X_real_5_load : 5
		X_real_6_load : 5
		X_real_7_load : 5
		X_imag_0_load : 5
		X_imag_1_load : 5
		X_imag_2_load : 5
		X_imag_3_load : 5
		X_imag_4_load : 5
		X_imag_5_load : 5
		X_imag_6_load : 5
		X_imag_7_load : 5
		switch_ln331 : 3
	State 2
		tmp_2 : 1
		tmp_3 : 1
		or_ln331_2 : 2
		store_ln331 : 3
		store_ln331 : 3
		store_ln331 : 3
		store_ln331 : 3
		store_ln331 : 3
		store_ln331 : 3
		store_ln331 : 3
		store_ln331 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    mux   |    tmp_2_fu_481    |    0    |    42   |
|          |    tmp_3_fu_502    |    0    |    42   |
|----------|--------------------|---------|---------|
|    add   |  add_ln329_fu_441  |    0    |    14   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln329_fu_435 |    0    |    10   |
|----------|--------------------|---------|---------|
|   trunc  | trunc_ln329_fu_447 |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln331_fu_451 |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect|  trunc_ln3_fu_471  |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|  or_ln331_2_fu_523 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   108   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|X_imag_0_addr_reg_611|    3   |
|X_imag_1_addr_reg_616|    3   |
|X_imag_2_addr_reg_621|    3   |
|X_imag_3_addr_reg_626|    3   |
|X_imag_4_addr_reg_631|    3   |
|X_imag_5_addr_reg_636|    3   |
|X_imag_6_addr_reg_641|    3   |
|X_imag_7_addr_reg_646|    3   |
|X_real_0_addr_reg_571|    3   |
|X_real_1_addr_reg_576|    3   |
|X_real_2_addr_reg_581|    3   |
|X_real_3_addr_reg_586|    3   |
|X_real_4_addr_reg_591|    3   |
|X_real_5_addr_reg_596|    3   |
|X_real_6_addr_reg_601|    3   |
|X_real_7_addr_reg_606|    3   |
|  add_ln329_reg_554  |    7   |
|      i_reg_543      |    7   |
|  icmp_ln329_reg_550 |    1   |
|  or_ln331_2_reg_657 |   64   |
|output_0_addr_reg_698|    3   |
|output_1_addr_reg_693|    3   |
|output_2_addr_reg_688|    3   |
|output_3_addr_reg_683|    3   |
|output_4_addr_reg_678|    3   |
|output_5_addr_reg_673|    3   |
|output_6_addr_reg_668|    3   |
|  trunc_ln3_reg_651  |    3   |
|  zext_ln331_reg_559 |   64   |
+---------------------+--------+
|        Total        |   215  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_234 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_240 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_246 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_252 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_258 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_264 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_270 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_276 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_282 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_288 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_294 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_300 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_306 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_312 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_318 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_324 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_337 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_349 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_361 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_373 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_385 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_397 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_409 |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   992  ||  36.524 ||   207   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   108  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   36   |    -   |   207  |
|  Register |    -   |   215  |    -   |
+-----------+--------+--------+--------+
|   Total   |   36   |   215  |   315  |
+-----------+--------+--------+--------+
