<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>LiveStacks.h source code [llvm/llvm/include/llvm/CodeGen/LiveStacks.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::LiveStacks "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/LiveStacks.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='LiveStacks.h.html'>LiveStacks.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- LiveStacks.h - Live Stack Slot Analysis ------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the live stack slot analysis pass. It is analogous to</i></td></tr>
<tr><th id="10">10</th><td><i>// live interval analysis except it's analyzing liveness of stack slots rather</i></td></tr>
<tr><th id="11">11</th><td><i>// than registers.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#<span data-ppcond="15">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_LIVESTACKS_H">LLVM_CODEGEN_LIVESTACKS_H</span></u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_LIVESTACKS_H" data-ref="_M/LLVM_CODEGEN_LIVESTACKS_H">LLVM_CODEGEN_LIVESTACKS_H</dfn></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="LiveInterval.h.html">"llvm/CodeGen/LiveInterval.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../../include/c++/7/unordered_map.html">&lt;unordered_map&gt;</a></u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>class</b> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>class</b> <dfn class="type def" id="llvm::LiveStacks" title='llvm::LiveStacks' data-ref="llvm::LiveStacks">LiveStacks</dfn> : <b>public</b> <a class="type" href="MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="31">31</th><td>  <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="decl" id="llvm::LiveStacks::TRI" title='llvm::LiveStacks::TRI' data-ref="llvm::LiveStacks::TRI">TRI</dfn>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td>  <i class="doc">/// Special pool allocator for VNInfo's (LiveInterval val#).</i></td></tr>
<tr><th id="34">34</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="35">35</th><td>  <a class="type" href="LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a>::<a class="typedef" href="LiveInterval.h.html#llvm::VNInfo::Allocator" title='llvm::VNInfo::Allocator' data-type='BumpPtrAllocator' data-ref="llvm::VNInfo::Allocator">Allocator</a> <dfn class="decl" id="llvm::LiveStacks::VNInfoAllocator" title='llvm::LiveStacks::VNInfoAllocator' data-ref="llvm::LiveStacks::VNInfoAllocator">VNInfoAllocator</dfn>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <i class="doc">/// S2IMap - Stack slot indices to live interval mapping.</i></td></tr>
<tr><th id="38">38</th><td>  <b>using</b> <dfn class="typedef" id="llvm::LiveStacks::SS2IntervalMap" title='llvm::LiveStacks::SS2IntervalMap' data-type='std::unordered_map&lt;int, LiveInterval&gt;' data-ref="llvm::LiveStacks::SS2IntervalMap">SS2IntervalMap</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unordered_map.h.html#std::unordered_map" title='std::unordered_map' data-ref="std::unordered_map">unordered_map</a>&lt;<em>int</em>, <a class="type" href="LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>&gt;;</td></tr>
<tr><th id="39">39</th><td>  <a class="typedef" href="#llvm::LiveStacks::SS2IntervalMap" title='llvm::LiveStacks::SS2IntervalMap' data-type='std::unordered_map&lt;int, LiveInterval&gt;' data-ref="llvm::LiveStacks::SS2IntervalMap">SS2IntervalMap</a> <dfn class="decl" id="llvm::LiveStacks::S2IMap" title='llvm::LiveStacks::S2IMap' data-ref="llvm::LiveStacks::S2IMap">S2IMap</dfn>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <i class="doc">/// S2RCMap - Stack slot indices to register class mapping.</i></td></tr>
<tr><th id="42">42</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>int</em>, <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt; <dfn class="decl" id="llvm::LiveStacks::S2RCMap" title='llvm::LiveStacks::S2RCMap' data-ref="llvm::LiveStacks::S2RCMap">S2RCMap</dfn>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>public</b>:</td></tr>
<tr><th id="45">45</th><td>  <em>static</em> <em>char</em> <dfn class="decl" id="llvm::LiveStacks::ID" title='llvm::LiveStacks::ID' data-ref="llvm::LiveStacks::ID">ID</dfn>; <i>// Pass identification, replacement for typeid</i></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <dfn class="decl def" id="_ZN4llvm10LiveStacksC1Ev" title='llvm::LiveStacks::LiveStacks' data-ref="_ZN4llvm10LiveStacksC1Ev">LiveStacks</dfn>() : <a class="type" href="MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="member" href="#llvm::LiveStacks::ID" title='llvm::LiveStacks::ID' data-ref="llvm::LiveStacks::ID">ID</a>) {</td></tr>
<tr><th id="48">48</th><td>    <a class="ref" href="../InitializePasses.h.html#_ZN4llvm24initializeLiveStacksPassERNS_12PassRegistryE" title='llvm::initializeLiveStacksPass' data-ref="_ZN4llvm24initializeLiveStacksPassERNS_12PassRegistryE">initializeLiveStacksPass</a>(<span class='refarg'>*<a class="type" href="../PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="49">49</th><td>  }</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <b>using</b> <dfn class="typedef" id="llvm::LiveStacks::iterator" title='llvm::LiveStacks::iterator' data-type='SS2IntervalMap::iterator' data-ref="llvm::LiveStacks::iterator">iterator</dfn> = <a class="typedef" href="#llvm::LiveStacks::SS2IntervalMap" title='llvm::LiveStacks::SS2IntervalMap' data-type='std::unordered_map&lt;int, LiveInterval&gt;' data-ref="llvm::LiveStacks::SS2IntervalMap">SS2IntervalMap</a>::<a class="typedef" href="../../../../../include/c++/7/bits/unordered_map.h.html#std::unordered_map{int,llvm::LiveInterval,std::hash{int},std::equal_to{int},std::allocator{std::pair{constint,llvm::LiveInterval}}}::iterator" title='std::unordered_map&lt;int, llvm::LiveInterval, std::hash&lt;int&gt;, std::equal_to&lt;int&gt;, std::allocator&lt;std::pair&lt;const int, llvm::LiveInterval&gt; &gt; &gt;::iterator' data-type='typename _Hashtable::iterator' data-ref="std::unordered_map{int,llvm::LiveInterval,std::hash{int},std::equal_to{int},std::allocator{std::pair{constint,llvm::LiveInterval}}}::iterator">iterator</a>;</td></tr>
<tr><th id="52">52</th><td>  <b>using</b> <dfn class="typedef" id="llvm::LiveStacks::const_iterator" title='llvm::LiveStacks::const_iterator' data-type='SS2IntervalMap::const_iterator' data-ref="llvm::LiveStacks::const_iterator">const_iterator</dfn> = <a class="typedef" href="#llvm::LiveStacks::SS2IntervalMap" title='llvm::LiveStacks::SS2IntervalMap' data-type='std::unordered_map&lt;int, LiveInterval&gt;' data-ref="llvm::LiveStacks::SS2IntervalMap">SS2IntervalMap</a>::<a class="typedef" href="../../../../../include/c++/7/bits/unordered_map.h.html#std::unordered_map{int,llvm::LiveInterval,std::hash{int},std::equal_to{int},std::allocator{std::pair{constint,llvm::LiveInterval}}}::const_iterator" title='std::unordered_map&lt;int, llvm::LiveInterval, std::hash&lt;int&gt;, std::equal_to&lt;int&gt;, std::allocator&lt;std::pair&lt;const int, llvm::LiveInterval&gt; &gt; &gt;::const_iterator' data-type='typename _Hashtable::const_iterator' data-ref="std::unordered_map{int,llvm::LiveInterval,std::hash{int},std::equal_to{int},std::allocator{std::pair{constint,llvm::LiveInterval}}}::const_iterator">const_iterator</a>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <a class="typedef" href="#llvm::LiveStacks::const_iterator" title='llvm::LiveStacks::const_iterator' data-type='SS2IntervalMap::const_iterator' data-ref="llvm::LiveStacks::const_iterator">const_iterator</a> <dfn class="decl def" id="_ZNK4llvm10LiveStacks5beginEv" title='llvm::LiveStacks::begin' data-ref="_ZNK4llvm10LiveStacks5beginEv">begin</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::LiveStacks::S2IMap" title='llvm::LiveStacks::S2IMap' data-ref="llvm::LiveStacks::S2IMap">S2IMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/unordered_map.h.html#_ZNKSt13unordered_map5beginEv" title='std::unordered_map::begin' data-ref="_ZNKSt13unordered_map5beginEv">begin</a>(); }</td></tr>
<tr><th id="55">55</th><td>  <a class="typedef" href="#llvm::LiveStacks::const_iterator" title='llvm::LiveStacks::const_iterator' data-type='SS2IntervalMap::const_iterator' data-ref="llvm::LiveStacks::const_iterator">const_iterator</a> <dfn class="decl def" id="_ZNK4llvm10LiveStacks3endEv" title='llvm::LiveStacks::end' data-ref="_ZNK4llvm10LiveStacks3endEv">end</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::LiveStacks::S2IMap" title='llvm::LiveStacks::S2IMap' data-ref="llvm::LiveStacks::S2IMap">S2IMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/unordered_map.h.html#_ZNKSt13unordered_map3endEv" title='std::unordered_map::end' data-ref="_ZNKSt13unordered_map3endEv">end</a>(); }</td></tr>
<tr><th id="56">56</th><td>  <a class="typedef" href="#llvm::LiveStacks::iterator" title='llvm::LiveStacks::iterator' data-type='SS2IntervalMap::iterator' data-ref="llvm::LiveStacks::iterator">iterator</a> <dfn class="decl def" id="_ZN4llvm10LiveStacks5beginEv" title='llvm::LiveStacks::begin' data-ref="_ZN4llvm10LiveStacks5beginEv">begin</dfn>() { <b>return</b> <a class="member" href="#llvm::LiveStacks::S2IMap" title='llvm::LiveStacks::S2IMap' data-ref="llvm::LiveStacks::S2IMap">S2IMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/unordered_map.h.html#_ZNSt13unordered_map5beginEv" title='std::unordered_map::begin' data-ref="_ZNSt13unordered_map5beginEv">begin</a>(); }</td></tr>
<tr><th id="57">57</th><td>  <a class="typedef" href="#llvm::LiveStacks::iterator" title='llvm::LiveStacks::iterator' data-type='SS2IntervalMap::iterator' data-ref="llvm::LiveStacks::iterator">iterator</a> <dfn class="decl def" id="_ZN4llvm10LiveStacks3endEv" title='llvm::LiveStacks::end' data-ref="_ZN4llvm10LiveStacks3endEv">end</dfn>() { <b>return</b> <a class="member" href="#llvm::LiveStacks::S2IMap" title='llvm::LiveStacks::S2IMap' data-ref="llvm::LiveStacks::S2IMap">S2IMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/unordered_map.h.html#_ZNSt13unordered_map3endEv" title='std::unordered_map::end' data-ref="_ZNSt13unordered_map3endEv">end</a>(); }</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm10LiveStacks15getNumIntervalsEv" title='llvm::LiveStacks::getNumIntervals' data-ref="_ZNK4llvm10LiveStacks15getNumIntervalsEv">getNumIntervals</dfn>() <em>const</em> { <b>return</b> (<em>unsigned</em>)<a class="member" href="#llvm::LiveStacks::S2IMap" title='llvm::LiveStacks::S2IMap' data-ref="llvm::LiveStacks::S2IMap">S2IMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/unordered_map.h.html#_ZNKSt13unordered_map4sizeEv" title='std::unordered_map::size' data-ref="_ZNKSt13unordered_map4sizeEv">size</a>(); }</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <a class="type" href="LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="decl" id="_ZN4llvm10LiveStacks19getOrCreateIntervalEiPKNS_19TargetRegisterClassE" title='llvm::LiveStacks::getOrCreateInterval' data-ref="_ZN4llvm10LiveStacks19getOrCreateIntervalEiPKNS_19TargetRegisterClassE">getOrCreateInterval</dfn>(<em>int</em> <dfn class="local col8 decl" id="188Slot" title='Slot' data-type='int' data-ref="188Slot">Slot</dfn>, <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="189RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="189RC">RC</dfn>);</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <a class="type" href="LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="decl def" id="_ZN4llvm10LiveStacks11getIntervalEi" title='llvm::LiveStacks::getInterval' data-ref="_ZN4llvm10LiveStacks11getIntervalEi">getInterval</dfn>(<em>int</em> <dfn class="local col0 decl" id="190Slot" title='Slot' data-type='int' data-ref="190Slot">Slot</dfn>) {</td></tr>
<tr><th id="64">64</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Slot &gt;= 0 &amp;&amp; &quot;Spill slot indice must be &gt;= 0&quot;) ? void (0) : __assert_fail (&quot;Slot &gt;= 0 &amp;&amp; \&quot;Spill slot indice must be &gt;= 0\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/LiveStacks.h&quot;, 64, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#190Slot" title='Slot' data-ref="190Slot">Slot</a> &gt;= <var>0</var> &amp;&amp; <q>"Spill slot indice must be &gt;= 0"</q>);</td></tr>
<tr><th id="65">65</th><td>    <a class="typedef" href="#llvm::LiveStacks::SS2IntervalMap" title='llvm::LiveStacks::SS2IntervalMap' data-type='std::unordered_map&lt;int, LiveInterval&gt;' data-ref="llvm::LiveStacks::SS2IntervalMap">SS2IntervalMap</a>::<a class="typedef" href="../../../../../include/c++/7/bits/unordered_map.h.html#std::unordered_map{int,llvm::LiveInterval,std::hash{int},std::equal_to{int},std::allocator{std::pair{constint,llvm::LiveInterval}}}::iterator" title='std::unordered_map&lt;int, llvm::LiveInterval, std::hash&lt;int&gt;, std::equal_to&lt;int&gt;, std::allocator&lt;std::pair&lt;const int, llvm::LiveInterval&gt; &gt; &gt;::iterator' data-type='typename _Hashtable::iterator' data-ref="std::unordered_map{int,llvm::LiveInterval,std::hash{int},std::equal_to{int},std::allocator{std::pair{constint,llvm::LiveInterval}}}::iterator">iterator</a> <dfn class="local col1 decl" id="191I" title='I' data-type='SS2IntervalMap::iterator' data-ref="191I">I</dfn> = <a class="member" href="#llvm::LiveStacks::S2IMap" title='llvm::LiveStacks::S2IMap' data-ref="llvm::LiveStacks::S2IMap">S2IMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/unordered_map.h.html#_ZNSt13unordered_map4findERKNSt10_HashtableIT_St4pairIKS1_T0_ET3_NSt8__detail10_Select1stET2_T1_NS7_18_Mod_range_hashingENS7_20_Default_ranged_hashENS12423071" title='std::unordered_map::find' data-ref="_ZNSt13unordered_map4findERKNSt10_HashtableIT_St4pairIKS1_T0_ET3_NSt8__detail10_Select1stET2_T1_NS7_18_Mod_range_hashingENS7_20_Default_ranged_hashENS12423071">find</a>(<a class="local col0 ref" href="#190Slot" title='Slot' data-ref="190Slot">Slot</a>);</td></tr>
<tr><th id="66">66</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I != S2IMap.end() &amp;&amp; &quot;Interval does not exist for stack slot&quot;) ? void (0) : __assert_fail (&quot;I != S2IMap.end() &amp;&amp; \&quot;Interval does not exist for stack slot\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/LiveStacks.h&quot;, 66, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#191I" title='I' data-ref="191I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/hashtable_policy.h.html#_ZNSt8__detailneERKNS_19_Node_iterator_baseIT_XT0_EEES4_" title='std::__detail::operator!=' data-ref="_ZNSt8__detailneERKNS_19_Node_iterator_baseIT_XT0_EEES4_">!=</a> <a class="member" href="#llvm::LiveStacks::S2IMap" title='llvm::LiveStacks::S2IMap' data-ref="llvm::LiveStacks::S2IMap">S2IMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/unordered_map.h.html#_ZNSt13unordered_map3endEv" title='std::unordered_map::end' data-ref="_ZNSt13unordered_map3endEv">end</a>() &amp;&amp; <q>"Interval does not exist for stack slot"</q>);</td></tr>
<tr><th id="67">67</th><td>    <b>return</b> <a class="local col1 ref" href="#191I" title='I' data-ref="191I">I</a><a class="ref" href="../../../../../include/c++/7/bits/hashtable_policy.h.html#_ZNKSt8__detail14_Node_iteratorptEv" title='std::__detail::_Node_iterator::operator-&gt;' data-ref="_ZNKSt8__detail14_Node_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const int, llvm::LiveInterval&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="68">68</th><td>  }</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <em>const</em> <a class="type" href="LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="decl def" id="_ZNK4llvm10LiveStacks11getIntervalEi" title='llvm::LiveStacks::getInterval' data-ref="_ZNK4llvm10LiveStacks11getIntervalEi">getInterval</dfn>(<em>int</em> <dfn class="local col2 decl" id="192Slot" title='Slot' data-type='int' data-ref="192Slot">Slot</dfn>) <em>const</em> {</td></tr>
<tr><th id="71">71</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Slot &gt;= 0 &amp;&amp; &quot;Spill slot indice must be &gt;= 0&quot;) ? void (0) : __assert_fail (&quot;Slot &gt;= 0 &amp;&amp; \&quot;Spill slot indice must be &gt;= 0\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/LiveStacks.h&quot;, 71, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#192Slot" title='Slot' data-ref="192Slot">Slot</a> &gt;= <var>0</var> &amp;&amp; <q>"Spill slot indice must be &gt;= 0"</q>);</td></tr>
<tr><th id="72">72</th><td>    <a class="typedef" href="#llvm::LiveStacks::SS2IntervalMap" title='llvm::LiveStacks::SS2IntervalMap' data-type='std::unordered_map&lt;int, LiveInterval&gt;' data-ref="llvm::LiveStacks::SS2IntervalMap">SS2IntervalMap</a>::<a class="typedef" href="../../../../../include/c++/7/bits/unordered_map.h.html#std::unordered_map{int,llvm::LiveInterval,std::hash{int},std::equal_to{int},std::allocator{std::pair{constint,llvm::LiveInterval}}}::const_iterator" title='std::unordered_map&lt;int, llvm::LiveInterval, std::hash&lt;int&gt;, std::equal_to&lt;int&gt;, std::allocator&lt;std::pair&lt;const int, llvm::LiveInterval&gt; &gt; &gt;::const_iterator' data-type='typename _Hashtable::const_iterator' data-ref="std::unordered_map{int,llvm::LiveInterval,std::hash{int},std::equal_to{int},std::allocator{std::pair{constint,llvm::LiveInterval}}}::const_iterator">const_iterator</a> <dfn class="local col3 decl" id="193I" title='I' data-type='SS2IntervalMap::const_iterator' data-ref="193I">I</dfn> = <a class="member" href="#llvm::LiveStacks::S2IMap" title='llvm::LiveStacks::S2IMap' data-ref="llvm::LiveStacks::S2IMap">S2IMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/unordered_map.h.html#_ZNKSt13unordered_map4findERKNSt10_HashtableIT_St4pairIKS1_T0_ET3_NSt8__detail10_Select1stET2_T1_NS7_18_Mod_range_hashingENS7_20_Default_ranged_hashEN4690438" title='std::unordered_map::find' data-ref="_ZNKSt13unordered_map4findERKNSt10_HashtableIT_St4pairIKS1_T0_ET3_NSt8__detail10_Select1stET2_T1_NS7_18_Mod_range_hashingENS7_20_Default_ranged_hashEN4690438">find</a>(<a class="local col2 ref" href="#192Slot" title='Slot' data-ref="192Slot">Slot</a>);</td></tr>
<tr><th id="73">73</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I != S2IMap.end() &amp;&amp; &quot;Interval does not exist for stack slot&quot;) ? void (0) : __assert_fail (&quot;I != S2IMap.end() &amp;&amp; \&quot;Interval does not exist for stack slot\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/LiveStacks.h&quot;, 73, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#193I" title='I' data-ref="193I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/hashtable_policy.h.html#_ZNSt8__detailneERKNS_19_Node_iterator_baseIT_XT0_EEES4_" title='std::__detail::operator!=' data-ref="_ZNSt8__detailneERKNS_19_Node_iterator_baseIT_XT0_EEES4_">!=</a> <a class="member" href="#llvm::LiveStacks::S2IMap" title='llvm::LiveStacks::S2IMap' data-ref="llvm::LiveStacks::S2IMap">S2IMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/unordered_map.h.html#_ZNKSt13unordered_map3endEv" title='std::unordered_map::end' data-ref="_ZNKSt13unordered_map3endEv">end</a>() &amp;&amp; <q>"Interval does not exist for stack slot"</q>);</td></tr>
<tr><th id="74">74</th><td>    <b>return</b> <a class="local col3 ref" href="#193I" title='I' data-ref="193I">I</a><a class="ref" href="../../../../../include/c++/7/bits/hashtable_policy.h.html#_ZNKSt8__detail20_Node_const_iteratorptEv" title='std::__detail::_Node_const_iterator::operator-&gt;' data-ref="_ZNKSt8__detail20_Node_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const int, llvm::LiveInterval&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="75">75</th><td>  }</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10LiveStacks11hasIntervalEi" title='llvm::LiveStacks::hasInterval' data-ref="_ZNK4llvm10LiveStacks11hasIntervalEi">hasInterval</dfn>(<em>int</em> <dfn class="local col4 decl" id="194Slot" title='Slot' data-type='int' data-ref="194Slot">Slot</dfn>) <em>const</em> { <b>return</b> <a class="member" href="#llvm::LiveStacks::S2IMap" title='llvm::LiveStacks::S2IMap' data-ref="llvm::LiveStacks::S2IMap">S2IMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/unordered_map.h.html#_ZNKSt13unordered_map5countERKNSt10_HashtableIT_St4pairIKS1_T0_ET3_NSt8__detail10_Select1stET2_T1_NS7_18_Mod_range_hashingENS7_20_Default_ranged_hashE1001767" title='std::unordered_map::count' data-ref="_ZNKSt13unordered_map5countERKNSt10_HashtableIT_St4pairIKS1_T0_ET3_NSt8__detail10_Select1stET2_T1_NS7_18_Mod_range_hashingENS7_20_Default_ranged_hashE1001767">count</a>(<a class="local col4 ref" href="#194Slot" title='Slot' data-ref="194Slot">Slot</a>); }</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl def" id="_ZNK4llvm10LiveStacks19getIntervalRegClassEi" title='llvm::LiveStacks::getIntervalRegClass' data-ref="_ZNK4llvm10LiveStacks19getIntervalRegClassEi">getIntervalRegClass</dfn>(<em>int</em> <dfn class="local col5 decl" id="195Slot" title='Slot' data-type='int' data-ref="195Slot">Slot</dfn>) <em>const</em> {</td></tr>
<tr><th id="80">80</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Slot &gt;= 0 &amp;&amp; &quot;Spill slot indice must be &gt;= 0&quot;) ? void (0) : __assert_fail (&quot;Slot &gt;= 0 &amp;&amp; \&quot;Spill slot indice must be &gt;= 0\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/LiveStacks.h&quot;, 80, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#195Slot" title='Slot' data-ref="195Slot">Slot</a> &gt;= <var>0</var> &amp;&amp; <q>"Spill slot indice must be &gt;= 0"</q>);</td></tr>
<tr><th id="81">81</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>int</em>, <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{int,constllvm::TargetRegisterClass*,std::less{int},std::allocator{std::pair{constint,constllvm::TargetRegisterClass*}}}::const_iterator" title='std::map&lt;int, const llvm::TargetRegisterClass *, std::less&lt;int&gt;, std::allocator&lt;std::pair&lt;const int, const llvm::TargetRegisterClass *&gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{int,constllvm::TargetRegisterClass*,std::less{int},std::allocator{std::pair{constint,constllvm::TargetRegisterClass*}}}::const_iterator">const_iterator</a> <dfn class="local col6 decl" id="196I" title='I' data-type='std::map&lt;int, const TargetRegisterClass *&gt;::const_iterator' data-ref="196I">I</dfn> =</td></tr>
<tr><th id="82">82</th><td>        <a class="member" href="#llvm::LiveStacks::S2RCMap" title='llvm::LiveStacks::S2RCMap' data-ref="llvm::LiveStacks::S2RCMap">S2RCMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4findERKT_" title='std::map::find' data-ref="_ZNKSt3map4findERKT_">find</a>(<a class="local col5 ref" href="#195Slot" title='Slot' data-ref="195Slot">Slot</a>);</td></tr>
<tr><th id="83">83</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I != S2RCMap.end() &amp;&amp; &quot;Register class info does not exist for stack slot&quot;) ? void (0) : __assert_fail (&quot;I != S2RCMap.end() &amp;&amp; \&quot;Register class info does not exist for stack slot\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/LiveStacks.h&quot;, 84, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#196I" title='I' data-ref="196I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="member" href="#llvm::LiveStacks::S2RCMap" title='llvm::LiveStacks::S2RCMap' data-ref="llvm::LiveStacks::S2RCMap">S2RCMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>() &amp;&amp;</td></tr>
<tr><th id="84">84</th><td>           <q>"Register class info does not exist for stack slot"</q>);</td></tr>
<tr><th id="85">85</th><td>    <b>return</b> <a class="local col6 ref" href="#196I" title='I' data-ref="196I">I</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const int, const llvm::TargetRegisterClass *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="86">86</th><td>  }</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <a class="type" href="LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a>::<a class="typedef" href="LiveInterval.h.html#llvm::VNInfo::Allocator" title='llvm::VNInfo::Allocator' data-type='BumpPtrAllocator' data-ref="llvm::VNInfo::Allocator">Allocator</a> &amp;<dfn class="decl def" id="_ZN4llvm10LiveStacks18getVNInfoAllocatorEv" title='llvm::LiveStacks::getVNInfoAllocator' data-ref="_ZN4llvm10LiveStacks18getVNInfoAllocatorEv">getVNInfoAllocator</dfn>() { <b>return</b> <a class="member" href="#llvm::LiveStacks::VNInfoAllocator" title='llvm::LiveStacks::VNInfoAllocator' data-ref="llvm::LiveStacks::VNInfoAllocator">VNInfoAllocator</a>; }</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm10LiveStacks16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::LiveStacks::getAnalysisUsage' data-ref="_ZNK4llvm10LiveStacks16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col7 decl" id="197AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="197AU">AU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="91">91</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZN4llvm10LiveStacks13releaseMemoryEv" title='llvm::LiveStacks::releaseMemory' data-ref="_ZN4llvm10LiveStacks13releaseMemoryEv">releaseMemory</dfn>() override;</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <i class="doc">/// runOnMachineFunction - pass entry point</i></td></tr>
<tr><th id="94">94</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZN4llvm10LiveStacks20runOnMachineFunctionERNS_15MachineFunctionE" title='llvm::LiveStacks::runOnMachineFunction' data-ref="_ZN4llvm10LiveStacks20runOnMachineFunctionERNS_15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;) override;</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <i class="doc">/// print - Implement the dump method.</i></td></tr>
<tr><th id="97">97</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm10LiveStacks5printERNS_11raw_ostreamEPKNS_6ModuleE" title='llvm::LiveStacks::print' data-ref="_ZNK4llvm10LiveStacks5printERNS_11raw_ostreamEPKNS_6ModuleE">print</dfn>(<a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="198O" title='O' data-type='llvm::raw_ostream &amp;' data-ref="198O">O</dfn>, <em>const</em> <a class="type" href="../IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> * = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="98">98</th><td>};</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><u>#<span data-ppcond="15">endif</span></u></td></tr>
<tr><th id="103">103</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/InlineSpiller.cpp.html'>llvm/llvm/lib/CodeGen/InlineSpiller.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
