<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera HWLIB: FPGA Configuration</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera HWLIB
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera HW Manager API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___f_p_g_a___m_g_r___c_f_g.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Members</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">ENUMS</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">FPGA Configuration</div>  </div>
<div class="ingroups"><a class="el" href="group___f_p_g_a___m_g_r.html">FPGA Manager</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This functional group provides the following services:</p>
<ul>
<li>Determination of the FPGA configuration mode.</li>
<li>Software control for full configuration of the FPGA.</li>
<li>Software control for partial reconfiguration of the FPGA <em></em>(Future). </li>
</ul>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Members</h2></td></tr>
<tr class="memitem:group___f_p_g_a___m_g_r___c_f_g___f_u_l_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___c_f_g___f_u_l_l.html">FPGA Full Configuration</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga6dd5f2b157a028259a882a8b09f009f0"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga9e4e0ce6e2573348a76e9af07d8b2883">ALT_FPGA_CFG_MODE_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#ga6dd5f2b157a028259a882a8b09f009f0">ALT_FPGA_CFG_MODE_t</a></td></tr>
<tr class="separator:ga6dd5f2b157a028259a882a8b09f009f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3c8e93849812d891e7734cdf7dfaee1"><td class="memItemLeft" align="right" valign="top">typedef int32_t(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gaf3c8e93849812d891e7734cdf7dfaee1">alt_fpga_istream_t</a> )(void *buf, size_t buf_len, void *user_data)</td></tr>
<tr class="separator:gaf3c8e93849812d891e7734cdf7dfaee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
ENUMS</h2></td></tr>
<tr class="memitem:ga9e4e0ce6e2573348a76e9af07d8b2883"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#ga9e4e0ce6e2573348a76e9af07d8b2883">ALT_FPGA_CFG_MODE_e</a> { <br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a8252231ef976a429330112ac531c2802">ALT_FPGA_CFG_MODE_PP16_FAST_NOAES_NODC</a>, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883acd347d2470193c1bf1a5e0d6b0802e07">ALT_FPGA_CFG_MODE_PP16_FAST_AES_NODC</a>, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883accda87567eb5bef206960868bc12d74c">ALT_FPGA_CFG_MODE_PP16_FAST_NOAES_DC</a>, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a5b1216cf84bbb607e6f6a7bc3069b57e">ALT_FPGA_CFG_MODE_PP16_FAST_AES_DC</a>, 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a552c33a8412475265eeb8f7824e0154b">ALT_FPGA_CFG_MODE_PP32_FAST_NOAES_NODC</a>, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a0d8f6048e36fa316d092bc0e7b680b61">ALT_FPGA_CFG_MODE_PP32_FAST_AES_NODC</a>, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a990a4dcaa1dc0f37edb238e97821d333">ALT_FPGA_CFG_MODE_PP32_FAST_NOAES_DC</a>, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883ad6c4b20289d44cbf9ed8e5da07e9fe06">ALT_FPGA_CFG_MODE_PP32_FAST_AES_DC</a>, 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a8252231ef976a429330112ac531c2802">ALT_FPGA_CFG_MODE_PP16_FAST_NOAES_NODC</a> = 0x0, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883acd347d2470193c1bf1a5e0d6b0802e07">ALT_FPGA_CFG_MODE_PP16_FAST_AES_NODC</a> = 0x1, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a59d0cd7c5ccad37c00589264d046befe">ALT_FPGA_CFG_MODE_PP16_FAST_AESOPT_DC</a> = 0x2, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883ac4384ceef15a6368d4678d2d6c6e3fb5">ALT_FPGA_CFG_MODE_PP16_SLOW_NOAES_NODC</a> = 0x4, 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a4e717c0fcc7cee026b7bff174c1161a6">ALT_FPGA_CFG_MODE_PP16_SLOW_AES_NODC</a> = 0x5, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a3dcc2870a726a6d96fc1d33309b044a3">ALT_FPGA_CFG_MODE_PP16_SLOW_AESOPT_DC</a> = 0x6, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a552c33a8412475265eeb8f7824e0154b">ALT_FPGA_CFG_MODE_PP32_FAST_NOAES_NODC</a> = 0x8, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a0d8f6048e36fa316d092bc0e7b680b61">ALT_FPGA_CFG_MODE_PP32_FAST_AES_NODC</a> = 0x9, 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883ac2da934b787f6f51e35001adb7a27183">ALT_FPGA_CFG_MODE_PP32_FAST_AESOPT_DC</a> = 0xa, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a382b4601d846536d021e23369f6deef2">ALT_FPGA_CFG_MODE_PP32_SLOW_NOAES_NODC</a> = 0xc, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a4dc7dc73d2920b0b53a2636762feb820">ALT_FPGA_CFG_MODE_PP32_SLOW_AES_NODC</a> = 0xd, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a8f18605ff0092e207b1eb6a354661143">ALT_FPGA_CFG_MODE_PP32_SLOW_AESOPT_DC</a> = 0xe, 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883ae6b8884c233263c3ecdd30447b5719b6">ALT_FPGA_CFG_MODE_UNKNOWN</a> = 0x20
<br/>
 }</td></tr>
<tr class="separator:ga9e4e0ce6e2573348a76e9af07d8b2883"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga3e1fa5cb19d3578b02e6db81e995e962"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga6dd5f2b157a028259a882a8b09f009f0">ALT_FPGA_CFG_MODE_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#ga3e1fa5cb19d3578b02e6db81e995e962">alt_fpga_cfg_mode_get</a> (void)</td></tr>
<tr class="separator:ga3e1fa5cb19d3578b02e6db81e995e962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f9d462075970e526b932f39b09f8043"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#ga2f9d462075970e526b932f39b09f8043">alt_fpga_cfg_mode_set</a> (<a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga6dd5f2b157a028259a882a8b09f009f0">ALT_FPGA_CFG_MODE_t</a> cfg_mode)</td></tr>
<tr class="separator:ga2f9d462075970e526b932f39b09f8043"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga6dd5f2b157a028259a882a8b09f009f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga9e4e0ce6e2573348a76e9af07d8b2883">ALT_FPGA_CFG_MODE_e</a>  <a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga6dd5f2b157a028259a882a8b09f009f0">ALT_FPGA_CFG_MODE_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the available modes for configuring the FPGA. </p>

</div>
</div>
<a class="anchor" id="gaf3c8e93849812d891e7734cdf7dfaee1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef int32_t(* alt_fpga_istream_t)(void *buf, size_t buf_len, void *user_data)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type definition for the callback function prototype used by the FPGA Manager to read configuration bitstream data from a user defined input source stream.</p>
<p>The purpose of this callback function declaration is to provide a prototype for a user defined method of sequentially reading FPGA configuration bitstream data from an arbitrary input source. Example input sources include a file resident on a file system, a network stream socket, or a fixed address block in flash memory. The only requirement on the input source is that it is capable of supplying consecutive blocks of data of the requested size from the FPGA configuration bitstream as demanded by the FPGA Manager.</p>
<p>During FPGA configuration, the FPGA Manager periodically calls the user defined callback function to fetch the next <em>buf_len</em> consecutive configuration data bytes from the user defined input stream. The callback function fills the FPGA Manager supplied buffer <em>buf</em> with up to the next <em>buf_len</em> bytes of configuration bitsteam data as read from the input source stream. The callback function returns the number of configuration bytes read into <em>buf</em> or 0 upon reaching the end of the configuration bitstream data.</p>
<p>If an error occurs on the configuration bitstream input source, then the callback function should return an error code value less than 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">buf</td><td>A pointer to a buffer to fill with FPGA configuration bitstream data bytes.</td></tr>
    <tr><td class="paramname">buf_len</td><td>The length of the input buffer <em>buf</em> in bytes. The number of FPGA configuration bitstream data bytes copied into <em>buf</em> should not exceed <em>buf_len</em>.</td></tr>
    <tr><td class="paramname">user_data</td><td>A 32-bit data word for passing user defined data. The content of this parameter is user defined. The FPGA Manager merely forwards the <em>user_data</em> value when it invokes the callback.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">&gt;0</td><td>The number of bytes returned in buf. </td></tr>
    <tr><td class="paramname">=0</td><td>The end of the input stream has been reached. </td></tr>
    <tr><td class="paramname">&lt;0</td><td>An error occurred on the input stream. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga9e4e0ce6e2573348a76e9af07d8b2883"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga9e4e0ce6e2573348a76e9af07d8b2883">ALT_FPGA_CFG_MODE_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the available modes for configuring the FPGA. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a8252231ef976a429330112ac531c2802"></a>ALT_FPGA_CFG_MODE_PP16_FAST_NOAES_NODC</em>&nbsp;</td><td>
<p>16-bit Passive Parallel with Fast power on reset delay; No Design Security; No Data Compression. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883acd347d2470193c1bf1a5e0d6b0802e07"></a>ALT_FPGA_CFG_MODE_PP16_FAST_AES_NODC</em>&nbsp;</td><td>
<p>16-bit Passive Parallel with Fast power on reset delay; With Design Security; No Data Compression. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883accda87567eb5bef206960868bc12d74c"></a>ALT_FPGA_CFG_MODE_PP16_FAST_NOAES_DC</em>&nbsp;</td><td>
<p>16-bit Passive Parallel with Fast power on reset delay; No design security; With Data Compression. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a5b1216cf84bbb607e6f6a7bc3069b57e"></a>ALT_FPGA_CFG_MODE_PP16_FAST_AES_DC</em>&nbsp;</td><td>
<p>16-bit Passive Parallel with Fast power on reset delay; With design security; With Data Compression. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a552c33a8412475265eeb8f7824e0154b"></a>ALT_FPGA_CFG_MODE_PP32_FAST_NOAES_NODC</em>&nbsp;</td><td>
<p>32-bit Passive Parallel with Fast power on reset delay; No Design Security; No Data Compression. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a0d8f6048e36fa316d092bc0e7b680b61"></a>ALT_FPGA_CFG_MODE_PP32_FAST_AES_NODC</em>&nbsp;</td><td>
<p>32-bit Passive Parallel with Fast power on reset delay; With design security; No Data Comression. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a990a4dcaa1dc0f37edb238e97821d333"></a>ALT_FPGA_CFG_MODE_PP32_FAST_NOAES_DC</em>&nbsp;</td><td>
<p>32-bit Passive Parallel with Fast power on reset delay; No design security; With Data Compression. This is the default configuration. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883ad6c4b20289d44cbf9ed8e5da07e9fe06"></a>ALT_FPGA_CFG_MODE_PP32_FAST_AES_DC</em>&nbsp;</td><td>
<p>32-bit Passive Parallel with Fast power on reset delay; With design security; With Data Compression. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a8252231ef976a429330112ac531c2802"></a>ALT_FPGA_CFG_MODE_PP16_FAST_NOAES_NODC</em>&nbsp;</td><td>
<p>16-bit Passive Parallel with Fast Power on Reset Delay; No AES Encryption; No Data Compression. CDRATIO must be programmed to x1. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883acd347d2470193c1bf1a5e0d6b0802e07"></a>ALT_FPGA_CFG_MODE_PP16_FAST_AES_NODC</em>&nbsp;</td><td>
<p>16-bit Passive Parallel with Fast Power on Reset Delay; With AES Encryption; No Data Compression. CDRATIO must be programmed to x4. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a59d0cd7c5ccad37c00589264d046befe"></a>ALT_FPGA_CFG_MODE_PP16_FAST_AESOPT_DC</em>&nbsp;</td><td>
<p>16-bit Passive Parallel with Fast Power on Reset Delay; AES Optional; With Data Compression. CDRATIO must be programmed to x8. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883ac4384ceef15a6368d4678d2d6c6e3fb5"></a>ALT_FPGA_CFG_MODE_PP16_SLOW_NOAES_NODC</em>&nbsp;</td><td>
<p>16-bit Passive Parallel with Slow Power on Reset Delay; No AES Encryption; No Data Compression. CDRATIO must be programmed to x1. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a4e717c0fcc7cee026b7bff174c1161a6"></a>ALT_FPGA_CFG_MODE_PP16_SLOW_AES_NODC</em>&nbsp;</td><td>
<p>16-bit Passive Parallel with Slow Power on Reset Delay; With AES Encryption; No Data Compression. CDRATIO must be programmed to x4. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a3dcc2870a726a6d96fc1d33309b044a3"></a>ALT_FPGA_CFG_MODE_PP16_SLOW_AESOPT_DC</em>&nbsp;</td><td>
<p>16-bit Passive Parallel with Slow Power on Reset Delay; AES Optional; With Data Compression. CDRATIO must be programmed to x8. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a552c33a8412475265eeb8f7824e0154b"></a>ALT_FPGA_CFG_MODE_PP32_FAST_NOAES_NODC</em>&nbsp;</td><td>
<p>32-bit Passive Parallel with Fast Power on Reset Delay; No AES Encryption; No Data Compression. CDRATIO must be programmed to x1. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a0d8f6048e36fa316d092bc0e7b680b61"></a>ALT_FPGA_CFG_MODE_PP32_FAST_AES_NODC</em>&nbsp;</td><td>
<p>32-bit Passive Parallel with Fast Power on Reset Delay; With AES Encryption; No Data Compression. CDRATIO must be programmed to x4. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883ac2da934b787f6f51e35001adb7a27183"></a>ALT_FPGA_CFG_MODE_PP32_FAST_AESOPT_DC</em>&nbsp;</td><td>
<p>32-bit Passive Parallel with Fast Power on Reset Delay; AES Optional; With Data Compression. CDRATIO must be programmed to x8. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a382b4601d846536d021e23369f6deef2"></a>ALT_FPGA_CFG_MODE_PP32_SLOW_NOAES_NODC</em>&nbsp;</td><td>
<p>32-bit Passive Parallel with Slow Power on Reset Delay; No AES Encryption; No Data Compression. CDRATIO must be programmed to x1. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a4dc7dc73d2920b0b53a2636762feb820"></a>ALT_FPGA_CFG_MODE_PP32_SLOW_AES_NODC</em>&nbsp;</td><td>
<p>32-bit Passive Parallel with Slow Power on Reset Delay; With AES Encryption; No Data Compression. CDRATIO must be programmed to x4. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a8f18605ff0092e207b1eb6a354661143"></a>ALT_FPGA_CFG_MODE_PP32_SLOW_AESOPT_DC</em>&nbsp;</td><td>
<p>32-bit Passive Parallel with Slow Power on Reset Delay; AES Optional; With Data Compression. CDRATIO must be programmed to x8. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883ae6b8884c233263c3ecdd30447b5719b6"></a>ALT_FPGA_CFG_MODE_UNKNOWN</em>&nbsp;</td><td>
<p>Unknown FPGA Configuration Mode. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga3e1fa5cb19d3578b02e6db81e995e962"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga6dd5f2b157a028259a882a8b09f009f0">ALT_FPGA_CFG_MODE_t</a> alt_fpga_cfg_mode_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Gets the FPGA configuration mode currently in effect.</p>
<p>Presently, the FPGA configuration mode is statically set by the external MSEL pin values and cannot be programmatically overridden by HPS software.</p>
<dl class="section return"><dt>Returns</dt><dd>The current FPGA configuration mode as determined by the MSEL pin values. </dd></dl>

</div>
</div>
<a class="anchor" id="ga2f9d462075970e526b932f39b09f8043"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_fpga_cfg_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga6dd5f2b157a028259a882a8b09f009f0">ALT_FPGA_CFG_MODE_t</a>&#160;</td>
          <td class="paramname"><em>cfg_mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the FPGA configuration mode.</p>
<p>Presently, the FPGA configuration mode is statically set by the external MSEL pin values and cannot be programmatically overridden by HPS software. This function should always return ALT_E_ERROR at least for Hammerhead-P. This may change with future SoCFPGA devices.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cfg_mode</td><td>The desired FPGA configuration mode.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Successful status. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Failed to set the FPGA configuration mode. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:57:46 for Altera HWLIB by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
