{
  "Top": "clock",
  "RtlTop": "clock",
  "RtlPrefix": "",
  "RtlSubPrefix": "clock_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "reset": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "reset",
          "name": "reset",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ena": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "ena",
          "name": "ena",
          "usage": "data",
          "direction": "in"
        }]
    },
    "hh": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<ap_uint<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "hh",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "mm": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<ap_uint<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "mm",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "ss": {
      "index": "4",
      "direction": "out",
      "srcType": "stream<ap_uint<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "ss",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "pm": {
      "index": "5",
      "direction": "out",
      "srcType": "stream<ap_uint<1>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "pm",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_cosim -tool=xsim"],
    "DirectiveTcl": [
      "set_directive_top clock -name clock",
      "set_directive_top clock -name clock"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "clock"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "0"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "clock",
    "Version": "1.0",
    "DisplayName": "Clock",
    "Revision": "2113585263",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_clock_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/clock.cpp"],
    "Vhdl": ["impl\/vhdl\/clock.vhd"],
    "Verilog": ["impl\/verilog\/clock.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/clock.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "reset": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"reset": "DATA"},
      "ports": ["reset"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "reset"
        }]
    },
    "ena": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"ena": "DATA"},
      "ports": ["ena"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ena"
        }]
    },
    "hh": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "hh_",
      "portMap": {
        "hh_din": "WR_DATA",
        "hh_full_n": "FULL_N",
        "hh_write": "WR_EN"
      },
      "ports": [
        "hh_din",
        "hh_full_n",
        "hh_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "hh"
        }]
    },
    "mm": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "mm_",
      "portMap": {
        "mm_din": "WR_DATA",
        "mm_full_n": "FULL_N",
        "mm_write": "WR_EN"
      },
      "ports": [
        "mm_din",
        "mm_full_n",
        "mm_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "mm"
        }]
    },
    "ss": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "ss_",
      "portMap": {
        "ss_din": "WR_DATA",
        "ss_full_n": "FULL_N",
        "ss_write": "WR_EN"
      },
      "ports": [
        "ss_din",
        "ss_full_n",
        "ss_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "ss"
        }]
    },
    "pm": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "1",
      "portPrefix": "pm_",
      "portMap": {
        "pm_din": "WR_DATA",
        "pm_full_n": "FULL_N",
        "pm_write": "WR_EN"
      },
      "ports": [
        "pm_din",
        "pm_full_n",
        "pm_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "pm"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "reset": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "ena": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "hh_din": {
      "dir": "out",
      "width": "8"
    },
    "hh_full_n": {
      "dir": "in",
      "width": "1"
    },
    "hh_write": {
      "dir": "out",
      "width": "1"
    },
    "mm_din": {
      "dir": "out",
      "width": "8"
    },
    "mm_full_n": {
      "dir": "in",
      "width": "1"
    },
    "mm_write": {
      "dir": "out",
      "width": "1"
    },
    "ss_din": {
      "dir": "out",
      "width": "8"
    },
    "ss_full_n": {
      "dir": "in",
      "width": "1"
    },
    "ss_write": {
      "dir": "out",
      "width": "1"
    },
    "pm_din": {
      "dir": "out",
      "width": "1"
    },
    "pm_full_n": {
      "dir": "in",
      "width": "1"
    },
    "pm_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "clock"},
    "Info": {"clock": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      }},
    "Metrics": {"clock": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.014"
        },
        "Area": {
          "FF": "26",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "270",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-06-03 00:03:32 -0400",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
