/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* SER */
.set SER__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set SER__0__MASK, 0x01
.set SER__0__PC, CYREG_PRT2_PC0
.set SER__0__PORT, 2
.set SER__0__SHIFT, 0
.set SER__AG, CYREG_PRT2_AG
.set SER__AMUX, CYREG_PRT2_AMUX
.set SER__BIE, CYREG_PRT2_BIE
.set SER__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SER__BYP, CYREG_PRT2_BYP
.set SER__CTL, CYREG_PRT2_CTL
.set SER__DM0, CYREG_PRT2_DM0
.set SER__DM1, CYREG_PRT2_DM1
.set SER__DM2, CYREG_PRT2_DM2
.set SER__DR, CYREG_PRT2_DR
.set SER__INP_DIS, CYREG_PRT2_INP_DIS
.set SER__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SER__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SER__LCD_EN, CYREG_PRT2_LCD_EN
.set SER__MASK, 0x01
.set SER__PORT, 2
.set SER__PRT, CYREG_PRT2_PRT
.set SER__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SER__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SER__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SER__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SER__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SER__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SER__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SER__PS, CYREG_PRT2_PS
.set SER__SHIFT, 0
.set SER__SLW, CYREG_PRT2_SLW

/* RCLK */
.set RCLK__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set RCLK__0__MASK, 0x04
.set RCLK__0__PC, CYREG_PRT2_PC2
.set RCLK__0__PORT, 2
.set RCLK__0__SHIFT, 2
.set RCLK__AG, CYREG_PRT2_AG
.set RCLK__AMUX, CYREG_PRT2_AMUX
.set RCLK__BIE, CYREG_PRT2_BIE
.set RCLK__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RCLK__BYP, CYREG_PRT2_BYP
.set RCLK__CTL, CYREG_PRT2_CTL
.set RCLK__DM0, CYREG_PRT2_DM0
.set RCLK__DM1, CYREG_PRT2_DM1
.set RCLK__DM2, CYREG_PRT2_DM2
.set RCLK__DR, CYREG_PRT2_DR
.set RCLK__INP_DIS, CYREG_PRT2_INP_DIS
.set RCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RCLK__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RCLK__LCD_EN, CYREG_PRT2_LCD_EN
.set RCLK__MASK, 0x04
.set RCLK__PORT, 2
.set RCLK__PRT, CYREG_PRT2_PRT
.set RCLK__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RCLK__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RCLK__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RCLK__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RCLK__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RCLK__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RCLK__PS, CYREG_PRT2_PS
.set RCLK__SHIFT, 2
.set RCLK__SLW, CYREG_PRT2_SLW

/* TS_1 */
.set TS_1__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set TS_1__0__MASK, 0x40
.set TS_1__0__PC, CYREG_PRT1_PC6
.set TS_1__0__PORT, 1
.set TS_1__0__SHIFT, 6
.set TS_1__AG, CYREG_PRT1_AG
.set TS_1__AMUX, CYREG_PRT1_AMUX
.set TS_1__BIE, CYREG_PRT1_BIE
.set TS_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set TS_1__BYP, CYREG_PRT1_BYP
.set TS_1__CTL, CYREG_PRT1_CTL
.set TS_1__DM0, CYREG_PRT1_DM0
.set TS_1__DM1, CYREG_PRT1_DM1
.set TS_1__DM2, CYREG_PRT1_DM2
.set TS_1__DR, CYREG_PRT1_DR
.set TS_1__INP_DIS, CYREG_PRT1_INP_DIS
.set TS_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set TS_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set TS_1__LCD_EN, CYREG_PRT1_LCD_EN
.set TS_1__MASK, 0x40
.set TS_1__PORT, 1
.set TS_1__PRT, CYREG_PRT1_PRT
.set TS_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set TS_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set TS_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set TS_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set TS_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set TS_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set TS_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set TS_1__PS, CYREG_PRT1_PS
.set TS_1__SHIFT, 6
.set TS_1__SLW, CYREG_PRT1_SLW

/* TS_n */
.set TS_n__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set TS_n__0__MASK, 0x80
.set TS_n__0__PC, CYREG_PRT1_PC7
.set TS_n__0__PORT, 1
.set TS_n__0__SHIFT, 7
.set TS_n__AG, CYREG_PRT1_AG
.set TS_n__AMUX, CYREG_PRT1_AMUX
.set TS_n__BIE, CYREG_PRT1_BIE
.set TS_n__BIT_MASK, CYREG_PRT1_BIT_MASK
.set TS_n__BYP, CYREG_PRT1_BYP
.set TS_n__CTL, CYREG_PRT1_CTL
.set TS_n__DM0, CYREG_PRT1_DM0
.set TS_n__DM1, CYREG_PRT1_DM1
.set TS_n__DM2, CYREG_PRT1_DM2
.set TS_n__DR, CYREG_PRT1_DR
.set TS_n__INP_DIS, CYREG_PRT1_INP_DIS
.set TS_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set TS_n__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set TS_n__LCD_EN, CYREG_PRT1_LCD_EN
.set TS_n__MASK, 0x80
.set TS_n__PORT, 1
.set TS_n__PRT, CYREG_PRT1_PRT
.set TS_n__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set TS_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set TS_n__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set TS_n__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set TS_n__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set TS_n__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set TS_n__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set TS_n__PS, CYREG_PRT1_PS
.set TS_n__SHIFT, 7
.set TS_n__SLW, CYREG_PRT1_SLW

/* lala */
.set lala_0__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set lala_0__0__MASK, 0x20
.set lala_0__0__PC, CYREG_PRT1_PC5
.set lala_0__0__PORT, 1
.set lala_0__0__SHIFT, 5
.set lala_0__AG, CYREG_PRT1_AG
.set lala_0__AMUX, CYREG_PRT1_AMUX
.set lala_0__BIE, CYREG_PRT1_BIE
.set lala_0__BIT_MASK, CYREG_PRT1_BIT_MASK
.set lala_0__BYP, CYREG_PRT1_BYP
.set lala_0__CTL, CYREG_PRT1_CTL
.set lala_0__DM0, CYREG_PRT1_DM0
.set lala_0__DM1, CYREG_PRT1_DM1
.set lala_0__DM2, CYREG_PRT1_DM2
.set lala_0__DR, CYREG_PRT1_DR
.set lala_0__INP_DIS, CYREG_PRT1_INP_DIS
.set lala_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set lala_0__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set lala_0__LCD_EN, CYREG_PRT1_LCD_EN
.set lala_0__MASK, 0x20
.set lala_0__PORT, 1
.set lala_0__PRT, CYREG_PRT1_PRT
.set lala_0__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set lala_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set lala_0__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set lala_0__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set lala_0__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set lala_0__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set lala_0__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set lala_0__PS, CYREG_PRT1_PS
.set lala_0__SHIFT, 5
.set lala_0__SLW, CYREG_PRT1_SLW
.set lala_Sync_ctrl_reg__0__MASK, 0x01
.set lala_Sync_ctrl_reg__0__POS, 0
.set lala_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set lala_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set lala_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set lala_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set lala_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set lala_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set lala_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set lala_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set lala_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set lala_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set lala_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set lala_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set lala_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set lala_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set lala_Sync_ctrl_reg__MASK, 0x01
.set lala_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set lala_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set lala_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* SRCLK */
.set SRCLK__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set SRCLK__0__MASK, 0x02
.set SRCLK__0__PC, CYREG_PRT2_PC1
.set SRCLK__0__PORT, 2
.set SRCLK__0__SHIFT, 1
.set SRCLK__AG, CYREG_PRT2_AG
.set SRCLK__AMUX, CYREG_PRT2_AMUX
.set SRCLK__BIE, CYREG_PRT2_BIE
.set SRCLK__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SRCLK__BYP, CYREG_PRT2_BYP
.set SRCLK__CTL, CYREG_PRT2_CTL
.set SRCLK__DM0, CYREG_PRT2_DM0
.set SRCLK__DM1, CYREG_PRT2_DM1
.set SRCLK__DM2, CYREG_PRT2_DM2
.set SRCLK__DR, CYREG_PRT2_DR
.set SRCLK__INP_DIS, CYREG_PRT2_INP_DIS
.set SRCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SRCLK__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SRCLK__LCD_EN, CYREG_PRT2_LCD_EN
.set SRCLK__MASK, 0x02
.set SRCLK__PORT, 2
.set SRCLK__PRT, CYREG_PRT2_PRT
.set SRCLK__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SRCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SRCLK__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SRCLK__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SRCLK__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SRCLK__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SRCLK__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SRCLK__PS, CYREG_PRT2_PS
.set SRCLK__SHIFT, 1
.set SRCLK__SLW, CYREG_PRT2_SLW

/* Z_Out */
.set Z_Out__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Z_Out__0__MASK, 0x01
.set Z_Out__0__PC, CYREG_PRT0_PC0
.set Z_Out__0__PORT, 0
.set Z_Out__0__SHIFT, 0
.set Z_Out__AG, CYREG_PRT0_AG
.set Z_Out__AMUX, CYREG_PRT0_AMUX
.set Z_Out__BIE, CYREG_PRT0_BIE
.set Z_Out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Z_Out__BYP, CYREG_PRT0_BYP
.set Z_Out__CTL, CYREG_PRT0_CTL
.set Z_Out__DM0, CYREG_PRT0_DM0
.set Z_Out__DM1, CYREG_PRT0_DM1
.set Z_Out__DM2, CYREG_PRT0_DM2
.set Z_Out__DR, CYREG_PRT0_DR
.set Z_Out__INP_DIS, CYREG_PRT0_INP_DIS
.set Z_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Z_Out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Z_Out__LCD_EN, CYREG_PRT0_LCD_EN
.set Z_Out__MASK, 0x01
.set Z_Out__PORT, 0
.set Z_Out__PRT, CYREG_PRT0_PRT
.set Z_Out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Z_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Z_Out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Z_Out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Z_Out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Z_Out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Z_Out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Z_Out__PS, CYREG_PRT0_PS
.set Z_Out__SHIFT, 0
.set Z_Out__SLW, CYREG_PRT0_SLW

/* Mode_0 */
.set Mode_0__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Mode_0__0__MASK, 0x04
.set Mode_0__0__PC, CYREG_PRT1_PC2
.set Mode_0__0__PORT, 1
.set Mode_0__0__SHIFT, 2
.set Mode_0__AG, CYREG_PRT1_AG
.set Mode_0__AMUX, CYREG_PRT1_AMUX
.set Mode_0__BIE, CYREG_PRT1_BIE
.set Mode_0__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Mode_0__BYP, CYREG_PRT1_BYP
.set Mode_0__CTL, CYREG_PRT1_CTL
.set Mode_0__DM0, CYREG_PRT1_DM0
.set Mode_0__DM1, CYREG_PRT1_DM1
.set Mode_0__DM2, CYREG_PRT1_DM2
.set Mode_0__DR, CYREG_PRT1_DR
.set Mode_0__INP_DIS, CYREG_PRT1_INP_DIS
.set Mode_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Mode_0__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Mode_0__LCD_EN, CYREG_PRT1_LCD_EN
.set Mode_0__MASK, 0x04
.set Mode_0__PORT, 1
.set Mode_0__PRT, CYREG_PRT1_PRT
.set Mode_0__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Mode_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Mode_0__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Mode_0__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Mode_0__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Mode_0__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Mode_0__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Mode_0__PS, CYREG_PRT1_PS
.set Mode_0__SHIFT, 2
.set Mode_0__SLW, CYREG_PRT1_SLW

/* Mode_1 */
.set Mode_1__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Mode_1__0__MASK, 0x10
.set Mode_1__0__PC, CYREG_PRT1_PC4
.set Mode_1__0__PORT, 1
.set Mode_1__0__SHIFT, 4
.set Mode_1__AG, CYREG_PRT1_AG
.set Mode_1__AMUX, CYREG_PRT1_AMUX
.set Mode_1__BIE, CYREG_PRT1_BIE
.set Mode_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Mode_1__BYP, CYREG_PRT1_BYP
.set Mode_1__CTL, CYREG_PRT1_CTL
.set Mode_1__DM0, CYREG_PRT1_DM0
.set Mode_1__DM1, CYREG_PRT1_DM1
.set Mode_1__DM2, CYREG_PRT1_DM2
.set Mode_1__DR, CYREG_PRT1_DR
.set Mode_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Mode_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Mode_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Mode_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Mode_1__MASK, 0x10
.set Mode_1__PORT, 1
.set Mode_1__PRT, CYREG_PRT1_PRT
.set Mode_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Mode_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Mode_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Mode_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Mode_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Mode_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Mode_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Mode_1__PS, CYREG_PRT1_PS
.set Mode_1__SHIFT, 4
.set Mode_1__SLW, CYREG_PRT1_SLW

/* RampIn */
.set RampIn__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set RampIn__0__MASK, 0x80
.set RampIn__0__PC, CYREG_PRT0_PC7
.set RampIn__0__PORT, 0
.set RampIn__0__SHIFT, 7
.set RampIn__AG, CYREG_PRT0_AG
.set RampIn__AMUX, CYREG_PRT0_AMUX
.set RampIn__BIE, CYREG_PRT0_BIE
.set RampIn__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RampIn__BYP, CYREG_PRT0_BYP
.set RampIn__CTL, CYREG_PRT0_CTL
.set RampIn__DM0, CYREG_PRT0_DM0
.set RampIn__DM1, CYREG_PRT0_DM1
.set RampIn__DM2, CYREG_PRT0_DM2
.set RampIn__DR, CYREG_PRT0_DR
.set RampIn__INP_DIS, CYREG_PRT0_INP_DIS
.set RampIn__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set RampIn__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RampIn__LCD_EN, CYREG_PRT0_LCD_EN
.set RampIn__MASK, 0x80
.set RampIn__PORT, 0
.set RampIn__PRT, CYREG_PRT0_PRT
.set RampIn__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RampIn__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RampIn__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RampIn__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RampIn__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RampIn__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RampIn__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RampIn__PS, CYREG_PRT0_PS
.set RampIn__SHIFT, 7
.set RampIn__SLW, CYREG_PRT0_SLW

/* TS_Int */
.set TS_Int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set TS_Int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set TS_Int__INTC_MASK, 0x02
.set TS_Int__INTC_NUMBER, 1
.set TS_Int__INTC_PRIOR_NUM, 7
.set TS_Int__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set TS_Int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set TS_Int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* ModeReg */
.set ModeReg_Sync_ctrl_reg__0__MASK, 0x01
.set ModeReg_Sync_ctrl_reg__0__POS, 0
.set ModeReg_Sync_ctrl_reg__1__MASK, 0x02
.set ModeReg_Sync_ctrl_reg__1__POS, 1
.set ModeReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set ModeReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set ModeReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set ModeReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set ModeReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set ModeReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set ModeReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set ModeReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set ModeReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set ModeReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set ModeReg_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set ModeReg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set ModeReg_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set ModeReg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set ModeReg_Sync_ctrl_reg__MASK, 0x03
.set ModeReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ModeReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ModeReg_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* RampEnd */
.set RampEnd__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set RampEnd__0__MASK, 0x20
.set RampEnd__0__PC, CYREG_PRT0_PC5
.set RampEnd__0__PORT, 0
.set RampEnd__0__SHIFT, 5
.set RampEnd__AG, CYREG_PRT0_AG
.set RampEnd__AMUX, CYREG_PRT0_AMUX
.set RampEnd__BIE, CYREG_PRT0_BIE
.set RampEnd__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RampEnd__BYP, CYREG_PRT0_BYP
.set RampEnd__CTL, CYREG_PRT0_CTL
.set RampEnd__DM0, CYREG_PRT0_DM0
.set RampEnd__DM1, CYREG_PRT0_DM1
.set RampEnd__DM2, CYREG_PRT0_DM2
.set RampEnd__DR, CYREG_PRT0_DR
.set RampEnd__INP_DIS, CYREG_PRT0_INP_DIS
.set RampEnd__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set RampEnd__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RampEnd__LCD_EN, CYREG_PRT0_LCD_EN
.set RampEnd__MASK, 0x20
.set RampEnd__PORT, 0
.set RampEnd__PRT, CYREG_PRT0_PRT
.set RampEnd__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RampEnd__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RampEnd__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RampEnd__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RampEnd__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RampEnd__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RampEnd__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RampEnd__PS, CYREG_PRT0_PS
.set RampEnd__SHIFT, 5
.set RampEnd__SLW, CYREG_PRT0_SLW

/* TS1_Comp */
.set TS1_Comp_ctComp__CLK, CYREG_CMP1_CLK
.set TS1_Comp_ctComp__CMP_MASK, 0x02
.set TS1_Comp_ctComp__CMP_NUMBER, 1
.set TS1_Comp_ctComp__CR, CYREG_CMP1_CR
.set TS1_Comp_ctComp__LUT__CR, CYREG_LUT1_CR
.set TS1_Comp_ctComp__LUT__MSK, CYREG_LUT_MSK
.set TS1_Comp_ctComp__LUT__MSK_MASK, 0x02
.set TS1_Comp_ctComp__LUT__MSK_SHIFT, 1
.set TS1_Comp_ctComp__LUT__MX, CYREG_LUT1_MX
.set TS1_Comp_ctComp__LUT__SR, CYREG_LUT_SR
.set TS1_Comp_ctComp__LUT__SR_MASK, 0x02
.set TS1_Comp_ctComp__LUT__SR_SHIFT, 1
.set TS1_Comp_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set TS1_Comp_ctComp__PM_ACT_MSK, 0x02
.set TS1_Comp_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set TS1_Comp_ctComp__PM_STBY_MSK, 0x02
.set TS1_Comp_ctComp__SW0, CYREG_CMP1_SW0
.set TS1_Comp_ctComp__SW2, CYREG_CMP1_SW2
.set TS1_Comp_ctComp__SW3, CYREG_CMP1_SW3
.set TS1_Comp_ctComp__SW4, CYREG_CMP1_SW4
.set TS1_Comp_ctComp__SW6, CYREG_CMP1_SW6
.set TS1_Comp_ctComp__TR0, CYREG_CMP1_TR0
.set TS1_Comp_ctComp__TR1, CYREG_CMP1_TR1
.set TS1_Comp_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP1_TR0
.set TS1_Comp_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
.set TS1_Comp_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP1_TR1
.set TS1_Comp_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
.set TS1_Comp_ctComp__WRK, CYREG_CMP_WRK
.set TS1_Comp_ctComp__WRK_MASK, 0x02
.set TS1_Comp_ctComp__WRK_SHIFT, 1

/* TSn_Comp */
.set TSn_Comp_ctComp__CLK, CYREG_CMP3_CLK
.set TSn_Comp_ctComp__CMP_MASK, 0x08
.set TSn_Comp_ctComp__CMP_NUMBER, 3
.set TSn_Comp_ctComp__CR, CYREG_CMP3_CR
.set TSn_Comp_ctComp__LUT__CR, CYREG_LUT3_CR
.set TSn_Comp_ctComp__LUT__MSK, CYREG_LUT_MSK
.set TSn_Comp_ctComp__LUT__MSK_MASK, 0x08
.set TSn_Comp_ctComp__LUT__MSK_SHIFT, 3
.set TSn_Comp_ctComp__LUT__MX, CYREG_LUT3_MX
.set TSn_Comp_ctComp__LUT__SR, CYREG_LUT_SR
.set TSn_Comp_ctComp__LUT__SR_MASK, 0x08
.set TSn_Comp_ctComp__LUT__SR_SHIFT, 3
.set TSn_Comp_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set TSn_Comp_ctComp__PM_ACT_MSK, 0x08
.set TSn_Comp_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set TSn_Comp_ctComp__PM_STBY_MSK, 0x08
.set TSn_Comp_ctComp__SW0, CYREG_CMP3_SW0
.set TSn_Comp_ctComp__SW2, CYREG_CMP3_SW2
.set TSn_Comp_ctComp__SW3, CYREG_CMP3_SW3
.set TSn_Comp_ctComp__SW4, CYREG_CMP3_SW4
.set TSn_Comp_ctComp__SW6, CYREG_CMP3_SW6
.set TSn_Comp_ctComp__TR0, CYREG_CMP3_TR0
.set TSn_Comp_ctComp__TR1, CYREG_CMP3_TR1
.set TSn_Comp_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP3_TR0
.set TSn_Comp_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
.set TSn_Comp_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP3_TR1
.set TSn_Comp_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
.set TSn_Comp_ctComp__WRK, CYREG_CMP_WRK
.set TSn_Comp_ctComp__WRK_MASK, 0x08
.set TSn_Comp_ctComp__WRK_SHIFT, 3

/* Timeslot */
.set Timeslot_sts_sts_reg__0__MASK, 0x01
.set Timeslot_sts_sts_reg__0__POS, 0
.set Timeslot_sts_sts_reg__1__MASK, 0x02
.set Timeslot_sts_sts_reg__1__POS, 1
.set Timeslot_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Timeslot_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set Timeslot_sts_sts_reg__2__MASK, 0x04
.set Timeslot_sts_sts_reg__2__POS, 2
.set Timeslot_sts_sts_reg__3__MASK, 0x08
.set Timeslot_sts_sts_reg__3__POS, 3
.set Timeslot_sts_sts_reg__MASK, 0x0F
.set Timeslot_sts_sts_reg__MASK_REG, CYREG_B1_UDB05_MSK
.set Timeslot_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Timeslot_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Timeslot_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Timeslot_sts_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set Timeslot_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set Timeslot_sts_sts_reg__STATUS_REG, CYREG_B1_UDB05_ST

/* Ramp_IOut */
.set Ramp_IOut__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Ramp_IOut__0__MASK, 0x40
.set Ramp_IOut__0__PC, CYREG_PRT0_PC6
.set Ramp_IOut__0__PORT, 0
.set Ramp_IOut__0__SHIFT, 6
.set Ramp_IOut__AG, CYREG_PRT0_AG
.set Ramp_IOut__AMUX, CYREG_PRT0_AMUX
.set Ramp_IOut__BIE, CYREG_PRT0_BIE
.set Ramp_IOut__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Ramp_IOut__BYP, CYREG_PRT0_BYP
.set Ramp_IOut__CTL, CYREG_PRT0_CTL
.set Ramp_IOut__DM0, CYREG_PRT0_DM0
.set Ramp_IOut__DM1, CYREG_PRT0_DM1
.set Ramp_IOut__DM2, CYREG_PRT0_DM2
.set Ramp_IOut__DR, CYREG_PRT0_DR
.set Ramp_IOut__INP_DIS, CYREG_PRT0_INP_DIS
.set Ramp_IOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Ramp_IOut__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Ramp_IOut__LCD_EN, CYREG_PRT0_LCD_EN
.set Ramp_IOut__MASK, 0x40
.set Ramp_IOut__PORT, 0
.set Ramp_IOut__PRT, CYREG_PRT0_PRT
.set Ramp_IOut__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Ramp_IOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Ramp_IOut__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Ramp_IOut__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Ramp_IOut__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Ramp_IOut__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Ramp_IOut__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Ramp_IOut__PS, CYREG_PRT0_PS
.set Ramp_IOut__SHIFT, 6
.set Ramp_IOut__SLW, CYREG_PRT0_SLW

/* Sweep_End */
.set Sweep_End__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Sweep_End__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Sweep_End__INTC_MASK, 0x01
.set Sweep_End__INTC_NUMBER, 0
.set Sweep_End__INTC_PRIOR_NUM, 7
.set Sweep_End__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Sweep_End__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Sweep_End__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* VSense_A0 */
.set VSense_A0__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set VSense_A0__0__MASK, 0x02
.set VSense_A0__0__PC, CYREG_PRT0_PC1
.set VSense_A0__0__PORT, 0
.set VSense_A0__0__SHIFT, 1
.set VSense_A0__AG, CYREG_PRT0_AG
.set VSense_A0__AMUX, CYREG_PRT0_AMUX
.set VSense_A0__BIE, CYREG_PRT0_BIE
.set VSense_A0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set VSense_A0__BYP, CYREG_PRT0_BYP
.set VSense_A0__CTL, CYREG_PRT0_CTL
.set VSense_A0__DM0, CYREG_PRT0_DM0
.set VSense_A0__DM1, CYREG_PRT0_DM1
.set VSense_A0__DM2, CYREG_PRT0_DM2
.set VSense_A0__DR, CYREG_PRT0_DR
.set VSense_A0__INP_DIS, CYREG_PRT0_INP_DIS
.set VSense_A0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set VSense_A0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set VSense_A0__LCD_EN, CYREG_PRT0_LCD_EN
.set VSense_A0__MASK, 0x02
.set VSense_A0__PORT, 0
.set VSense_A0__PRT, CYREG_PRT0_PRT
.set VSense_A0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set VSense_A0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set VSense_A0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set VSense_A0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set VSense_A0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set VSense_A0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set VSense_A0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set VSense_A0__PS, CYREG_PRT0_PS
.set VSense_A0__SHIFT, 1
.set VSense_A0__SLW, CYREG_PRT0_SLW

/* VSense_A1 */
.set VSense_A1__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set VSense_A1__0__MASK, 0x04
.set VSense_A1__0__PC, CYREG_PRT0_PC2
.set VSense_A1__0__PORT, 0
.set VSense_A1__0__SHIFT, 2
.set VSense_A1__AG, CYREG_PRT0_AG
.set VSense_A1__AMUX, CYREG_PRT0_AMUX
.set VSense_A1__BIE, CYREG_PRT0_BIE
.set VSense_A1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set VSense_A1__BYP, CYREG_PRT0_BYP
.set VSense_A1__CTL, CYREG_PRT0_CTL
.set VSense_A1__DM0, CYREG_PRT0_DM0
.set VSense_A1__DM1, CYREG_PRT0_DM1
.set VSense_A1__DM2, CYREG_PRT0_DM2
.set VSense_A1__DR, CYREG_PRT0_DR
.set VSense_A1__INP_DIS, CYREG_PRT0_INP_DIS
.set VSense_A1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set VSense_A1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set VSense_A1__LCD_EN, CYREG_PRT0_LCD_EN
.set VSense_A1__MASK, 0x04
.set VSense_A1__PORT, 0
.set VSense_A1__PRT, CYREG_PRT0_PRT
.set VSense_A1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set VSense_A1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set VSense_A1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set VSense_A1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set VSense_A1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set VSense_A1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set VSense_A1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set VSense_A1__PS, CYREG_PRT0_PS
.set VSense_A1__SHIFT, 2
.set VSense_A1__SLW, CYREG_PRT0_SLW

/* VSense_A2 */
.set VSense_A2__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set VSense_A2__0__MASK, 0x08
.set VSense_A2__0__PC, CYREG_PRT0_PC3
.set VSense_A2__0__PORT, 0
.set VSense_A2__0__SHIFT, 3
.set VSense_A2__AG, CYREG_PRT0_AG
.set VSense_A2__AMUX, CYREG_PRT0_AMUX
.set VSense_A2__BIE, CYREG_PRT0_BIE
.set VSense_A2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set VSense_A2__BYP, CYREG_PRT0_BYP
.set VSense_A2__CTL, CYREG_PRT0_CTL
.set VSense_A2__DM0, CYREG_PRT0_DM0
.set VSense_A2__DM1, CYREG_PRT0_DM1
.set VSense_A2__DM2, CYREG_PRT0_DM2
.set VSense_A2__DR, CYREG_PRT0_DR
.set VSense_A2__INP_DIS, CYREG_PRT0_INP_DIS
.set VSense_A2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set VSense_A2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set VSense_A2__LCD_EN, CYREG_PRT0_LCD_EN
.set VSense_A2__MASK, 0x08
.set VSense_A2__PORT, 0
.set VSense_A2__PRT, CYREG_PRT0_PRT
.set VSense_A2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set VSense_A2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set VSense_A2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set VSense_A2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set VSense_A2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set VSense_A2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set VSense_A2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set VSense_A2__PS, CYREG_PRT0_PS
.set VSense_A2__SHIFT, 3
.set VSense_A2__SLW, CYREG_PRT0_SLW

/* VSense_In */
.set VSense_In__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set VSense_In__0__MASK, 0x10
.set VSense_In__0__PC, CYREG_IO_PC_PRT15_PC4
.set VSense_In__0__PORT, 15
.set VSense_In__0__SHIFT, 4
.set VSense_In__AG, CYREG_PRT15_AG
.set VSense_In__AMUX, CYREG_PRT15_AMUX
.set VSense_In__BIE, CYREG_PRT15_BIE
.set VSense_In__BIT_MASK, CYREG_PRT15_BIT_MASK
.set VSense_In__BYP, CYREG_PRT15_BYP
.set VSense_In__CTL, CYREG_PRT15_CTL
.set VSense_In__DM0, CYREG_PRT15_DM0
.set VSense_In__DM1, CYREG_PRT15_DM1
.set VSense_In__DM2, CYREG_PRT15_DM2
.set VSense_In__DR, CYREG_PRT15_DR
.set VSense_In__INP_DIS, CYREG_PRT15_INP_DIS
.set VSense_In__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set VSense_In__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set VSense_In__LCD_EN, CYREG_PRT15_LCD_EN
.set VSense_In__MASK, 0x10
.set VSense_In__PORT, 15
.set VSense_In__PRT, CYREG_PRT15_PRT
.set VSense_In__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set VSense_In__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set VSense_In__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set VSense_In__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set VSense_In__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set VSense_In__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set VSense_In__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set VSense_In__PS, CYREG_PRT15_PS
.set VSense_In__SHIFT, 4
.set VSense_In__SLW, CYREG_PRT15_SLW

/* Display_CS */
.set Display_CS__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set Display_CS__0__MASK, 0x02
.set Display_CS__0__PC, CYREG_PRT12_PC1
.set Display_CS__0__PORT, 12
.set Display_CS__0__SHIFT, 1
.set Display_CS__AG, CYREG_PRT12_AG
.set Display_CS__BIE, CYREG_PRT12_BIE
.set Display_CS__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Display_CS__BYP, CYREG_PRT12_BYP
.set Display_CS__DM0, CYREG_PRT12_DM0
.set Display_CS__DM1, CYREG_PRT12_DM1
.set Display_CS__DM2, CYREG_PRT12_DM2
.set Display_CS__DR, CYREG_PRT12_DR
.set Display_CS__INP_DIS, CYREG_PRT12_INP_DIS
.set Display_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Display_CS__MASK, 0x02
.set Display_CS__PORT, 12
.set Display_CS__PRT, CYREG_PRT12_PRT
.set Display_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Display_CS__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Display_CS__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Display_CS__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Display_CS__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Display_CS__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Display_CS__PS, CYREG_PRT12_PS
.set Display_CS__SHIFT, 1
.set Display_CS__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Display_CS__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Display_CS__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Display_CS__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Display_CS__SLW, CYREG_PRT12_SLW

/* Display_DC */
.set Display_DC__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set Display_DC__0__MASK, 0x04
.set Display_DC__0__PC, CYREG_PRT12_PC2
.set Display_DC__0__PORT, 12
.set Display_DC__0__SHIFT, 2
.set Display_DC__AG, CYREG_PRT12_AG
.set Display_DC__BIE, CYREG_PRT12_BIE
.set Display_DC__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Display_DC__BYP, CYREG_PRT12_BYP
.set Display_DC__DM0, CYREG_PRT12_DM0
.set Display_DC__DM1, CYREG_PRT12_DM1
.set Display_DC__DM2, CYREG_PRT12_DM2
.set Display_DC__DR, CYREG_PRT12_DR
.set Display_DC__INP_DIS, CYREG_PRT12_INP_DIS
.set Display_DC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Display_DC__MASK, 0x04
.set Display_DC__PORT, 12
.set Display_DC__PRT, CYREG_PRT12_PRT
.set Display_DC__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Display_DC__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Display_DC__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Display_DC__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Display_DC__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Display_DC__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Display_DC__PS, CYREG_PRT12_PS
.set Display_DC__SHIFT, 2
.set Display_DC__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Display_DC__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Display_DC__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Display_DC__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Display_DC__SLW, CYREG_PRT12_SLW

/* Readout_SR */
.set Readout_SR_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Readout_SR_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Readout_SR_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Readout_SR_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Readout_SR_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Readout_SR_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Readout_SR_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Readout_SR_bSR_sC16_BShiftRegDp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Readout_SR_bSR_sC16_BShiftRegDp_u0__A0_REG, CYREG_B0_UDB06_A0
.set Readout_SR_bSR_sC16_BShiftRegDp_u0__A1_REG, CYREG_B0_UDB06_A1
.set Readout_SR_bSR_sC16_BShiftRegDp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Readout_SR_bSR_sC16_BShiftRegDp_u0__D0_REG, CYREG_B0_UDB06_D0
.set Readout_SR_bSR_sC16_BShiftRegDp_u0__D1_REG, CYREG_B0_UDB06_D1
.set Readout_SR_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Readout_SR_bSR_sC16_BShiftRegDp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Readout_SR_bSR_sC16_BShiftRegDp_u0__F0_REG, CYREG_B0_UDB06_F0
.set Readout_SR_bSR_sC16_BShiftRegDp_u0__F1_REG, CYREG_B0_UDB06_F1
.set Readout_SR_bSR_sC16_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Readout_SR_bSR_sC16_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Readout_SR_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Readout_SR_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Readout_SR_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Readout_SR_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Readout_SR_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Readout_SR_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Readout_SR_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Readout_SR_bSR_sC16_BShiftRegDp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Readout_SR_bSR_sC16_BShiftRegDp_u1__A0_REG, CYREG_B0_UDB07_A0
.set Readout_SR_bSR_sC16_BShiftRegDp_u1__A1_REG, CYREG_B0_UDB07_A1
.set Readout_SR_bSR_sC16_BShiftRegDp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Readout_SR_bSR_sC16_BShiftRegDp_u1__D0_REG, CYREG_B0_UDB07_D0
.set Readout_SR_bSR_sC16_BShiftRegDp_u1__D1_REG, CYREG_B0_UDB07_D1
.set Readout_SR_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Readout_SR_bSR_sC16_BShiftRegDp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Readout_SR_bSR_sC16_BShiftRegDp_u1__F0_REG, CYREG_B0_UDB07_F0
.set Readout_SR_bSR_sC16_BShiftRegDp_u1__F1_REG, CYREG_B0_UDB07_F1
.set Readout_SR_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Readout_SR_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Readout_SR_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Readout_SR_bSR_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Readout_SR_bSR_StsReg__3__MASK, 0x08
.set Readout_SR_bSR_StsReg__3__POS, 3
.set Readout_SR_bSR_StsReg__4__MASK, 0x10
.set Readout_SR_bSR_StsReg__4__POS, 4
.set Readout_SR_bSR_StsReg__5__MASK, 0x20
.set Readout_SR_bSR_StsReg__5__POS, 5
.set Readout_SR_bSR_StsReg__6__MASK, 0x40
.set Readout_SR_bSR_StsReg__6__POS, 6
.set Readout_SR_bSR_StsReg__MASK, 0x78
.set Readout_SR_bSR_StsReg__MASK_REG, CYREG_B1_UDB07_MSK
.set Readout_SR_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Readout_SR_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Readout_SR_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Readout_SR_bSR_StsReg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set Readout_SR_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set Readout_SR_bSR_StsReg__STATUS_REG, CYREG_B1_UDB07_ST
.set Readout_SR_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set Readout_SR_bSR_SyncCtl_CtrlReg__0__POS, 0
.set Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Readout_SR_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Readout_SR_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set Readout_SR_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Readout_SR_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB07_CTL
.set Readout_SR_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Readout_SR_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set Readout_SR_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Readout_SR_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Readout_SR_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB07_MSK

/* StepX_IDAC */
.set StepX_IDAC_viDAC8__CR0, CYREG_DAC1_CR0
.set StepX_IDAC_viDAC8__CR1, CYREG_DAC1_CR1
.set StepX_IDAC_viDAC8__D, CYREG_DAC1_D
.set StepX_IDAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set StepX_IDAC_viDAC8__PM_ACT_MSK, 0x02
.set StepX_IDAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set StepX_IDAC_viDAC8__PM_STBY_MSK, 0x02
.set StepX_IDAC_viDAC8__STROBE, CYREG_DAC1_STROBE
.set StepX_IDAC_viDAC8__SW0, CYREG_DAC1_SW0
.set StepX_IDAC_viDAC8__SW2, CYREG_DAC1_SW2
.set StepX_IDAC_viDAC8__SW3, CYREG_DAC1_SW3
.set StepX_IDAC_viDAC8__SW4, CYREG_DAC1_SW4
.set StepX_IDAC_viDAC8__TR, CYREG_DAC1_TR
.set StepX_IDAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set StepX_IDAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set StepX_IDAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set StepX_IDAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set StepX_IDAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set StepX_IDAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set StepX_IDAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set StepX_IDAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set StepX_IDAC_viDAC8__TST, CYREG_DAC1_TST

/* StepX_IOUT */
.set StepX_IOUT__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set StepX_IOUT__0__MASK, 0x01
.set StepX_IOUT__0__PC, CYREG_PRT3_PC0
.set StepX_IOUT__0__PORT, 3
.set StepX_IOUT__0__SHIFT, 0
.set StepX_IOUT__AG, CYREG_PRT3_AG
.set StepX_IOUT__AMUX, CYREG_PRT3_AMUX
.set StepX_IOUT__BIE, CYREG_PRT3_BIE
.set StepX_IOUT__BIT_MASK, CYREG_PRT3_BIT_MASK
.set StepX_IOUT__BYP, CYREG_PRT3_BYP
.set StepX_IOUT__CTL, CYREG_PRT3_CTL
.set StepX_IOUT__DM0, CYREG_PRT3_DM0
.set StepX_IOUT__DM1, CYREG_PRT3_DM1
.set StepX_IOUT__DM2, CYREG_PRT3_DM2
.set StepX_IOUT__DR, CYREG_PRT3_DR
.set StepX_IOUT__INP_DIS, CYREG_PRT3_INP_DIS
.set StepX_IOUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set StepX_IOUT__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set StepX_IOUT__LCD_EN, CYREG_PRT3_LCD_EN
.set StepX_IOUT__MASK, 0x01
.set StepX_IOUT__PORT, 3
.set StepX_IOUT__PRT, CYREG_PRT3_PRT
.set StepX_IOUT__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set StepX_IOUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set StepX_IOUT__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set StepX_IOUT__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set StepX_IOUT__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set StepX_IOUT__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set StepX_IOUT__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set StepX_IOUT__PS, CYREG_PRT3_PS
.set StepX_IOUT__SHIFT, 0
.set StepX_IOUT__SLW, CYREG_PRT3_SLW

/* StepY_IDAC */
.set StepY_IDAC_viDAC8__CR0, CYREG_DAC3_CR0
.set StepY_IDAC_viDAC8__CR1, CYREG_DAC3_CR1
.set StepY_IDAC_viDAC8__D, CYREG_DAC3_D
.set StepY_IDAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set StepY_IDAC_viDAC8__PM_ACT_MSK, 0x08
.set StepY_IDAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set StepY_IDAC_viDAC8__PM_STBY_MSK, 0x08
.set StepY_IDAC_viDAC8__STROBE, CYREG_DAC3_STROBE
.set StepY_IDAC_viDAC8__SW0, CYREG_DAC3_SW0
.set StepY_IDAC_viDAC8__SW2, CYREG_DAC3_SW2
.set StepY_IDAC_viDAC8__SW3, CYREG_DAC3_SW3
.set StepY_IDAC_viDAC8__SW4, CYREG_DAC3_SW4
.set StepY_IDAC_viDAC8__TR, CYREG_DAC3_TR
.set StepY_IDAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set StepY_IDAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set StepY_IDAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set StepY_IDAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set StepY_IDAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set StepY_IDAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set StepY_IDAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set StepY_IDAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set StepY_IDAC_viDAC8__TST, CYREG_DAC3_TST

/* StepY_IOUT */
.set StepY_IOUT__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set StepY_IOUT__0__MASK, 0x02
.set StepY_IOUT__0__PC, CYREG_PRT3_PC1
.set StepY_IOUT__0__PORT, 3
.set StepY_IOUT__0__SHIFT, 1
.set StepY_IOUT__AG, CYREG_PRT3_AG
.set StepY_IOUT__AMUX, CYREG_PRT3_AMUX
.set StepY_IOUT__BIE, CYREG_PRT3_BIE
.set StepY_IOUT__BIT_MASK, CYREG_PRT3_BIT_MASK
.set StepY_IOUT__BYP, CYREG_PRT3_BYP
.set StepY_IOUT__CTL, CYREG_PRT3_CTL
.set StepY_IOUT__DM0, CYREG_PRT3_DM0
.set StepY_IOUT__DM1, CYREG_PRT3_DM1
.set StepY_IOUT__DM2, CYREG_PRT3_DM2
.set StepY_IOUT__DR, CYREG_PRT3_DR
.set StepY_IOUT__INP_DIS, CYREG_PRT3_INP_DIS
.set StepY_IOUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set StepY_IOUT__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set StepY_IOUT__LCD_EN, CYREG_PRT3_LCD_EN
.set StepY_IOUT__MASK, 0x02
.set StepY_IOUT__PORT, 3
.set StepY_IOUT__PRT, CYREG_PRT3_PRT
.set StepY_IOUT__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set StepY_IOUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set StepY_IOUT__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set StepY_IOUT__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set StepY_IOUT__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set StepY_IOUT__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set StepY_IOUT__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set StepY_IOUT__PS, CYREG_PRT3_PS
.set StepY_IOUT__SHIFT, 1
.set StepY_IOUT__SLW, CYREG_PRT3_SLW

/* Sweep_Comp */
.set Sweep_Comp_ctComp__CLK, CYREG_CMP0_CLK
.set Sweep_Comp_ctComp__CMP_MASK, 0x01
.set Sweep_Comp_ctComp__CMP_NUMBER, 0
.set Sweep_Comp_ctComp__CR, CYREG_CMP0_CR
.set Sweep_Comp_ctComp__LUT__CR, CYREG_LUT0_CR
.set Sweep_Comp_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Sweep_Comp_ctComp__LUT__MSK_MASK, 0x01
.set Sweep_Comp_ctComp__LUT__MSK_SHIFT, 0
.set Sweep_Comp_ctComp__LUT__MX, CYREG_LUT0_MX
.set Sweep_Comp_ctComp__LUT__SR, CYREG_LUT_SR
.set Sweep_Comp_ctComp__LUT__SR_MASK, 0x01
.set Sweep_Comp_ctComp__LUT__SR_SHIFT, 0
.set Sweep_Comp_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Sweep_Comp_ctComp__PM_ACT_MSK, 0x01
.set Sweep_Comp_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Sweep_Comp_ctComp__PM_STBY_MSK, 0x01
.set Sweep_Comp_ctComp__SW0, CYREG_CMP0_SW0
.set Sweep_Comp_ctComp__SW2, CYREG_CMP0_SW2
.set Sweep_Comp_ctComp__SW3, CYREG_CMP0_SW3
.set Sweep_Comp_ctComp__SW4, CYREG_CMP0_SW4
.set Sweep_Comp_ctComp__SW6, CYREG_CMP0_SW6
.set Sweep_Comp_ctComp__TR0, CYREG_CMP0_TR0
.set Sweep_Comp_ctComp__TR1, CYREG_CMP0_TR1
.set Sweep_Comp_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set Sweep_Comp_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set Sweep_Comp_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP0_TR1
.set Sweep_Comp_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
.set Sweep_Comp_ctComp__WRK, CYREG_CMP_WRK
.set Sweep_Comp_ctComp__WRK_MASK, 0x01
.set Sweep_Comp_ctComp__WRK_SHIFT, 0

/* Sweep_IDAC */
.set Sweep_IDAC_viDAC8__CR0, CYREG_DAC0_CR0
.set Sweep_IDAC_viDAC8__CR1, CYREG_DAC0_CR1
.set Sweep_IDAC_viDAC8__D, CYREG_DAC0_D
.set Sweep_IDAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set Sweep_IDAC_viDAC8__PM_ACT_MSK, 0x01
.set Sweep_IDAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set Sweep_IDAC_viDAC8__PM_STBY_MSK, 0x01
.set Sweep_IDAC_viDAC8__STROBE, CYREG_DAC0_STROBE
.set Sweep_IDAC_viDAC8__SW0, CYREG_DAC0_SW0
.set Sweep_IDAC_viDAC8__SW2, CYREG_DAC0_SW2
.set Sweep_IDAC_viDAC8__SW3, CYREG_DAC0_SW3
.set Sweep_IDAC_viDAC8__SW4, CYREG_DAC0_SW4
.set Sweep_IDAC_viDAC8__TR, CYREG_DAC0_TR
.set Sweep_IDAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set Sweep_IDAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set Sweep_IDAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set Sweep_IDAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set Sweep_IDAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set Sweep_IDAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set Sweep_IDAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set Sweep_IDAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set Sweep_IDAC_viDAC8__TST, CYREG_DAC0_TST

/* Sweep_Tick */
.set Sweep_Tick_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Sweep_Tick_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Sweep_Tick_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Sweep_Tick_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Sweep_Tick_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Sweep_Tick_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Sweep_Tick_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Sweep_Tick_TimerHW__PER0, CYREG_TMR0_PER0
.set Sweep_Tick_TimerHW__PER1, CYREG_TMR0_PER1
.set Sweep_Tick_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Sweep_Tick_TimerHW__PM_ACT_MSK, 0x01
.set Sweep_Tick_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Sweep_Tick_TimerHW__PM_STBY_MSK, 0x01
.set Sweep_Tick_TimerHW__RT0, CYREG_TMR0_RT0
.set Sweep_Tick_TimerHW__RT1, CYREG_TMR0_RT1
.set Sweep_Tick_TimerHW__SR0, CYREG_TMR0_SR0

/* VSense_ADC */
.set VSense_ADC_Bypass_P32__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set VSense_ADC_Bypass_P32__0__MASK, 0x04
.set VSense_ADC_Bypass_P32__0__PC, CYREG_PRT3_PC2
.set VSense_ADC_Bypass_P32__0__PORT, 3
.set VSense_ADC_Bypass_P32__0__SHIFT, 2
.set VSense_ADC_Bypass_P32__AG, CYREG_PRT3_AG
.set VSense_ADC_Bypass_P32__AMUX, CYREG_PRT3_AMUX
.set VSense_ADC_Bypass_P32__BIE, CYREG_PRT3_BIE
.set VSense_ADC_Bypass_P32__BIT_MASK, CYREG_PRT3_BIT_MASK
.set VSense_ADC_Bypass_P32__BYP, CYREG_PRT3_BYP
.set VSense_ADC_Bypass_P32__CTL, CYREG_PRT3_CTL
.set VSense_ADC_Bypass_P32__DM0, CYREG_PRT3_DM0
.set VSense_ADC_Bypass_P32__DM1, CYREG_PRT3_DM1
.set VSense_ADC_Bypass_P32__DM2, CYREG_PRT3_DM2
.set VSense_ADC_Bypass_P32__DR, CYREG_PRT3_DR
.set VSense_ADC_Bypass_P32__INP_DIS, CYREG_PRT3_INP_DIS
.set VSense_ADC_Bypass_P32__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set VSense_ADC_Bypass_P32__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set VSense_ADC_Bypass_P32__LCD_EN, CYREG_PRT3_LCD_EN
.set VSense_ADC_Bypass_P32__MASK, 0x04
.set VSense_ADC_Bypass_P32__PORT, 3
.set VSense_ADC_Bypass_P32__PRT, CYREG_PRT3_PRT
.set VSense_ADC_Bypass_P32__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set VSense_ADC_Bypass_P32__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set VSense_ADC_Bypass_P32__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set VSense_ADC_Bypass_P32__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set VSense_ADC_Bypass_P32__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set VSense_ADC_Bypass_P32__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set VSense_ADC_Bypass_P32__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set VSense_ADC_Bypass_P32__PS, CYREG_PRT3_PS
.set VSense_ADC_Bypass_P32__SHIFT, 2
.set VSense_ADC_Bypass_P32__SLW, CYREG_PRT3_SLW
.set VSense_ADC_DEC__COHER, CYREG_DEC_COHER
.set VSense_ADC_DEC__CR, CYREG_DEC_CR
.set VSense_ADC_DEC__DR1, CYREG_DEC_DR1
.set VSense_ADC_DEC__DR2, CYREG_DEC_DR2
.set VSense_ADC_DEC__DR2H, CYREG_DEC_DR2H
.set VSense_ADC_DEC__GCOR, CYREG_DEC_GCOR
.set VSense_ADC_DEC__GCORH, CYREG_DEC_GCORH
.set VSense_ADC_DEC__GVAL, CYREG_DEC_GVAL
.set VSense_ADC_DEC__OCOR, CYREG_DEC_OCOR
.set VSense_ADC_DEC__OCORH, CYREG_DEC_OCORH
.set VSense_ADC_DEC__OCORM, CYREG_DEC_OCORM
.set VSense_ADC_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set VSense_ADC_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set VSense_ADC_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set VSense_ADC_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set VSense_ADC_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set VSense_ADC_DEC__PM_ACT_MSK, 0x01
.set VSense_ADC_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set VSense_ADC_DEC__PM_STBY_MSK, 0x01
.set VSense_ADC_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set VSense_ADC_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set VSense_ADC_DEC__SR, CYREG_DEC_SR
.set VSense_ADC_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set VSense_ADC_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set VSense_ADC_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set VSense_ADC_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set VSense_ADC_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set VSense_ADC_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set VSense_ADC_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set VSense_ADC_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set VSense_ADC_DSM__BUF0, CYREG_DSM0_BUF0
.set VSense_ADC_DSM__BUF1, CYREG_DSM0_BUF1
.set VSense_ADC_DSM__BUF2, CYREG_DSM0_BUF2
.set VSense_ADC_DSM__BUF3, CYREG_DSM0_BUF3
.set VSense_ADC_DSM__CLK, CYREG_DSM0_CLK
.set VSense_ADC_DSM__CR0, CYREG_DSM0_CR0
.set VSense_ADC_DSM__CR1, CYREG_DSM0_CR1
.set VSense_ADC_DSM__CR10, CYREG_DSM0_CR10
.set VSense_ADC_DSM__CR11, CYREG_DSM0_CR11
.set VSense_ADC_DSM__CR12, CYREG_DSM0_CR12
.set VSense_ADC_DSM__CR13, CYREG_DSM0_CR13
.set VSense_ADC_DSM__CR14, CYREG_DSM0_CR14
.set VSense_ADC_DSM__CR15, CYREG_DSM0_CR15
.set VSense_ADC_DSM__CR16, CYREG_DSM0_CR16
.set VSense_ADC_DSM__CR17, CYREG_DSM0_CR17
.set VSense_ADC_DSM__CR2, CYREG_DSM0_CR2
.set VSense_ADC_DSM__CR3, CYREG_DSM0_CR3
.set VSense_ADC_DSM__CR4, CYREG_DSM0_CR4
.set VSense_ADC_DSM__CR5, CYREG_DSM0_CR5
.set VSense_ADC_DSM__CR6, CYREG_DSM0_CR6
.set VSense_ADC_DSM__CR7, CYREG_DSM0_CR7
.set VSense_ADC_DSM__CR8, CYREG_DSM0_CR8
.set VSense_ADC_DSM__CR9, CYREG_DSM0_CR9
.set VSense_ADC_DSM__DEM0, CYREG_DSM0_DEM0
.set VSense_ADC_DSM__DEM1, CYREG_DSM0_DEM1
.set VSense_ADC_DSM__MISC, CYREG_DSM0_MISC
.set VSense_ADC_DSM__OUT0, CYREG_DSM0_OUT0
.set VSense_ADC_DSM__OUT1, CYREG_DSM0_OUT1
.set VSense_ADC_DSM__REF0, CYREG_DSM0_REF0
.set VSense_ADC_DSM__REF1, CYREG_DSM0_REF1
.set VSense_ADC_DSM__REF2, CYREG_DSM0_REF2
.set VSense_ADC_DSM__REF3, CYREG_DSM0_REF3
.set VSense_ADC_DSM__RSVD1, CYREG_DSM0_RSVD1
.set VSense_ADC_DSM__SW0, CYREG_DSM0_SW0
.set VSense_ADC_DSM__SW2, CYREG_DSM0_SW2
.set VSense_ADC_DSM__SW3, CYREG_DSM0_SW3
.set VSense_ADC_DSM__SW4, CYREG_DSM0_SW4
.set VSense_ADC_DSM__SW6, CYREG_DSM0_SW6
.set VSense_ADC_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set VSense_ADC_DSM__TST0, CYREG_DSM0_TST0
.set VSense_ADC_DSM__TST1, CYREG_DSM0_TST1
.set VSense_ADC_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set VSense_ADC_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set VSense_ADC_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set VSense_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set VSense_ADC_Ext_CP_Clk__INDEX, 0x00
.set VSense_ADC_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set VSense_ADC_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set VSense_ADC_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set VSense_ADC_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set VSense_ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set VSense_ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set VSense_ADC_IRQ__INTC_MASK, 0x08
.set VSense_ADC_IRQ__INTC_NUMBER, 3
.set VSense_ADC_IRQ__INTC_PRIOR_NUM, 7
.set VSense_ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set VSense_ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set VSense_ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set VSense_ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set VSense_ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set VSense_ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set VSense_ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set VSense_ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set VSense_ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set VSense_ADC_theACLK__INDEX, 0x00
.set VSense_ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set VSense_ADC_theACLK__PM_ACT_MSK, 0x01
.set VSense_ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set VSense_ADC_theACLK__PM_STBY_MSK, 0x01

/* VSense_EOC */
.set VSense_EOC__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set VSense_EOC__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set VSense_EOC__INTC_MASK, 0x20000000
.set VSense_EOC__INTC_NUMBER, 29
.set VSense_EOC__INTC_PRIOR_NUM, 7
.set VSense_EOC__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set VSense_EOC__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set VSense_EOC__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Display_CLK */
.set Display_CLK__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set Display_CLK__0__MASK, 0x01
.set Display_CLK__0__PC, CYREG_PRT12_PC0
.set Display_CLK__0__PORT, 12
.set Display_CLK__0__SHIFT, 0
.set Display_CLK__AG, CYREG_PRT12_AG
.set Display_CLK__BIE, CYREG_PRT12_BIE
.set Display_CLK__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Display_CLK__BYP, CYREG_PRT12_BYP
.set Display_CLK__DM0, CYREG_PRT12_DM0
.set Display_CLK__DM1, CYREG_PRT12_DM1
.set Display_CLK__DM2, CYREG_PRT12_DM2
.set Display_CLK__DR, CYREG_PRT12_DR
.set Display_CLK__INP_DIS, CYREG_PRT12_INP_DIS
.set Display_CLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Display_CLK__MASK, 0x01
.set Display_CLK__PORT, 12
.set Display_CLK__PRT, CYREG_PRT12_PRT
.set Display_CLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Display_CLK__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Display_CLK__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Display_CLK__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Display_CLK__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Display_CLK__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Display_CLK__PS, CYREG_PRT12_PS
.set Display_CLK__SHIFT, 0
.set Display_CLK__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Display_CLK__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Display_CLK__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Display_CLK__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Display_CLK__SLW, CYREG_PRT12_SLW

/* Display_DIN */
.set Display_DIN__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set Display_DIN__0__MASK, 0x08
.set Display_DIN__0__PC, CYREG_PRT12_PC3
.set Display_DIN__0__PORT, 12
.set Display_DIN__0__SHIFT, 3
.set Display_DIN__AG, CYREG_PRT12_AG
.set Display_DIN__BIE, CYREG_PRT12_BIE
.set Display_DIN__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Display_DIN__BYP, CYREG_PRT12_BYP
.set Display_DIN__DM0, CYREG_PRT12_DM0
.set Display_DIN__DM1, CYREG_PRT12_DM1
.set Display_DIN__DM2, CYREG_PRT12_DM2
.set Display_DIN__DR, CYREG_PRT12_DR
.set Display_DIN__INP_DIS, CYREG_PRT12_INP_DIS
.set Display_DIN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Display_DIN__MASK, 0x08
.set Display_DIN__PORT, 12
.set Display_DIN__PRT, CYREG_PRT12_PRT
.set Display_DIN__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Display_DIN__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Display_DIN__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Display_DIN__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Display_DIN__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Display_DIN__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Display_DIN__PS, CYREG_PRT12_PS
.set Display_DIN__SHIFT, 3
.set Display_DIN__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Display_DIN__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Display_DIN__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Display_DIN__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Display_DIN__SLW, CYREG_PRT12_SLW

/* Display_RST */
.set Display_RST__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set Display_RST__0__MASK, 0x10
.set Display_RST__0__PC, CYREG_PRT12_PC4
.set Display_RST__0__PORT, 12
.set Display_RST__0__SHIFT, 4
.set Display_RST__AG, CYREG_PRT12_AG
.set Display_RST__BIE, CYREG_PRT12_BIE
.set Display_RST__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Display_RST__BYP, CYREG_PRT12_BYP
.set Display_RST__DM0, CYREG_PRT12_DM0
.set Display_RST__DM1, CYREG_PRT12_DM1
.set Display_RST__DM2, CYREG_PRT12_DM2
.set Display_RST__DR, CYREG_PRT12_DR
.set Display_RST__INP_DIS, CYREG_PRT12_INP_DIS
.set Display_RST__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Display_RST__MASK, 0x10
.set Display_RST__PORT, 12
.set Display_RST__PRT, CYREG_PRT12_PRT
.set Display_RST__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Display_RST__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Display_RST__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Display_RST__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Display_RST__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Display_RST__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Display_RST__PS, CYREG_PRT12_PS
.set Display_RST__SHIFT, 4
.set Display_RST__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Display_RST__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Display_RST__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Display_RST__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Display_RST__SLW, CYREG_PRT12_SLW

/* Display_SPI */
.set Display_SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Display_SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Display_SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Display_SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Display_SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Display_SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Display_SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Display_SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Display_SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Display_SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Display_SPI_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB04_CTL
.set Display_SPI_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Display_SPI_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB04_CTL
.set Display_SPI_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Display_SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Display_SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Display_SPI_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB04_MSK
.set Display_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Display_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set Display_SPI_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB04_MSK
.set Display_SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Display_SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Display_SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Display_SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set Display_SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set Display_SPI_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB04_ST
.set Display_SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Display_SPI_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set Display_SPI_BSPIM_RxStsReg__4__MASK, 0x10
.set Display_SPI_BSPIM_RxStsReg__4__POS, 4
.set Display_SPI_BSPIM_RxStsReg__5__MASK, 0x20
.set Display_SPI_BSPIM_RxStsReg__5__POS, 5
.set Display_SPI_BSPIM_RxStsReg__6__MASK, 0x40
.set Display_SPI_BSPIM_RxStsReg__6__POS, 6
.set Display_SPI_BSPIM_RxStsReg__MASK, 0x70
.set Display_SPI_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB04_MSK
.set Display_SPI_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Display_SPI_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Display_SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Display_SPI_BSPIM_RxStsReg__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set Display_SPI_BSPIM_RxStsReg__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set Display_SPI_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB04_ST
.set Display_SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Display_SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Display_SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Display_SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Display_SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Display_SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Display_SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Display_SPI_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Display_SPI_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB07_A0
.set Display_SPI_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB07_A1
.set Display_SPI_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Display_SPI_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB07_D0
.set Display_SPI_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB07_D1
.set Display_SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Display_SPI_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Display_SPI_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB07_F0
.set Display_SPI_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB07_F1
.set Display_SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Display_SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Display_SPI_BSPIM_TxStsReg__0__MASK, 0x01
.set Display_SPI_BSPIM_TxStsReg__0__POS, 0
.set Display_SPI_BSPIM_TxStsReg__1__MASK, 0x02
.set Display_SPI_BSPIM_TxStsReg__1__POS, 1
.set Display_SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Display_SPI_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set Display_SPI_BSPIM_TxStsReg__2__MASK, 0x04
.set Display_SPI_BSPIM_TxStsReg__2__POS, 2
.set Display_SPI_BSPIM_TxStsReg__3__MASK, 0x08
.set Display_SPI_BSPIM_TxStsReg__3__POS, 3
.set Display_SPI_BSPIM_TxStsReg__4__MASK, 0x10
.set Display_SPI_BSPIM_TxStsReg__4__POS, 4
.set Display_SPI_BSPIM_TxStsReg__MASK, 0x1F
.set Display_SPI_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB06_MSK
.set Display_SPI_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Display_SPI_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Display_SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Display_SPI_BSPIM_TxStsReg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set Display_SPI_BSPIM_TxStsReg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set Display_SPI_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB06_ST
.set Display_SPI_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Display_SPI_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Display_SPI_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Display_SPI_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set Display_SPI_IntClock__INDEX, 0x02
.set Display_SPI_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Display_SPI_IntClock__PM_ACT_MSK, 0x04
.set Display_SPI_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Display_SPI_IntClock__PM_STBY_MSK, 0x04
.set Display_SPI_TxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Display_SPI_TxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Display_SPI_TxInternalInterrupt__INTC_MASK, 0x04
.set Display_SPI_TxInternalInterrupt__INTC_NUMBER, 2
.set Display_SPI_TxInternalInterrupt__INTC_PRIOR_NUM, 7
.set Display_SPI_TxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set Display_SPI_TxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Display_SPI_TxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x03
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x08
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x08

/* Control_Reg_1 */
.set Control_Reg_1_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_1_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_1_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Control_Reg_1_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_1_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB04_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__MASK, 0x07
.set Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB04_MSK

/* Display_Control */
.set Display_Control_Sync_ctrl_reg__0__MASK, 0x01
.set Display_Control_Sync_ctrl_reg__0__POS, 0
.set Display_Control_Sync_ctrl_reg__1__MASK, 0x02
.set Display_Control_Sync_ctrl_reg__1__POS, 1
.set Display_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Display_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Display_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Display_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Display_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Display_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Display_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Display_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Display_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Display_Control_Sync_ctrl_reg__2__MASK, 0x04
.set Display_Control_Sync_ctrl_reg__2__POS, 2
.set Display_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Display_Control_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set Display_Control_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Display_Control_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set Display_Control_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Display_Control_Sync_ctrl_reg__MASK, 0x07
.set Display_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Display_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Display_Control_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK

/* Readout_Control */
.set Readout_Control_Sync_ctrl_reg__0__MASK, 0x01
.set Readout_Control_Sync_ctrl_reg__0__POS, 0
.set Readout_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Readout_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Readout_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Readout_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Readout_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Readout_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Readout_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Readout_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Readout_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Readout_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Readout_Control_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Readout_Control_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Readout_Control_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Readout_Control_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Readout_Control_Sync_ctrl_reg__MASK, 0x01
.set Readout_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Readout_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Readout_Control_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* Readout_Counter */
.set Readout_Counter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Readout_Counter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Readout_Counter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Readout_Counter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Readout_Counter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Readout_Counter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Readout_Counter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Readout_Counter_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Readout_Counter_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB05_A0
.set Readout_Counter_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB05_A1
.set Readout_Counter_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Readout_Counter_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB05_D0
.set Readout_Counter_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB05_D1
.set Readout_Counter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Readout_Counter_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Readout_Counter_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB05_F0
.set Readout_Counter_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB05_F1
.set Readout_Counter_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Readout_Counter_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set Readout_Counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Readout_Counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Readout_Counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Readout_Counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Readout_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Readout_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set Readout_Counter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Readout_Counter_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Readout_Counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Readout_Counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Readout_Counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Readout_Counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Readout_Counter_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Readout_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set Readout_Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Readout_Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Readout_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Readout_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set Readout_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set Readout_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB05_ST

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 72000000
.set BCLK__BUS_CLK__KHZ, 72000
.set BCLK__BUS_CLK__MHZ, 72
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
