

================================================================
== Vitis HLS Report for 'wrapper_zip_hw'
================================================================
* Date:           Thu Sep  7 16:47:37 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ZIP_prj
* Solution:       zip (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.416 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |        2|    16442|  6.666 ns|  54.801 us|    2|  16442|     none|
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_22_1  |        2|     4096|         1|          1|          1|  2 ~ 4096|       yes|
        |- VITIS_LOOP_29_2  |        2|     4096|         1|          1|          1|  2 ~ 4096|       yes|
        |- zip_add_l        |       14|     4108|        14|          1|          1|  2 ~ 4096|       yes|
        |- zip_sub_l        |       14|     4108|        14|          1|          1|  2 ~ 4096|       yes|
        |- zip_mult_l       |       21|     4115|        21|          1|          1|  2 ~ 4096|       yes|
        |- zip_div_l        |       51|     4145|        51|          1|          1|  2 ~ 4096|       yes|
        |- zip_add_l        |       14|     4108|        14|          1|          1|  2 ~ 4096|       yes|
        |- VITIS_LOOP_56_3  |        2|     4096|         2|          1|          1|  2 ~ 4096|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 51
  * Pipeline-3: initiation interval (II) = 1, depth = 21
  * Pipeline-4: initiation interval (II) = 1, depth = 14
  * Pipeline-5: initiation interval (II) = 1, depth = 14
  * Pipeline-6: initiation interval (II) = 1, depth = 14
  * Pipeline-7: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 124
* Pipeline : 8
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 51, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 }
  Pipeline-3 : II = 1, D = 21, States = { 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 }
  Pipeline-4 : II = 1, D = 14, States = { 79 80 81 82 83 84 85 86 87 88 89 90 91 92 }
  Pipeline-5 : II = 1, D = 14, States = { 93 94 95 96 97 98 99 100 101 102 103 104 105 106 }
  Pipeline-6 : II = 1, D = 14, States = { 107 108 109 110 111 112 113 114 115 116 117 118 119 120 }
  Pipeline-7 : II = 1, D = 2, States = { 121 122 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 5 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 124 6 58 79 93 107 
6 --> 57 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 6 
57 --> 121 
58 --> 57 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 58 
79 --> 57 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 79 
93 --> 57 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 93 
107 --> 57 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 107 
121 --> 123 122 
122 --> 121 
123 --> 124 
124 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.99>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_stream_V_dest_V, i1 %out_stream_V_id_V, i1 %out_stream_V_last_V, i1 %out_stream_V_user_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_keep_V, i32 %out_stream_V_data_V, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_stream_V_dest_V, i1 %in_stream_V_id_V, i1 %in_stream_V_last_V, i1 %in_stream_V_user_V, i4 %in_stream_V_strb_V, i4 %in_stream_V_keep_V, i32 %in_stream_V_data_V, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%op_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op"   --->   Operation 127 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%size_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %size"   --->   Operation 128 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%A = alloca i64 1" [zip_axiwrapper.cpp:16]   --->   Operation 129 'alloca' 'A' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%B = alloca i64 1" [zip_axiwrapper.cpp:17]   --->   Operation 130 'alloca' 'B' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%C = alloca i64 1" [zip_axiwrapper.cpp:18]   --->   Operation 131 'alloca' 'C' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %size_read, i1 0"   --->   Operation 132 'bitconcatenate' 'mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln22 = shl i31 %size_read, i31 1" [zip_axiwrapper.cpp:22]   --->   Operation 133 'shl' 'shl_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.99ns)   --->   "%icmp_ln22 = icmp_sgt  i31 %size_read, i31 0" [zip_axiwrapper.cpp:22]   --->   Operation 134 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %._crit_edge126, void %.lr.ph132.preheader" [zip_axiwrapper.cpp:22]   --->   Operation 135 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.42ns)   --->   "%br_ln22 = br void %.lr.ph132" [zip_axiwrapper.cpp:22]   --->   Operation 136 'br' 'br_ln22' <Predicate = (icmp_ln22)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%i = phi i13 %add_ln22, void %.split23, i13 0, void %.lr.ph132.preheader" [zip_axiwrapper.cpp:22]   --->   Operation 137 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.82ns)   --->   "%add_ln22 = add i13 %i, i13 1" [zip_axiwrapper.cpp:22]   --->   Operation 138 'add' 'add_ln22' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i13 %i" [zip_axiwrapper.cpp:22]   --->   Operation 139 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.99ns)   --->   "%icmp_ln22_1 = icmp_eq  i31 %zext_ln22_1, i31 %shl_ln22" [zip_axiwrapper.cpp:22]   --->   Operation 140 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_1, void %.split23, void %.lr.ph125.preheader" [zip_axiwrapper.cpp:22]   --->   Operation 141 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i13 %i" [zip_axiwrapper.cpp:22]   --->   Operation 142 'zext' 'zext_ln22' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [zip_axiwrapper.cpp:22]   --->   Operation 143 'specpipeline' 'specpipeline_ln22' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 4096, i64 2049" [zip_axiwrapper.cpp:22]   --->   Operation 144 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [zip_axiwrapper.cpp:22]   --->   Operation 145 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V"   --->   Operation 146 'read' 'empty' <Predicate = (!icmp_ln22_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%ref_tmp_data = extractvalue i44 %empty"   --->   Operation 147 'extractvalue' 'ref_tmp_data' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%val_data = bitcast i32 %ref_tmp_data" [zip_axiwrapper.cpp:25]   --->   Operation 148 'bitcast' 'val_data' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln22" [zip_axiwrapper.cpp:26]   --->   Operation 149 'getelementptr' 'A_addr' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.23ns)   --->   "%store_ln26 = store i32 %val_data, i12 %A_addr" [zip_axiwrapper.cpp:26]   --->   Operation 150 'store' 'store_ln26' <Predicate = (!icmp_ln22_1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph132"   --->   Operation 151 'br' 'br_ln0' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.42>
ST_3 : Operation 152 [1/1] (0.42ns)   --->   "%br_ln29 = br void %.lr.ph125" [zip_axiwrapper.cpp:29]   --->   Operation 152 'br' 'br_ln29' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.23>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%i_1 = phi i13 %add_ln29, void %.split19, i13 0, void %.lr.ph125.preheader" [zip_axiwrapper.cpp:29]   --->   Operation 153 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%p_phi = phi i1 %ref_tmp4_user, void %.split19, i1 0, void %.lr.ph125.preheader"   --->   Operation 154 'phi' 'p_phi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%p_phi21 = phi i1 %ref_tmp4_id, void %.split19, i1 0, void %.lr.ph125.preheader"   --->   Operation 155 'phi' 'p_phi21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%p_phi22 = phi i1 %ref_tmp4_dest, void %.split19, i1 0, void %.lr.ph125.preheader"   --->   Operation 156 'phi' 'p_phi22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.82ns)   --->   "%add_ln29 = add i13 %i_1, i13 1" [zip_axiwrapper.cpp:29]   --->   Operation 157 'add' 'add_ln29' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i13 %i_1" [zip_axiwrapper.cpp:29]   --->   Operation 158 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.99ns)   --->   "%icmp_ln29 = icmp_eq  i31 %zext_ln29_1, i31 %shl_ln22" [zip_axiwrapper.cpp:29]   --->   Operation 159 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split19, void %._crit_edge126.loopexit" [zip_axiwrapper.cpp:29]   --->   Operation 160 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i13 %i_1" [zip_axiwrapper.cpp:29]   --->   Operation 161 'zext' 'zext_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [zip_axiwrapper.cpp:29]   --->   Operation 162 'specpipeline' 'specpipeline_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 4096, i64 2049" [zip_axiwrapper.cpp:29]   --->   Operation 163 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [zip_axiwrapper.cpp:29]   --->   Operation 164 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%empty_18 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V"   --->   Operation 165 'read' 'empty_18' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%ref_tmp4_data = extractvalue i44 %empty_18"   --->   Operation 166 'extractvalue' 'ref_tmp4_data' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%ref_tmp4_user = extractvalue i44 %empty_18"   --->   Operation 167 'extractvalue' 'ref_tmp4_user' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%ref_tmp4_id = extractvalue i44 %empty_18"   --->   Operation 168 'extractvalue' 'ref_tmp4_id' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%ref_tmp4_dest = extractvalue i44 %empty_18"   --->   Operation 169 'extractvalue' 'ref_tmp4_dest' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%val_data_1 = bitcast i32 %ref_tmp4_data" [zip_axiwrapper.cpp:32]   --->   Operation 170 'bitcast' 'val_data_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln29" [zip_axiwrapper.cpp:33]   --->   Operation 171 'getelementptr' 'B_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (1.23ns)   --->   "%store_ln33 = store i32 %val_data_1, i12 %B_addr" [zip_axiwrapper.cpp:33]   --->   Operation 172 'store' 'store_ln33' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph125"   --->   Operation 173 'br' 'br_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.72>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge126"   --->   Operation 174 'br' 'br_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%val_6_1_lcssa = phi i1 0, void, i1 %p_phi22, void %._crit_edge126.loopexit"   --->   Operation 175 'phi' 'val_6_1_lcssa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%val_5_1_lcssa = phi i1 0, void, i1 %p_phi21, void %._crit_edge126.loopexit"   --->   Operation 176 'phi' 'val_5_1_lcssa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%val_3_1_lcssa = phi i1 0, void, i1 %p_phi, void %._crit_edge126.loopexit"   --->   Operation 177 'phi' 'val_3_1_lcssa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.72ns)   --->   "%switch_ln37 = switch i32 %op_read, void, i32 0, void, i32 1, void, i32 2, void, i32 3, void" [zip_axiwrapper.cpp:37]   --->   Operation 178 'switch' 'switch_ln37' <Predicate = true> <Delay = 0.72>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln22, void %._crit_edge, void %.lr.ph.i165.preheader" [zip.cpp:49]   --->   Operation 179 'br' 'br_ln49' <Predicate = (op_read == 3)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.lr.ph.i165"   --->   Operation 180 'br' 'br_ln0' <Predicate = (icmp_ln22 & op_read == 3)> <Delay = 0.42>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln22, void %._crit_edge, void %.lr.ph.i154.preheader" [zip.cpp:64]   --->   Operation 181 'br' 'br_ln64' <Predicate = (op_read == 2)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.lr.ph.i154"   --->   Operation 182 'br' 'br_ln0' <Predicate = (icmp_ln22 & op_read == 2)> <Delay = 0.42>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln22, void %._crit_edge, void %.lr.ph.i143.preheader" [zip.cpp:35]   --->   Operation 183 'br' 'br_ln35' <Predicate = (op_read == 1)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.lr.ph.i143"   --->   Operation 184 'br' 'br_ln0' <Predicate = (icmp_ln22 & op_read == 1)> <Delay = 0.42>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln22, void %._crit_edge, void %.lr.ph.i.preheader" [zip.cpp:21]   --->   Operation 185 'br' 'br_ln21' <Predicate = (op_read == 0)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.lr.ph.i"   --->   Operation 186 'br' 'br_ln0' <Predicate = (icmp_ln22 & op_read == 0)> <Delay = 0.42>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln22, void %._crit_edge, void %.lr.ph.i181.preheader" [zip.cpp:21]   --->   Operation 187 'br' 'br_ln21' <Predicate = (op_read != 0 & op_read != 1 & op_read != 2 & op_read != 3)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.lr.ph.i181"   --->   Operation 188 'br' 'br_ln0' <Predicate = (icmp_ln22 & op_read != 0 & op_read != 1 & op_read != 2 & op_read != 3)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%i_6 = phi i13 %add_ln49, void %.split17, i13 0, void %.lr.ph.i165.preheader" [zip.cpp:49]   --->   Operation 189 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%i_6_cast = zext i13 %i_6" [zip.cpp:49]   --->   Operation 190 'zext' 'i_6_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 191 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.99ns)   --->   "%icmp_ln49 = icmp_slt  i32 %i_6_cast, i32 %mul" [zip.cpp:49]   --->   Operation 192 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %_Z11zip_add_topPfS_S_i.exit.loopexit182, void %.split17" [zip.cpp:49]   --->   Operation 193 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.82ns)   --->   "%add_ln49 = add i13 %i_6, i13 2" [zip.cpp:49]   --->   Operation 194 'add' 'add_ln49' <Predicate = (icmp_ln49)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%i_6_cast14 = zext i13 %i_6" [zip.cpp:49]   --->   Operation 195 'zext' 'i_6_cast14' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%empty_20 = trunc i13 %i_6" [zip.cpp:49]   --->   Operation 196 'trunc' 'empty_20' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %i_6_cast14" [zip.cpp:51]   --->   Operation 197 'getelementptr' 'A_addr_6' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_6 : Operation 198 [2/2] (1.23ns)   --->   "%A_load_5 = load i12 %A_addr_6" [zip.cpp:51]   --->   Operation 198 'load' 'A_load_5' <Predicate = (icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr i32 %B, i64 0, i64 %i_6_cast14" [zip.cpp:51]   --->   Operation 199 'getelementptr' 'B_addr_6' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_6 : Operation 200 [2/2] (1.23ns)   --->   "%B_load_5 = load i12 %B_addr_6" [zip.cpp:51]   --->   Operation 200 'load' 'B_load_5' <Predicate = (icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%or_ln51 = or i12 %empty_20, i12 1" [zip.cpp:51]   --->   Operation 201 'or' 'or_ln51' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i12 %or_ln51" [zip.cpp:51]   --->   Operation 202 'zext' 'zext_ln51' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln51" [zip.cpp:51]   --->   Operation 203 'getelementptr' 'A_addr_7' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_6 : Operation 204 [2/2] (1.23ns)   --->   "%A_load_6 = load i12 %A_addr_7" [zip.cpp:51]   --->   Operation 204 'load' 'A_load_6' <Predicate = (icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr i32 %B, i64 0, i64 %zext_ln51" [zip.cpp:51]   --->   Operation 205 'getelementptr' 'B_addr_7' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_6 : Operation 206 [2/2] (1.23ns)   --->   "%B_load_6 = load i12 %B_addr_7" [zip.cpp:51]   --->   Operation 206 'load' 'B_load_6' <Predicate = (icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 207 [1/2] (1.23ns)   --->   "%A_load_5 = load i12 %A_addr_6" [zip.cpp:51]   --->   Operation 207 'load' 'A_load_5' <Predicate = (icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 208 [1/2] (1.23ns)   --->   "%B_load_5 = load i12 %B_addr_6" [zip.cpp:51]   --->   Operation 208 'load' 'B_load_5' <Predicate = (icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 209 [1/2] (1.23ns)   --->   "%A_load_6 = load i12 %A_addr_7" [zip.cpp:51]   --->   Operation 209 'load' 'A_load_6' <Predicate = (icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 210 [1/2] (1.23ns)   --->   "%B_load_6 = load i12 %B_addr_7" [zip.cpp:51]   --->   Operation 210 'load' 'B_load_6' <Predicate = (icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%bitcast_ln52 = bitcast i32 %A_load_5" [zip.cpp:52]   --->   Operation 211 'bitcast' 'bitcast_ln52' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.35ns)   --->   "%xor_ln52 = xor i32 %bitcast_ln52, i32 2147483648" [zip.cpp:52]   --->   Operation 212 'xor' 'xor_ln52' <Predicate = (icmp_ln49)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.41>
ST_8 : Operation 213 [7/7] (2.41ns)   --->   "%mul3_i1 = fmul i32 %A_load_5, i32 %B_load_5" [zip.cpp:51]   --->   Operation 213 'fmul' 'mul3_i1' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [7/7] (2.41ns)   --->   "%mul9_i1 = fmul i32 %A_load_6, i32 %B_load_6" [zip.cpp:51]   --->   Operation 214 'fmul' 'mul9_i1' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 215 [7/7] (2.41ns)   --->   "%mul15_i = fmul i32 %B_load_5, i32 %B_load_5" [zip.cpp:51]   --->   Operation 215 'fmul' 'mul15_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 216 [7/7] (2.41ns)   --->   "%mul22_i = fmul i32 %B_load_6, i32 %B_load_6" [zip.cpp:51]   --->   Operation 216 'fmul' 'mul22_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln52_1 = bitcast i32 %xor_ln52" [zip.cpp:52]   --->   Operation 217 'bitcast' 'bitcast_ln52_1' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_8 : Operation 218 [7/7] (2.41ns)   --->   "%mul31_i = fmul i32 %B_load_6, i32 %bitcast_ln52_1" [zip.cpp:52]   --->   Operation 218 'fmul' 'mul31_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [7/7] (2.41ns)   --->   "%mul37_i = fmul i32 %A_load_6, i32 %B_load_5" [zip.cpp:52]   --->   Operation 219 'fmul' 'mul37_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.41>
ST_9 : Operation 220 [6/7] (2.41ns)   --->   "%mul3_i1 = fmul i32 %A_load_5, i32 %B_load_5" [zip.cpp:51]   --->   Operation 220 'fmul' 'mul3_i1' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [6/7] (2.41ns)   --->   "%mul9_i1 = fmul i32 %A_load_6, i32 %B_load_6" [zip.cpp:51]   --->   Operation 221 'fmul' 'mul9_i1' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [6/7] (2.41ns)   --->   "%mul15_i = fmul i32 %B_load_5, i32 %B_load_5" [zip.cpp:51]   --->   Operation 222 'fmul' 'mul15_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 223 [6/7] (2.41ns)   --->   "%mul22_i = fmul i32 %B_load_6, i32 %B_load_6" [zip.cpp:51]   --->   Operation 223 'fmul' 'mul22_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [6/7] (2.41ns)   --->   "%mul31_i = fmul i32 %B_load_6, i32 %bitcast_ln52_1" [zip.cpp:52]   --->   Operation 224 'fmul' 'mul31_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [6/7] (2.41ns)   --->   "%mul37_i = fmul i32 %A_load_6, i32 %B_load_5" [zip.cpp:52]   --->   Operation 225 'fmul' 'mul37_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.41>
ST_10 : Operation 226 [5/7] (2.41ns)   --->   "%mul3_i1 = fmul i32 %A_load_5, i32 %B_load_5" [zip.cpp:51]   --->   Operation 226 'fmul' 'mul3_i1' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 227 [5/7] (2.41ns)   --->   "%mul9_i1 = fmul i32 %A_load_6, i32 %B_load_6" [zip.cpp:51]   --->   Operation 227 'fmul' 'mul9_i1' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 228 [5/7] (2.41ns)   --->   "%mul15_i = fmul i32 %B_load_5, i32 %B_load_5" [zip.cpp:51]   --->   Operation 228 'fmul' 'mul15_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 229 [5/7] (2.41ns)   --->   "%mul22_i = fmul i32 %B_load_6, i32 %B_load_6" [zip.cpp:51]   --->   Operation 229 'fmul' 'mul22_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 230 [5/7] (2.41ns)   --->   "%mul31_i = fmul i32 %B_load_6, i32 %bitcast_ln52_1" [zip.cpp:52]   --->   Operation 230 'fmul' 'mul31_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [5/7] (2.41ns)   --->   "%mul37_i = fmul i32 %A_load_6, i32 %B_load_5" [zip.cpp:52]   --->   Operation 231 'fmul' 'mul37_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.41>
ST_11 : Operation 232 [4/7] (2.41ns)   --->   "%mul3_i1 = fmul i32 %A_load_5, i32 %B_load_5" [zip.cpp:51]   --->   Operation 232 'fmul' 'mul3_i1' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 233 [4/7] (2.41ns)   --->   "%mul9_i1 = fmul i32 %A_load_6, i32 %B_load_6" [zip.cpp:51]   --->   Operation 233 'fmul' 'mul9_i1' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 234 [4/7] (2.41ns)   --->   "%mul15_i = fmul i32 %B_load_5, i32 %B_load_5" [zip.cpp:51]   --->   Operation 234 'fmul' 'mul15_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 235 [4/7] (2.41ns)   --->   "%mul22_i = fmul i32 %B_load_6, i32 %B_load_6" [zip.cpp:51]   --->   Operation 235 'fmul' 'mul22_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 236 [4/7] (2.41ns)   --->   "%mul31_i = fmul i32 %B_load_6, i32 %bitcast_ln52_1" [zip.cpp:52]   --->   Operation 236 'fmul' 'mul31_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 237 [4/7] (2.41ns)   --->   "%mul37_i = fmul i32 %A_load_6, i32 %B_load_5" [zip.cpp:52]   --->   Operation 237 'fmul' 'mul37_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.41>
ST_12 : Operation 238 [3/7] (2.41ns)   --->   "%mul3_i1 = fmul i32 %A_load_5, i32 %B_load_5" [zip.cpp:51]   --->   Operation 238 'fmul' 'mul3_i1' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 239 [3/7] (2.41ns)   --->   "%mul9_i1 = fmul i32 %A_load_6, i32 %B_load_6" [zip.cpp:51]   --->   Operation 239 'fmul' 'mul9_i1' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 240 [3/7] (2.41ns)   --->   "%mul15_i = fmul i32 %B_load_5, i32 %B_load_5" [zip.cpp:51]   --->   Operation 240 'fmul' 'mul15_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 241 [3/7] (2.41ns)   --->   "%mul22_i = fmul i32 %B_load_6, i32 %B_load_6" [zip.cpp:51]   --->   Operation 241 'fmul' 'mul22_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 242 [3/7] (2.41ns)   --->   "%mul31_i = fmul i32 %B_load_6, i32 %bitcast_ln52_1" [zip.cpp:52]   --->   Operation 242 'fmul' 'mul31_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 243 [3/7] (2.41ns)   --->   "%mul37_i = fmul i32 %A_load_6, i32 %B_load_5" [zip.cpp:52]   --->   Operation 243 'fmul' 'mul37_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.41>
ST_13 : Operation 244 [2/7] (2.41ns)   --->   "%mul3_i1 = fmul i32 %A_load_5, i32 %B_load_5" [zip.cpp:51]   --->   Operation 244 'fmul' 'mul3_i1' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 245 [2/7] (2.41ns)   --->   "%mul9_i1 = fmul i32 %A_load_6, i32 %B_load_6" [zip.cpp:51]   --->   Operation 245 'fmul' 'mul9_i1' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 246 [2/7] (2.41ns)   --->   "%mul15_i = fmul i32 %B_load_5, i32 %B_load_5" [zip.cpp:51]   --->   Operation 246 'fmul' 'mul15_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 247 [2/7] (2.41ns)   --->   "%mul22_i = fmul i32 %B_load_6, i32 %B_load_6" [zip.cpp:51]   --->   Operation 247 'fmul' 'mul22_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 248 [2/7] (2.41ns)   --->   "%mul31_i = fmul i32 %B_load_6, i32 %bitcast_ln52_1" [zip.cpp:52]   --->   Operation 248 'fmul' 'mul31_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 249 [2/7] (2.41ns)   --->   "%mul37_i = fmul i32 %A_load_6, i32 %B_load_5" [zip.cpp:52]   --->   Operation 249 'fmul' 'mul37_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.41>
ST_14 : Operation 250 [1/7] (2.41ns)   --->   "%mul3_i1 = fmul i32 %A_load_5, i32 %B_load_5" [zip.cpp:51]   --->   Operation 250 'fmul' 'mul3_i1' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 251 [1/7] (2.41ns)   --->   "%mul9_i1 = fmul i32 %A_load_6, i32 %B_load_6" [zip.cpp:51]   --->   Operation 251 'fmul' 'mul9_i1' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 252 [1/7] (2.41ns)   --->   "%mul15_i = fmul i32 %B_load_5, i32 %B_load_5" [zip.cpp:51]   --->   Operation 252 'fmul' 'mul15_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [1/7] (2.41ns)   --->   "%mul22_i = fmul i32 %B_load_6, i32 %B_load_6" [zip.cpp:51]   --->   Operation 253 'fmul' 'mul22_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 254 [1/7] (2.41ns)   --->   "%mul31_i = fmul i32 %B_load_6, i32 %bitcast_ln52_1" [zip.cpp:52]   --->   Operation 254 'fmul' 'mul31_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 255 [1/7] (2.41ns)   --->   "%mul37_i = fmul i32 %A_load_6, i32 %B_load_5" [zip.cpp:52]   --->   Operation 255 'fmul' 'mul37_i' <Predicate = (icmp_ln49)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.26>
ST_15 : Operation 256 [11/11] (2.26ns)   --->   "%add10_i = fadd i32 %mul3_i1, i32 %mul9_i1" [zip.cpp:51]   --->   Operation 256 'fadd' 'add10_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 257 [11/11] (2.26ns)   --->   "%add23_i = fadd i32 %mul15_i, i32 %mul22_i" [zip.cpp:51]   --->   Operation 257 'fadd' 'add23_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [11/11] (2.26ns)   --->   "%add38_i = fadd i32 %mul31_i, i32 %mul37_i" [zip.cpp:52]   --->   Operation 258 'fadd' 'add38_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.26>
ST_16 : Operation 259 [10/11] (2.26ns)   --->   "%add10_i = fadd i32 %mul3_i1, i32 %mul9_i1" [zip.cpp:51]   --->   Operation 259 'fadd' 'add10_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 260 [10/11] (2.26ns)   --->   "%add23_i = fadd i32 %mul15_i, i32 %mul22_i" [zip.cpp:51]   --->   Operation 260 'fadd' 'add23_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 261 [10/11] (2.26ns)   --->   "%add38_i = fadd i32 %mul31_i, i32 %mul37_i" [zip.cpp:52]   --->   Operation 261 'fadd' 'add38_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.26>
ST_17 : Operation 262 [9/11] (2.26ns)   --->   "%add10_i = fadd i32 %mul3_i1, i32 %mul9_i1" [zip.cpp:51]   --->   Operation 262 'fadd' 'add10_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 263 [9/11] (2.26ns)   --->   "%add23_i = fadd i32 %mul15_i, i32 %mul22_i" [zip.cpp:51]   --->   Operation 263 'fadd' 'add23_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 264 [9/11] (2.26ns)   --->   "%add38_i = fadd i32 %mul31_i, i32 %mul37_i" [zip.cpp:52]   --->   Operation 264 'fadd' 'add38_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.26>
ST_18 : Operation 265 [8/11] (2.26ns)   --->   "%add10_i = fadd i32 %mul3_i1, i32 %mul9_i1" [zip.cpp:51]   --->   Operation 265 'fadd' 'add10_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 266 [8/11] (2.26ns)   --->   "%add23_i = fadd i32 %mul15_i, i32 %mul22_i" [zip.cpp:51]   --->   Operation 266 'fadd' 'add23_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 267 [8/11] (2.26ns)   --->   "%add38_i = fadd i32 %mul31_i, i32 %mul37_i" [zip.cpp:52]   --->   Operation 267 'fadd' 'add38_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.26>
ST_19 : Operation 268 [7/11] (2.26ns)   --->   "%add10_i = fadd i32 %mul3_i1, i32 %mul9_i1" [zip.cpp:51]   --->   Operation 268 'fadd' 'add10_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 269 [7/11] (2.26ns)   --->   "%add23_i = fadd i32 %mul15_i, i32 %mul22_i" [zip.cpp:51]   --->   Operation 269 'fadd' 'add23_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 270 [7/11] (2.26ns)   --->   "%add38_i = fadd i32 %mul31_i, i32 %mul37_i" [zip.cpp:52]   --->   Operation 270 'fadd' 'add38_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.26>
ST_20 : Operation 271 [6/11] (2.26ns)   --->   "%add10_i = fadd i32 %mul3_i1, i32 %mul9_i1" [zip.cpp:51]   --->   Operation 271 'fadd' 'add10_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 272 [6/11] (2.26ns)   --->   "%add23_i = fadd i32 %mul15_i, i32 %mul22_i" [zip.cpp:51]   --->   Operation 272 'fadd' 'add23_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 273 [6/11] (2.26ns)   --->   "%add38_i = fadd i32 %mul31_i, i32 %mul37_i" [zip.cpp:52]   --->   Operation 273 'fadd' 'add38_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.26>
ST_21 : Operation 274 [5/11] (2.26ns)   --->   "%add10_i = fadd i32 %mul3_i1, i32 %mul9_i1" [zip.cpp:51]   --->   Operation 274 'fadd' 'add10_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 275 [5/11] (2.26ns)   --->   "%add23_i = fadd i32 %mul15_i, i32 %mul22_i" [zip.cpp:51]   --->   Operation 275 'fadd' 'add23_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 276 [5/11] (2.26ns)   --->   "%add38_i = fadd i32 %mul31_i, i32 %mul37_i" [zip.cpp:52]   --->   Operation 276 'fadd' 'add38_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.26>
ST_22 : Operation 277 [4/11] (2.26ns)   --->   "%add10_i = fadd i32 %mul3_i1, i32 %mul9_i1" [zip.cpp:51]   --->   Operation 277 'fadd' 'add10_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 278 [4/11] (2.26ns)   --->   "%add23_i = fadd i32 %mul15_i, i32 %mul22_i" [zip.cpp:51]   --->   Operation 278 'fadd' 'add23_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 279 [4/11] (2.26ns)   --->   "%add38_i = fadd i32 %mul31_i, i32 %mul37_i" [zip.cpp:52]   --->   Operation 279 'fadd' 'add38_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.26>
ST_23 : Operation 280 [3/11] (2.26ns)   --->   "%add10_i = fadd i32 %mul3_i1, i32 %mul9_i1" [zip.cpp:51]   --->   Operation 280 'fadd' 'add10_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 281 [3/11] (2.26ns)   --->   "%add23_i = fadd i32 %mul15_i, i32 %mul22_i" [zip.cpp:51]   --->   Operation 281 'fadd' 'add23_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 282 [3/11] (2.26ns)   --->   "%add38_i = fadd i32 %mul31_i, i32 %mul37_i" [zip.cpp:52]   --->   Operation 282 'fadd' 'add38_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.26>
ST_24 : Operation 283 [2/11] (2.26ns)   --->   "%add10_i = fadd i32 %mul3_i1, i32 %mul9_i1" [zip.cpp:51]   --->   Operation 283 'fadd' 'add10_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 284 [2/11] (2.26ns)   --->   "%add23_i = fadd i32 %mul15_i, i32 %mul22_i" [zip.cpp:51]   --->   Operation 284 'fadd' 'add23_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 285 [2/11] (2.26ns)   --->   "%add38_i = fadd i32 %mul31_i, i32 %mul37_i" [zip.cpp:52]   --->   Operation 285 'fadd' 'add38_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.26>
ST_25 : Operation 286 [1/11] (2.26ns)   --->   "%add10_i = fadd i32 %mul3_i1, i32 %mul9_i1" [zip.cpp:51]   --->   Operation 286 'fadd' 'add10_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 287 [1/11] (2.26ns)   --->   "%add23_i = fadd i32 %mul15_i, i32 %mul22_i" [zip.cpp:51]   --->   Operation 287 'fadd' 'add23_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 288 [1/11] (2.26ns)   --->   "%add38_i = fadd i32 %mul31_i, i32 %mul37_i" [zip.cpp:52]   --->   Operation 288 'fadd' 'add38_i' <Predicate = (icmp_ln49)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.23>
ST_26 : Operation 289 [30/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 289 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 290 [30/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 290 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.23>
ST_27 : Operation 291 [29/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 291 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 292 [29/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 292 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.23>
ST_28 : Operation 293 [28/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 293 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 294 [28/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 294 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.23>
ST_29 : Operation 295 [27/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 295 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 296 [27/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 296 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.23>
ST_30 : Operation 297 [26/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 297 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 298 [26/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 298 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.23>
ST_31 : Operation 299 [25/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 299 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 300 [25/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 300 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.23>
ST_32 : Operation 301 [24/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 301 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 302 [24/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 302 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.23>
ST_33 : Operation 303 [23/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 303 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 304 [23/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 304 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.23>
ST_34 : Operation 305 [22/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 305 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 306 [22/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 306 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.23>
ST_35 : Operation 307 [21/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 307 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 308 [21/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 308 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.23>
ST_36 : Operation 309 [20/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 309 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 310 [20/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 310 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.23>
ST_37 : Operation 311 [19/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 311 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 312 [19/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 312 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.23>
ST_38 : Operation 313 [18/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 313 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 314 [18/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 314 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.23>
ST_39 : Operation 315 [17/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 315 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 316 [17/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 316 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.23>
ST_40 : Operation 317 [16/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 317 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 318 [16/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 318 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.23>
ST_41 : Operation 319 [15/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 319 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 320 [15/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 320 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.23>
ST_42 : Operation 321 [14/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 321 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 322 [14/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 322 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.23>
ST_43 : Operation 323 [13/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 323 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 324 [13/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 324 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.23>
ST_44 : Operation 325 [12/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 325 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 326 [12/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 326 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.23>
ST_45 : Operation 327 [11/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 327 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 328 [11/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 328 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.23>
ST_46 : Operation 329 [10/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 329 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 330 [10/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 330 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.23>
ST_47 : Operation 331 [9/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 331 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 332 [9/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 332 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.23>
ST_48 : Operation 333 [8/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 333 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 334 [8/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 334 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.23>
ST_49 : Operation 335 [7/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 335 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 336 [7/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 336 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.23>
ST_50 : Operation 337 [6/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 337 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 338 [6/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 338 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.23>
ST_51 : Operation 339 [5/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 339 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 340 [5/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 340 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.23>
ST_52 : Operation 341 [4/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 341 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 342 [4/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 342 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.23>
ST_53 : Operation 343 [3/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 343 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 344 [3/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 344 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.23>
ST_54 : Operation 345 [2/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 345 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 346 [2/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 346 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.23>
ST_55 : Operation 347 [1/30] (2.23ns)   --->   "%div_i = fdiv i32 %add10_i, i32 %add23_i" [zip.cpp:51]   --->   Operation 347 'fdiv' 'div_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 348 [1/30] (2.23ns)   --->   "%div52_i = fdiv i32 %add38_i, i32 %add23_i" [zip.cpp:52]   --->   Operation 348 'fdiv' 'div52_i' <Predicate = (icmp_ln49)> <Delay = 2.23> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.23>
ST_56 : Operation 349 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 4096, i64 2049" [zip.cpp:49]   --->   Operation 349 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_56 : Operation 350 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [zip.cpp:49]   --->   Operation 350 'specloopname' 'specloopname_ln49' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_56 : Operation 351 [1/1] (0.00ns)   --->   "%C_addr_5 = getelementptr i32 %C, i64 0, i64 %i_6_cast14" [zip.cpp:51]   --->   Operation 351 'getelementptr' 'C_addr_5' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_56 : Operation 352 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %div_i, i12 %C_addr_5" [zip.cpp:51]   --->   Operation 352 'store' 'store_ln51' <Predicate = (icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_56 : Operation 353 [1/1] (0.00ns)   --->   "%C_addr_6 = getelementptr i32 %C, i64 0, i64 %zext_ln51" [zip.cpp:52]   --->   Operation 353 'getelementptr' 'C_addr_6' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_56 : Operation 354 [1/1] (1.23ns)   --->   "%store_ln52 = store i32 %div52_i, i12 %C_addr_6" [zip.cpp:52]   --->   Operation 354 'store' 'store_ln52' <Predicate = (icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_56 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i165"   --->   Operation 355 'br' 'br_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 57 <SV = 6> <Delay = 1.00>
ST_57 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11zip_add_topPfS_S_i.exit"   --->   Operation 356 'br' 'br_ln0' <Predicate = (op_read == 3)> <Delay = 0.00>
ST_57 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11zip_add_topPfS_S_i.exit"   --->   Operation 357 'br' 'br_ln0' <Predicate = (op_read == 2)> <Delay = 0.00>
ST_57 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11zip_add_topPfS_S_i.exit"   --->   Operation 358 'br' 'br_ln0' <Predicate = (op_read == 1)> <Delay = 0.00>
ST_57 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11zip_add_topPfS_S_i.exit"   --->   Operation 359 'br' 'br_ln0' <Predicate = (op_read == 0)> <Delay = 0.00>
ST_57 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11zip_add_topPfS_S_i.exit"   --->   Operation 360 'br' 'br_ln0' <Predicate = (op_read != 0 & op_read != 1 & op_read != 2 & op_read != 3)> <Delay = 0.00>
ST_57 : Operation 361 [1/1] (1.00ns)   --->   "%sub = add i31 %shl_ln22, i31 2147483647" [zip_axiwrapper.cpp:22]   --->   Operation 361 'add' 'sub' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 362 [1/1] (0.42ns)   --->   "%br_ln56 = br void %.lr.ph" [zip_axiwrapper.cpp:56]   --->   Operation 362 'br' 'br_ln56' <Predicate = true> <Delay = 0.42>

State 58 <SV = 5> <Delay = 1.23>
ST_58 : Operation 363 [1/1] (0.00ns)   --->   "%i_5 = phi i13 %add_ln64, void %.split15, i13 0, void %.lr.ph.i154.preheader" [zip.cpp:64]   --->   Operation 363 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 364 [1/1] (0.00ns)   --->   "%i_5_cast = zext i13 %i_5" [zip.cpp:64]   --->   Operation 364 'zext' 'i_5_cast' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 365 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 365 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 366 [1/1] (0.99ns)   --->   "%icmp_ln64 = icmp_slt  i32 %i_5_cast, i32 %mul" [zip.cpp:64]   --->   Operation 366 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %_Z11zip_add_topPfS_S_i.exit.loopexit183, void %.split15" [zip.cpp:64]   --->   Operation 367 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 368 [1/1] (0.82ns)   --->   "%add_ln64 = add i13 %i_5, i13 2" [zip.cpp:64]   --->   Operation 368 'add' 'add_ln64' <Predicate = (icmp_ln64)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 369 [1/1] (0.00ns)   --->   "%i_5_cast13 = zext i13 %i_5" [zip.cpp:64]   --->   Operation 369 'zext' 'i_5_cast13' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_58 : Operation 370 [1/1] (0.00ns)   --->   "%empty_19 = trunc i13 %i_5" [zip.cpp:64]   --->   Operation 370 'trunc' 'empty_19' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_58 : Operation 371 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %i_5_cast13" [zip.cpp:66]   --->   Operation 371 'getelementptr' 'A_addr_4' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_58 : Operation 372 [2/2] (1.23ns)   --->   "%A_load_3 = load i12 %A_addr_4" [zip.cpp:66]   --->   Operation 372 'load' 'A_load_3' <Predicate = (icmp_ln64)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_58 : Operation 373 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr i32 %B, i64 0, i64 %i_5_cast13" [zip.cpp:66]   --->   Operation 373 'getelementptr' 'B_addr_4' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_58 : Operation 374 [2/2] (1.23ns)   --->   "%B_load_3 = load i12 %B_addr_4" [zip.cpp:66]   --->   Operation 374 'load' 'B_load_3' <Predicate = (icmp_ln64)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_58 : Operation 375 [1/1] (0.00ns)   --->   "%or_ln66 = or i12 %empty_19, i12 1" [zip.cpp:66]   --->   Operation 375 'or' 'or_ln66' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_58 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i12 %or_ln66" [zip.cpp:66]   --->   Operation 376 'zext' 'zext_ln66' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_58 : Operation 377 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln66" [zip.cpp:66]   --->   Operation 377 'getelementptr' 'A_addr_5' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_58 : Operation 378 [2/2] (1.23ns)   --->   "%A_load_4 = load i12 %A_addr_5" [zip.cpp:66]   --->   Operation 378 'load' 'A_load_4' <Predicate = (icmp_ln64)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_58 : Operation 379 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr i32 %B, i64 0, i64 %zext_ln66" [zip.cpp:66]   --->   Operation 379 'getelementptr' 'B_addr_5' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_58 : Operation 380 [2/2] (1.23ns)   --->   "%B_load_4 = load i12 %B_addr_5" [zip.cpp:66]   --->   Operation 380 'load' 'B_load_4' <Predicate = (icmp_ln64)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 59 <SV = 6> <Delay = 1.23>
ST_59 : Operation 381 [1/2] (1.23ns)   --->   "%A_load_3 = load i12 %A_addr_4" [zip.cpp:66]   --->   Operation 381 'load' 'A_load_3' <Predicate = (icmp_ln64)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_59 : Operation 382 [1/2] (1.23ns)   --->   "%B_load_3 = load i12 %B_addr_4" [zip.cpp:66]   --->   Operation 382 'load' 'B_load_3' <Predicate = (icmp_ln64)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_59 : Operation 383 [1/2] (1.23ns)   --->   "%A_load_4 = load i12 %A_addr_5" [zip.cpp:66]   --->   Operation 383 'load' 'A_load_4' <Predicate = (icmp_ln64)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_59 : Operation 384 [1/2] (1.23ns)   --->   "%B_load_4 = load i12 %B_addr_5" [zip.cpp:66]   --->   Operation 384 'load' 'B_load_4' <Predicate = (icmp_ln64)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 60 <SV = 7> <Delay = 2.41>
ST_60 : Operation 385 [7/7] (2.41ns)   --->   "%mul3_i = fmul i32 %A_load_3, i32 %B_load_3" [zip.cpp:66]   --->   Operation 385 'fmul' 'mul3_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 386 [7/7] (2.41ns)   --->   "%mul9_i = fmul i32 %A_load_4, i32 %B_load_4" [zip.cpp:66]   --->   Operation 386 'fmul' 'mul9_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 387 [7/7] (2.41ns)   --->   "%mul17_i = fmul i32 %A_load_3, i32 %B_load_4" [zip.cpp:67]   --->   Operation 387 'fmul' 'mul17_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 388 [7/7] (2.41ns)   --->   "%mul23_i = fmul i32 %A_load_4, i32 %B_load_3" [zip.cpp:67]   --->   Operation 388 'fmul' 'mul23_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 8> <Delay = 2.41>
ST_61 : Operation 389 [6/7] (2.41ns)   --->   "%mul3_i = fmul i32 %A_load_3, i32 %B_load_3" [zip.cpp:66]   --->   Operation 389 'fmul' 'mul3_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 390 [6/7] (2.41ns)   --->   "%mul9_i = fmul i32 %A_load_4, i32 %B_load_4" [zip.cpp:66]   --->   Operation 390 'fmul' 'mul9_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 391 [6/7] (2.41ns)   --->   "%mul17_i = fmul i32 %A_load_3, i32 %B_load_4" [zip.cpp:67]   --->   Operation 391 'fmul' 'mul17_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 392 [6/7] (2.41ns)   --->   "%mul23_i = fmul i32 %A_load_4, i32 %B_load_3" [zip.cpp:67]   --->   Operation 392 'fmul' 'mul23_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 9> <Delay = 2.41>
ST_62 : Operation 393 [5/7] (2.41ns)   --->   "%mul3_i = fmul i32 %A_load_3, i32 %B_load_3" [zip.cpp:66]   --->   Operation 393 'fmul' 'mul3_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 394 [5/7] (2.41ns)   --->   "%mul9_i = fmul i32 %A_load_4, i32 %B_load_4" [zip.cpp:66]   --->   Operation 394 'fmul' 'mul9_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 395 [5/7] (2.41ns)   --->   "%mul17_i = fmul i32 %A_load_3, i32 %B_load_4" [zip.cpp:67]   --->   Operation 395 'fmul' 'mul17_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 396 [5/7] (2.41ns)   --->   "%mul23_i = fmul i32 %A_load_4, i32 %B_load_3" [zip.cpp:67]   --->   Operation 396 'fmul' 'mul23_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 10> <Delay = 2.41>
ST_63 : Operation 397 [4/7] (2.41ns)   --->   "%mul3_i = fmul i32 %A_load_3, i32 %B_load_3" [zip.cpp:66]   --->   Operation 397 'fmul' 'mul3_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 398 [4/7] (2.41ns)   --->   "%mul9_i = fmul i32 %A_load_4, i32 %B_load_4" [zip.cpp:66]   --->   Operation 398 'fmul' 'mul9_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 399 [4/7] (2.41ns)   --->   "%mul17_i = fmul i32 %A_load_3, i32 %B_load_4" [zip.cpp:67]   --->   Operation 399 'fmul' 'mul17_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 400 [4/7] (2.41ns)   --->   "%mul23_i = fmul i32 %A_load_4, i32 %B_load_3" [zip.cpp:67]   --->   Operation 400 'fmul' 'mul23_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 11> <Delay = 2.41>
ST_64 : Operation 401 [3/7] (2.41ns)   --->   "%mul3_i = fmul i32 %A_load_3, i32 %B_load_3" [zip.cpp:66]   --->   Operation 401 'fmul' 'mul3_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 402 [3/7] (2.41ns)   --->   "%mul9_i = fmul i32 %A_load_4, i32 %B_load_4" [zip.cpp:66]   --->   Operation 402 'fmul' 'mul9_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 403 [3/7] (2.41ns)   --->   "%mul17_i = fmul i32 %A_load_3, i32 %B_load_4" [zip.cpp:67]   --->   Operation 403 'fmul' 'mul17_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 404 [3/7] (2.41ns)   --->   "%mul23_i = fmul i32 %A_load_4, i32 %B_load_3" [zip.cpp:67]   --->   Operation 404 'fmul' 'mul23_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 12> <Delay = 2.41>
ST_65 : Operation 405 [2/7] (2.41ns)   --->   "%mul3_i = fmul i32 %A_load_3, i32 %B_load_3" [zip.cpp:66]   --->   Operation 405 'fmul' 'mul3_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 406 [2/7] (2.41ns)   --->   "%mul9_i = fmul i32 %A_load_4, i32 %B_load_4" [zip.cpp:66]   --->   Operation 406 'fmul' 'mul9_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 407 [2/7] (2.41ns)   --->   "%mul17_i = fmul i32 %A_load_3, i32 %B_load_4" [zip.cpp:67]   --->   Operation 407 'fmul' 'mul17_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 408 [2/7] (2.41ns)   --->   "%mul23_i = fmul i32 %A_load_4, i32 %B_load_3" [zip.cpp:67]   --->   Operation 408 'fmul' 'mul23_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 13> <Delay = 2.41>
ST_66 : Operation 409 [1/7] (2.41ns)   --->   "%mul3_i = fmul i32 %A_load_3, i32 %B_load_3" [zip.cpp:66]   --->   Operation 409 'fmul' 'mul3_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 410 [1/7] (2.41ns)   --->   "%mul9_i = fmul i32 %A_load_4, i32 %B_load_4" [zip.cpp:66]   --->   Operation 410 'fmul' 'mul9_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 411 [1/7] (2.41ns)   --->   "%mul17_i = fmul i32 %A_load_3, i32 %B_load_4" [zip.cpp:67]   --->   Operation 411 'fmul' 'mul17_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 412 [1/7] (2.41ns)   --->   "%mul23_i = fmul i32 %A_load_4, i32 %B_load_3" [zip.cpp:67]   --->   Operation 412 'fmul' 'mul23_i' <Predicate = (icmp_ln64)> <Delay = 2.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 14> <Delay = 2.26>
ST_67 : Operation 413 [11/11] (2.26ns)   --->   "%sub_i1 = fsub i32 %mul3_i, i32 %mul9_i" [zip.cpp:66]   --->   Operation 413 'fsub' 'sub_i1' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 414 [11/11] (2.26ns)   --->   "%add24_i = fadd i32 %mul17_i, i32 %mul23_i" [zip.cpp:67]   --->   Operation 414 'fadd' 'add24_i' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 15> <Delay = 2.26>
ST_68 : Operation 415 [10/11] (2.26ns)   --->   "%sub_i1 = fsub i32 %mul3_i, i32 %mul9_i" [zip.cpp:66]   --->   Operation 415 'fsub' 'sub_i1' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 416 [10/11] (2.26ns)   --->   "%add24_i = fadd i32 %mul17_i, i32 %mul23_i" [zip.cpp:67]   --->   Operation 416 'fadd' 'add24_i' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 16> <Delay = 2.26>
ST_69 : Operation 417 [9/11] (2.26ns)   --->   "%sub_i1 = fsub i32 %mul3_i, i32 %mul9_i" [zip.cpp:66]   --->   Operation 417 'fsub' 'sub_i1' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 418 [9/11] (2.26ns)   --->   "%add24_i = fadd i32 %mul17_i, i32 %mul23_i" [zip.cpp:67]   --->   Operation 418 'fadd' 'add24_i' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 17> <Delay = 2.26>
ST_70 : Operation 419 [8/11] (2.26ns)   --->   "%sub_i1 = fsub i32 %mul3_i, i32 %mul9_i" [zip.cpp:66]   --->   Operation 419 'fsub' 'sub_i1' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 420 [8/11] (2.26ns)   --->   "%add24_i = fadd i32 %mul17_i, i32 %mul23_i" [zip.cpp:67]   --->   Operation 420 'fadd' 'add24_i' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 18> <Delay = 2.26>
ST_71 : Operation 421 [7/11] (2.26ns)   --->   "%sub_i1 = fsub i32 %mul3_i, i32 %mul9_i" [zip.cpp:66]   --->   Operation 421 'fsub' 'sub_i1' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 422 [7/11] (2.26ns)   --->   "%add24_i = fadd i32 %mul17_i, i32 %mul23_i" [zip.cpp:67]   --->   Operation 422 'fadd' 'add24_i' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 19> <Delay = 2.26>
ST_72 : Operation 423 [6/11] (2.26ns)   --->   "%sub_i1 = fsub i32 %mul3_i, i32 %mul9_i" [zip.cpp:66]   --->   Operation 423 'fsub' 'sub_i1' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 424 [6/11] (2.26ns)   --->   "%add24_i = fadd i32 %mul17_i, i32 %mul23_i" [zip.cpp:67]   --->   Operation 424 'fadd' 'add24_i' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 20> <Delay = 2.26>
ST_73 : Operation 425 [5/11] (2.26ns)   --->   "%sub_i1 = fsub i32 %mul3_i, i32 %mul9_i" [zip.cpp:66]   --->   Operation 425 'fsub' 'sub_i1' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 426 [5/11] (2.26ns)   --->   "%add24_i = fadd i32 %mul17_i, i32 %mul23_i" [zip.cpp:67]   --->   Operation 426 'fadd' 'add24_i' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 21> <Delay = 2.26>
ST_74 : Operation 427 [4/11] (2.26ns)   --->   "%sub_i1 = fsub i32 %mul3_i, i32 %mul9_i" [zip.cpp:66]   --->   Operation 427 'fsub' 'sub_i1' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 428 [4/11] (2.26ns)   --->   "%add24_i = fadd i32 %mul17_i, i32 %mul23_i" [zip.cpp:67]   --->   Operation 428 'fadd' 'add24_i' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 22> <Delay = 2.26>
ST_75 : Operation 429 [3/11] (2.26ns)   --->   "%sub_i1 = fsub i32 %mul3_i, i32 %mul9_i" [zip.cpp:66]   --->   Operation 429 'fsub' 'sub_i1' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 430 [3/11] (2.26ns)   --->   "%add24_i = fadd i32 %mul17_i, i32 %mul23_i" [zip.cpp:67]   --->   Operation 430 'fadd' 'add24_i' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 23> <Delay = 2.26>
ST_76 : Operation 431 [2/11] (2.26ns)   --->   "%sub_i1 = fsub i32 %mul3_i, i32 %mul9_i" [zip.cpp:66]   --->   Operation 431 'fsub' 'sub_i1' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 432 [2/11] (2.26ns)   --->   "%add24_i = fadd i32 %mul17_i, i32 %mul23_i" [zip.cpp:67]   --->   Operation 432 'fadd' 'add24_i' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 24> <Delay = 2.26>
ST_77 : Operation 433 [1/11] (2.26ns)   --->   "%sub_i1 = fsub i32 %mul3_i, i32 %mul9_i" [zip.cpp:66]   --->   Operation 433 'fsub' 'sub_i1' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 434 [1/11] (2.26ns)   --->   "%add24_i = fadd i32 %mul17_i, i32 %mul23_i" [zip.cpp:67]   --->   Operation 434 'fadd' 'add24_i' <Predicate = (icmp_ln64)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 25> <Delay = 1.23>
ST_78 : Operation 435 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 4096, i64 2049" [zip.cpp:64]   --->   Operation 435 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_78 : Operation 436 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [zip.cpp:64]   --->   Operation 436 'specloopname' 'specloopname_ln64' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_78 : Operation 437 [1/1] (0.00ns)   --->   "%C_addr_3 = getelementptr i32 %C, i64 0, i64 %i_5_cast13" [zip.cpp:66]   --->   Operation 437 'getelementptr' 'C_addr_3' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_78 : Operation 438 [1/1] (1.23ns)   --->   "%store_ln66 = store i32 %sub_i1, i12 %C_addr_3" [zip.cpp:66]   --->   Operation 438 'store' 'store_ln66' <Predicate = (icmp_ln64)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_78 : Operation 439 [1/1] (0.00ns)   --->   "%C_addr_4 = getelementptr i32 %C, i64 0, i64 %zext_ln66" [zip.cpp:67]   --->   Operation 439 'getelementptr' 'C_addr_4' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_78 : Operation 440 [1/1] (1.23ns)   --->   "%store_ln67 = store i32 %add24_i, i12 %C_addr_4" [zip.cpp:67]   --->   Operation 440 'store' 'store_ln67' <Predicate = (icmp_ln64)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_78 : Operation 441 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i154"   --->   Operation 441 'br' 'br_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 79 <SV = 5> <Delay = 1.23>
ST_79 : Operation 442 [1/1] (0.00ns)   --->   "%i_4 = phi i13 %add_ln35, void %.split13, i13 0, void %.lr.ph.i143.preheader" [zip.cpp:35]   --->   Operation 442 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 443 [1/1] (0.82ns)   --->   "%add_ln35 = add i13 %i_4, i13 1" [zip.cpp:35]   --->   Operation 443 'add' 'add_ln35' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 444 [1/1] (0.00ns)   --->   "%i_4_cast = zext i13 %i_4" [zip.cpp:35]   --->   Operation 444 'zext' 'i_4_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 445 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 445 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 446 [1/1] (0.99ns)   --->   "%icmp_ln35 = icmp_eq  i31 %i_4_cast, i31 %shl_ln22" [zip.cpp:35]   --->   Operation 446 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %.split13, void %_Z11zip_add_topPfS_S_i.exit.loopexit184" [zip.cpp:35]   --->   Operation 447 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 448 [1/1] (0.00ns)   --->   "%i_4_cast12 = zext i13 %i_4" [zip.cpp:35]   --->   Operation 448 'zext' 'i_4_cast12' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_79 : Operation 449 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %i_4_cast12" [zip.cpp:37]   --->   Operation 449 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_79 : Operation 450 [2/2] (1.23ns)   --->   "%A_load_2 = load i12 %A_addr_3" [zip.cpp:37]   --->   Operation 450 'load' 'A_load_2' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_79 : Operation 451 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr i32 %B, i64 0, i64 %i_4_cast12" [zip.cpp:37]   --->   Operation 451 'getelementptr' 'B_addr_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_79 : Operation 452 [2/2] (1.23ns)   --->   "%B_load_2 = load i12 %B_addr_3" [zip.cpp:37]   --->   Operation 452 'load' 'B_load_2' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 80 <SV = 6> <Delay = 1.23>
ST_80 : Operation 453 [1/2] (1.23ns)   --->   "%A_load_2 = load i12 %A_addr_3" [zip.cpp:37]   --->   Operation 453 'load' 'A_load_2' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_80 : Operation 454 [1/2] (1.23ns)   --->   "%B_load_2 = load i12 %B_addr_3" [zip.cpp:37]   --->   Operation 454 'load' 'B_load_2' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 81 <SV = 7> <Delay = 2.26>
ST_81 : Operation 455 [11/11] (2.26ns)   --->   "%sub_i = fsub i32 %A_load_2, i32 %B_load_2" [zip.cpp:37]   --->   Operation 455 'fsub' 'sub_i' <Predicate = (!icmp_ln35)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 8> <Delay = 2.26>
ST_82 : Operation 456 [10/11] (2.26ns)   --->   "%sub_i = fsub i32 %A_load_2, i32 %B_load_2" [zip.cpp:37]   --->   Operation 456 'fsub' 'sub_i' <Predicate = (!icmp_ln35)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 9> <Delay = 2.26>
ST_83 : Operation 457 [9/11] (2.26ns)   --->   "%sub_i = fsub i32 %A_load_2, i32 %B_load_2" [zip.cpp:37]   --->   Operation 457 'fsub' 'sub_i' <Predicate = (!icmp_ln35)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 10> <Delay = 2.26>
ST_84 : Operation 458 [8/11] (2.26ns)   --->   "%sub_i = fsub i32 %A_load_2, i32 %B_load_2" [zip.cpp:37]   --->   Operation 458 'fsub' 'sub_i' <Predicate = (!icmp_ln35)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 11> <Delay = 2.26>
ST_85 : Operation 459 [7/11] (2.26ns)   --->   "%sub_i = fsub i32 %A_load_2, i32 %B_load_2" [zip.cpp:37]   --->   Operation 459 'fsub' 'sub_i' <Predicate = (!icmp_ln35)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 12> <Delay = 2.26>
ST_86 : Operation 460 [6/11] (2.26ns)   --->   "%sub_i = fsub i32 %A_load_2, i32 %B_load_2" [zip.cpp:37]   --->   Operation 460 'fsub' 'sub_i' <Predicate = (!icmp_ln35)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 13> <Delay = 2.26>
ST_87 : Operation 461 [5/11] (2.26ns)   --->   "%sub_i = fsub i32 %A_load_2, i32 %B_load_2" [zip.cpp:37]   --->   Operation 461 'fsub' 'sub_i' <Predicate = (!icmp_ln35)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 14> <Delay = 2.26>
ST_88 : Operation 462 [4/11] (2.26ns)   --->   "%sub_i = fsub i32 %A_load_2, i32 %B_load_2" [zip.cpp:37]   --->   Operation 462 'fsub' 'sub_i' <Predicate = (!icmp_ln35)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 15> <Delay = 2.26>
ST_89 : Operation 463 [3/11] (2.26ns)   --->   "%sub_i = fsub i32 %A_load_2, i32 %B_load_2" [zip.cpp:37]   --->   Operation 463 'fsub' 'sub_i' <Predicate = (!icmp_ln35)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 16> <Delay = 2.26>
ST_90 : Operation 464 [2/11] (2.26ns)   --->   "%sub_i = fsub i32 %A_load_2, i32 %B_load_2" [zip.cpp:37]   --->   Operation 464 'fsub' 'sub_i' <Predicate = (!icmp_ln35)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 17> <Delay = 2.26>
ST_91 : Operation 465 [1/11] (2.26ns)   --->   "%sub_i = fsub i32 %A_load_2, i32 %B_load_2" [zip.cpp:37]   --->   Operation 465 'fsub' 'sub_i' <Predicate = (!icmp_ln35)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 18> <Delay = 1.23>
ST_92 : Operation 466 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 4096, i64 2049" [zip.cpp:35]   --->   Operation 466 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_92 : Operation 467 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [zip.cpp:35]   --->   Operation 467 'specloopname' 'specloopname_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_92 : Operation 468 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr i32 %C, i64 0, i64 %i_4_cast12" [zip.cpp:37]   --->   Operation 468 'getelementptr' 'C_addr_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_92 : Operation 469 [1/1] (1.23ns)   --->   "%store_ln37 = store i32 %sub_i, i12 %C_addr_2" [zip.cpp:37]   --->   Operation 469 'store' 'store_ln37' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_92 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i143"   --->   Operation 470 'br' 'br_ln0' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 93 <SV = 5> <Delay = 1.23>
ST_93 : Operation 471 [1/1] (0.00ns)   --->   "%i_3 = phi i13 %add_ln21_1, void %.split11, i13 0, void %.lr.ph.i.preheader" [zip.cpp:21]   --->   Operation 471 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 472 [1/1] (0.82ns)   --->   "%add_ln21_1 = add i13 %i_3, i13 1" [zip.cpp:21]   --->   Operation 472 'add' 'add_ln21_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 473 [1/1] (0.00ns)   --->   "%i_3_cast = zext i13 %i_3" [zip.cpp:21]   --->   Operation 473 'zext' 'i_3_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 474 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 474 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 475 [1/1] (0.99ns)   --->   "%icmp_ln21_1 = icmp_eq  i31 %i_3_cast, i31 %shl_ln22" [zip.cpp:21]   --->   Operation 475 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 476 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21_1, void %.split11, void %_Z11zip_add_topPfS_S_i.exit.loopexit185" [zip.cpp:21]   --->   Operation 476 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 477 [1/1] (0.00ns)   --->   "%i_3_cast11 = zext i13 %i_3" [zip.cpp:21]   --->   Operation 477 'zext' 'i_3_cast11' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_93 : Operation 478 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %i_3_cast11" [zip.cpp:23]   --->   Operation 478 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_93 : Operation 479 [2/2] (1.23ns)   --->   "%A_load_1 = load i12 %A_addr_2" [zip.cpp:23]   --->   Operation 479 'load' 'A_load_1' <Predicate = (!icmp_ln21_1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_93 : Operation 480 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i32 %B, i64 0, i64 %i_3_cast11" [zip.cpp:23]   --->   Operation 480 'getelementptr' 'B_addr_2' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_93 : Operation 481 [2/2] (1.23ns)   --->   "%B_load_1 = load i12 %B_addr_2" [zip.cpp:23]   --->   Operation 481 'load' 'B_load_1' <Predicate = (!icmp_ln21_1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 94 <SV = 6> <Delay = 1.23>
ST_94 : Operation 482 [1/2] (1.23ns)   --->   "%A_load_1 = load i12 %A_addr_2" [zip.cpp:23]   --->   Operation 482 'load' 'A_load_1' <Predicate = (!icmp_ln21_1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_94 : Operation 483 [1/2] (1.23ns)   --->   "%B_load_1 = load i12 %B_addr_2" [zip.cpp:23]   --->   Operation 483 'load' 'B_load_1' <Predicate = (!icmp_ln21_1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 95 <SV = 7> <Delay = 2.26>
ST_95 : Operation 484 [11/11] (2.26ns)   --->   "%add_i = fadd i32 %A_load_1, i32 %B_load_1" [zip.cpp:23]   --->   Operation 484 'fadd' 'add_i' <Predicate = (!icmp_ln21_1)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 8> <Delay = 2.26>
ST_96 : Operation 485 [10/11] (2.26ns)   --->   "%add_i = fadd i32 %A_load_1, i32 %B_load_1" [zip.cpp:23]   --->   Operation 485 'fadd' 'add_i' <Predicate = (!icmp_ln21_1)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 9> <Delay = 2.26>
ST_97 : Operation 486 [9/11] (2.26ns)   --->   "%add_i = fadd i32 %A_load_1, i32 %B_load_1" [zip.cpp:23]   --->   Operation 486 'fadd' 'add_i' <Predicate = (!icmp_ln21_1)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 10> <Delay = 2.26>
ST_98 : Operation 487 [8/11] (2.26ns)   --->   "%add_i = fadd i32 %A_load_1, i32 %B_load_1" [zip.cpp:23]   --->   Operation 487 'fadd' 'add_i' <Predicate = (!icmp_ln21_1)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 11> <Delay = 2.26>
ST_99 : Operation 488 [7/11] (2.26ns)   --->   "%add_i = fadd i32 %A_load_1, i32 %B_load_1" [zip.cpp:23]   --->   Operation 488 'fadd' 'add_i' <Predicate = (!icmp_ln21_1)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 12> <Delay = 2.26>
ST_100 : Operation 489 [6/11] (2.26ns)   --->   "%add_i = fadd i32 %A_load_1, i32 %B_load_1" [zip.cpp:23]   --->   Operation 489 'fadd' 'add_i' <Predicate = (!icmp_ln21_1)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 13> <Delay = 2.26>
ST_101 : Operation 490 [5/11] (2.26ns)   --->   "%add_i = fadd i32 %A_load_1, i32 %B_load_1" [zip.cpp:23]   --->   Operation 490 'fadd' 'add_i' <Predicate = (!icmp_ln21_1)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 14> <Delay = 2.26>
ST_102 : Operation 491 [4/11] (2.26ns)   --->   "%add_i = fadd i32 %A_load_1, i32 %B_load_1" [zip.cpp:23]   --->   Operation 491 'fadd' 'add_i' <Predicate = (!icmp_ln21_1)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 15> <Delay = 2.26>
ST_103 : Operation 492 [3/11] (2.26ns)   --->   "%add_i = fadd i32 %A_load_1, i32 %B_load_1" [zip.cpp:23]   --->   Operation 492 'fadd' 'add_i' <Predicate = (!icmp_ln21_1)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 16> <Delay = 2.26>
ST_104 : Operation 493 [2/11] (2.26ns)   --->   "%add_i = fadd i32 %A_load_1, i32 %B_load_1" [zip.cpp:23]   --->   Operation 493 'fadd' 'add_i' <Predicate = (!icmp_ln21_1)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 17> <Delay = 2.26>
ST_105 : Operation 494 [1/11] (2.26ns)   --->   "%add_i = fadd i32 %A_load_1, i32 %B_load_1" [zip.cpp:23]   --->   Operation 494 'fadd' 'add_i' <Predicate = (!icmp_ln21_1)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 18> <Delay = 1.23>
ST_106 : Operation 495 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 4096, i64 2049" [zip.cpp:21]   --->   Operation 495 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_106 : Operation 496 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [zip.cpp:21]   --->   Operation 496 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_106 : Operation 497 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i32 %C, i64 0, i64 %i_3_cast11" [zip.cpp:23]   --->   Operation 497 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_106 : Operation 498 [1/1] (1.23ns)   --->   "%store_ln23 = store i32 %add_i, i12 %C_addr_1" [zip.cpp:23]   --->   Operation 498 'store' 'store_ln23' <Predicate = (!icmp_ln21_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_106 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i"   --->   Operation 499 'br' 'br_ln0' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>

State 107 <SV = 5> <Delay = 1.23>
ST_107 : Operation 500 [1/1] (0.00ns)   --->   "%i_2 = phi i13 %add_ln21, void %.split9, i13 0, void %.lr.ph.i181.preheader" [zip.cpp:21]   --->   Operation 500 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 501 [1/1] (0.82ns)   --->   "%add_ln21 = add i13 %i_2, i13 1" [zip.cpp:21]   --->   Operation 501 'add' 'add_ln21' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 502 [1/1] (0.00ns)   --->   "%i_2_cast = zext i13 %i_2" [zip.cpp:21]   --->   Operation 502 'zext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 503 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 503 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 504 [1/1] (0.99ns)   --->   "%icmp_ln21 = icmp_eq  i31 %i_2_cast, i31 %shl_ln22" [zip.cpp:21]   --->   Operation 504 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 505 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split9, void %_Z11zip_add_topPfS_S_i.exit.loopexit" [zip.cpp:21]   --->   Operation 505 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 506 [1/1] (0.00ns)   --->   "%i_2_cast10 = zext i13 %i_2" [zip.cpp:21]   --->   Operation 506 'zext' 'i_2_cast10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_107 : Operation 507 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %i_2_cast10" [zip.cpp:23]   --->   Operation 507 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_107 : Operation 508 [2/2] (1.23ns)   --->   "%A_load = load i12 %A_addr_1" [zip.cpp:23]   --->   Operation 508 'load' 'A_load' <Predicate = (!icmp_ln21)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_107 : Operation 509 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 %i_2_cast10" [zip.cpp:23]   --->   Operation 509 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_107 : Operation 510 [2/2] (1.23ns)   --->   "%B_load = load i12 %B_addr_1" [zip.cpp:23]   --->   Operation 510 'load' 'B_load' <Predicate = (!icmp_ln21)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 108 <SV = 6> <Delay = 1.23>
ST_108 : Operation 511 [1/2] (1.23ns)   --->   "%A_load = load i12 %A_addr_1" [zip.cpp:23]   --->   Operation 511 'load' 'A_load' <Predicate = (!icmp_ln21)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_108 : Operation 512 [1/2] (1.23ns)   --->   "%B_load = load i12 %B_addr_1" [zip.cpp:23]   --->   Operation 512 'load' 'B_load' <Predicate = (!icmp_ln21)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 109 <SV = 7> <Delay = 2.26>
ST_109 : Operation 513 [11/11] (2.26ns)   --->   "%add_i1 = fadd i32 %A_load, i32 %B_load" [zip.cpp:23]   --->   Operation 513 'fadd' 'add_i1' <Predicate = (!icmp_ln21)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 8> <Delay = 2.26>
ST_110 : Operation 514 [10/11] (2.26ns)   --->   "%add_i1 = fadd i32 %A_load, i32 %B_load" [zip.cpp:23]   --->   Operation 514 'fadd' 'add_i1' <Predicate = (!icmp_ln21)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 9> <Delay = 2.26>
ST_111 : Operation 515 [9/11] (2.26ns)   --->   "%add_i1 = fadd i32 %A_load, i32 %B_load" [zip.cpp:23]   --->   Operation 515 'fadd' 'add_i1' <Predicate = (!icmp_ln21)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 10> <Delay = 2.26>
ST_112 : Operation 516 [8/11] (2.26ns)   --->   "%add_i1 = fadd i32 %A_load, i32 %B_load" [zip.cpp:23]   --->   Operation 516 'fadd' 'add_i1' <Predicate = (!icmp_ln21)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 11> <Delay = 2.26>
ST_113 : Operation 517 [7/11] (2.26ns)   --->   "%add_i1 = fadd i32 %A_load, i32 %B_load" [zip.cpp:23]   --->   Operation 517 'fadd' 'add_i1' <Predicate = (!icmp_ln21)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 12> <Delay = 2.26>
ST_114 : Operation 518 [6/11] (2.26ns)   --->   "%add_i1 = fadd i32 %A_load, i32 %B_load" [zip.cpp:23]   --->   Operation 518 'fadd' 'add_i1' <Predicate = (!icmp_ln21)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 13> <Delay = 2.26>
ST_115 : Operation 519 [5/11] (2.26ns)   --->   "%add_i1 = fadd i32 %A_load, i32 %B_load" [zip.cpp:23]   --->   Operation 519 'fadd' 'add_i1' <Predicate = (!icmp_ln21)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 14> <Delay = 2.26>
ST_116 : Operation 520 [4/11] (2.26ns)   --->   "%add_i1 = fadd i32 %A_load, i32 %B_load" [zip.cpp:23]   --->   Operation 520 'fadd' 'add_i1' <Predicate = (!icmp_ln21)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 15> <Delay = 2.26>
ST_117 : Operation 521 [3/11] (2.26ns)   --->   "%add_i1 = fadd i32 %A_load, i32 %B_load" [zip.cpp:23]   --->   Operation 521 'fadd' 'add_i1' <Predicate = (!icmp_ln21)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 16> <Delay = 2.26>
ST_118 : Operation 522 [2/11] (2.26ns)   --->   "%add_i1 = fadd i32 %A_load, i32 %B_load" [zip.cpp:23]   --->   Operation 522 'fadd' 'add_i1' <Predicate = (!icmp_ln21)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 17> <Delay = 2.26>
ST_119 : Operation 523 [1/11] (2.26ns)   --->   "%add_i1 = fadd i32 %A_load, i32 %B_load" [zip.cpp:23]   --->   Operation 523 'fadd' 'add_i1' <Predicate = (!icmp_ln21)> <Delay = 2.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 10> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 18> <Delay = 1.23>
ST_120 : Operation 524 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 4096, i64 2049" [zip.cpp:21]   --->   Operation 524 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_120 : Operation 525 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [zip.cpp:21]   --->   Operation 525 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_120 : Operation 526 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %i_2_cast10" [zip.cpp:23]   --->   Operation 526 'getelementptr' 'C_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_120 : Operation 527 [1/1] (1.23ns)   --->   "%store_ln23 = store i32 %add_i1, i12 %C_addr" [zip.cpp:23]   --->   Operation 527 'store' 'store_ln23' <Predicate = (!icmp_ln21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_120 : Operation 528 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i181"   --->   Operation 528 'br' 'br_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 121 <SV = 7> <Delay = 1.23>
ST_121 : Operation 529 [1/1] (0.00ns)   --->   "%i_7 = phi i31 %add_ln56, void %.split, i31 0, void %_Z11zip_add_topPfS_S_i.exit" [zip_axiwrapper.cpp:56]   --->   Operation 529 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 530 [1/1] (1.00ns)   --->   "%add_ln56 = add i31 %i_7, i31 1" [zip_axiwrapper.cpp:56]   --->   Operation 530 'add' 'add_ln56' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 531 [1/1] (0.99ns)   --->   "%icmp_ln56 = icmp_eq  i31 %i_7, i31 %shl_ln22" [zip_axiwrapper.cpp:56]   --->   Operation 531 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %.split, void %._crit_edge.loopexit" [zip_axiwrapper.cpp:56]   --->   Operation 532 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i31 %i_7" [zip_axiwrapper.cpp:56]   --->   Operation 533 'zext' 'zext_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_121 : Operation 534 [1/1] (0.00ns)   --->   "%C_addr_7 = getelementptr i32 %C, i64 0, i64 %zext_ln56" [zip_axiwrapper.cpp:59]   --->   Operation 534 'getelementptr' 'C_addr_7' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_121 : Operation 535 [2/2] (1.23ns)   --->   "%val_data_2 = load i12 %C_addr_7" [zip_axiwrapper.cpp:59]   --->   Operation 535 'load' 'val_data_2' <Predicate = (!icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_121 : Operation 536 [1/1] (0.99ns)   --->   "%val_last_V = icmp_eq  i31 %i_7, i31 %sub" [zip_axiwrapper.cpp:60]   --->   Operation 536 'icmp' 'val_last_V' <Predicate = (!icmp_ln56)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 8> <Delay = 1.23>
ST_122 : Operation 537 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [zip_axiwrapper.cpp:56]   --->   Operation 537 'specpipeline' 'specpipeline_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_122 : Operation 538 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 4096, i64 2049" [zip_axiwrapper.cpp:56]   --->   Operation 538 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_122 : Operation 539 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [zip_axiwrapper.cpp:56]   --->   Operation 539 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_122 : Operation 540 [1/2] (1.23ns)   --->   "%val_data_2 = load i12 %C_addr_7" [zip_axiwrapper.cpp:59]   --->   Operation 540 'load' 'val_data_2' <Predicate = (!icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_122 : Operation 541 [1/1] (0.00ns)   --->   "%bitcast_ln303 = bitcast i32 %val_data_2"   --->   Operation 541 'bitcast' 'bitcast_ln303' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_122 : Operation 542 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i32 %bitcast_ln303, i4 15, i4 15, i1 %val_3_1_lcssa, i1 %val_last_V, i1 %val_5_1_lcssa, i1 %val_6_1_lcssa"   --->   Operation 542 'write' 'write_ln304' <Predicate = (!icmp_ln56)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_122 : Operation 543 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 543 'br' 'br_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 123 <SV = 8> <Delay = 0.00>
ST_123 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 544 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 124 <SV = 9> <Delay = 0.00>
ST_124 : Operation 545 [1/1] (0.00ns)   --->   "%ret_ln65 = ret" [zip_axiwrapper.cpp:65]   --->   Operation 545 'ret' 'ret_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.998ns
The critical path consists of the following:
	wire read on port 'size' [20]  (0 ns)
	'icmp' operation ('icmp_ln22', zip_axiwrapper.cpp:22) [26]  (0.998 ns)

 <State 2>: 2.23ns
The critical path consists of the following:
	'phi' operation ('i', zip_axiwrapper.cpp:22) with incoming values : ('add_ln22', zip_axiwrapper.cpp:22) [31]  (0 ns)
	'getelementptr' operation ('A_addr', zip_axiwrapper.cpp:26) [44]  (0 ns)
	'store' operation ('store_ln26', zip_axiwrapper.cpp:26) of variable 'val.data', zip_axiwrapper.cpp:25 on array 'A', zip_axiwrapper.cpp:16 [45]  (1.24 ns)
	blocking operation 0.998 ns on control path)

 <State 3>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', zip_axiwrapper.cpp:29) with incoming values : ('add_ln29', zip_axiwrapper.cpp:29) [50]  (0.427 ns)

 <State 4>: 2.23ns
The critical path consists of the following:
	'phi' operation ('i', zip_axiwrapper.cpp:29) with incoming values : ('add_ln29', zip_axiwrapper.cpp:29) [50]  (0 ns)
	'getelementptr' operation ('B_addr', zip_axiwrapper.cpp:33) [69]  (0 ns)
	'store' operation ('store_ln33', zip_axiwrapper.cpp:33) of variable 'val.data', zip_axiwrapper.cpp:32 on array 'B', zip_axiwrapper.cpp:17 [70]  (1.24 ns)
	blocking operation 0.998 ns on control path)

 <State 5>: 0.721ns
The critical path consists of the following:

 <State 6>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i', zip.cpp:49) with incoming values : ('add_ln49', zip.cpp:49) [84]  (0 ns)
	'getelementptr' operation ('A_addr_6', zip.cpp:51) [95]  (0 ns)
	'load' operation ('A_load_5', zip.cpp:51) on array 'A', zip_axiwrapper.cpp:16 [96]  (1.24 ns)

 <State 7>: 1.59ns
The critical path consists of the following:
	'load' operation ('A_load_5', zip.cpp:51) on array 'A', zip_axiwrapper.cpp:16 [96]  (1.24 ns)
	'xor' operation ('xor_ln52', zip.cpp:52) [115]  (0.351 ns)

 <State 8>: 2.42ns
The critical path consists of the following:
	'fmul' operation ('mul3_i1', zip.cpp:51) [99]  (2.42 ns)

 <State 9>: 2.42ns
The critical path consists of the following:
	'fmul' operation ('mul3_i1', zip.cpp:51) [99]  (2.42 ns)

 <State 10>: 2.42ns
The critical path consists of the following:
	'fmul' operation ('mul3_i1', zip.cpp:51) [99]  (2.42 ns)

 <State 11>: 2.42ns
The critical path consists of the following:
	'fmul' operation ('mul3_i1', zip.cpp:51) [99]  (2.42 ns)

 <State 12>: 2.42ns
The critical path consists of the following:
	'fmul' operation ('mul3_i1', zip.cpp:51) [99]  (2.42 ns)

 <State 13>: 2.42ns
The critical path consists of the following:
	'fmul' operation ('mul3_i1', zip.cpp:51) [99]  (2.42 ns)

 <State 14>: 2.42ns
The critical path consists of the following:
	'fmul' operation ('mul3_i1', zip.cpp:51) [99]  (2.42 ns)

 <State 15>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add10_i', zip.cpp:51) [107]  (2.26 ns)

 <State 16>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add10_i', zip.cpp:51) [107]  (2.26 ns)

 <State 17>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add10_i', zip.cpp:51) [107]  (2.26 ns)

 <State 18>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add10_i', zip.cpp:51) [107]  (2.26 ns)

 <State 19>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add10_i', zip.cpp:51) [107]  (2.26 ns)

 <State 20>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add10_i', zip.cpp:51) [107]  (2.26 ns)

 <State 21>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add10_i', zip.cpp:51) [107]  (2.26 ns)

 <State 22>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add10_i', zip.cpp:51) [107]  (2.26 ns)

 <State 23>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add10_i', zip.cpp:51) [107]  (2.26 ns)

 <State 24>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add10_i', zip.cpp:51) [107]  (2.26 ns)

 <State 25>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add10_i', zip.cpp:51) [107]  (2.26 ns)

 <State 26>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 27>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 28>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 29>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 30>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 31>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 32>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 33>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 34>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 35>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 36>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 37>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 38>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 39>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 40>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 41>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 42>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 43>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 44>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 45>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 46>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 47>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 48>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 49>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 50>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 51>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 52>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 53>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 54>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 55>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('div_i', zip.cpp:51) [111]  (2.24 ns)

 <State 56>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('C_addr_5', zip.cpp:51) [112]  (0 ns)
	'store' operation ('store_ln51', zip.cpp:51) of variable 'div_i', zip.cpp:51 on array 'C', zip_axiwrapper.cpp:18 [113]  (1.24 ns)

 <State 57>: 1.01ns
The critical path consists of the following:
	'add' operation ('sub', zip_axiwrapper.cpp:22) [241]  (1.01 ns)

 <State 58>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i', zip.cpp:64) with incoming values : ('add_ln64', zip.cpp:64) [131]  (0 ns)
	'getelementptr' operation ('A_addr_4', zip.cpp:66) [142]  (0 ns)
	'load' operation ('A_load_3', zip.cpp:66) on array 'A', zip_axiwrapper.cpp:16 [143]  (1.24 ns)

 <State 59>: 1.24ns
The critical path consists of the following:
	'load' operation ('A_load_3', zip.cpp:66) on array 'A', zip_axiwrapper.cpp:16 [143]  (1.24 ns)

 <State 60>: 2.42ns
The critical path consists of the following:
	'fmul' operation ('mul3_i', zip.cpp:66) [146]  (2.42 ns)

 <State 61>: 2.42ns
The critical path consists of the following:
	'fmul' operation ('mul3_i', zip.cpp:66) [146]  (2.42 ns)

 <State 62>: 2.42ns
The critical path consists of the following:
	'fmul' operation ('mul3_i', zip.cpp:66) [146]  (2.42 ns)

 <State 63>: 2.42ns
The critical path consists of the following:
	'fmul' operation ('mul3_i', zip.cpp:66) [146]  (2.42 ns)

 <State 64>: 2.42ns
The critical path consists of the following:
	'fmul' operation ('mul3_i', zip.cpp:66) [146]  (2.42 ns)

 <State 65>: 2.42ns
The critical path consists of the following:
	'fmul' operation ('mul3_i', zip.cpp:66) [146]  (2.42 ns)

 <State 66>: 2.42ns
The critical path consists of the following:
	'fmul' operation ('mul3_i', zip.cpp:66) [146]  (2.42 ns)

 <State 67>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', zip.cpp:66) [154]  (2.26 ns)

 <State 68>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', zip.cpp:66) [154]  (2.26 ns)

 <State 69>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', zip.cpp:66) [154]  (2.26 ns)

 <State 70>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', zip.cpp:66) [154]  (2.26 ns)

 <State 71>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', zip.cpp:66) [154]  (2.26 ns)

 <State 72>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', zip.cpp:66) [154]  (2.26 ns)

 <State 73>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', zip.cpp:66) [154]  (2.26 ns)

 <State 74>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', zip.cpp:66) [154]  (2.26 ns)

 <State 75>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', zip.cpp:66) [154]  (2.26 ns)

 <State 76>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', zip.cpp:66) [154]  (2.26 ns)

 <State 77>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', zip.cpp:66) [154]  (2.26 ns)

 <State 78>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('C_addr_3', zip.cpp:66) [155]  (0 ns)
	'store' operation ('store_ln66', zip.cpp:66) of variable 'sub_i1', zip.cpp:66 on array 'C', zip_axiwrapper.cpp:18 [156]  (1.24 ns)

 <State 79>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i', zip.cpp:35) with incoming values : ('add_ln35', zip.cpp:35) [170]  (0 ns)
	'getelementptr' operation ('A_addr_3', zip.cpp:37) [180]  (0 ns)
	'load' operation ('A_load_2', zip.cpp:37) on array 'A', zip_axiwrapper.cpp:16 [181]  (1.24 ns)

 <State 80>: 1.24ns
The critical path consists of the following:
	'load' operation ('A_load_2', zip.cpp:37) on array 'A', zip_axiwrapper.cpp:16 [181]  (1.24 ns)

 <State 81>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i', zip.cpp:37) [184]  (2.26 ns)

 <State 82>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i', zip.cpp:37) [184]  (2.26 ns)

 <State 83>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i', zip.cpp:37) [184]  (2.26 ns)

 <State 84>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i', zip.cpp:37) [184]  (2.26 ns)

 <State 85>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i', zip.cpp:37) [184]  (2.26 ns)

 <State 86>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i', zip.cpp:37) [184]  (2.26 ns)

 <State 87>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i', zip.cpp:37) [184]  (2.26 ns)

 <State 88>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i', zip.cpp:37) [184]  (2.26 ns)

 <State 89>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i', zip.cpp:37) [184]  (2.26 ns)

 <State 90>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i', zip.cpp:37) [184]  (2.26 ns)

 <State 91>: 2.26ns
The critical path consists of the following:
	'fsub' operation ('sub_i', zip.cpp:37) [184]  (2.26 ns)

 <State 92>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('C_addr_2', zip.cpp:37) [185]  (0 ns)
	'store' operation ('store_ln37', zip.cpp:37) of variable 'sub_i', zip.cpp:37 on array 'C', zip_axiwrapper.cpp:18 [186]  (1.24 ns)

 <State 93>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i', zip.cpp:21) with incoming values : ('add_ln21_1', zip.cpp:21) [195]  (0 ns)
	'getelementptr' operation ('A_addr_2', zip.cpp:23) [205]  (0 ns)
	'load' operation ('A_load_1', zip.cpp:23) on array 'A', zip_axiwrapper.cpp:16 [206]  (1.24 ns)

 <State 94>: 1.24ns
The critical path consists of the following:
	'load' operation ('A_load_1', zip.cpp:23) on array 'A', zip_axiwrapper.cpp:16 [206]  (1.24 ns)

 <State 95>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', zip.cpp:23) [209]  (2.26 ns)

 <State 96>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', zip.cpp:23) [209]  (2.26 ns)

 <State 97>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', zip.cpp:23) [209]  (2.26 ns)

 <State 98>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', zip.cpp:23) [209]  (2.26 ns)

 <State 99>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', zip.cpp:23) [209]  (2.26 ns)

 <State 100>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', zip.cpp:23) [209]  (2.26 ns)

 <State 101>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', zip.cpp:23) [209]  (2.26 ns)

 <State 102>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', zip.cpp:23) [209]  (2.26 ns)

 <State 103>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', zip.cpp:23) [209]  (2.26 ns)

 <State 104>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', zip.cpp:23) [209]  (2.26 ns)

 <State 105>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', zip.cpp:23) [209]  (2.26 ns)

 <State 106>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('C_addr_1', zip.cpp:23) [210]  (0 ns)
	'store' operation ('store_ln23', zip.cpp:23) of variable 'add_i', zip.cpp:23 on array 'C', zip_axiwrapper.cpp:18 [211]  (1.24 ns)

 <State 107>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i', zip.cpp:21) with incoming values : ('add_ln21', zip.cpp:21) [220]  (0 ns)
	'getelementptr' operation ('A_addr_1', zip.cpp:23) [230]  (0 ns)
	'load' operation ('A_load', zip.cpp:23) on array 'A', zip_axiwrapper.cpp:16 [231]  (1.24 ns)

 <State 108>: 1.24ns
The critical path consists of the following:
	'load' operation ('A_load', zip.cpp:23) on array 'A', zip_axiwrapper.cpp:16 [231]  (1.24 ns)

 <State 109>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i1', zip.cpp:23) [234]  (2.26 ns)

 <State 110>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i1', zip.cpp:23) [234]  (2.26 ns)

 <State 111>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i1', zip.cpp:23) [234]  (2.26 ns)

 <State 112>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i1', zip.cpp:23) [234]  (2.26 ns)

 <State 113>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i1', zip.cpp:23) [234]  (2.26 ns)

 <State 114>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i1', zip.cpp:23) [234]  (2.26 ns)

 <State 115>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i1', zip.cpp:23) [234]  (2.26 ns)

 <State 116>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i1', zip.cpp:23) [234]  (2.26 ns)

 <State 117>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i1', zip.cpp:23) [234]  (2.26 ns)

 <State 118>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i1', zip.cpp:23) [234]  (2.26 ns)

 <State 119>: 2.26ns
The critical path consists of the following:
	'fadd' operation ('add_i1', zip.cpp:23) [234]  (2.26 ns)

 <State 120>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('C_addr', zip.cpp:23) [235]  (0 ns)
	'store' operation ('store_ln23', zip.cpp:23) of variable 'add_i1', zip.cpp:23 on array 'C', zip_axiwrapper.cpp:18 [236]  (1.24 ns)

 <State 121>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i', zip_axiwrapper.cpp:56) with incoming values : ('add_ln56', zip_axiwrapper.cpp:56) [244]  (0 ns)
	'getelementptr' operation ('C_addr_7', zip_axiwrapper.cpp:59) [253]  (0 ns)
	'load' operation ('val.data', zip_axiwrapper.cpp:59) on array 'C', zip_axiwrapper.cpp:18 [254]  (1.24 ns)

 <State 122>: 1.24ns
The critical path consists of the following:
	'load' operation ('val.data', zip_axiwrapper.cpp:59) on array 'C', zip_axiwrapper.cpp:18 [254]  (1.24 ns)

 <State 123>: 0ns
The critical path consists of the following:

 <State 124>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
