{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560249604765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560249604765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 12:40:04 2019 " "Processing started: Tue Jun 11 12:40:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560249604765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560249604765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sisa -c sisa " "Command: quartus_map --read_settings_files=on --write_settings_files=off sisa -c sisa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560249604765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1560249606326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "alu.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606682 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_l-Structure " "Found design unit 1: control_l-Structure" {  } { { "control_l.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/control_l.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606684 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_l " "Found entity 1: control_l" {  } { { "control_l.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/control_l.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "datapath.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/datapath.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606686 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-Structure " "Found design unit 1: multi-Structure" {  } { { "multi.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/multi.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606687 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/multi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Structure " "Found design unit 1: proc-Structure" {  } { { "proc.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/proc.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606689 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "regfile.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/regfile.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606690 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/unidad_control.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606692 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/unidad_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memorycontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryController-comportament " "Found design unit 1: MemoryController-comportament" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606694 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sisa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sisa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sisa-Structure " "Found design unit 1: sisa-Structure" {  } { { "sisa.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606696 ""} { "Info" "ISGN_ENTITY_NAME" "1 sisa " "Found entity 1: sisa" {  } { { "sisa.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sramcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-comportament " "Found design unit 1: SRAMController-comportament" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAMController.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606697 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAMController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericClock-Structure " "Found design unit 1: genericClock-Structure" {  } { { "genericClock.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/genericClock.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606700 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericClock " "Found entity 1: genericClock" {  } { { "genericClock.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/genericClock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver7segments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file driver7segments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driver7segments-Structure " "Found design unit 1: driver7segments-Structure" {  } { { "driver7segments.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/driver7segments.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606701 ""} { "Info" "ISGN_ENTITY_NAME" "1 driver7segments " "Found entity 1: driver7segments" {  } { { "driver7segments.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/driver7segments.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladores_io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladores_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladores_IO-Structure " "Found design unit 1: controladores_IO-Structure" {  } { { "controladores_IO.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/controladores_IO.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606703 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladores_IO " "Found entity 1: controladores_IO" {  } { { "controladores_IO.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/controladores_IO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_controller-Behavioral " "Found design unit 1: keyboard_controller-Behavioral" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/keyboard_controller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606704 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_controller " "Found entity 1: keyboard_controller" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/keyboard_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_interface-trans " "Found design unit 1: ps2_keyboard_interface-trans" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/ps2_keyboard.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606707 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_interface " "Found entity 1: ps2_keyboard_interface" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/ps2_keyboard.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsadores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsadores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulsadores-Structure " "Found design unit 1: pulsadores-Structure" {  } { { "pulsadores.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/pulsadores.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606708 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulsadores " "Found entity 1: pulsadores" {  } { { "pulsadores.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/pulsadores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interruptores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interruptores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interruptores-Structure " "Found design unit 1: interruptores-Structure" {  } { { "interruptores.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/interruptores.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606710 ""} { "Info" "ISGN_ENTITY_NAME" "1 interruptores " "Found entity 1: interruptores" {  } { { "interruptores.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/interruptores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_controller_intr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_controller_intr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_controller_intr-Structure " "Found design unit 1: keyboard_controller_intr-Structure" {  } { { "keyboard_controller_intr.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/keyboard_controller_intr.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606712 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_controller_intr " "Found entity 1: keyboard_controller_intr" {  } { { "keyboard_controller_intr.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/keyboard_controller_intr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-Structure " "Found design unit 1: timer-Structure" {  } { { "timer.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/timer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606713 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupt_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interrupt_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_controller-Structure " "Found design unit 1: interrupt_controller-Structure" {  } { { "interrupt_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/interrupt_controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606715 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "interrupt_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/interrupt_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_excepciones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulo_excepciones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_excepciones-Structure " "Found design unit 1: modulo_excepciones-Structure" {  } { { "modulo_excepciones.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/modulo_excepciones.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606717 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_excepciones " "Found entity 1: modulo_excepciones" {  } { { "modulo_excepciones.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/modulo_excepciones.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tlb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tlb-Structure " "Found design unit 1: tlb-Structure" {  } { { "tlb.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/tlb.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606718 ""} { "Info" "ISGN_ENTITY_NAME" "1 tlb " "Found entity 1: tlb" {  } { { "tlb.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/tlb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfilesimd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfilesimd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfileSIMD-Structure " "Found design unit 1: regfileSIMD-Structure" {  } { { "regfileSIMD.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/regfileSIMD.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606720 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfileSIMD " "Found entity 1: regfileSIMD" {  } { { "regfileSIMD.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/regfileSIMD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadsimd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadsimd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadSIMD-Structure " "Found design unit 1: unidadSIMD-Structure" {  } { { "unidadSIMD.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/unidadSIMD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606721 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadSIMD " "Found entity 1: unidadSIMD" {  } { { "unidadSIMD.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/unidadSIMD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusimd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alusimd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluSIMD-Structure " "Found design unit 1: aluSIMD-Structure" {  } { { "aluSIMD.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/aluSIMD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606723 ""} { "Info" "ISGN_ENTITY_NAME" "1 aluSIMD " "Found entity 1: aluSIMD" {  } { { "aluSIMD.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/aluSIMD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_simdcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_simdcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_SIMDController-comportament " "Found design unit 1: SRAM_SIMDController-comportament" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606724 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_SIMDController " "Found entity 1: SRAM_SIMDController" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249606724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sisa " "Elaborating entity \"sisa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560249606834 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_pc sisa.vhd(172) " "Verilog HDL or VHDL warning at sisa.vhd(172): object \"s_pc\" assigned a value but never read" {  } { { "sisa.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560249606836 "|sisa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_wr_io sisa.vhd(180) " "Verilog HDL or VHDL warning at sisa.vhd(180): object \"s_wr_io\" assigned a value but never read" {  } { { "sisa.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560249606836 "|sisa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericClock genericClock:clock " "Elaborating entity \"genericClock\" for hierarchy \"genericClock:clock\"" {  } { { "sisa.vhd" "clock" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:processador " "Elaborating entity \"proc\" for hierarchy \"proc:processador\"" {  } { { "sisa.vhd" "processador" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606840 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_r_out_i proc.vhd(197) " "Verilog HDL or VHDL warning at proc.vhd(197): object \"s_r_out_i\" assigned a value but never read" {  } { { "proc.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/proc.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560249606841 "|sisa|proc:processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tlb proc:processador\|tlb:tlbi " "Elaborating entity \"tlb\" for hierarchy \"proc:processador\|tlb:tlbi\"" {  } { { "proc.vhd" "tlbi" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/proc.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606842 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_only tlb.vhd(96) " "VHDL Process Statement warning at tlb.vhd(96): signal \"read_only\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tlb.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/tlb.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560249606844 "|sisa|proc:processador|tlb:tlbi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_control proc:processador\|unidad_control:c0 " "Elaborating entity \"unidad_control\" for hierarchy \"proc:processador\|unidad_control:c0\"" {  } { { "proc.vhd" "c0" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/proc.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_l proc:processador\|unidad_control:c0\|control_l:logica_control " "Elaborating entity \"control_l\" for hierarchy \"proc:processador\|unidad_control:c0\|control_l:logica_control\"" {  } { { "unidad_control.vhd" "logica_control" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/unidad_control.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi proc:processador\|unidad_control:c0\|multi:multi_0 " "Elaborating entity \"multi\" for hierarchy \"proc:processador\|unidad_control:c0\|multi:multi_0\"" {  } { { "unidad_control.vhd" "multi_0" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/unidad_control.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadSIMD proc:processador\|unidadSIMD:simd " "Elaborating entity \"unidadSIMD\" for hierarchy \"proc:processador\|unidadSIMD:simd\"" {  } { { "proc.vhd" "simd" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/proc.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfileSIMD proc:processador\|unidadSIMD:simd\|regfileSIMD:banco_SIMD " "Elaborating entity \"regfileSIMD\" for hierarchy \"proc:processador\|unidadSIMD:simd\|regfileSIMD:banco_SIMD\"" {  } { { "unidadSIMD.vhd" "banco_SIMD" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/unidadSIMD.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluSIMD proc:processador\|unidadSIMD:simd\|aluSIMD:alu_SIMD " "Elaborating entity \"aluSIMD\" for hierarchy \"proc:processador\|unidadSIMD:simd\|aluSIMD:alu_SIMD\"" {  } { { "unidadSIMD.vhd" "alu_SIMD" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/unidadSIMD.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath proc:processador\|datapath:e0 " "Elaborating entity \"datapath\" for hierarchy \"proc:processador\|datapath:e0\"" {  } { { "proc.vhd" "e0" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/proc.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606882 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr_io datapath.vhd(39) " "VHDL Signal Declaration warning at datapath.vhd(39): used implicit default value for signal \"wr_io\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/datapath.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560249606883 "|sisa|proc:processador|datapath:e0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile proc:processador\|datapath:e0\|regfile:banco_registros " "Elaborating entity \"regfile\" for hierarchy \"proc:processador\|datapath:e0\|regfile:banco_registros\"" {  } { { "datapath.vhd" "banco_registros" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/datapath.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606884 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_addr_m regfile.vhd(46) " "VHDL Signal Declaration warning at regfile.vhd(46): used implicit default value for signal \"s_addr_m\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/regfile.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560249606887 "|sisa|proc:processador|datapath:e0|regfile:banco_registros"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu proc:processador\|datapath:e0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"proc:processador\|datapath:e0\|alu:alu0\"" {  } { { "datapath.vhd" "alu0" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/datapath.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController MemoryController:control_mem " "Elaborating entity \"MemoryController\" for hierarchy \"MemoryController:control_mem\"" {  } { { "sisa.vhd" "control_mem" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMController MemoryController:control_mem\|SRAMController:sram_ctrl " "Elaborating entity \"SRAMController\" for hierarchy \"MemoryController:control_mem\|SRAMController:sram_ctrl\"" {  } { { "MemoryController.vhd" "sram_ctrl" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_SIMDController MemoryController:control_mem\|SRAM_SIMDController:simd_sram " "Elaborating entity \"SRAM_SIMDController\" for hierarchy \"MemoryController:control_mem\|SRAM_SIMDController:simd_sram\"" {  } { { "MemoryController.vhd" "simd_sram" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606896 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[127\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[127\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606898 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[126\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[126\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606898 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[125\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[125\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606898 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[124\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[124\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606898 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[123\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[123\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606898 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[122\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[122\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606898 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[121\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[121\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606898 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[120\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[120\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606898 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[119\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[119\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606898 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[118\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[118\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606898 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[117\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[117\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606898 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[116\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[116\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[115\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[115\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[114\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[114\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[113\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[113\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[112\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[112\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[111\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[111\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[110\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[110\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[109\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[109\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[108\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[108\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[107\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[107\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[106\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[106\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[105\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[105\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[104\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[104\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[103\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[103\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[102\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[102\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[101\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[101\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[100\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[100\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[99\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[99\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[98\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[98\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[97\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[97\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[96\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[96\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[95\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[95\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[94\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[94\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[93\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[93\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606899 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[92\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[92\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[91\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[91\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[90\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[90\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[89\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[89\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[88\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[88\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[87\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[87\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[86\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[86\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[85\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[85\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[84\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[84\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[83\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[83\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[82\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[82\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[81\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[81\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[80\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[80\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[79\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[79\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[78\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[78\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[77\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[77\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[76\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[76\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[75\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[75\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[74\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[74\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[73\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[73\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[72\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[72\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[71\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[71\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[70\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[70\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606900 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[69\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[69\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606901 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[68\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[68\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606901 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[67\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[67\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606901 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[66\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[66\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606901 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[65\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[65\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606901 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[64\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[64\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606901 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[63\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[63\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606901 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[62\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[62\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606901 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[61\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[61\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606901 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[60\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[60\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606901 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[59\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[59\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606901 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[58\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[58\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606901 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[57\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[57\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606901 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[56\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[56\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606901 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[55\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[55\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606901 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[54\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[54\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[53\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[53\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[52\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[52\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[51\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[51\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[50\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[50\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[49\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[49\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[48\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[48\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[47\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[47\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[46\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[46\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[45\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[45\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[44\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[44\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[43\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[43\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[42\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[42\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[41\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[41\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[40\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[40\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[39\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[39\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[38\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[38\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[37\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[37\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[36\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[36\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[35\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[35\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[34\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[34\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[33\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[33\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[32\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[32\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606902 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[31\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[31\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[30\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[30\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[29\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[29\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[28\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[28\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[27\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[27\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[26\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[26\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[25\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[25\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[24\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[24\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[23\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[23\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[22\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[22\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[21\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[21\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[20\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[20\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[19\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[19\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[18\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[18\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[17\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[17\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[16\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[16\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[15\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[15\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[14\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[14\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[13\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[13\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[12\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[12\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[11\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[11\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[10\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[10\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[9\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[9\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[8\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[8\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606903 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[7\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[7\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606904 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[6\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[6\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606904 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[5\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[5\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606904 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[4\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[4\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606904 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[3\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[3\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606904 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[2\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[2\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606904 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[1\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[1\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606904 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataReaded\[0\] SRAM_SIMDController.vhd(43) " "Inferred latch for \"dataReaded\[0\]\" at SRAM_SIMDController.vhd(43)" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606904 "|sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladores_IO controladores_IO:controlador_IO " "Elaborating entity \"controladores_IO\" for hierarchy \"controladores_IO:controlador_IO\"" {  } { { "sisa.vhd" "controlador_IO" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606905 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_sw controladores_IO.vhd(124) " "Verilog HDL or VHDL warning at controladores_IO.vhd(124): object \"s_sw\" assigned a value but never read" {  } { { "controladores_IO.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/controladores_IO.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560249606915 "|sisa|controladores_IO:controlador_IO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer controladores_IO:controlador_IO\|timer:tmr " "Elaborating entity \"timer\" for hierarchy \"controladores_IO:controlador_IO\|timer:tmr\"" {  } { { "controladores_IO.vhd" "tmr" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/controladores_IO.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606916 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boot timer.vhd(25) " "VHDL Process Statement warning at timer.vhd(25): signal \"boot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/timer.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560249606917 "|sisa|controladores_IO:controlador_IO|timer:tmr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulsadores controladores_IO:controlador_IO\|pulsadores:k0 " "Elaborating entity \"pulsadores\" for hierarchy \"controladores_IO:controlador_IO\|pulsadores:k0\"" {  } { { "controladores_IO.vhd" "k0" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/controladores_IO.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606918 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keys pulsadores.vhd(25) " "VHDL Process Statement warning at pulsadores.vhd(25): signal \"keys\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pulsadores.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/pulsadores.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560249606918 "|sisa|controladores_IO:controlador_IO|pulsadores:k0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interruptores controladores_IO:controlador_IO\|interruptores:sw " "Elaborating entity \"interruptores\" for hierarchy \"controladores_IO:controlador_IO\|interruptores:sw\"" {  } { { "controladores_IO.vhd" "sw" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/controladores_IO.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606919 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches interruptores.vhd(27) " "VHDL Process Statement warning at interruptores.vhd(27): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "interruptores.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/interruptores.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560249606920 "|sisa|controladores_IO:controlador_IO|interruptores:sw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_controller_intr controladores_IO:controlador_IO\|keyboard_controller_intr:kb " "Elaborating entity \"keyboard_controller_intr\" for hierarchy \"controladores_IO:controlador_IO\|keyboard_controller_intr:kb\"" {  } { { "controladores_IO.vhd" "kb" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/controladores_IO.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_controller controladores_IO:controlador_IO\|keyboard_controller_intr:kb\|keyboard_controller:kb " "Elaborating entity \"keyboard_controller\" for hierarchy \"controladores_IO:controlador_IO\|keyboard_controller_intr:kb\|keyboard_controller:kb\"" {  } { { "keyboard_controller_intr.vhd" "kb" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/keyboard_controller_intr.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606922 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_extended keyboard_controller.vhd(39) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(39): object \"rx_extended\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/keyboard_controller.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560249606923 "|sisa|controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_write_ack_o keyboard_controller.vhd(44) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(44): object \"tx_write_ack_o\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/keyboard_controller.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560249606923 "|sisa|controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_error_no_keyboard_ack keyboard_controller.vhd(45) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(45): object \"tx_error_no_keyboard_ack\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/keyboard_controller.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560249606923 "|sisa|controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_scan_code keyboard_controller.vhd(47) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(47): object \"rx_scan_code\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/keyboard_controller.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560249606923 "|sisa|controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_data_ready keyboard_controller.vhd(100) " "VHDL Process Statement warning at keyboard_controller.vhd(100): signal \"rx_data_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/keyboard_controller.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560249606923 "|sisa|controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_released keyboard_controller.vhd(100) " "VHDL Process Statement warning at keyboard_controller.vhd(100): signal \"rx_released\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/keyboard_controller.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560249606923 "|sisa|controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_shift_key_on keyboard_controller.vhd(101) " "VHDL Process Statement warning at keyboard_controller.vhd(101): signal \"rx_shift_key_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/keyboard_controller.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560249606923 "|sisa|controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_ascii keyboard_controller.vhd(101) " "VHDL Process Statement warning at keyboard_controller.vhd(101): signal \"rx_ascii\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/keyboard_controller.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560249606924 "|sisa|controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_available keyboard_controller.vhd(96) " "VHDL Process Statement warning at keyboard_controller.vhd(96): inferring latch(es) for signal or variable \"data_available\", which holds its previous value in one or more paths through the process" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/keyboard_controller.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560249606924 "|sisa|controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_available keyboard_controller.vhd(96) " "Inferred latch for \"data_available\" at keyboard_controller.vhd(96)" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/keyboard_controller.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606924 "|sisa|controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_interface controladores_IO:controlador_IO\|keyboard_controller_intr:kb\|keyboard_controller:kb\|ps2_keyboard_interface:k0 " "Elaborating entity \"ps2_keyboard_interface\" for hierarchy \"controladores_IO:controlador_IO\|keyboard_controller_intr:kb\|keyboard_controller:kb\|ps2_keyboard_interface:k0\"" {  } { { "keyboard_controller.vhd" "k0" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/keyboard_controller.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller controladores_IO:controlador_IO\|interrupt_controller:i_c " "Elaborating entity \"interrupt_controller\" for hierarchy \"controladores_IO:controlador_IO\|interrupt_controller:i_c\"" {  } { { "controladores_IO.vhd" "i_c" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/controladores_IO.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606929 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[0\] interrupt_controller.vhd(54) " "Inferred latch for \"iid\[0\]\" at interrupt_controller.vhd(54)" {  } { { "interrupt_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/interrupt_controller.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606930 "|sisa|controladores_IO:controlador_IO|interrupt_controller:i_c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[1\] interrupt_controller.vhd(54) " "Inferred latch for \"iid\[1\]\" at interrupt_controller.vhd(54)" {  } { { "interrupt_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/interrupt_controller.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606930 "|sisa|controladores_IO:controlador_IO|interrupt_controller:i_c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[2\] interrupt_controller.vhd(54) " "Inferred latch for \"iid\[2\]\" at interrupt_controller.vhd(54)" {  } { { "interrupt_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/interrupt_controller.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606930 "|sisa|controladores_IO:controlador_IO|interrupt_controller:i_c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[3\] interrupt_controller.vhd(54) " "Inferred latch for \"iid\[3\]\" at interrupt_controller.vhd(54)" {  } { { "interrupt_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/interrupt_controller.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606930 "|sisa|controladores_IO:controlador_IO|interrupt_controller:i_c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[4\] interrupt_controller.vhd(54) " "Inferred latch for \"iid\[4\]\" at interrupt_controller.vhd(54)" {  } { { "interrupt_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/interrupt_controller.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606930 "|sisa|controladores_IO:controlador_IO|interrupt_controller:i_c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[5\] interrupt_controller.vhd(54) " "Inferred latch for \"iid\[5\]\" at interrupt_controller.vhd(54)" {  } { { "interrupt_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/interrupt_controller.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606930 "|sisa|controladores_IO:controlador_IO|interrupt_controller:i_c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[6\] interrupt_controller.vhd(54) " "Inferred latch for \"iid\[6\]\" at interrupt_controller.vhd(54)" {  } { { "interrupt_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/interrupt_controller.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606930 "|sisa|controladores_IO:controlador_IO|interrupt_controller:i_c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[7\] interrupt_controller.vhd(54) " "Inferred latch for \"iid\[7\]\" at interrupt_controller.vhd(54)" {  } { { "interrupt_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/interrupt_controller.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560249606930 "|sisa|controladores_IO:controlador_IO|interrupt_controller:i_c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver7segments controladores_IO:controlador_IO\|driver7segments:d0 " "Elaborating entity \"driver7segments\" for hierarchy \"controladores_IO:controlador_IO\|driver7segments:d0\"" {  } { { "controladores_IO.vhd" "d0" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/controladores_IO.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_excepciones modulo_excepciones:excep_module " "Elaborating entity \"modulo_excepciones\" for hierarchy \"modulo_excepciones:excep_module\"" {  } { { "sisa.vhd" "excep_module" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606936 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.vhd 2 1 " "Using design file vga_controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-vga_controller_rtl " "Found design unit 1: vga_controller-vga_controller_rtl" {  } { { "vga_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/vga_controller.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606941 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606941 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1560249606941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "sisa.vhd" "vga" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606943 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_sync.vhd 2 1 " "Using design file vga_sync.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-vga_sync_arch " "Found design unit 1: vga_sync-vga_sync_arch" {  } { { "vga_sync.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/vga_sync.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606948 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/vga_sync.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606948 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1560249606948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_controller:vga\|vga_sync:u_vga_sync " "Elaborating entity \"vga_sync\" for hierarchy \"vga_controller:vga\|vga_sync:u_vga_sync\"" {  } { { "vga_controller.vhd" "u_vga_sync" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/vga_controller.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606950 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_font_rom.vhd 2 1 " "Using design file vga_font_rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_font_rom-vga_font_rom_arch " "Found design unit 1: vga_font_rom-vga_font_rom_arch" {  } { { "vga_font_rom.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/vga_font_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606957 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_font_rom " "Found entity 1: vga_font_rom" {  } { { "vga_font_rom.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/vga_font_rom.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606957 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1560249606957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_font_rom vga_controller:vga\|vga_font_rom:u_font_rom " "Elaborating entity \"vga_font_rom\" for hierarchy \"vga_controller:vga\|vga_font_rom:u_font_rom\"" {  } { { "vga_controller.vhd" "u_font_rom" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/vga_controller.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606962 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_ram_dual.vhd 2 1 " "Using design file vga_ram_dual.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_ram_dual-vga_ram_dual_arch " "Found design unit 1: vga_ram_dual-vga_ram_dual_arch" {  } { { "vga_ram_dual.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/vga_ram_dual.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606972 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_ram_dual " "Found entity 1: vga_ram_dual" {  } { { "vga_ram_dual.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/vga_ram_dual.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249606972 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1560249606972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ram_dual vga_controller:vga\|vga_ram_dual:U_MonitorRam " "Elaborating entity \"vga_ram_dual\" for hierarchy \"vga_controller:vga\|vga_ram_dual:U_MonitorRam\"" {  } { { "vga_controller.vhd" "U_MonitorRam" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/vga_controller.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249606973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8t14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8t14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8t14 " "Found entity 1: altsyncram_8t14" {  } { { "db/altsyncram_8t14.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/altsyncram_8t14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249608337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249608337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ghq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ghq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ghq1 " "Found entity 1: altsyncram_ghq1" {  } { { "db/altsyncram_ghq1.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/altsyncram_ghq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249608462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249608462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_coc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_coc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_coc " "Found entity 1: mux_coc" {  } { { "db/mux_coc.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/mux_coc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249608575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249608575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249608633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249608633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ndi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ndi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ndi " "Found entity 1: cntr_ndi" {  } { { "db/cntr_ndi.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/cntr_ndi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249608707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249608707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dcc " "Found entity 1: cmpr_dcc" {  } { { "db/cmpr_dcc.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/cmpr_dcc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249608754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249608754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_32j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_32j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_32j " "Found entity 1: cntr_32j" {  } { { "db/cntr_32j.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/cntr_32j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249608816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249608816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vbi " "Found entity 1: cntr_vbi" {  } { { "db/cntr_vbi.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/cntr_vbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249608886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249608886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249608933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249608933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249608995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249608995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249609041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249609041 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249609342 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga_controller:vga\|vga_ram_dual:U_MonitorRam\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga_controller:vga\|vga_ram_dual:U_MonitorRam\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga_controller:vga\|vga_ram_dual:U_MonitorRam\|mem0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga_controller:vga\|vga_ram_dual:U_MonitorRam\|mem0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1560249620678 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1560249620678 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1560249620678 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "proc:processador\|datapath:e0\|alu:alu0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"proc:processador\|datapath:e0\|alu:alu0\|Div0\"" {  } { { "alu.vhd" "Div0" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/alu.vhd" 112 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "proc:processador\|datapath:e0\|alu:alu0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"proc:processador\|datapath:e0\|alu:alu0\|Div1\"" {  } { { "alu.vhd" "Div1" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/alu.vhd" 113 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "proc:processador\|datapath:e0\|alu:alu0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"proc:processador\|datapath:e0\|alu:alu0\|Mult1\"" {  } { { "alu.vhd" "Mult1" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/alu.vhd" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249620678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "proc:processador\|datapath:e0\|alu:alu0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"proc:processador\|datapath:e0\|alu:alu0\|Mult0\"" {  } { { "alu.vhd" "Mult0" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/alu.vhd" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249620678 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1560249620678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga\|vga_ram_dual:U_MonitorRam\|altsyncram:mem1_rtl_0 " "Elaborated megafunction instantiation \"vga_controller:vga\|vga_ram_dual:U_MonitorRam\|altsyncram:mem1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249620711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga\|vga_ram_dual:U_MonitorRam\|altsyncram:mem1_rtl_0 " "Instantiated megafunction \"vga_controller:vga\|vga_ram_dual:U_MonitorRam\|altsyncram:mem1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620711 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560249620711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qug1 " "Found entity 1: altsyncram_qug1" {  } { { "db/altsyncram_qug1.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/altsyncram_qug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249620760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249620760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:processador\|datapath:e0\|alu:alu0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"proc:processador\|datapath:e0\|alu:alu0\|lpm_divide:Div0\"" {  } { { "alu.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/alu.vhd" 112 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249620782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:processador\|datapath:e0\|alu:alu0\|lpm_divide:Div0 " "Instantiated megafunction \"proc:processador\|datapath:e0\|alu:alu0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620782 ""}  } { { "alu.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/alu.vhd" 112 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560249620782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rto.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rto.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rto " "Found entity 1: lpm_divide_rto" {  } { { "db/lpm_divide_rto.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/lpm_divide_rto.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249620828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249620828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_8dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_8dg " "Found entity 1: abs_divider_8dg" {  } { { "db/abs_divider_8dg.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/abs_divider_8dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249620836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249620836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249620857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249620857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249620909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249620909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249620956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249620956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2s9 " "Found entity 1: lpm_abs_2s9" {  } { { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/lpm_abs_2s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249620964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249620964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:processador\|datapath:e0\|alu:alu0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"proc:processador\|datapath:e0\|alu:alu0\|lpm_divide:Div1\"" {  } { { "alu.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/alu.vhd" 113 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249620972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:processador\|datapath:e0\|alu:alu0\|lpm_divide:Div1 " "Instantiated megafunction \"proc:processador\|datapath:e0\|alu:alu0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249620972 ""}  } { { "alu.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/alu.vhd" 113 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560249620972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3gm " "Found entity 1: lpm_divide_3gm" {  } { { "db/lpm_divide_3gm.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/lpm_divide_3gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249621018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249621018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249621024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249621024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:processador\|datapath:e0\|alu:alu0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"proc:processador\|datapath:e0\|alu:alu0\|lpm_mult:Mult1\"" {  } { { "alu.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/alu.vhd" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249621046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:processador\|datapath:e0\|alu:alu0\|lpm_mult:Mult1 " "Instantiated megafunction \"proc:processador\|datapath:e0\|alu:alu0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249621046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249621046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249621046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249621046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249621046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249621046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249621046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249621046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249621046 ""}  } { { "alu.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/alu.vhd" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560249621046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h1t " "Found entity 1: mult_h1t" {  } { { "db/mult_h1t.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/mult_h1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249621091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249621091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:processador\|datapath:e0\|alu:alu0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"proc:processador\|datapath:e0\|alu:alu0\|lpm_mult:Mult0\"" {  } { { "alu.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/alu.vhd" 105 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249621098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:processador\|datapath:e0\|alu:alu0\|lpm_mult:Mult0 " "Instantiated megafunction \"proc:processador\|datapath:e0\|alu:alu0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249621098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249621098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249621098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249621098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249621098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249621098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249621098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249621098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249621098 ""}  } { { "alu.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/alu.vhd" 105 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560249621098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560249621143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560249621143 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 0 " "Ignored assignment(s) for \"estat\[0\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622565 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 1 " "Ignored assignment(s) for \"estat\[1\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622565 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 2 " "Ignored assignment(s) for \"estat\[2\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622565 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 3 " "Ignored assignment(s) for \"estat\[3\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622565 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 4 " "Ignored assignment(s) for \"estat\[4\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622565 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 5 " "Ignored assignment(s) for \"estat\[5\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622565 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 6 " "Ignored assignment(s) for \"estat\[6\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622565 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 7 " "Ignored assignment(s) for \"estat\[7\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622565 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 8 " "Ignored assignment(s) for \"estat\[8\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622566 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 9 " "Ignored assignment(s) for \"estat\[9\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622566 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 10 " "Ignored assignment(s) for \"estat\[10\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622566 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 11 " "Ignored assignment(s) for \"estat\[11\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622566 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 12 " "Ignored assignment(s) for \"estat\[12\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622566 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 13 " "Ignored assignment(s) for \"estat\[13\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622566 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 14 " "Ignored assignment(s) for \"estat\[14\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622566 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 15 " "Ignored assignment(s) for \"estat\[15\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622566 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 16 " "Ignored assignment(s) for \"estat\[16\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622566 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 17 " "Ignored assignment(s) for \"estat\[17\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622566 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 18 " "Ignored assignment(s) for \"estat\[18\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622566 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 19 " "Ignored assignment(s) for \"estat\[19\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622566 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 20 " "Ignored assignment(s) for \"estat\[20\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622566 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 21 " "Ignored assignment(s) for \"estat\[21\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622567 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 22 " "Ignored assignment(s) for \"estat\[22\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622567 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 23 " "Ignored assignment(s) for \"estat\[23\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622567 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 24 " "Ignored assignment(s) for \"estat\[24\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622567 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 25 " "Ignored assignment(s) for \"estat\[25\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622567 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 26 " "Ignored assignment(s) for \"estat\[26\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622567 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 27 " "Ignored assignment(s) for \"estat\[27\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622567 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 28 " "Ignored assignment(s) for \"estat\[28\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622567 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 29 " "Ignored assignment(s) for \"estat\[29\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622567 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 30 " "Ignored assignment(s) for \"estat\[30\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622567 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "estat 31 " "Ignored assignment(s) for \"estat\[31\]\" because \"estat\" is not a bus or array" {  } { { "SRAM_SIMDController.vhd" "estat" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1560249622567 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1560249622788 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "30 " "Ignored 30 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "30 " "Ignored 30 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1560249622897 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1560249622897 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[0\] pre_syn.bp.control_mem_simd_SRAM_DQ_0_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[0\]\" to the node \"pre_syn.bp.control_mem_simd_SRAM_DQ_0_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[0\] pre_syn.bp.control_mem_simd_sram_SRAM_DQ_0_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[0\]\" to the node \"pre_syn.bp.control_mem_simd_sram_SRAM_DQ_0_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[10\] pre_syn.bp.control_mem_simd_SRAM_DQ_10_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[10\]\" to the node \"pre_syn.bp.control_mem_simd_SRAM_DQ_10_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[10\] pre_syn.bp.control_mem_simd_sram_SRAM_DQ_10_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[10\]\" to the node \"pre_syn.bp.control_mem_simd_sram_SRAM_DQ_10_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[11\] pre_syn.bp.control_mem_simd_SRAM_DQ_11_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[11\]\" to the node \"pre_syn.bp.control_mem_simd_SRAM_DQ_11_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[11\] pre_syn.bp.control_mem_simd_sram_SRAM_DQ_11_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[11\]\" to the node \"pre_syn.bp.control_mem_simd_sram_SRAM_DQ_11_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[12\] pre_syn.bp.control_mem_simd_SRAM_DQ_12_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[12\]\" to the node \"pre_syn.bp.control_mem_simd_SRAM_DQ_12_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[12\] pre_syn.bp.control_mem_simd_sram_SRAM_DQ_12_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[12\]\" to the node \"pre_syn.bp.control_mem_simd_sram_SRAM_DQ_12_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[13\] pre_syn.bp.control_mem_simd_SRAM_DQ_13_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[13\]\" to the node \"pre_syn.bp.control_mem_simd_SRAM_DQ_13_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[13\] pre_syn.bp.control_mem_simd_sram_SRAM_DQ_13_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[13\]\" to the node \"pre_syn.bp.control_mem_simd_sram_SRAM_DQ_13_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[14\] pre_syn.bp.control_mem_simd_SRAM_DQ_14_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[14\]\" to the node \"pre_syn.bp.control_mem_simd_SRAM_DQ_14_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[14\] pre_syn.bp.control_mem_simd_sram_SRAM_DQ_14_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[14\]\" to the node \"pre_syn.bp.control_mem_simd_sram_SRAM_DQ_14_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[15\] pre_syn.bp.control_mem_simd_SRAM_DQ_15_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[15\]\" to the node \"pre_syn.bp.control_mem_simd_SRAM_DQ_15_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[15\] pre_syn.bp.control_mem_simd_sram_SRAM_DQ_15_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[15\]\" to the node \"pre_syn.bp.control_mem_simd_sram_SRAM_DQ_15_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[1\] pre_syn.bp.control_mem_simd_SRAM_DQ_1_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[1\]\" to the node \"pre_syn.bp.control_mem_simd_SRAM_DQ_1_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[1\] pre_syn.bp.control_mem_simd_sram_SRAM_DQ_1_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[1\]\" to the node \"pre_syn.bp.control_mem_simd_sram_SRAM_DQ_1_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[2\] pre_syn.bp.control_mem_simd_SRAM_DQ_2_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[2\]\" to the node \"pre_syn.bp.control_mem_simd_SRAM_DQ_2_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[2\] pre_syn.bp.control_mem_simd_sram_SRAM_DQ_2_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[2\]\" to the node \"pre_syn.bp.control_mem_simd_sram_SRAM_DQ_2_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[3\] pre_syn.bp.control_mem_simd_SRAM_DQ_3_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[3\]\" to the node \"pre_syn.bp.control_mem_simd_SRAM_DQ_3_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[3\] pre_syn.bp.control_mem_simd_sram_SRAM_DQ_3_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[3\]\" to the node \"pre_syn.bp.control_mem_simd_sram_SRAM_DQ_3_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[4\] pre_syn.bp.control_mem_simd_SRAM_DQ_4_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[4\]\" to the node \"pre_syn.bp.control_mem_simd_SRAM_DQ_4_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[4\] pre_syn.bp.control_mem_simd_sram_SRAM_DQ_4_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[4\]\" to the node \"pre_syn.bp.control_mem_simd_sram_SRAM_DQ_4_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[5\] pre_syn.bp.control_mem_simd_SRAM_DQ_5_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[5\]\" to the node \"pre_syn.bp.control_mem_simd_SRAM_DQ_5_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[5\] pre_syn.bp.control_mem_simd_sram_SRAM_DQ_5_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[5\]\" to the node \"pre_syn.bp.control_mem_simd_sram_SRAM_DQ_5_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[6\] pre_syn.bp.control_mem_simd_SRAM_DQ_6_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[6\]\" to the node \"pre_syn.bp.control_mem_simd_SRAM_DQ_6_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[6\] pre_syn.bp.control_mem_simd_sram_SRAM_DQ_6_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[6\]\" to the node \"pre_syn.bp.control_mem_simd_sram_SRAM_DQ_6_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[7\] pre_syn.bp.control_mem_simd_SRAM_DQ_7_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[7\]\" to the node \"pre_syn.bp.control_mem_simd_SRAM_DQ_7_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[7\] pre_syn.bp.control_mem_simd_sram_SRAM_DQ_7_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[7\]\" to the node \"pre_syn.bp.control_mem_simd_sram_SRAM_DQ_7_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[8\] pre_syn.bp.control_mem_simd_SRAM_DQ_8_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[8\]\" to the node \"pre_syn.bp.control_mem_simd_SRAM_DQ_8_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[8\] pre_syn.bp.control_mem_simd_sram_SRAM_DQ_8_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[8\]\" to the node \"pre_syn.bp.control_mem_simd_sram_SRAM_DQ_8_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[9\] pre_syn.bp.control_mem_simd_SRAM_DQ_9_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[9\]\" to the node \"pre_syn.bp.control_mem_simd_SRAM_DQ_9_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MemoryController:control_mem\|simd_SRAM_DQ\[9\] pre_syn.bp.control_mem_simd_sram_SRAM_DQ_9_ " "Converted the fanout from the always-enabled tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[9\]\" to the node \"pre_syn.bp.control_mem_simd_sram_SRAM_DQ_9_\" into a wire" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1560249623163 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1560249623163 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|simd_SRAM_DQ\[0\] MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[0\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[0\]\" to the node \"MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[0\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|simd_SRAM_DQ\[10\] MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[10\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[10\]\" to the node \"MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[10\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|simd_SRAM_DQ\[11\] MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[11\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[11\]\" to the node \"MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[11\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|simd_SRAM_DQ\[12\] MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[12\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[12\]\" to the node \"MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[12\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|simd_SRAM_DQ\[13\] MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[13\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[13\]\" to the node \"MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[13\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|simd_SRAM_DQ\[14\] MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[14\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[14\]\" to the node \"MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[14\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|simd_SRAM_DQ\[15\] MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[127\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[15\]\" to the node \"MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[127\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|simd_SRAM_DQ\[1\] MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[1\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[1\]\" to the node \"MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[1\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|simd_SRAM_DQ\[2\] MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[2\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[2\]\" to the node \"MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[2\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|simd_SRAM_DQ\[3\] MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[3\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[3\]\" to the node \"MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[3\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|simd_SRAM_DQ\[4\] MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[4\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[4\]\" to the node \"MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[4\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|simd_SRAM_DQ\[5\] MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[5\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[5\]\" to the node \"MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[5\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|simd_SRAM_DQ\[6\] MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[6\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[6\]\" to the node \"MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[6\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|simd_SRAM_DQ\[7\] MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[7\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[7\]\" to the node \"MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[7\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|simd_SRAM_DQ\[8\] MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[8\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[8\]\" to the node \"MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[8\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|simd_SRAM_DQ\[9\] MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[9\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|simd_SRAM_DQ\[9\]\" to the node \"MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[9\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 83 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|s_SRAM_DQ\[0\] MemoryController:control_mem\|rd_data\[0\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|s_SRAM_DQ\[0\]\" to the node \"MemoryController:control_mem\|rd_data\[0\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|s_SRAM_DQ\[10\] MemoryController:control_mem\|rd_data\[10\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|s_SRAM_DQ\[10\]\" to the node \"MemoryController:control_mem\|rd_data\[10\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|s_SRAM_DQ\[11\] MemoryController:control_mem\|rd_data\[11\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|s_SRAM_DQ\[11\]\" to the node \"MemoryController:control_mem\|rd_data\[11\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|s_SRAM_DQ\[12\] MemoryController:control_mem\|rd_data\[12\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|s_SRAM_DQ\[12\]\" to the node \"MemoryController:control_mem\|rd_data\[12\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|s_SRAM_DQ\[13\] MemoryController:control_mem\|rd_data\[13\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|s_SRAM_DQ\[13\]\" to the node \"MemoryController:control_mem\|rd_data\[13\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|s_SRAM_DQ\[14\] MemoryController:control_mem\|rd_data\[14\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|s_SRAM_DQ\[14\]\" to the node \"MemoryController:control_mem\|rd_data\[14\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|s_SRAM_DQ\[15\] MemoryController:control_mem\|rd_data\[15\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|s_SRAM_DQ\[15\]\" to the node \"MemoryController:control_mem\|rd_data\[15\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|s_SRAM_DQ\[1\] MemoryController:control_mem\|rd_data\[1\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|s_SRAM_DQ\[1\]\" to the node \"MemoryController:control_mem\|rd_data\[1\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|s_SRAM_DQ\[2\] MemoryController:control_mem\|rd_data\[2\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|s_SRAM_DQ\[2\]\" to the node \"MemoryController:control_mem\|rd_data\[2\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|s_SRAM_DQ\[3\] MemoryController:control_mem\|rd_data\[3\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|s_SRAM_DQ\[3\]\" to the node \"MemoryController:control_mem\|rd_data\[3\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|s_SRAM_DQ\[4\] MemoryController:control_mem\|rd_data\[4\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|s_SRAM_DQ\[4\]\" to the node \"MemoryController:control_mem\|rd_data\[4\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|s_SRAM_DQ\[5\] MemoryController:control_mem\|rd_data\[5\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|s_SRAM_DQ\[5\]\" to the node \"MemoryController:control_mem\|rd_data\[5\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|s_SRAM_DQ\[6\] MemoryController:control_mem\|rd_data\[6\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|s_SRAM_DQ\[6\]\" to the node \"MemoryController:control_mem\|rd_data\[6\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|s_SRAM_DQ\[7\] MemoryController:control_mem\|rd_data\[15\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|s_SRAM_DQ\[7\]\" to the node \"MemoryController:control_mem\|rd_data\[15\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|s_SRAM_DQ\[8\] MemoryController:control_mem\|rd_data\[0\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|s_SRAM_DQ\[8\]\" to the node \"MemoryController:control_mem\|rd_data\[0\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryController:control_mem\|s_SRAM_DQ\[9\] MemoryController:control_mem\|rd_data\[1\] " "Converted the fan-out from the tri-state buffer \"MemoryController:control_mem\|s_SRAM_DQ\[9\]\" to the node \"MemoryController:control_mem\|rd_data\[1\]\" into an OR gate" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd" 75 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1560249623164 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1560249623164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[0\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623229 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[100\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[100\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623229 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[101\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[101\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623230 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[102\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[102\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623230 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[103\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[103\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623230 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[104\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[104\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623230 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[105\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[105\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623230 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[106\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[106\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623230 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[107\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[107\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623230 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[108\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[108\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623230 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[109\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[109\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623230 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[10\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623231 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[110\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[110\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623231 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[111\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[111\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623231 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[112\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[112\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623231 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[113\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[113\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623231 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[114\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[114\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623231 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[115\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[115\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623231 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[116\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[116\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623231 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[117\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[117\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623231 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[118\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[118\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623232 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[119\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[119\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623232 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[11\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623232 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[120\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[120\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623232 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[121\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[121\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623232 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[122\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[122\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623232 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[123\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[123\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623232 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[124\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[124\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623232 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[125\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[125\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623232 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[126\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[126\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623233 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[127\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[127\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623233 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[12\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623233 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[13\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623233 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[14\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623233 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[15\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623233 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[16\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623233 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[17\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623233 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[18\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623233 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[19\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623233 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[1\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623234 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[20\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623234 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[21\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623234 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[22\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623234 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[23\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623234 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[24\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623234 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[25\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623234 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[26\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623234 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[27\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623234 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[28\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623235 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[29\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623235 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[2\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623235 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[30\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623235 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[31\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623235 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[32\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623235 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[33\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623235 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[34\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623235 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[35\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623235 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[36\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623235 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[37\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623236 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[38\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623236 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[39\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623236 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[3\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623236 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[40\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623236 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[41\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623236 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[42\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623236 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[43\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623236 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[44\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623236 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[45\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623237 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[46\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623237 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[47\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623237 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[48\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623237 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[49\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623237 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[4\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623237 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[50\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623237 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[51\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623237 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[52\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623237 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[53\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623238 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[54\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623238 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[55\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623238 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[56\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623238 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[57\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623238 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[58\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623238 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[59\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623238 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[5\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623238 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[60\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623238 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[61\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623239 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[62\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623239 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[63\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623239 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[64\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[64\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623239 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[65\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[65\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623239 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[66\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[66\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623239 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[67\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[67\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623239 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[68\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623239 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[69\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[69\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623239 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[6\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623239 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[70\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[70\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623240 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[71\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[71\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623240 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[72\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623240 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[73\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[73\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623240 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[74\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[74\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623240 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[75\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[75\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623240 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[76\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[76\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623240 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[77\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[77\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623240 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[78\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[78\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623240 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[79\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[79\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623241 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[7\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623241 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[80\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[80\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623241 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[81\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[81\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623241 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[82\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[82\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623241 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[83\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[83\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623241 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[84\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[84\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623241 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[85\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[85\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623241 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[86\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[86\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623241 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[87\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[87\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623242 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[88\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[88\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623242 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[89\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[89\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623242 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[8\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623242 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[90\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[90\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623242 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[91\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[91\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623242 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[92\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[92\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623242 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[93\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[93\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623242 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[94\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[94\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623242 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[95\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[95\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623242 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[96\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[96\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623243 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[97\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[97\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623243 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[98\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[98\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623243 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[99\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[99\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623243 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[9\] " "Latch MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|dataReaded\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\] " "Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem\|SRAM_SIMDController:simd_sram\|x\[2\]" {  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560249623243 ""}  } { { "SRAM_SIMDController.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560249623243 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "regfile.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/regfile.vhd" 49 -1 0 } } { "tlb.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/tlb.vhd" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1560249623350 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1560249623351 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[0\] controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[0\]~_emulated controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[0\]~1 " "Register \"controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[0\]\" is converted into an equivalent circuit using register \"controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[0\]~_emulated\" and latch \"controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[0\]~1\"" {  } { { "pulsadores.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/pulsadores.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560249623352 "|sisa|controladores_IO:controlador_IO|pulsadores:k0|old_key[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[1\] controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[1\]~_emulated controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[1\]~5 " "Register \"controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[1\]\" is converted into an equivalent circuit using register \"controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[1\]~_emulated\" and latch \"controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[1\]~5\"" {  } { { "pulsadores.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/pulsadores.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560249623352 "|sisa|controladores_IO:controlador_IO|pulsadores:k0|old_key[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[2\] controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[2\]~_emulated controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[2\]~9 " "Register \"controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[2\]\" is converted into an equivalent circuit using register \"controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[2\]~_emulated\" and latch \"controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[2\]~9\"" {  } { { "pulsadores.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/pulsadores.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560249623352 "|sisa|controladores_IO:controlador_IO|pulsadores:k0|old_key[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[3\] controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[3\]~_emulated controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[3\]~13 " "Register \"controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[3\]\" is converted into an equivalent circuit using register \"controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[3\]~_emulated\" and latch \"controladores_IO:controlador_IO\|pulsadores:k0\|old_key\[3\]~13\"" {  } { { "pulsadores.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/pulsadores.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560249623352 "|sisa|controladores_IO:controlador_IO|pulsadores:k0|old_key[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[0\] controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[0\]~_emulated controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[0\]~1 " "Register \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[0\]\" is converted into an equivalent circuit using register \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[0\]~_emulated\" and latch \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[0\]~1\"" {  } { { "interruptores.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/interruptores.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560249623352 "|sisa|controladores_IO:controlador_IO|interruptores:sw|old_sw[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[1\] controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[1\]~_emulated controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[1\]~5 " "Register \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[1\]\" is converted into an equivalent circuit using register \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[1\]~_emulated\" and latch \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[1\]~5\"" {  } { { "interruptores.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/interruptores.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560249623352 "|sisa|controladores_IO:controlador_IO|interruptores:sw|old_sw[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[2\] controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[2\]~_emulated controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[2\]~9 " "Register \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[2\]\" is converted into an equivalent circuit using register \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[2\]~_emulated\" and latch \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[2\]~9\"" {  } { { "interruptores.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/interruptores.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560249623352 "|sisa|controladores_IO:controlador_IO|interruptores:sw|old_sw[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[3\] controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[3\]~_emulated controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[3\]~13 " "Register \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[3\]\" is converted into an equivalent circuit using register \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[3\]~_emulated\" and latch \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[3\]~13\"" {  } { { "interruptores.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/interruptores.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560249623352 "|sisa|controladores_IO:controlador_IO|interruptores:sw|old_sw[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[4\] controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[4\]~_emulated controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[4\]~17 " "Register \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[4\]\" is converted into an equivalent circuit using register \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[4\]~_emulated\" and latch \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[4\]~17\"" {  } { { "interruptores.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/interruptores.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560249623352 "|sisa|controladores_IO:controlador_IO|interruptores:sw|old_sw[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[5\] controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[5\]~_emulated controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[5\]~21 " "Register \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[5\]\" is converted into an equivalent circuit using register \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[5\]~_emulated\" and latch \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[5\]~21\"" {  } { { "interruptores.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/interruptores.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560249623352 "|sisa|controladores_IO:controlador_IO|interruptores:sw|old_sw[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[6\] controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[6\]~_emulated controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[6\]~25 " "Register \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[6\]\" is converted into an equivalent circuit using register \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[6\]~_emulated\" and latch \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[6\]~25\"" {  } { { "interruptores.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/interruptores.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560249623352 "|sisa|controladores_IO:controlador_IO|interruptores:sw|old_sw[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[7\] controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[7\]~_emulated controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[7\]~29 " "Register \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[7\]\" is converted into an equivalent circuit using register \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[7\]~_emulated\" and latch \"controladores_IO:controlador_IO\|interruptores:sw\|old_sw\[7\]~29\"" {  } { { "interruptores.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/interruptores.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560249623352 "|sisa|controladores_IO:controlador_IO|interruptores:sw|old_sw[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1560249623352 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560249631884 "|sisa|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560249631884 "|sisa|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560249631884 "|sisa|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560249631884 "|sisa|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560249631884 "|sisa|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560249631884 "|sisa|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560249631884 "|sisa|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560249631884 "|sisa|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560249631884 "|sisa|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560249631884 "|sisa|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560249631884 "|sisa|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560249631884 "|sisa|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560249631884 "|sisa|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560249631884 "|sisa|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560249631884 "|sisa|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560249631884 "|sisa|VGA_B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1560249631884 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1560249656296 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1560249656459 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1560249656459 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560249656503 "|sisa|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1560249656503 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 843 907 0 0 64 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 843 of its 907 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 64 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1560249657878 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "16 " "Attempting to remove 16 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.control_mem_s_SRAM_DQ_0_ " "Failed to remove I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_0_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.control_mem_s_SRAM_DQ_10_ " "Failed to remove I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_10_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.control_mem_s_SRAM_DQ_11_ " "Failed to remove I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_11_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.control_mem_s_SRAM_DQ_12_ " "Failed to remove I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_12_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.control_mem_s_SRAM_DQ_13_ " "Failed to remove I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_13_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.control_mem_s_SRAM_DQ_14_ " "Failed to remove I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_14_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.control_mem_s_SRAM_DQ_15_ " "Failed to remove I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_15_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.control_mem_s_SRAM_DQ_1_ " "Failed to remove I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_1_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.control_mem_s_SRAM_DQ_2_ " "Failed to remove I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_2_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.control_mem_s_SRAM_DQ_3_ " "Failed to remove I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_3_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.control_mem_s_SRAM_DQ_4_ " "Failed to remove I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_4_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.control_mem_s_SRAM_DQ_5_ " "Failed to remove I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_5_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.control_mem_s_SRAM_DQ_6_ " "Failed to remove I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_6_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.control_mem_s_SRAM_DQ_7_ " "Failed to remove I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_7_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.control_mem_s_SRAM_DQ_8_ " "Failed to remove I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_8_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "pre_syn.bp.control_mem_s_SRAM_DQ_9_ " "Failed to remove I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_9_\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Quartus II" 0 -1 1560249657904 ""}
{ "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN_TOP" "" "Found I/O pins in lower-level partitions that are not connected in the top-level design" { { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.control_mem_s_SRAM_DQ_0_ Top " "I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_0_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.control_mem_s_SRAM_DQ_10_ Top " "I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_10_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.control_mem_s_SRAM_DQ_11_ Top " "I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_11_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.control_mem_s_SRAM_DQ_12_ Top " "I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_12_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.control_mem_s_SRAM_DQ_13_ Top " "I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_13_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.control_mem_s_SRAM_DQ_14_ Top " "I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_14_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.control_mem_s_SRAM_DQ_15_ Top " "I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_15_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.control_mem_s_SRAM_DQ_1_ Top " "I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_1_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.control_mem_s_SRAM_DQ_2_ Top " "I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_2_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.control_mem_s_SRAM_DQ_3_ Top " "I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_3_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.control_mem_s_SRAM_DQ_4_ Top " "I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_4_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.control_mem_s_SRAM_DQ_5_ Top " "I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_5_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.control_mem_s_SRAM_DQ_6_ Top " "I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_6_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.control_mem_s_SRAM_DQ_7_ Top " "I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_7_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.control_mem_s_SRAM_DQ_8_ Top " "I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_8_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""} { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "pre_syn.bp.control_mem_s_SRAM_DQ_9_ Top " "I/O cell \"pre_syn.bp.control_mem_s_SRAM_DQ_9_\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560249657904 ""}  } {  } 1 35033 "Found I/O pins in lower-level partitions that are not connected in the top-level design" 0 0 "Quartus II" 0 -1 1560249657904 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1560249658125 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249658125 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "sisa.vhd" "" { Text "C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560249659389 "|sisa|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1560249659389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18227 " "Implemented 18227 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1560249659389 ""} { "Info" "ICUT_CUT_TM_OPINS" "110 " "Implemented 110 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1560249659389 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1560249659389 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17607 " "Implemented 17607 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1560249659389 ""} { "Info" "ICUT_CUT_TM_RAMS" "469 " "Implemented 469 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1560249659389 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1560249659389 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1560249659389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 430 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 430 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560249659488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 12:40:59 2019 " "Processing ended: Tue Jun 11 12:40:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560249659488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560249659488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560249659488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560249659488 ""}
