// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module gZip_cu_fixedHuffman (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        inStream_V_V_dout,
        inStream_V_V_empty_n,
        inStream_V_V_read,
        outStream_V_V_din,
        outStream_V_V_full_n,
        outStream_V_V_write,
        outStreamSizeInBits_V_din,
        outStreamSizeInBits_V_full_n,
        outStreamSizeInBits_V_write,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_pp0_stage0 = 13'd4;
parameter    ap_ST_fsm_state12 = 13'd8;
parameter    ap_ST_fsm_state13 = 13'd16;
parameter    ap_ST_fsm_state14 = 13'd32;
parameter    ap_ST_fsm_state15 = 13'd64;
parameter    ap_ST_fsm_state16 = 13'd128;
parameter    ap_ST_fsm_state17 = 13'd256;
parameter    ap_ST_fsm_state18 = 13'd512;
parameter    ap_ST_fsm_state19 = 13'd1024;
parameter    ap_ST_fsm_state20 = 13'd2048;
parameter    ap_ST_fsm_state21 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] inStream_V_V_dout;
input   inStream_V_V_empty_n;
output   inStream_V_V_read;
output  [63:0] outStream_V_V_din;
input   outStream_V_V_full_n;
output   outStream_V_V_write;
output  [15:0] outStreamSizeInBits_V_din;
input   outStreamSizeInBits_V_full_n;
output   outStreamSizeInBits_V_write;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg inStream_V_V_read;
reg[63:0] outStream_V_V_din;
reg outStream_V_V_write;
reg[15:0] outStreamSizeInBits_V_din;
reg outStreamSizeInBits_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [8:0] fixed_lenlit_table320_address0;
reg    fixed_lenlit_table320_ce0;
wire   [8:0] fixed_lenlit_table320_q0;
wire   [8:0] fixed_lenlit_table320_address1;
reg    fixed_lenlit_table320_ce1;
wire   [8:0] fixed_lenlit_table320_q1;
wire   [8:0] fixed_lenlit_bl313_address0;
reg    fixed_lenlit_bl313_ce0;
wire   [3:0] fixed_lenlit_bl313_q0;
wire   [8:0] fixed_lenlit_bl313_address1;
reg    fixed_lenlit_bl313_ce1;
wire   [3:0] fixed_lenlit_bl313_q1;
wire   [3:0] fixed_len_code327_address0;
reg    fixed_len_code327_ce0;
wire   [8:0] fixed_len_code327_q0;
wire   [11:0] fixed_dist_table306_address0;
reg    fixed_dist_table306_ce0;
wire   [14:0] fixed_dist_table306_q0;
wire   [11:0] fixed_dist_bl299_address0;
reg    fixed_dist_bl299_ce0;
wire   [3:0] fixed_dist_bl299_q0;
reg    inStream_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond5_reg_3045;
reg   [0:0] tmp_104_reg_3059;
wire    ap_CS_fsm_state16;
wire   [0:0] tmp_112_fu_2819_p2;
reg    outStream_V_V_blk_n;
reg    ap_enable_reg_pp0_iter8;
reg   [0:0] exitcond5_reg_3045_pp0_iter7_reg;
reg   [0:0] icmp41_reg_3346;
wire    ap_CS_fsm_state21;
wire   [0:0] exitcond_fu_3001_p2;
reg    outStreamSizeInBits_V_blk_n;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_fu_1426_p2;
reg   [15:0] i1_reg_315;
reg   [7:0] length_reg_326;
reg   [31:0] Lo_assign_s_reg_337;
reg   [31:0] loc_idx_reg_349;
reg   [15:0] localB_7_reg_361;
reg   [15:0] localB_7_259_reg_373;
reg   [15:0] localB_7_108_reg_385;
reg   [15:0] localB_7_109_reg_397;
reg   [15:0] localB_7_110_reg_409;
reg   [15:0] localB_7_111_reg_421;
reg   [15:0] localB_7_112_reg_433;
reg   [15:0] localB_7_113_reg_445;
reg   [63:0] p_Val2_60_reg_457;
reg   [63:0] p_0300_1_reg_469;
reg   [31:0] outByteCnt_reg_480;
reg   [15:0] localB_7_3_reg_492;
reg   [15:0] localB_6_3_reg_504;
reg   [15:0] localB_5_3_reg_516;
reg   [15:0] localB_4_3_reg_528;
reg   [15:0] localB_3_3_reg_540;
reg   [15:0] localB_2_3_reg_551;
reg   [15:0] localB_1_3_reg_562;
reg   [15:0] localB_0_3_reg_573;
reg   [63:0] p_0300_3_reg_584;
reg   [31:0] outByteCnt_1_reg_596;
reg    ap_block_state1;
wire   [15:0] size_fu_1422_p1;
reg   [15:0] size_reg_3036;
reg    ap_block_state2;
wire   [0:0] exitcond5_fu_1432_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op46_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
reg    ap_predicate_op303_write_state11;
reg    ap_block_state11_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond5_reg_3045_pp0_iter1_reg;
reg   [0:0] exitcond5_reg_3045_pp0_iter2_reg;
reg   [0:0] exitcond5_reg_3045_pp0_iter3_reg;
reg   [0:0] exitcond5_reg_3045_pp0_iter4_reg;
reg   [0:0] exitcond5_reg_3045_pp0_iter5_reg;
reg   [0:0] exitcond5_reg_3045_pp0_iter6_reg;
wire   [15:0] i_18_fu_1437_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [2:0] v_fu_1443_p1;
reg   [2:0] v_reg_3054;
reg   [2:0] v_reg_3054_pp0_iter1_reg;
wire   [0:0] tmp_104_fu_1447_p2;
wire   [7:0] tCh_fu_1572_p1;
reg   [7:0] tCh_reg_3063;
reg   [7:0] tCh_reg_3063_pp0_iter3_reg;
reg   [7:0] tLen_reg_3068;
reg   [15:0] tOffset_reg_3075;
reg   [15:0] tOffset_reg_3075_pp0_iter3_reg;
wire   [0:0] tmp_106_fu_1596_p2;
reg   [0:0] tmp_106_reg_3080;
reg   [0:0] tmp_106_reg_3080_pp0_iter4_reg;
reg   [0:0] tmp_106_reg_3080_pp0_iter5_reg;
reg   [0:0] tmp_106_reg_3080_pp0_iter6_reg;
wire   [0:0] tmp_82_fu_1611_p2;
reg   [0:0] tmp_82_reg_3091;
reg   [0:0] tmp_82_reg_3091_pp0_iter4_reg;
reg   [0:0] tmp_82_reg_3091_pp0_iter5_reg;
reg   [0:0] tmp_82_reg_3091_pp0_iter6_reg;
wire   [7:0] length_2_fu_1630_p3;
reg    ap_enable_reg_pp0_iter3;
wire   [63:0] tmp_110_fu_1643_p1;
reg   [63:0] tmp_110_reg_3112;
reg   [8:0] fixed_lenlit_table320_load_reg_3132;
reg    ap_enable_reg_pp0_iter5;
wire   [31:0] fixed_lenlit_bl_load_cast_fu_1653_p1;
reg   [31:0] fixed_lenlit_bl_load_cast_reg_3137;
wire   [31:0] tmp_108_fu_1657_p2;
reg   [31:0] tmp_108_reg_3142;
wire   [31:0] localBits_idx_fu_1663_p2;
reg   [31:0] localBits_idx_reg_3148;
wire   [31:0] fixed_lenlit_bl_load_1_cast_fu_1669_p1;
reg   [31:0] fixed_lenlit_bl_load_1_cast_reg_3158;
wire   [31:0] localBits_idx_68_fu_1673_p2;
reg   [31:0] localBits_idx_68_reg_3163;
reg   [14:0] fixed_dist_table306_load_reg_3171;
reg   [3:0] fixed_dist_bl299_load_reg_3176;
wire   [4:0] tmp80_fu_1683_p2;
reg   [4:0] tmp80_reg_3181;
wire   [0:0] tmp_1054_fu_1696_p2;
reg   [0:0] tmp_1054_reg_3186;
wire   [6:0] tmp_1055_fu_1702_p1;
reg   [6:0] tmp_1055_reg_3192;
wire   [6:0] tmp_1056_fu_1706_p1;
reg   [6:0] tmp_1056_reg_3197;
wire   [6:0] tmp_1061_fu_1732_p2;
reg   [6:0] tmp_1061_reg_3202;
wire   [63:0] tmp_1065_fu_1742_p2;
reg   [63:0] tmp_1065_reg_3207;
wire   [0:0] tmp_1075_fu_1760_p2;
reg   [0:0] tmp_1075_reg_3213;
wire   [63:0] tmp_1086_fu_1822_p2;
reg   [63:0] tmp_1086_reg_3218;
wire   [63:0] p_demorgan22_fu_1840_p2;
reg   [63:0] p_demorgan22_reg_3224;
wire   [0:0] tmp_1095_fu_1860_p2;
reg   [0:0] tmp_1095_reg_3230;
wire   [63:0] tmp_1106_fu_1920_p2;
reg   [63:0] tmp_1106_reg_3235;
wire   [63:0] p_demorgan23_fu_1938_p2;
reg   [63:0] p_demorgan23_reg_3241;
wire   [0:0] icmp_fu_1972_p2;
reg   [0:0] icmp_reg_3247;
wire   [0:0] sel_tmp15_fu_2000_p2;
reg   [0:0] sel_tmp15_reg_3253;
wire   [0:0] sel_tmp18_fu_2012_p2;
reg   [0:0] sel_tmp18_reg_3260;
wire   [0:0] sel_tmp21_fu_2024_p2;
reg   [0:0] sel_tmp21_reg_3268;
wire   [0:0] sel_tmp24_fu_2036_p2;
reg   [0:0] sel_tmp24_reg_3277;
wire   [0:0] sel_tmp27_fu_2048_p2;
reg   [0:0] sel_tmp27_reg_3287;
wire   [0:0] sel_tmp30_fu_2060_p2;
reg   [0:0] sel_tmp30_reg_3298;
reg   [0:0] sel_tmp30_reg_3298_pp0_iter7_reg;
wire   [0:0] sel_tmp_fu_2072_p2;
reg   [0:0] sel_tmp_reg_3310;
reg   [0:0] sel_tmp_reg_3310_pp0_iter7_reg;
wire   [31:0] loc_idx_1_fu_2134_p3;
reg   [31:0] loc_idx_1_reg_3323;
wire   [31:0] localBits_idx_3_fu_2198_p3;
reg    ap_enable_reg_pp0_iter6;
wire   [63:0] localBits_V_119_fu_2377_p1;
reg   [63:0] localBits_V_119_reg_3335;
wire   [63:0] localBits_V_125_fu_2680_p3;
reg   [63:0] localBits_V_125_reg_3341;
wire   [0:0] icmp41_fu_2696_p2;
wire   [63:0] tmp_V_121_fu_2702_p5;
reg   [63:0] tmp_V_121_reg_3350;
wire   [63:0] localBits_V_127_fu_2733_p3;
wire   [12:0] outByteCnt_s_fu_2755_p2;
reg   [12:0] outByteCnt_s_reg_3360;
wire    ap_CS_fsm_state12;
wire   [15:0] localB_0_fu_2785_p1;
wire    ap_CS_fsm_state14;
wire   [0:0] tmp_105_fu_2779_p2;
wire   [31:0] loc_idx_4_fu_2789_p2;
reg   [31:0] loc_idx_4_reg_3380;
wire   [63:0] localBits_V_128_fu_2809_p1;
wire    ap_CS_fsm_state15;
wire   [31:0] i_fu_2813_p2;
reg    ap_block_state16;
wire   [2:0] j_fu_2831_p2;
reg   [2:0] j_reg_3409;
wire    ap_CS_fsm_state17;
wire   [5:0] Lo_assign_3_fu_2841_p3;
reg   [5:0] Lo_assign_3_reg_3414;
wire   [0:0] exitcond6_fu_2825_p2;
wire   [5:0] Hi_assign_11_fu_2849_p2;
reg   [5:0] Hi_assign_11_reg_3420;
wire   [63:0] p_Result_33_fu_2977_p2;
wire    ap_CS_fsm_state18;
wire   [2:0] j_18_fu_2989_p2;
reg   [2:0] j_18_reg_3434;
wire    ap_CS_fsm_state19;
wire   [2:0] j_19_fu_3007_p2;
reg    ap_block_state21;
wire   [31:0] i_19_fu_3019_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter7;
reg    ap_condition_pp0_exit_iter7_state10;
reg   [63:0] p_s_reg_294;
reg   [255:0] size_0_in_reg_306;
reg   [31:0] ap_phi_mux_Lo_assign_s_phi_fu_341_p4;
reg   [31:0] ap_phi_mux_loc_idx_phi_fu_353_p4;
reg   [31:0] ap_phi_mux_loc_idx_2_phi_fu_612_p4;
reg   [15:0] ap_phi_mux_localB_7_phi_fu_365_p4;
reg   [15:0] ap_phi_mux_localB_7_259_phi_fu_377_p4;
reg   [15:0] ap_phi_mux_localB_7_108_phi_fu_389_p4;
reg   [15:0] ap_phi_mux_localB_7_109_phi_fu_401_p4;
reg   [15:0] ap_phi_mux_localB_7_110_phi_fu_413_p4;
reg   [15:0] ap_phi_mux_localB_7_111_phi_fu_425_p4;
reg   [15:0] ap_phi_mux_localB_7_112_phi_fu_437_p4;
reg   [15:0] ap_phi_mux_localB_7_113_phi_fu_449_p4;
reg   [63:0] ap_phi_mux_p_Val2_60_phi_fu_461_p4;
reg   [63:0] ap_phi_mux_p_0300_1_phi_fu_472_p4;
reg   [31:0] ap_phi_mux_outByteCnt_phi_fu_484_p4;
wire   [15:0] ap_phi_reg_pp0_iter7_localB_7_3_reg_492;
wire   [15:0] localB_7_289_fu_2430_p3;
wire   [15:0] ap_phi_reg_pp0_iter7_localB_6_3_reg_504;
wire   [15:0] localB_7_290_fu_2481_p3;
wire   [15:0] ap_phi_reg_pp0_iter7_localB_5_3_reg_516;
wire   [15:0] localB_7_291_fu_2525_p3;
wire   [15:0] ap_phi_reg_pp0_iter7_localB_4_3_reg_528;
wire   [15:0] localB_7_292_fu_2562_p3;
wire   [15:0] ap_phi_reg_pp0_iter7_localB_3_3_reg_540;
wire   [15:0] localB_7_281_fu_2592_p3;
wire   [15:0] ap_phi_reg_pp0_iter7_localB_2_3_reg_551;
wire   [15:0] localB_7_284_fu_2614_p3;
wire   [15:0] ap_phi_reg_pp0_iter7_localB_1_3_reg_562;
wire   [15:0] localB_7_286_fu_2629_p3;
wire   [15:0] ap_phi_reg_pp0_iter7_localB_0_3_reg_573;
wire   [15:0] localB_7_287_fu_2637_p3;
wire   [63:0] ap_phi_reg_pp0_iter7_p_0300_3_reg_584;
wire   [31:0] outByteCnt_3_fu_2715_p2;
wire   [31:0] ap_phi_reg_pp0_iter7_outByteCnt_1_reg_596;
wire   [31:0] loc_idx_6_fu_2722_p2;
wire   [31:0] ap_phi_reg_pp0_iter7_loc_idx_2_reg_608;
reg   [15:0] localB_7_4_reg_619;
reg   [15:0] localB_6_4_reg_630;
reg   [15:0] localB_5_4_reg_641;
reg   [15:0] localB_4_4_reg_652;
reg   [15:0] localB_3_4_reg_663;
reg   [15:0] localB_2_4_reg_674;
reg   [15:0] localB_1_4_reg_685;
reg   [15:0] localB_0_4_reg_696;
reg   [63:0] p_Val2_4_reg_707;
reg   [31:0] i4_reg_718;
reg   [31:0] loc_idx_3_reg_730;
reg   [15:0] localB_7_5_reg_741;
wire   [2:0] tmp_1120_fu_2795_p1;
reg   [15:0] localB_6_5_reg_771;
reg   [15:0] localB_5_5_reg_801;
reg   [15:0] localB_4_5_reg_831;
reg   [15:0] localB_3_5_reg_861;
reg   [15:0] localB_2_5_reg_891;
reg   [15:0] localB_1_5_reg_921;
reg   [15:0] localB_0_5_reg_951;
reg   [15:0] localB_7_6_reg_981;
reg   [15:0] localB_6_6_reg_992;
reg   [15:0] localB_5_6_reg_1003;
reg   [15:0] localB_4_6_reg_1014;
reg   [15:0] localB_3_7_reg_1134;
reg   [15:0] localB_3_6_reg_1025;
reg   [15:0] localB_2_7_reg_1146;
reg   [15:0] localB_2_6_reg_1036;
reg   [15:0] localB_1_7_reg_1158;
reg   [15:0] localB_1_6_reg_1047;
reg   [15:0] localB_0_7_reg_1170;
reg   [15:0] localB_0_6_reg_1058;
reg   [63:0] p_Val2_65_reg_1093;
reg   [63:0] p_0300_4_reg_1069;
reg   [31:0] i6_reg_1081;
wire   [2:0] ap_phi_mux_j7_phi_fu_1110_p4;
reg   [2:0] j7_reg_1106;
reg   [15:0] val_assign_reg_1117;
reg   [15:0] ap_phi_mux_localB_3_7_be_phi_fu_1215_p8;
wire    ap_CS_fsm_state20;
reg   [15:0] ap_phi_mux_localB_2_7_be_phi_fu_1234_p8;
reg   [15:0] ap_phi_mux_localB_1_7_be_phi_fu_1253_p8;
reg   [15:0] ap_phi_mux_localB_0_7_be_phi_fu_1272_p8;
reg   [2:0] j10_reg_1182;
reg   [15:0] localB_0_24_reg_1194;
wire   [0:0] exitcond7_fu_2983_p2;
wire   [2:0] tmp_136_t_fu_2995_p2;
reg   [15:0] localB_7_7_reg_1287;
reg   [15:0] ap_phi_mux_localB_7_7_be_phi_fu_1350_p8;
reg   [15:0] localB_6_7_reg_1299;
reg   [15:0] ap_phi_mux_localB_6_7_be_phi_fu_1369_p8;
reg   [15:0] localB_5_7_reg_1311;
reg   [15:0] ap_phi_mux_localB_5_7_be_phi_fu_1388_p8;
reg   [15:0] localB_4_7_reg_1323;
reg   [15:0] ap_phi_mux_localB_4_7_be_phi_fu_1407_p8;
reg   [2:0] j9_reg_1335;
wire   [2:0] tmp_142_t_fu_3013_p2;
wire   [63:0] tmp_109_fu_1602_p1;
wire   [63:0] tmp_107_fu_1638_p1;
wire   [63:0] tmp_111_fu_1648_p1;
wire   [15:0] tmp_3_fu_2772_p2;
reg    ap_block_pp0_stage0_01001;
reg   [255:0] p_Val2_s_fu_180;
wire   [7:0] Lo_assign_fu_1461_p3;
wire   [7:0] Hi_assign_fu_1468_p2;
wire   [8:0] tmp_1038_fu_1480_p1;
wire   [8:0] tmp_1039_fu_1484_p1;
wire   [0:0] tmp_1037_fu_1474_p2;
wire   [8:0] tmp_1041_fu_1498_p2;
wire   [8:0] tmp_1043_fu_1510_p2;
reg   [255:0] tmp_1040_fu_1488_p4;
wire   [8:0] tmp_1042_fu_1504_p2;
wire   [8:0] tmp_1044_fu_1516_p3;
wire   [8:0] tmp_1046_fu_1532_p3;
wire   [8:0] tmp_1047_fu_1540_p2;
wire   [255:0] tmp_1045_fu_1524_p3;
wire   [255:0] tmp_1048_fu_1546_p1;
wire   [255:0] tmp_1049_fu_1550_p1;
wire   [255:0] tmp_1050_fu_1554_p2;
wire   [255:0] tmp_1051_fu_1560_p2;
wire   [255:0] p_Result_s_fu_1566_p2;
wire   [7:0] tmp_81_fu_1606_p2;
wire   [7:0] sel_tmp5_v_fu_1617_p3;
wire   [7:0] length_9_fu_1624_p2;
wire   [4:0] fixed_dist_bl_load_cast_cast_fu_1679_p1;
wire   [31:0] Hi_assign_s_fu_1689_p2;
wire   [6:0] tmp_1057_fu_1710_p2;
wire   [6:0] tmp_1058_fu_1716_p3;
wire   [6:0] tmp_1060_fu_1724_p3;
wire   [63:0] tmp_V_126_fu_1693_p1;
wire   [63:0] tmp_1062_fu_1738_p1;
wire   [7:0] length_code_fu_1748_p1;
wire   [31:0] Hi_assign_9_fu_1752_p2;
wire   [6:0] tmp_1076_fu_1766_p1;
wire   [6:0] tmp_1077_fu_1770_p1;
wire   [6:0] tmp_1078_fu_1774_p2;
wire   [6:0] tmp_1079_fu_1780_p3;
wire   [6:0] tmp_1081_fu_1796_p3;
wire   [6:0] tmp_1080_fu_1788_p3;
wire   [6:0] tmp_1082_fu_1804_p2;
wire   [63:0] tmp_V_127_fu_1756_p1;
wire   [63:0] tmp_1083_fu_1810_p1;
wire   [63:0] tmp_1084_fu_1814_p1;
wire   [63:0] tmp_1085_fu_1818_p1;
wire   [63:0] tmp_1089_fu_1828_p2;
wire   [63:0] tmp_1090_fu_1834_p2;
wire  signed [31:0] tmp265_cast_fu_1849_p1;
wire   [31:0] Hi_assign_10_fu_1852_p2;
wire   [6:0] tmp_1096_fu_1865_p1;
wire   [6:0] tmp_1097_fu_1868_p1;
wire   [6:0] tmp_1098_fu_1872_p2;
wire   [6:0] tmp_1099_fu_1878_p3;
wire   [6:0] tmp_1101_fu_1894_p3;
wire   [6:0] tmp_1100_fu_1886_p3;
wire   [6:0] tmp_1102_fu_1902_p2;
wire   [63:0] tmp_V_128_fu_1857_p1;
wire   [63:0] tmp_1103_fu_1908_p1;
wire   [63:0] tmp_1104_fu_1912_p1;
wire   [63:0] tmp_1105_fu_1916_p1;
wire   [63:0] tmp_1109_fu_1926_p2;
wire   [63:0] tmp_1110_fu_1932_p2;
wire   [31:0] fixed_dist_bl_load_cast_fu_1846_p1;
wire   [31:0] localBits_idx_4_fu_1944_p2;
wire   [31:0] localBits_idx_69_fu_1949_p3;
wire   [31:0] localBits_idx_2_fu_1956_p3;
wire   [27:0] tmp_1115_fu_1962_p4;
wire   [2:0] tmp_1117_fu_1990_p1;
wire   [0:0] sel_tmp14_fu_1994_p2;
wire   [0:0] sel_tmp17_fu_2006_p2;
wire   [0:0] sel_tmp20_fu_2018_p2;
wire   [0:0] sel_tmp23_fu_2030_p2;
wire   [0:0] sel_tmp26_fu_2042_p2;
wire   [0:0] sel_tmp29_fu_2054_p2;
wire   [0:0] sel_tmp32_fu_2066_p2;
wire   [31:0] loc_idx_5_fu_1984_p2;
wire   [31:0] loc_idx_56_fu_2078_p3;
wire   [31:0] loc_idx_57_fu_2086_p3;
wire   [31:0] loc_idx_58_fu_2094_p3;
wire   [31:0] loc_idx_59_fu_2102_p3;
wire   [31:0] loc_idx_60_fu_2110_p3;
wire   [31:0] loc_idx_61_fu_2118_p3;
wire   [31:0] loc_idx_62_fu_2126_p3;
wire   [31:0] localBits_idx_5_fu_1978_p2;
wire   [31:0] localBits_idx_70_fu_2142_p3;
wire   [31:0] localBits_idx_71_fu_2150_p3;
wire   [31:0] localBits_idx_72_fu_2158_p3;
wire   [31:0] localBits_idx_73_fu_2166_p3;
wire   [31:0] localBits_idx_74_fu_2174_p3;
wire   [31:0] localBits_idx_75_fu_2182_p3;
wire   [31:0] localBits_idx_76_fu_2190_p3;
wire   [6:0] tmp_1059_fu_2206_p3;
reg   [63:0] tmp_1066_fu_2218_p4;
wire   [63:0] tmp_1063_fu_2211_p1;
wire   [63:0] tmp_1064_fu_2215_p1;
wire   [63:0] tmp_1068_fu_2233_p2;
wire   [63:0] tmp_1069_fu_2239_p2;
wire   [63:0] p_demorgan_fu_2245_p2;
wire   [63:0] tmp_1070_fu_2251_p2;
wire   [63:0] tmp_1067_fu_2227_p3;
wire   [63:0] tmp_1071_fu_2257_p2;
wire   [63:0] tmp_1072_fu_2263_p2;
reg   [63:0] tmp_1087_fu_2275_p4;
wire   [63:0] tmp_1091_fu_2290_p2;
wire   [63:0] tmp_1088_fu_2284_p3;
wire   [63:0] tmp_1092_fu_2295_p2;
wire   [63:0] tmp_1093_fu_2301_p2;
reg   [63:0] tmp_1107_fu_2312_p4;
wire   [63:0] p_Result_31_fu_2306_p2;
wire   [63:0] tmp_1111_fu_2327_p2;
wire   [63:0] tmp_1108_fu_2321_p3;
wire   [63:0] tmp_1112_fu_2332_p2;
wire   [63:0] tmp_1113_fu_2338_p2;
wire   [63:0] p_Result_32_fu_2343_p2;
wire   [63:0] p_Result_30_fu_2269_p2;
wire   [63:0] localBits_V_117_fu_2349_p3;
wire   [63:0] localBits_V_129_fu_2356_p3;
wire   [47:0] localBits_V_4_fu_2367_p4;
wire   [15:0] localB_0_23_fu_2363_p1;
wire   [15:0] localB_7_124_fu_2381_p3;
wire   [15:0] localB_7_114_fu_2388_p3;
wire   [15:0] localB_7_115_fu_2395_p3;
wire   [15:0] localB_7_116_fu_2402_p3;
wire   [15:0] localB_7_117_fu_2409_p3;
wire   [15:0] localB_7_118_fu_2416_p3;
wire   [15:0] localB_7_119_fu_2423_p3;
wire   [15:0] localB_7_260_fu_2439_p3;
wire   [15:0] localB_7_261_fu_2446_p3;
wire   [15:0] localB_7_262_fu_2453_p3;
wire   [15:0] localB_7_263_fu_2460_p3;
wire   [15:0] localB_7_264_fu_2467_p3;
wire   [15:0] localB_7_265_fu_2474_p3;
wire   [15:0] localB_7_267_fu_2490_p3;
wire   [15:0] localB_7_268_fu_2497_p3;
wire   [15:0] localB_7_269_fu_2504_p3;
wire   [15:0] localB_7_270_fu_2511_p3;
wire   [15:0] localB_7_271_fu_2518_p3;
wire   [15:0] localB_7_273_fu_2534_p3;
wire   [15:0] localB_7_274_fu_2541_p3;
wire   [15:0] localB_7_275_fu_2548_p3;
wire   [15:0] localB_7_276_fu_2555_p3;
wire   [15:0] localB_7_278_fu_2571_p3;
wire   [15:0] localB_7_279_fu_2578_p3;
wire   [15:0] localB_7_280_fu_2585_p3;
wire   [15:0] localB_7_282_fu_2600_p3;
wire   [15:0] localB_7_283_fu_2607_p3;
wire   [15:0] localB_7_285_fu_2622_p3;
wire   [63:0] localBits_V_120_fu_2645_p3;
wire   [63:0] localBits_V_121_fu_2652_p3;
wire   [63:0] localBits_V_122_fu_2659_p3;
wire   [63:0] localBits_V_123_fu_2666_p3;
wire   [63:0] localBits_V_124_fu_2673_p3;
wire   [29:0] tmp_1118_fu_2687_p4;
wire   [63:0] localBits_V_126_fu_2728_p3;
wire   [11:0] tmp_1033_fu_2739_p1;
wire   [12:0] tmp_1034_fu_2751_p1;
wire   [12:0] tmp_101_fu_2743_p3;
wire   [15:0] tmp_102_fu_2761_p3;
wire   [15:0] tmp_1035_fu_2768_p1;
wire   [47:0] localBits_V_fu_2799_p4;
wire   [1:0] tmp_1121_fu_2837_p1;
wire   [6:0] tmp_1123_fu_2863_p1;
wire   [0:0] tmp_1122_fu_2859_p2;
wire   [6:0] tmp_1124_fu_2866_p1;
wire   [6:0] tmp_1125_fu_2869_p2;
wire   [6:0] tmp_1126_fu_2875_p3;
wire   [6:0] tmp_1128_fu_2891_p3;
wire   [6:0] tmp_1127_fu_2883_p3;
wire   [6:0] tmp_1129_fu_2899_p2;
wire   [63:0] tmp_V_129_fu_2855_p1;
wire   [63:0] tmp_1130_fu_2905_p1;
wire   [63:0] tmp_1133_fu_2917_p2;
reg   [63:0] tmp_1134_fu_2923_p4;
wire   [63:0] tmp_1131_fu_2909_p1;
wire   [63:0] tmp_1132_fu_2913_p1;
wire   [63:0] tmp_1136_fu_2941_p2;
wire   [63:0] tmp_1137_fu_2947_p2;
wire   [63:0] p_demorgan24_fu_2953_p2;
wire   [63:0] tmp_1138_fu_2959_p2;
wire   [63:0] tmp_1135_fu_2933_p3;
wire   [63:0] tmp_1139_fu_2965_p2;
wire   [63:0] tmp_1140_fu_2971_p2;
reg   [12:0] ap_NS_fsm;
wire    ap_int_blocking_cur_n;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_548;
reg    ap_condition_1994;
reg    ap_condition_1998;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 13'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
end

gZip_cu_fixedHuffman83_fixed_lenlit_table #(
    .DataWidth( 9 ),
    .AddressRange( 264 ),
    .AddressWidth( 9 ))
fixed_lenlit_table320_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_lenlit_table320_address0),
    .ce0(fixed_lenlit_table320_ce0),
    .q0(fixed_lenlit_table320_q0),
    .address1(fixed_lenlit_table320_address1),
    .ce1(fixed_lenlit_table320_ce1),
    .q1(fixed_lenlit_table320_q1)
);

gZip_cu_fixedHuffman83_fixed_lenlit_bl #(
    .DataWidth( 4 ),
    .AddressRange( 264 ),
    .AddressWidth( 9 ))
fixed_lenlit_bl313_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_lenlit_bl313_address0),
    .ce0(fixed_lenlit_bl313_ce0),
    .q0(fixed_lenlit_bl313_q0),
    .address1(fixed_lenlit_bl313_address1),
    .ce1(fixed_lenlit_bl313_ce1),
    .q1(fixed_lenlit_bl313_q1)
);

gZip_cu_fixedHuffman83_fixed_len_code #(
    .DataWidth( 9 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
fixed_len_code327_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_len_code327_address0),
    .ce0(fixed_len_code327_ce0),
    .q0(fixed_len_code327_q0)
);

gZip_cu_fixedHuffman83_fixed_dist_table #(
    .DataWidth( 15 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
fixed_dist_table306_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_dist_table306_address0),
    .ce0(fixed_dist_table306_ce0),
    .q0(fixed_dist_table306_q0)
);

gZip_cu_fixedHuffman83_fixed_dist_bl #(
    .DataWidth( 4 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
fixed_dist_bl299_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_dist_bl299_address0),
    .ce0(fixed_dist_bl299_ce0),
    .q0(fixed_dist_bl299_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond5_fu_1432_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter7_state10)) | (~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd0)))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter7_state10))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter6;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (exitcond5_reg_3045_pp0_iter5_reg == 1'd0))) begin
        Lo_assign_s_reg_337 <= localBits_idx_3_fu_2198_p3;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd0))) begin
        Lo_assign_s_reg_337 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond5_fu_1432_p2 == 1'd0))) begin
        i1_reg_315 <= i_18_fu_1437_p2;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd0))) begin
        i1_reg_315 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        i4_reg_718 <= i_fu_2813_p2;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        i4_reg_718 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd0))) begin
        i6_reg_1081 <= 32'd0;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_3001_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd1))) begin
        i6_reg_1081 <= i_19_fu_3019_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        j10_reg_1182 <= j_18_reg_3434;
    end else if (((1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_2825_p2 == 1'd1))) begin
        j10_reg_1182 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((inStream_V_V_empty_n == 1'b0) & (tmp_112_fu_2819_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state16) & (tmp_112_fu_2819_p2 == 1'd1))) begin
        j7_reg_1106 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        j7_reg_1106 <= j_reg_3409;
    end
end

always @ (posedge ap_clk) begin
    if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_3001_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0))) begin
        j9_reg_1335 <= j_19_fu_3007_p2;
    end else if (((1'b1 == ap_CS_fsm_state19) & (exitcond7_fu_2983_p2 == 1'd1))) begin
        j9_reg_1335 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (exitcond5_reg_3045_pp0_iter2_reg == 1'd0))) begin
        length_reg_326 <= length_2_fu_1630_p3;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd0))) begin
        length_reg_326 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        loc_idx_3_reg_730 <= loc_idx_4_reg_3380;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        loc_idx_3_reg_730 <= loc_idx_reg_349;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
        loc_idx_reg_349 <= ap_phi_mux_loc_idx_2_phi_fu_612_p4;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd0))) begin
        loc_idx_reg_349 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (exitcond7_fu_2983_p2 == 1'd0))) begin
        if ((tmp_136_t_fu_2995_p2 == 3'd4)) begin
            localB_0_24_reg_1194 <= localB_4_6_reg_1014;
        end else if ((1'b1 == ap_condition_1994)) begin
            localB_0_24_reg_1194 <= localB_7_6_reg_981;
        end else if ((tmp_136_t_fu_2995_p2 == 3'd6)) begin
            localB_0_24_reg_1194 <= localB_6_6_reg_992;
        end else if ((tmp_136_t_fu_2995_p2 == 3'd5)) begin
            localB_0_24_reg_1194 <= localB_5_6_reg_1003;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if (((icmp41_fu_2696_p2 == 1'd1) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
            localB_0_3_reg_573 <= localB_7_287_fu_2637_p3;
        end else if (((icmp41_fu_2696_p2 == 1'd0) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
            localB_0_3_reg_573 <= localB_7_292_fu_2562_p3;
        end else if ((1'b1 == 1'b1)) begin
            localB_0_3_reg_573 <= ap_phi_reg_pp0_iter7_localB_0_3_reg_573;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        localB_0_4_reg_696 <= localB_0_5_reg_951;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        localB_0_4_reg_696 <= localB_7_113_reg_445;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1120_fu_2795_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1))) begin
        localB_0_5_reg_951 <= localB_0_fu_2785_p1;
    end else if ((((tmp_1120_fu_2795_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)))) begin
        localB_0_5_reg_951 <= localB_0_4_reg_696;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd0))) begin
        localB_0_6_reg_1058 <= localB_0_4_reg_696;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_3001_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd1))) begin
        localB_0_6_reg_1058 <= localB_0_7_reg_1170;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        localB_0_7_reg_1170 <= ap_phi_mux_localB_0_7_be_phi_fu_1272_p8;
    end else if (((1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_2825_p2 == 1'd1))) begin
        localB_0_7_reg_1170 <= localB_0_6_reg_1058;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if (((icmp41_fu_2696_p2 == 1'd1) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
            localB_1_3_reg_562 <= localB_7_286_fu_2629_p3;
        end else if (((icmp41_fu_2696_p2 == 1'd0) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
            localB_1_3_reg_562 <= localB_7_291_fu_2525_p3;
        end else if ((1'b1 == 1'b1)) begin
            localB_1_3_reg_562 <= ap_phi_reg_pp0_iter7_localB_1_3_reg_562;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        localB_1_4_reg_685 <= localB_1_5_reg_921;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        localB_1_4_reg_685 <= localB_7_112_reg_433;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1120_fu_2795_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1))) begin
        localB_1_5_reg_921 <= localB_0_fu_2785_p1;
    end else if ((((tmp_1120_fu_2795_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)))) begin
        localB_1_5_reg_921 <= localB_1_4_reg_685;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd0))) begin
        localB_1_6_reg_1047 <= localB_1_4_reg_685;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_3001_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd1))) begin
        localB_1_6_reg_1047 <= localB_1_7_reg_1158;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        localB_1_7_reg_1158 <= ap_phi_mux_localB_1_7_be_phi_fu_1253_p8;
    end else if (((1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_2825_p2 == 1'd1))) begin
        localB_1_7_reg_1158 <= localB_1_6_reg_1047;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if (((icmp41_fu_2696_p2 == 1'd1) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
            localB_2_3_reg_551 <= localB_7_284_fu_2614_p3;
        end else if (((icmp41_fu_2696_p2 == 1'd0) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
            localB_2_3_reg_551 <= localB_7_290_fu_2481_p3;
        end else if ((1'b1 == 1'b1)) begin
            localB_2_3_reg_551 <= ap_phi_reg_pp0_iter7_localB_2_3_reg_551;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        localB_2_4_reg_674 <= localB_2_5_reg_891;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        localB_2_4_reg_674 <= localB_7_111_reg_421;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1120_fu_2795_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1))) begin
        localB_2_5_reg_891 <= localB_0_fu_2785_p1;
    end else if ((((tmp_1120_fu_2795_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)))) begin
        localB_2_5_reg_891 <= localB_2_4_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd0))) begin
        localB_2_6_reg_1036 <= localB_2_4_reg_674;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_3001_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd1))) begin
        localB_2_6_reg_1036 <= localB_2_7_reg_1146;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        localB_2_7_reg_1146 <= ap_phi_mux_localB_2_7_be_phi_fu_1234_p8;
    end else if (((1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_2825_p2 == 1'd1))) begin
        localB_2_7_reg_1146 <= localB_2_6_reg_1036;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if (((icmp41_fu_2696_p2 == 1'd1) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
            localB_3_3_reg_540 <= localB_7_281_fu_2592_p3;
        end else if (((icmp41_fu_2696_p2 == 1'd0) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
            localB_3_3_reg_540 <= localB_7_289_fu_2430_p3;
        end else if ((1'b1 == 1'b1)) begin
            localB_3_3_reg_540 <= ap_phi_reg_pp0_iter7_localB_3_3_reg_540;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        localB_3_4_reg_663 <= localB_3_5_reg_861;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        localB_3_4_reg_663 <= localB_7_110_reg_409;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1120_fu_2795_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1))) begin
        localB_3_5_reg_861 <= localB_0_fu_2785_p1;
    end else if ((((tmp_1120_fu_2795_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)))) begin
        localB_3_5_reg_861 <= localB_3_4_reg_663;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd0))) begin
        localB_3_6_reg_1025 <= localB_3_4_reg_663;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_3001_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd1))) begin
        localB_3_6_reg_1025 <= localB_3_7_reg_1134;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        localB_3_7_reg_1134 <= ap_phi_mux_localB_3_7_be_phi_fu_1215_p8;
    end else if (((1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_2825_p2 == 1'd1))) begin
        localB_3_7_reg_1134 <= localB_3_6_reg_1025;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if (((icmp41_fu_2696_p2 == 1'd1) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
            localB_4_3_reg_528 <= localB_7_292_fu_2562_p3;
        end else if (((icmp41_fu_2696_p2 == 1'd0) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
            localB_4_3_reg_528 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            localB_4_3_reg_528 <= ap_phi_reg_pp0_iter7_localB_4_3_reg_528;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        localB_4_4_reg_652 <= localB_4_5_reg_831;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        localB_4_4_reg_652 <= localB_7_109_reg_397;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1120_fu_2795_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1))) begin
        localB_4_5_reg_831 <= localB_0_fu_2785_p1;
    end else if ((((tmp_1120_fu_2795_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)))) begin
        localB_4_5_reg_831 <= localB_4_4_reg_652;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd0))) begin
        localB_4_6_reg_1014 <= localB_4_4_reg_652;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_3001_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd1))) begin
        localB_4_6_reg_1014 <= localB_4_7_reg_1323;
    end
end

always @ (posedge ap_clk) begin
    if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_3001_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0))) begin
        localB_4_7_reg_1323 <= ap_phi_mux_localB_4_7_be_phi_fu_1407_p8;
    end else if (((1'b1 == ap_CS_fsm_state19) & (exitcond7_fu_2983_p2 == 1'd1))) begin
        localB_4_7_reg_1323 <= localB_4_6_reg_1014;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if (((icmp41_fu_2696_p2 == 1'd1) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
            localB_5_3_reg_516 <= localB_7_291_fu_2525_p3;
        end else if (((icmp41_fu_2696_p2 == 1'd0) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
            localB_5_3_reg_516 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            localB_5_3_reg_516 <= ap_phi_reg_pp0_iter7_localB_5_3_reg_516;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        localB_5_4_reg_641 <= localB_5_5_reg_801;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        localB_5_4_reg_641 <= localB_7_108_reg_385;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1120_fu_2795_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1))) begin
        localB_5_5_reg_801 <= localB_0_fu_2785_p1;
    end else if ((((tmp_1120_fu_2795_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)))) begin
        localB_5_5_reg_801 <= localB_5_4_reg_641;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd0))) begin
        localB_5_6_reg_1003 <= localB_5_4_reg_641;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_3001_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd1))) begin
        localB_5_6_reg_1003 <= localB_5_7_reg_1311;
    end
end

always @ (posedge ap_clk) begin
    if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_3001_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0))) begin
        localB_5_7_reg_1311 <= ap_phi_mux_localB_5_7_be_phi_fu_1388_p8;
    end else if (((1'b1 == ap_CS_fsm_state19) & (exitcond7_fu_2983_p2 == 1'd1))) begin
        localB_5_7_reg_1311 <= localB_5_6_reg_1003;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if (((icmp41_fu_2696_p2 == 1'd1) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
            localB_6_3_reg_504 <= localB_7_290_fu_2481_p3;
        end else if (((icmp41_fu_2696_p2 == 1'd0) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
            localB_6_3_reg_504 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            localB_6_3_reg_504 <= ap_phi_reg_pp0_iter7_localB_6_3_reg_504;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        localB_6_4_reg_630 <= localB_6_5_reg_771;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        localB_6_4_reg_630 <= localB_7_259_reg_373;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1120_fu_2795_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1))) begin
        localB_6_5_reg_771 <= localB_0_fu_2785_p1;
    end else if ((((tmp_1120_fu_2795_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)))) begin
        localB_6_5_reg_771 <= localB_6_4_reg_630;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd0))) begin
        localB_6_6_reg_992 <= localB_6_4_reg_630;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_3001_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd1))) begin
        localB_6_6_reg_992 <= localB_6_7_reg_1299;
    end
end

always @ (posedge ap_clk) begin
    if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_3001_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0))) begin
        localB_6_7_reg_1299 <= ap_phi_mux_localB_6_7_be_phi_fu_1369_p8;
    end else if (((1'b1 == ap_CS_fsm_state19) & (exitcond7_fu_2983_p2 == 1'd1))) begin
        localB_6_7_reg_1299 <= localB_6_6_reg_992;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0))) begin
        localB_7_108_reg_385 <= localB_5_3_reg_516;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd0))) begin
        localB_7_108_reg_385 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0))) begin
        localB_7_109_reg_397 <= localB_4_3_reg_528;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd0))) begin
        localB_7_109_reg_397 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0))) begin
        localB_7_110_reg_409 <= localB_3_3_reg_540;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd0))) begin
        localB_7_110_reg_409 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0))) begin
        localB_7_111_reg_421 <= localB_2_3_reg_551;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd0))) begin
        localB_7_111_reg_421 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0))) begin
        localB_7_112_reg_433 <= localB_1_3_reg_562;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd0))) begin
        localB_7_112_reg_433 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0))) begin
        localB_7_113_reg_445 <= localB_0_3_reg_573;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd0))) begin
        localB_7_113_reg_445 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0))) begin
        localB_7_259_reg_373 <= localB_6_3_reg_504;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd0))) begin
        localB_7_259_reg_373 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if (((icmp41_fu_2696_p2 == 1'd1) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
            localB_7_3_reg_492 <= localB_7_289_fu_2430_p3;
        end else if (((icmp41_fu_2696_p2 == 1'd0) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
            localB_7_3_reg_492 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            localB_7_3_reg_492 <= ap_phi_reg_pp0_iter7_localB_7_3_reg_492;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        localB_7_4_reg_619 <= localB_7_5_reg_741;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        localB_7_4_reg_619 <= localB_7_reg_361;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_1120_fu_2795_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)) | ((tmp_1120_fu_2795_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1)))) begin
        localB_7_5_reg_741 <= localB_7_4_reg_619;
    end else if (((tmp_1120_fu_2795_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1))) begin
        localB_7_5_reg_741 <= localB_0_fu_2785_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd0))) begin
        localB_7_6_reg_981 <= localB_7_4_reg_619;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_3001_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd1))) begin
        localB_7_6_reg_981 <= localB_7_7_reg_1287;
    end
end

always @ (posedge ap_clk) begin
    if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_3001_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0))) begin
        localB_7_7_reg_1287 <= ap_phi_mux_localB_7_7_be_phi_fu_1350_p8;
    end else if (((1'b1 == ap_CS_fsm_state19) & (exitcond7_fu_2983_p2 == 1'd1))) begin
        localB_7_7_reg_1287 <= localB_7_6_reg_981;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0))) begin
        localB_7_reg_361 <= localB_7_3_reg_492;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd0))) begin
        localB_7_reg_361 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if (((icmp41_fu_2696_p2 == 1'd1) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
            outByteCnt_1_reg_596 <= ap_phi_mux_outByteCnt_phi_fu_484_p4;
        end else if (((icmp41_fu_2696_p2 == 1'd0) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
            outByteCnt_1_reg_596 <= outByteCnt_3_fu_2715_p2;
        end else if ((1'b1 == 1'b1)) begin
            outByteCnt_1_reg_596 <= ap_phi_reg_pp0_iter7_outByteCnt_1_reg_596;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0))) begin
        outByteCnt_reg_480 <= outByteCnt_1_reg_596;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd0))) begin
        outByteCnt_reg_480 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0))) begin
        p_0300_1_reg_469 <= p_0300_3_reg_584;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd0))) begin
        p_0300_1_reg_469 <= p_s_reg_294;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if (((icmp41_fu_2696_p2 == 1'd1) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
            p_0300_3_reg_584 <= ap_phi_mux_p_0300_1_phi_fu_472_p4;
        end else if (((icmp41_fu_2696_p2 == 1'd0) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
            p_0300_3_reg_584 <= tmp_V_121_fu_2702_p5;
        end else if ((1'b1 == 1'b1)) begin
            p_0300_3_reg_584 <= ap_phi_reg_pp0_iter7_p_0300_3_reg_584;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd0))) begin
        p_0300_4_reg_1069 <= p_0300_1_reg_469;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_3001_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd1))) begin
        p_0300_4_reg_1069 <= p_Val2_65_reg_1093;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_Val2_4_reg_707 <= localBits_V_128_fu_2809_p1;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        p_Val2_4_reg_707 <= p_Val2_60_reg_457;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0))) begin
        p_Val2_60_reg_457 <= localBits_V_127_fu_2733_p3;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd0))) begin
        p_Val2_60_reg_457 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((inStream_V_V_empty_n == 1'b0) & (tmp_112_fu_2819_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state16) & (tmp_112_fu_2819_p2 == 1'd1))) begin
        p_Val2_65_reg_1093 <= p_0300_4_reg_1069;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_Val2_65_reg_1093 <= p_Result_33_fu_2977_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_2825_p2 == 1'd0))) begin
        if ((ap_phi_mux_j7_phi_fu_1110_p4 == 3'd0)) begin
            val_assign_reg_1117 <= localB_0_6_reg_1058;
        end else if ((1'b1 == ap_condition_1998)) begin
            val_assign_reg_1117 <= localB_3_6_reg_1025;
        end else if ((ap_phi_mux_j7_phi_fu_1110_p4 == 3'd2)) begin
            val_assign_reg_1117 <= localB_2_6_reg_1036;
        end else if ((ap_phi_mux_j7_phi_fu_1110_p4 == 3'd1)) begin
            val_assign_reg_1117 <= localB_1_6_reg_1047;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_2825_p2 == 1'd0))) begin
        Hi_assign_11_reg_3420[5 : 4] <= Hi_assign_11_fu_2849_p2[5 : 4];
        Lo_assign_3_reg_3414[5 : 4] <= Lo_assign_3_fu_2841_p3[5 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond5_reg_3045 <= exitcond5_fu_1432_p2;
        exitcond5_reg_3045_pp0_iter1_reg <= exitcond5_reg_3045;
        v_reg_3054_pp0_iter1_reg <= v_reg_3054;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exitcond5_reg_3045_pp0_iter2_reg <= exitcond5_reg_3045_pp0_iter1_reg;
        exitcond5_reg_3045_pp0_iter3_reg <= exitcond5_reg_3045_pp0_iter2_reg;
        exitcond5_reg_3045_pp0_iter4_reg <= exitcond5_reg_3045_pp0_iter3_reg;
        exitcond5_reg_3045_pp0_iter5_reg <= exitcond5_reg_3045_pp0_iter4_reg;
        exitcond5_reg_3045_pp0_iter6_reg <= exitcond5_reg_3045_pp0_iter5_reg;
        exitcond5_reg_3045_pp0_iter7_reg <= exitcond5_reg_3045_pp0_iter6_reg;
        sel_tmp30_reg_3298_pp0_iter7_reg <= sel_tmp30_reg_3298;
        sel_tmp_reg_3310_pp0_iter7_reg <= sel_tmp_reg_3310;
        tCh_reg_3063_pp0_iter3_reg <= tCh_reg_3063;
        tOffset_reg_3075_pp0_iter3_reg <= tOffset_reg_3075;
        tmp_106_reg_3080_pp0_iter4_reg <= tmp_106_reg_3080;
        tmp_106_reg_3080_pp0_iter5_reg <= tmp_106_reg_3080_pp0_iter4_reg;
        tmp_106_reg_3080_pp0_iter6_reg <= tmp_106_reg_3080_pp0_iter5_reg;
        tmp_82_reg_3091_pp0_iter4_reg <= tmp_82_reg_3091;
        tmp_82_reg_3091_pp0_iter5_reg <= tmp_82_reg_3091_pp0_iter4_reg;
        tmp_82_reg_3091_pp0_iter6_reg <= tmp_82_reg_3091_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond5_reg_3045_pp0_iter4_reg == 1'd0))) begin
        fixed_dist_bl299_load_reg_3176 <= fixed_dist_bl299_q0;
        fixed_lenlit_bl_load_1_cast_reg_3158[3 : 0] <= fixed_lenlit_bl_load_1_cast_fu_1669_p1[3 : 0];
        fixed_lenlit_bl_load_cast_reg_3137[3 : 0] <= fixed_lenlit_bl_load_cast_fu_1653_p1[3 : 0];
        localBits_idx_68_reg_3163 <= localBits_idx_68_fu_1673_p2;
        tmp_108_reg_3142 <= tmp_108_fu_1657_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_106_reg_3080_pp0_iter4_reg == 1'd1) & (tmp_82_reg_3091_pp0_iter4_reg == 1'd0) & (exitcond5_reg_3045_pp0_iter4_reg == 1'd0))) begin
        fixed_dist_table306_load_reg_3171 <= fixed_dist_table306_q0;
        tmp80_reg_3181 <= tmp80_fu_1683_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_82_reg_3091_pp0_iter4_reg == 1'd1) & (exitcond5_reg_3045_pp0_iter4_reg == 1'd0))) begin
        fixed_lenlit_table320_load_reg_3132 <= fixed_lenlit_table320_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
        icmp41_reg_3346 <= icmp41_fu_2696_p2;
        localBits_V_119_reg_3335[47 : 0] <= localBits_V_119_fu_2377_p1[47 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond5_reg_3045_pp0_iter5_reg == 1'd0))) begin
        icmp_reg_3247 <= icmp_fu_1972_p2;
        loc_idx_1_reg_3323 <= loc_idx_1_fu_2134_p3;
        sel_tmp15_reg_3253 <= sel_tmp15_fu_2000_p2;
        sel_tmp18_reg_3260 <= sel_tmp18_fu_2012_p2;
        sel_tmp21_reg_3268 <= sel_tmp21_fu_2024_p2;
        sel_tmp24_reg_3277 <= sel_tmp24_fu_2036_p2;
        sel_tmp27_reg_3287 <= sel_tmp27_fu_2048_p2;
        sel_tmp30_reg_3298 <= sel_tmp30_fu_2060_p2;
        sel_tmp_reg_3310 <= sel_tmp_fu_2072_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        j_18_reg_3434 <= j_18_fu_2989_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        j_reg_3409 <= j_fu_2831_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd1))) begin
        loc_idx_4_reg_3380 <= loc_idx_4_fu_2789_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sel_tmp_reg_3310 == 1'd0) & (sel_tmp30_reg_3298 == 1'd0) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
        localBits_V_125_reg_3341 <= localBits_V_125_fu_2680_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_82_reg_3091_pp0_iter4_reg == 1'd1) & (exitcond5_reg_3045_pp0_iter4_reg == 1'd0))) begin
        localBits_idx_reg_3148 <= localBits_idx_fu_1663_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        outByteCnt_s_reg_3360 <= outByteCnt_s_fu_2755_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_104_reg_3059 == 1'd1) & (exitcond5_reg_3045 == 1'd0))) begin
        p_Val2_s_fu_180 <= inStream_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_106_reg_3080_pp0_iter5_reg == 1'd1) & (tmp_82_reg_3091_pp0_iter5_reg == 1'd0) & (exitcond5_reg_3045_pp0_iter5_reg == 1'd0))) begin
        p_demorgan22_reg_3224 <= p_demorgan22_fu_1840_p2;
        p_demorgan23_reg_3241 <= p_demorgan23_fu_1938_p2;
        tmp_1075_reg_3213 <= tmp_1075_fu_1760_p2;
        tmp_1086_reg_3218 <= tmp_1086_fu_1822_p2;
        tmp_1095_reg_3230 <= tmp_1095_fu_1860_p2;
        tmp_1106_reg_3235 <= tmp_1106_fu_1920_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((inStream_V_V_empty_n == 1'b0) & (tmp_112_fu_2819_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state16) & (tmp_112_fu_2819_p2 == 1'd0))) begin
        p_s_reg_294 <= p_0300_4_reg_1069;
    end
end

always @ (posedge ap_clk) begin
    if (((~((inStream_V_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | (~((inStream_V_V_empty_n == 1'b0) & (tmp_112_fu_2819_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state16) & (tmp_112_fu_2819_p2 == 1'd0)))) begin
        size_0_in_reg_306 <= inStream_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2))) begin
        size_reg_3036 <= size_fu_1422_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond5_reg_3045_pp0_iter1_reg == 1'd0))) begin
        tCh_reg_3063 <= tCh_fu_1572_p1;
        tLen_reg_3068 <= {{p_Result_s_fu_1566_p2[15:8]}};
        tOffset_reg_3075 <= {{p_Result_s_fu_1566_p2[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond5_fu_1432_p2 == 1'd0))) begin
        tmp_104_reg_3059 <= tmp_104_fu_1447_p2;
        v_reg_3054 <= v_fu_1443_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_82_reg_3091_pp0_iter5_reg == 1'd1) & (exitcond5_reg_3045_pp0_iter5_reg == 1'd0))) begin
        tmp_1054_reg_3186 <= tmp_1054_fu_1696_p2;
        tmp_1055_reg_3192 <= tmp_1055_fu_1702_p1;
        tmp_1056_reg_3197 <= tmp_1056_fu_1706_p1;
        tmp_1061_reg_3202 <= tmp_1061_fu_1732_p2;
        tmp_1065_reg_3207 <= tmp_1065_fu_1742_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond5_reg_3045_pp0_iter2_reg == 1'd0))) begin
        tmp_106_reg_3080 <= tmp_106_fu_1596_p2;
        tmp_82_reg_3091 <= tmp_82_fu_1611_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond5_reg_3045_pp0_iter3_reg == 1'd0))) begin
        tmp_110_reg_3112[8 : 0] <= tmp_110_fu_1643_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp41_fu_2696_p2 == 1'd0) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0))) begin
        tmp_V_121_reg_3350 <= tmp_V_121_fu_2702_p5;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_enable_reg_pp0_iter6 == 1'b0))) begin
        ap_condition_pp0_exit_iter7_state10 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter7_state10 = 1'b0;
    end
end

always @ (*) begin
    if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (exitcond5_reg_3045_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_Lo_assign_s_phi_fu_341_p4 = localBits_idx_3_fu_2198_p3;
    end else begin
        ap_phi_mux_Lo_assign_s_phi_fu_341_p4 = Lo_assign_s_reg_337;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_548)) begin
        if ((icmp41_fu_2696_p2 == 1'd1)) begin
            ap_phi_mux_loc_idx_2_phi_fu_612_p4 = loc_idx_1_reg_3323;
        end else if ((icmp41_fu_2696_p2 == 1'd0)) begin
            ap_phi_mux_loc_idx_2_phi_fu_612_p4 = loc_idx_6_fu_2722_p2;
        end else begin
            ap_phi_mux_loc_idx_2_phi_fu_612_p4 = ap_phi_reg_pp0_iter7_loc_idx_2_reg_608;
        end
    end else begin
        ap_phi_mux_loc_idx_2_phi_fu_612_p4 = ap_phi_reg_pp0_iter7_loc_idx_2_reg_608;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_loc_idx_phi_fu_353_p4 = ap_phi_mux_loc_idx_2_phi_fu_612_p4;
    end else begin
        ap_phi_mux_loc_idx_phi_fu_353_p4 = loc_idx_reg_349;
    end
end

always @ (*) begin
    if (((j10_reg_1182 == 3'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_phi_mux_localB_0_7_be_phi_fu_1272_p8 = localB_0_24_reg_1194;
    end else if ((((j10_reg_1182 == 3'd2) & (1'b1 == ap_CS_fsm_state20)) | ((j10_reg_1182 == 3'd1) & (1'b1 == ap_CS_fsm_state20)) | (~(j10_reg_1182 == 3'd2) & ~(j10_reg_1182 == 3'd1) & ~(j10_reg_1182 == 3'd0) & (1'b1 == ap_CS_fsm_state20)))) begin
        ap_phi_mux_localB_0_7_be_phi_fu_1272_p8 = localB_0_7_reg_1170;
    end else begin
        ap_phi_mux_localB_0_7_be_phi_fu_1272_p8 = 'bx;
    end
end

always @ (*) begin
    if (((j10_reg_1182 == 3'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_phi_mux_localB_1_7_be_phi_fu_1253_p8 = localB_0_24_reg_1194;
    end else if ((((j10_reg_1182 == 3'd2) & (1'b1 == ap_CS_fsm_state20)) | (~(j10_reg_1182 == 3'd2) & ~(j10_reg_1182 == 3'd1) & ~(j10_reg_1182 == 3'd0) & (1'b1 == ap_CS_fsm_state20)) | ((j10_reg_1182 == 3'd0) & (1'b1 == ap_CS_fsm_state20)))) begin
        ap_phi_mux_localB_1_7_be_phi_fu_1253_p8 = localB_1_7_reg_1158;
    end else begin
        ap_phi_mux_localB_1_7_be_phi_fu_1253_p8 = 'bx;
    end
end

always @ (*) begin
    if (((j10_reg_1182 == 3'd2) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_phi_mux_localB_2_7_be_phi_fu_1234_p8 = localB_0_24_reg_1194;
    end else if ((((j10_reg_1182 == 3'd1) & (1'b1 == ap_CS_fsm_state20)) | (~(j10_reg_1182 == 3'd2) & ~(j10_reg_1182 == 3'd1) & ~(j10_reg_1182 == 3'd0) & (1'b1 == ap_CS_fsm_state20)) | ((j10_reg_1182 == 3'd0) & (1'b1 == ap_CS_fsm_state20)))) begin
        ap_phi_mux_localB_2_7_be_phi_fu_1234_p8 = localB_2_7_reg_1146;
    end else begin
        ap_phi_mux_localB_2_7_be_phi_fu_1234_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((j10_reg_1182 == 3'd2) & (1'b1 == ap_CS_fsm_state20)) | ((j10_reg_1182 == 3'd1) & (1'b1 == ap_CS_fsm_state20)) | ((j10_reg_1182 == 3'd0) & (1'b1 == ap_CS_fsm_state20)))) begin
        ap_phi_mux_localB_3_7_be_phi_fu_1215_p8 = localB_3_7_reg_1134;
    end else if ((~(j10_reg_1182 == 3'd2) & ~(j10_reg_1182 == 3'd1) & ~(j10_reg_1182 == 3'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_phi_mux_localB_3_7_be_phi_fu_1215_p8 = localB_0_24_reg_1194;
    end else begin
        ap_phi_mux_localB_3_7_be_phi_fu_1215_p8 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_142_t_fu_3013_p2 == 3'd4) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0))) begin
        ap_phi_mux_localB_4_7_be_phi_fu_1407_p8 = 16'd0;
    end else if ((((tmp_142_t_fu_3013_p2 == 3'd6) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0)) | ((tmp_142_t_fu_3013_p2 == 3'd5) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0)) | (~(tmp_142_t_fu_3013_p2 == 3'd6) & ~(tmp_142_t_fu_3013_p2 == 3'd5) & ~(tmp_142_t_fu_3013_p2 == 3'd4) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0)))) begin
        ap_phi_mux_localB_4_7_be_phi_fu_1407_p8 = localB_4_7_reg_1323;
    end else begin
        ap_phi_mux_localB_4_7_be_phi_fu_1407_p8 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_142_t_fu_3013_p2 == 3'd5) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0))) begin
        ap_phi_mux_localB_5_7_be_phi_fu_1388_p8 = 16'd0;
    end else if ((((tmp_142_t_fu_3013_p2 == 3'd6) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0)) | (~(tmp_142_t_fu_3013_p2 == 3'd6) & ~(tmp_142_t_fu_3013_p2 == 3'd5) & ~(tmp_142_t_fu_3013_p2 == 3'd4) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0)) | ((tmp_142_t_fu_3013_p2 == 3'd4) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0)))) begin
        ap_phi_mux_localB_5_7_be_phi_fu_1388_p8 = localB_5_7_reg_1311;
    end else begin
        ap_phi_mux_localB_5_7_be_phi_fu_1388_p8 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_142_t_fu_3013_p2 == 3'd6) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0))) begin
        ap_phi_mux_localB_6_7_be_phi_fu_1369_p8 = 16'd0;
    end else if ((((tmp_142_t_fu_3013_p2 == 3'd5) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0)) | (~(tmp_142_t_fu_3013_p2 == 3'd6) & ~(tmp_142_t_fu_3013_p2 == 3'd5) & ~(tmp_142_t_fu_3013_p2 == 3'd4) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0)) | ((tmp_142_t_fu_3013_p2 == 3'd4) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0)))) begin
        ap_phi_mux_localB_6_7_be_phi_fu_1369_p8 = localB_6_7_reg_1299;
    end else begin
        ap_phi_mux_localB_6_7_be_phi_fu_1369_p8 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_localB_7_108_phi_fu_389_p4 = localB_5_3_reg_516;
    end else begin
        ap_phi_mux_localB_7_108_phi_fu_389_p4 = localB_7_108_reg_385;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_localB_7_109_phi_fu_401_p4 = localB_4_3_reg_528;
    end else begin
        ap_phi_mux_localB_7_109_phi_fu_401_p4 = localB_7_109_reg_397;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_localB_7_110_phi_fu_413_p4 = localB_3_3_reg_540;
    end else begin
        ap_phi_mux_localB_7_110_phi_fu_413_p4 = localB_7_110_reg_409;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_localB_7_111_phi_fu_425_p4 = localB_2_3_reg_551;
    end else begin
        ap_phi_mux_localB_7_111_phi_fu_425_p4 = localB_7_111_reg_421;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_localB_7_112_phi_fu_437_p4 = localB_1_3_reg_562;
    end else begin
        ap_phi_mux_localB_7_112_phi_fu_437_p4 = localB_7_112_reg_433;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_localB_7_113_phi_fu_449_p4 = localB_0_3_reg_573;
    end else begin
        ap_phi_mux_localB_7_113_phi_fu_449_p4 = localB_7_113_reg_445;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_localB_7_259_phi_fu_377_p4 = localB_6_3_reg_504;
    end else begin
        ap_phi_mux_localB_7_259_phi_fu_377_p4 = localB_7_259_reg_373;
    end
end

always @ (*) begin
    if ((((tmp_142_t_fu_3013_p2 == 3'd6) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0)) | ((tmp_142_t_fu_3013_p2 == 3'd5) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0)) | ((tmp_142_t_fu_3013_p2 == 3'd4) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0)))) begin
        ap_phi_mux_localB_7_7_be_phi_fu_1350_p8 = localB_7_7_reg_1287;
    end else if ((~(tmp_142_t_fu_3013_p2 == 3'd6) & ~(tmp_142_t_fu_3013_p2 == 3'd5) & ~(tmp_142_t_fu_3013_p2 == 3'd4) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0))) begin
        ap_phi_mux_localB_7_7_be_phi_fu_1350_p8 = 16'd0;
    end else begin
        ap_phi_mux_localB_7_7_be_phi_fu_1350_p8 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_localB_7_phi_fu_365_p4 = localB_7_3_reg_492;
    end else begin
        ap_phi_mux_localB_7_phi_fu_365_p4 = localB_7_reg_361;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_outByteCnt_phi_fu_484_p4 = outByteCnt_1_reg_596;
    end else begin
        ap_phi_mux_outByteCnt_phi_fu_484_p4 = outByteCnt_reg_480;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_p_0300_1_phi_fu_472_p4 = p_0300_3_reg_584;
    end else begin
        ap_phi_mux_p_0300_1_phi_fu_472_p4 = p_0300_1_reg_469;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_p_Val2_60_phi_fu_461_p4 = localBits_V_127_fu_2733_p3;
    end else begin
        ap_phi_mux_p_Val2_60_phi_fu_461_p4 = p_Val2_60_reg_457;
    end
end

always @ (*) begin
    if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        fixed_dist_bl299_ce0 = 1'b1;
    end else begin
        fixed_dist_bl299_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        fixed_dist_table306_ce0 = 1'b1;
    end else begin
        fixed_dist_table306_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        fixed_len_code327_ce0 = 1'b1;
    end else begin
        fixed_len_code327_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        fixed_lenlit_bl313_ce0 = 1'b1;
    end else begin
        fixed_lenlit_bl313_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        fixed_lenlit_bl313_ce1 = 1'b1;
    end else begin
        fixed_lenlit_bl313_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        fixed_lenlit_table320_ce0 = 1'b1;
    end else begin
        fixed_lenlit_table320_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        fixed_lenlit_table320_ce1 = 1'b1;
    end else begin
        fixed_lenlit_table320_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_104_reg_3059 == 1'd1) & (exitcond5_reg_3045 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state16) & (tmp_112_fu_2819_p2 == 1'd0)))) begin
        inStream_V_V_blk_n = inStream_V_V_empty_n;
    end else begin
        inStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op46_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | (~((inStream_V_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | (~((inStream_V_V_empty_n == 1'b0) & (tmp_112_fu_2819_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state16) & (tmp_112_fu_2819_p2 == 1'd0)))) begin
        inStream_V_V_read = 1'b1;
    end else begin
        inStream_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd1)))) begin
        outStreamSizeInBits_V_blk_n = outStreamSizeInBits_V_full_n;
    end else begin
        outStreamSizeInBits_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        outStreamSizeInBits_V_din = tmp_3_fu_2772_p2;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd1))) begin
        outStreamSizeInBits_V_din = 16'd0;
    end else begin
        outStreamSizeInBits_V_din = 'bx;
    end
end

always @ (*) begin
    if (((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd1)) | ((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13)))) begin
        outStreamSizeInBits_V_write = 1'b1;
    end else begin
        outStreamSizeInBits_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd1)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp41_reg_3346 == 1'd0) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        outStream_V_V_blk_n = outStream_V_V_full_n;
    end else begin
        outStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_3001_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd1))) begin
        outStream_V_V_din = p_Val2_65_reg_1093;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op303_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        outStream_V_V_din = tmp_V_121_reg_3350;
    end else begin
        outStream_V_V_din = 'bx;
    end
end

always @ (*) begin
    if (((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_3001_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd1)) | ((ap_predicate_op303_write_state11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        outStream_V_V_write = 1'b1;
    end else begin
        outStream_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((inStream_V_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_1426_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (tmp_105_fu_2779_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state16 : begin
            if ((~((inStream_V_V_empty_n == 1'b0) & (tmp_112_fu_2819_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state16) & (tmp_112_fu_2819_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((inStream_V_V_empty_n == 1'b0) & (tmp_112_fu_2819_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state16) & (tmp_112_fu_2819_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_2825_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (exitcond7_fu_2983_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state21 : begin
            if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_3001_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_3001_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (exitcond_fu_3001_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Hi_assign_10_fu_1852_p2 = ($signed(tmp265_cast_fu_1849_p1) + $signed(localBits_idx_68_reg_3163));

assign Hi_assign_11_fu_2849_p2 = (6'd15 | Lo_assign_3_fu_2841_p3);

assign Hi_assign_9_fu_1752_p2 = (tmp_108_reg_3142 + fixed_lenlit_bl_load_1_cast_reg_3158);

assign Hi_assign_fu_1468_p2 = (8'd31 | Lo_assign_fu_1461_p3);

assign Hi_assign_s_fu_1689_p2 = (tmp_108_reg_3142 + fixed_lenlit_bl_load_cast_reg_3137);

assign Lo_assign_3_fu_2841_p3 = {{tmp_1121_fu_2837_p1}, {4'd0}};

assign Lo_assign_fu_1461_p3 = {{v_reg_3054_pp0_iter1_reg}, {5'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd12];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_predicate_op303_write_state11 == 1'b1) & (outStream_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((ap_predicate_op46_read_state4 == 1'b1) & (inStream_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_predicate_op303_write_state11 == 1'b1) & (outStream_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((ap_predicate_op46_read_state4 == 1'b1) & (inStream_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_predicate_op303_write_state11 == 1'b1) & (outStream_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((ap_predicate_op46_read_state4 == 1'b1) & (inStream_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((inStream_V_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter8 = ((ap_predicate_op303_write_state11 == 1'b1) & (outStream_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state16 = ((inStream_V_V_empty_n == 1'b0) & (tmp_112_fu_2819_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state2 = ((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_1426_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state21 = ((outStream_V_V_full_n == 1'b0) & (exitcond_fu_3001_p2 == 1'd1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((ap_predicate_op46_read_state4 == 1'b1) & (inStream_V_V_empty_n == 1'b0));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1994 = (~(tmp_136_t_fu_2995_p2 == 3'd4) & ~(tmp_136_t_fu_2995_p2 == 3'd6) & ~(tmp_136_t_fu_2995_p2 == 3'd5));
end

always @ (*) begin
    ap_condition_1998 = (~(ap_phi_mux_j7_phi_fu_1110_p4 == 3'd0) & ~(ap_phi_mux_j7_phi_fu_1110_p4 == 3'd2) & ~(ap_phi_mux_j7_phi_fu_1110_p4 == 3'd1));
end

always @ (*) begin
    ap_condition_548 = ((ap_enable_reg_pp0_iter7 == 1'b1) & (exitcond5_reg_3045_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ext_blocking_n = (1'b1 & 1'b1);

assign ap_int_blocking_cur_n = (outStream_V_V_blk_n & outStreamSizeInBits_V_blk_n & inStream_V_V_blk_n);

assign ap_int_blocking_n = (ap_int_blocking_cur_n & 1'b1);

assign ap_phi_mux_j7_phi_fu_1110_p4 = j7_reg_1106;

assign ap_phi_reg_pp0_iter7_loc_idx_2_reg_608 = 'bx;

assign ap_phi_reg_pp0_iter7_localB_0_3_reg_573 = 'bx;

assign ap_phi_reg_pp0_iter7_localB_1_3_reg_562 = 'bx;

assign ap_phi_reg_pp0_iter7_localB_2_3_reg_551 = 'bx;

assign ap_phi_reg_pp0_iter7_localB_3_3_reg_540 = 'bx;

assign ap_phi_reg_pp0_iter7_localB_4_3_reg_528 = 'bx;

assign ap_phi_reg_pp0_iter7_localB_5_3_reg_516 = 'bx;

assign ap_phi_reg_pp0_iter7_localB_6_3_reg_504 = 'bx;

assign ap_phi_reg_pp0_iter7_localB_7_3_reg_492 = 'bx;

assign ap_phi_reg_pp0_iter7_outByteCnt_1_reg_596 = 'bx;

assign ap_phi_reg_pp0_iter7_p_0300_3_reg_584 = 'bx;

always @ (*) begin
    ap_predicate_op303_write_state11 = ((icmp41_reg_3346 == 1'd0) & (exitcond5_reg_3045_pp0_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op46_read_state4 = ((tmp_104_reg_3059 == 1'd1) & (exitcond5_reg_3045 == 1'd0));
end

assign ap_str_blocking_n = (1'b1 & 1'b1);

assign exitcond5_fu_1432_p2 = ((i1_reg_315 == size_reg_3036) ? 1'b1 : 1'b0);

assign exitcond6_fu_2825_p2 = ((j7_reg_1106 == 3'd4) ? 1'b1 : 1'b0);

assign exitcond7_fu_2983_p2 = ((j10_reg_1182 == 3'd4) ? 1'b1 : 1'b0);

assign exitcond_fu_3001_p2 = ((j9_reg_1335 == 3'd4) ? 1'b1 : 1'b0);

assign fixed_dist_bl299_address0 = tmp_111_fu_1648_p1;

assign fixed_dist_bl_load_cast_cast_fu_1679_p1 = fixed_dist_bl299_q0;

assign fixed_dist_bl_load_cast_fu_1846_p1 = fixed_dist_bl299_load_reg_3176;

assign fixed_dist_table306_address0 = tmp_111_fu_1648_p1;

assign fixed_len_code327_address0 = tmp_109_fu_1602_p1;

assign fixed_lenlit_bl313_address0 = tmp_107_fu_1638_p1;

assign fixed_lenlit_bl313_address1 = tmp_110_fu_1643_p1;

assign fixed_lenlit_bl_load_1_cast_fu_1669_p1 = fixed_lenlit_bl313_q1;

assign fixed_lenlit_bl_load_cast_fu_1653_p1 = fixed_lenlit_bl313_q0;

assign fixed_lenlit_table320_address0 = tmp_107_fu_1638_p1;

assign fixed_lenlit_table320_address1 = tmp_110_reg_3112;

assign i_18_fu_1437_p2 = (i1_reg_315 + 16'd1);

assign i_19_fu_3019_p2 = (i6_reg_1081 + 32'd4);

assign i_fu_2813_p2 = (i4_reg_718 + 32'd16);

assign icmp41_fu_2696_p2 = ((tmp_1118_fu_2687_p4 == 30'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1972_p2 = ((tmp_1115_fu_1962_p4 != 28'd0) ? 1'b1 : 1'b0);

assign j_18_fu_2989_p2 = (j10_reg_1182 + 3'd1);

assign j_19_fu_3007_p2 = (j9_reg_1335 + 3'd1);

assign j_fu_2831_p2 = (j7_reg_1106 + 3'd1);

assign length_2_fu_1630_p3 = ((tmp_82_fu_1611_p2[0:0] === 1'b1) ? 8'd0 : length_9_fu_1624_p2);

assign length_9_fu_1624_p2 = ($signed(8'd255) + $signed(sel_tmp5_v_fu_1617_p3));

assign length_code_fu_1748_p1 = fixed_lenlit_table320_q1[7:0];

assign loc_idx_1_fu_2134_p3 = ((sel_tmp_fu_2072_p2[0:0] === 1'b1) ? loc_idx_5_fu_1984_p2 : loc_idx_62_fu_2126_p3);

assign loc_idx_4_fu_2789_p2 = (32'd1 + loc_idx_3_reg_730);

assign loc_idx_56_fu_2078_p3 = ((icmp_fu_1972_p2[0:0] === 1'b1) ? loc_idx_5_fu_1984_p2 : ap_phi_mux_loc_idx_phi_fu_353_p4);

assign loc_idx_57_fu_2086_p3 = ((sel_tmp15_fu_2000_p2[0:0] === 1'b1) ? loc_idx_5_fu_1984_p2 : loc_idx_56_fu_2078_p3);

assign loc_idx_58_fu_2094_p3 = ((sel_tmp18_fu_2012_p2[0:0] === 1'b1) ? loc_idx_5_fu_1984_p2 : loc_idx_57_fu_2086_p3);

assign loc_idx_59_fu_2102_p3 = ((sel_tmp21_fu_2024_p2[0:0] === 1'b1) ? loc_idx_5_fu_1984_p2 : loc_idx_58_fu_2094_p3);

assign loc_idx_5_fu_1984_p2 = (32'd1 + ap_phi_mux_loc_idx_phi_fu_353_p4);

assign loc_idx_60_fu_2110_p3 = ((sel_tmp24_fu_2036_p2[0:0] === 1'b1) ? loc_idx_5_fu_1984_p2 : loc_idx_59_fu_2102_p3);

assign loc_idx_61_fu_2118_p3 = ((sel_tmp27_fu_2048_p2[0:0] === 1'b1) ? loc_idx_5_fu_1984_p2 : loc_idx_60_fu_2110_p3);

assign loc_idx_62_fu_2126_p3 = ((sel_tmp30_fu_2060_p2[0:0] === 1'b1) ? loc_idx_5_fu_1984_p2 : loc_idx_61_fu_2118_p3);

assign loc_idx_6_fu_2722_p2 = ($signed(loc_idx_1_reg_3323) + $signed(32'd4294967292));

assign localB_0_23_fu_2363_p1 = localBits_V_129_fu_2356_p3[15:0];

assign localB_0_fu_2785_p1 = p_Val2_4_reg_707[15:0];

assign localB_7_114_fu_2388_p3 = ((sel_tmp15_reg_3253[0:0] === 1'b1) ? ap_phi_mux_localB_7_phi_fu_365_p4 : localB_7_124_fu_2381_p3);

assign localB_7_115_fu_2395_p3 = ((sel_tmp18_reg_3260[0:0] === 1'b1) ? ap_phi_mux_localB_7_phi_fu_365_p4 : localB_7_114_fu_2388_p3);

assign localB_7_116_fu_2402_p3 = ((sel_tmp21_reg_3268[0:0] === 1'b1) ? ap_phi_mux_localB_7_phi_fu_365_p4 : localB_7_115_fu_2395_p3);

assign localB_7_117_fu_2409_p3 = ((sel_tmp24_reg_3277[0:0] === 1'b1) ? ap_phi_mux_localB_7_phi_fu_365_p4 : localB_7_116_fu_2402_p3);

assign localB_7_118_fu_2416_p3 = ((sel_tmp27_reg_3287[0:0] === 1'b1) ? ap_phi_mux_localB_7_phi_fu_365_p4 : localB_7_117_fu_2409_p3);

assign localB_7_119_fu_2423_p3 = ((sel_tmp30_reg_3298[0:0] === 1'b1) ? ap_phi_mux_localB_7_phi_fu_365_p4 : localB_7_118_fu_2416_p3);

assign localB_7_124_fu_2381_p3 = ((icmp_reg_3247[0:0] === 1'b1) ? localB_0_23_fu_2363_p1 : ap_phi_mux_localB_7_phi_fu_365_p4);

assign localB_7_260_fu_2439_p3 = ((sel_tmp15_reg_3253[0:0] === 1'b1) ? localB_0_23_fu_2363_p1 : ap_phi_mux_localB_7_259_phi_fu_377_p4);

assign localB_7_261_fu_2446_p3 = ((sel_tmp18_reg_3260[0:0] === 1'b1) ? ap_phi_mux_localB_7_259_phi_fu_377_p4 : localB_7_260_fu_2439_p3);

assign localB_7_262_fu_2453_p3 = ((sel_tmp21_reg_3268[0:0] === 1'b1) ? ap_phi_mux_localB_7_259_phi_fu_377_p4 : localB_7_261_fu_2446_p3);

assign localB_7_263_fu_2460_p3 = ((sel_tmp24_reg_3277[0:0] === 1'b1) ? ap_phi_mux_localB_7_259_phi_fu_377_p4 : localB_7_262_fu_2453_p3);

assign localB_7_264_fu_2467_p3 = ((sel_tmp27_reg_3287[0:0] === 1'b1) ? ap_phi_mux_localB_7_259_phi_fu_377_p4 : localB_7_263_fu_2460_p3);

assign localB_7_265_fu_2474_p3 = ((sel_tmp30_reg_3298[0:0] === 1'b1) ? ap_phi_mux_localB_7_259_phi_fu_377_p4 : localB_7_264_fu_2467_p3);

assign localB_7_267_fu_2490_p3 = ((sel_tmp18_reg_3260[0:0] === 1'b1) ? localB_0_23_fu_2363_p1 : ap_phi_mux_localB_7_108_phi_fu_389_p4);

assign localB_7_268_fu_2497_p3 = ((sel_tmp21_reg_3268[0:0] === 1'b1) ? ap_phi_mux_localB_7_108_phi_fu_389_p4 : localB_7_267_fu_2490_p3);

assign localB_7_269_fu_2504_p3 = ((sel_tmp24_reg_3277[0:0] === 1'b1) ? ap_phi_mux_localB_7_108_phi_fu_389_p4 : localB_7_268_fu_2497_p3);

assign localB_7_270_fu_2511_p3 = ((sel_tmp27_reg_3287[0:0] === 1'b1) ? ap_phi_mux_localB_7_108_phi_fu_389_p4 : localB_7_269_fu_2504_p3);

assign localB_7_271_fu_2518_p3 = ((sel_tmp30_reg_3298[0:0] === 1'b1) ? ap_phi_mux_localB_7_108_phi_fu_389_p4 : localB_7_270_fu_2511_p3);

assign localB_7_273_fu_2534_p3 = ((sel_tmp21_reg_3268[0:0] === 1'b1) ? localB_0_23_fu_2363_p1 : ap_phi_mux_localB_7_109_phi_fu_401_p4);

assign localB_7_274_fu_2541_p3 = ((sel_tmp24_reg_3277[0:0] === 1'b1) ? ap_phi_mux_localB_7_109_phi_fu_401_p4 : localB_7_273_fu_2534_p3);

assign localB_7_275_fu_2548_p3 = ((sel_tmp27_reg_3287[0:0] === 1'b1) ? ap_phi_mux_localB_7_109_phi_fu_401_p4 : localB_7_274_fu_2541_p3);

assign localB_7_276_fu_2555_p3 = ((sel_tmp30_reg_3298[0:0] === 1'b1) ? ap_phi_mux_localB_7_109_phi_fu_401_p4 : localB_7_275_fu_2548_p3);

assign localB_7_278_fu_2571_p3 = ((sel_tmp24_reg_3277[0:0] === 1'b1) ? localB_0_23_fu_2363_p1 : ap_phi_mux_localB_7_110_phi_fu_413_p4);

assign localB_7_279_fu_2578_p3 = ((sel_tmp27_reg_3287[0:0] === 1'b1) ? ap_phi_mux_localB_7_110_phi_fu_413_p4 : localB_7_278_fu_2571_p3);

assign localB_7_280_fu_2585_p3 = ((sel_tmp30_reg_3298[0:0] === 1'b1) ? ap_phi_mux_localB_7_110_phi_fu_413_p4 : localB_7_279_fu_2578_p3);

assign localB_7_281_fu_2592_p3 = ((sel_tmp_reg_3310[0:0] === 1'b1) ? ap_phi_mux_localB_7_110_phi_fu_413_p4 : localB_7_280_fu_2585_p3);

assign localB_7_282_fu_2600_p3 = ((sel_tmp27_reg_3287[0:0] === 1'b1) ? localB_0_23_fu_2363_p1 : ap_phi_mux_localB_7_111_phi_fu_425_p4);

assign localB_7_283_fu_2607_p3 = ((sel_tmp30_reg_3298[0:0] === 1'b1) ? ap_phi_mux_localB_7_111_phi_fu_425_p4 : localB_7_282_fu_2600_p3);

assign localB_7_284_fu_2614_p3 = ((sel_tmp_reg_3310[0:0] === 1'b1) ? ap_phi_mux_localB_7_111_phi_fu_425_p4 : localB_7_283_fu_2607_p3);

assign localB_7_285_fu_2622_p3 = ((sel_tmp30_reg_3298[0:0] === 1'b1) ? localB_0_23_fu_2363_p1 : ap_phi_mux_localB_7_112_phi_fu_437_p4);

assign localB_7_286_fu_2629_p3 = ((sel_tmp_reg_3310[0:0] === 1'b1) ? ap_phi_mux_localB_7_112_phi_fu_437_p4 : localB_7_285_fu_2622_p3);

assign localB_7_287_fu_2637_p3 = ((sel_tmp_reg_3310[0:0] === 1'b1) ? localB_0_23_fu_2363_p1 : ap_phi_mux_localB_7_113_phi_fu_449_p4);

assign localB_7_289_fu_2430_p3 = ((sel_tmp_reg_3310[0:0] === 1'b1) ? ap_phi_mux_localB_7_phi_fu_365_p4 : localB_7_119_fu_2423_p3);

assign localB_7_290_fu_2481_p3 = ((sel_tmp_reg_3310[0:0] === 1'b1) ? ap_phi_mux_localB_7_259_phi_fu_377_p4 : localB_7_265_fu_2474_p3);

assign localB_7_291_fu_2525_p3 = ((sel_tmp_reg_3310[0:0] === 1'b1) ? ap_phi_mux_localB_7_108_phi_fu_389_p4 : localB_7_271_fu_2518_p3);

assign localB_7_292_fu_2562_p3 = ((sel_tmp_reg_3310[0:0] === 1'b1) ? ap_phi_mux_localB_7_109_phi_fu_401_p4 : localB_7_276_fu_2555_p3);

assign localBits_V_117_fu_2349_p3 = ((tmp_106_reg_3080_pp0_iter6_reg[0:0] === 1'b1) ? p_Result_32_fu_2343_p2 : ap_phi_mux_p_Val2_60_phi_fu_461_p4);

assign localBits_V_119_fu_2377_p1 = localBits_V_4_fu_2367_p4;

assign localBits_V_120_fu_2645_p3 = ((icmp_reg_3247[0:0] === 1'b1) ? localBits_V_119_fu_2377_p1 : localBits_V_129_fu_2356_p3);

assign localBits_V_121_fu_2652_p3 = ((sel_tmp15_reg_3253[0:0] === 1'b1) ? localBits_V_119_fu_2377_p1 : localBits_V_120_fu_2645_p3);

assign localBits_V_122_fu_2659_p3 = ((sel_tmp18_reg_3260[0:0] === 1'b1) ? localBits_V_119_fu_2377_p1 : localBits_V_121_fu_2652_p3);

assign localBits_V_123_fu_2666_p3 = ((sel_tmp21_reg_3268[0:0] === 1'b1) ? localBits_V_119_fu_2377_p1 : localBits_V_122_fu_2659_p3);

assign localBits_V_124_fu_2673_p3 = ((sel_tmp24_reg_3277[0:0] === 1'b1) ? localBits_V_119_fu_2377_p1 : localBits_V_123_fu_2666_p3);

assign localBits_V_125_fu_2680_p3 = ((sel_tmp27_reg_3287[0:0] === 1'b1) ? localBits_V_119_fu_2377_p1 : localBits_V_124_fu_2673_p3);

assign localBits_V_126_fu_2728_p3 = ((sel_tmp30_reg_3298_pp0_iter7_reg[0:0] === 1'b1) ? localBits_V_119_reg_3335 : localBits_V_125_reg_3341);

assign localBits_V_127_fu_2733_p3 = ((sel_tmp_reg_3310_pp0_iter7_reg[0:0] === 1'b1) ? localBits_V_119_reg_3335 : localBits_V_126_fu_2728_p3);

assign localBits_V_128_fu_2809_p1 = localBits_V_fu_2799_p4;

assign localBits_V_129_fu_2356_p3 = ((tmp_82_reg_3091_pp0_iter6_reg[0:0] === 1'b1) ? p_Result_30_fu_2269_p2 : localBits_V_117_fu_2349_p3);

assign localBits_V_4_fu_2367_p4 = {{localBits_V_129_fu_2356_p3[63:16]}};

assign localBits_V_fu_2799_p4 = {{p_Val2_4_reg_707[63:16]}};

assign localBits_idx_2_fu_1956_p3 = ((tmp_82_reg_3091_pp0_iter5_reg[0:0] === 1'b1) ? localBits_idx_reg_3148 : localBits_idx_69_fu_1949_p3);

assign localBits_idx_3_fu_2198_p3 = ((sel_tmp_fu_2072_p2[0:0] === 1'b1) ? localBits_idx_5_fu_1978_p2 : localBits_idx_76_fu_2190_p3);

assign localBits_idx_4_fu_1944_p2 = (localBits_idx_68_reg_3163 + fixed_dist_bl_load_cast_fu_1846_p1);

assign localBits_idx_5_fu_1978_p2 = ($signed(32'd4294967280) + $signed(localBits_idx_2_fu_1956_p3));

assign localBits_idx_68_fu_1673_p2 = (ap_phi_mux_Lo_assign_s_phi_fu_341_p4 + fixed_lenlit_bl_load_1_cast_fu_1669_p1);

assign localBits_idx_69_fu_1949_p3 = ((tmp_106_reg_3080_pp0_iter5_reg[0:0] === 1'b1) ? localBits_idx_4_fu_1944_p2 : Lo_assign_s_reg_337);

assign localBits_idx_70_fu_2142_p3 = ((icmp_fu_1972_p2[0:0] === 1'b1) ? localBits_idx_5_fu_1978_p2 : localBits_idx_2_fu_1956_p3);

assign localBits_idx_71_fu_2150_p3 = ((sel_tmp15_fu_2000_p2[0:0] === 1'b1) ? localBits_idx_5_fu_1978_p2 : localBits_idx_70_fu_2142_p3);

assign localBits_idx_72_fu_2158_p3 = ((sel_tmp18_fu_2012_p2[0:0] === 1'b1) ? localBits_idx_5_fu_1978_p2 : localBits_idx_71_fu_2150_p3);

assign localBits_idx_73_fu_2166_p3 = ((sel_tmp21_fu_2024_p2[0:0] === 1'b1) ? localBits_idx_5_fu_1978_p2 : localBits_idx_72_fu_2158_p3);

assign localBits_idx_74_fu_2174_p3 = ((sel_tmp24_fu_2036_p2[0:0] === 1'b1) ? localBits_idx_5_fu_1978_p2 : localBits_idx_73_fu_2166_p3);

assign localBits_idx_75_fu_2182_p3 = ((sel_tmp27_fu_2048_p2[0:0] === 1'b1) ? localBits_idx_5_fu_1978_p2 : localBits_idx_74_fu_2174_p3);

assign localBits_idx_76_fu_2190_p3 = ((sel_tmp30_fu_2060_p2[0:0] === 1'b1) ? localBits_idx_5_fu_1978_p2 : localBits_idx_75_fu_2182_p3);

assign localBits_idx_fu_1663_p2 = (ap_phi_mux_Lo_assign_s_phi_fu_341_p4 + fixed_lenlit_bl_load_cast_fu_1653_p1);

assign outByteCnt_3_fu_2715_p2 = (ap_phi_mux_outByteCnt_phi_fu_484_p4 + 32'd8);

assign outByteCnt_s_fu_2755_p2 = (tmp_1034_fu_2751_p1 + tmp_101_fu_2743_p3);

assign p_Result_30_fu_2269_p2 = (tmp_1072_fu_2263_p2 | tmp_1071_fu_2257_p2);

assign p_Result_31_fu_2306_p2 = (tmp_1093_fu_2301_p2 | tmp_1092_fu_2295_p2);

assign p_Result_32_fu_2343_p2 = (tmp_1113_fu_2338_p2 | tmp_1112_fu_2332_p2);

assign p_Result_33_fu_2977_p2 = (tmp_1140_fu_2971_p2 | tmp_1139_fu_2965_p2);

assign p_Result_s_fu_1566_p2 = (tmp_1051_fu_1560_p2 & tmp_1050_fu_1554_p2);

assign p_demorgan22_fu_1840_p2 = (tmp_1090_fu_1834_p2 & tmp_1089_fu_1828_p2);

assign p_demorgan23_fu_1938_p2 = (tmp_1110_fu_1932_p2 & tmp_1109_fu_1926_p2);

assign p_demorgan24_fu_2953_p2 = (tmp_1137_fu_2947_p2 & tmp_1136_fu_2941_p2);

assign p_demorgan_fu_2245_p2 = (tmp_1069_fu_2239_p2 & tmp_1068_fu_2233_p2);

assign sel_tmp14_fu_1994_p2 = ((tmp_1117_fu_1990_p1 == 3'd6) ? 1'b1 : 1'b0);

assign sel_tmp15_fu_2000_p2 = (sel_tmp14_fu_1994_p2 & icmp_fu_1972_p2);

assign sel_tmp17_fu_2006_p2 = ((tmp_1117_fu_1990_p1 == 3'd5) ? 1'b1 : 1'b0);

assign sel_tmp18_fu_2012_p2 = (sel_tmp17_fu_2006_p2 & icmp_fu_1972_p2);

assign sel_tmp20_fu_2018_p2 = ((tmp_1117_fu_1990_p1 == 3'd4) ? 1'b1 : 1'b0);

assign sel_tmp21_fu_2024_p2 = (sel_tmp20_fu_2018_p2 & icmp_fu_1972_p2);

assign sel_tmp23_fu_2030_p2 = ((tmp_1117_fu_1990_p1 == 3'd3) ? 1'b1 : 1'b0);

assign sel_tmp24_fu_2036_p2 = (sel_tmp23_fu_2030_p2 & icmp_fu_1972_p2);

assign sel_tmp26_fu_2042_p2 = ((tmp_1117_fu_1990_p1 == 3'd2) ? 1'b1 : 1'b0);

assign sel_tmp27_fu_2048_p2 = (sel_tmp26_fu_2042_p2 & icmp_fu_1972_p2);

assign sel_tmp29_fu_2054_p2 = ((tmp_1117_fu_1990_p1 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp30_fu_2060_p2 = (sel_tmp29_fu_2054_p2 & icmp_fu_1972_p2);

assign sel_tmp32_fu_2066_p2 = ((tmp_1117_fu_1990_p1 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp5_v_fu_1617_p3 = ((tmp_106_fu_1596_p2[0:0] === 1'b1) ? tLen_reg_3068 : length_reg_326);

assign sel_tmp_fu_2072_p2 = (sel_tmp32_fu_2066_p2 & icmp_fu_1972_p2);

assign size_fu_1422_p1 = size_0_in_reg_306[15:0];

assign tCh_fu_1572_p1 = p_Result_s_fu_1566_p2[7:0];

assign tmp265_cast_fu_1849_p1 = $signed(tmp80_reg_3181);

assign tmp80_fu_1683_p2 = ($signed(5'd31) + $signed(fixed_dist_bl_load_cast_cast_fu_1679_p1));

assign tmp_101_fu_2743_p3 = {{tmp_1033_fu_2739_p1}, {1'd0}};

assign tmp_102_fu_2761_p3 = {{outByteCnt_s_reg_3360}, {3'd0}};

assign tmp_1033_fu_2739_p1 = loc_idx_reg_349[11:0];

assign tmp_1034_fu_2751_p1 = outByteCnt_reg_480[12:0];

assign tmp_1035_fu_2768_p1 = Lo_assign_s_reg_337[15:0];

assign tmp_1037_fu_1474_p2 = ((Lo_assign_fu_1461_p3 > Hi_assign_fu_1468_p2) ? 1'b1 : 1'b0);

assign tmp_1038_fu_1480_p1 = Lo_assign_fu_1461_p3;

assign tmp_1039_fu_1484_p1 = Hi_assign_fu_1468_p2;

integer ap_tvar_int_0;

always @ (p_Val2_s_fu_180) begin
    for (ap_tvar_int_0 = 256 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 255 - 0) begin
            tmp_1040_fu_1488_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_1040_fu_1488_p4[ap_tvar_int_0] = p_Val2_s_fu_180[255 - ap_tvar_int_0];
        end
    end
end

assign tmp_1041_fu_1498_p2 = (tmp_1038_fu_1480_p1 - tmp_1039_fu_1484_p1);

assign tmp_1042_fu_1504_p2 = (tmp_1038_fu_1480_p1 ^ 9'd255);

assign tmp_1043_fu_1510_p2 = (tmp_1039_fu_1484_p1 - tmp_1038_fu_1480_p1);

assign tmp_1044_fu_1516_p3 = ((tmp_1037_fu_1474_p2[0:0] === 1'b1) ? tmp_1041_fu_1498_p2 : tmp_1043_fu_1510_p2);

assign tmp_1045_fu_1524_p3 = ((tmp_1037_fu_1474_p2[0:0] === 1'b1) ? tmp_1040_fu_1488_p4 : p_Val2_s_fu_180);

assign tmp_1046_fu_1532_p3 = ((tmp_1037_fu_1474_p2[0:0] === 1'b1) ? tmp_1042_fu_1504_p2 : tmp_1038_fu_1480_p1);

assign tmp_1047_fu_1540_p2 = (9'd255 - tmp_1044_fu_1516_p3);

assign tmp_1048_fu_1546_p1 = tmp_1046_fu_1532_p3;

assign tmp_1049_fu_1550_p1 = tmp_1047_fu_1540_p2;

assign tmp_104_fu_1447_p2 = ((v_fu_1443_p1 == 3'd0) ? 1'b1 : 1'b0);

assign tmp_1050_fu_1554_p2 = tmp_1045_fu_1524_p3 >> tmp_1048_fu_1546_p1;

assign tmp_1051_fu_1560_p2 = 256'd115792089237316195423570985008687907853269984665640564039457584007913129639935 >> tmp_1049_fu_1550_p1;

assign tmp_1054_fu_1696_p2 = ((Lo_assign_s_reg_337 > Hi_assign_s_fu_1689_p2) ? 1'b1 : 1'b0);

assign tmp_1055_fu_1702_p1 = Lo_assign_s_reg_337[6:0];

assign tmp_1056_fu_1706_p1 = Hi_assign_s_fu_1689_p2[6:0];

assign tmp_1057_fu_1710_p2 = (7'd63 - tmp_1055_fu_1702_p1);

assign tmp_1058_fu_1716_p3 = ((tmp_1054_fu_1696_p2[0:0] === 1'b1) ? tmp_1055_fu_1702_p1 : tmp_1056_fu_1706_p1);

assign tmp_1059_fu_2206_p3 = ((tmp_1054_reg_3186[0:0] === 1'b1) ? tmp_1056_reg_3197 : tmp_1055_reg_3192);

assign tmp_105_fu_2779_p2 = ((i4_reg_718 < Lo_assign_s_reg_337) ? 1'b1 : 1'b0);

assign tmp_1060_fu_1724_p3 = ((tmp_1054_fu_1696_p2[0:0] === 1'b1) ? tmp_1057_fu_1710_p2 : tmp_1055_fu_1702_p1);

assign tmp_1061_fu_1732_p2 = (7'd63 - tmp_1058_fu_1716_p3);

assign tmp_1062_fu_1738_p1 = tmp_1060_fu_1724_p3;

assign tmp_1063_fu_2211_p1 = tmp_1059_fu_2206_p3;

assign tmp_1064_fu_2215_p1 = tmp_1061_reg_3202;

assign tmp_1065_fu_1742_p2 = tmp_V_126_fu_1693_p1 << tmp_1062_fu_1738_p1;

integer ap_tvar_int_1;

always @ (tmp_1065_reg_3207) begin
    for (ap_tvar_int_1 = 64 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 63 - 0) begin
            tmp_1066_fu_2218_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_1066_fu_2218_p4[ap_tvar_int_1] = tmp_1065_reg_3207[63 - ap_tvar_int_1];
        end
    end
end

assign tmp_1067_fu_2227_p3 = ((tmp_1054_reg_3186[0:0] === 1'b1) ? tmp_1066_fu_2218_p4 : tmp_1065_reg_3207);

assign tmp_1068_fu_2233_p2 = 64'd18446744073709551615 << tmp_1063_fu_2211_p1;

assign tmp_1069_fu_2239_p2 = 64'd18446744073709551615 >> tmp_1064_fu_2215_p1;

assign tmp_106_fu_1596_p2 = ((length_reg_326 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_1070_fu_2251_p2 = (p_demorgan_fu_2245_p2 ^ 64'd18446744073709551615);

assign tmp_1071_fu_2257_p2 = (tmp_1070_fu_2251_p2 & ap_phi_mux_p_Val2_60_phi_fu_461_p4);

assign tmp_1072_fu_2263_p2 = (tmp_1067_fu_2227_p3 & p_demorgan_fu_2245_p2);

assign tmp_1075_fu_1760_p2 = ((Lo_assign_s_reg_337 > Hi_assign_9_fu_1752_p2) ? 1'b1 : 1'b0);

assign tmp_1076_fu_1766_p1 = Lo_assign_s_reg_337[6:0];

assign tmp_1077_fu_1770_p1 = Hi_assign_9_fu_1752_p2[6:0];

assign tmp_1078_fu_1774_p2 = (7'd63 - tmp_1076_fu_1766_p1);

assign tmp_1079_fu_1780_p3 = ((tmp_1075_fu_1760_p2[0:0] === 1'b1) ? tmp_1076_fu_1766_p1 : tmp_1077_fu_1770_p1);

assign tmp_107_fu_1638_p1 = tCh_reg_3063_pp0_iter3_reg;

assign tmp_1080_fu_1788_p3 = ((tmp_1075_fu_1760_p2[0:0] === 1'b1) ? tmp_1077_fu_1770_p1 : tmp_1076_fu_1766_p1);

assign tmp_1081_fu_1796_p3 = ((tmp_1075_fu_1760_p2[0:0] === 1'b1) ? tmp_1078_fu_1774_p2 : tmp_1076_fu_1766_p1);

assign tmp_1082_fu_1804_p2 = (7'd63 - tmp_1079_fu_1780_p3);

assign tmp_1083_fu_1810_p1 = tmp_1081_fu_1796_p3;

assign tmp_1084_fu_1814_p1 = tmp_1080_fu_1788_p3;

assign tmp_1085_fu_1818_p1 = tmp_1082_fu_1804_p2;

assign tmp_1086_fu_1822_p2 = tmp_V_127_fu_1756_p1 << tmp_1083_fu_1810_p1;

integer ap_tvar_int_2;

always @ (tmp_1086_reg_3218) begin
    for (ap_tvar_int_2 = 64 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 63 - 0) begin
            tmp_1087_fu_2275_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_1087_fu_2275_p4[ap_tvar_int_2] = tmp_1086_reg_3218[63 - ap_tvar_int_2];
        end
    end
end

assign tmp_1088_fu_2284_p3 = ((tmp_1075_reg_3213[0:0] === 1'b1) ? tmp_1087_fu_2275_p4 : tmp_1086_reg_3218);

assign tmp_1089_fu_1828_p2 = 64'd18446744073709551615 << tmp_1084_fu_1814_p1;

assign tmp_108_fu_1657_p2 = ($signed(32'd4294967295) + $signed(ap_phi_mux_Lo_assign_s_phi_fu_341_p4));

assign tmp_1090_fu_1834_p2 = 64'd18446744073709551615 >> tmp_1085_fu_1818_p1;

assign tmp_1091_fu_2290_p2 = (p_demorgan22_reg_3224 ^ 64'd18446744073709551615);

assign tmp_1092_fu_2295_p2 = (tmp_1091_fu_2290_p2 & ap_phi_mux_p_Val2_60_phi_fu_461_p4);

assign tmp_1093_fu_2301_p2 = (tmp_1088_fu_2284_p3 & p_demorgan22_reg_3224);

assign tmp_1095_fu_1860_p2 = ((localBits_idx_68_reg_3163 > Hi_assign_10_fu_1852_p2) ? 1'b1 : 1'b0);

assign tmp_1096_fu_1865_p1 = localBits_idx_68_reg_3163[6:0];

assign tmp_1097_fu_1868_p1 = Hi_assign_10_fu_1852_p2[6:0];

assign tmp_1098_fu_1872_p2 = (7'd63 - tmp_1096_fu_1865_p1);

assign tmp_1099_fu_1878_p3 = ((tmp_1095_fu_1860_p2[0:0] === 1'b1) ? tmp_1096_fu_1865_p1 : tmp_1097_fu_1868_p1);

assign tmp_109_fu_1602_p1 = tLen_reg_3068;

assign tmp_1100_fu_1886_p3 = ((tmp_1095_fu_1860_p2[0:0] === 1'b1) ? tmp_1097_fu_1868_p1 : tmp_1096_fu_1865_p1);

assign tmp_1101_fu_1894_p3 = ((tmp_1095_fu_1860_p2[0:0] === 1'b1) ? tmp_1098_fu_1872_p2 : tmp_1096_fu_1865_p1);

assign tmp_1102_fu_1902_p2 = (7'd63 - tmp_1099_fu_1878_p3);

assign tmp_1103_fu_1908_p1 = tmp_1101_fu_1894_p3;

assign tmp_1104_fu_1912_p1 = tmp_1100_fu_1886_p3;

assign tmp_1105_fu_1916_p1 = tmp_1102_fu_1902_p2;

assign tmp_1106_fu_1920_p2 = tmp_V_128_fu_1857_p1 << tmp_1103_fu_1908_p1;

integer ap_tvar_int_3;

always @ (tmp_1106_reg_3235) begin
    for (ap_tvar_int_3 = 64 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 63 - 0) begin
            tmp_1107_fu_2312_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            tmp_1107_fu_2312_p4[ap_tvar_int_3] = tmp_1106_reg_3235[63 - ap_tvar_int_3];
        end
    end
end

assign tmp_1108_fu_2321_p3 = ((tmp_1095_reg_3230[0:0] === 1'b1) ? tmp_1107_fu_2312_p4 : tmp_1106_reg_3235);

assign tmp_1109_fu_1926_p2 = 64'd18446744073709551615 << tmp_1104_fu_1912_p1;

assign tmp_110_fu_1643_p1 = fixed_len_code327_q0;

assign tmp_1110_fu_1932_p2 = 64'd18446744073709551615 >> tmp_1105_fu_1916_p1;

assign tmp_1111_fu_2327_p2 = (p_demorgan23_reg_3241 ^ 64'd18446744073709551615);

assign tmp_1112_fu_2332_p2 = (tmp_1111_fu_2327_p2 & p_Result_31_fu_2306_p2);

assign tmp_1113_fu_2338_p2 = (tmp_1108_fu_2321_p3 & p_demorgan23_reg_3241);

assign tmp_1115_fu_1962_p4 = {{localBits_idx_2_fu_1956_p3[31:4]}};

assign tmp_1117_fu_1990_p1 = ap_phi_mux_loc_idx_phi_fu_353_p4[2:0];

assign tmp_1118_fu_2687_p4 = {{loc_idx_1_reg_3323[31:2]}};

assign tmp_111_fu_1648_p1 = tOffset_reg_3075_pp0_iter3_reg;

assign tmp_1120_fu_2795_p1 = loc_idx_3_reg_730[2:0];

assign tmp_1121_fu_2837_p1 = j7_reg_1106[1:0];

assign tmp_1122_fu_2859_p2 = ((Lo_assign_3_reg_3414 > Hi_assign_11_reg_3420) ? 1'b1 : 1'b0);

assign tmp_1123_fu_2863_p1 = Lo_assign_3_reg_3414;

assign tmp_1124_fu_2866_p1 = Hi_assign_11_reg_3420;

assign tmp_1125_fu_2869_p2 = (tmp_1123_fu_2863_p1 ^ 7'd63);

assign tmp_1126_fu_2875_p3 = ((tmp_1122_fu_2859_p2[0:0] === 1'b1) ? tmp_1123_fu_2863_p1 : tmp_1124_fu_2866_p1);

assign tmp_1127_fu_2883_p3 = ((tmp_1122_fu_2859_p2[0:0] === 1'b1) ? tmp_1124_fu_2866_p1 : tmp_1123_fu_2863_p1);

assign tmp_1128_fu_2891_p3 = ((tmp_1122_fu_2859_p2[0:0] === 1'b1) ? tmp_1125_fu_2869_p2 : tmp_1123_fu_2863_p1);

assign tmp_1129_fu_2899_p2 = (tmp_1126_fu_2875_p3 ^ 7'd63);

assign tmp_112_fu_2819_p2 = ((i6_reg_1081 < loc_idx_3_reg_730) ? 1'b1 : 1'b0);

assign tmp_1130_fu_2905_p1 = tmp_1128_fu_2891_p3;

assign tmp_1131_fu_2909_p1 = tmp_1127_fu_2883_p3;

assign tmp_1132_fu_2913_p1 = tmp_1129_fu_2899_p2;

assign tmp_1133_fu_2917_p2 = tmp_V_129_fu_2855_p1 << tmp_1130_fu_2905_p1;

integer ap_tvar_int_4;

always @ (tmp_1133_fu_2917_p2) begin
    for (ap_tvar_int_4 = 64 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 63 - 0) begin
            tmp_1134_fu_2923_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            tmp_1134_fu_2923_p4[ap_tvar_int_4] = tmp_1133_fu_2917_p2[63 - ap_tvar_int_4];
        end
    end
end

assign tmp_1135_fu_2933_p3 = ((tmp_1122_fu_2859_p2[0:0] === 1'b1) ? tmp_1134_fu_2923_p4 : tmp_1133_fu_2917_p2);

assign tmp_1136_fu_2941_p2 = 64'd18446744073709551615 << tmp_1131_fu_2909_p1;

assign tmp_1137_fu_2947_p2 = 64'd18446744073709551615 >> tmp_1132_fu_2913_p1;

assign tmp_1138_fu_2959_p2 = (p_demorgan24_fu_2953_p2 ^ 64'd18446744073709551615);

assign tmp_1139_fu_2965_p2 = (tmp_1138_fu_2959_p2 & p_Val2_65_reg_1093);

assign tmp_1140_fu_2971_p2 = (tmp_1135_fu_2933_p3 & p_demorgan24_fu_2953_p2);

assign tmp_136_t_fu_2995_p2 = (j10_reg_1182 ^ 3'd4);

assign tmp_142_t_fu_3013_p2 = (j9_reg_1335 ^ 3'd4);

assign tmp_3_fu_2772_p2 = (tmp_102_fu_2761_p3 + tmp_1035_fu_2768_p1);

assign tmp_81_fu_1606_p2 = (tLen_reg_3068 | length_reg_326);

assign tmp_82_fu_1611_p2 = ((tmp_81_fu_1606_p2 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_V_121_fu_2702_p5 = {{{{localB_7_281_fu_2592_p3}, {localB_7_284_fu_2614_p3}}, {localB_7_286_fu_2629_p3}}, {localB_7_287_fu_2637_p3}};

assign tmp_V_126_fu_1693_p1 = fixed_lenlit_table320_load_reg_3132;

assign tmp_V_127_fu_1756_p1 = length_code_fu_1748_p1;

assign tmp_V_128_fu_1857_p1 = fixed_dist_table306_load_reg_3171;

assign tmp_V_129_fu_2855_p1 = val_assign_reg_1117;

assign tmp_fu_1426_p2 = ((size_fu_1422_p1 == 16'd0) ? 1'b1 : 1'b0);

assign v_fu_1443_p1 = i1_reg_315[2:0];

always @ (posedge ap_clk) begin
    tmp_110_reg_3112[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    fixed_lenlit_bl_load_cast_reg_3137[31:4] <= 28'b0000000000000000000000000000;
    fixed_lenlit_bl_load_1_cast_reg_3158[31:4] <= 28'b0000000000000000000000000000;
    localBits_V_119_reg_3335[63:48] <= 16'b0000000000000000;
    Lo_assign_3_reg_3414[3:0] <= 4'b0000;
    Hi_assign_11_reg_3420[3:0] <= 4'b1111;
end

endmodule //gZip_cu_fixedHuffman
