

================================================================
== Vivado HLS Report for 'fisr'
================================================================
* Date:           Tue Jul  5 18:23:12 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fisr_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.254|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   20|   20|   20|   20|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     39|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    153|    -|
|Register         |        -|      -|     117|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     465|    903|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |fisr_fmul_32ns_32cud_U2  |fisr_fmul_32ns_32cud  |        0|      3|  143|  321|    0|
    |fisr_fsub_32ns_32bkb_U1  |fisr_fsub_32ns_32bkb  |        0|      2|  205|  390|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |i_fu_74_p2    |     -    |      0|  0|  39|          31|          32|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|  39|          31|          32|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  105|         22|    1|         22|
    |grp_fu_44_p0  |   21|          4|   32|        128|
    |grp_fu_44_p1  |   27|          5|   32|        160|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  153|         31|   65|        310|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  21|   0|   21|          0|
    |bitcast_ln13_reg_91  |  32|   0|   32|          0|
    |reg_51               |  32|   0|   32|          0|
    |tmp_2_reg_97         |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 117|   0|  117|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |     fisr     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |     fisr     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |     fisr     | return value |
|ap_done   | out |    1| ap_ctrl_hs |     fisr     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |     fisr     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |     fisr     | return value |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

