module RecFNToIN_e8_s24_i8 (
	io_in,
	io_out,
	io_intExceptionFlags
);
	input [32:0] io_in;
	output wire [7:0] io_out;
	output wire [2:0] io_intExceptionFlags;
	wire rawIn_isNaN = &io_in[31:30] & io_in[29];
	wire [30:0] shiftedSig = {7'h00, io_in[31], io_in[22:0]} << (io_in[31] ? io_in[25:23] : 3'h0);
	wire [1:0] _roundIncr_near_even_T_6 = {shiftedSig[22], |shiftedSig[21:0]};
	wire roundIncr_near_even = (io_in[31] & (&shiftedSig[23:22] | &_roundIncr_near_even_T_6)) | ((~io_in[31] & &io_in[30:23]) & |_roundIncr_near_even_T_6);
	wire [7:0] complUnroundedInt = {8 {io_in[32]}} ^ shiftedSig[30:23];
	wire magGeOne_atOverflowEdge = io_in[30:23] == 8'h07;
	wire common_overflow = io_in[31] & (|io_in[30:26] | (io_in[32] ? magGeOne_atOverflowEdge & (|shiftedSig[29:23] | roundIncr_near_even) : magGeOne_atOverflowEdge | (((io_in[30:23] == 8'h06) & &shiftedSig[28:23]) & roundIncr_near_even)));
	wire invalidExc = rawIn_isNaN | (&io_in[31:30] & ~io_in[29]);
	wire excSign = ~rawIn_isNaN & io_in[32];
	assign io_out = (invalidExc | common_overflow ? {excSign, {7 {~excSign}}} : (roundIncr_near_even ^ io_in[32] ? complUnroundedInt + 8'h01 : complUnroundedInt));
	assign io_intExceptionFlags = {invalidExc, ~invalidExc & common_overflow, (~invalidExc & ~common_overflow) & (io_in[31] ? |_roundIncr_near_even_T_6 : |io_in[31:29])};
endmodule
