/* Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os) */

(* src = "LGSynth91/cm85a_orig.v:2" *)
(* top =  1  *)
module CM85(a, b, c, d, e, f, g, h, i, j, k, l, m, n);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  (* src = "LGSynth91/cm85a_orig.v:19" *)
  wire \[0] ;
  (* src = "LGSynth91/cm85a_orig.v:19" *)
  wire \[1] ;
  (* src = "LGSynth91/cm85a_orig.v:19" *)
  wire \[2] ;
  (* src = "LGSynth91/cm85a_orig.v:3" *)
  input a;
  (* src = "LGSynth91/cm85a_orig.v:3" *)
  input b;
  (* src = "LGSynth91/cm85a_orig.v:3" *)
  input c;
  (* src = "LGSynth91/cm85a_orig.v:3" *)
  input d;
  (* src = "LGSynth91/cm85a_orig.v:3" *)
  input e;
  (* src = "LGSynth91/cm85a_orig.v:3" *)
  input f;
  (* src = "LGSynth91/cm85a_orig.v:3" *)
  input g;
  (* src = "LGSynth91/cm85a_orig.v:3" *)
  input h;
  (* src = "LGSynth91/cm85a_orig.v:3" *)
  input i;
  (* src = "LGSynth91/cm85a_orig.v:3" *)
  input j;
  (* src = "LGSynth91/cm85a_orig.v:3" *)
  input k;
  (* src = "LGSynth91/cm85a_orig.v:15" *)
  output l;
  (* src = "LGSynth91/cm85a_orig.v:15" *)
  output m;
  (* src = "LGSynth91/cm85a_orig.v:15" *)
  output n;
  assign _29_ = _07_ & _04_;
  assign _00_ = _01_ & 1'h0;
  assign _01_ = _08_ & _19_;
  assign _20_ = 1'h0 & 1'h0;
  assign _21_ = _01_ & _20_;
  assign _02_ = _09_ & _21_;
  assign _30_ = i & h;
  assign _31_ = _10_ & _22_;
  assign _03_ = _11_ & _23_;
  assign _13_ = _12_ & _00_;
  assign _32_ = k & _24_;
  assign _15_ = _13_ & _25_;
  assign _33_ = _14_ & j;
  assign m = _15_ & _26_;
  assign _34_ = _16_ & _05_;
  assign _27_ = _17_ & b;
  assign _35_ = d & _27_;
  assign _36_ = _18_ & _28_;
  assign _07_ = ~_02_;
  assign l = ~_29_;
  assign _08_ = ~g;
  assign _19_ = ~f;
  assign _09_ = ~_03_;
  assign _10_ = ~i;
  assign _22_ = ~h;
  assign _11_ = ~_30_;
  assign _23_ = ~_31_;
  assign _04_ = ~a;
  assign _12_ = ~_03_;
  assign _14_ = ~k;
  assign _24_ = ~j;
  assign _25_ = ~_32_;
  assign _26_ = ~_33_;
  assign _16_ = ~1'h0;
  assign n = ~_34_;
  assign _05_ = ~_06_;
  assign _17_ = ~e;
  assign _18_ = ~c;
  assign _28_ = ~_35_;
  assign _06_ = ~_36_;
  assign \[0]  = l;
  assign \[1]  = m;
  assign \[2]  = n;
endmodule
