// Seed: 387908599
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input wire id_2
    , id_8,
    input tri1 id_3,
    input uwire id_4,
    input wire id_5,
    output wand id_6
);
  wire [1  -  1 : -1 'b0] id_9;
  wire id_10;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input tri id_2,
    input tri0 id_3,
    input tri id_4,
    input wor id_5,
    output wand id_6,
    input supply1 id_7,
    output logic id_8,
    output tri0 id_9,
    input tri1 id_10,
    input wor id_11,
    output tri id_12
    , id_14
);
  assign id_12 = id_5;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_5,
      id_7,
      id_5,
      id_11,
      id_6
  );
  assign modCall_1.id_5 = 0;
  integer id_15, id_16;
  always @* begin : LABEL_0
    id_8 <= id_11;
  end
endmodule
