;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB 100, @201
	SUB @121, 106
	SPL 0, -202
	DAT <100, #2
	SUB -1, 10
	SUB #1, 100
	SLT 270, 61
	DAT <100, #2
	ADD 0, -17
	SLT 10, -0
	DAT #0, #-202
	SLT 10, -0
	SUB 100, 9
	DJN @270, @0
	JMP @127, 106
	SPL 0, -202
	SPL <0, 90
	SPL 0, -202
	SUB @612, @985
	CMP -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB @121, 106
	ADD 12, @10
	JMP 12, <10
	JMP @1, 100
	ADD 12, @10
	JMP 100, #201
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SUB @127, 106
	SUB #110, -20
	SUB -1, 10
	SUB -1, 10
	CMP @100, @-11
	JMP @12, #200
	CMP @100, @-11
	SUB @272, @280
	SPL <0, 90
	SPL 400, -206
	ADD 100, 9
	SPL 400, -206
	SPL 0, -202
	SPL 100, -100
	ADD 210, 30
