{
  "module_name": "mt8183-clk.h",
  "hash_id": "4f9eb8ac9949ebf39b8ed6c8d904adfc15c9b00bddf5025db438d52260a938ca",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/mt8183-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_MT8183_H\n#define _DT_BINDINGS_CLK_MT8183_H\n\n \n#define CLK_APMIXED_ARMPLL_LL\t\t0\n#define CLK_APMIXED_ARMPLL_L\t\t1\n#define CLK_APMIXED_CCIPLL\t\t2\n#define CLK_APMIXED_MAINPLL\t\t3\n#define CLK_APMIXED_UNIV2PLL\t\t4\n#define CLK_APMIXED_MSDCPLL\t\t5\n#define CLK_APMIXED_MMPLL\t\t6\n#define CLK_APMIXED_MFGPLL\t\t7\n#define CLK_APMIXED_TVDPLL\t\t8\n#define CLK_APMIXED_APLL1\t\t9\n#define CLK_APMIXED_APLL2\t\t10\n#define CLK_APMIXED_SSUSB_26M\t\t11\n#define CLK_APMIXED_APPLL_26M\t\t12\n#define CLK_APMIXED_MIPIC0_26M\t\t13\n#define CLK_APMIXED_MDPLLGP_26M\t\t14\n#define CLK_APMIXED_MMSYS_26M\t\t15\n#define CLK_APMIXED_UFS_26M\t\t16\n#define CLK_APMIXED_MIPIC1_26M\t\t17\n#define CLK_APMIXED_MEMPLL_26M\t\t18\n#define CLK_APMIXED_CLKSQ_LVPLL_26M\t19\n#define CLK_APMIXED_MIPID0_26M\t\t20\n#define CLK_APMIXED_MIPID1_26M\t\t21\n#define CLK_APMIXED_NR_CLK\t\t22\n\n \n#define CLK_TOP_MUX_AXI\t\t\t0\n#define CLK_TOP_MUX_MM\t\t\t1\n#define CLK_TOP_MUX_CAM\t\t\t2\n#define CLK_TOP_MUX_MFG\t\t\t3\n#define CLK_TOP_MUX_CAMTG\t\t4\n#define CLK_TOP_MUX_UART\t\t5\n#define CLK_TOP_MUX_SPI\t\t\t6\n#define CLK_TOP_MUX_MSDC50_0_HCLK\t7\n#define CLK_TOP_MUX_MSDC50_0\t\t8\n#define CLK_TOP_MUX_MSDC30_1\t\t9\n#define CLK_TOP_MUX_MSDC30_2\t\t10\n#define CLK_TOP_MUX_AUDIO\t\t11\n#define CLK_TOP_MUX_AUD_INTBUS\t\t12\n#define CLK_TOP_MUX_FPWRAP_ULPOSC\t13\n#define CLK_TOP_MUX_SCP\t\t\t14\n#define CLK_TOP_MUX_ATB\t\t\t15\n#define CLK_TOP_MUX_SSPM\t\t16\n#define CLK_TOP_MUX_DPI0\t\t17\n#define CLK_TOP_MUX_SCAM\t\t18\n#define CLK_TOP_MUX_AUD_1\t\t19\n#define CLK_TOP_MUX_AUD_2\t\t20\n#define CLK_TOP_MUX_DISP_PWM\t\t21\n#define CLK_TOP_MUX_SSUSB_TOP_XHCI\t22\n#define CLK_TOP_MUX_USB_TOP\t\t23\n#define CLK_TOP_MUX_SPM\t\t\t24\n#define CLK_TOP_MUX_I2C\t\t\t25\n#define CLK_TOP_MUX_F52M_MFG\t\t26\n#define CLK_TOP_MUX_SENINF\t\t27\n#define CLK_TOP_MUX_DXCC\t\t28\n#define CLK_TOP_MUX_CAMTG2\t\t29\n#define CLK_TOP_MUX_AUD_ENG1\t\t30\n#define CLK_TOP_MUX_AUD_ENG2\t\t31\n#define CLK_TOP_MUX_FAES_UFSFDE\t\t32\n#define CLK_TOP_MUX_FUFS\t\t33\n#define CLK_TOP_MUX_IMG\t\t\t34\n#define CLK_TOP_MUX_DSP\t\t\t35\n#define CLK_TOP_MUX_DSP1\t\t36\n#define CLK_TOP_MUX_DSP2\t\t37\n#define CLK_TOP_MUX_IPU_IF\t\t38\n#define CLK_TOP_MUX_CAMTG3\t\t39\n#define CLK_TOP_MUX_CAMTG4\t\t40\n#define CLK_TOP_MUX_PMICSPI\t\t41\n#define CLK_TOP_SYSPLL_CK\t\t42\n#define CLK_TOP_SYSPLL_D2\t\t43\n#define CLK_TOP_SYSPLL_D3\t\t44\n#define CLK_TOP_SYSPLL_D5\t\t45\n#define CLK_TOP_SYSPLL_D7\t\t46\n#define CLK_TOP_SYSPLL_D2_D2\t\t47\n#define CLK_TOP_SYSPLL_D2_D4\t\t48\n#define CLK_TOP_SYSPLL_D2_D8\t\t49\n#define CLK_TOP_SYSPLL_D2_D16\t\t50\n#define CLK_TOP_SYSPLL_D3_D2\t\t51\n#define CLK_TOP_SYSPLL_D3_D4\t\t52\n#define CLK_TOP_SYSPLL_D3_D8\t\t53\n#define CLK_TOP_SYSPLL_D5_D2\t\t54\n#define CLK_TOP_SYSPLL_D5_D4\t\t55\n#define CLK_TOP_SYSPLL_D7_D2\t\t56\n#define CLK_TOP_SYSPLL_D7_D4\t\t57\n#define CLK_TOP_UNIVPLL_CK\t\t58\n#define CLK_TOP_UNIVPLL_D2\t\t59\n#define CLK_TOP_UNIVPLL_D3\t\t60\n#define CLK_TOP_UNIVPLL_D5\t\t61\n#define CLK_TOP_UNIVPLL_D7\t\t62\n#define CLK_TOP_UNIVPLL_D2_D2\t\t63\n#define CLK_TOP_UNIVPLL_D2_D4\t\t64\n#define CLK_TOP_UNIVPLL_D2_D8\t\t65\n#define CLK_TOP_UNIVPLL_D3_D2\t\t66\n#define CLK_TOP_UNIVPLL_D3_D4\t\t67\n#define CLK_TOP_UNIVPLL_D3_D8\t\t68\n#define CLK_TOP_UNIVPLL_D5_D2\t\t69\n#define CLK_TOP_UNIVPLL_D5_D4\t\t70\n#define CLK_TOP_UNIVPLL_D5_D8\t\t71\n#define CLK_TOP_APLL1_CK\t\t72\n#define CLK_TOP_APLL1_D2\t\t73\n#define CLK_TOP_APLL1_D4\t\t74\n#define CLK_TOP_APLL1_D8\t\t75\n#define CLK_TOP_APLL2_CK\t\t76\n#define CLK_TOP_APLL2_D2\t\t77\n#define CLK_TOP_APLL2_D4\t\t78\n#define CLK_TOP_APLL2_D8\t\t79\n#define CLK_TOP_TVDPLL_CK\t\t80\n#define CLK_TOP_TVDPLL_D2\t\t81\n#define CLK_TOP_TVDPLL_D4\t\t82\n#define CLK_TOP_TVDPLL_D8\t\t83\n#define CLK_TOP_TVDPLL_D16\t\t84\n#define CLK_TOP_MSDCPLL_CK\t\t85\n#define CLK_TOP_MSDCPLL_D2\t\t86\n#define CLK_TOP_MSDCPLL_D4\t\t87\n#define CLK_TOP_MSDCPLL_D8\t\t88\n#define CLK_TOP_MSDCPLL_D16\t\t89\n#define CLK_TOP_AD_OSC_CK\t\t90\n#define CLK_TOP_OSC_D2\t\t\t91\n#define CLK_TOP_OSC_D4\t\t\t92\n#define CLK_TOP_OSC_D8\t\t\t93\n#define CLK_TOP_OSC_D16\t\t\t94\n#define CLK_TOP_F26M_CK_D2\t\t95\n#define CLK_TOP_MFGPLL_CK\t\t96\n#define CLK_TOP_UNIVP_192M_CK\t\t97\n#define CLK_TOP_UNIVP_192M_D2\t\t98\n#define CLK_TOP_UNIVP_192M_D4\t\t99\n#define CLK_TOP_UNIVP_192M_D8\t\t100\n#define CLK_TOP_UNIVP_192M_D16\t\t101\n#define CLK_TOP_UNIVP_192M_D32\t\t102\n#define CLK_TOP_MMPLL_CK\t\t103\n#define CLK_TOP_MMPLL_D4\t\t104\n#define CLK_TOP_MMPLL_D4_D2\t\t105\n#define CLK_TOP_MMPLL_D4_D4\t\t106\n#define CLK_TOP_MMPLL_D5\t\t107\n#define CLK_TOP_MMPLL_D5_D2\t\t108\n#define CLK_TOP_MMPLL_D5_D4\t\t109\n#define CLK_TOP_MMPLL_D6\t\t110\n#define CLK_TOP_MMPLL_D7\t\t111\n#define CLK_TOP_CLK26M\t\t\t112\n#define CLK_TOP_CLK13M\t\t\t113\n#define CLK_TOP_ULPOSC\t\t\t114\n#define CLK_TOP_UNIVP_192M\t\t115\n#define CLK_TOP_MUX_APLL_I2S0\t\t116\n#define CLK_TOP_MUX_APLL_I2S1\t\t117\n#define CLK_TOP_MUX_APLL_I2S2\t\t118\n#define CLK_TOP_MUX_APLL_I2S3\t\t119\n#define CLK_TOP_MUX_APLL_I2S4\t\t120\n#define CLK_TOP_MUX_APLL_I2S5\t\t121\n#define CLK_TOP_APLL12_DIV0\t\t122\n#define CLK_TOP_APLL12_DIV1\t\t123\n#define CLK_TOP_APLL12_DIV2\t\t124\n#define CLK_TOP_APLL12_DIV3\t\t125\n#define CLK_TOP_APLL12_DIV4\t\t126\n#define CLK_TOP_APLL12_DIVB\t\t127\n#define CLK_TOP_UNIVPLL\t\t\t128\n#define CLK_TOP_ARMPLL_DIV_PLL1\t\t129\n#define CLK_TOP_ARMPLL_DIV_PLL2\t\t130\n#define CLK_TOP_UNIVPLL_D3_D16\t\t131\n#define CLK_TOP_NR_CLK\t\t\t132\n\n \n#define CLK_CAM_LARB6\t\t\t0\n#define CLK_CAM_DFP_VAD\t\t\t1\n#define CLK_CAM_CAM\t\t\t2\n#define CLK_CAM_CAMTG\t\t\t3\n#define CLK_CAM_SENINF\t\t\t4\n#define CLK_CAM_CAMSV0\t\t\t5\n#define CLK_CAM_CAMSV1\t\t\t6\n#define CLK_CAM_CAMSV2\t\t\t7\n#define CLK_CAM_CCU\t\t\t8\n#define CLK_CAM_LARB3\t\t\t9\n#define CLK_CAM_NR_CLK\t\t\t10\n\n \n#define CLK_INFRA_PMIC_TMR\t\t0\n#define CLK_INFRA_PMIC_AP\t\t1\n#define CLK_INFRA_PMIC_MD\t\t2\n#define CLK_INFRA_PMIC_CONN\t\t3\n#define CLK_INFRA_SCPSYS\t\t4\n#define CLK_INFRA_SEJ\t\t\t5\n#define CLK_INFRA_APXGPT\t\t6\n#define CLK_INFRA_ICUSB\t\t\t7\n#define CLK_INFRA_GCE\t\t\t8\n#define CLK_INFRA_THERM\t\t\t9\n#define CLK_INFRA_I2C0\t\t\t10\n#define CLK_INFRA_I2C1\t\t\t11\n#define CLK_INFRA_I2C2\t\t\t12\n#define CLK_INFRA_I2C3\t\t\t13\n#define CLK_INFRA_PWM_HCLK\t\t14\n#define CLK_INFRA_PWM1\t\t\t15\n#define CLK_INFRA_PWM2\t\t\t16\n#define CLK_INFRA_PWM3\t\t\t17\n#define CLK_INFRA_PWM4\t\t\t18\n#define CLK_INFRA_PWM\t\t\t19\n#define CLK_INFRA_UART0\t\t\t20\n#define CLK_INFRA_UART1\t\t\t21\n#define CLK_INFRA_UART2\t\t\t22\n#define CLK_INFRA_UART3\t\t\t23\n#define CLK_INFRA_GCE_26M\t\t24\n#define CLK_INFRA_CQ_DMA_FPC\t\t25\n#define CLK_INFRA_BTIF\t\t\t26\n#define CLK_INFRA_SPI0\t\t\t27\n#define CLK_INFRA_MSDC0\t\t\t28\n#define CLK_INFRA_MSDC1\t\t\t29\n#define CLK_INFRA_MSDC2\t\t\t30\n#define CLK_INFRA_MSDC0_SCK\t\t31\n#define CLK_INFRA_DVFSRC\t\t32\n#define CLK_INFRA_GCPU\t\t\t33\n#define CLK_INFRA_TRNG\t\t\t34\n#define CLK_INFRA_AUXADC\t\t35\n#define CLK_INFRA_CPUM\t\t\t36\n#define CLK_INFRA_CCIF1_AP\t\t37\n#define CLK_INFRA_CCIF1_MD\t\t38\n#define CLK_INFRA_AUXADC_MD\t\t39\n#define CLK_INFRA_MSDC1_SCK\t\t40\n#define CLK_INFRA_MSDC2_SCK\t\t41\n#define CLK_INFRA_AP_DMA\t\t42\n#define CLK_INFRA_XIU\t\t\t43\n#define CLK_INFRA_DEVICE_APC\t\t44\n#define CLK_INFRA_CCIF_AP\t\t45\n#define CLK_INFRA_DEBUGSYS\t\t46\n#define CLK_INFRA_AUDIO\t\t\t47\n#define CLK_INFRA_CCIF_MD\t\t48\n#define CLK_INFRA_DXCC_SEC_CORE\t\t49\n#define CLK_INFRA_DXCC_AO\t\t50\n#define CLK_INFRA_DRAMC_F26M\t\t51\n#define CLK_INFRA_IRTX\t\t\t52\n#define CLK_INFRA_DISP_PWM\t\t53\n#define CLK_INFRA_CLDMA_BCLK\t\t54\n#define CLK_INFRA_AUDIO_26M_BCLK\t55\n#define CLK_INFRA_SPI1\t\t\t56\n#define CLK_INFRA_I2C4\t\t\t57\n#define CLK_INFRA_MODEM_TEMP_SHARE\t58\n#define CLK_INFRA_SPI2\t\t\t59\n#define CLK_INFRA_SPI3\t\t\t60\n#define CLK_INFRA_UNIPRO_SCK\t\t61\n#define CLK_INFRA_UNIPRO_TICK\t\t62\n#define CLK_INFRA_UFS_MP_SAP_BCLK\t63\n#define CLK_INFRA_MD32_BCLK\t\t64\n#define CLK_INFRA_SSPM\t\t\t65\n#define CLK_INFRA_UNIPRO_MBIST\t\t66\n#define CLK_INFRA_SSPM_BUS_HCLK\t\t67\n#define CLK_INFRA_I2C5\t\t\t68\n#define CLK_INFRA_I2C5_ARBITER\t\t69\n#define CLK_INFRA_I2C5_IMM\t\t70\n#define CLK_INFRA_I2C1_ARBITER\t\t71\n#define CLK_INFRA_I2C1_IMM\t\t72\n#define CLK_INFRA_I2C2_ARBITER\t\t73\n#define CLK_INFRA_I2C2_IMM\t\t74\n#define CLK_INFRA_SPI4\t\t\t75\n#define CLK_INFRA_SPI5\t\t\t76\n#define CLK_INFRA_CQ_DMA\t\t77\n#define CLK_INFRA_UFS\t\t\t78\n#define CLK_INFRA_AES_UFSFDE\t\t79\n#define CLK_INFRA_UFS_TICK\t\t80\n#define CLK_INFRA_MSDC0_SELF\t\t81\n#define CLK_INFRA_MSDC1_SELF\t\t82\n#define CLK_INFRA_MSDC2_SELF\t\t83\n#define CLK_INFRA_SSPM_26M_SELF\t\t84\n#define CLK_INFRA_SSPM_32K_SELF\t\t85\n#define CLK_INFRA_UFS_AXI\t\t86\n#define CLK_INFRA_I2C6\t\t\t87\n#define CLK_INFRA_AP_MSDC0\t\t88\n#define CLK_INFRA_MD_MSDC0\t\t89\n#define CLK_INFRA_USB\t\t\t90\n#define CLK_INFRA_DEVMPU_BCLK\t\t91\n#define CLK_INFRA_CCIF2_AP\t\t92\n#define CLK_INFRA_CCIF2_MD\t\t93\n#define CLK_INFRA_CCIF3_AP\t\t94\n#define CLK_INFRA_CCIF3_MD\t\t95\n#define CLK_INFRA_SEJ_F13M\t\t96\n#define CLK_INFRA_AES_BCLK\t\t97\n#define CLK_INFRA_I2C7\t\t\t98\n#define CLK_INFRA_I2C8\t\t\t99\n#define CLK_INFRA_FBIST2FPC\t\t100\n#define CLK_INFRA_NR_CLK\t\t101\n\n \n#define CLK_PERI_AXI\t\t\t0\n#define CLK_PERI_NR_CLK\t\t\t1\n\n \n#define CLK_MFG_BG3D\t\t\t0\n#define CLK_MFG_NR_CLK\t\t\t1\n\n \n#define CLK_IMG_OWE\t\t\t0\n#define CLK_IMG_WPE_B\t\t\t1\n#define CLK_IMG_WPE_A\t\t\t2\n#define CLK_IMG_MFB\t\t\t3\n#define CLK_IMG_RSC\t\t\t4\n#define CLK_IMG_DPE\t\t\t5\n#define CLK_IMG_FDVT\t\t\t6\n#define CLK_IMG_DIP\t\t\t7\n#define CLK_IMG_LARB2\t\t\t8\n#define CLK_IMG_LARB5\t\t\t9\n#define CLK_IMG_NR_CLK\t\t\t10\n\n \n#define CLK_MM_SMI_COMMON\t\t0\n#define CLK_MM_SMI_LARB0\t\t1\n#define CLK_MM_SMI_LARB1\t\t2\n#define CLK_MM_GALS_COMM0\t\t3\n#define CLK_MM_GALS_COMM1\t\t4\n#define CLK_MM_GALS_CCU2MM\t\t5\n#define CLK_MM_GALS_IPU12MM\t\t6\n#define CLK_MM_GALS_IMG2MM\t\t7\n#define CLK_MM_GALS_CAM2MM\t\t8\n#define CLK_MM_GALS_IPU2MM\t\t9\n#define CLK_MM_MDP_DL_TXCK\t\t10\n#define CLK_MM_IPU_DL_TXCK\t\t11\n#define CLK_MM_MDP_RDMA0\t\t12\n#define CLK_MM_MDP_RDMA1\t\t13\n#define CLK_MM_MDP_RSZ0\t\t\t14\n#define CLK_MM_MDP_RSZ1\t\t\t15\n#define CLK_MM_MDP_TDSHP\t\t16\n#define CLK_MM_MDP_WROT0\t\t17\n#define CLK_MM_FAKE_ENG\t\t\t18\n#define CLK_MM_DISP_OVL0\t\t19\n#define CLK_MM_DISP_OVL0_2L\t\t20\n#define CLK_MM_DISP_OVL1_2L\t\t21\n#define CLK_MM_DISP_RDMA0\t\t22\n#define CLK_MM_DISP_RDMA1\t\t23\n#define CLK_MM_DISP_WDMA0\t\t24\n#define CLK_MM_DISP_COLOR0\t\t25\n#define CLK_MM_DISP_CCORR0\t\t26\n#define CLK_MM_DISP_AAL0\t\t27\n#define CLK_MM_DISP_GAMMA0\t\t28\n#define CLK_MM_DISP_DITHER0\t\t29\n#define CLK_MM_DISP_SPLIT\t\t30\n#define CLK_MM_DSI0_MM\t\t\t31\n#define CLK_MM_DSI0_IF\t\t\t32\n#define CLK_MM_DPI_MM\t\t\t33\n#define CLK_MM_DPI_IF\t\t\t34\n#define CLK_MM_FAKE_ENG2\t\t35\n#define CLK_MM_MDP_DL_RX\t\t36\n#define CLK_MM_IPU_DL_RX\t\t37\n#define CLK_MM_26M\t\t\t38\n#define CLK_MM_MMSYS_R2Y\t\t39\n#define CLK_MM_DISP_RSZ\t\t\t40\n#define CLK_MM_MDP_WDMA0\t\t41\n#define CLK_MM_MDP_AAL\t\t\t42\n#define CLK_MM_MDP_CCORR\t\t43\n#define CLK_MM_DBI_MM\t\t\t44\n#define CLK_MM_DBI_IF\t\t\t45\n#define CLK_MM_NR_CLK\t\t\t46\n\n \n#define CLK_VDEC_VDEC\t\t\t0\n#define CLK_VDEC_LARB1\t\t\t1\n#define CLK_VDEC_NR_CLK\t\t\t2\n\n \n#define CLK_VENC_LARB\t\t\t0\n#define CLK_VENC_VENC\t\t\t1\n#define CLK_VENC_JPGENC\t\t\t2\n#define CLK_VENC_NR_CLK\t\t\t3\n\n \n#define CLK_AUDIO_TML\t\t\t0\n#define CLK_AUDIO_DAC_PREDIS\t\t1\n#define CLK_AUDIO_DAC\t\t\t2\n#define CLK_AUDIO_ADC\t\t\t3\n#define CLK_AUDIO_APLL_TUNER\t\t4\n#define CLK_AUDIO_APLL2_TUNER\t\t5\n#define CLK_AUDIO_24M\t\t\t6\n#define CLK_AUDIO_22M\t\t\t7\n#define CLK_AUDIO_AFE\t\t\t8\n#define CLK_AUDIO_I2S4\t\t\t9\n#define CLK_AUDIO_I2S3\t\t\t10\n#define CLK_AUDIO_I2S2\t\t\t11\n#define CLK_AUDIO_I2S1\t\t\t12\n#define CLK_AUDIO_PDN_ADDA6_ADC\t\t13\n#define CLK_AUDIO_TDM\t\t\t14\n#define CLK_AUDIO_NR_CLK\t\t15\n\n \n#define CLK_IPU_CONN_IPU\t\t0\n#define CLK_IPU_CONN_AHB\t\t1\n#define CLK_IPU_CONN_AXI\t\t2\n#define CLK_IPU_CONN_ISP\t\t3\n#define CLK_IPU_CONN_CAM_ADL\t\t4\n#define CLK_IPU_CONN_IMG_ADL\t\t5\n#define CLK_IPU_CONN_DAP_RX\t\t6\n#define CLK_IPU_CONN_APB2AXI\t\t7\n#define CLK_IPU_CONN_APB2AHB\t\t8\n#define CLK_IPU_CONN_IPU_CAB1TO2\t9\n#define CLK_IPU_CONN_IPU1_CAB1TO2\t10\n#define CLK_IPU_CONN_IPU2_CAB1TO2\t11\n#define CLK_IPU_CONN_CAB3TO3\t\t12\n#define CLK_IPU_CONN_CAB2TO1\t\t13\n#define CLK_IPU_CONN_CAB3TO1_SLICE\t14\n#define CLK_IPU_CONN_NR_CLK\t\t15\n\n \n#define CLK_IPU_ADL_CABGEN\t\t0\n#define CLK_IPU_ADL_NR_CLK\t\t1\n\n \n#define CLK_IPU_CORE0_JTAG\t\t0\n#define CLK_IPU_CORE0_AXI\t\t1\n#define CLK_IPU_CORE0_IPU\t\t2\n#define CLK_IPU_CORE0_NR_CLK\t\t3\n\n \n#define CLK_IPU_CORE1_JTAG\t\t0\n#define CLK_IPU_CORE1_AXI\t\t1\n#define CLK_IPU_CORE1_IPU\t\t2\n#define CLK_IPU_CORE1_NR_CLK\t\t3\n\n \n#define CLK_MCU_MP0_SEL\t\t\t0\n#define CLK_MCU_MP2_SEL\t\t\t1\n#define CLK_MCU_BUS_SEL\t\t\t2\n#define CLK_MCU_NR_CLK\t\t\t3\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}