//! DSM anchor firmware — Root Advance MACANDD appliance + USB transport.
//!
//! Ladder:
//!   T1: raw SPI probe -> L2 GET_INFO chip id.
//!   T2: X25519 handshake (PROD0 pairing key, slot 0) -> encrypted L3 channel.
//!   T3 / T3b: monotonic down-counter + MAC-and-destroy primitives.
//!   T4: the Root Advance witness flow on the chip (anchor-core `Appliance`).
//!   T5: that flow driven over the prost WIRE PROTOCOL through the secure-core seam
//!       (prepare -> commit -> emit -> finalize -> status), then the emitted
//!       release is checked with the §12 receiver acceptance predicate.
//!   T6: a NON-SECURE USB receive loop that frames protobuf requests over USB-CDC
//!       into the secure core and frames responses back — the real transport an
//!       external host (the DSM backend) uses to drive the appliance.
//!
//! Architecture / mediation: the TROPIC01 session, the `Appliance`, and every
//! `mac_and_destroy`/`mcounter` call live inside [`SecureCore`], whose only public
//! method is `handle(frame) -> frame`. The non-secure transport (the USB receive
//! loop here) holds no chip handle — it reaches the secure element ONLY through
//! `handle`. In a TrustZone-M split, `SecureCore::handle` is the secure-gateway
//! veneer; this build enforces the boundary by ownership (the `app` field is
//! private). Hardware TrustZone enforcement remains future work.
//!
//! Wire framing (transport): little-endian u32 length prefix ‖ protobuf body, both
//! directions. The receive loop bounds a frame to `MAX_RX_FRAME` (heap-appropriate)
//! before handing it to the secure core, addressing the untrusted-input surface.
//!
//! Durable recovery: §15 recovery reads the durable `Active` record at boot and
//! re-emits an interrupted committed release. This bring-up build keeps `Active`
//! in RAM and re-enrolls each boot (resetting the counter for a repeatable
//! self-test), so the boot `recover()` here is a no-op Accept. Production persists
//! `Active` to TROPIC01 R-memory (`r_mem_data_write`/`read`) so a real
//! interrupted transfer completes across a power loss.
//!
//! On boot it runs the T5 self-test once (proving the protocol end to end on
//! silicon), then serves the USB transport forever.
//!
//! Wiring (SPI0): SCK=GP18(p24), MOSI/SDI=GP19(p25), MISO/SDO=GP16(p21),
//! CS=GP17(p22), 3V3=p36, GND=p23.

#![no_std]
#![no_main]

extern crate alloc;

use panic_halt as _;

use core::fmt::Write as _;

use rp235x_hal as hal;

use hal::clocks::Clock;
use hal::fugit::RateExtU32;
use hal::pac;
use hal::rosc::RingOscillator;

use embedded_alloc::LlffHeap as Heap;
use embedded_hal::digital::OutputPin;
use embedded_hal::spi::SpiDevice;
use embedded_hal_bus::spi::ExclusiveDevice;
use tropic01::keys::{SH0PRIV_PROD0, SH0PUB_PROD0};
use tropic01::{ActiveSession, MCounterIndex, Tropic01, X25519Dalek};
use x25519_dalek::{PublicKey, StaticSecret};

use alloc::vec::Vec;
use anchor_core::accept::{accept_offline, CounterVerifier, DsmVerifier, VerifierContext};
use anchor_core::appliance::{Appliance, RecoverOutcome};
use anchor_core::proto::{decode_response, encode_request, pb};
use anchor_core::root_advance::{CounterEvidence, Transition};
use anchor_core::service;
use anchor_core::sig::WotsBlake3;
use anchor_core::tropic::{Tropic, TropicError};

use usb_device::class_prelude::UsbBusAllocator;
use usb_device::prelude::*;
use usb_device::UsbError;
use usbd_serial::SerialPort;

#[link_section = ".start_block"]
#[used]
pub static IMAGE_DEF: hal::block::ImageDef = hal::block::ImageDef::secure_exe();

#[global_allocator]
static HEAP: Heap = Heap::empty();

const XTAL_HZ: u32 = 12_000_000;
const MD_SLOT: u16 = 5;
const COUNTER: MCounterIndex = MCounterIndex::Index0;
const ENROLL_H0: u32 = 1000;

// Appliance / test parameters (shared by the self-test and the serve appliance).
const ANCHOR: [u8; 32] = [0xA0; 32];
const POLICY: [u8; 32] = [0xB0; 32];
const GENESIS: [u8; 32] = [0x00; 32]; // active root hᵢ at index 0
const NEXT_ROOT: [u8; 32] = [0x11; 32]; // self-test successor root hᵢ₊₁
const U_ARM0: [u8; 32] = [0xAA; 32]; // initial MAC-and-destroy slot arming seed
const RCHAL: [u8; 32] = [0x55; 32]; // receiver challenge r_R
const T_REL: [u8; 32] = [1; 32];
const T_OBJ: [u8; 32] = [2; 32];
const T_SND: [u8; 32] = [3; 32];
const T_RCV: [u8; 32] = [4; 32];
const T_PAY: [u8; 32] = [9; 32];
const T_AF: [u8; 2] = [0xAA, 0xBB];
const LEAF_OLD: [u8; 40] = [0xAB; 40]; // self-test DSM SMT proofs (verifier is trivial)
const LEAF_NEW: [u8; 40] = [0xCD; 40];

/// Receive-edge frame cap (heap-appropriate for the 64 KiB bring-up heap). A real
/// post-quantum co-signature needs this and the heap raised together.
const MAX_RX_FRAME: usize = 8 * 1024;

struct BufW {
    buf: [u8; 224],
    len: usize,
}
impl core::fmt::Write for BufW {
    fn write_str(&mut self, s: &str) -> core::fmt::Result {
        let b = s.as_bytes();
        let n = b.len().min(self.buf.len() - self.len);
        self.buf[self.len..self.len + n].copy_from_slice(&b[..n]);
        self.len += n;
        Ok(())
    }
}

type Serial<'a> = SerialPort<'a, hal::usb::UsbBus>;
type UsbDev<'a> = UsbDevice<'a, hal::usb::UsbBus>;

fn put(serial: &mut Serial, msg: &[u8]) {
    let _ = serial.write(msg);
}

/// Write all bytes to USB-CDC, polling the device and retrying on a full buffer.
fn write_all(serial: &mut Serial, usb_dev: &mut UsbDev, data: &[u8]) {
    let mut sent = 0;
    while sent < data.len() {
        usb_dev.poll(&mut [serial]);
        match serial.write(&data[sent..]) {
            Ok(n) => sent += n,
            Err(UsbError::WouldBlock) => {}
            Err(_) => return,
        }
    }
}

/// Bridge anchor-core's `Tropic` trait to a libtropic-rs active session.
struct ChipTropic<'a, SPI: SpiDevice, CS: OutputPin> {
    sess: &'a mut Tropic01<SPI, CS, ActiveSession>,
}
impl<SPI: SpiDevice, CS: OutputPin> Tropic for ChipTropic<'_, SPI, CS> {
    fn mac_and_destroy(&mut self, q: u16, x: &[u8; 32]) -> Result<[u8; 32], TropicError> {
        self.sess
            .mac_and_destroy(q.into(), x)
            .map(|w| *w)
            .map_err(|_| TropicError::Comm)
    }
    fn counter_get(&mut self) -> Result<u32, TropicError> {
        self.sess.mcounter_get(COUNTER).map_err(|_| TropicError::Comm)
    }
    fn counter_update(&mut self) -> Result<(), TropicError> {
        self.sess
            .mcounter_update(COUNTER)
            .map_err(|_| TropicError::CounterExhausted)
    }
}

/// The secure core: owns the appliance (hence the chip session) and exposes ONLY
/// the protobuf request/response boundary. The transport cannot touch `app`.
struct SecureCore<'a, SPI: SpiDevice, CS: OutputPin> {
    app: Appliance<ChipTropic<'a, SPI, CS>, WotsBlake3>,
}
impl<SPI: SpiDevice, CS: OutputPin> SecureCore<'_, SPI, CS> {
    fn handle(&mut self, frame: &[u8]) -> Vec<u8> {
        service::handle(&mut self.app, frame)
    }
}

/// Trivial DSM verifier for the on-device self-test: the firmware is the producer,
/// so it has no DSM SMT to check — the self-test proves the witness / binding /
/// predicate path. A real receiver supplies a verifier backed by the DSM state.
struct TrivialDsm;
impl DsmVerifier for TrivialDsm {
    fn root_commits_counter(&self, _root: &[u8; 32], _index: u64) -> bool {
        true
    }
    fn verify_transition(&self, _t: &Transition) -> bool {
        true
    }
    fn delivers_to_receiver(&self, _t: &Transition) -> bool {
        true
    }
}

/// Self-test counter verifier: models a faithful chip read attesting the claimed
/// value. A real receiver opens its own authenticated L3 verifier session and
/// returns the transcript-attested counter (never the host claim).
struct SelfCounter;
impl CounterVerifier for SelfCounter {
    fn read_authentic_counter(&self, _anchor: &[u8; 32], ev: &CounterEvidence) -> Option<u64> {
        Some(ev.live_counter_claim)
    }
}

/// One protocol round trip through the secure seam: encode -> handle -> decode.
fn rt<SPI: SpiDevice, CS: OutputPin>(
    core: &mut SecureCore<'_, SPI, CS>,
    req: &pb::ApplianceRequest,
) -> Result<pb::ApplianceResponse, &'static str> {
    decode_response(&core.handle(&encode_request(req))).map_err(|_| "decode_response")
}

/// Enroll the chip (init counter once, arm the M&D slot) and return H0.
fn enroll<SPI: SpiDevice, CS: OutputPin>(
    sess: &mut Tropic01<SPI, CS, ActiveSession>,
) -> Result<u32, &'static str> {
    sess.mcounter_init(COUNTER, ENROLL_H0).map_err(|_| "mcounter_init")?;
    let h0 = sess.mcounter_get(COUNTER).map_err(|_| "mcounter_get")?;
    // Arm the MAC-and-destroy slot to its initial state; each prepare evolves it.
    sess.mac_and_destroy(MD_SLOT.into(), &U_ARM0).map_err(|_| "enroll-arm")?;
    Ok(h0)
}

fn prepare_request() -> pb::ApplianceRequest {
    pb::ApplianceRequest {
        op: pb::Op::Prepare as i32,
        transition: Some(pb::TransitionPackage {
            relationship_id: T_REL.to_vec(),
            object_id: T_OBJ.to_vec(),
            sender_device_id: T_SND.to_vec(),
            recipient_device_id: T_RCV.to_vec(),
            prev_root: GENESIS.to_vec(),
            next_root: NEXT_ROOT.to_vec(),
            anchor_counter: 0,
            next_anchor_counter: 1,
            action_type: 0,
            action_fields: T_AF.to_vec(),
            payload_hash: T_PAY.to_vec(),
            old_leaf_proof: LEAF_OLD.to_vec(),
            new_leaf_proof: LEAF_NEW.to_vec(),
            authority_policy_hash: POLICY.to_vec(),
        }),
        receiver_challenge: RCHAL.to_vec(),
        ..Default::default()
    }
}

struct SelfTest {
    ops_ok: bool,
    pk_len: usize,
    sig_len: usize,
    st_index: u64,
    st_status: u32,
    verify_ok: bool,
    frontier_match: bool,
}

/// Drive prepare→commit→emit→finalize→status through the secure seam, then verify
/// the wire-carried release with the §12 acceptance predicate.
fn self_test<SPI: SpiDevice, CS: OutputPin>(
    core: &mut SecureCore<'_, SPI, CS>,
) -> Result<SelfTest, &'static str> {
    let mut ok_all = true;
    ok_all &= rt(core, &prepare_request())?.ok;
    ok_all &= rt(core, &pb::ApplianceRequest { op: pb::Op::Commit as i32, ..Default::default() })?.ok;
    let emitr = rt(core, &pb::ApplianceRequest { op: pb::Op::Emit as i32, ..Default::default() })?;
    ok_all &= emitr.ok;
    let relpb = emitr.release.clone();
    let (pk_len, sig_len) = relpb
        .as_ref()
        .and_then(|r| r.cert.as_ref())
        .map(|c| (c.pk_hw.len(), c.sigma.len()))
        .unwrap_or((0, 0));
    let fin = rt(core, &pb::ApplianceRequest { op: pb::Op::Finalize as i32, ..Default::default() })?;
    ok_all &= fin.ok;
    let mut fin_root = [0u8; 32];
    if fin.active_root.len() == 32 {
        fin_root.copy_from_slice(&fin.active_root);
    }
    let st = rt(core, &pb::ApplianceRequest { op: pb::Op::Status as i32, ..Default::default() })?;
    ok_all &= st.ok;

    let verify_ok = match relpb.as_ref().and_then(|r| r.to_release().ok()) {
        Some(rel) => {
            let ctx = VerifierContext {
                accepted_prev_root: &GENESIS,
                pinned_anchor_id: &ANCHOR,
                expected_receiver_challenge: &RCHAL,
                expected_policy_hash: &POLICY,
                enrolled_counter: ENROLL_H0 as u64,
                exposure_cap_index: ENROLL_H0 as u64,
                anchor_uncompromised: true,
            };
            accept_offline::<WotsBlake3, _, _>(&rel, &ctx, &TrivialDsm, &SelfCounter).is_ok()
        }
        None => false,
    };

    Ok(SelfTest {
        ops_ok: ok_all,
        pk_len,
        sig_len,
        st_index: st.active_index,
        st_status: st.status,
        verify_ok,
        frontier_match: fin_root == NEXT_ROOT,
    })
}

/// Serve the appliance over USB-CDC forever: read LE32-length-prefixed protobuf
/// request frames, dispatch through the secure core, write framed responses.
fn serve_forever<SPI: SpiDevice, CS: OutputPin>(
    mut core: SecureCore<'_, SPI, CS>,
    serial: &mut Serial,
    usb_dev: &mut UsbDev,
) -> ! {
    let mut rx: Vec<u8> = Vec::new();
    loop {
        usb_dev.poll(&mut [serial]);
        let mut chunk = [0u8; 64];
        if let Ok(n) = serial.read(&mut chunk) {
            if n > 0 {
                // Receive-edge cap: never buffer more than one max frame.
                if rx.len() + n > MAX_RX_FRAME + 4 {
                    rx.clear();
                } else {
                    rx.extend_from_slice(&chunk[..n]);
                }
                // Extract and serve every complete frame in the buffer.
                while rx.len() >= 4 {
                    let len =
                        u32::from_le_bytes([rx[0], rx[1], rx[2], rx[3]]) as usize;
                    if len > MAX_RX_FRAME {
                        rx.clear();
                        break;
                    }
                    if rx.len() < 4 + len {
                        break;
                    }
                    let frame: Vec<u8> = rx[4..4 + len].to_vec();
                    let resp = core.handle(&frame);
                    write_all(serial, usb_dev, &(resp.len() as u32).to_le_bytes());
                    write_all(serial, usb_dev, &resp);
                    rx.drain(0..4 + len);
                }
            }
        }
    }
}

#[hal::entry]
fn main() -> ! {
    {
        use core::mem::MaybeUninit;
        const HEAP_SIZE: usize = 64 * 1024;
        static mut HEAP_MEM: [MaybeUninit<u8>; HEAP_SIZE] = [MaybeUninit::uninit(); HEAP_SIZE];
        unsafe { HEAP.init(core::ptr::addr_of_mut!(HEAP_MEM) as usize, HEAP_SIZE) }
    }

    let mut pac = pac::Peripherals::take().unwrap();
    let mut watchdog = hal::Watchdog::new(pac.WATCHDOG);
    let clocks = hal::clocks::init_clocks_and_plls(
        XTAL_HZ,
        pac.XOSC,
        pac.CLOCKS,
        pac.PLL_SYS,
        pac.PLL_USB,
        &mut pac.RESETS,
        &mut watchdog,
    )
    .ok()
    .unwrap();

    let rosc = RingOscillator::new(pac.ROSC).initialize();
    let mut eh = [0u8; 32];
    for byte in eh.iter_mut() {
        let mut b = 0u8;
        for _ in 0..8 {
            b = (b << 1) | (rosc.get_random_bit() as u8);
        }
        *byte = b;
    }

    let timer = hal::Timer::new_timer0(pac.TIMER0, &mut pac.RESETS, &clocks);
    let sio = hal::Sio::new(pac.SIO);
    let pins = hal::gpio::Pins::new(pac.IO_BANK0, pac.PADS_BANK0, sio.gpio_bank0, &mut pac.RESETS);

    let sck = pins.gpio18.into_function::<hal::gpio::FunctionSpi>();
    let mosi = pins.gpio19.into_function::<hal::gpio::FunctionSpi>();
    let miso = pins.gpio16.into_function::<hal::gpio::FunctionSpi>();
    let cs = pins.gpio17.into_push_pull_output();
    let spi_bus = hal::spi::Spi::<_, _, _, 8>::new(pac.SPI0, (mosi, miso, sck)).init(
        &mut pac.RESETS,
        clocks.peripheral_clock.freq(),
        1_000_000u32.Hz(),
        embedded_hal::spi::MODE_0,
    );
    let mut spi_dev = ExclusiveDevice::new(spi_bus, cs, timer).unwrap();

    let usb_bus = UsbBusAllocator::new(hal::usb::UsbBus::new(
        pac.USB,
        pac.USB_DPRAM,
        clocks.usb_clock,
        true,
        &mut pac.RESETS,
    ));
    let mut serial = SerialPort::new(&usb_bus);
    let mut usb_dev = UsbDeviceBuilder::new(&usb_bus, UsbVidPid(0x1209, 0xd5a1))
        .strings(&[StringDescriptors::default()
            .manufacturer("DSM")
            .product("DSM Anchor")
            .serial_number("dsm-anchor")])
        .unwrap()
        .max_packet_size_0(64)
        .unwrap()
        .device_class(usbd_serial::USB_CLASS_CDC)
        .build();

    // ---- Phase 1: raw link probe ~3s while USB enumerates ----
    let probe_until = timer.get_counter().ticks() + 3_000_000;
    let mut last = timer.get_counter();
    while timer.get_counter().ticks() < probe_until {
        usb_dev.poll(&mut [&mut serial]);
        if (timer.get_counter() - last).to_millis() >= 1000 {
            last = timer.get_counter();
            let mut rx = [0u8; 4];
            let tx = [0xAAu8, 0, 0, 0];
            let _ = spi_dev.transfer(&mut rx, &tx);
            let _ = serial.flush();
        }
    }

    // ---- Phase 2: L2 chip id ----
    usb_dev.poll(&mut [&mut serial]);
    let mut tropic = Tropic01::new(spi_dev);
    let chip_ok = tropic.get_info_chip_id().is_ok();
    put(&mut serial, b"[T1] chip id: ");
    put(&mut serial, if chip_ok { b"OK\r\n" } else { b"FAIL\r\n" });
    let _ = serial.flush();
    usb_dev.poll(&mut [&mut serial]);

    // ---- Phase 3: T2 secure session (PROD0) ----
    put(&mut serial, b"[T2] handshake (PROD0, slot 0)...\r\n");
    let _ = serial.flush();
    usb_dev.poll(&mut [&mut serial]);

    let ehpriv = StaticSecret::from(eh);
    let ehpub = PublicKey::from(&ehpriv);
    let mut sess = match tropic.session_start(
        &X25519Dalek,
        PublicKey::from(SH0PUB_PROD0),
        StaticSecret::from(SH0PRIV_PROD0),
        ehpub,
        ehpriv,
        0,
    ) {
        Ok(s) => s,
        Err((_t, _e)) => loop {
            usb_dev.poll(&mut [&mut serial]);
            put(&mut serial, b"[T2] session FAIL\r\n");
            let _ = serial.flush();
            let mut wait = timer.get_counter();
            while (timer.get_counter() - wait).to_millis() < 2000 {
                usb_dev.poll(&mut [&mut serial]);
            }
            let _ = &mut wait;
        },
    };
    put(&mut serial, b"[T2] session=OK\r\n");
    let _ = serial.flush();

    // ---- Phase 4: T5 self-test (own appliance), reported briefly ----
    put(&mut serial, b"[T5] self-test (root-advance protocol, secure-core seam)...\r\n");
    let _ = serial.flush();
    usb_dev.poll(&mut [&mut serial]);
    let st = match enroll(&mut sess) {
        Ok(h0) => {
            let mut core = SecureCore {
                app: Appliance::<_, WotsBlake3>::new(
                    ChipTropic { sess: &mut sess },
                    h0,
                    GENESIS,
                    ANCHOR,
                    MD_SLOT,
                ),
            };
            self_test(&mut core)
        }
        Err(e) => Err(e),
    };
    {
        let mut w = BufW { buf: [0u8; 224], len: 0 };
        match &st {
            Ok(r) => {
                let pass = r.ops_ok
                    && r.pk_len == 32
                    && r.sig_len == 67 * 32
                    && r.st_index == 1
                    && r.st_status == 0 // Ready
                    && r.verify_ok
                    && r.frontier_match;
                let _ = write!(
                    w,
                    "[T5] {}  ops_ok={} pk={}B sig={}B status(idx={},st={}) verify={}({})\r\n",
                    if pass { "PASS" } else { "FAIL" },
                    r.ops_ok,
                    r.pk_len,
                    r.sig_len,
                    r.st_index,
                    r.st_status,
                    if r.verify_ok { "accepted" } else { "REJECTED" },
                    if r.frontier_match { "root ok" } else { "root MISMATCH" },
                );
            }
            Err(e) => {
                let _ = write!(w, "[T5] FAIL at step: {}\r\n", e);
            }
        }
        let report_until = timer.get_counter().ticks() + 4_000_000;
        let mut last = timer.get_counter();
        put(&mut serial, &w.buf[..w.len]);
        let _ = serial.flush();
        while timer.get_counter().ticks() < report_until {
            usb_dev.poll(&mut [&mut serial]);
            if (timer.get_counter() - last).to_millis() >= 2000 {
                last = timer.get_counter();
                put(&mut serial, &w.buf[..w.len]);
                let _ = serial.flush();
            }
        }
    }

    // ---- Phase 5: T6 serve the appliance over USB-CDC for an external host ----
    put(
        &mut serial,
        b"[T6] serving root-advance appliance over USB-CDC (LE32-len-prefixed protobuf)\r\n",
    );
    let _ = serial.flush();
    let h0 = enroll(&mut sess).unwrap_or(ENROLL_H0);
    let mut core = SecureCore {
        app: Appliance::<_, WotsBlake3>::new(
            ChipTropic { sess: &mut sess },
            h0,
            GENESIS,
            ANCHOR,
            MD_SLOT,
        ),
    };
    // §15 boot recovery: re-emit/finalize any durable interrupted committed
    // release before serving. With RAM-only `Active` (bring-up) this is a Ready
    // no-op Accept; production reads `Active` from R-memory first so a real
    // interrupted transfer completes here.
    let rec = core.app.recover();
    put(
        &mut serial,
        match rec {
            RecoverOutcome::Accept(_) => b"[T6] recover: Accept (ready)\r\n".as_slice(),
            RecoverOutcome::ReemitCommitted(_) => b"[T6] recover: ReemitCommitted\r\n".as_slice(),
            RecoverOutcome::DowngradeOnline => b"[T6] recover: DowngradeOnline\r\n".as_slice(),
            RecoverOutcome::FailClosed => b"[T6] recover: FailClosed\r\n".as_slice(),
            RecoverOutcome::ExhaustedOnlineOnly => b"[T6] recover: ExhaustedOnlineOnly\r\n".as_slice(),
            RecoverOutcome::AcceptPreparedCanComplete => b"[T6] recover: PreparedCanComplete\r\n".as_slice(),
            RecoverOutcome::OnlineCancelOrResolve => b"[T6] recover: OnlineCancelOrResolve\r\n".as_slice(),
        },
    );
    let _ = serial.flush();
    serve_forever(core, &mut serial, &mut usb_dev)
}

/// Program metadata for `picotool info`.
#[link_section = ".bi_entries"]
#[used]
pub static PICOTOOL_ENTRIES: [hal::binary_info::EntryAddr; 3] = [
    hal::binary_info::rp_cargo_bin_name!(),
    hal::binary_info::rp_program_description!(c"DSM anchor (root-advance appliance + USB transport)"),
    hal::binary_info::rp_program_build_attribute!(),
];
