add I12 ( cout, net26, cin, net33, net32, p);
logic I11 ( net33, net32, p, inv_r, inv_s, r, s);
mux_4to1 I13 ( f, p, net023, net019, net26, Select[1], Select[0]);
inv I20 ( net023, net32);
inv I19 ( net019, net33);

endmodule
