#-----------------------------------------------------------
# xsim v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu Jul 15 20:52:41 2021
# Process ID: 14564
# Current directory: C:/Users/aaron/Desktop/bubbleSort/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/bubbleSort/xsim_script.tcl}
# Log file: C:/Users/aaron/Desktop/bubbleSort/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/aaron/Desktop/bubbleSort/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/bubbleSort/xsim_script.tcl
# xsim {bubbleSort} -autoloadwcfg -tclbatch {bubbleSort.tcl}
Vivado Simulator 2016.1
Time resolution is 1 ps
source bubbleSort.tcl
## log_wave -r /
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set A_group [add_wave_group A(memory) -into $cinoutgroup]
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/A_q1 -into $A_group -radix hex
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/A_d1 -into $A_group -radix hex
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/A_we1 -into $A_group -color #ffff00 -radix hex
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/A_ce1 -into $A_group -color #ffff00 -radix hex
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/A_address1 -into $A_group -radix hex
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/A_q0 -into $A_group -radix hex
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/A_d0 -into $A_group -radix hex
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/A_we0 -into $A_group -color #ffff00 -radix hex
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/A_ce0 -into $A_group -color #ffff00 -radix hex
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/A_address0 -into $A_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set operation_group [add_wave_group operation(wire) -into $cinputgroup]
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/operation_V -into $operation_group -radix hex
## set indexOutputData_group [add_wave_group indexOutputData(wire) -into $cinputgroup]
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/indexOutputData -into $indexOutputData_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/ap_start -into $blocksiggroup
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/ap_done -into $blocksiggroup
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/ap_idle -into $blocksiggroup
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_bubbleSort_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_bubbleSort_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_bubbleSort_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_bubbleSort_top/LENGTH_indexOutputData -into $tb_portdepth_group -radix hex
## add_wave /apatb_bubbleSort_top/LENGTH_operation_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_bubbleSort_top/LENGTH_A -into $tb_portdepth_group -radix hex
## add_wave /apatb_bubbleSort_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_A_group [add_wave_group A(memory) -into $tbcinoutgroup]
## add_wave /apatb_bubbleSort_top/A_q1 -into $tb_A_group -radix hex
## add_wave /apatb_bubbleSort_top/A_d1 -into $tb_A_group -radix hex
## add_wave /apatb_bubbleSort_top/A_we1 -into $tb_A_group -color #ffff00 -radix hex
## add_wave /apatb_bubbleSort_top/A_ce1 -into $tb_A_group -color #ffff00 -radix hex
## add_wave /apatb_bubbleSort_top/A_address1 -into $tb_A_group -radix hex
## add_wave /apatb_bubbleSort_top/A_q0 -into $tb_A_group -radix hex
## add_wave /apatb_bubbleSort_top/A_d0 -into $tb_A_group -radix hex
## add_wave /apatb_bubbleSort_top/A_we0 -into $tb_A_group -color #ffff00 -radix hex
## add_wave /apatb_bubbleSort_top/A_ce0 -into $tb_A_group -color #ffff00 -radix hex
## add_wave /apatb_bubbleSort_top/A_address0 -into $tb_A_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_bubbleSort_top/ap_return -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_operation_group [add_wave_group operation(wire) -into $tbcinputgroup]
## add_wave /apatb_bubbleSort_top/operation_V -into $tb_operation_group -radix hex
## set tb_indexOutputData_group [add_wave_group indexOutputData(wire) -into $tbcinputgroup]
## add_wave /apatb_bubbleSort_top/indexOutputData -into $tb_indexOutputData_group -radix hex
## save_wave_config bubbleSort.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 17 [0.00%] @ "125000"
// RTL Simulation : 17 / 17 [0.00%] @ "3365000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3405 ns : File "C:/Users/aaron/Desktop/bubbleSort/solution1/sim/verilog/bubbleSort.autotb.v" Line 389
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jul 15 20:52:45 2021...
