ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"supercap.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "control-base/devices/src/supercap.c"
  20              		.section	.text.Supercap_Timeout_Callback,"ax",%progbits
  21              		.align	1
  22              		.global	Supercap_Timeout_Callback
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	Supercap_Timeout_Callback:
  28              	.LFB142:
   1:control-base/devices/src/supercap.c **** #include "supercap.h"
   2:control-base/devices/src/supercap.c **** #include "bsp_uart.h"
   3:control-base/devices/src/supercap.c **** #include "bsp_daemon.h"
   4:control-base/devices/src/supercap.c **** #include "bsp_serial.h"
   5:control-base/devices/src/supercap.c **** // #include "c_board_comm.h"
   6:control-base/devices/src/supercap.c **** 
   7:control-base/devices/src/supercap.c **** #include <string.h>
   8:control-base/devices/src/supercap.c **** #include <stdlib.h>
   9:control-base/devices/src/supercap.c **** 
  10:control-base/devices/src/supercap.c **** #include "referee_system.h"
  11:control-base/devices/src/supercap.c **** 
  12:control-base/devices/src/supercap.c **** Supercap_t g_supercap;
  13:control-base/devices/src/supercap.c **** CAN_Instance_t *supercap_can_instance;
  14:control-base/devices/src/supercap.c **** Daemon_Instance_t *g_supercap_daemon_ptr;
  15:control-base/devices/src/supercap.c **** UART_Instance_t *supercap_uart_instance_ptr;
  16:control-base/devices/src/supercap.c **** extern Jetson_Orin_Data_t g_orin_data;
  17:control-base/devices/src/supercap.c **** // extern Board_Comm_Package_t g_board_comm_package; 
  18:control-base/devices/src/supercap.c **** 
  19:control-base/devices/src/supercap.c **** struct rx_data
  20:control-base/devices/src/supercap.c **** {
  21:control-base/devices/src/supercap.c ****     uint16_t max_discharge;
  22:control-base/devices/src/supercap.c ****     uint16_t base_power;
  23:control-base/devices/src/supercap.c ****     int16_t cap_energy_percent;
  24:control-base/devices/src/supercap.c ****     uint16_t cap_state;
  25:control-base/devices/src/supercap.c **** } g_supercap_data;
  26:control-base/devices/src/supercap.c **** 
  27:control-base/devices/src/supercap.c **** char* middle_cpy;
  28:control-base/devices/src/supercap.c **** char uart_buffer[SUPERCAP_RX_BUFFER_SIZE];
  29:control-base/devices/src/supercap.c **** uint8_t uart_byte;
  30:control-base/devices/src/supercap.c **** uint8_t uart_index = 0;
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s 			page 2


  31:control-base/devices/src/supercap.c **** uint8_t supercap_uart_instance_initialized;
  32:control-base/devices/src/supercap.c **** // Parsed values
  33:control-base/devices/src/supercap.c **** //float Vi = 0, Vo = 0, Pi = 0, Io = 0, Ps = 0, Ii = 0;
  34:control-base/devices/src/supercap.c **** 
  35:control-base/devices/src/supercap.c **** 
  36:control-base/devices/src/supercap.c **** void Supercap_Timeout_Callback(void){
  29              		.loc 1 36 37 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  37:control-base/devices/src/supercap.c ****     UART_Service_Init(supercap_uart_instance_ptr);
  38              		.loc 1 37 5 view .LVU1
  39 0002 024B     		ldr	r3, .L3
  40 0004 1868     		ldr	r0, [r3]
  41 0006 FFF7FEFF 		bl	UART_Service_Init
  42              	.LVL0:
  38:control-base/devices/src/supercap.c **** }
  43              		.loc 1 38 1 is_stmt 0 view .LVU2
  44 000a 08BD     		pop	{r3, pc}
  45              	.L4:
  46              		.align	2
  47              	.L3:
  48 000c 00000000 		.word	supercap_uart_instance_ptr
  49              		.cfi_endproc
  50              	.LFE142:
  52              		.section	.rodata.Supercap_Decode_Callback.str1.4,"aMS",%progbits,1
  53              		.align	2
  54              	.LC0:
  55 0000 56693A25 		.ascii	"Vi:%f Vo:%f Pi:%f Ii:%f Io:%f Ps:%f\000"
  55      6620566F 
  55      3A256620 
  55      50693A25 
  55      66204969 
  56              		.section	.text.Supercap_Decode_Callback,"ax",%progbits
  57              		.align	1
  58              		.global	Supercap_Decode_Callback
  59              		.syntax unified
  60              		.thumb
  61              		.thumb_func
  63              	Supercap_Decode_Callback:
  64              	.LVL1:
  65              	.LFB143:
  39:control-base/devices/src/supercap.c **** 
  40:control-base/devices/src/supercap.c **** // void Supercap_Decode(CAN_Instance_t *can_instance)
  41:control-base/devices/src/supercap.c **** // {
  42:control-base/devices/src/supercap.c **** //     // Recieve supercap data
  43:control-base/devices/src/supercap.c **** //     uint16_t *supercap_rx = (uint16_t *) can_instance->rx_buffer;
  44:control-base/devices/src/supercap.c **** 
  45:control-base/devices/src/supercap.c **** //     g_supercap_rx_data.cap_percentage = supercap_rx[0];
  46:control-base/devices/src/supercap.c **** //     g_supercap_rx_data.reserved1 = 0;
  47:control-base/devices/src/supercap.c **** //     g_supercap_rx_data.reserved2 = 0;
  48:control-base/devices/src/supercap.c **** //     g_supercap_rx_data.reserved3 = 0;
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s 			page 3


  49:control-base/devices/src/supercap.c **** //     // ! do not read more than 8 bytes from the buffer
  50:control-base/devices/src/supercap.c **** // }
  51:control-base/devices/src/supercap.c **** 
  52:control-base/devices/src/supercap.c **** void Supercap_Decode_Callback(UART_Instance_t *uart_instance) {
  66              		.loc 1 52 63 is_stmt 1 view -0
  67              		.cfi_startproc
  68              		@ args = 0, pretend = 0, frame = 0
  69              		@ frame_needed = 0, uses_anonymous_args = 0
  53:control-base/devices/src/supercap.c ****     // static float Vi, Vo, Pi, Io, Ps, Ii;
  54:control-base/devices/src/supercap.c ****     
  55:control-base/devices/src/supercap.c ****     // uart_instance->rx_buffer[0];
  56:control-base/devices/src/supercap.c ****     if (uart_instance->rx_buffer[0] != '\n') {
  70              		.loc 1 56 5 view .LVU4
  71              		.loc 1 56 22 is_stmt 0 view .LVU5
  72 0000 4368     		ldr	r3, [r0, #4]
  73              		.loc 1 56 33 view .LVU6
  74 0002 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
  75              		.loc 1 56 8 view .LVU7
  76 0004 0A29     		cmp	r1, #10
  77 0006 07D0     		beq	.L6
  57:control-base/devices/src/supercap.c ****         
  58:control-base/devices/src/supercap.c ****         g_supercap.buffer_for_construction[g_supercap.receive_counter] = uart_instance->rx_buffer[0
  78              		.loc 1 58 9 is_stmt 1 view .LVU8
  79              		.loc 1 58 54 is_stmt 0 view .LVU9
  80 0008 154A     		ldr	r2, .L11
  81 000a 137A     		ldrb	r3, [r2, #8]	@ zero_extendqisi2
  82              		.loc 1 58 72 view .LVU10
  83 000c D018     		adds	r0, r2, r3
  84              	.LVL2:
  85              		.loc 1 58 72 view .LVU11
  86 000e 80F82810 		strb	r1, [r0, #40]
  59:control-base/devices/src/supercap.c ****         g_supercap.receive_counter++; // R
  87              		.loc 1 59 9 is_stmt 1 view .LVU12
  88              		.loc 1 59 35 is_stmt 0 view .LVU13
  89 0012 0133     		adds	r3, r3, #1
  90 0014 1372     		strb	r3, [r2, #8]
  91 0016 7047     		bx	lr
  92              	.LVL3:
  93              	.L6:
  52:control-base/devices/src/supercap.c ****     // static float Vi, Vo, Pi, Io, Ps, Ii;
  94              		.loc 1 52 63 view .LVU14
  95 0018 10B5     		push	{r4, lr}
  96              	.LCFI1:
  97              		.cfi_def_cfa_offset 8
  98              		.cfi_offset 4, -8
  99              		.cfi_offset 14, -4
 100 001a 84B0     		sub	sp, sp, #16
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 24
  60:control-base/devices/src/supercap.c ****     }
  61:control-base/devices/src/supercap.c ****     else // if the end of frame is reached
  62:control-base/devices/src/supercap.c ****     {
  63:control-base/devices/src/supercap.c ****         g_supercap.buffer_for_construction[g_supercap.receive_counter] = '\0'; 
 103              		.loc 1 63 9 is_stmt 1 view .LVU15
 104              		.loc 1 63 54 is_stmt 0 view .LVU16
 105 001c 104C     		ldr	r4, .L11
 106 001e 237A     		ldrb	r3, [r4, #8]	@ zero_extendqisi2
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s 			page 4


 107              		.loc 1 63 72 view .LVU17
 108 0020 2344     		add	r3, r3, r4
 109 0022 0022     		movs	r2, #0
 110 0024 83F82820 		strb	r2, [r3, #40]
  64:control-base/devices/src/supercap.c ****         g_supercap.receive_counter = 0; // reset counter if \n is received
 111              		.loc 1 64 9 is_stmt 1 view .LVU18
 112              		.loc 1 64 36 is_stmt 0 view .LVU19
 113 0028 2272     		strb	r2, [r4, #8]
  65:control-base/devices/src/supercap.c ****         Daemon_Reload(g_supercap_daemon_ptr);
 114              		.loc 1 65 9 is_stmt 1 view .LVU20
 115 002a 0E4B     		ldr	r3, .L11+4
 116 002c 1868     		ldr	r0, [r3]
 117              	.LVL4:
 118              		.loc 1 65 9 is_stmt 0 view .LVU21
 119 002e FFF7FEFF 		bl	Daemon_Reload
 120              	.LVL5:
  66:control-base/devices/src/supercap.c **** 
  67:control-base/devices/src/supercap.c ****         // Supercap decode logic
  68:control-base/devices/src/supercap.c ****         // format of rx:
  69:control-base/devices/src/supercap.c ****         // printf("Vi:%2.2f Vo:%2.2f Pi:%3.2f Ii:%2.2f Io:%2.2f Pa:%3.2f\r\n", VIPMR, VOFWR,POW_IN,
  70:control-base/devices/src/supercap.c ****        sscanf((char *)g_supercap.buffer_for_construction, "Vi:%f Vo:%f Pi:%f Ii:%f Io:%f Ps:%f",
 121              		.loc 1 70 8 is_stmt 1 view .LVU22
 122 0032 04F11C03 		add	r3, r4, #28
 123 0036 0393     		str	r3, [sp, #12]
 124 0038 04F12003 		add	r3, r4, #32
 125 003c 0293     		str	r3, [sp, #8]
 126 003e 04F11803 		add	r3, r4, #24
 127 0042 0193     		str	r3, [sp, #4]
 128 0044 04F11403 		add	r3, r4, #20
 129 0048 0093     		str	r3, [sp]
 130 004a 04F11003 		add	r3, r4, #16
 131 004e 04F10C02 		add	r2, r4, #12
 132 0052 0549     		ldr	r1, .L11+8
 133 0054 04F12800 		add	r0, r4, #40
 134 0058 FFF7FEFF 		bl	sscanf
 135              	.LVL6:
  71:control-base/devices/src/supercap.c ****               &g_supercap.Vi, &g_supercap.Vo, &g_supercap.Pi, &g_supercap.Ii, &g_supercap.Io, &g_su
  72:control-base/devices/src/supercap.c ****     }
  73:control-base/devices/src/supercap.c **** }
 136              		.loc 1 73 1 is_stmt 0 view .LVU23
 137 005c 04B0     		add	sp, sp, #16
 138              	.LCFI3:
 139              		.cfi_def_cfa_offset 8
 140              		@ sp needed
 141 005e 10BD     		pop	{r4, pc}
 142              	.L12:
 143              		.align	2
 144              	.L11:
 145 0060 00000000 		.word	g_supercap
 146 0064 00000000 		.word	g_supercap_daemon_ptr
 147 0068 00000000 		.word	.LC0
 148              		.cfi_endproc
 149              	.LFE143:
 151              		.section	.text.Supercap_Init,"ax",%progbits
 152              		.align	1
 153              		.global	Supercap_Init
 154              		.syntax unified
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s 			page 5


 155              		.thumb
 156              		.thumb_func
 158              	Supercap_Init:
 159              	.LVL7:
 160              	.LFB144:
  74:control-base/devices/src/supercap.c **** 
  75:control-base/devices/src/supercap.c **** // void Supercap_Init(Supercap_t *g_supercap)
  76:control-base/devices/src/supercap.c **** // {
  77:control-base/devices/src/supercap.c **** //     // Initialize supercap
  78:control-base/devices/src/supercap.c **** //     g_supercap->can_bus = 1;
  79:control-base/devices/src/supercap.c **** //     g_supercap->tx_id = 0x2C8;
  80:control-base/devices/src/supercap.c **** //     g_supercap->rx_id = 0x2C7;
  81:control-base/devices/src/supercap.c **** //     supercap_can_instance =
  82:control-base/devices/src/supercap.c **** //         CAN_Device_Register(g_supercap->can_bus, g_supercap->tx_id,
  83:control-base/devices/src/supercap.c **** //                             g_supercap->rx_id, Supercap_Decode);
  84:control-base/devices/src/supercap.c **** // }
  85:control-base/devices/src/supercap.c **** 
  86:control-base/devices/src/supercap.c **** void Supercap_Init(UART_HandleTypeDef *huartx)
  87:control-base/devices/src/supercap.c **** {
 161              		.loc 1 87 1 is_stmt 1 view -0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165              		.loc 1 87 1 is_stmt 0 view .LVU25
 166 0000 08B5     		push	{r3, lr}
 167              	.LCFI4:
 168              		.cfi_def_cfa_offset 8
 169              		.cfi_offset 3, -8
 170              		.cfi_offset 14, -4
  88:control-base/devices/src/supercap.c ****     //supercap_uart_instance_ptr = UART_Register(huartx, g_supercap.rx_buffer, SUPERCAP_RX_BUFFER_S
  89:control-base/devices/src/supercap.c ****     supercap_uart_instance_ptr = UART_Register(huartx, g_supercap.rx_buffer, SUPERCAP_RX_BUFFER_SIZ
 171              		.loc 1 89 5 is_stmt 1 view .LVU26
 172              		.loc 1 89 34 is_stmt 0 view .LVU27
 173 0002 094B     		ldr	r3, .L15
 174 0004 0122     		movs	r2, #1
 175 0006 0949     		ldr	r1, .L15+4
 176 0008 FFF7FEFF 		bl	UART_Register
 177              	.LVL8:
 178              		.loc 1 89 32 discriminator 1 view .LVU28
 179 000c 084B     		ldr	r3, .L15+8
 180 000e 1860     		str	r0, [r3]
  90:control-base/devices/src/supercap.c ****     uint16_t reload_value = SUPERCAP_TIMEOUT_MS / DAEMON_PERIOD;
 181              		.loc 1 90 5 is_stmt 1 view .LVU29
 182              	.LVL9:
  91:control-base/devices/src/supercap.c ****     uint16_t intial_counter = reload_value;
 183              		.loc 1 91 5 view .LVU30
  92:control-base/devices/src/supercap.c ****     g_supercap_daemon_ptr = Daemon_Register(reload_value, intial_counter, Supercap_Timeout_Callback
 184              		.loc 1 92 5 view .LVU31
 185              		.loc 1 92 29 is_stmt 0 view .LVU32
 186 0010 084A     		ldr	r2, .L15+12
 187 0012 4FF49671 		mov	r1, #300
 188 0016 0846     		mov	r0, r1
 189 0018 FFF7FEFF 		bl	Daemon_Register
 190              	.LVL10:
 191              		.loc 1 92 27 discriminator 1 view .LVU33
 192 001c 064B     		ldr	r3, .L15+16
 193 001e 1860     		str	r0, [r3]
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s 			page 6


  93:control-base/devices/src/supercap.c ****     supercap_uart_instance_initialized = 1; //turn on supercap uart 
 194              		.loc 1 93 5 is_stmt 1 view .LVU34
 195              		.loc 1 93 40 is_stmt 0 view .LVU35
 196 0020 064B     		ldr	r3, .L15+20
 197 0022 0122     		movs	r2, #1
 198 0024 1A70     		strb	r2, [r3]
  94:control-base/devices/src/supercap.c **** }
 199              		.loc 1 94 1 view .LVU36
 200 0026 08BD     		pop	{r3, pc}
 201              	.L16:
 202              		.align	2
 203              	.L15:
 204 0028 00000000 		.word	Supercap_Decode_Callback
 205 002c 24000000 		.word	g_supercap+36
 206 0030 00000000 		.word	supercap_uart_instance_ptr
 207 0034 00000000 		.word	Supercap_Timeout_Callback
 208 0038 00000000 		.word	g_supercap_daemon_ptr
 209 003c 00000000 		.word	supercap_uart_instance_initialized
 210              		.cfi_endproc
 211              	.LFE144:
 213              		.section	.rodata.Supercap_Send.str1.4,"aMS",%progbits,1
 214              		.align	2
 215              	.LC1:
 216 0000 50564F46 		.ascii	"PVOFP\015\012\000"
 216      500D0A00 
 217              		.section	.text.Supercap_Send,"ax",%progbits
 218              		.align	1
 219              		.global	Supercap_Send
 220              		.syntax unified
 221              		.thumb
 222              		.thumb_func
 224              	Supercap_Send:
 225              	.LFB145:
  95:control-base/devices/src/supercap.c **** 
  96:control-base/devices/src/supercap.c **** // void Supercap_Send(void)
  97:control-base/devices/src/supercap.c **** // {
  98:control-base/devices/src/supercap.c **** //     // Send supercap data
  99:control-base/devices/src/supercap.c **** //     uint16_t *supercap_tx = (uint16_t *) supercap_can_instance->tx_buffer;
 100:control-base/devices/src/supercap.c **** //     supercap_tx[0] = Referee_System.Robot_State.Chassis_Power_Max;    // The power limit from th
 101:control-base/devices/src/supercap.c **** //     supercap_tx[1] = (uint16_t) Referee_System.Power_Heat.Chassis_Power;        // the total pow
 102:control-base/devices/src/supercap.c **** //     supercap_tx[2] = 0;
 103:control-base/devices/src/supercap.c **** //     supercap_tx[3] = 0;
 104:control-base/devices/src/supercap.c **** //     // ! do not write more than 8 bytes to the buffer
 105:control-base/devices/src/supercap.c ****     
 106:control-base/devices/src/supercap.c **** //     CAN_Transmit(supercap_can_instance);
 107:control-base/devices/src/supercap.c **** // }
 108:control-base/devices/src/supercap.c **** 
 109:control-base/devices/src/supercap.c **** // fomrate PXXXP -  sending XXX as power
 110:control-base/devices/src/supercap.c **** // PVONP - Turn on supercap
 111:control-base/devices/src/supercap.c **** // PVOFFP - Turn off supercap
 112:control-base/devices/src/supercap.c **** 
 113:control-base/devices/src/supercap.c **** void Supercap_Send(void)
 114:control-base/devices/src/supercap.c **** {
 226              		.loc 1 114 1 is_stmt 1 view -0
 227              		.cfi_startproc
 228              		@ args = 0, pretend = 0, frame = 0
 229              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s 			page 7


 230 0000 08B5     		push	{r3, lr}
 231              	.LCFI5:
 232              		.cfi_def_cfa_offset 8
 233              		.cfi_offset 3, -8
 234              		.cfi_offset 14, -4
 115:control-base/devices/src/supercap.c ****     if (!supercap_uart_instance_initialized) {
 235              		.loc 1 115 5 view .LVU38
 236              		.loc 1 115 9 is_stmt 0 view .LVU39
 237 0002 074B     		ldr	r3, .L21
 238 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 239              		.loc 1 115 8 view .LVU40
 240 0006 03B9     		cbnz	r3, .L20
 241              	.L17:
 116:control-base/devices/src/supercap.c ****         return;
 117:control-base/devices/src/supercap.c ****     }
 118:control-base/devices/src/supercap.c ****     
 119:control-base/devices/src/supercap.c ****     // Send supercap data
 120:control-base/devices/src/supercap.c ****     // uint16_t *supercap_tx = (uint16_t *) supercap_can_instance->tx_buffer;
 121:control-base/devices/src/supercap.c ****     // supercap_tx[0] = 0x003C;
 122:control-base/devices/src/supercap.c ****     // supercap_tx[1] = 0x003C;
 123:control-base/devices/src/supercap.c ****     // supercap_tx[2] = 0x2012;
 124:control-base/devices/src/supercap.c ****     // supercap_tx[3] = 0x0112;
 125:control-base/devices/src/supercap.c ****     // ! do not write more than 8 bytes to the buffer
 126:control-base/devices/src/supercap.c **** 
 127:control-base/devices/src/supercap.c **** 	// UART_Transmit(supercap_uart_instance_ptr, g_supercap.tx_buffer, sizeof(g_orin_data.tx_buffer), 
 128:control-base/devices/src/supercap.c ****     // uint8_t max_power = 60;
 129:control-base/devices/src/supercap.c ****     // UART_Transmit(supercap_uart_instance_ptr->uart_handle, "P%03dP\r\n", g_board_comm_package.Ch
 130:control-base/devices/src/supercap.c ****     if(0)
 131:control-base/devices/src/supercap.c ****     {
 132:control-base/devices/src/supercap.c ****         HAL_Delay(100); // wait for the uart to be ready
 133:control-base/devices/src/supercap.c ****         DEBUG_PRINTF(supercap_uart_instance_ptr->uart_handle, "PVONP\r\n");
 134:control-base/devices/src/supercap.c ****         HAL_Delay(100);
 135:control-base/devices/src/supercap.c ****         // DEBUG_PRINTF(supercap_uart_instance_ptr->uart_handle, "P%03dP\r\n", g_board_comm_package
 136:control-base/devices/src/supercap.c ****     }
 137:control-base/devices/src/supercap.c ****     else
 138:control-base/devices/src/supercap.c ****     {
 139:control-base/devices/src/supercap.c ****         HAL_Delay(100); // wait for the uart to be ready
 140:control-base/devices/src/supercap.c ****         DEBUG_PRINTF(supercap_uart_instance_ptr->uart_handle, "PVOFP\r\n");
 141:control-base/devices/src/supercap.c ****     }
 142:control-base/devices/src/supercap.c **** 
 143:control-base/devices/src/supercap.c **** }
 242              		.loc 1 143 1 view .LVU41
 243 0008 08BD     		pop	{r3, pc}
 244              	.L20:
 130:control-base/devices/src/supercap.c ****     {
 245              		.loc 1 130 5 is_stmt 1 view .LVU42
 139:control-base/devices/src/supercap.c ****         DEBUG_PRINTF(supercap_uart_instance_ptr->uart_handle, "PVOFP\r\n");
 246              		.loc 1 139 9 view .LVU43
 247 000a 6420     		movs	r0, #100
 248 000c FFF7FEFF 		bl	HAL_Delay
 249              	.LVL11:
 140:control-base/devices/src/supercap.c ****     }
 250              		.loc 1 140 9 view .LVU44
 251 0010 044B     		ldr	r3, .L21+4
 252 0012 1B68     		ldr	r3, [r3]
 253 0014 0449     		ldr	r1, .L21+8
 254 0016 1868     		ldr	r0, [r3]
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s 			page 8


 255 0018 FFF7FEFF 		bl	debug_printf
 256              	.LVL12:
 257 001c F4E7     		b	.L17
 258              	.L22:
 259 001e 00BF     		.align	2
 260              	.L21:
 261 0020 00000000 		.word	supercap_uart_instance_initialized
 262 0024 00000000 		.word	supercap_uart_instance_ptr
 263 0028 00000000 		.word	.LC1
 264              		.cfi_endproc
 265              	.LFE145:
 267              		.global	supercap_uart_instance_initialized
 268              		.section	.bss.supercap_uart_instance_initialized,"aw",%nobits
 271              	supercap_uart_instance_initialized:
 272 0000 00       		.space	1
 273              		.global	uart_index
 274              		.section	.bss.uart_index,"aw",%nobits
 277              	uart_index:
 278 0000 00       		.space	1
 279              		.global	uart_byte
 280              		.section	.bss.uart_byte,"aw",%nobits
 283              	uart_byte:
 284 0000 00       		.space	1
 285              		.global	uart_buffer
 286              		.section	.bss.uart_buffer,"aw",%nobits
 287              		.align	2
 290              	uart_buffer:
 291 0000 00       		.space	1
 292              		.global	middle_cpy
 293              		.section	.bss.middle_cpy,"aw",%nobits
 294              		.align	2
 297              	middle_cpy:
 298 0000 00000000 		.space	4
 299              		.global	g_supercap_data
 300              		.section	.bss.g_supercap_data,"aw",%nobits
 301              		.align	2
 304              	g_supercap_data:
 305 0000 00000000 		.space	8
 305      00000000 
 306              		.global	supercap_uart_instance_ptr
 307              		.section	.bss.supercap_uart_instance_ptr,"aw",%nobits
 308              		.align	2
 311              	supercap_uart_instance_ptr:
 312 0000 00000000 		.space	4
 313              		.global	g_supercap_daemon_ptr
 314              		.section	.bss.g_supercap_daemon_ptr,"aw",%nobits
 315              		.align	2
 318              	g_supercap_daemon_ptr:
 319 0000 00000000 		.space	4
 320              		.global	supercap_can_instance
 321              		.section	.bss.supercap_can_instance,"aw",%nobits
 322              		.align	2
 325              	supercap_can_instance:
 326 0000 00000000 		.space	4
 327              		.global	g_supercap
 328              		.section	.bss.g_supercap,"aw",%nobits
 329              		.align	2
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s 			page 9


 332              	g_supercap:
 333 0000 00000000 		.space	168
 333      00000000 
 333      00000000 
 333      00000000 
 333      00000000 
 334              		.text
 335              	.Letext0:
 336              		.file 2 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 337              		.file 3 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 338              		.file 4 "control-base/typec-board-base/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 339              		.file 5 "control-base/typec-board-base/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 340              		.file 6 "control-base/typec-board-base/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 341              		.file 7 "control-base/typec-board-base/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 342              		.file 8 "control-base/typec-board-base/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 343              		.file 9 "control-base/typec-board-base/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 344              		.file 10 "control-base/bsp/inc/bsp_can.h"
 345              		.file 11 "control-base/bsp/inc/bsp_uart.h"
 346              		.file 12 "control-base/bsp/inc/bsp_daemon.h"
 347              		.file 13 "control-base/devices/inc/supercap.h"
 348              		.file 14 "control-base/bsp/inc/bsp_serial.h"
 349              		.file 15 "control-base/typec-board-base/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 350              		.file 16 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/stdio.h"
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 supercap.c
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:21     .text.Supercap_Timeout_Callback:00000000 $t
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:27     .text.Supercap_Timeout_Callback:00000000 Supercap_Timeout_Callback
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:48     .text.Supercap_Timeout_Callback:0000000c $d
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:311    .bss.supercap_uart_instance_ptr:00000000 supercap_uart_instance_ptr
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:53     .rodata.Supercap_Decode_Callback.str1.4:00000000 $d
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:57     .text.Supercap_Decode_Callback:00000000 $t
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:63     .text.Supercap_Decode_Callback:00000000 Supercap_Decode_Callback
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:145    .text.Supercap_Decode_Callback:00000060 $d
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:332    .bss.g_supercap:00000000 g_supercap
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:318    .bss.g_supercap_daemon_ptr:00000000 g_supercap_daemon_ptr
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:152    .text.Supercap_Init:00000000 $t
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:158    .text.Supercap_Init:00000000 Supercap_Init
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:204    .text.Supercap_Init:00000028 $d
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:271    .bss.supercap_uart_instance_initialized:00000000 supercap_uart_instance_initialized
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:214    .rodata.Supercap_Send.str1.4:00000000 $d
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:218    .text.Supercap_Send:00000000 $t
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:224    .text.Supercap_Send:00000000 Supercap_Send
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:261    .text.Supercap_Send:00000020 $d
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:272    .bss.supercap_uart_instance_initialized:00000000 $d
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:277    .bss.uart_index:00000000 uart_index
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:278    .bss.uart_index:00000000 $d
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:283    .bss.uart_byte:00000000 uart_byte
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:284    .bss.uart_byte:00000000 $d
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:290    .bss.uart_buffer:00000000 uart_buffer
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:287    .bss.uart_buffer:00000000 $d
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:297    .bss.middle_cpy:00000000 middle_cpy
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:294    .bss.middle_cpy:00000000 $d
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:304    .bss.g_supercap_data:00000000 g_supercap_data
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:301    .bss.g_supercap_data:00000000 $d
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:308    .bss.supercap_uart_instance_ptr:00000000 $d
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:315    .bss.g_supercap_daemon_ptr:00000000 $d
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:325    .bss.supercap_can_instance:00000000 supercap_can_instance
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:322    .bss.supercap_can_instance:00000000 $d
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccpZv8SK.s:329    .bss.g_supercap:00000000 $d

UNDEFINED SYMBOLS
UART_Service_Init
Daemon_Reload
sscanf
UART_Register
Daemon_Register
HAL_Delay
debug_printf
