============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Timmy
   Run Date =   Fri Jul 26 22:57:13 2024

   Run on =     DESKTOP-A28VB3Q
============================================================
RUN-1002 : start command "open_project responder.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../responder.v
HDL-1007 : analyze verilog file ../../Sel_module.v
HDL-1007 : analyze verilog file ../../Timer_module.v
HDL-1007 : analyze verilog file ../../Buzzer_module.v
HDL-1007 : analyze verilog file ../../Digitron_NumDisplay.v
HDL-1007 : analyze verilog file ../../key_filter.v
HDL-1007 : analyze verilog file ../../../../1 run_led/run_led/led8_module.v
HDL-1007 : analyze verilog file ../../countdown_module.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/responder_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model responder
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4024 : Net "U2/CLK1" drives clk pins.
SYN-4024 : Net "U4/W_DigitronCS_Out_n" drives clk pins.
SYN-4024 : Net "U4/SingleNum_b_n4" drives clk pins.
SYN-4024 : Net "U7/TimerL_Set_n" drives clk pins.
SYN-4024 : Net "U7/TimerL_Set_n1" drives clk pins.
SYN-4024 : Net "U7/TimerL_Set_n3" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net U2/CLK1 as clock net
SYN-4025 : Tag rtl::Net U4/SingleNum_b_n4 as clock net
SYN-4025 : Tag rtl::Net U4/W_DigitronCS_Out_n as clock net
SYN-4025 : Tag rtl::Net U7/TimerL_Set_n as clock net
SYN-4025 : Tag rtl::Net U7/TimerL_Set_n1 as clock net
SYN-4025 : Tag rtl::Net U7/TimerL_Set_n3 as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2/CLK1 to drive 11 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/W_DigitronCS_Out_n to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/SingleNum_b_n4 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U7/TimerL_Set_n to drive 2 clock pins.
SYN-4015 : Create BUFG instance for clk Net U7/TimerL_Set_n1 to drive 2 clock pins.
SYN-4015 : Create BUFG instance for clk Net U7/TimerL_Set_n3 to drive 2 clock pins.
PHY-1001 : Populate physical database on model responder.
RUN-1001 : There are total 418 instances
RUN-0007 : 174 luts, 150 seqs, 32 mslices, 20 lslices, 33 pads, 0 brams, 0 dsps
RUN-1001 : There are total 552 nets
RUN-1001 : 316 nets have 2 pins
RUN-1001 : 199 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     28      
RUN-1001 :   No   |  No   |  Yes  |     60      
RUN-1001 :   No   |  Yes  |  No   |     29      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     33      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |   3   |     9      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 16
PHY-3001 : Initial placement ...
PHY-3001 : design contains 416 instances, 174 luts, 150 seqs, 52 slices, 6 macros(52 instances: 32 mslices 20 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 117040
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 416.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 70874.1, overlap = 0
PHY-3002 : Step(2): len = 52751.8, overlap = 0
PHY-3002 : Step(3): len = 39129, overlap = 0
PHY-3002 : Step(4): len = 31712.4, overlap = 0
PHY-3002 : Step(5): len = 27240, overlap = 0
PHY-3002 : Step(6): len = 25813.6, overlap = 0
PHY-3002 : Step(7): len = 23460.8, overlap = 0
PHY-3002 : Step(8): len = 24240.4, overlap = 0
PHY-3002 : Step(9): len = 22534, overlap = 0
PHY-3002 : Step(10): len = 19687.3, overlap = 0
PHY-3002 : Step(11): len = 19258.8, overlap = 0
PHY-3002 : Step(12): len = 18484, overlap = 0
PHY-3002 : Step(13): len = 17201.2, overlap = 0
PHY-3002 : Step(14): len = 17220.8, overlap = 0
PHY-3002 : Step(15): len = 16610.1, overlap = 0
PHY-3002 : Step(16): len = 16336.1, overlap = 0
PHY-3002 : Step(17): len = 16081.9, overlap = 0
PHY-3002 : Step(18): len = 15940, overlap = 0
PHY-3002 : Step(19): len = 15537, overlap = 0
PHY-3002 : Step(20): len = 14055.7, overlap = 0
PHY-3002 : Step(21): len = 13968.2, overlap = 0
PHY-3002 : Step(22): len = 13966.4, overlap = 0
PHY-3002 : Step(23): len = 12294, overlap = 0
PHY-3002 : Step(24): len = 11489.2, overlap = 0
PHY-3002 : Step(25): len = 11600.3, overlap = 0
PHY-3002 : Step(26): len = 11454.1, overlap = 0
PHY-3002 : Step(27): len = 11346.9, overlap = 0
PHY-3002 : Step(28): len = 11461.8, overlap = 0
PHY-3002 : Step(29): len = 10270.7, overlap = 0
PHY-3002 : Step(30): len = 10296.1, overlap = 0
PHY-3002 : Step(31): len = 10328.1, overlap = 0
PHY-3002 : Step(32): len = 10161.7, overlap = 0
PHY-3002 : Step(33): len = 10161.7, overlap = 0
PHY-3002 : Step(34): len = 9604.3, overlap = 0
PHY-3002 : Step(35): len = 9604.3, overlap = 0
PHY-3002 : Step(36): len = 9556.1, overlap = 0
PHY-3002 : Step(37): len = 9556.1, overlap = 0
PHY-3002 : Step(38): len = 9619.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006271s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(39): len = 9414.1, overlap = 0
PHY-3002 : Step(40): len = 9461.5, overlap = 0
PHY-3002 : Step(41): len = 9576.1, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(42): len = 9399.6, overlap = 3.90625
PHY-3002 : Step(43): len = 9437.9, overlap = 3.96875
PHY-3002 : Step(44): len = 9437.9, overlap = 3.96875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 16.34 peak overflow 1.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/552.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10616, over cnt = 20(0%), over = 60, worst = 7
PHY-1001 : End global iterations;  0.038164s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (122.8%)

PHY-1001 : Congestion index: top1 = 12.13, top5 = 5.65, top10 = 3.30, top15 = 2.20.
PHY-1001 : End incremental global routing;  0.103761s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (60.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 1863, tnet num: 550, tinst num: 416, tnode num: 2432, tedge num: 2983.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.255759s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (36.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.364555s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (42.9%)

OPT-1001 : Current memory(MB): used = 137, reserve = 107, peak = 137.
OPT-1001 : End physical optimization;  0.372320s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (42.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 174 LUT to BLE ...
SYN-4008 : Packed 174 LUT and 82 SEQ to BLE.
SYN-4003 : Packing 68 remaining SEQ's ...
SYN-4005 : Packed 44 SEQ with LUT/SLICE
SYN-4006 : 54 single LUT's are left
SYN-4006 : 24 single SEQ's are left
SYN-4011 : Packing model "responder" (AL_USER_NORMAL) with 198/292 primitive instances ...
PHY-3001 : End packing;  0.012222s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model responder.
RUN-1001 : There are total 209 instances
RUN-1001 : 84 mslices, 83 lslices, 33 pads, 0 brams, 0 dsps
RUN-1001 : There are total 482 nets
RUN-1001 : 253 nets have 2 pins
RUN-1001 : 193 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 207 instances, 167 slices, 6 macros(52 instances: 32 mslices 20 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 9810.8, Over = 8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00382521
PHY-3002 : Step(45): len = 9738.3, overlap = 8.25
PHY-3002 : Step(46): len = 9654.7, overlap = 8
PHY-3002 : Step(47): len = 9491.6, overlap = 9.5
PHY-3002 : Step(48): len = 9405.6, overlap = 10.25
PHY-3002 : Step(49): len = 9260.2, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00765042
PHY-3002 : Step(50): len = 9291.6, overlap = 9.5
PHY-3002 : Step(51): len = 9324.9, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.136554s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (103.0%)

PHY-3001 : Trial Legalized: Len = 13720.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(52): len = 11101, overlap = 0.5
PHY-3002 : Step(53): len = 9982.1, overlap = 3
PHY-3002 : Step(54): len = 9688.9, overlap = 4.25
PHY-3002 : Step(55): len = 9387.8, overlap = 4.75
PHY-3002 : Step(56): len = 9404.7, overlap = 5
PHY-3002 : Step(57): len = 9384, overlap = 5.25
PHY-3002 : Step(58): len = 9323.7, overlap = 5.25
PHY-3002 : Step(59): len = 9340.2, overlap = 5.25
PHY-3002 : Step(60): len = 9364.7, overlap = 4.75
PHY-3002 : Step(61): len = 9339.8, overlap = 4.25
PHY-3002 : Step(62): len = 9266.1, overlap = 4.75
PHY-3002 : Step(63): len = 9190, overlap = 4.25
PHY-3002 : Step(64): len = 9080.6, overlap = 5.25
PHY-3002 : Step(65): len = 8926.4, overlap = 5
PHY-3002 : Step(66): len = 8915, overlap = 4.5
PHY-3002 : Step(67): len = 8934.2, overlap = 3.75
PHY-3002 : Step(68): len = 8933.6, overlap = 3.5
PHY-3002 : Step(69): len = 8809.2, overlap = 4
PHY-3002 : Step(70): len = 8809.2, overlap = 4
PHY-3002 : Step(71): len = 8759.6, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006082s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10883.4, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.002982s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 10901.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 19/482.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 11920, over cnt = 31(0%), over = 40, worst = 3
PHY-1002 : len = 12088, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 12216, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 12352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051767s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (30.2%)

PHY-1001 : Congestion index: top1 = 13.97, top5 = 6.80, top10 = 3.94, top15 = 2.63.
PHY-1001 : End incremental global routing;  0.106765s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (14.6%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 1609, tnet num: 480, tinst num: 207, tnode num: 2068, tedge num: 2696.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.271210s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (34.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.383949s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (28.5%)

OPT-1001 : Current memory(MB): used = 138, reserve = 109, peak = 138.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000564s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 360/482.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002103s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 13.97, top5 = 6.80, top10 = 3.94, top15 = 2.63.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000645s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 13.586207
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.447267s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (27.9%)

RUN-1003 : finish command "place" in  2.447568s wall, 0.859375s user + 0.562500s system = 1.421875s CPU (58.1%)

RUN-1004 : used memory is 130 MB, reserved memory is 100 MB, peak memory is 139 MB
RUN-1002 : start command "export_db responder_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route phy_sim_model on"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |     on     |       off        |   *    
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 209 instances
RUN-1001 : 84 mslices, 83 lslices, 33 pads, 0 brams, 0 dsps
RUN-1001 : There are total 482 nets
RUN-1001 : 253 nets have 2 pins
RUN-1001 : 193 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 1609, tnet num: 480, tinst num: 207, tnode num: 2068, tedge num: 2696.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 84 mslices, 83 lslices, 33 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 480 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 274 clock pins, and constraint 459 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 11744, over cnt = 30(0%), over = 39, worst = 3
PHY-1002 : len = 11896, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 12024, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 12160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049354s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 13.92, top5 = 6.70, top10 = 3.82, top15 = 2.55.
PHY-1001 : End global routing;  0.100552s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 152, reserve = 122, peak = 160.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/TimerL_Set_n3_syn_2 will be merged with clock U7/TimerL_Set_n3
PHY-1001 : clock net U7/TimerL_Set_n1_syn_3 will be merged with clock U7/TimerL_Set_n1
PHY-1001 : clock net U7/TimerL_Set_n_syn_4 will be merged with clock U7/TimerL_Set_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : Current memory(MB): used = 423, reserve = 397, peak = 423.
PHY-1001 : End build detailed router design. 4.324366s wall, 1.750000s user + 0.031250s system = 1.781250s CPU (41.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 1% nets.
PHY-1022 : len = 16872, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.378767s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (29.6%)

PHY-1001 : Current memory(MB): used = 453, reserve = 429, peak = 453.
PHY-1001 : End phase 1; 3.385615s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (29.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 81% nets.
PHY-1022 : len = 46448, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 453, reserve = 429, peak = 453.
PHY-1001 : End initial routed; 0.643597s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (31.6%)

PHY-1001 : Current memory(MB): used = 453, reserve = 429, peak = 453.
PHY-1001 : End phase 2; 0.643666s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (31.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 46432, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.015199s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 46472, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.014288s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : End commit to database; 0.076308s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (20.5%)

PHY-1001 : Current memory(MB): used = 463, reserve = 438, peak = 463.
PHY-1001 : End phase 3; 0.232628s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (20.2%)

PHY-1003 : Routed, final wirelength = 46472
PHY-1001 : Current memory(MB): used = 463, reserve = 438, peak = 463.
PHY-1001 : End export database. 0.005668s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (275.7%)

PHY-1001 : End detail routing;  8.828667s wall, 3.046875s user + 0.046875s system = 3.093750s CPU (35.0%)

RUN-1003 : finish command "route" in  9.257026s wall, 3.171875s user + 0.046875s system = 3.218750s CPU (34.8%)

RUN-1004 : used memory is 423 MB, reserved memory is 397 MB, peak memory is 463 MB
RUN-1002 : start command "report_area -io_info -file responder_phy.area"
RUN-1001 : standard
***Report Model: responder Device: EG4S20BG256***

IO Statistics
#IO                        33
  #input                    7
  #output                  26
  #inout                    0

Utilization Statistics
#lut                      280   out of  19600    1.43%
#reg                      185   out of  19600    0.94%
#le                       304
  #lut only               119   out of    304   39.14%
  #reg only                24   out of    304    7.89%
  #lut&reg                161   out of    304   52.96%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     4
  #oreg                    14
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       6   out of     16   37.50%

Clock Resource Statistics
Index     ClockNet                 Type               DriverType         Driver                   Fanout
#1        CLK_dup_1                GCLK               io                 CLK_syn_2.di             118
#2        U2/CLK1                  GCLK               lslice             U2/CLK1_reg_syn_38.q0    8
#3        U4/W_DigitronCS_Out_n    GCLK               mslice             U4/reg2_syn_30.f0        7
#4        U4/SingleNum_b_n4        GCLK               lslice             U4/reg1_syn_53.f1        2
#5        U7/TimerL_Set_n1         GCLK               lslice             U7/reg2_syn_95.f0        2
#6        U7/TimerL_Set_n3         GCLK               mslice             U7/reg2_syn_89.f0        2
#7        U7/TimerL_Set_n          GCLK               mslice             U7/reg2_syn_97.f0        2


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         CLK             INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      Key_In[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      IREG    
      Key_In[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      IREG    
      Key_In[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      IREG    
      Key_In[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      IREG    
        RSTn             INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      Set_Time           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
     Buzzer_Out         OUTPUT        H11        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[3]     OUTPUT         A3        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[2]     OUTPUT         A5        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[1]     OUTPUT         B6        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[0]     OUTPUT         C9        LVCMOS33           8            NONE       OREG    
   Digitron_Out[7]      OUTPUT         C8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[6]      OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[5]      OUTPUT         B5        LVCMOS33           8            NONE       NONE    
   Digitron_Out[4]      OUTPUT         A7        LVCMOS33           8            NONE       NONE    
   Digitron_Out[3]      OUTPUT         E8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[2]      OUTPUT         B8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[1]      OUTPUT         A6        LVCMOS33           8            NONE       NONE    
   Digitron_Out[0]      OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     Key_Row[3]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
     Key_Row[2]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Key_Row[1]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Key_Row[0]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     LED_Out[3]         OUTPUT         C2        LVCMOS33           8            NONE       OREG    
     LED_Out[2]         OUTPUT         C1        LVCMOS33           8            NONE       OREG    
     LED_Out[1]         OUTPUT         E4        LVCMOS33           8            NONE       OREG    
     LED_Out[0]         OUTPUT         D3        LVCMOS33           8            NONE       OREG    
  LED_OverTime_Out      OUTPUT        F16        LVCMOS33           8            NONE       OREG    
     LED_Run[3]         OUTPUT        C15        LVCMOS33           8            NONE       OREG    
     LED_Run[2]         OUTPUT        B16        LVCMOS33           8            NONE       OREG    
     LED_Run[1]         OUTPUT        B15        LVCMOS33           8            NONE       OREG    
     LED_Run[0]         OUTPUT        B14        LVCMOS33           8            NONE       OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------+
|Instance |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------+
|top      |responder           |304    |228     |52      |203     |0       |0       |
|  U1     |Sel_module          |63     |50      |7       |37      |0       |0       |
|  U2     |Timer_module        |54     |45      |7       |36      |0       |0       |
|  U3     |Buzzer_module       |41     |23      |6       |27      |0       |0       |
|  U4     |Digitron_NumDisplay |60     |51      |9       |29      |0       |0       |
|  U5     |key_filter          |30     |17      |11      |20      |0       |0       |
|  U6     |led8_module         |47     |35      |12      |27      |0       |0       |
|  U7     |countdown_module    |9      |7       |0       |9       |0       |0       |
+-----------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       220   
    #2         2       156   
    #3         3        20   
    #4         4        13   
    #5        5-10      24   
    #6       11-50      6    
    #7       51-100     1    
  Average     2.17           

RUN-1002 : start command "write_verilog simulation/responder_phy_sim.v"
HDL-1201 : write out verilog file simulation/responder_phy_sim.v
RUN-1002 : start command "export_db responder_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 1609, tnet num: 480, tinst num: 207, tnode num: 2068, tedge num: 2696.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file responder_phy.timing -sdf simulation/responder.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 480 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 274 clock pins, and constraint 459 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		CLK_dup_1
		U2/CLK1_syn_4
		U4/SingleNum_b_n4_syn_10
		U4/W_DigitronCS_Out_n_syn_4
		U7/TimerL_Set_n1_syn_3
		U7/TimerL_Set_n3_syn_2
		U7/TimerL_Set_n_syn_4
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in responder_phy.timing, timing summary in responder_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf responder.sdf simulation/responder_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/responder_phy_sim_sta.v
RUN-1002 : start command "export_bid responder_inst.bid"
RUN-1002 : start command "bitgen -bit responder.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 155 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 362
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 482, pip num: 3389
BIT-1002 : Init feedthrough completely, num: 1
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 776 valid insts, and 10393 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file responder.bit.
RUN-1003 : finish command "bitgen -bit responder.bit -unused_io_status pulldown" in  2.377233s wall, 4.703125s user + 0.078125s system = 4.781250s CPU (201.1%)

RUN-1004 : used memory is 434 MB, reserved memory is 412 MB, peak memory is 583 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240726_225713.log"
