Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 06:45:43 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/NonUniformILP/splin_pf_NonUniformILP_9_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 Delay1No26_instance/Y_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree4_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.912ns (30.957%)  route 2.034ns (69.043%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 6.608 - 4.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 1.131ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.948ns (routing 1.026ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=6212, routed)        2.214     3.165    Delay1No26_instance/clk_IBUF_BUFG
    SLICE_X127Y316       FDCE                                         r  Delay1No26_instance/Y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y316       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.244 r  Delay1No26_instance/Y_reg[26]/Q
                         net (fo=9, routed)           0.499     3.743    Delay1No25_instance/Y_reg[33]_0[26]
    SLICE_X135Y303       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     3.866 r  Delay1No25_instance/geqOp_carry__0_i_11__2/O
                         net (fo=1, routed)           0.011     3.877    SumTree4_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X135Y303       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.032 r  SumTree4_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.058    SumTree4_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X135Y304       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.110 r  SumTree4_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.374     4.484    Delay1No26_instance/CO[0]
    SLICE_X140Y303       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     4.550 r  Delay1No26_instance/shiftedFracY_d1[12]_i_4__2/O
                         net (fo=3, routed)           0.220     4.770    Delay1No25_instance/Y_reg[23]_0[0]
    SLICE_X139Y304       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     4.871 r  Delay1No25_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.056     4.927    Delay1No25_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X139Y304       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     5.050 r  Delay1No25_instance/shiftedFracY_d1[12]_i_3__2/O
                         net (fo=34, routed)          0.308     5.358    Delay1No26_instance/shiftVal__5[0]
    SLICE_X134Y300       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     5.447 r  Delay1No26_instance/shiftedFracY_d1[9]_i_2__2/O
                         net (fo=4, routed)           0.248     5.695    Delay1No26_instance/SumTree4_0_impl_instance/level2[10]
    SLICE_X139Y300       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     5.819 r  Delay1No26_instance/shiftedFracY_d1[5]_i_1__2/O
                         net (fo=2, routed)           0.292     6.111    SumTree4_0_impl_instance/FPAddSubOp_instance/level4__0[5]
    SLICE_X138Y299       FDRE                                         r  SumTree4_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=6212, routed)        1.948     6.608    SumTree4_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X138Y299       FDRE                                         r  SumTree4_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]/C
                         clock pessimism              0.396     7.004    
                         clock uncertainty           -0.035     6.968    
    SLICE_X138Y299       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     6.993    SumTree4_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.993    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                  0.883    




