<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Old src/hotspot/cpu/x86/assembler_x86.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
  <body>
    <pre>
   1 /*
   2  * Copyright (c) 1997, 2019, Oracle and/or its affiliates. All rights reserved.
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #ifndef CPU_X86_ASSEMBLER_X86_HPP
  26 #define CPU_X86_ASSEMBLER_X86_HPP
  27 
  28 #include &quot;asm/register.hpp&quot;
  29 #include &quot;runtime/vm_version.hpp&quot;
  30 #include &quot;utilities/powerOfTwo.hpp&quot;
  31 
  32 class BiasedLockingCounters;
  33 
  34 // Contains all the definitions needed for x86 assembly code generation.
  35 
  36 // Calling convention
  37 class Argument {
  38  public:
  39   enum {
  40 #ifdef _LP64
  41 #ifdef _WIN64
  42     n_int_register_parameters_c   = 4, // rcx, rdx, r8, r9 (c_rarg0, c_rarg1, ...)
  43     n_float_register_parameters_c = 4,  // xmm0 - xmm3 (c_farg0, c_farg1, ... )
  44     n_int_register_returns_c = 1, // rax
  45     n_float_register_returns_c = 1, // xmm0
  46 #else
  47     n_int_register_parameters_c   = 6, // rdi, rsi, rdx, rcx, r8, r9 (c_rarg0, c_rarg1, ...)
  48     n_float_register_parameters_c = 8,  // xmm0 - xmm7 (c_farg0, c_farg1, ... )
  49     n_int_register_returns_c = 2, // rax, rdx
  50     n_float_register_returns_c = 2, // xmm0, xmm1
  51 #endif // _WIN64
  52     n_int_register_parameters_j   = 6, // j_rarg0, j_rarg1, ...
  53     n_float_register_parameters_j = 8  // j_farg0, j_farg1, ...
  54 #else
  55     n_register_parameters = 0   // 0 registers used to pass arguments
  56 #endif // _LP64
  57   };
  58 };
  59 
  60 
  61 #ifdef _LP64
  62 // Symbolically name the register arguments used by the c calling convention.
  63 // Windows is different from linux/solaris. So much for standards...
  64 
  65 #ifdef _WIN64
  66 
  67 REGISTER_DECLARATION(Register, c_rarg0, rcx);
  68 REGISTER_DECLARATION(Register, c_rarg1, rdx);
  69 REGISTER_DECLARATION(Register, c_rarg2, r8);
  70 REGISTER_DECLARATION(Register, c_rarg3, r9);
  71 
  72 REGISTER_DECLARATION(XMMRegister, c_farg0, xmm0);
  73 REGISTER_DECLARATION(XMMRegister, c_farg1, xmm1);
  74 REGISTER_DECLARATION(XMMRegister, c_farg2, xmm2);
  75 REGISTER_DECLARATION(XMMRegister, c_farg3, xmm3);
  76 
  77 #else
  78 
  79 REGISTER_DECLARATION(Register, c_rarg0, rdi);
  80 REGISTER_DECLARATION(Register, c_rarg1, rsi);
  81 REGISTER_DECLARATION(Register, c_rarg2, rdx);
  82 REGISTER_DECLARATION(Register, c_rarg3, rcx);
  83 REGISTER_DECLARATION(Register, c_rarg4, r8);
  84 REGISTER_DECLARATION(Register, c_rarg5, r9);
  85 
  86 REGISTER_DECLARATION(XMMRegister, c_farg0, xmm0);
  87 REGISTER_DECLARATION(XMMRegister, c_farg1, xmm1);
  88 REGISTER_DECLARATION(XMMRegister, c_farg2, xmm2);
  89 REGISTER_DECLARATION(XMMRegister, c_farg3, xmm3);
  90 REGISTER_DECLARATION(XMMRegister, c_farg4, xmm4);
  91 REGISTER_DECLARATION(XMMRegister, c_farg5, xmm5);
  92 REGISTER_DECLARATION(XMMRegister, c_farg6, xmm6);
  93 REGISTER_DECLARATION(XMMRegister, c_farg7, xmm7);
  94 
  95 #endif // _WIN64
  96 
  97 // Symbolically name the register arguments used by the Java calling convention.
  98 // We have control over the convention for java so we can do what we please.
  99 // What pleases us is to offset the java calling convention so that when
 100 // we call a suitable jni method the arguments are lined up and we don&#39;t
 101 // have to do little shuffling. A suitable jni method is non-static and a
 102 // small number of arguments (two fewer args on windows)
 103 //
 104 //        |-------------------------------------------------------|
 105 //        | c_rarg0   c_rarg1  c_rarg2 c_rarg3 c_rarg4 c_rarg5    |
 106 //        |-------------------------------------------------------|
 107 //        | rcx       rdx      r8      r9      rdi*    rsi*       | windows (* not a c_rarg)
 108 //        | rdi       rsi      rdx     rcx     r8      r9         | solaris/linux
 109 //        |-------------------------------------------------------|
 110 //        | j_rarg5   j_rarg0  j_rarg1 j_rarg2 j_rarg3 j_rarg4    |
 111 //        |-------------------------------------------------------|
 112 
 113 REGISTER_DECLARATION(Register, j_rarg0, c_rarg1);
 114 REGISTER_DECLARATION(Register, j_rarg1, c_rarg2);
 115 REGISTER_DECLARATION(Register, j_rarg2, c_rarg3);
 116 // Windows runs out of register args here
 117 #ifdef _WIN64
 118 REGISTER_DECLARATION(Register, j_rarg3, rdi);
 119 REGISTER_DECLARATION(Register, j_rarg4, rsi);
 120 #else
 121 REGISTER_DECLARATION(Register, j_rarg3, c_rarg4);
 122 REGISTER_DECLARATION(Register, j_rarg4, c_rarg5);
 123 #endif /* _WIN64 */
 124 REGISTER_DECLARATION(Register, j_rarg5, c_rarg0);
 125 
 126 REGISTER_DECLARATION(XMMRegister, j_farg0, xmm0);
 127 REGISTER_DECLARATION(XMMRegister, j_farg1, xmm1);
 128 REGISTER_DECLARATION(XMMRegister, j_farg2, xmm2);
 129 REGISTER_DECLARATION(XMMRegister, j_farg3, xmm3);
 130 REGISTER_DECLARATION(XMMRegister, j_farg4, xmm4);
 131 REGISTER_DECLARATION(XMMRegister, j_farg5, xmm5);
 132 REGISTER_DECLARATION(XMMRegister, j_farg6, xmm6);
 133 REGISTER_DECLARATION(XMMRegister, j_farg7, xmm7);
 134 
 135 REGISTER_DECLARATION(Register, rscratch1, r10);  // volatile
 136 REGISTER_DECLARATION(Register, rscratch2, r11);  // volatile
 137 
 138 REGISTER_DECLARATION(Register, r12_heapbase, r12); // callee-saved
 139 REGISTER_DECLARATION(Register, r15_thread, r15); // callee-saved
 140 
 141 #else
 142 // rscratch1 will apear in 32bit code that is dead but of course must compile
 143 // Using noreg ensures if the dead code is incorrectly live and executed it
 144 // will cause an assertion failure
 145 #define rscratch1 noreg
 146 #define rscratch2 noreg
 147 
 148 #endif // _LP64
 149 
 150 // JSR 292
 151 // On x86, the SP does not have to be saved when invoking method handle intrinsics
 152 // or compiled lambda forms. We indicate that by setting rbp_mh_SP_save to noreg.
 153 REGISTER_DECLARATION(Register, rbp_mh_SP_save, noreg);
 154 
 155 // Address is an abstraction used to represent a memory location
 156 // using any of the amd64 addressing modes with one object.
 157 //
 158 // Note: A register location is represented via a Register, not
 159 //       via an address for efficiency &amp; simplicity reasons.
 160 
 161 class ArrayAddress;
 162 
 163 class Address {
 164  public:
 165   enum ScaleFactor {
 166     no_scale = -1,
 167     times_1  =  0,
 168     times_2  =  1,
 169     times_4  =  2,
 170     times_8  =  3,
 171     times_ptr = LP64_ONLY(times_8) NOT_LP64(times_4)
 172   };
 173   static ScaleFactor times(int size) {
 174     assert(size &gt;= 1 &amp;&amp; size &lt;= 8 &amp;&amp; is_power_of_2(size), &quot;bad scale size&quot;);
 175     if (size == 8)  return times_8;
 176     if (size == 4)  return times_4;
 177     if (size == 2)  return times_2;
 178     return times_1;
 179   }
 180   static int scale_size(ScaleFactor scale) {
 181     assert(scale != no_scale, &quot;&quot;);
 182     assert(((1 &lt;&lt; (int)times_1) == 1 &amp;&amp;
 183             (1 &lt;&lt; (int)times_2) == 2 &amp;&amp;
 184             (1 &lt;&lt; (int)times_4) == 4 &amp;&amp;
 185             (1 &lt;&lt; (int)times_8) == 8), &quot;&quot;);
 186     return (1 &lt;&lt; (int)scale);
 187   }
 188 
 189  private:
 190   Register         _base;
 191   Register         _index;
 192   XMMRegister      _xmmindex;
 193   ScaleFactor      _scale;
 194   int              _disp;
 195   bool             _isxmmindex;
 196   RelocationHolder _rspec;
 197 
 198   // Easily misused constructors make them private
 199   // %%% can we make these go away?
 200   NOT_LP64(Address(address loc, RelocationHolder spec);)
 201   Address(int disp, address loc, relocInfo::relocType rtype);
 202   Address(int disp, address loc, RelocationHolder spec);
 203 
 204  public:
 205 
 206  int disp() { return _disp; }
 207   // creation
 208   Address()
 209     : _base(noreg),
 210       _index(noreg),
 211       _xmmindex(xnoreg),
 212       _scale(no_scale),
 213       _disp(0),
 214       _isxmmindex(false){
 215   }
 216 
 217   // No default displacement otherwise Register can be implicitly
 218   // converted to 0(Register) which is quite a different animal.
 219 
 220   Address(Register base, int disp)
 221     : _base(base),
 222       _index(noreg),
 223       _xmmindex(xnoreg),
 224       _scale(no_scale),
 225       _disp(disp),
 226       _isxmmindex(false){
 227   }
 228 
 229   Address(Register base, Register index, ScaleFactor scale, int disp = 0)
 230     : _base (base),
 231       _index(index),
 232       _xmmindex(xnoreg),
 233       _scale(scale),
 234       _disp (disp),
 235       _isxmmindex(false) {
 236     assert(!index-&gt;is_valid() == (scale == Address::no_scale),
 237            &quot;inconsistent address&quot;);
 238   }
 239 
 240   Address(Register base, RegisterOrConstant index, ScaleFactor scale = times_1, int disp = 0)
 241     : _base (base),
 242       _index(index.register_or_noreg()),
 243       _xmmindex(xnoreg),
 244       _scale(scale),
 245       _disp (disp + (index.constant_or_zero() * scale_size(scale))),
 246       _isxmmindex(false){
 247     if (!index.is_register())  scale = Address::no_scale;
 248     assert(!_index-&gt;is_valid() == (scale == Address::no_scale),
 249            &quot;inconsistent address&quot;);
 250   }
 251 
 252   Address(Register base, XMMRegister index, ScaleFactor scale, int disp = 0)
 253     : _base (base),
 254       _index(noreg),
 255       _xmmindex(index),
 256       _scale(scale),
 257       _disp(disp),
 258       _isxmmindex(true) {
 259       assert(!index-&gt;is_valid() == (scale == Address::no_scale),
 260              &quot;inconsistent address&quot;);
 261   }
 262 
 263   Address plus_disp(int disp) const {
 264     Address a = (*this);
 265     a._disp += disp;
 266     return a;
 267   }
 268   Address plus_disp(RegisterOrConstant disp, ScaleFactor scale = times_1) const {
 269     Address a = (*this);
 270     a._disp += disp.constant_or_zero() * scale_size(scale);
 271     if (disp.is_register()) {
 272       assert(!a.index()-&gt;is_valid(), &quot;competing indexes&quot;);
 273       a._index = disp.as_register();
 274       a._scale = scale;
 275     }
 276     return a;
 277   }
 278   bool is_same_address(Address a) const {
 279     // disregard _rspec
 280     return _base == a._base &amp;&amp; _disp == a._disp &amp;&amp; _index == a._index &amp;&amp; _scale == a._scale;
 281   }
 282 
 283   // The following two overloads are used in connection with the
 284   // ByteSize type (see sizes.hpp).  They simplify the use of
 285   // ByteSize&#39;d arguments in assembly code. Note that their equivalent
 286   // for the optimized build are the member functions with int disp
 287   // argument since ByteSize is mapped to an int type in that case.
 288   //
 289   // Note: DO NOT introduce similar overloaded functions for WordSize
 290   // arguments as in the optimized mode, both ByteSize and WordSize
 291   // are mapped to the same type and thus the compiler cannot make a
 292   // distinction anymore (=&gt; compiler errors).
 293 
 294 #ifdef ASSERT
 295   Address(Register base, ByteSize disp)
 296     : _base(base),
 297       _index(noreg),
 298       _xmmindex(xnoreg),
 299       _scale(no_scale),
 300       _disp(in_bytes(disp)),
 301       _isxmmindex(false){
 302   }
 303 
 304   Address(Register base, Register index, ScaleFactor scale, ByteSize disp)
 305     : _base(base),
 306       _index(index),
 307       _xmmindex(xnoreg),
 308       _scale(scale),
 309       _disp(in_bytes(disp)),
 310       _isxmmindex(false){
 311     assert(!index-&gt;is_valid() == (scale == Address::no_scale),
 312            &quot;inconsistent address&quot;);
 313   }
 314   Address(Register base, RegisterOrConstant index, ScaleFactor scale, ByteSize disp)
 315     : _base (base),
 316       _index(index.register_or_noreg()),
 317       _xmmindex(xnoreg),
 318       _scale(scale),
 319       _disp (in_bytes(disp) + (index.constant_or_zero() * scale_size(scale))),
 320       _isxmmindex(false) {
 321     if (!index.is_register())  scale = Address::no_scale;
 322     assert(!_index-&gt;is_valid() == (scale == Address::no_scale),
 323            &quot;inconsistent address&quot;);
 324   }
 325 
 326 #endif // ASSERT
 327 
 328   // accessors
 329   bool        uses(Register reg) const { return _base == reg || _index == reg; }
 330   Register    base()             const { return _base;  }
 331   Register    index()            const { return _index; }
 332   XMMRegister xmmindex()         const { return _xmmindex; }
 333   ScaleFactor scale()            const { return _scale; }
 334   int         disp()             const { return _disp;  }
 335   bool        isxmmindex()       const { return _isxmmindex; }
 336 
 337   // Convert the raw encoding form into the form expected by the constructor for
 338   // Address.  An index of 4 (rsp) corresponds to having no index, so convert
 339   // that to noreg for the Address constructor.
 340   static Address make_raw(int base, int index, int scale, int disp, relocInfo::relocType disp_reloc);
 341 
 342   static Address make_array(ArrayAddress);
 343 
 344  private:
 345   bool base_needs_rex() const {
 346     return _base != noreg &amp;&amp; _base-&gt;encoding() &gt;= 8;
 347   }
 348 
 349   bool index_needs_rex() const {
 350     return _index != noreg &amp;&amp;_index-&gt;encoding() &gt;= 8;
 351   }
 352 
 353   bool xmmindex_needs_rex() const {
 354     return _xmmindex != xnoreg &amp;&amp; _xmmindex-&gt;encoding() &gt;= 8;
 355   }
 356 
 357   relocInfo::relocType reloc() const { return _rspec.type(); }
 358 
 359   friend class Assembler;
 360   friend class MacroAssembler;
 361   friend class LIR_Assembler; // base/index/scale/disp
 362 };
 363 
 364 //
 365 // AddressLiteral has been split out from Address because operands of this type
 366 // need to be treated specially on 32bit vs. 64bit platforms. By splitting it out
 367 // the few instructions that need to deal with address literals are unique and the
 368 // MacroAssembler does not have to implement every instruction in the Assembler
 369 // in order to search for address literals that may need special handling depending
 370 // on the instruction and the platform. As small step on the way to merging i486/amd64
 371 // directories.
 372 //
 373 class AddressLiteral {
 374   friend class ArrayAddress;
 375   RelocationHolder _rspec;
 376   // Typically we use AddressLiterals we want to use their rval
 377   // However in some situations we want the lval (effect address) of the item.
 378   // We provide a special factory for making those lvals.
 379   bool _is_lval;
 380 
 381   // If the target is far we&#39;ll need to load the ea of this to
 382   // a register to reach it. Otherwise if near we can do rip
 383   // relative addressing.
 384 
 385   address          _target;
 386 
 387  protected:
 388   // creation
 389   AddressLiteral()
 390     : _is_lval(false),
 391       _target(NULL)
 392   {}
 393 
 394   public:
 395 
 396 
 397   AddressLiteral(address target, relocInfo::relocType rtype);
 398 
 399   AddressLiteral(address target, RelocationHolder const&amp; rspec)
 400     : _rspec(rspec),
 401       _is_lval(false),
 402       _target(target)
 403   {}
 404 
 405   AddressLiteral addr() {
 406     AddressLiteral ret = *this;
 407     ret._is_lval = true;
 408     return ret;
 409   }
 410 
 411 
 412  private:
 413 
 414   address target() { return _target; }
 415   bool is_lval() { return _is_lval; }
 416 
 417   relocInfo::relocType reloc() const { return _rspec.type(); }
 418   const RelocationHolder&amp; rspec() const { return _rspec; }
 419 
 420   friend class Assembler;
 421   friend class MacroAssembler;
 422   friend class Address;
 423   friend class LIR_Assembler;
 424 };
 425 
 426 // Convience classes
 427 class RuntimeAddress: public AddressLiteral {
 428 
 429   public:
 430 
 431   RuntimeAddress(address target) : AddressLiteral(target, relocInfo::runtime_call_type) {}
 432 
 433 };
 434 
 435 class ExternalAddress: public AddressLiteral {
 436  private:
 437   static relocInfo::relocType reloc_for_target(address target) {
 438     // Sometimes ExternalAddress is used for values which aren&#39;t
 439     // exactly addresses, like the card table base.
 440     // external_word_type can&#39;t be used for values in the first page
 441     // so just skip the reloc in that case.
 442     return external_word_Relocation::can_be_relocated(target) ? relocInfo::external_word_type : relocInfo::none;
 443   }
 444 
 445  public:
 446 
 447   ExternalAddress(address target) : AddressLiteral(target, reloc_for_target(target)) {}
 448 
 449 };
 450 
 451 class InternalAddress: public AddressLiteral {
 452 
 453   public:
 454 
 455   InternalAddress(address target) : AddressLiteral(target, relocInfo::internal_word_type) {}
 456 
 457 };
 458 
 459 // x86 can do array addressing as a single operation since disp can be an absolute
 460 // address amd64 can&#39;t. We create a class that expresses the concept but does extra
 461 // magic on amd64 to get the final result
 462 
 463 class ArrayAddress {
 464   private:
 465 
 466   AddressLiteral _base;
 467   Address        _index;
 468 
 469   public:
 470 
 471   ArrayAddress() {};
 472   ArrayAddress(AddressLiteral base, Address index): _base(base), _index(index) {};
 473   AddressLiteral base() { return _base; }
 474   Address index() { return _index; }
 475 
 476 };
 477 
 478 class InstructionAttr;
 479 
 480 // 64-bit refect the fxsave size which is 512 bytes and the new xsave area on EVEX which is another 2176 bytes
 481 // See fxsave and xsave(EVEX enabled) documentation for layout
 482 const int FPUStateSizeInWords = NOT_LP64(27) LP64_ONLY(2688 / wordSize);
 483 
 484 // The Intel x86/Amd64 Assembler: Pure assembler doing NO optimizations on the instruction
 485 // level (e.g. mov rax, 0 is not translated into xor rax, rax!); i.e., what you write
 486 // is what you get. The Assembler is generating code into a CodeBuffer.
 487 
 488 class Assembler : public AbstractAssembler  {
 489   friend class AbstractAssembler; // for the non-virtual hack
 490   friend class LIR_Assembler; // as_Address()
 491   friend class StubGenerator;
 492 
 493  public:
 494   enum Condition {                     // The x86 condition codes used for conditional jumps/moves.
 495     zero          = 0x4,
 496     notZero       = 0x5,
 497     equal         = 0x4,
 498     notEqual      = 0x5,
 499     less          = 0xc,
 500     lessEqual     = 0xe,
 501     greater       = 0xf,
 502     greaterEqual  = 0xd,
 503     below         = 0x2,
 504     belowEqual    = 0x6,
 505     above         = 0x7,
 506     aboveEqual    = 0x3,
 507     overflow      = 0x0,
 508     noOverflow    = 0x1,
 509     carrySet      = 0x2,
 510     carryClear    = 0x3,
 511     negative      = 0x8,
 512     positive      = 0x9,
 513     parity        = 0xa,
 514     noParity      = 0xb
 515   };
 516 
 517   enum Prefix {
 518     // segment overrides
 519     CS_segment = 0x2e,
 520     SS_segment = 0x36,
 521     DS_segment = 0x3e,
 522     ES_segment = 0x26,
 523     FS_segment = 0x64,
 524     GS_segment = 0x65,
 525 
 526     REX        = 0x40,
 527 
 528     REX_B      = 0x41,
 529     REX_X      = 0x42,
 530     REX_XB     = 0x43,
 531     REX_R      = 0x44,
 532     REX_RB     = 0x45,
 533     REX_RX     = 0x46,
 534     REX_RXB    = 0x47,
 535 
 536     REX_W      = 0x48,
 537 
 538     REX_WB     = 0x49,
 539     REX_WX     = 0x4A,
 540     REX_WXB    = 0x4B,
 541     REX_WR     = 0x4C,
 542     REX_WRB    = 0x4D,
 543     REX_WRX    = 0x4E,
 544     REX_WRXB   = 0x4F,
 545 
 546     VEX_3bytes = 0xC4,
 547     VEX_2bytes = 0xC5,
 548     EVEX_4bytes = 0x62,
 549     Prefix_EMPTY = 0x0
 550   };
 551 
 552   enum VexPrefix {
 553     VEX_B = 0x20,
 554     VEX_X = 0x40,
 555     VEX_R = 0x80,
 556     VEX_W = 0x80
 557   };
 558 
 559   enum ExexPrefix {
 560     EVEX_F  = 0x04,
 561     EVEX_V  = 0x08,
 562     EVEX_Rb = 0x10,
 563     EVEX_X  = 0x40,
 564     EVEX_Z  = 0x80
 565   };
 566 
 567   enum VexSimdPrefix {
 568     VEX_SIMD_NONE = 0x0,
 569     VEX_SIMD_66   = 0x1,
 570     VEX_SIMD_F3   = 0x2,
 571     VEX_SIMD_F2   = 0x3
 572   };
 573 
 574   enum VexOpcode {
 575     VEX_OPCODE_NONE  = 0x0,
 576     VEX_OPCODE_0F    = 0x1,
 577     VEX_OPCODE_0F_38 = 0x2,
 578     VEX_OPCODE_0F_3A = 0x3,
 579     VEX_OPCODE_MASK  = 0x1F
 580   };
 581 
 582   enum AvxVectorLen {
 583     AVX_128bit = 0x0,
 584     AVX_256bit = 0x1,
 585     AVX_512bit = 0x2,
 586     AVX_NoVec  = 0x4
 587   };
 588 
 589   enum EvexTupleType {
 590     EVEX_FV   = 0,
 591     EVEX_HV   = 4,
 592     EVEX_FVM  = 6,
 593     EVEX_T1S  = 7,
 594     EVEX_T1F  = 11,
 595     EVEX_T2   = 13,
 596     EVEX_T4   = 15,
 597     EVEX_T8   = 17,
 598     EVEX_HVM  = 18,
 599     EVEX_QVM  = 19,
 600     EVEX_OVM  = 20,
 601     EVEX_M128 = 21,
 602     EVEX_DUP  = 22,
 603     EVEX_ETUP = 23
 604   };
 605 
 606   enum EvexInputSizeInBits {
 607     EVEX_8bit  = 0,
 608     EVEX_16bit = 1,
 609     EVEX_32bit = 2,
 610     EVEX_64bit = 3,
 611     EVEX_NObit = 4
 612   };
 613 
 614   enum WhichOperand {
 615     // input to locate_operand, and format code for relocations
 616     imm_operand  = 0,            // embedded 32-bit|64-bit immediate operand
 617     disp32_operand = 1,          // embedded 32-bit displacement or address
 618     call32_operand = 2,          // embedded 32-bit self-relative displacement
 619 #ifndef _LP64
 620     _WhichOperand_limit = 3
 621 #else
 622      narrow_oop_operand = 3,     // embedded 32-bit immediate narrow oop
 623     _WhichOperand_limit = 4
 624 #endif
 625   };
 626 
 627   enum ComparisonPredicate {
 628     eq = 0,
 629     lt = 1,
 630     le = 2,
 631     _false = 3,
 632     neq = 4,
 633     nlt = 5,
 634     nle = 6,
 635     _true = 7
 636   };
 637 
 638   //---&lt;  calculate length of instruction  &gt;---
 639   // As instruction size can&#39;t be found out easily on x86/x64,
 640   // we just use &#39;4&#39; for len and maxlen.
 641   // instruction must start at passed address
 642   static unsigned int instr_len(unsigned char *instr) { return 4; }
 643 
 644   //---&lt;  longest instructions  &gt;---
 645   // Max instruction length is not specified in architecture documentation.
 646   // We could use a &quot;safe enough&quot; estimate (15), but just default to
 647   // instruction length guess from above.
 648   static unsigned int instr_maxlen() { return 4; }
 649 
 650   // NOTE: The general philopsophy of the declarations here is that 64bit versions
 651   // of instructions are freely declared without the need for wrapping them an ifdef.
 652   // (Some dangerous instructions are ifdef&#39;s out of inappropriate jvm&#39;s.)
 653   // In the .cpp file the implementations are wrapped so that they are dropped out
 654   // of the resulting jvm. This is done mostly to keep the footprint of MINIMAL
 655   // to the size it was prior to merging up the 32bit and 64bit assemblers.
 656   //
 657   // This does mean you&#39;ll get a linker/runtime error if you use a 64bit only instruction
 658   // in a 32bit vm. This is somewhat unfortunate but keeps the ifdef noise down.
 659 
 660 private:
 661 
 662   bool _legacy_mode_bw;
 663   bool _legacy_mode_dq;
 664   bool _legacy_mode_vl;
 665   bool _legacy_mode_vlbw;
 666   bool _is_managed;
 667 
 668   class InstructionAttr *_attributes;
 669 
 670   // 64bit prefixes
 671   int prefix_and_encode(int reg_enc, bool byteinst = false);
 672   int prefixq_and_encode(int reg_enc);
 673 
 674   int prefix_and_encode(int dst_enc, int src_enc) {
 675     return prefix_and_encode(dst_enc, false, src_enc, false);
 676   }
 677   int prefix_and_encode(int dst_enc, bool dst_is_byte, int src_enc, bool src_is_byte);
 678   int prefixq_and_encode(int dst_enc, int src_enc);
 679 
 680   void prefix(Register reg);
 681   void prefix(Register dst, Register src, Prefix p);
 682   void prefix(Register dst, Address adr, Prefix p);
 683   void prefix(Address adr);
 684   void prefixq(Address adr);
 685 
 686   void prefix(Address adr, Register reg,  bool byteinst = false);
 687   void prefix(Address adr, XMMRegister reg);
 688   void prefixq(Address adr, Register reg);
 689   void prefixq(Address adr, XMMRegister reg);
 690 
 691   void prefetch_prefix(Address src);
 692 
 693   void rex_prefix(Address adr, XMMRegister xreg,
 694                   VexSimdPrefix pre, VexOpcode opc, bool rex_w);
 695   int  rex_prefix_and_encode(int dst_enc, int src_enc,
 696                              VexSimdPrefix pre, VexOpcode opc, bool rex_w);
 697 
 698   void vex_prefix(bool vex_r, bool vex_b, bool vex_x, int nds_enc, VexSimdPrefix pre, VexOpcode opc);
 699 
 700   void evex_prefix(bool vex_r, bool vex_b, bool vex_x, bool evex_r, bool evex_v,
 701                    int nds_enc, VexSimdPrefix pre, VexOpcode opc);
 702 
 703   void vex_prefix(Address adr, int nds_enc, int xreg_enc,
 704                   VexSimdPrefix pre, VexOpcode opc,
 705                   InstructionAttr *attributes);
 706 
 707   int  vex_prefix_and_encode(int dst_enc, int nds_enc, int src_enc,
 708                              VexSimdPrefix pre, VexOpcode opc,
 709                              InstructionAttr *attributes);
 710 
 711   void simd_prefix(XMMRegister xreg, XMMRegister nds, Address adr, VexSimdPrefix pre,
 712                    VexOpcode opc, InstructionAttr *attributes);
 713 
 714   int simd_prefix_and_encode(XMMRegister dst, XMMRegister nds, XMMRegister src, VexSimdPrefix pre,
 715                              VexOpcode opc, InstructionAttr *attributes);
 716 
 717   // Helper functions for groups of instructions
 718   void emit_arith_b(int op1, int op2, Register dst, int imm8);
 719 
 720   void emit_arith(int op1, int op2, Register dst, int32_t imm32);
 721   // Force generation of a 4 byte immediate value even if it fits into 8bit
 722   void emit_arith_imm32(int op1, int op2, Register dst, int32_t imm32);
 723   void emit_arith(int op1, int op2, Register dst, Register src);
 724 
 725   bool emit_compressed_disp_byte(int &amp;disp);
 726 
 727   void emit_operand(Register reg,
 728                     Register base, Register index, Address::ScaleFactor scale,
 729                     int disp,
 730                     RelocationHolder const&amp; rspec,
 731                     int rip_relative_correction = 0);
 732 
 733   void emit_operand(XMMRegister reg, Register base, XMMRegister index,
 734                     Address::ScaleFactor scale,
 735                     int disp, RelocationHolder const&amp; rspec);
 736 
 737   void emit_operand(Register reg, Address adr, int rip_relative_correction = 0);
 738 
 739   // operands that only take the original 32bit registers
 740   void emit_operand32(Register reg, Address adr);
 741 
 742   void emit_operand(XMMRegister reg,
 743                     Register base, Register index, Address::ScaleFactor scale,
 744                     int disp,
 745                     RelocationHolder const&amp; rspec);
 746 
 747   void emit_operand(XMMRegister reg, Address adr);
 748 
 749   void emit_operand(MMXRegister reg, Address adr);
 750 
 751   // workaround gcc (3.2.1-7) bug
 752   void emit_operand(Address adr, MMXRegister reg);
 753 
 754 
 755   // Immediate-to-memory forms
 756   void emit_arith_operand(int op1, Register rm, Address adr, int32_t imm32);
 757 
 758   void emit_farith(int b1, int b2, int i);
 759 
 760 
 761  protected:
 762   #ifdef ASSERT
 763   void check_relocation(RelocationHolder const&amp; rspec, int format);
 764   #endif
 765 
 766   void emit_data(jint data, relocInfo::relocType    rtype, int format);
 767   void emit_data(jint data, RelocationHolder const&amp; rspec, int format);
 768   void emit_data64(jlong data, relocInfo::relocType rtype, int format = 0);
 769   void emit_data64(jlong data, RelocationHolder const&amp; rspec, int format = 0);
 770 
 771   bool reachable(AddressLiteral adr) NOT_LP64({ return true;});
 772 
 773   // These are all easily abused and hence protected
 774 
 775   // 32BIT ONLY SECTION
 776 #ifndef _LP64
 777   // Make these disappear in 64bit mode since they would never be correct
 778   void cmp_literal32(Register src1, int32_t imm32, RelocationHolder const&amp; rspec);   // 32BIT ONLY
 779   void cmp_literal32(Address src1, int32_t imm32, RelocationHolder const&amp; rspec);    // 32BIT ONLY
 780 
 781   void mov_literal32(Register dst, int32_t imm32, RelocationHolder const&amp; rspec);    // 32BIT ONLY
 782   void mov_literal32(Address dst, int32_t imm32, RelocationHolder const&amp; rspec);     // 32BIT ONLY
 783 
 784   void push_literal32(int32_t imm32, RelocationHolder const&amp; rspec);                 // 32BIT ONLY
 785 #else
 786   // 64BIT ONLY SECTION
 787   void mov_literal64(Register dst, intptr_t imm64, RelocationHolder const&amp; rspec);   // 64BIT ONLY
 788 
 789   void cmp_narrow_oop(Register src1, int32_t imm32, RelocationHolder const&amp; rspec);
 790   void cmp_narrow_oop(Address src1, int32_t imm32, RelocationHolder const&amp; rspec);
 791 
 792   void mov_narrow_oop(Register dst, int32_t imm32, RelocationHolder const&amp; rspec);
 793   void mov_narrow_oop(Address dst, int32_t imm32, RelocationHolder const&amp; rspec);
 794 #endif // _LP64
 795 
 796   // These are unique in that we are ensured by the caller that the 32bit
 797   // relative in these instructions will always be able to reach the potentially
 798   // 64bit address described by entry. Since they can take a 64bit address they
 799   // don&#39;t have the 32 suffix like the other instructions in this class.
 800 
 801   void call_literal(address entry, RelocationHolder const&amp; rspec);
 802   void jmp_literal(address entry, RelocationHolder const&amp; rspec);
 803 
 804   // Avoid using directly section
 805   // Instructions in this section are actually usable by anyone without danger
 806   // of failure but have performance issues that are addressed my enhanced
 807   // instructions which will do the proper thing base on the particular cpu.
 808   // We protect them because we don&#39;t trust you...
 809 
 810   // Don&#39;t use next inc() and dec() methods directly. INC &amp; DEC instructions
 811   // could cause a partial flag stall since they don&#39;t set CF flag.
 812   // Use MacroAssembler::decrement() &amp; MacroAssembler::increment() methods
 813   // which call inc() &amp; dec() or add() &amp; sub() in accordance with
 814   // the product flag UseIncDec value.
 815 
 816   void decl(Register dst);
 817   void decl(Address dst);
 818   void decq(Register dst);
 819   void decq(Address dst);
 820 
 821   void incl(Register dst);
 822   void incl(Address dst);
 823   void incq(Register dst);
 824   void incq(Address dst);
 825 
 826   // New cpus require use of movsd and movss to avoid partial register stall
 827   // when loading from memory. But for old Opteron use movlpd instead of movsd.
 828   // The selection is done in MacroAssembler::movdbl() and movflt().
 829 
 830   // Move Scalar Single-Precision Floating-Point Values
 831   void movss(XMMRegister dst, Address src);
 832   void movss(XMMRegister dst, XMMRegister src);
 833   void movss(Address dst, XMMRegister src);
 834 
 835   // Move Scalar Double-Precision Floating-Point Values
 836   void movsd(XMMRegister dst, Address src);
 837   void movsd(XMMRegister dst, XMMRegister src);
 838   void movsd(Address dst, XMMRegister src);
 839   void movlpd(XMMRegister dst, Address src);
 840 
 841   // New cpus require use of movaps and movapd to avoid partial register stall
 842   // when moving between registers.
 843   void movaps(XMMRegister dst, XMMRegister src);
 844   void movapd(XMMRegister dst, XMMRegister src);
 845 
 846   // End avoid using directly
 847 
 848 
 849   // Instruction prefixes
 850   void prefix(Prefix p);
 851 
 852   public:
 853 
 854   // Creation
 855   Assembler(CodeBuffer* code) : AbstractAssembler(code) {
 856     init_attributes();
 857   }
 858 
 859   // Decoding
 860   static address locate_operand(address inst, WhichOperand which);
 861   static address locate_next_instruction(address inst);
 862 
 863   // Utilities
 864   static bool is_polling_page_far() NOT_LP64({ return false;});
 865   static bool query_compressed_disp_byte(int disp, bool is_evex_inst, int vector_len,
 866                                          int cur_tuple_type, int in_size_in_bits, int cur_encoding);
 867 
 868   // Generic instructions
 869   // Does 32bit or 64bit as needed for the platform. In some sense these
 870   // belong in macro assembler but there is no need for both varieties to exist
 871 
 872   void init_attributes(void) {
 873     _legacy_mode_bw = (VM_Version::supports_avx512bw() == false);
 874     _legacy_mode_dq = (VM_Version::supports_avx512dq() == false);
 875     _legacy_mode_vl = (VM_Version::supports_avx512vl() == false);
 876     _legacy_mode_vlbw = (VM_Version::supports_avx512vlbw() == false);
 877     _is_managed = false;
 878     _attributes = NULL;
 879   }
 880 
 881   void set_attributes(InstructionAttr *attributes) { _attributes = attributes; }
 882   void clear_attributes(void) { _attributes = NULL; }
 883 
 884   void set_managed(void) { _is_managed = true; }
 885   void clear_managed(void) { _is_managed = false; }
 886   bool is_managed(void) { return _is_managed; }
 887 
 888   void lea(Register dst, Address src);
 889 
 890   void mov(Register dst, Register src);
 891 
 892   void pusha();
 893   void popa();
 894 
 895   void pushf();
 896   void popf();
 897 
 898   void push(int32_t imm32);
 899 
 900   void push(Register src);
 901 
 902   void pop(Register dst);
 903 
 904   // These are dummies to prevent surprise implicit conversions to Register
 905   void push(void* v);
 906   void pop(void* v);
 907 
 908   // These do register sized moves/scans
 909   void rep_mov();
 910   void rep_stos();
 911   void rep_stosb();
 912   void repne_scan();
 913 #ifdef _LP64
 914   void repne_scanl();
 915 #endif
 916 
 917   // Vanilla instructions in lexical order
 918 
 919   void adcl(Address dst, int32_t imm32);
 920   void adcl(Address dst, Register src);
 921   void adcl(Register dst, int32_t imm32);
 922   void adcl(Register dst, Address src);
 923   void adcl(Register dst, Register src);
 924 
 925   void adcq(Register dst, int32_t imm32);
 926   void adcq(Register dst, Address src);
 927   void adcq(Register dst, Register src);
 928 
 929   void addb(Address dst, int imm8);
 930   void addw(Address dst, int imm16);
 931 
 932   void addl(Address dst, int32_t imm32);
 933   void addl(Address dst, Register src);
 934   void addl(Register dst, int32_t imm32);
 935   void addl(Register dst, Address src);
 936   void addl(Register dst, Register src);
 937 
 938   void addq(Address dst, int32_t imm32);
 939   void addq(Address dst, Register src);
 940   void addq(Register dst, int32_t imm32);
 941   void addq(Register dst, Address src);
 942   void addq(Register dst, Register src);
 943 
 944 #ifdef _LP64
 945  //Add Unsigned Integers with Carry Flag
 946   void adcxq(Register dst, Register src);
 947 
 948  //Add Unsigned Integers with Overflow Flag
 949   void adoxq(Register dst, Register src);
 950 #endif
 951 
 952   void addr_nop_4();
 953   void addr_nop_5();
 954   void addr_nop_7();
 955   void addr_nop_8();
 956 
 957   // Add Scalar Double-Precision Floating-Point Values
 958   void addsd(XMMRegister dst, Address src);
 959   void addsd(XMMRegister dst, XMMRegister src);
 960 
 961   // Add Scalar Single-Precision Floating-Point Values
 962   void addss(XMMRegister dst, Address src);
 963   void addss(XMMRegister dst, XMMRegister src);
 964 
 965   // AES instructions
 966   void aesdec(XMMRegister dst, Address src);
 967   void aesdec(XMMRegister dst, XMMRegister src);
 968   void aesdeclast(XMMRegister dst, Address src);
 969   void aesdeclast(XMMRegister dst, XMMRegister src);
 970   void aesenc(XMMRegister dst, Address src);
 971   void aesenc(XMMRegister dst, XMMRegister src);
 972   void aesenclast(XMMRegister dst, Address src);
 973   void aesenclast(XMMRegister dst, XMMRegister src);
 974   // Vector AES instructions
 975   void vaesenc(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 976   void vaesenclast(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 977   void vaesdec(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 978   void vaesdeclast(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 979 
 980   void andl(Address  dst, int32_t imm32);
 981   void andl(Register dst, int32_t imm32);
 982   void andl(Register dst, Address src);
 983   void andl(Register dst, Register src);
 984 
 985   void andq(Address  dst, int32_t imm32);
 986   void andq(Register dst, int32_t imm32);
 987   void andq(Register dst, Address src);
 988   void andq(Register dst, Register src);
 989 
 990   // BMI instructions
 991   void andnl(Register dst, Register src1, Register src2);
 992   void andnl(Register dst, Register src1, Address src2);
 993   void andnq(Register dst, Register src1, Register src2);
 994   void andnq(Register dst, Register src1, Address src2);
 995 
 996   void blsil(Register dst, Register src);
 997   void blsil(Register dst, Address src);
 998   void blsiq(Register dst, Register src);
 999   void blsiq(Register dst, Address src);
1000 
1001   void blsmskl(Register dst, Register src);
1002   void blsmskl(Register dst, Address src);
1003   void blsmskq(Register dst, Register src);
1004   void blsmskq(Register dst, Address src);
1005 
1006   void blsrl(Register dst, Register src);
1007   void blsrl(Register dst, Address src);
1008   void blsrq(Register dst, Register src);
1009   void blsrq(Register dst, Address src);
1010 
1011   void bsfl(Register dst, Register src);
1012   void bsrl(Register dst, Register src);
1013 
1014 #ifdef _LP64
1015   void bsfq(Register dst, Register src);
1016   void bsrq(Register dst, Register src);
1017 #endif
1018 
1019   void bswapl(Register reg);
1020 
1021   void bswapq(Register reg);
1022 
1023   void call(Label&amp; L, relocInfo::relocType rtype);
1024   void call(Register reg);  // push pc; pc &lt;- reg
1025   void call(Address adr);   // push pc; pc &lt;- adr
1026 
1027   void cdql();
1028 
1029   void cdqq();
1030 
1031   void cld();
1032 
1033   void clflush(Address adr);
1034   void clflushopt(Address adr);
1035   void clwb(Address adr);
1036 
1037   void cmovl(Condition cc, Register dst, Register src);
1038   void cmovl(Condition cc, Register dst, Address src);
1039 
1040   void cmovq(Condition cc, Register dst, Register src);
1041   void cmovq(Condition cc, Register dst, Address src);
1042 
1043 
1044   void cmpb(Address dst, int imm8);
1045 
1046   void cmpl(Address dst, int32_t imm32);
1047 
1048   void cmpl(Register dst, int32_t imm32);
1049   void cmpl(Register dst, Register src);
1050   void cmpl(Register dst, Address src);
1051 
1052   void cmpq(Address dst, int32_t imm32);
1053   void cmpq(Address dst, Register src);
1054 
1055   void cmpq(Register dst, int32_t imm32);
1056   void cmpq(Register dst, Register src);
1057   void cmpq(Register dst, Address src);
1058 
1059   // these are dummies used to catch attempting to convert NULL to Register
1060   void cmpl(Register dst, void* junk); // dummy
1061   void cmpq(Register dst, void* junk); // dummy
1062 
1063   void cmpw(Address dst, int imm16);
1064 
1065   void cmpxchg8 (Address adr);
1066 
1067   void cmpxchgb(Register reg, Address adr);
1068   void cmpxchgl(Register reg, Address adr);
1069 
1070   void cmpxchgq(Register reg, Address adr);
1071 
1072   // Ordered Compare Scalar Double-Precision Floating-Point Values and set EFLAGS
1073   void comisd(XMMRegister dst, Address src);
1074   void comisd(XMMRegister dst, XMMRegister src);
1075 
1076   // Ordered Compare Scalar Single-Precision Floating-Point Values and set EFLAGS
1077   void comiss(XMMRegister dst, Address src);
1078   void comiss(XMMRegister dst, XMMRegister src);
1079 
1080   // Identify processor type and features
1081   void cpuid();
1082 
1083   // CRC32C
1084   void crc32(Register crc, Register v, int8_t sizeInBytes);
1085   void crc32(Register crc, Address adr, int8_t sizeInBytes);
1086 
1087   // Convert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value
1088   void cvtsd2ss(XMMRegister dst, XMMRegister src);
1089   void cvtsd2ss(XMMRegister dst, Address src);
1090 
1091   // Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value
1092   void cvtsi2sdl(XMMRegister dst, Register src);
1093   void cvtsi2sdl(XMMRegister dst, Address src);
1094   void cvtsi2sdq(XMMRegister dst, Register src);
1095   void cvtsi2sdq(XMMRegister dst, Address src);
1096 
1097   // Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value
1098   void cvtsi2ssl(XMMRegister dst, Register src);
1099   void cvtsi2ssl(XMMRegister dst, Address src);
1100   void cvtsi2ssq(XMMRegister dst, Register src);
1101   void cvtsi2ssq(XMMRegister dst, Address src);
1102 
1103   // Convert Packed Signed Doubleword Integers to Packed Double-Precision Floating-Point Value
1104   void cvtdq2pd(XMMRegister dst, XMMRegister src);
1105 
1106   // Convert Packed Signed Doubleword Integers to Packed Single-Precision Floating-Point Value
1107   void cvtdq2ps(XMMRegister dst, XMMRegister src);
1108 
1109   // Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value
1110   void cvtss2sd(XMMRegister dst, XMMRegister src);
1111   void cvtss2sd(XMMRegister dst, Address src);
1112 
1113   // Convert with Truncation Scalar Double-Precision Floating-Point Value to Doubleword Integer
1114   void cvttsd2sil(Register dst, Address src);
1115   void cvttsd2sil(Register dst, XMMRegister src);
1116   void cvttsd2siq(Register dst, Address src);
1117   void cvttsd2siq(Register dst, XMMRegister src);
1118 
1119   // Convert with Truncation Scalar Single-Precision Floating-Point Value to Doubleword Integer
1120   void cvttss2sil(Register dst, XMMRegister src);
1121   void cvttss2siq(Register dst, XMMRegister src);
1122 
1123   void cvttpd2dq(XMMRegister dst, XMMRegister src);
1124 
1125   //Abs of packed Integer values
1126   void pabsb(XMMRegister dst, XMMRegister src);
1127   void pabsw(XMMRegister dst, XMMRegister src);
1128   void pabsd(XMMRegister dst, XMMRegister src);
1129   void vpabsb(XMMRegister dst, XMMRegister src, int vector_len);
1130   void vpabsw(XMMRegister dst, XMMRegister src, int vector_len);
1131   void vpabsd(XMMRegister dst, XMMRegister src, int vector_len);
1132   void evpabsq(XMMRegister dst, XMMRegister src, int vector_len);
1133 
1134   // Divide Scalar Double-Precision Floating-Point Values
1135   void divsd(XMMRegister dst, Address src);
1136   void divsd(XMMRegister dst, XMMRegister src);
1137 
1138   // Divide Scalar Single-Precision Floating-Point Values
1139   void divss(XMMRegister dst, Address src);
1140   void divss(XMMRegister dst, XMMRegister src);
1141 
1142   void emms();
1143 
1144 #ifndef _LP64
1145   void fabs();
1146 
1147   void fadd(int i);
1148 
1149   void fadd_d(Address src);
1150   void fadd_s(Address src);
1151 
1152   // &quot;Alternate&quot; versions of x87 instructions place result down in FPU
1153   // stack instead of on TOS
1154 
1155   void fadda(int i); // &quot;alternate&quot; fadd
1156   void faddp(int i = 1);
1157 
1158   void fchs();
1159 
1160   void fcom(int i);
1161 
1162   void fcomp(int i = 1);
1163   void fcomp_d(Address src);
1164   void fcomp_s(Address src);
1165 
1166   void fcompp();
1167 
1168   void fcos();
1169 
1170   void fdecstp();
1171 
1172   void fdiv(int i);
1173   void fdiv_d(Address src);
1174   void fdivr_s(Address src);
1175   void fdiva(int i);  // &quot;alternate&quot; fdiv
1176   void fdivp(int i = 1);
1177 
1178   void fdivr(int i);
1179   void fdivr_d(Address src);
1180   void fdiv_s(Address src);
1181 
1182   void fdivra(int i); // &quot;alternate&quot; reversed fdiv
1183 
1184   void fdivrp(int i = 1);
1185 
1186   void ffree(int i = 0);
1187 
1188   void fild_d(Address adr);
1189   void fild_s(Address adr);
1190 
1191   void fincstp();
1192 
1193   void finit();
1194 
1195   void fist_s (Address adr);
1196   void fistp_d(Address adr);
1197   void fistp_s(Address adr);
1198 
1199   void fld1();
1200 
1201   void fld_d(Address adr);
1202   void fld_s(Address adr);
1203   void fld_s(int index);
1204 
1205   void fldcw(Address src);
1206 
1207   void fldenv(Address src);
1208 
1209   void fldlg2();
1210 
1211   void fldln2();
1212 
1213   void fldz();
1214 
1215   void flog();
1216   void flog10();
1217 
1218   void fmul(int i);
1219 
1220   void fmul_d(Address src);
1221   void fmul_s(Address src);
1222 
1223   void fmula(int i);  // &quot;alternate&quot; fmul
1224 
1225   void fmulp(int i = 1);
1226 
1227   void fnsave(Address dst);
1228 
1229   void fnstcw(Address src);
1230 
1231   void fnstsw_ax();
1232 
1233   void fprem();
1234   void fprem1();
1235 
1236   void frstor(Address src);
1237 
1238   void fsin();
1239 
1240   void fsqrt();
1241 
1242   void fst_d(Address adr);
1243   void fst_s(Address adr);
1244 
1245   void fstp_d(Address adr);
1246   void fstp_d(int index);
1247   void fstp_s(Address adr);
1248 
1249   void fsub(int i);
1250   void fsub_d(Address src);
1251   void fsub_s(Address src);
1252 
1253   void fsuba(int i);  // &quot;alternate&quot; fsub
1254 
1255   void fsubp(int i = 1);
1256 
1257   void fsubr(int i);
1258   void fsubr_d(Address src);
1259   void fsubr_s(Address src);
1260 
1261   void fsubra(int i); // &quot;alternate&quot; reversed fsub
1262 
1263   void fsubrp(int i = 1);
1264 
1265   void ftan();
1266 
1267   void ftst();
1268 
1269   void fucomi(int i = 1);
1270   void fucomip(int i = 1);
1271 
1272   void fwait();
1273 
1274   void fxch(int i = 1);
1275 
1276   void fyl2x();
1277   void frndint();
1278   void f2xm1();
1279   void fldl2e();
1280 #endif // !_LP64
1281 
1282   void fld_x(Address adr);  // extended-precision (80-bit) format
1283   void fstp_x(Address adr); // extended-precision (80-bit) format
1284   void fxrstor(Address src);
1285   void xrstor(Address src);
1286 
1287   void fxsave(Address dst);
1288   void xsave(Address dst);
1289 
1290   void hlt();
1291 
1292   void idivl(Register src);
1293   void divl(Register src); // Unsigned division
1294 
1295 #ifdef _LP64
1296   void idivq(Register src);
1297 #endif
1298 
1299   void imull(Register src);
1300   void imull(Register dst, Register src);
1301   void imull(Register dst, Register src, int value);
1302   void imull(Register dst, Address src);
1303 
1304 #ifdef _LP64
1305   void imulq(Register dst, Register src);
1306   void imulq(Register dst, Register src, int value);
1307   void imulq(Register dst, Address src);
1308 #endif
1309 
1310   // jcc is the generic conditional branch generator to run-
1311   // time routines, jcc is used for branches to labels. jcc
1312   // takes a branch opcode (cc) and a label (L) and generates
1313   // either a backward branch or a forward branch and links it
1314   // to the label fixup chain. Usage:
1315   //
1316   // Label L;      // unbound label
1317   // jcc(cc, L);   // forward branch to unbound label
1318   // bind(L);      // bind label to the current pc
1319   // jcc(cc, L);   // backward branch to bound label
1320   // bind(L);      // illegal: a label may be bound only once
1321   //
1322   // Note: The same Label can be used for forward and backward branches
1323   // but it may be bound only once.
1324 
1325   void jcc(Condition cc, Label&amp; L, bool maybe_short = true);
1326 
1327   // Conditional jump to a 8-bit offset to L.
1328   // WARNING: be very careful using this for forward jumps.  If the label is
1329   // not bound within an 8-bit offset of this instruction, a run-time error
1330   // will occur.
1331 
1332   // Use macro to record file and line number.
1333   #define jccb(cc, L) jccb_0(cc, L, __FILE__, __LINE__)
1334 
1335   void jccb_0(Condition cc, Label&amp; L, const char* file, int line);
1336 
1337   void jmp(Address entry);    // pc &lt;- entry
1338 
1339   // Label operations &amp; relative jumps (PPUM Appendix D)
1340   void jmp(Label&amp; L, bool maybe_short = true);   // unconditional jump to L
1341 
1342   void jmp(Register entry); // pc &lt;- entry
1343 
1344   // Unconditional 8-bit offset jump to L.
1345   // WARNING: be very careful using this for forward jumps.  If the label is
1346   // not bound within an 8-bit offset of this instruction, a run-time error
1347   // will occur.
1348 
1349   // Use macro to record file and line number.
1350   #define jmpb(L) jmpb_0(L, __FILE__, __LINE__)
1351 
1352   void jmpb_0(Label&amp; L, const char* file, int line);
1353 
1354   void ldmxcsr( Address src );
1355 
1356   void leal(Register dst, Address src);
1357 
1358   void leaq(Register dst, Address src);
1359 
1360   void lfence();
1361 
1362   void lock();
1363 
1364   void lzcntl(Register dst, Register src);
1365 
1366 #ifdef _LP64
1367   void lzcntq(Register dst, Register src);
1368 #endif
1369 
1370   enum Membar_mask_bits {
1371     StoreStore = 1 &lt;&lt; 3,
1372     LoadStore  = 1 &lt;&lt; 2,
1373     StoreLoad  = 1 &lt;&lt; 1,
1374     LoadLoad   = 1 &lt;&lt; 0
1375   };
1376 
1377   // Serializes memory and blows flags
1378   void membar(Membar_mask_bits order_constraint) {
1379     // We only have to handle StoreLoad
1380     if (order_constraint &amp; StoreLoad) {
1381       // All usable chips support &quot;locked&quot; instructions which suffice
1382       // as barriers, and are much faster than the alternative of
1383       // using cpuid instruction. We use here a locked add [esp-C],0.
1384       // This is conveniently otherwise a no-op except for blowing
1385       // flags, and introducing a false dependency on target memory
1386       // location. We can&#39;t do anything with flags, but we can avoid
1387       // memory dependencies in the current method by locked-adding
1388       // somewhere else on the stack. Doing [esp+C] will collide with
1389       // something on stack in current method, hence we go for [esp-C].
1390       // It is convenient since it is almost always in data cache, for
1391       // any small C.  We need to step back from SP to avoid data
1392       // dependencies with other things on below SP (callee-saves, for
1393       // example). Without a clear way to figure out the minimal safe
1394       // distance from SP, it makes sense to step back the complete
1395       // cache line, as this will also avoid possible second-order effects
1396       // with locked ops against the cache line. Our choice of offset
1397       // is bounded by x86 operand encoding, which should stay within
1398       // [-128; +127] to have the 8-byte displacement encoding.
1399       //
1400       // Any change to this code may need to revisit other places in
1401       // the code where this idiom is used, in particular the
1402       // orderAccess code.
1403 
1404       int offset = -VM_Version::L1_line_size();
1405       if (offset &lt; -128) {
1406         offset = -128;
1407       }
1408 
1409       lock();
1410       addl(Address(rsp, offset), 0);// Assert the lock# signal here
1411     }
1412   }
1413 
1414   void mfence();
1415   void sfence();
1416 
1417   // Moves
1418 
1419   void mov64(Register dst, int64_t imm64);
1420 
1421   void movb(Address dst, Register src);
1422   void movb(Address dst, int imm8);
1423   void movb(Register dst, Address src);
1424 
1425   void movddup(XMMRegister dst, XMMRegister src);
1426 
1427   void kmovbl(KRegister dst, Register src);
1428   void kmovbl(Register dst, KRegister src);
1429   void kmovwl(KRegister dst, Register src);
1430   void kmovwl(KRegister dst, Address src);
1431   void kmovwl(Register dst, KRegister src);
1432   void kmovdl(KRegister dst, Register src);
1433   void kmovdl(Register dst, KRegister src);
1434   void kmovql(KRegister dst, KRegister src);
1435   void kmovql(Address dst, KRegister src);
1436   void kmovql(KRegister dst, Address src);
1437   void kmovql(KRegister dst, Register src);
1438   void kmovql(Register dst, KRegister src);
1439 
1440   void knotwl(KRegister dst, KRegister src);
1441 
1442   void kortestbl(KRegister dst, KRegister src);
1443   void kortestwl(KRegister dst, KRegister src);
1444   void kortestdl(KRegister dst, KRegister src);
1445   void kortestql(KRegister dst, KRegister src);
1446 
1447   void ktestq(KRegister src1, KRegister src2);
1448   void ktestd(KRegister src1, KRegister src2);
1449 
1450   void ktestql(KRegister dst, KRegister src);
1451 
1452   void movdl(XMMRegister dst, Register src);
1453   void movdl(Register dst, XMMRegister src);
1454   void movdl(XMMRegister dst, Address src);
1455   void movdl(Address dst, XMMRegister src);
1456 
1457   // Move Double Quadword
1458   void movdq(XMMRegister dst, Register src);
1459   void movdq(Register dst, XMMRegister src);
1460 
1461   // Move Aligned Double Quadword
1462   void movdqa(XMMRegister dst, XMMRegister src);
1463   void movdqa(XMMRegister dst, Address src);
1464 
1465   // Move Unaligned Double Quadword
1466   void movdqu(Address     dst, XMMRegister src);
1467   void movdqu(XMMRegister dst, Address src);
1468   void movdqu(XMMRegister dst, XMMRegister src);
1469 
1470   // Move Unaligned 256bit Vector
1471   void vmovdqu(Address dst, XMMRegister src);
1472   void vmovdqu(XMMRegister dst, Address src);
1473   void vmovdqu(XMMRegister dst, XMMRegister src);
1474 
1475    // Move Unaligned 512bit Vector
1476   void evmovdqub(Address dst, XMMRegister src, int vector_len);
1477   void evmovdqub(XMMRegister dst, Address src, int vector_len);
1478   void evmovdqub(XMMRegister dst, XMMRegister src, int vector_len);
1479   void evmovdqub(XMMRegister dst, KRegister mask, Address src, int vector_len);
1480   void evmovdquw(Address dst, XMMRegister src, int vector_len);
1481   void evmovdquw(Address dst, KRegister mask, XMMRegister src, int vector_len);
1482   void evmovdquw(XMMRegister dst, Address src, int vector_len);
1483   void evmovdquw(XMMRegister dst, KRegister mask, Address src, int vector_len);
1484   void evmovdqul(Address dst, XMMRegister src, int vector_len);
1485   void evmovdqul(XMMRegister dst, Address src, int vector_len);
1486   void evmovdqul(XMMRegister dst, XMMRegister src, int vector_len);
1487   void evmovdquq(Address dst, XMMRegister src, int vector_len);
1488   void evmovdquq(XMMRegister dst, Address src, int vector_len);
1489   void evmovdquq(XMMRegister dst, XMMRegister src, int vector_len);
1490 
1491   // Move lower 64bit to high 64bit in 128bit register
1492   void movlhps(XMMRegister dst, XMMRegister src);
1493 
1494   void movl(Register dst, int32_t imm32);
1495   void movl(Address dst, int32_t imm32);
1496   void movl(Register dst, Register src);
1497   void movl(Register dst, Address src);
1498   void movl(Address dst, Register src);
1499 
1500   // These dummies prevent using movl from converting a zero (like NULL) into Register
1501   // by giving the compiler two choices it can&#39;t resolve
1502 
1503   void movl(Address  dst, void* junk);
1504   void movl(Register dst, void* junk);
1505 
1506 #ifdef _LP64
1507   void movq(Register dst, Register src);
1508   void movq(Register dst, Address src);
1509   void movq(Address  dst, Register src);
1510 #endif
1511 
1512   void movq(Address     dst, MMXRegister src );
1513   void movq(MMXRegister dst, Address src );
1514 
1515 #ifdef _LP64
1516   // These dummies prevent using movq from converting a zero (like NULL) into Register
1517   // by giving the compiler two choices it can&#39;t resolve
1518 
1519   void movq(Address  dst, void* dummy);
1520   void movq(Register dst, void* dummy);
1521 #endif
1522 
1523   // Move Quadword
1524   void movq(Address     dst, XMMRegister src);
1525   void movq(XMMRegister dst, Address src);
1526 
1527   void movsbl(Register dst, Address src);
1528   void movsbl(Register dst, Register src);
1529 
1530 #ifdef _LP64
1531   void movsbq(Register dst, Address src);
1532   void movsbq(Register dst, Register src);
1533 
1534   // Move signed 32bit immediate to 64bit extending sign
1535   void movslq(Address  dst, int32_t imm64);
1536   void movslq(Register dst, int32_t imm64);
1537 
1538   void movslq(Register dst, Address src);
1539   void movslq(Register dst, Register src);
1540   void movslq(Register dst, void* src); // Dummy declaration to cause NULL to be ambiguous
1541 #endif
1542 
1543   void movswl(Register dst, Address src);
1544   void movswl(Register dst, Register src);
1545 
1546 #ifdef _LP64
1547   void movswq(Register dst, Address src);
1548   void movswq(Register dst, Register src);
1549 #endif
1550 
1551   void movw(Address dst, int imm16);
1552   void movw(Register dst, Address src);
1553   void movw(Address dst, Register src);
1554 
1555   void movzbl(Register dst, Address src);
1556   void movzbl(Register dst, Register src);
1557 
1558 #ifdef _LP64
1559   void movzbq(Register dst, Address src);
1560   void movzbq(Register dst, Register src);
1561 #endif
1562 
1563   void movzwl(Register dst, Address src);
1564   void movzwl(Register dst, Register src);
1565 
1566 #ifdef _LP64
1567   void movzwq(Register dst, Address src);
1568   void movzwq(Register dst, Register src);
1569 #endif
1570 
1571   // Unsigned multiply with RAX destination register
1572   void mull(Address src);
1573   void mull(Register src);
1574 
1575 #ifdef _LP64
1576   void mulq(Address src);
1577   void mulq(Register src);
1578   void mulxq(Register dst1, Register dst2, Register src);
1579 #endif
1580 
1581   // Multiply Scalar Double-Precision Floating-Point Values
1582   void mulsd(XMMRegister dst, Address src);
1583   void mulsd(XMMRegister dst, XMMRegister src);
1584 
1585   // Multiply Scalar Single-Precision Floating-Point Values
1586   void mulss(XMMRegister dst, Address src);
1587   void mulss(XMMRegister dst, XMMRegister src);
1588 
1589   void negl(Register dst);
1590 
1591 #ifdef _LP64
1592   void negq(Register dst);
1593 #endif
1594 
1595   void nop(int i = 1);
1596 
1597   void notl(Register dst);
1598 
1599 #ifdef _LP64
1600   void notq(Register dst);
1601 
1602   void btsq(Address dst, int imm8);
1603   void btrq(Address dst, int imm8);
1604 #endif
1605 
1606   void orl(Address dst, int32_t imm32);
1607   void orl(Register dst, int32_t imm32);
1608   void orl(Register dst, Address src);
1609   void orl(Register dst, Register src);
1610   void orl(Address dst, Register src);
1611 
1612   void orb(Address dst, int imm8);
1613 
1614   void orq(Address dst, int32_t imm32);
1615   void orq(Register dst, int32_t imm32);
1616   void orq(Register dst, Address src);
1617   void orq(Register dst, Register src);
1618 
1619   // Pack with unsigned saturation
1620   void packuswb(XMMRegister dst, XMMRegister src);
1621   void packuswb(XMMRegister dst, Address src);
1622   void vpackuswb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1623 
1624   // Pemutation of 64bit words
1625   void vpermq(XMMRegister dst, XMMRegister src, int imm8, int vector_len);
1626   void vpermq(XMMRegister dst, XMMRegister src, int imm8);
1627   void vpermq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1628   void vperm2i128(XMMRegister dst,  XMMRegister nds, XMMRegister src, int imm8);
1629   void vperm2f128(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8);
1630   void evpermi2q(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1631 
1632   void pause();
1633 
1634   // Undefined Instruction
1635   void ud2();
1636 
1637   // SSE4.2 string instructions
1638   void pcmpestri(XMMRegister xmm1, XMMRegister xmm2, int imm8);
1639   void pcmpestri(XMMRegister xmm1, Address src, int imm8);
1640 
1641   void pcmpeqb(XMMRegister dst, XMMRegister src);
1642   void vpcmpeqb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1643   void evpcmpeqb(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1644   void evpcmpeqb(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1645   void evpcmpeqb(KRegister kdst, KRegister mask, XMMRegister nds, Address src, int vector_len);
1646 
1647   void evpcmpgtb(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1648   void evpcmpgtb(KRegister kdst, KRegister mask, XMMRegister nds, Address src, int vector_len);
1649 
1650   void evpcmpuw(KRegister kdst, XMMRegister nds, XMMRegister src, ComparisonPredicate vcc, int vector_len);
1651   void evpcmpuw(KRegister kdst, KRegister mask, XMMRegister nds, XMMRegister src, ComparisonPredicate of, int vector_len);
1652   void evpcmpuw(KRegister kdst, XMMRegister nds, Address src, ComparisonPredicate vcc, int vector_len);
1653 
1654   void pcmpeqw(XMMRegister dst, XMMRegister src);
1655   void vpcmpeqw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1656   void evpcmpeqw(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1657   void evpcmpeqw(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1658 
1659   void pcmpeqd(XMMRegister dst, XMMRegister src);
1660   void vpcmpeqd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1661   void evpcmpeqd(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1662   void evpcmpeqd(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1663 
1664   void pcmpeqq(XMMRegister dst, XMMRegister src);
1665   void vpcmpeqq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1666   void evpcmpeqq(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1667   void evpcmpeqq(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1668 
1669   void pmovmskb(Register dst, XMMRegister src);
1670   void vpmovmskb(Register dst, XMMRegister src);
1671 
1672   // SSE 4.1 extract
1673   void pextrd(Register dst, XMMRegister src, int imm8);
1674   void pextrq(Register dst, XMMRegister src, int imm8);
1675   void pextrd(Address dst, XMMRegister src, int imm8);
1676   void pextrq(Address dst, XMMRegister src, int imm8);
1677   void pextrb(Address dst, XMMRegister src, int imm8);
1678   // SSE 2 extract
1679   void pextrw(Register dst, XMMRegister src, int imm8);
1680   void pextrw(Address dst, XMMRegister src, int imm8);
1681 
1682   // SSE 4.1 insert
1683   void pinsrd(XMMRegister dst, Register src, int imm8);
1684   void pinsrq(XMMRegister dst, Register src, int imm8);
1685   void pinsrd(XMMRegister dst, Address src, int imm8);
1686   void pinsrq(XMMRegister dst, Address src, int imm8);
1687   void pinsrb(XMMRegister dst, Address src, int imm8);
1688   // SSE 2 insert
1689   void pinsrw(XMMRegister dst, Register src, int imm8);
1690   void pinsrw(XMMRegister dst, Address src, int imm8);
1691 
1692   // SSE4.1 packed move
1693   void pmovzxbw(XMMRegister dst, XMMRegister src);
1694   void pmovzxbw(XMMRegister dst, Address src);
1695 
1696   void vpmovzxbw( XMMRegister dst, Address src, int vector_len);
1697   void vpmovzxbw(XMMRegister dst, XMMRegister src, int vector_len);
1698   void evpmovzxbw(XMMRegister dst, KRegister mask, Address src, int vector_len);
1699 
1700   void evpmovwb(Address dst, XMMRegister src, int vector_len);
1701   void evpmovwb(Address dst, KRegister mask, XMMRegister src, int vector_len);
1702 
1703   void vpmovzxwd(XMMRegister dst, XMMRegister src, int vector_len);
1704 
1705   void evpmovdb(Address dst, XMMRegister src, int vector_len);
1706 
1707   // Sign extend moves
1708   void pmovsxbw(XMMRegister dst, XMMRegister src);
1709   void vpmovsxbw(XMMRegister dst, XMMRegister src, int vector_len);
1710 
1711   // Multiply add
1712   void pmaddwd(XMMRegister dst, XMMRegister src);
1713   void vpmaddwd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1714   // Multiply add accumulate
1715   void evpdpwssd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1716 
1717 #ifndef _LP64 // no 32bit push/pop on amd64
1718   void popl(Address dst);
1719 #endif
1720 
1721 #ifdef _LP64
1722   void popq(Address dst);
1723 #endif
1724 
1725   void popcntl(Register dst, Address src);
1726   void popcntl(Register dst, Register src);
1727 
1728   void vpopcntd(XMMRegister dst, XMMRegister src, int vector_len);
1729 
1730 #ifdef _LP64
1731   void popcntq(Register dst, Address src);
1732   void popcntq(Register dst, Register src);
1733 #endif
1734 
1735   // Prefetches (SSE, SSE2, 3DNOW only)
1736 
1737   void prefetchnta(Address src);
1738   void prefetchr(Address src);
1739   void prefetcht0(Address src);
1740   void prefetcht1(Address src);
1741   void prefetcht2(Address src);
1742   void prefetchw(Address src);
1743 
1744   // Shuffle Bytes
1745   void pshufb(XMMRegister dst, XMMRegister src);
1746   void pshufb(XMMRegister dst, Address src);
1747   void vpshufb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1748 
1749   // Shuffle Packed Doublewords
1750   void pshufd(XMMRegister dst, XMMRegister src, int mode);
1751   void pshufd(XMMRegister dst, Address src,     int mode);
1752   void vpshufd(XMMRegister dst, XMMRegister src, int mode, int vector_len);
1753 
1754   // Shuffle Packed Low Words
1755   void pshuflw(XMMRegister dst, XMMRegister src, int mode);
1756   void pshuflw(XMMRegister dst, Address src,     int mode);
1757 
1758   // Shuffle packed values at 128 bit granularity
1759   void evshufi64x2(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8, int vector_len);
1760 
1761   // Shift Right by bytes Logical DoubleQuadword Immediate
1762   void psrldq(XMMRegister dst, int shift);
1763   // Shift Left by bytes Logical DoubleQuadword Immediate
1764   void pslldq(XMMRegister dst, int shift);
1765 
1766   // Logical Compare 128bit
1767   void ptest(XMMRegister dst, XMMRegister src);
1768   void ptest(XMMRegister dst, Address src);
1769   // Logical Compare 256bit
1770   void vptest(XMMRegister dst, XMMRegister src);
1771   void vptest(XMMRegister dst, Address src);
1772 
1773   // Interleave Low Bytes
1774   void punpcklbw(XMMRegister dst, XMMRegister src);
1775   void punpcklbw(XMMRegister dst, Address src);
1776 
1777   // Interleave Low Doublewords
1778   void punpckldq(XMMRegister dst, XMMRegister src);
1779   void punpckldq(XMMRegister dst, Address src);
1780 
1781   // Interleave Low Quadwords
1782   void punpcklqdq(XMMRegister dst, XMMRegister src);
1783 
1784 #ifndef _LP64 // no 32bit push/pop on amd64
1785   void pushl(Address src);
1786 #endif
1787 
1788   void pushq(Address src);
1789 
1790   void rcll(Register dst, int imm8);
1791 
1792   void rclq(Register dst, int imm8);
1793 
1794   void rcrq(Register dst, int imm8);
1795 
1796   void rcpps(XMMRegister dst, XMMRegister src);
1797 
1798   void rcpss(XMMRegister dst, XMMRegister src);
1799 
1800   void rdtsc();
1801 
1802   void ret(int imm16);
1803 
1804 #ifdef _LP64
1805   void rorq(Register dst, int imm8);
1806   void rorxq(Register dst, Register src, int imm8);
1807   void rorxd(Register dst, Register src, int imm8);
1808 #endif
1809 
1810   void sahf();
1811 
1812   void sarl(Register dst, int imm8);
1813   void sarl(Register dst);
1814 
1815   void sarq(Register dst, int imm8);
1816   void sarq(Register dst);
1817 
1818   void sbbl(Address dst, int32_t imm32);
1819   void sbbl(Register dst, int32_t imm32);
1820   void sbbl(Register dst, Address src);
1821   void sbbl(Register dst, Register src);
1822 
1823   void sbbq(Address dst, int32_t imm32);
1824   void sbbq(Register dst, int32_t imm32);
1825   void sbbq(Register dst, Address src);
1826   void sbbq(Register dst, Register src);
1827 
1828   void setb(Condition cc, Register dst);
1829 
1830   void palignr(XMMRegister dst, XMMRegister src, int imm8);
1831   void vpalignr(XMMRegister dst, XMMRegister src1, XMMRegister src2, int imm8, int vector_len);
1832   void evalignq(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
1833 
1834   void pblendw(XMMRegister dst, XMMRegister src, int imm8);
1835 
1836   void sha1rnds4(XMMRegister dst, XMMRegister src, int imm8);
1837   void sha1nexte(XMMRegister dst, XMMRegister src);
1838   void sha1msg1(XMMRegister dst, XMMRegister src);
1839   void sha1msg2(XMMRegister dst, XMMRegister src);
1840   // xmm0 is implicit additional source to the following instruction.
1841   void sha256rnds2(XMMRegister dst, XMMRegister src);
1842   void sha256msg1(XMMRegister dst, XMMRegister src);
1843   void sha256msg2(XMMRegister dst, XMMRegister src);
1844 
1845   void shldl(Register dst, Register src);
1846   void shldl(Register dst, Register src, int8_t imm8);
1847   void shrdl(Register dst, Register src);
1848   void shrdl(Register dst, Register src, int8_t imm8);
1849 
1850   void shll(Register dst, int imm8);
1851   void shll(Register dst);
1852 
1853   void shlq(Register dst, int imm8);
1854   void shlq(Register dst);
1855 
1856   void shrl(Register dst, int imm8);
1857   void shrl(Register dst);
1858 
1859   void shrq(Register dst, int imm8);
1860   void shrq(Register dst);
1861 
1862   void smovl(); // QQQ generic?
1863 
1864   // Compute Square Root of Scalar Double-Precision Floating-Point Value
1865   void sqrtsd(XMMRegister dst, Address src);
1866   void sqrtsd(XMMRegister dst, XMMRegister src);
1867 
1868   void roundsd(XMMRegister dst, Address src, int32_t rmode);
1869   void roundsd(XMMRegister dst, XMMRegister src, int32_t rmode);
1870 
1871   // Compute Square Root of Scalar Single-Precision Floating-Point Value
1872   void sqrtss(XMMRegister dst, Address src);
1873   void sqrtss(XMMRegister dst, XMMRegister src);
1874 
1875   void std();
1876 
1877   void stmxcsr( Address dst );
1878 
1879   void subl(Address dst, int32_t imm32);
1880   void subl(Address dst, Register src);
1881   void subl(Register dst, int32_t imm32);
1882   void subl(Register dst, Address src);
1883   void subl(Register dst, Register src);
1884 
1885   void subq(Address dst, int32_t imm32);
1886   void subq(Address dst, Register src);
1887   void subq(Register dst, int32_t imm32);
1888   void subq(Register dst, Address src);
1889   void subq(Register dst, Register src);
1890 
1891   // Force generation of a 4 byte immediate value even if it fits into 8bit
1892   void subl_imm32(Register dst, int32_t imm32);
1893   void subq_imm32(Register dst, int32_t imm32);
1894 
1895   // Subtract Scalar Double-Precision Floating-Point Values
1896   void subsd(XMMRegister dst, Address src);
1897   void subsd(XMMRegister dst, XMMRegister src);
1898 
1899   // Subtract Scalar Single-Precision Floating-Point Values
1900   void subss(XMMRegister dst, Address src);
1901   void subss(XMMRegister dst, XMMRegister src);
1902 
1903   void testb(Register dst, int imm8);
1904   void testb(Address dst, int imm8);
1905 
1906   void testl(Register dst, int32_t imm32);
1907   void testl(Register dst, Register src);
1908   void testl(Register dst, Address src);
1909 
1910   void testq(Register dst, int32_t imm32);
1911   void testq(Register dst, Register src);
1912   void testq(Register dst, Address src);
1913 
1914   // BMI - count trailing zeros
1915   void tzcntl(Register dst, Register src);
1916   void tzcntq(Register dst, Register src);
1917 
1918   // Unordered Compare Scalar Double-Precision Floating-Point Values and set EFLAGS
1919   void ucomisd(XMMRegister dst, Address src);
1920   void ucomisd(XMMRegister dst, XMMRegister src);
1921 
1922   // Unordered Compare Scalar Single-Precision Floating-Point Values and set EFLAGS
1923   void ucomiss(XMMRegister dst, Address src);
1924   void ucomiss(XMMRegister dst, XMMRegister src);
1925 
1926   void xabort(int8_t imm8);
1927 
1928   void xaddb(Address dst, Register src);
1929   void xaddw(Address dst, Register src);
1930   void xaddl(Address dst, Register src);
1931   void xaddq(Address dst, Register src);
1932 
1933   void xbegin(Label&amp; abort, relocInfo::relocType rtype = relocInfo::none);
1934 
1935   void xchgb(Register reg, Address adr);
1936   void xchgw(Register reg, Address adr);
1937   void xchgl(Register reg, Address adr);
1938   void xchgl(Register dst, Register src);
1939 
1940   void xchgq(Register reg, Address adr);
1941   void xchgq(Register dst, Register src);
1942 
1943   void xend();
1944 
1945   // Get Value of Extended Control Register
1946   void xgetbv();
1947 
1948   void xorl(Register dst, int32_t imm32);
1949   void xorl(Register dst, Address src);
1950   void xorl(Register dst, Register src);
1951 
1952   void xorb(Register dst, Address src);
1953 
1954   void xorq(Register dst, Address src);
1955   void xorq(Register dst, Register src);
1956 
1957   void set_byte_if_not_zero(Register dst); // sets reg to 1 if not zero, otherwise 0
1958 
1959   // AVX 3-operands scalar instructions (encoded with VEX prefix)
1960 
1961   void vaddsd(XMMRegister dst, XMMRegister nds, Address src);
1962   void vaddsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1963   void vaddss(XMMRegister dst, XMMRegister nds, Address src);
1964   void vaddss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1965   void vdivsd(XMMRegister dst, XMMRegister nds, Address src);
1966   void vdivsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1967   void vdivss(XMMRegister dst, XMMRegister nds, Address src);
1968   void vdivss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1969   void vfmadd231sd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1970   void vfmadd231ss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1971   void vmulsd(XMMRegister dst, XMMRegister nds, Address src);
1972   void vmulsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1973   void vmulss(XMMRegister dst, XMMRegister nds, Address src);
1974   void vmulss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1975   void vsubsd(XMMRegister dst, XMMRegister nds, Address src);
1976   void vsubsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1977   void vsubss(XMMRegister dst, XMMRegister nds, Address src);
1978   void vsubss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1979 
1980   void vmaxss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1981   void vmaxsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1982   void vminss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1983   void vminsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1984 
1985   void shlxl(Register dst, Register src1, Register src2);
1986   void shlxq(Register dst, Register src1, Register src2);
1987 
1988   //====================VECTOR ARITHMETIC=====================================
1989 
1990   // Add Packed Floating-Point Values
1991   void addpd(XMMRegister dst, XMMRegister src);
1992   void addpd(XMMRegister dst, Address src);
1993   void addps(XMMRegister dst, XMMRegister src);
1994   void vaddpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1995   void vaddps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1996   void vaddpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
1997   void vaddps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
1998 
1999   // Subtract Packed Floating-Point Values
2000   void subpd(XMMRegister dst, XMMRegister src);
2001   void subps(XMMRegister dst, XMMRegister src);
2002   void vsubpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2003   void vsubps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2004   void vsubpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2005   void vsubps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2006 
2007   // Multiply Packed Floating-Point Values
2008   void mulpd(XMMRegister dst, XMMRegister src);
2009   void mulpd(XMMRegister dst, Address src);
2010   void mulps(XMMRegister dst, XMMRegister src);
2011   void vmulpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2012   void vmulps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2013   void vmulpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2014   void vmulps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2015 
2016   void vfmadd231pd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2017   void vfmadd231ps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2018   void vfmadd231pd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2019   void vfmadd231ps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2020 
2021   // Divide Packed Floating-Point Values
2022   void divpd(XMMRegister dst, XMMRegister src);
2023   void divps(XMMRegister dst, XMMRegister src);
2024   void vdivpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2025   void vdivps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2026   void vdivpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2027   void vdivps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2028 
2029   // Sqrt Packed Floating-Point Values
2030   void vsqrtpd(XMMRegister dst, XMMRegister src, int vector_len);
2031   void vsqrtpd(XMMRegister dst, Address src, int vector_len);
2032   void vsqrtps(XMMRegister dst, XMMRegister src, int vector_len);
2033   void vsqrtps(XMMRegister dst, Address src, int vector_len);
2034 
2035   // Round Packed Double precision value.
2036   void vroundpd(XMMRegister dst, XMMRegister src, int32_t rmode, int vector_len);
2037   void vroundpd(XMMRegister dst, Address src, int32_t rmode, int vector_len);
2038   void vrndscalepd(XMMRegister dst,  XMMRegister src,  int32_t rmode, int vector_len);
2039   void vrndscalepd(XMMRegister dst, Address src, int32_t rmode, int vector_len);
2040 
2041   // Bitwise Logical AND of Packed Floating-Point Values
2042   void andpd(XMMRegister dst, XMMRegister src);
2043   void andps(XMMRegister dst, XMMRegister src);
2044   void vandpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2045   void vandps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2046   void vandpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2047   void vandps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2048 
2049   void unpckhpd(XMMRegister dst, XMMRegister src);
2050   void unpcklpd(XMMRegister dst, XMMRegister src);
2051 
2052   // Bitwise Logical XOR of Packed Floating-Point Values
2053   void xorpd(XMMRegister dst, XMMRegister src);
2054   void xorps(XMMRegister dst, XMMRegister src);
2055   void vxorpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2056   void vxorps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2057   void vxorpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2058   void vxorps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2059 
2060   // Add horizontal packed integers
2061   void vphaddw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2062   void vphaddd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2063   void phaddw(XMMRegister dst, XMMRegister src);
2064   void phaddd(XMMRegister dst, XMMRegister src);
2065 
2066   // Add packed integers
2067   void paddb(XMMRegister dst, XMMRegister src);
2068   void paddw(XMMRegister dst, XMMRegister src);
2069   void paddd(XMMRegister dst, XMMRegister src);
2070   void paddd(XMMRegister dst, Address src);
2071   void paddq(XMMRegister dst, XMMRegister src);
2072   void vpaddb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2073   void vpaddw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2074   void vpaddd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2075   void vpaddq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2076   void vpaddb(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2077   void vpaddw(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2078   void vpaddd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2079   void vpaddq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2080 
2081   // Sub packed integers
2082   void psubb(XMMRegister dst, XMMRegister src);
2083   void psubw(XMMRegister dst, XMMRegister src);
2084   void psubd(XMMRegister dst, XMMRegister src);
2085   void psubq(XMMRegister dst, XMMRegister src);
2086   void vpsubb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2087   void vpsubw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2088   void vpsubd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2089   void vpsubq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2090   void vpsubb(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2091   void vpsubw(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2092   void vpsubd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2093   void vpsubq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2094 
2095   // Multiply packed integers (only shorts and ints)
2096   void pmullw(XMMRegister dst, XMMRegister src);
2097   void pmulld(XMMRegister dst, XMMRegister src);
2098   void vpmullw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2099   void vpmulld(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2100   void vpmullq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2101   void vpmullw(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2102   void vpmulld(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2103   void vpmullq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2104 
2105   // Shift left packed integers
2106   void psllw(XMMRegister dst, int shift);
2107   void pslld(XMMRegister dst, int shift);
2108   void psllq(XMMRegister dst, int shift);
2109   void psllw(XMMRegister dst, XMMRegister shift);
2110   void pslld(XMMRegister dst, XMMRegister shift);
2111   void psllq(XMMRegister dst, XMMRegister shift);
2112   void vpsllw(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2113   void vpslld(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2114   void vpsllq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2115   void vpsllw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2116   void vpslld(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2117   void vpsllq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2118   void vpslldq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2119 
2120   // Logical shift right packed integers
2121   void psrlw(XMMRegister dst, int shift);
2122   void psrld(XMMRegister dst, int shift);
2123   void psrlq(XMMRegister dst, int shift);
2124   void psrlw(XMMRegister dst, XMMRegister shift);
2125   void psrld(XMMRegister dst, XMMRegister shift);
2126   void psrlq(XMMRegister dst, XMMRegister shift);
2127   void vpsrlw(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2128   void vpsrld(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2129   void vpsrlq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2130   void vpsrlw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2131   void vpsrld(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2132   void vpsrlq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2133   void vpsrldq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2134   void evpsrlvw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2135   void evpsllvw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2136 
2137   // Arithmetic shift right packed integers (only shorts and ints, no instructions for longs)
2138   void psraw(XMMRegister dst, int shift);
2139   void psrad(XMMRegister dst, int shift);
2140   void psraw(XMMRegister dst, XMMRegister shift);
2141   void psrad(XMMRegister dst, XMMRegister shift);
2142   void vpsraw(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2143   void vpsrad(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2144   void vpsraw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2145   void vpsrad(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2146   void evpsraq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2147   void evpsraq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2148 
2149   void vpshldvd(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2150   void vpshrdvd(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2151 
2152   // And packed integers
2153   void pand(XMMRegister dst, XMMRegister src);
2154   void vpand(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2155   void vpand(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2156   void vpandq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2157 
2158   // Andn packed integers
2159   void pandn(XMMRegister dst, XMMRegister src);
2160   void vpandn(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2161 
2162   // Or packed integers
2163   void por(XMMRegister dst, XMMRegister src);
2164   void vpor(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2165   void vpor(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2166   void vporq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2167 
2168   // Xor packed integers
2169   void pxor(XMMRegister dst, XMMRegister src);
2170   void vpxor(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2171   void vpxor(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2172   void evpxorq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2173   void evpxorq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2174 
2175 
2176   // vinserti forms
2177   void vinserti128(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2178   void vinserti128(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2179   void vinserti32x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2180   void vinserti32x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2181   void vinserti64x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2182 
2183   // vinsertf forms
2184   void vinsertf128(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2185   void vinsertf128(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2186   void vinsertf32x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2187   void vinsertf32x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2188   void vinsertf64x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2189   void vinsertf64x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2190 
2191   // vextracti forms
2192   void vextracti128(XMMRegister dst, XMMRegister src, uint8_t imm8);
2193   void vextracti128(Address dst, XMMRegister src, uint8_t imm8);
2194   void vextracti32x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2195   void vextracti32x4(Address dst, XMMRegister src, uint8_t imm8);
2196   void vextracti64x2(XMMRegister dst, XMMRegister src, uint8_t imm8);
2197   void vextracti64x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2198   void vextracti64x4(Address dst, XMMRegister src, uint8_t imm8);
2199 
2200   // vextractf forms
2201   void vextractf128(XMMRegister dst, XMMRegister src, uint8_t imm8);
2202   void vextractf128(Address dst, XMMRegister src, uint8_t imm8);
2203   void vextractf32x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2204   void vextractf32x4(Address dst, XMMRegister src, uint8_t imm8);
2205   void vextractf64x2(XMMRegister dst, XMMRegister src, uint8_t imm8);
2206   void vextractf64x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2207   void vextractf64x4(Address dst, XMMRegister src, uint8_t imm8);
2208 
2209   // xmm/mem sourced byte/word/dword/qword replicate
2210   void vpbroadcastb(XMMRegister dst, XMMRegister src, int vector_len);
2211   void vpbroadcastb(XMMRegister dst, Address src, int vector_len);
2212   void vpbroadcastw(XMMRegister dst, XMMRegister src, int vector_len);
2213   void vpbroadcastw(XMMRegister dst, Address src, int vector_len);
2214   void vpbroadcastd(XMMRegister dst, XMMRegister src, int vector_len);
2215   void vpbroadcastd(XMMRegister dst, Address src, int vector_len);
2216   void vpbroadcastq(XMMRegister dst, XMMRegister src, int vector_len);
2217   void vpbroadcastq(XMMRegister dst, Address src, int vector_len);
2218 
2219   void evbroadcasti64x2(XMMRegister dst, XMMRegister src, int vector_len);
2220   void evbroadcasti64x2(XMMRegister dst, Address src, int vector_len);
2221 
2222   // scalar single/double precision replicate
2223   void vbroadcastss(XMMRegister dst, XMMRegister src, int vector_len);
2224   void vbroadcastss(XMMRegister dst, Address src, int vector_len);
2225   void vbroadcastsd(XMMRegister dst, XMMRegister src, int vector_len);
2226   void vbroadcastsd(XMMRegister dst, Address src, int vector_len);
2227 
2228   // gpr sourced byte/word/dword/qword replicate
2229   void evpbroadcastb(XMMRegister dst, Register src, int vector_len);
2230   void evpbroadcastw(XMMRegister dst, Register src, int vector_len);
2231   void evpbroadcastd(XMMRegister dst, Register src, int vector_len);
2232   void evpbroadcastq(XMMRegister dst, Register src, int vector_len);
2233 
2234   void evpgatherdd(XMMRegister dst, KRegister k1, Address src, int vector_len);
2235 
2236   // Carry-Less Multiplication Quadword
2237   void pclmulqdq(XMMRegister dst, XMMRegister src, int mask);
2238   void vpclmulqdq(XMMRegister dst, XMMRegister nds, XMMRegister src, int mask);
2239   void evpclmulqdq(XMMRegister dst, XMMRegister nds, XMMRegister src, int mask, int vector_len);
2240   // AVX instruction which is used to clear upper 128 bits of YMM registers and
2241   // to avoid transaction penalty between AVX and SSE states. There is no
2242   // penalty if legacy SSE instructions are encoded using VEX prefix because
2243   // they always clear upper 128 bits. It should be used before calling
2244   // runtime code and native libraries.
2245   void vzeroupper();
2246 
2247   // AVX support for vectorized conditional move (float/double). The following two instructions used only coupled.
2248   void cmppd(XMMRegister dst, XMMRegister nds, XMMRegister src, int cop, int vector_len);
2249   void blendvpd(XMMRegister dst, XMMRegister nds, XMMRegister src1, XMMRegister src2, int vector_len);
2250   void cmpps(XMMRegister dst, XMMRegister nds, XMMRegister src, int cop, int vector_len);
2251   void blendvps(XMMRegister dst, XMMRegister nds, XMMRegister src1, XMMRegister src2, int vector_len);
2252   void vpblendd(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8, int vector_len);
2253 
2254  protected:
2255   // Next instructions require address alignment 16 bytes SSE mode.
2256   // They should be called only from corresponding MacroAssembler instructions.
2257   void andpd(XMMRegister dst, Address src);
2258   void andps(XMMRegister dst, Address src);
2259   void xorpd(XMMRegister dst, Address src);
2260   void xorps(XMMRegister dst, Address src);
2261 
2262 };
2263 
2264 // The Intel x86/Amd64 Assembler attributes: All fields enclosed here are to guide encoding level decisions.
2265 // Specific set functions are for specialized use, else defaults or whatever was supplied to object construction
2266 // are applied.
2267 class InstructionAttr {
2268 public:
2269   InstructionAttr(
2270     int vector_len,     // The length of vector to be applied in encoding - for both AVX and EVEX
2271     bool rex_vex_w,     // Width of data: if 32-bits or less, false, else if 64-bit or specially defined, true
2272     bool legacy_mode,   // Details if either this instruction is conditionally encoded to AVX or earlier if true else possibly EVEX
2273     bool no_reg_mask,   // when true, k0 is used when EVEX encoding is chosen, else embedded_opmask_register_specifier is used
2274     bool uses_vl)       // This instruction may have legacy constraints based on vector length for EVEX
2275     :
2276       _avx_vector_len(vector_len),
2277       _rex_vex_w(rex_vex_w),
2278       _rex_vex_w_reverted(false),
2279       _legacy_mode(legacy_mode),
2280       _no_reg_mask(no_reg_mask),
2281       _uses_vl(uses_vl),
2282       _tuple_type(Assembler::EVEX_ETUP),
2283       _input_size_in_bits(Assembler::EVEX_NObit),
2284       _is_evex_instruction(false),
2285       _evex_encoding(0),
2286       _is_clear_context(true),
2287       _is_extended_context(false),
2288       _embedded_opmask_register_specifier(0), // hard code k0
2289       _current_assembler(NULL) {
2290     if (UseAVX &lt; 3) _legacy_mode = true;
2291   }
2292 
2293   ~InstructionAttr() {
2294     if (_current_assembler != NULL) {
2295       _current_assembler-&gt;clear_attributes();
2296     }
2297     _current_assembler = NULL;
2298   }
2299 
2300 private:
2301   int  _avx_vector_len;
2302   bool _rex_vex_w;
2303   bool _rex_vex_w_reverted;
2304   bool _legacy_mode;
2305   bool _no_reg_mask;
2306   bool _uses_vl;
2307   int  _tuple_type;
2308   int  _input_size_in_bits;
2309   bool _is_evex_instruction;
2310   int  _evex_encoding;
2311   bool _is_clear_context;
2312   bool _is_extended_context;
2313   int _embedded_opmask_register_specifier;
2314 
2315   Assembler *_current_assembler;
2316 
2317 public:
2318   // query functions for field accessors
2319   int  get_vector_len(void) const { return _avx_vector_len; }
2320   bool is_rex_vex_w(void) const { return _rex_vex_w; }
2321   bool is_rex_vex_w_reverted(void) { return _rex_vex_w_reverted; }
2322   bool is_legacy_mode(void) const { return _legacy_mode; }
2323   bool is_no_reg_mask(void) const { return _no_reg_mask; }
2324   bool uses_vl(void) const { return _uses_vl; }
2325   int  get_tuple_type(void) const { return _tuple_type; }
2326   int  get_input_size(void) const { return _input_size_in_bits; }
2327   int  is_evex_instruction(void) const { return _is_evex_instruction; }
2328   int  get_evex_encoding(void) const { return _evex_encoding; }
2329   bool is_clear_context(void) const { return _is_clear_context; }
2330   bool is_extended_context(void) const { return _is_extended_context; }
2331   int get_embedded_opmask_register_specifier(void) const { return _embedded_opmask_register_specifier; }
2332 
2333   // Set the vector len manually
2334   void set_vector_len(int vector_len) { _avx_vector_len = vector_len; }
2335 
2336   // Set revert rex_vex_w for avx encoding
2337   void set_rex_vex_w_reverted(void) { _rex_vex_w_reverted = true; }
2338 
2339   // Set rex_vex_w based on state
2340   void set_rex_vex_w(bool state) { _rex_vex_w = state; }
2341 
2342   // Set the instruction to be encoded in AVX mode
2343   void set_is_legacy_mode(void) { _legacy_mode = true; }
2344 
2345   // Set the current instuction to be encoded as an EVEX instuction
2346   void set_is_evex_instruction(void) { _is_evex_instruction = true; }
2347 
2348   // Internal encoding data used in compressed immediate offset programming
2349   void set_evex_encoding(int value) { _evex_encoding = value; }
2350 
2351   // Set the Evex.Z field to be used to clear all non directed XMM/YMM/ZMM components
2352   void reset_is_clear_context(void) { _is_clear_context = false; }
2353 
2354   // Map back to current asembler so that we can manage object level assocation
2355   void set_current_assembler(Assembler *current_assembler) { _current_assembler = current_assembler; }
2356 
2357   // Address modifiers used for compressed displacement calculation
2358   void set_address_attributes(int tuple_type, int input_size_in_bits) {
2359     if (VM_Version::supports_evex()) {
2360       _tuple_type = tuple_type;
2361       _input_size_in_bits = input_size_in_bits;
2362     }
2363   }
2364 
2365   // Set embedded opmask register specifier.
2366   void set_embedded_opmask_register_specifier(KRegister mask) {
2367     _embedded_opmask_register_specifier = (*mask).encoding() &amp; 0x7;
2368   }
2369 
2370 };
2371 
2372 #endif // CPU_X86_ASSEMBLER_X86_HPP
    </pre>
  </body>
</html>