Task "Create Project" successful.
Generated logfile: 
### Open existing Xilinx ISE 14.7 project <a href="matlab:downstream.handle('Model','turnkey_test_model').openTargetTool;">C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\DUT_topatlys_ise.xise</a>
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Newcomputer/DSM_Final/DSM_Final/fpgaproj/hdl_prj/hdlsrc/turnkey_test_mode
   l/DUT.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Newcomputer/DSM_Final/DSM_Final/fpgaproj/hdl_prj/hdlsrc/turnkey_test_mode
   l/DUT_topatlys.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Newcomputer/DSM_Final/DSM_Final/fpgaproj/hdl_prj/hdlsrc/turnkey_test_mode
   l/DUT_topatlys_clock_module.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
### Set Xilinx ISE 14.7 project properties
### Update Xilinx ISE 14.7 project with HDL source files
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Newcomputer/DSM_Final/DSM_Final/fpgaproj/hdl_prj/hdlsrc/turnkey_test_mode
   l/DUT.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Newcomputer/DSM_Final/DSM_Final/fpgaproj/hdl_prj/hdlsrc/turnkey_test_mode
   l/DUT_topatlys.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Newcomputer/DSM_Final/DSM_Final/fpgaproj/hdl_prj/hdlsrc/turnkey_test_mode
   l/DUT_topatlys_clock_module.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
### Close Xilinx ISE 14.7 project.

Elapsed time is 3.2039 seconds.
