// Seed: 225622767
module module_0 (
    id_1,
    id_2
);
  input logic [7:0] id_2;
  input wire id_1;
  logic id_3;
  final if (1) id_3 = id_3;
  assign (pull1, strong0) id_3 = id_2[!-1];
  reg id_4;
  assign id_4 = 1;
  assign id_3 = id_3;
  initial id_4 <= -1;
  parameter id_5 = -1'h0;
endmodule
module module_1 #(
    parameter id_0 = 32'd87
) (
    input tri1 _id_0[id_0 : -1 'b0]
);
  logic id_2;
  ;
  for (id_3 = id_2[1]; 1; id_3 = this) logic id_4;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  always id_3 = id_4;
endmodule
