// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// CONTROL_BUS
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : Data signal of insn_count
//        bit 31~0 - insn_count[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of insns
//        bit 31~0 - insns[31:0] (Read/Write)
// 0x1c : reserved
// 0x20 : Data signal of uops
//        bit 31~0 - uops[31:0] (Read/Write)
// 0x24 : reserved
// 0x28 : Data signal of inputs_V
//        bit 31~0 - inputs_V[31:0] (Read/Write)
// 0x2c : reserved
// 0x30 : Data signal of weights_V
//        bit 31~0 - weights_V[31:0] (Read/Write)
// 0x34 : reserved
// 0x38 : Data signal of biases_V
//        bit 31~0 - biases_V[31:0] (Read/Write)
// 0x3c : reserved
// 0x40 : Data signal of outputs_V
//        bit 31~0 - outputs_V[31:0] (Read/Write)
// 0x44 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XVTA_CONTROL_BUS_ADDR_AP_CTRL         0x00
#define XVTA_CONTROL_BUS_ADDR_GIE             0x04
#define XVTA_CONTROL_BUS_ADDR_IER             0x08
#define XVTA_CONTROL_BUS_ADDR_ISR             0x0c
#define XVTA_CONTROL_BUS_ADDR_INSN_COUNT_DATA 0x10
#define XVTA_CONTROL_BUS_BITS_INSN_COUNT_DATA 32
#define XVTA_CONTROL_BUS_ADDR_INSNS_DATA      0x18
#define XVTA_CONTROL_BUS_BITS_INSNS_DATA      32
#define XVTA_CONTROL_BUS_ADDR_UOPS_DATA       0x20
#define XVTA_CONTROL_BUS_BITS_UOPS_DATA       32
#define XVTA_CONTROL_BUS_ADDR_INPUTS_V_DATA   0x28
#define XVTA_CONTROL_BUS_BITS_INPUTS_V_DATA   32
#define XVTA_CONTROL_BUS_ADDR_WEIGHTS_V_DATA  0x30
#define XVTA_CONTROL_BUS_BITS_WEIGHTS_V_DATA  32
#define XVTA_CONTROL_BUS_ADDR_BIASES_V_DATA   0x38
#define XVTA_CONTROL_BUS_BITS_BIASES_V_DATA   32
#define XVTA_CONTROL_BUS_ADDR_OUTPUTS_V_DATA  0x40
#define XVTA_CONTROL_BUS_BITS_OUTPUTS_V_DATA  32

