INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Padovan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mqe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/uart_combinado.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_padovan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_padovan
