#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Nov 14 21:42:37 2023
# Process ID: 24496
# Current directory: E:/Vivado2017/Lab/11.14_all_files
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22428 E:\Vivado2017\Lab\11.14_all_files\11.13_all_files.xpr
# Log file: E:/Vivado2017/Lab/11.14_all_files/vivado.log
# Journal file: E:/Vivado2017/Lab/11.14_all_files\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.srcs/sim_1/imports/czy_2023.11.13_success/tb_cpu_with_mem_behav1.wcfg
source tb_cpu_with_mem.tcl
run 5 ms
add_files -norecurse {E:/Vivado2017/Lab/7-segement/structure.v E:/Vivado2017/Lab/7-segement/seven_seg_driver.v E:/Vivado2017/Lab/7-segement/signal_process.v E:/Vivado2017/Lab/7-segement/signal_unit.v E:/Vivado2017/Lab/7-segement/top_module.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top structure [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
set_property is_loc_fixed true [get_ports [list  {light_flowing[7]} {light_flowing[6]} {light_flowing[5]} {light_flowing[4]} {light_flowing[3]} {light_flowing[2]} {light_flowing[1]} {light_flowing[0]}]]
set_property is_loc_fixed false [get_ports [list  {light_flowing[7]} {light_flowing[6]} {light_flowing[5]} {light_flowing[4]} {light_flowing[3]} {light_flowing[2]} {light_flowing[1]} {light_flowing[0]}]]
set_property is_loc_fixed true [get_ports [list  {light_flowing[7]} {light_flowing[6]} {light_flowing[5]} {light_flowing[4]} {light_flowing[3]} {light_flowing[2]} {light_flowing[1]} {light_flowing[0]}]]
place_ports {light_flowing[7]} U7
place_ports {light_flowing[6]} W5
place_ports {light_flowing[5]} W6
place_ports {light_flowing[4]} W7
place_ports {light_flowing[3]} V7
place_ports {light_flowing[2]} U5
place_ports {light_flowing[1]} U6
place_ports {light_flowing[0]} V4
set_property IOSTANDARD LVCMOS33 [get_ports [list {light_flowing[7]} {light_flowing[6]} {light_flowing[5]} {light_flowing[4]} {light_flowing[3]} {light_flowing[2]} {light_flowing[1]} {light_flowing[0]}]]
place_ports cc_highbit T19
place_ports cc_lowbit P21
place_ports cd_highbit R19
place_ports cd_lowbit P20
place_ports select0 M20
place_ports select1 N19
place_ports select2 N20
place_ports select3 M21
place_ports select4 M22
place_ports select5 N22
place_ports select6 P22
place_ports select7 R20
set_property IOSTANDARD LVCMOS33 [get_ports [list cc_highbit]]
set_property IOSTANDARD LVCMOS33 [get_ports [list cc_lowbit]]
set_property IOSTANDARD LVCMOS33 [get_ports [list cd_highbit]]
set_property IOSTANDARD LVCMOS33 [get_ports [list cd_lowbit]]
set_property IOSTANDARD LVCMOS33 [get_ports [list select0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list select1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list select2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list select3]]
set_property IOSTANDARD LVCMOS33 [get_ports [list select4]]
set_property IOSTANDARD LVCMOS33 [get_ports [list select5]]
set_property IOSTANDARD LVCMOS33 [get_ports [list select6]]
set_property IOSTANDARD LVCMOS33 [get_ports [list select7]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.runs/impl_1/structure.bit} [get_hw_devices xc7z020_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.runs/impl_1/structure.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.runs/impl_1/structure.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.runs/impl_1/structure.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"top1/cpu1/my_lia_debug"}]]
close_sim
save_wave_config {E:/Vivado2017/Lab/11.14_all_files/11.13_all_files.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
