// Seed: 289455297
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
  wire id_4;
  parameter id_5 = 1;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd31,
    parameter id_2 = 32'd44,
    parameter id_3 = 32'd26,
    parameter id_4 = 32'd61
) (
    _id_1,
    _id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output logic [7:0] id_6;
  input logic [7:0] id_5;
  input wire _id_4;
  inout wire _id_3;
  input wire _id_2;
  input wire _id_1;
  module_0 modCall_1 ();
  wire id_8;
  logic [id_3  ==  -1 : id_3] id_9;
  assign id_6[id_1&-1'b0!=?-1] = id_4;
  bit [-1  <  1 : 1] id_10;
  assign id_6[id_4] = -1;
  initial id_10 = ~id_1;
endmodule
