[{"DBLP title": "Comparing the effectiveness of deterministic bridge fault and multiple-detect stuck fault patterns for physical bridge defects: A simulation and silicon study.", "DBLP authors": ["Sandeep Kumar Goel", "Narendra Devta-Prasanna", "Mark Ward"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355762", "OA papers": [{"PaperId": "https://openalex.org/W2114063437", "PaperTitle": "Comparing the effectiveness of deterministic bridge fault and multiple-detect stuck fault patterns for physical bridge defects: A simulation and silicon study", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"LSI Corporation, 1621 Barber Lane, Milpitas, CA, 95035, USA": 1.0, "LSI Corporation, 1501 McCarthy Blvd., Milpitas, CA 95035, USA": 1.0, "LSI Corporation, 15220 NW Greenbrier Parkway, Beaverton OR 97006, USA": 1.0}, "Authors": ["Sandeep Kumar Goel", "N. Devta-Prasanna", "Mark Ward"]}]}, {"DBLP title": "Defect-oriented cell-aware ATPG and fault simulation for industrial cell libraries and designs.", "DBLP authors": ["Friedrich Hapke", "Rene Krenz-Baath", "Andreas Glowatz", "J\u00fcrgen Schl\u00f6ffel", "Hamidreza Hashempour", "Stefan Eichenberger", "Camelia Hora", "Dan Adolfsson"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355741", "OA papers": [{"PaperId": "https://openalex.org/W2170907629", "PaperTitle": "Defect-oriented cell-aware ATPG and fault simulation for industrial cell libraries and designs", "Year": 2009, "CitationCount": 65, "EstimatedCitation": 65, "Affiliations": {"Mentor Graphics, Tempowerkring 1B, 21079 Hamburg, Germany": 4.0, "NXP (Netherlands)": 4.0}, "Authors": ["Friedrich Hapke", "Rene Krenz-Baath", "A. Glowatz", "Juergen Schloeffel", "Hamidreza Hashempour", "S. Eichenberger", "C. Hora", "Dan E. Adolfsson"]}]}, {"DBLP title": "Test effectiveness evaluation through analysis of readily-available tester data.", "DBLP authors": ["Yen-Tzu Lin", "Ronald D. Blanton"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355716", "OA papers": [{"PaperId": "https://openalex.org/W1990264807", "PaperTitle": "Test effectiveness evaluation through analysis of readily-available tester data", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Yen-Tzu Lin", "R.D. Blanton"]}]}, {"DBLP title": "Application of non-parametric statistics of the parametric response for defect diagnosis.", "DBLP authors": ["Rama Gudavalli", "W. Robert Daasch", "Phil Nigh", "Douglas Heaberlin"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355728", "OA papers": [{"PaperId": "https://openalex.org/W2146191281", "PaperTitle": "Application of non-parametric statistics of the parametric response for defect diagnosis", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Portland State University": 2.0, "IBM (United States)": 2.0}, "Authors": ["R. Gudavalli", "W. Robert Daasch", "Phillip J. Nigh", "Douglas C. Heaberlin"]}]}, {"DBLP title": "Testing bridges to nowhere - combining Boundary Scan and capacitive sensing.", "DBLP authors": ["Steve Sunter", "Kenneth P. Parker"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355662", "OA papers": [{"PaperId": "https://openalex.org/W2151468369", "PaperTitle": "Testing bridges to nowhere - combining Boundary Scan and capacitive sensing", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"LogicVision, Malaysia": 1.0, "Agilent Technologies Malaysia": 1.0}, "Authors": ["Stephen Sunter", "Kenneth P. Parker"]}]}, {"DBLP title": "Intel\u00ae IBIST, the full vision realized.", "DBLP authors": ["Jay J. Nejedlo", "Rahul Khanna"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355667", "OA papers": [{"PaperId": "https://openalex.org/W2127512823", "PaperTitle": "Intel<sup>&#x00AE;</sup> IBIST, the full vision realized", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Intel (United States)": 2.0}, "Authors": ["Jay Nejedlo", "Rahul Khanna"]}]}, {"DBLP title": "Fast extended test access via JTAG and FPGAs.", "DBLP authors": ["Sergei Devadze", "Artur Jutman", "Igor Aleksejev", "Raimund Ubar"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355668", "OA papers": [{"PaperId": "https://openalex.org/W2117130279", "PaperTitle": "Fast extended test access via JTAG and FPGAs", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Testonica Lab O\u00dc, Tallinn, Estonia": 2.0, "Tallinn University of Technology": 2.0}, "Authors": ["Sergei Devadze", "Artur Jutman", "Igor Aleksejev", "Raimund Ubar"]}]}, {"DBLP title": "Boundary-scan adoption - an industry snapshot with emphasis on the semiconductor industry.", "DBLP authors": ["Philip B. Geiger", "Steve Butkovich"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355673", "OA papers": [{"PaperId": "https://openalex.org/W2117884091", "PaperTitle": "Boundary-scan adoption - an industry snapshot with emphasis on the semiconductor industry", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"DELL (United States)": 1.0, "Cisco Systems Inc., San Jose, CA, USA.#TAB#": 1.0}, "Authors": ["Philip Geiger", "Steve Butkovich"]}]}, {"DBLP title": "Minimizing outlier delay test cost in the presence of systematic variability.", "DBLP authors": ["Dragoljub Gagi Drmanac", "Brendon Bolin", "Li-C. Wang", "Magdy S. Abadir"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355643", "OA papers": [{"PaperId": "https://openalex.org/W2096275449", "PaperTitle": "Minimizing outlier delay test cost in the presence of systematic variability", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Santa Barbara": 3.0, "Freescale Semiconductor Inc., USA": 1.0}, "Authors": ["Dragoljub (Gagi) Drmanac", "Brendon Bolin", "Li-C. Wang", "Magdy S. Abadir"]}]}, {"DBLP title": "Accurate measurement of small delay defect coverage of test patterns.", "DBLP authors": ["Narendra Devta-Prasanna", "Sandeep Kumar Goel", "Arun Gunda", "Mark Ward", "P. Krishnamurthy"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355644", "OA papers": [{"PaperId": "https://openalex.org/W2125148189", "PaperTitle": "Accurate measurement of small delay defect coverage of test patterns", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"LSI Corporation, 1501 McCarthy Blvd., Milpitas, CA 95035, USA": 3.0, "LSI Corporation, 1621 Barber Lane, Milpitas, CA, 95035, USA": 1.0, "LSI Corporation, 15220 NW Greenbrier Parkway, Beaverton OR 97006, USA": 1.0}, "Authors": ["N. Devta-Prasanna", "Sandeep Kumar Goel", "Arun Gunda", "Mark Ward", "P. Krishnamurthy"]}]}, {"DBLP title": "Capture power reduction using clock gating aware test generation.", "DBLP authors": ["Krishna Chakravadhanula", "Vivek Chickermane", "Brion L. Keller", "Patrick R. Gallagher Jr.", "Prashant Narang"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355649", "OA papers": [{"PaperId": "https://openalex.org/W2149280425", "PaperTitle": "Capture power reduction using clock gating aware test generation", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Cadence Design Systems (United States)": 5.0}, "Authors": ["Krishna Chakravadhanula", "Vivek Chickermane", "Brion Keller", "Patrick G. Gallagher", "Prashant Narang"]}]}, {"DBLP title": "AutoRex: An automated post-silicon clock tuning tool.", "DBLP authors": ["Desta Tadesse", "Joel Grodstein", "R. Iris Bahar"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355650", "OA papers": [{"PaperId": "https://openalex.org/W2153209196", "PaperTitle": "AutoRex: An automated post-silicon clock tuning tool", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Brown University": 1.0, "Providence College": 1.0, "Intel (United States)": 1.0}, "Authors": ["D. Tadesse", "J. Grodstein", "R. Iris Bahar"]}]}, {"DBLP title": "Using transition test to understand timing behavior of logic circuits on UltraSPARCTM T2 family.", "DBLP authors": ["Liang-Chi Chen", "Paul Dickinson", "Peter Dahlgren", "Scott Davidson", "Olivier Caty", "Kevin Wu"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355655", "OA papers": [{"PaperId": "https://openalex.org/W2161156282", "PaperTitle": "Using transition test to understand timing behavior of logic circuits on UltraSPARC<sup>TM</sup> T2 family", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Liang Chen", "Paul A. Dickinson", "Peter Dahlgren", "Scott Davidson", "Olivier Caty", "Kevin C.-W. Wu"]}]}, {"DBLP title": "Data learning techniques and methodology for Fmax prediction.", "DBLP authors": ["Janine Chen", "Li-C. Wang", "Po-Hsien Chang", "Jing Zeng", "S. Yu", "Michael Mateja"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355620", "OA papers": [{"PaperId": "https://openalex.org/W2139315617", "PaperTitle": "Data learning techniques and methodology for Fmax prediction", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of California, Santa Barbara": 3.0, "Advanced Micro Devices (United States)": 3.0}, "Authors": ["Janine Chen", "Li-C. Wang", "Po-Hsien Chang", "Jing Zeng", "Stanley K.T. Yu", "Michael Mateja"]}]}, {"DBLP title": "Built-in EVM measurement for OFDM transceivers using all-digital DFT.", "DBLP authors": ["Ender Yilmaz", "Afsaneh Nassery", "Sule Ozev", "Erkan Acar"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355625", "OA papers": [{"PaperId": "https://openalex.org/W2157971538", "PaperTitle": "Built-in EVM measurement for OFDM transceivers using all-digital DFT", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Arizona State University": 3.0, "Duke University": 1.0}, "Authors": ["Ender Yilmaz", "Afsaneh Nassery", "Sule Ozev", "E. Acar"]}]}, {"DBLP title": "Enabling GSM/GPRS/EDGE EVM testing on low cost multi-site testers.", "DBLP authors": ["Bobby Lai", "Chris Rivera", "Khurram Waheed"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355626", "OA papers": [{"PaperId": "https://openalex.org/W2122409993", "PaperTitle": "Enabling GSM/GPRS/EDGE EVM testing on low cost multi-site testers", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Texas Instruments (United States)": 3.0}, "Authors": ["Bobby Lai", "Chris Rivera", "Khurram Waheed"]}]}, {"DBLP title": "Low cost AM/AM and AM/PM distortion measurement using distortion-to-amplitude transformations.", "DBLP authors": ["Shreyas Sen", "Shyam Kumar Devarakond", "Abhijit Chatterjee"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355531", "OA papers": [{"PaperId": "https://openalex.org/W2154440992", "PaperTitle": "Low cost AM/AM and AM/PM distortion measurement using distortion-to-amplitude transformations", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Shreyas Sen", "Shyam Kumar Devarakond", "Abhijit Chatterjee"]}]}, {"DBLP title": "Fault diagnosis for embedded read-only memories.", "DBLP authors": ["Nilanjan Mukherjee", "Artur Pogiel", "Janusz Rajski", "Jerzy Tyszer"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355530", "OA papers": [{"PaperId": "https://openalex.org/W2119086820", "PaperTitle": "Fault diagnosis for embedded read-only memories", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Mentor Technologies": 3.0, "Pozna\u00bf University of Technology, 60-965, Poland": 1.0}, "Authors": ["Nilanjan Mukherjee", "Artur Pogiel", "Janusz Rajski", "Jerzy Tyszer"]}]}, {"DBLP title": "A novel test flow for one-time-programming applications of NROM technology.", "DBLP authors": ["Ching-Yu Chin", "Yao-Te Tsou", "Chi-Min Chang", "Mango Chia-Tso Chao"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355537", "OA papers": [{"PaperId": "https://openalex.org/W2116573429", "PaperTitle": "A novel test flow for one-time-programming applications of NROM technology", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "Macronix International (Taiwan)": 1.0}, "Authors": ["Ching-Yu Chin", "Yao-Te Tsou", "Chi-Min Chang", "Mango C.-T. Chao"]}]}, {"DBLP title": "A comprehensive TCAM test scheme: An optimized test algorithm considering physical layout and combining scan test with at-speed BIST design.", "DBLP authors": ["Hsiang-Huang Wu", "Jih-Nung Lee", "Ming-Cheng Chiang", "Po-Wei Liu", "Chi-Feng Wu"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355536", "OA papers": [{"PaperId": "https://openalex.org/W2164745369", "PaperTitle": "A comprehensive TCAM test scheme: An optimized test algorithm considering physical layout and combining scan test with at-speed BIST design", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Maryland, College Park": 1.0, "Realtek (Taiwan)": 4.0}, "Authors": ["Hsiang-Huang Wu", "Jih-Nung Lee", "Ming-Cheng Chiang", "Po-Wei Liu", "Chi-Feng Wu"]}]}, {"DBLP title": "On-chip power supply noise measurement using Time Resolved Emission (TRE) waveforms of Light Emission from Off-State Leakage Current (LEOSLC).", "DBLP authors": ["Franco Stellari", "Peilin Song", "John Sylvestri", "D. Miles", "Orazio P. Forlenza", "Donato O. Forlenza"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355543", "OA papers": [{"PaperId": "https://openalex.org/W2135000415", "PaperTitle": "On-chip power supply noise measurement using Time Resolved Emission (TRE) waveforms of Light Emission from Off-State Leakage Current (LEOSLC)", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 5.0, "IBM (United States)": 1.0}, "Authors": ["Franco Stellari", "Peilin Song", "John Sylvestri", "Darrell L. Miles", "Orazio P. Forlenza", "Donato O. Forlenza"]}]}, {"DBLP title": "Voltage transient detection and induction for debug and test.", "DBLP authors": ["Rex Petersen", "Pankaj Pant", "Pablo Lopez", "Aaron Barton", "Jim Ignowski", "Doug Josephson"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355542", "OA papers": [{"PaperId": "https://openalex.org/W2139642492", "PaperTitle": "Voltage transient detection and induction for debug and test", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Intel (United States)": 6.0}, "Authors": ["Rex Petersen", "Pankaj Pant", "Pablo H.H. Lopez", "Aaron Barton", "Jim Ignowski", "Doug Josephson"]}]}, {"DBLP title": "Cache-resident self-testing for I/O circuitry.", "DBLP authors": ["Sankar Gurumurthy", "D. Bertanzetti", "P. Jakobsen", "Jeff Rearick"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355549", "OA papers": [{"PaperId": "https://openalex.org/W2123227472", "PaperTitle": "Cache-resident self-testing for I/O circuitry", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Advanced Micro Devices (United States)": 1.0, "[Advanced Micro Devices, Inc., Fort Collins, CO, USA]": 3.0}, "Authors": ["Sankar Gurumurthy", "Darren Bertanzetti", "Peter Jakobsen", "Jeff Rearick"]}]}, {"DBLP title": "Compression-aware pseudo-functional testing.", "DBLP authors": ["Feng Yuan", "Qiang Xu"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355548", "OA papers": [{"PaperId": "https://openalex.org/W2096155056", "PaperTitle": "Compression-aware pseudo-functional testing", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["Feng Yuan", "Qiang Xu"]}]}, {"DBLP title": "Compression based on deterministic vector clustering of incompatible test cubes.", "DBLP authors": ["Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Dariusz Czysz", "Jerzy Tyszer"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355555", "OA papers": [{"PaperId": "https://openalex.org/W2145675266", "PaperTitle": "Compression based on deterministic vector clustering of incompatible test cubes", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Mentor Graphics Corporation, Wilsonville, OR 97070 USA.": 3.0, "Pozna\u00bf University of Technology, 60-965, Poland": 2.0}, "Authors": ["Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Dariusz Czysz", "Jerzy Tyszer"]}]}, {"DBLP title": "On simultaneous shift- and capture-power reduction in linear decompressor-based test compression environment.", "DBLP authors": ["Xiao Liu", "Qiang Xu"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355554", "OA papers": [{"PaperId": "https://openalex.org/W2168419390", "PaperTitle": "On simultaneous shift- and capture-power reduction in linear decompressor-based test compression environment", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["Xiao Liu", "Qiang Xu"]}]}, {"DBLP title": "An economical, precise and limited access In-Circuit Test method for pulse-width modulation (PWM) circuits.", "DBLP authors": ["Albert Yeh", "Jesse Chou", "Max Lin"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355755", "OA papers": [{"PaperId": "https://openalex.org/W2108799938", "PaperTitle": "An economical, precise and limited access In-Circuit Test method for pulse-width modulation (PWM) circuits", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Test Research Inc., Taipei, Taiwan": 3.0}, "Authors": ["Albert C. Yeh", "Jesse Chou", "Max S. Lin"]}]}, {"DBLP title": "Augmenting board test coverage with new intel powered opens boundary scan instruction.", "DBLP authors": ["Chwee Liong Tee", "Tzyy Haw Tan", "Chin Chuan Ng"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355756", "OA papers": [{"PaperId": "https://openalex.org/W2116688430", "PaperTitle": "Augmenting board test coverage with new intel powered opens boundary scan instruction", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (Malaysia)": 3.0}, "Authors": ["Chwee Ming Tee", "Tzyy Haw Tan", "Chin Soon Lionel Ng"]}]}, {"DBLP title": "An outlier detection based approach for PCB testing.", "DBLP authors": ["Xin He", "Yashwant K. Malaiya", "Anura P. Jayasumana", "Kenneth P. Parker", "Stephen Hird"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355761", "OA papers": [{"PaperId": "https://openalex.org/W2132615414", "PaperTitle": "An outlier detection based approach for PCB testing", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Colorado State University": 3.0, "Agilent Technologies (United States)": 2.0}, "Authors": ["Xin He", "Yashwant K. Malaiya", "Anura P. Jayasumana", "Kenneth P. Parker", "Stephen Hird"]}]}, {"DBLP title": "SSC applied serial ATA signal generation and analysis by analog tester resources.", "DBLP authors": ["Hideo Okawara"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355767", "OA papers": [{"PaperId": "https://openalex.org/W2170882256", "PaperTitle": "SSC applied serial ATA signal generation and analysis by analog tester resources", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Verigy Japan K. K., Tokyo, Japan": 1.0}, "Authors": ["Hideo Okawara"]}]}, {"DBLP title": "A robust method for identifying a deterministic jitter model in a total jitter distribution.", "DBLP authors": ["Takahiro J. Yamaguchi", "Kiyotaka Ichiyama", "X. H. Hou", "Masahiro Ishida"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355768", "OA papers": [{"PaperId": "https://openalex.org/W2108946554", "PaperTitle": "A robust method for identifying a deterministic jitter model in a total jitter distribution", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Advantest (Japan)": 3.0, "Advantest America, Inc., Santa Clara, CA, USA": 1.0}, "Authors": ["Takahiro Yamaguchi", "Kiyotaka Ichiyama", "Harry X. Hou", "Masahiro Ishida"]}]}, {"DBLP title": "Dynamic arbitrary jitter injection method for \u226b6.5Gb/s SerDes testing.", "DBLP authors": ["Tasuku Fujibe", "Masakatsu Suda", "Kazuhiro Yamamoto", "Yoshihito Nagata", "Kazuhiro Fujita", "Daisuke Watanabe", "Toshiyuki Okayasu"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355735", "OA papers": [{"PaperId": "https://openalex.org/W2003312501", "PaperTitle": "Dynamic arbitrary jitter injection method for &#x226B;6.5Gb/s SerDes testing", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Advantest (Japan)": 7.0}, "Authors": ["Tasuku Fujibe", "M. Suda", "Koji Yamamoto", "Yasushi Nagata", "Koji Fujita", "Daisuke Watanabe", "Toshiyuki Okayasu"]}]}, {"DBLP title": "A timestamping method using reduced cost ADC hardware.", "DBLP authors": ["Timothy Daniel Lyons"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355736", "OA papers": [{"PaperId": "https://openalex.org/W2136466318", "PaperTitle": "A timestamping method using reduced cost ADC hardware", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Teradyne (United States)": 1.0}, "Authors": ["Timothy W. Lyons"]}]}, {"DBLP title": "A novel architecture for on-chip path delay measurement.", "DBLP authors": ["Xiaoxiao Wang", "Mohammad Tehranipoor", "Ramyanshu Datta"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355742", "OA papers": [{"PaperId": "https://openalex.org/W2171769301", "PaperTitle": "A novel architecture for on-chip path delay measurement", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Connecticut": 2.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Xiaoxiao Wang", "Mohammad Tehranipoor", "R. Datta"]}]}, {"DBLP title": "Low cost test point insertion without using extra registers for high performance design.", "DBLP authors": ["Haoxing Ren", "Mary P. Kusko", "Victor N. Kravets", "Rona Yaari"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355747", "OA papers": [{"PaperId": "https://openalex.org/W2146356977", "PaperTitle": "Low cost test point insertion without using extra registers for high performance design", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"IBM (United States)": 4.0}, "Authors": ["Haoxing Ren", "Mary P. Kusko", "Victor N. Kravets", "Rona Yaari"]}]}, {"DBLP title": "Test economics for homogeneous manycore systems.", "DBLP authors": ["Lin Huang", "Qiang Xu"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355748", "OA papers": [{"PaperId": "https://openalex.org/W2102983006", "PaperTitle": "Test economics for homogeneous manycore systems", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["L. Q. Huang", "Qiang Xu"]}]}, {"DBLP title": "Physical defect modeling for fault insertion in system reliability test.", "DBLP authors": ["Zhaobo Zhang", "Zhanglei Wang", "Xinli Gu", "Krishnendu Chakrabarty"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355715", "OA papers": [{"PaperId": "https://openalex.org/W2171346697", "PaperTitle": "Physical defect modeling for fault insertion in system reliability test", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Duke University": 2.0, "Cisco Systems (United States)": 2.0}, "Authors": ["Zhaobo Zhang", "Zhanglei Wang", "Xinli Gu", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "BIST scheme for RF VCOs allowing the self-correction of the cut.", "DBLP authors": ["Luca Testa", "Herv\u00e9 Lapuyade", "Yann Deval", "Olivier Mazouffre", "Jean-Louis Carbon\u00e9ro", "Jean-Baptiste B\u00e9gueret"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355721", "OA papers": [{"PaperId": "https://openalex.org/W2130054356", "PaperTitle": "BIST scheme for RF VCOs allowing the self-correction of the cut", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"STMicroelectronics (France)": 2.0, "IMS Lab - Bordeaux - France": 4.0}, "Authors": ["Luca Testa", "Herv\u00e9 Lapuyade", "Yann Deval", "O. Mazouffre", "J.L. Carbonero", "Jean-Baptiste Begueret"]}]}, {"DBLP title": "A2DTest: A complete integrated solution for on-chip ADC self-test and analysis.", "DBLP authors": ["Brendan Mullane", "Vincent O'Brien", "Ciaran MacNamee", "Thomas Fleischmann"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355722", "OA papers": [{"PaperId": "https://openalex.org/W2105657695", "PaperTitle": "A2DTest: A complete integrated solution for on-chip ADC self-test and analysis", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Limerick": 4.0}, "Authors": ["Brendan Mullane", "Vincent O'Brien", "Ciaran MacNamee", "Thomas Fleischmann"]}]}, {"DBLP title": "New modeling methods for bounded Gaussian jitter (BGJ)/noise (BGN) and their applications in jitter/noise estimation/testing.", "DBLP authors": ["Masashi Shimanouchi", "Mike P. Li", "Daniel Chow"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355727", "OA papers": [{"PaperId": "https://openalex.org/W2157208191", "PaperTitle": "New modeling methods for bounded Gaussian jitter (BGJ)/noise (BGN) and their applications in jitter/noise estimation/testing", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Altera (United States)": 3.0}, "Authors": ["Masashi Shimanouchi", "Mike Peng Li", "Daniel H. K. Chow"]}]}, {"DBLP title": "Thermal characterization of BIST, scan design and sequential test methodologies.", "DBLP authors": ["Muzaffer O. Simsir", "Niraj K. Jha"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355733", "OA papers": [{"PaperId": "https://openalex.org/W2100728262", "PaperTitle": "Thermal characterization of BIST, scan design and sequential test methodologies", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Muzaffer O. Simsir", "Niraj K. Jha"]}]}, {"DBLP title": "Cost-effective approach to improve EMI yield loss.", "DBLP authors": ["Hsuan-Chung Ko", "Deng-Yao Chang", "Cheng-Nan Hu"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355696", "OA papers": [{"PaperId": "https://openalex.org/W2166924290", "PaperTitle": "Cost-effective approach to improve EMI yield loss", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"King Yuan Electronics Co. Ltd., Taiwan": 2.0, "Oriental Institute of Technology": 1.0}, "Authors": ["Hsuan-Chung Ko", "Deng-Yao Chang", "Cheng-Nan Hu"]}]}, {"DBLP title": "A development platform and electronic modules for automated test up to 20 Gbps.", "DBLP authors": ["David C. Keezer", "Carl Gray", "A. M. Majid", "Dany Minier", "Patrice Ducharme"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355701", "OA papers": [{"PaperId": "https://openalex.org/W2116934698", "PaperTitle": "A development platform and electronic modules for automated test up to 20 Gbps", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Georgia Institute of Technology": 3.0, "IBM (Canada)": 2.0}, "Authors": ["David Keezer", "C. Gray", "Abdul Majid", "D. Minier", "P. Ducharme"]}]}, {"DBLP title": "Microprocessor system failures debug and fault isolation methodology.", "DBLP authors": ["M. Enamul Amyeen", "Srikanth Venkataraman", "Mun Wai Mak"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355702", "OA papers": [{"PaperId": "https://openalex.org/W1994573764", "PaperTitle": "Microprocessor system failures debug and fault isolation methodology", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Intel (United States)": 3.0}, "Authors": ["M. Enamul Amyeen", "Srikanth Venkataraman", "Mun Wai Mak"]}]}, {"DBLP title": "Design for failure analysis inserting replacement-type observation points for LVP.", "DBLP authors": ["Junpei Nonaka", "Toshio Ishiyama", "Kazuki Shigeta"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355707", "OA papers": [{"PaperId": "https://openalex.org/W2135121613", "PaperTitle": "Design for failure analysis inserting replacement-type observation points for LVP", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"NEC (Japan)": 3.0}, "Authors": ["Junpei Nonaka", "Toshio Ishiyama", "Kazuki Shigeta"]}]}, {"DBLP title": "Feature based similarity search with application to speedpath analysis.", "DBLP authors": ["Nicholas Callegari", "Li-C. Wang", "Pouria Bastani"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355708", "OA papers": [{"PaperId": "https://openalex.org/W2169511953", "PaperTitle": "Feature based similarity search with application to speedpath analysis", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Santa Barbara": 2.0, "Intel (United States)": 1.0}, "Authors": ["Nicholas Callegari", "Li-C. Wang", "Pouria Bastani"]}]}, {"DBLP title": "Speeding up bounded sequential equivalence checking with cross-timeframe state-pair constraints from data learning.", "DBLP authors": ["Chia-Ling Chang", "Charles H.-P. Wen", "Jayanta Bhadra"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355713", "OA papers": [{"PaperId": "https://openalex.org/W2135350891", "PaperTitle": "Speeding up bounded sequential equivalence checking with cross-timeframe state-pair constraints from data learning", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "Freescale Semiconductor Inc., Austin, TX 78729 USA": 1.0}, "Authors": ["Chia-Ling Chang", "Charles H.-P. Wen", "Jayanta Bhadra"]}]}, {"DBLP title": "An ant colony optimization technique for abstraction-guided state justification.", "DBLP authors": ["Min Li", "Michael S. Hsiao"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355676", "OA papers": [{"PaperId": "https://openalex.org/W2171106218", "PaperTitle": "An ant colony optimization technique for abstraction-guided state justification", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Shelley D. Minteer", "Michael Hsiao"]}]}, {"DBLP title": "Diagnostic test generation for transition faults using a stuck-at ATPG tool.", "DBLP authors": ["Yoshinobu Higami", "Yosuke Kurose", "Satoshi Ohno", "Hironori Yamaoka", "Hiroshi Takahashi", "Yoshihiro Shimizu", "Takashi Aikyo", "Yuzo Takamatsu"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355681", "OA papers": [{"PaperId": "https://openalex.org/W2113518275", "PaperTitle": "Diagnostic test generation for transition faults using a stuck-at ATPG tool", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Ehime University": 6.0, "Semiconductor Energy Laboratory (Japan)": 2.0}, "Authors": ["Yoshinobu Higami", "Yosuke Kurose", "Satoshi Ohno", "Hironori Yamaoka", "Hiroshi Takahashi", "Yoshihiro Shimizu", "Takashi Aikyo", "Yuzo Takamatsu"]}]}, {"DBLP title": "X-alignment techniques for improving the observability of response compactors.", "DBLP authors": ["Ozgur Sinanoglu", "Sobeeh Almukhaizim"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355682", "OA papers": [{"PaperId": "https://openalex.org/W2148366556", "PaperTitle": "X-alignment techniques for improving the observability of response compactors", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Kuwait University": 2.0}, "Authors": ["Ozgur Sinanoglu", "Sobeeh Almukhaizim"]}]}, {"DBLP title": "An industrial case study for X-canceling MISR.", "DBLP authors": ["Joon-Sung Yang", "Nur A. Touba", "Shih-Yu Yang", "T. M. Mak"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355687", "OA papers": [{"PaperId": "https://openalex.org/W2098655835", "PaperTitle": "An industrial case study for X-canceling MISR", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"The University of Texas at Austin": 2.0, "Intel (United States)": 2.0}, "Authors": ["Joon-Sung Yang", "Nur A. Touba", "Shih-Yu Yang", "Tak M. Mak"]}]}, {"DBLP title": "Test point insertion using functional flip-flops to drive control points.", "DBLP authors": ["Joon-Sung Yang", "Benoit Nadeau-Dostie", "Nur A. Touba"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355688", "OA papers": [{"PaperId": "https://openalex.org/W2145392290", "PaperTitle": "Test point insertion using functional flip-flops to drive control points", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"The University of Texas at Austin": 2.0, "Cirrus Logic (United States)": 1.0}, "Authors": ["Joon-Sung Yang", "Benoit Nadeau-Dostie", "Nur A. Touba"]}]}, {"DBLP title": "Running scan test on three pins: yes we can!", "DBLP authors": ["Jocelyn Moreau", "Thomas Droniou", "Philippe Lebourg", "Paul Armagnat"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355693", "OA papers": [{"PaperId": "https://openalex.org/W2114584148", "PaperTitle": "Running scan test on three pins: yes we can!", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"STMicroelectronics (France)": 4.0}, "Authors": ["J. Moreau", "Thomas Droniou", "Philippe Lebourg", "Paul Armagnat"]}]}, {"DBLP title": "A novel array-based test methodology for local process variation monitoring.", "DBLP authors": ["Tseng-Chin Luo", "Mango Chia-Tso Chao", "Michael S.-Y. Wu", "Kuo-Tsai Li", "Chin C. Hsia", "Huan-Chi Tseng", "Chuen-Uan Huang", "Yuan-Yao Chang", "Samuel C. Pan", "Konrad K.-L. Young"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355656", "OA papers": [{"PaperId": "https://openalex.org/W2036547494", "PaperTitle": "A novel array-based test methodology for local process variation monitoring", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Taiwan Semiconductor Manufacturing Company (Taiwan)": 9.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Tseng-Chin Luo", "Mango C.-T. Chao", "Michael C. Wu", "Kuo-Tsai Li", "Chin Hsia", "Huan-Chi Tseng", "Chuen-Uan Huang", "Yuan-Yao Chang", "Samuel Pan", "Konrad K.-L. Young"]}]}, {"DBLP title": "Fast circuit topology based method to configure the scan chains in Illinois Scan architecture.", "DBLP authors": ["Swapneel Donglikar", "Mainak Banga", "Maheshwar Chandrasekar", "Michael S. Hsiao"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355661", "OA papers": [{"PaperId": "https://openalex.org/W2113528815", "PaperTitle": "Fast circuit topology based method to configure the scan chains in Illinois Scan architecture", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Virginia Tech": 4.0}, "Authors": ["Swapneel Donglikar", "Mainak Banga", "Maheshwar Chandrasekar", "Michael Hsiao"]}]}, {"DBLP title": "Tolerance of performance degrading faults for effective yield improvement.", "DBLP authors": ["Tong-Yu Hsieh", "Melvin A. Breuer", "Murali Annavaram", "Sandeep K. Gupta", "Kuen-Jong Lee"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355594", "OA papers": [{"PaperId": "https://openalex.org/W2110346044", "PaperTitle": "Tolerance of performance degrading faults for effective yield improvement", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"National Cheng Kung University": 2.0, "University of Southern California": 3.0}, "Authors": ["Tong-Yu Hsieh", "Melvin A. Breuer", "Murali Annavaram", "Sandeep K. S. Gupta", "Kuen-Jong Lee"]}]}, {"DBLP title": "Testing 3D chips containing through-silicon vias.", "DBLP authors": ["Erik Jan Marinissen", "Yervant Zorian"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355573", "OA papers": [{"PaperId": "https://openalex.org/W2132155220", "PaperTitle": "Testing 3D chips containing through-silicon vias", "Year": 2009, "CitationCount": 256, "EstimatedCitation": 256, "Affiliations": {"Imec": 1.0, "Virage Logic, 47100 Bayside Parkway, Fremont, CA 94538, United States of America": 1.0}, "Authors": ["Erik Jan Marinissen", "Yervant Zorian"]}]}, {"DBLP title": "Doing more with less - An IEEE 1149.7 embedded tutorial : Standard for reduced-pin and enhanced-functionality test access port and boundary-scan architecture.", "DBLP authors": ["Adam W. Ley"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355572", "OA papers": [{"PaperId": "https://openalex.org/W2140583442", "PaperTitle": "Doing more with less - An IEEE 1149.7 embedded tutorial : Standard for reduced-pin and enhanced-functionality test access port and boundary-scan architecture", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"ASSET InterTech, Inc. Richardson TX, USA": 1.0}, "Authors": ["Adam W Ley"]}]}, {"DBLP title": "Test access mechanism for multiple identical cores.", "DBLP authors": ["Grady Giles", "Jing Wang", "Anuja Sehgal", "Kedarnath J. Balakrishnan", "James Wingfield"], "year": 2009, "doi": "https://doi.org/10.1109/TEST.2009.5355560", "OA papers": [{"PaperId": "https://openalex.org/W4233842484", "PaperTitle": "Test access mechanism for multiple identical cores", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Grady Giles", "Jing Wang", "Anuja Sehgal", "K.J. Balakrishnan", "J. Wingfield"]}]}]