[{"name":"方志鵬","email":"jpfang@ntut.edu.tw","latestUpdate":"2009-09-25 12:58:24","objective":"介紹VLSI設計流程及技術地圖\n基本演算法\n分割\n平面規劃\n擺置、繞線(整體繞線、細部繞線)\n時脈及電線/接地繞線\n壓縮佈置後最佳化\n時序建模及最佳化\n訊號/電源完整性\n其它和製作及可靠度有關之議題","schedule":"Introduction to VLSI design flow/automation, technology roadmap, and CMOS Technology (第一、二週)\nAlgorithmic graph theory and computational complexity (第三、四週)\nPhysical design\nfloorplanning (第五、六、七週)\ncompaction (第八、九、十週)\nplacement (第十一、十二週)\nglobal routing (第十三、十四週)\ndetail routing (第十五、十六週)\nTerm project (第十七、十八週)\n","scorePolicy":"Mid-Term Exam  (30%)\nPresence &amp; Quiz (20%)\nHomework/mini-programming assignments/Final Project  (40%)\n","materials":"1、Sadiq M. Sait &amp; Habib Youssef, VLSI Physical Design Automation: Theory and Practice, Word Science,  2006.\n2、S. H. Gerez, Algorithms for VLSI Design Automation, John Wiley &amp; Sons, 1999.\n3、Naveed Sherwani, Algorithms for VLSI Physical Design Automation, 3th Ed., Kluwer Academic Publishers (KAP), 2003","foreignLanguageTextbooks":false}]
