<root><simulation><result_generated_time />2023-11-08 03:44:32<layer><layer_spec />{'B': 1, 'K': 1280, 'C': 320, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />20070400<total_data_size_element />{'W': 409600, 'I': 15680, 'O': 62720}<total_data_reuse />{'W': 49, 'I': 1280.0, 'O': 320}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1024, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 32)], [('OY', 32)]], [], [], []]<I />[[], [[('OX', 32)], [('OY', 32)]], [], []]<O />[[], [[('OX', 32)], [('OY', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 7, 'OX': 7, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('C', 4)], [('C', 16), ('K', 4), ('C', 5), ('K', 20)], []]<I />[[('K', 16), ('C', 4), ('C', 16), ('K', 4)], [('C', 5), ('K', 20)], []]<O />[[('K', 16), ('C', 4), ('C', 16), ('K', 4), ('C', 5)], [('K', 20)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [49.0, 1, 1, 1], 'I': [1.0, 64.0, 20.0, 1.0], 'O': [1.0, 320, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 3276800, 3276800], 'I': [512, 125440, 125440], 'O': [512, 501760, 501760], 'O_partial': [512, 0, 0], 'O_final': [0, 501760, 501760]}<actual_mem_utilization_individual />{'W': [1.0, 0.1, 0.0], 'I': [1.0, 0.08, 0.0], 'O': [1.0, 0.31, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.49, 0.0], 'I': [1.0, 0.49, 0.0], 'O': [1.0, 0.49, 0.0]}<effective_mem_size_bit />{'W': [32, 204800, 3276800], 'I': [512, 125440, 125440], 'O': [512, 25088, 501760], 'O_partial': [512, 0, 0], 'O_final': [0, 25088, 501760]}<total_unit_count />{'W': [1024, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [1024.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[409600, 409600], [409600, 409600], [409600, 0]]<I />[[1254400, 313600], [6553600, 15680], [15680, 0]]<O />[[(20007680, 20070400), (62720, 0)], [(0, 1310720), (62720, 0)], [(0, 62720), (0, 0)]]<O_partial />[[(20007680, 20070400), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (62720, 0)], [(0, 1310720), (62720, 0)], [(0, 62720), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[51200, 51200], [6400, 6400], [1600, 0]]<I />[[156800, 39200], [102400, 245], [61, 0]]<O />[[(2500960, 2508800), (7840, 0)], [(0, 20480), (980, 0)], [(0, 245), (0, 0)]]<O_partial />[([2500960, 2508800], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [7840, 0]), ([0, 20480], [980, 0]), ([0, 245], [0, 0])]</mem_access_count_word><mac_count><active />20070400<idle />399360000</mac_count></basic_info><energy><total_energy />63860371.4<mem_energy_breakdown><W />[35.9, 1268.4, 2131.0]<I />[67.0, 10803.3, 81.6]<O />[1757.6, 2005.9, 326.3]</mem_energy_breakdown><MAC_energy><active_MAC />43873894.4<idle_MAC />19968000.0<total />63841894.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0465<utilization_without_data_loading />0.0479<utilization_spatial />0.0479<utilization_temporal_with_data_loading />0.9726<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />421128<latency_cycle_without_data_loading />409600<ideal_computing_cycle />409600<data_loading><load_cycle_total />11528<load_cycle_individual />{'W': [8, 6400, 0], 'I': [1024, 5120, 0]}<load_cycle_combined />{'W': 6400, 'I': 5120}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-409599], [-358344, -403137], [-409600, -409600]], 'I': [[-409599], [-100584, 0], [-409600, -409600]], 'O': [[-409600], [-81760, -61440], [-389120, -404480]]}<mem_stall_cycle_shared />{'W': [[-409599], [-358344, 0], [0, 0]], 'I': [[-409599], [-100584, 0], [0, 0]], 'O': [[-409600], [-81760, -61440], [-389120, -404480]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 3276800, 3276800], 'I': [512, 125440, 125440], 'O': [512, 501760, 501760], 'O_partial': [512, 0, 0], 'O_final': [0, 501760, 501760]}<data_size_each_level_total />{'W': [512, 3276800, 3276800], 'I': [524288, 125440, 125440], 'O': [524288, 501760, 501760]}<loop_cycles_each_level />{'W': [64, 409600, 409600], 'I': [4096, 409600, 409600], 'O': [20480, 409600, 409600]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [4, 20, 1], 'O': [5, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.1], [128.0, 6.4], [6.4, 6.4]], 'O': [[8.0, 0.0], [25.6, 25.6], [25.6, 25.6]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.5], [512.0, 128.0], [128.0, 6.4]], 'O': [[8.0, 0.1], [128.0, 25.6], [25.6, 25.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.5], [512.0, 6.4], [6.4, 0]], 'O': [[8.0, 0.1], [128.0, 25.6], [25.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [545.6, 142.4], [14.4, 25.6]], 'I': [[8.0, 0.5], [545.6, 142.4], [14.4, 25.6]], 'O': [[8.0, 0.1], [545.6, 142.4], [14.4, 25.6]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 409600], [64, 64, 6400], [409600, 409600, 1]], 'I': [[1, 1, 409600], [1024, 4096, 100], [409600, 409600, 1]], 'O': [[1, 1, 409600], [4096, 20480, 20], [409600, 409600, 1]]}<trans_time_real />{'W': [[0, 1, 409600], [[8, 64, 6400], [1, 64, 6400]], [[6400, 409600, 1], [1600, 409600, 1]]], 'I': [[0, 1, 409600], [[8, 4096, 100], [1024, 4096, 100]], [[5120, 409600, 1], [1280, 409600, 1]]], 'O': [[0, 1, 409600], [[8, 20480, 20], [1024, 20480, 20]], [[20480, 409600, 1], [5120, 409600, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -63], [-403200, -408000]], 'I': [[-1], [-1016, 0], [-404480, -408320]], 'O': [[-1], [-4088, -3072], [-389120, -404480]]}<single_stall_count />{'W': [409599, 6399, 0], 'I': [409599, 99, 0], 'O': [409600, 20, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [51192, 0], 'I': [101376, 0], 'O': [20480, 20480]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [20480, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-257032, -409600], [-389120, -389120]], 1: [[-409600, -409600], [-389120, -409600]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />150.0<mem_area />121.7<mem_area_percentage />81.1 %</area></results><elapsed_time_second />1.329</simulation></root>