INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/matmul_hls.hlsrun_package_summary, at Mon Sep 15 23:20:20 2025
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run package -work_dir /home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls -config /home/siddharth/Project-Demo/matmul-ip/matmul/hls_config.cfg -cmdlineconfig /home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Sep 15 23:20:21 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'siddharth' on host 'zenbook' (Linux_x86_64 version 6.14.0-29-generic) on Mon Sep 15 23:20:22 IST 2025
INFO: [HLS 200-10] On os Ubuntu 24.04.3 LTS
INFO: [HLS 200-10] In directory '/home/siddharth/Project-Demo/matmul-ip/matmul'
INFO: [HLS 200-2005] Using work_dir /home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/siddharth/Project-Demo/matmul-ip/matmul_hls.cpp' from /home/siddharth/Project-Demo/matmul-ip/matmul/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/siddharth/Project-Demo/matmul-ip/matmul_hls.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=matmul_hls' from /home/siddharth/Project-Demo/matmul-ip/matmul/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/siddharth/Project-Demo/matmul-ip/matmul/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/siddharth/Project-Demo/matmul-ip/matmul/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/siddharth/Project-Demo/matmul-ip/matmul/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Sep 15 23:20:25 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/hls_data.json outdir=/home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/impl/ip srcdir=/home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/impl/ip/misc
INFO: Copied 14 verilog file(s) to /home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/impl/ip/hdl/verilog
INFO: Copied 12 vhdl file(s) to /home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/impl/ip/drivers
INFO: Import ports from HDL: /home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/impl/ip/hdl/vhdl/matmul_hls.vhd (matmul_hls)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4stream interface stream_in
INFO: Add axi4stream interface stream_out
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/impl/ip/component.xml
INFO: Created IP archive /home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/impl/ip/xilinx_com_hls_matmul_hls_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Sep 15 23:20:32 2025...
INFO: [HLS 200-802] Generated output file matmul_hls/matmul_hls.zip
INFO: [HLS 200-112] Total CPU user time: 11.64 seconds. Total CPU system time: 0.85 seconds. Total elapsed time: 20.81 seconds; peak allocated memory: 327.793 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 24s
