Time resolution is 1 ps
$finish called at time : 300 ns : File "C:/FPGA_lab/lab/sync_4bit_up_behavioral/sync_4bit_up_behavioral.srcs/sim_1/new/sync_sim.v" Line 32
