Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/shifterFunction_10.v" into library work
Parsing module <shifterFunction_10>.
Analyzing Verilog file "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/seven_seg_5.v" into library work
Parsing module <seven_seg_5>.
Analyzing Verilog file "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/decoder_6.v" into library work
Parsing module <decoder_6>.
Analyzing Verilog file "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/counter_4.v" into library work
Parsing module <counter_4>.
Analyzing Verilog file "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/cmpFunction_9.v" into library work
Parsing module <cmpFunction_9>.
Analyzing Verilog file "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/boolFunction_8.v" into library work
Parsing module <boolFunction_8>.
Analyzing Verilog file "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/adderFunction_7.v" into library work
Parsing module <adderFunction_7>.
Analyzing Verilog file "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/multi_seven_seg_2.v" into library work
Parsing module <multi_seven_seg_2>.
Analyzing Verilog file "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/alu_3.v" into library work
Parsing module <alu_3>.
Analyzing Verilog file "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <multi_seven_seg_2>.

Elaborating module <counter_4>.

Elaborating module <seven_seg_5>.

Elaborating module <decoder_6>.

Elaborating module <alu_3>.

Elaborating module <adderFunction_7>.

Elaborating module <boolFunction_8>.

Elaborating module <cmpFunction_9>.

Elaborating module <shifterFunction_10>.
WARNING:HDLCompiler:413 - "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 124: Result of 8-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_dip<22:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <M_store_b_q>.
    Found 6-bit register for signal <M_store_alufn_q>.
    Found 16-bit register for signal <M_store_temp_q>.
    Found 1-bit register for signal <M_store_z_q>.
    Found 1-bit register for signal <M_store_v_q>.
    Found 1-bit register for signal <M_store_n_q>.
    Found 16-bit register for signal <M_store_correct_q>.
    Found 8-bit register for signal <M_store_status_q>.
    Found 29-bit register for signal <M_counter_q>.
    Found 4-bit register for signal <M_case_state_q>.
    Found 5-bit register for signal <M_state_q>.
    Found 16-bit register for signal <M_store_a_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 50                                             |
    | Inputs             | 3                                              |
    | Outputs            | 21                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 29-bit adder for signal <M_counter_q[28]_GND_1_o_add_488_OUT> created at line 1073.
    Found 4-bit adder for signal <M_case_state_q[3]_GND_1_o_add_490_OUT> created at line 1075.
    Found 32-bit 21-to-1 multiplexer for signal <M_seg_values> created at line 136.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 100
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 100
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 100
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 100
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 100
    Found 1-bit tristate buffer for signal <avr_rx> created at line 100
    Found 16-bit comparator equal for signal <M_store_correct_q[15]_M_alumod_result[15]_equal_475_o> created at line 1050
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 114 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 121 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <multi_seven_seg_2>.
    Related source file is "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/multi_seven_seg_2.v".
    Found 5-bit adder for signal <M_ctr_value[1]_GND_3_o_add_0_OUT> created at line 48.
    Found 63-bit shifter logical right for signal <n0010> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_2> synthesized.

Synthesizing Unit <counter_4>.
    Related source file is "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/counter_4.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_4_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_4> synthesized.

Synthesizing Unit <seven_seg_5>.
    Related source file is "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/seven_seg_5.v".
    Found 32x7-bit Read Only RAM for signal <_n0056>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <seven_seg_5> synthesized.

Synthesizing Unit <decoder_6>.
    Related source file is "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/decoder_6.v".
    Summary:
	no macro.
Unit <decoder_6> synthesized.

Synthesizing Unit <alu_3>.
    Related source file is "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/alu_3.v".
    Found 16-bit 4-to-1 multiplexer for signal <result> created at line 89.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu_3> synthesized.

Synthesizing Unit <adderFunction_7>.
    Related source file is "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/adderFunction_7.v".
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_2_OUT> created at line 29.
    Found 16-bit adder for signal <a[15]_b[15]_add_0_OUT> created at line 25.
    Found 16x16-bit multiplier for signal <n0030> created at line 33.
    Found 16-bit 4-to-1 multiplexer for signal <temp> created at line 23.
    Found 1-bit 3-to-1 multiplexer for signal <v> created at line 23.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <adderFunction_7> synthesized.

Synthesizing Unit <boolFunction_8>.
    Related source file is "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/boolFunction_8.v".
    Found 1-bit 4-to-1 multiplexer for signal <res<0>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <res<1>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <res<2>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <res<3>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <res<4>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <res<5>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <res<6>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <res<7>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <res<8>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <res<9>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <res<10>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <res<11>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <res<12>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <res<13>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <res<14>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <res<15>> created at line 11.
    Summary:
	inferred  16 Multiplexer(s).
Unit <boolFunction_8> synthesized.

Synthesizing Unit <cmpFunction_9>.
    Related source file is "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/cmpFunction_9.v".
    Found 1-bit 4-to-1 multiplexer for signal <temp> created at line 21.
    Summary:
	inferred   1 Multiplexer(s).
Unit <cmpFunction_9> synthesized.

Synthesizing Unit <shifterFunction_10>.
    Related source file is "C:/Users/1003383/Desktop/finalALU16bit/work/planAhead/ALUProject/ALUProject.srcs/sources_1/imports/verilog/shifterFunction_10.v".
WARNING:Xst:647 - Input <b<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_0_OUT> created at line 20
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_1_OUT> created at line 23
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_2_OUT> created at line 26
    Found 16-bit 4-to-1 multiplexer for signal <res> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifterFunction_10> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x7-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 18-bit adder                                          : 1
 29-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 13
 1-bit register                                        : 3
 16-bit register                                       : 4
 18-bit register                                       : 1
 29-bit register                                       : 1
 4-bit register                                        : 2
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 16-bit comparator equal                               : 1
# Multiplexers                                         : 144
 1-bit 2-to-1 multiplexer                              : 21
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 17
 16-bit 2-to-1 multiplexer                             : 58
 16-bit 4-to-1 multiplexer                             : 3
 18-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 2
 29-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 15
 32-bit 21-to-1 multiplexer                            : 1
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 19
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 63-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter_4>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_4> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top_0>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
The following registers are absorbed into counter <M_case_state_q>: 1 register on signal <M_case_state_q>.
Unit <mojo_top_0> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_5>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0056> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char<4:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_5> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x7-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 5-bit adder                                           : 1
# Counters                                             : 3
 18-bit up counter                                     : 1
 29-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 85
 Flip-Flops                                            : 85
# Comparators                                          : 1
 16-bit comparator equal                               : 1
# Multiplexers                                         : 164
 1-bit 2-to-1 multiplexer                              : 45
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 17
 16-bit 2-to-1 multiplexer                             : 58
 16-bit 4-to-1 multiplexer                             : 3
 24-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 15
 32-bit 21-to-1 multiplexer                            : 1
 6-bit 2-to-1 multiplexer                              : 19
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 63-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:5]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00010 | 00001
 00001 | 00010
 00011 | 00011
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 01100 | 01100
 01101 | 01101
 01110 | 01110
 01111 | 01111
 10000 | 10000
-------------------
WARNING:Xst:1293 - FF/Latch <M_store_status_q_6> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_store_status_q_7> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <M_counter_q_17> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_18> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_19> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_20> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_21> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_22> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_23> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_24> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_25> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_26> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_27> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_28> of sequential type is unconnected in block <mojo_top_0>.
INFO:Xst:2261 - The FF/Latch <M_store_correct_q_5> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <M_store_correct_q_7> <M_store_correct_q_9> 
INFO:Xst:2261 - The FF/Latch <M_store_correct_q_6> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <M_store_correct_q_8> <M_store_correct_q_14> 

Optimizing unit <mojo_top_0> ...

Optimizing unit <alu_3> ...

Optimizing unit <adderFunction_7> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 10.
FlipFlop M_state_q_FSM_FFd1 has been replicated 1 time(s)
FlipFlop M_state_q_FSM_FFd2 has been replicated 1 time(s)
FlipFlop M_state_q_FSM_FFd3 has been replicated 1 time(s)
FlipFlop M_state_q_FSM_FFd4 has been replicated 1 time(s)
FlipFlop M_state_q_FSM_FFd5 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 722
#      GND                         : 4
#      INV                         : 2
#      LUT1                        : 17
#      LUT2                        : 19
#      LUT3                        : 30
#      LUT4                        : 78
#      LUT5                        : 145
#      LUT6                        : 276
#      MUXCY                       : 69
#      MUXF7                       : 12
#      VCC                         : 3
#      XORCY                       : 67
# FlipFlops/Latches                : 128
#      FDR                         : 28
#      FDRE                        : 96
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 79
#      IBUF                        : 29
#      OBUF                        : 44
#      OBUFT                       : 6
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             128  out of  11440     1%  
 Number of Slice LUTs:                  567  out of   5720     9%  
    Number used as Logic:               567  out of   5720     9%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    607
   Number with an unused Flip Flop:     479  out of    607    78%  
   Number with an unused LUT:            40  out of    607     6%  
   Number of fully used LUT-FF pairs:    88  out of    607    14%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          81
 Number of bonded IOBs:                  80  out of    102    78%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 128   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 11.529ns (Maximum Frequency: 86.740MHz)
   Minimum input arrival time before clock: 11.991ns
   Maximum output required time after clock: 23.640ns
   Maximum combinational path delay: 24.102ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.529ns (frequency: 86.740MHz)
  Total number of paths / destination ports: 64216 / 347
-------------------------------------------------------------------------
Delay:               11.529ns (Levels of Logic = 8)
  Source:            M_state_q_FSM_FFd4_1 (FF)
  Destination:       M_store_temp_q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: M_state_q_FSM_FFd4_1 to M_store_temp_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.525   1.340  M_state_q_FSM_FFd4_1 (M_state_q_FSM_FFd4_1)
     LUT5:I0->O           72   0.254   2.100  _n1216<4>1 (io_led_23_OBUF)
     LUT4:I2->O            5   0.250   0.840  Mmux_M_alumod_b71 (M_alumod_b<15>)
     begin scope: 'alumod:b<15>'
     begin scope: 'alumod/adder:b<15>'
     DSP48A1:A15->M12      2   3.265   1.156  Mmult_n0030 (n0030<12>)
     LUT5:I0->O            3   0.254   1.042  z11 (z10)
     end scope: 'alumod/adder:z10'
     end scope: 'alumod:z10'
     LUT6:I2->O            1   0.254   0.000  Mmux_M_store_temp_d25_G (N180)
     MUXF7:I1->O           1   0.175   0.000  Mmux_M_store_temp_d25 (M_store_temp_d<0>)
     FDRE:D                    0.074          M_store_temp_q_0
    ----------------------------------------
    Total                     11.529ns (5.051ns logic, 6.478ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6461 / 155
-------------------------------------------------------------------------
Offset:              11.991ns (Levels of Logic = 8)
  Source:            io_button<2> (PAD)
  Destination:       M_store_temp_q_0 (FF)
  Destination Clock: clk rising

  Data Path: io_button<2> to M_store_temp_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           112   1.328   2.522  io_button_2_IBUF (io_button_2_IBUF)
     LUT4:I0->O           11   0.254   1.038  Mmux_M_alumod_a161 (M_alumod_a<9>)
     begin scope: 'alumod:a<9>'
     begin scope: 'alumod/adder:a<9>'
     DSP48A1:B9->M12       2   3.894   1.156  Mmult_n0030 (n0030<12>)
     LUT5:I0->O            3   0.254   1.042  z11 (z10)
     end scope: 'alumod/adder:z10'
     end scope: 'alumod:z10'
     LUT6:I2->O            1   0.254   0.000  Mmux_M_store_temp_d25_G (N180)
     MUXF7:I1->O           1   0.175   0.000  Mmux_M_store_temp_d25 (M_store_temp_d<0>)
     FDRE:D                    0.074          M_store_temp_q_0
    ----------------------------------------
    Total                     11.991ns (6.233ns logic, 5.758ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2676288 / 34
-------------------------------------------------------------------------
Offset:              23.640ns (Levels of Logic = 20)
  Source:            M_state_q_FSM_FFd4_1 (FF)
  Destination:       io_seg<6> (PAD)
  Source Clock:      clk rising

  Data Path: M_state_q_FSM_FFd4_1 to io_seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.525   1.340  M_state_q_FSM_FFd4_1 (M_state_q_FSM_FFd4_1)
     LUT5:I0->O           72   0.254   2.100  _n1216<4>1 (io_led_23_OBUF)
     LUT4:I2->O            5   0.250   0.840  Mmux_M_alumod_b71 (M_alumod_b<15>)
     begin scope: 'alumod:b<15>'
     begin scope: 'alumod/adder:b<15>'
     DSP48A1:A15->M9       2   3.265   1.156  Mmult_n0030 (n0030<9>)
     LUT6:I1->O            3   0.254   1.042  z9 (z8)
     LUT4:I0->O            1   0.254   1.112  z12 (M_alumod_z)
     end scope: 'alumod/adder:z'
     LUT6:I1->O            1   0.254   1.112  Mmux_result312 (result<0>)
     end scope: 'alumod:result<0>'
     LUT6:I1->O            1   0.254   0.000  Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_lut<0> (Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<0> (Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<1> (Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<2> (Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<3> (Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<4> (Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<4>)
     MUXCY:CI->O           8   0.235   1.220  Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<5> (M_store_correct_q[15]_M_alumod_result[15]_equal_475_o)
     LUT5:I1->O            1   0.254   0.958  Sh151131_SW0 (N155)
     LUT6:I2->O            1   0.254   0.958  Sh151131 (Sh15113)
     LUT6:I2->O            7   0.254   1.340  Sh15114 (Sh151)
     LUT5:I0->O            1   0.254   0.681  io_seg<0>1 (io_seg_0_OBUF)
     OBUF:I->O                 2.912          io_seg_0_OBUF (io_seg<0>)
    ----------------------------------------
    Total                     23.640ns (9.781ns logic, 13.859ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 260155 / 7
-------------------------------------------------------------------------
Delay:               24.102ns (Levels of Logic = 20)
  Source:            io_button<2> (PAD)
  Destination:       io_seg<6> (PAD)

  Data Path: io_button<2> to io_seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           112   1.328   2.522  io_button_2_IBUF (io_button_2_IBUF)
     LUT4:I0->O           11   0.254   1.038  Mmux_M_alumod_a161 (M_alumod_a<9>)
     begin scope: 'alumod:a<9>'
     begin scope: 'alumod/adder:a<9>'
     DSP48A1:B9->M9        2   3.894   1.156  Mmult_n0030 (n0030<9>)
     LUT6:I1->O            3   0.254   1.042  z9 (z8)
     LUT4:I0->O            1   0.254   1.112  z12 (M_alumod_z)
     end scope: 'alumod/adder:z'
     LUT6:I1->O            1   0.254   1.112  Mmux_result312 (result<0>)
     end scope: 'alumod:result<0>'
     LUT6:I1->O            1   0.254   0.000  Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_lut<0> (Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<0> (Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<1> (Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<2> (Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<3> (Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<4> (Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<4>)
     MUXCY:CI->O           8   0.235   1.220  Mcompar_M_store_correct_q[15]_M_alumod_result[15]_equal_475_o_cy<5> (M_store_correct_q[15]_M_alumod_result[15]_equal_475_o)
     LUT5:I1->O            1   0.254   0.958  Sh151131_SW0 (N155)
     LUT6:I2->O            1   0.254   0.958  Sh151131 (Sh15113)
     LUT6:I2->O            7   0.254   1.340  Sh15114 (Sh151)
     LUT5:I0->O            1   0.254   0.681  io_seg<0>1 (io_seg_0_OBUF)
     OBUF:I->O                 2.912          io_seg_0_OBUF (io_seg<0>)
    ----------------------------------------
    Total                     24.102ns (10.963ns logic, 13.139ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.529|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.35 secs
 
--> 

Total memory usage is 271532 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    4 (   0 filtered)

