Source Block: hdl/library/axi_ad9434/axi_ad9434.v@171:181@HdlStmAssign
  wire            adc_or_if_s;

  // clock/reset assignments
  assign up_clk  = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;
  assign drp_clk = up_clk;

  axi_ad9434_if #(
    .PCORE_DEVTYPE(PCORE_DEVTYPE),
    .PCORE_IODELAY_GROUP(PCORE_IODELAY_GROUP))
  i_if(

Diff Content:
+ 176   assign adc_enable = 1'b1;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9434/axi_ad9434.v@170:180
  wire    [47:0]  adc_data_if_s;
  wire            adc_or_if_s;

  // clock/reset assignments
  assign up_clk  = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;
  assign drp_clk = up_clk;

  axi_ad9434_if #(
    .PCORE_DEVTYPE(PCORE_DEVTYPE),
    .PCORE_IODELAY_GROUP(PCORE_IODELAY_GROUP))

Clone Blocks 2:
hdl/library/axi_ad9434/axi_ad9434.v@169:179

  wire    [47:0]  adc_data_if_s;
  wire            adc_or_if_s;

  // clock/reset assignments
  assign up_clk  = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;
  assign drp_clk = up_clk;

  axi_ad9434_if #(
    .PCORE_DEVTYPE(PCORE_DEVTYPE),

