Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/ECE/ganesr3/Desktop/coe4ds4_lab3_2018_working_directory/experiment2/ --output-directory=/home/ECE/ganesr3/Desktop/coe4ds4_lab3_2018_working_directory/experiment2/experiment2/ --report-file=bsf:/home/ECE/ganesr3/Desktop/coe4ds4_lab3_2018_working_directory/experiment2/experiment2.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/ECE/ganesr3/Desktop/coe4ds4_lab3_2018_working_directory/experiment2/experiment2.qsys
Progress: Loading experiment2/experiment2.qsys
Progress: Reading input file
Progress: Adding CLOCK_50_I [clock_source 12.0]
Progress: Parameterizing module CLOCK_50_I
Progress: Adding sram_0 [altera_up_avalon_sram 11.0]
Progress: Parameterizing module sram_0
Progress: Adding cpu_0 [altera_nios2_qsys 12.0]
Progress: Parameterizing module cpu_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding LED_RED_O [altera_avalon_pio 12.0]
Progress: Parameterizing module LED_RED_O
Progress: Adding LED_GREEN_O [altera_avalon_pio 12.0]
Progress: Parameterizing module LED_GREEN_O
Progress: Adding SWITCH_I [altera_avalon_pio 12.0]
Progress: Parameterizing module SWITCH_I
Progress: Adding PUSH_BUTTON_I [altera_avalon_pio 12.0]
Progress: Parameterizing module PUSH_BUTTON_I
Progress: Adding PS2_controller_component_0 [PS2_controller_component 1.0]
Progress: Parameterizing module PS2_controller_component_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: experiment2.SWITCH_I: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: experiment2.PUSH_BUTTON_I: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/ECE/ganesr3/Desktop/coe4ds4_lab3_2018_working_directory/experiment2/ --output-directory=/home/ECE/ganesr3/Desktop/coe4ds4_lab3_2018_working_directory/experiment2/experiment2/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/home/ECE/ganesr3/Desktop/coe4ds4_lab3_2018_working_directory/experiment2/experiment2.sopcinfo --report-file=html:/home/ECE/ganesr3/Desktop/coe4ds4_lab3_2018_working_directory/experiment2/experiment2.html --report-file=qip:/home/ECE/ganesr3/Desktop/coe4ds4_lab3_2018_working_directory/experiment2/experiment2/synthesis/experiment2.qip --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/ECE/ganesr3/Desktop/coe4ds4_lab3_2018_working_directory/experiment2/experiment2.qsys
Progress: Loading experiment2/experiment2.qsys
Progress: Reading input file
Progress: Adding CLOCK_50_I [clock_source 12.0]
Progress: Parameterizing module CLOCK_50_I
Progress: Adding sram_0 [altera_up_avalon_sram 11.0]
Progress: Parameterizing module sram_0
Progress: Adding cpu_0 [altera_nios2_qsys 12.0]
Progress: Parameterizing module cpu_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding LED_RED_O [altera_avalon_pio 12.0]
Progress: Parameterizing module LED_RED_O
Progress: Adding LED_GREEN_O [altera_avalon_pio 12.0]
Progress: Parameterizing module LED_GREEN_O
Progress: Adding SWITCH_I [altera_avalon_pio 12.0]
Progress: Parameterizing module SWITCH_I
Progress: Adding PUSH_BUTTON_I [altera_avalon_pio 12.0]
Progress: Parameterizing module PUSH_BUTTON_I
Progress: Adding PS2_controller_component_0 [PS2_controller_component 1.0]
Progress: Parameterizing module PS2_controller_component_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: experiment2.SWITCH_I: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: experiment2.PUSH_BUTTON_I: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: experiment2: Generating experiment2 "experiment2" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 9 modules, 37 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 19 modules, 77 connections
Info: merlin_domain_transform: After transform: 38 modules, 205 connections
Info: merlin_router_transform: After transform: 48 modules, 245 connections
Info: merlin_burst_transform: After transform: 49 modules, 249 connections
Info: reset_adaptation_transform: After transform: 50 modules, 195 connections
Info: merlin_network_to_switch_transform: After transform: 69 modules, 235 connections
Info: merlin_width_transform: After transform: 71 modules, 241 connections
Info: merlin_interrupt_mapper_transform: After transform: 72 modules, 244 connections
Info: sram_0: Starting Generation of SRAM or SSRAM Controller
Info: sram_0: "experiment2" instantiated altera_up_avalon_sram "sram_0"
Info: cpu_0: Starting RTL generation for module 'experiment2_cpu_0'
Info: cpu_0:   Generation command is [exec /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /tools/altera/12.0/quartus/common/ip/altera/common/perl/5.8.3 -I /tools/altera/12.0/quartus/sopc_builder/bin/europa -I /tools/altera/12.0/quartus/sopc_builder/bin/perl_lib -I /tools/altera/12.0/quartus/sopc_builder/bin -I /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=experiment2_cpu_0 --dir=/tmp/alt7559_4883896938843437751.dir/0005_cpu_0_gen/ --quartus_dir=/tools/altera/12.0/quartus --verilog --config=/tmp/alt7559_4883896938843437751.dir/0005_cpu_0_gen//experiment2_cpu_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu_0: # 2018.01.28 17:47:05 (*) Starting Nios II generation
Info: cpu_0: # 2018.01.28 17:47:05 (*)   No license required to generate encrypted Nios II/e.
Info: cpu_0: # 2018.01.28 17:47:05 (*)   Elaborating CPU configuration settings
Info: cpu_0: # 2018.01.28 17:47:05 (*)   Creating all objects for CPU
Info: cpu_0: # 2018.01.28 17:47:06 (*)   Generating RTL from CPU objects
Info: cpu_0: # 2018.01.28 17:47:06 (*)   Creating plain-text RTL
Info: cpu_0: # 2018.01.28 17:47:08 (*) Done Nios II generation
Info: cpu_0: Done RTL generation for module 'experiment2_cpu_0'
Info: cpu_0: "experiment2" instantiated altera_nios2_qsys "cpu_0"
Error: Generation stopped, 63 or more modules remaining
Info: experiment2: Done experiment2" with 29 modules, 12 files, 612328 bytes
Error: ip-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create HDL design files for synthesis
