$date
	Tue May 25 19:46:47 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module BancoPruebas $end
$var wire 1 # valid_out_l2_estru $end
$var wire 1 $ valid_out_l2 $end
$var wire 1 % valid_out1_estru $end
$var wire 1 & valid_out1 $end
$var wire 1 ' valid_out0_estru $end
$var wire 1 ( valid_out0 $end
$var wire 1 ) valid3 $end
$var wire 1 * valid2 $end
$var wire 1 + valid1 $end
$var wire 1 , valid0 $end
$var wire 8 - data_out_l2_estru [7:0] $end
$var wire 8 . data_out_l2 [7:0] $end
$var wire 8 / data_out1_estru [7:0] $end
$var wire 8 0 data_out1 [7:0] $end
$var wire 8 1 data_out0_estru [7:0] $end
$var wire 8 2 data_out0 [7:0] $end
$var wire 8 3 data_in3 [7:0] $end
$var wire 8 4 data_in2 [7:0] $end
$var wire 8 5 data_in1 [7:0] $end
$var wire 8 6 data_in0 [7:0] $end
$var wire 1 7 cclk $end
$var wire 1 8 bclk $end
$var wire 1 9 aclk $end
$scope module main_muxes $end
$var wire 1 $ valid_out_l2 $end
$var wire 1 & valid_out1 $end
$var wire 1 ( valid_out0 $end
$var wire 1 ) valid3 $end
$var wire 1 * valid2 $end
$var wire 1 + valid1 $end
$var wire 1 , valid0 $end
$var wire 8 : data_out_l2 [7:0] $end
$var wire 8 ; data_out1 [7:0] $end
$var wire 8 < data_out0 [7:0] $end
$var wire 8 = data_in3 [7:0] $end
$var wire 8 > data_in2 [7:0] $end
$var wire 8 ? data_in1 [7:0] $end
$var wire 8 @ data_in0 [7:0] $end
$var wire 1 7 cclk $end
$var wire 1 8 bclk $end
$var wire 1 9 aclk $end
$scope module muxL1_1 $end
$var wire 1 + valid1 $end
$var wire 1 , valid0 $end
$var wire 8 A data_in1 [7:0] $end
$var wire 8 B data_in0 [7:0] $end
$var wire 1 8 bclk $end
$var wire 1 9 aclk $end
$var reg 8 C data_out0 [7:0] $end
$var reg 1 ( valid_out0 $end
$upscope $end
$scope module muxL1_2 $end
$var wire 1 ) valid1 $end
$var wire 1 * valid0 $end
$var wire 8 D data_in1 [7:0] $end
$var wire 8 E data_in0 [7:0] $end
$var wire 1 8 bclk $end
$var wire 1 9 aclk $end
$var reg 8 F data_out0 [7:0] $end
$var reg 1 & valid_out0 $end
$upscope $end
$scope module muxL2 $end
$var wire 8 G data_in0 [7:0] $end
$var wire 8 H data_in1 [7:0] $end
$var wire 1 ( valid0 $end
$var wire 1 & valid1 $end
$var wire 1 7 bclk $end
$var wire 1 8 aclk $end
$var reg 8 I data_out0 [7:0] $end
$var reg 1 $ valid_out0 $end
$upscope $end
$upscope $end
$scope module mux_estru $end
$var wire 1 # valid_out_l2 $end
$var wire 1 % valid_out1 $end
$var wire 1 ' valid_out0 $end
$var wire 1 ) valid3 $end
$var wire 1 * valid2 $end
$var wire 1 + valid1 $end
$var wire 1 , valid0 $end
$var wire 8 J data_out_l2 [7:0] $end
$var wire 8 K data_out1 [7:0] $end
$var wire 8 L data_out0 [7:0] $end
$var wire 8 M data_in3 [7:0] $end
$var wire 8 N data_in2 [7:0] $end
$var wire 8 O data_in1 [7:0] $end
$var wire 8 P data_in0 [7:0] $end
$var wire 1 7 cclk $end
$var wire 1 8 bclk $end
$var wire 1 9 aclk $end
$scope module muxL_estructural1_1 $end
$var wire 1 ' valid_out0 $end
$var wire 1 + valid1 $end
$var wire 1 , valid0 $end
$var wire 8 Q data_out0 [7:0] $end
$var wire 8 R data_in1 [7:0] $end
$var wire 8 S data_in0 [7:0] $end
$var wire 1 8 bclk $end
$var wire 1 9 aclk $end
$var wire 1 T _24_ $end
$var wire 1 U _23_ $end
$var wire 1 V _22_ $end
$var wire 1 W _21_ $end
$var wire 1 X _20_ $end
$var wire 1 Y _19_ $end
$var wire 1 Z _18_ $end
$var wire 1 [ _17_ $end
$var wire 1 \ _16_ $end
$var wire 1 ] _15_ $end
$var wire 1 ^ _14_ $end
$var wire 1 _ _13_ $end
$var wire 1 ` _12_ $end
$var wire 1 a _11_ $end
$var wire 1 b _10_ $end
$var wire 1 c _09_ $end
$var wire 1 d _08_ $end
$var wire 1 e _07_ $end
$var wire 1 f _06_ $end
$var wire 1 g _05_ $end
$var wire 1 h _04_ $end
$var wire 1 i _03_ $end
$var wire 1 j _02_ $end
$var wire 1 k _01_ $end
$var wire 8 l _00_ [7:0] $end
$scope module _25_ $end
$var wire 1 j Y $end
$var wire 1 9 A $end
$upscope $end
$scope module _26_ $end
$var wire 1 j A $end
$var wire 1 i Y $end
$var wire 1 + B $end
$upscope $end
$scope module _27_ $end
$var wire 1 h Y $end
$var wire 1 , B $end
$var wire 1 9 A $end
$upscope $end
$scope module _28_ $end
$var wire 1 h A $end
$var wire 1 i B $end
$var wire 1 k Y $end
$upscope $end
$scope module _29_ $end
$var wire 1 g Y $end
$var wire 1 + A $end
$upscope $end
$scope module _30_ $end
$var wire 1 g B $end
$var wire 1 f Y $end
$var wire 1 9 A $end
$upscope $end
$scope module _31_ $end
$var wire 1 f A $end
$var wire 1 m B $end
$var wire 1 e Y $end
$upscope $end
$scope module _32_ $end
$var wire 1 d Y $end
$var wire 1 , A $end
$upscope $end
$scope module _33_ $end
$var wire 1 j A $end
$var wire 1 d B $end
$var wire 1 c Y $end
$upscope $end
$scope module _34_ $end
$var wire 1 c A $end
$var wire 1 n B $end
$var wire 1 b Y $end
$upscope $end
$scope module _35_ $end
$var wire 1 b A $end
$var wire 1 e B $end
$var wire 1 o Y $end
$upscope $end
$scope module _36_ $end
$var wire 1 f A $end
$var wire 1 p B $end
$var wire 1 a Y $end
$upscope $end
$scope module _37_ $end
$var wire 1 c A $end
$var wire 1 q B $end
$var wire 1 ` Y $end
$upscope $end
$scope module _38_ $end
$var wire 1 ` A $end
$var wire 1 a B $end
$var wire 1 r Y $end
$upscope $end
$scope module _39_ $end
$var wire 1 f A $end
$var wire 1 s B $end
$var wire 1 _ Y $end
$upscope $end
$scope module _40_ $end
$var wire 1 c A $end
$var wire 1 t B $end
$var wire 1 ^ Y $end
$upscope $end
$scope module _41_ $end
$var wire 1 ^ A $end
$var wire 1 _ B $end
$var wire 1 u Y $end
$upscope $end
$scope module _42_ $end
$var wire 1 f A $end
$var wire 1 v B $end
$var wire 1 ] Y $end
$upscope $end
$scope module _43_ $end
$var wire 1 c A $end
$var wire 1 w B $end
$var wire 1 \ Y $end
$upscope $end
$scope module _44_ $end
$var wire 1 \ A $end
$var wire 1 ] B $end
$var wire 1 x Y $end
$upscope $end
$scope module _45_ $end
$var wire 1 f A $end
$var wire 1 y B $end
$var wire 1 [ Y $end
$upscope $end
$scope module _46_ $end
$var wire 1 c A $end
$var wire 1 z B $end
$var wire 1 Z Y $end
$upscope $end
$scope module _47_ $end
$var wire 1 Z A $end
$var wire 1 [ B $end
$var wire 1 { Y $end
$upscope $end
$scope module _48_ $end
$var wire 1 f A $end
$var wire 1 | B $end
$var wire 1 Y Y $end
$upscope $end
$scope module _49_ $end
$var wire 1 c A $end
$var wire 1 } B $end
$var wire 1 X Y $end
$upscope $end
$scope module _50_ $end
$var wire 1 X A $end
$var wire 1 Y B $end
$var wire 1 ~ Y $end
$upscope $end
$scope module _51_ $end
$var wire 1 f A $end
$var wire 1 !" B $end
$var wire 1 W Y $end
$upscope $end
$scope module _52_ $end
$var wire 1 c A $end
$var wire 1 "" B $end
$var wire 1 V Y $end
$upscope $end
$scope module _53_ $end
$var wire 1 V A $end
$var wire 1 W B $end
$var wire 1 #" Y $end
$upscope $end
$scope module _54_ $end
$var wire 1 f A $end
$var wire 1 $" B $end
$var wire 1 U Y $end
$upscope $end
$scope module _55_ $end
$var wire 1 c A $end
$var wire 1 %" B $end
$var wire 1 T Y $end
$upscope $end
$scope module _56_ $end
$var wire 1 T A $end
$var wire 1 U B $end
$var wire 1 &" Y $end
$upscope $end
$scope module _57_ $end
$var wire 1 k D $end
$var wire 1 8 C $end
$var reg 1 ' Q $end
$upscope $end
$scope module _58_ $end
$var wire 1 '" D $end
$var wire 1 8 C $end
$var reg 1 (" Q $end
$upscope $end
$scope module _59_ $end
$var wire 1 )" D $end
$var wire 1 8 C $end
$var reg 1 *" Q $end
$upscope $end
$scope module _60_ $end
$var wire 1 +" D $end
$var wire 1 8 C $end
$var reg 1 ," Q $end
$upscope $end
$scope module _61_ $end
$var wire 1 -" D $end
$var wire 1 8 C $end
$var reg 1 ." Q $end
$upscope $end
$scope module _62_ $end
$var wire 1 /" D $end
$var wire 1 8 C $end
$var reg 1 0" Q $end
$upscope $end
$scope module _63_ $end
$var wire 1 1" D $end
$var wire 1 8 C $end
$var reg 1 2" Q $end
$upscope $end
$scope module _64_ $end
$var wire 1 3" D $end
$var wire 1 8 C $end
$var reg 1 4" Q $end
$upscope $end
$scope module _65_ $end
$var wire 1 5" D $end
$var wire 1 8 C $end
$var reg 1 6" Q $end
$upscope $end
$upscope $end
$scope module muxL_estructural1_2 $end
$var wire 8 7" data_in0 [7:0] $end
$var wire 1 ' valid0 $end
$var wire 1 # valid_out0 $end
$var wire 1 % valid1 $end
$var wire 8 8" data_out0 [7:0] $end
$var wire 8 9" data_in1 [7:0] $end
$var wire 1 7 bclk $end
$var wire 1 8 aclk $end
$var wire 1 :" _24_ $end
$var wire 1 ;" _23_ $end
$var wire 1 <" _22_ $end
$var wire 1 =" _21_ $end
$var wire 1 >" _20_ $end
$var wire 1 ?" _19_ $end
$var wire 1 @" _18_ $end
$var wire 1 A" _17_ $end
$var wire 1 B" _16_ $end
$var wire 1 C" _15_ $end
$var wire 1 D" _14_ $end
$var wire 1 E" _13_ $end
$var wire 1 F" _12_ $end
$var wire 1 G" _11_ $end
$var wire 1 H" _10_ $end
$var wire 1 I" _09_ $end
$var wire 1 J" _08_ $end
$var wire 1 K" _07_ $end
$var wire 1 L" _06_ $end
$var wire 1 M" _05_ $end
$var wire 1 N" _04_ $end
$var wire 1 O" _03_ $end
$var wire 1 P" _02_ $end
$var wire 1 Q" _01_ $end
$var wire 8 R" _00_ [7:0] $end
$scope module _25_ $end
$var wire 1 P" Y $end
$var wire 1 8 A $end
$upscope $end
$scope module _26_ $end
$var wire 1 P" A $end
$var wire 1 O" Y $end
$var wire 1 % B $end
$upscope $end
$scope module _27_ $end
$var wire 1 ' B $end
$var wire 1 N" Y $end
$var wire 1 8 A $end
$upscope $end
$scope module _28_ $end
$var wire 1 N" A $end
$var wire 1 O" B $end
$var wire 1 Q" Y $end
$upscope $end
$scope module _29_ $end
$var wire 1 M" Y $end
$var wire 1 % A $end
$upscope $end
$scope module _30_ $end
$var wire 1 M" B $end
$var wire 1 L" Y $end
$var wire 1 8 A $end
$upscope $end
$scope module _31_ $end
$var wire 1 L" A $end
$var wire 1 S" B $end
$var wire 1 K" Y $end
$upscope $end
$scope module _32_ $end
$var wire 1 ' A $end
$var wire 1 J" Y $end
$upscope $end
$scope module _33_ $end
$var wire 1 P" A $end
$var wire 1 J" B $end
$var wire 1 I" Y $end
$upscope $end
$scope module _34_ $end
$var wire 1 I" A $end
$var wire 1 T" B $end
$var wire 1 H" Y $end
$upscope $end
$scope module _35_ $end
$var wire 1 H" A $end
$var wire 1 K" B $end
$var wire 1 U" Y $end
$upscope $end
$scope module _36_ $end
$var wire 1 L" A $end
$var wire 1 V" B $end
$var wire 1 G" Y $end
$upscope $end
$scope module _37_ $end
$var wire 1 I" A $end
$var wire 1 W" B $end
$var wire 1 F" Y $end
$upscope $end
$scope module _38_ $end
$var wire 1 F" A $end
$var wire 1 G" B $end
$var wire 1 X" Y $end
$upscope $end
$scope module _39_ $end
$var wire 1 L" A $end
$var wire 1 Y" B $end
$var wire 1 E" Y $end
$upscope $end
$scope module _40_ $end
$var wire 1 I" A $end
$var wire 1 Z" B $end
$var wire 1 D" Y $end
$upscope $end
$scope module _41_ $end
$var wire 1 D" A $end
$var wire 1 E" B $end
$var wire 1 [" Y $end
$upscope $end
$scope module _42_ $end
$var wire 1 L" A $end
$var wire 1 \" B $end
$var wire 1 C" Y $end
$upscope $end
$scope module _43_ $end
$var wire 1 I" A $end
$var wire 1 ]" B $end
$var wire 1 B" Y $end
$upscope $end
$scope module _44_ $end
$var wire 1 B" A $end
$var wire 1 C" B $end
$var wire 1 ^" Y $end
$upscope $end
$scope module _45_ $end
$var wire 1 L" A $end
$var wire 1 _" B $end
$var wire 1 A" Y $end
$upscope $end
$scope module _46_ $end
$var wire 1 I" A $end
$var wire 1 `" B $end
$var wire 1 @" Y $end
$upscope $end
$scope module _47_ $end
$var wire 1 @" A $end
$var wire 1 A" B $end
$var wire 1 a" Y $end
$upscope $end
$scope module _48_ $end
$var wire 1 L" A $end
$var wire 1 b" B $end
$var wire 1 ?" Y $end
$upscope $end
$scope module _49_ $end
$var wire 1 I" A $end
$var wire 1 c" B $end
$var wire 1 >" Y $end
$upscope $end
$scope module _50_ $end
$var wire 1 >" A $end
$var wire 1 ?" B $end
$var wire 1 d" Y $end
$upscope $end
$scope module _51_ $end
$var wire 1 L" A $end
$var wire 1 e" B $end
$var wire 1 =" Y $end
$upscope $end
$scope module _52_ $end
$var wire 1 I" A $end
$var wire 1 f" B $end
$var wire 1 <" Y $end
$upscope $end
$scope module _53_ $end
$var wire 1 <" A $end
$var wire 1 =" B $end
$var wire 1 g" Y $end
$upscope $end
$scope module _54_ $end
$var wire 1 L" A $end
$var wire 1 h" B $end
$var wire 1 ;" Y $end
$upscope $end
$scope module _55_ $end
$var wire 1 I" A $end
$var wire 1 i" B $end
$var wire 1 :" Y $end
$upscope $end
$scope module _56_ $end
$var wire 1 :" A $end
$var wire 1 ;" B $end
$var wire 1 j" Y $end
$upscope $end
$scope module _57_ $end
$var wire 1 Q" D $end
$var wire 1 7 C $end
$var reg 1 # Q $end
$upscope $end
$scope module _58_ $end
$var wire 1 k" D $end
$var wire 1 7 C $end
$var reg 1 l" Q $end
$upscope $end
$scope module _59_ $end
$var wire 1 m" D $end
$var wire 1 7 C $end
$var reg 1 n" Q $end
$upscope $end
$scope module _60_ $end
$var wire 1 o" D $end
$var wire 1 7 C $end
$var reg 1 p" Q $end
$upscope $end
$scope module _61_ $end
$var wire 1 q" D $end
$var wire 1 7 C $end
$var reg 1 r" Q $end
$upscope $end
$scope module _62_ $end
$var wire 1 s" D $end
$var wire 1 7 C $end
$var reg 1 t" Q $end
$upscope $end
$scope module _63_ $end
$var wire 1 u" D $end
$var wire 1 7 C $end
$var reg 1 v" Q $end
$upscope $end
$scope module _64_ $end
$var wire 1 w" D $end
$var wire 1 7 C $end
$var reg 1 x" Q $end
$upscope $end
$scope module _65_ $end
$var wire 1 y" D $end
$var wire 1 7 C $end
$var reg 1 z" Q $end
$upscope $end
$upscope $end
$scope module muxL_estructural2 $end
$var wire 1 % valid_out0 $end
$var wire 1 ) valid1 $end
$var wire 1 * valid0 $end
$var wire 8 {" data_out0 [7:0] $end
$var wire 8 |" data_in1 [7:0] $end
$var wire 8 }" data_in0 [7:0] $end
$var wire 1 8 bclk $end
$var wire 1 9 aclk $end
$var wire 1 ~" _24_ $end
$var wire 1 !# _23_ $end
$var wire 1 "# _22_ $end
$var wire 1 ## _21_ $end
$var wire 1 $# _20_ $end
$var wire 1 %# _19_ $end
$var wire 1 &# _18_ $end
$var wire 1 '# _17_ $end
$var wire 1 (# _16_ $end
$var wire 1 )# _15_ $end
$var wire 1 *# _14_ $end
$var wire 1 +# _13_ $end
$var wire 1 ,# _12_ $end
$var wire 1 -# _11_ $end
$var wire 1 .# _10_ $end
$var wire 1 /# _09_ $end
$var wire 1 0# _08_ $end
$var wire 1 1# _07_ $end
$var wire 1 2# _06_ $end
$var wire 1 3# _05_ $end
$var wire 1 4# _04_ $end
$var wire 1 5# _03_ $end
$var wire 1 6# _02_ $end
$var wire 1 7# _01_ $end
$var wire 8 8# _00_ [7:0] $end
$scope module _25_ $end
$var wire 1 6# Y $end
$var wire 1 9 A $end
$upscope $end
$scope module _26_ $end
$var wire 1 6# A $end
$var wire 1 5# Y $end
$var wire 1 ) B $end
$upscope $end
$scope module _27_ $end
$var wire 1 4# Y $end
$var wire 1 * B $end
$var wire 1 9 A $end
$upscope $end
$scope module _28_ $end
$var wire 1 4# A $end
$var wire 1 5# B $end
$var wire 1 7# Y $end
$upscope $end
$scope module _29_ $end
$var wire 1 3# Y $end
$var wire 1 ) A $end
$upscope $end
$scope module _30_ $end
$var wire 1 3# B $end
$var wire 1 2# Y $end
$var wire 1 9 A $end
$upscope $end
$scope module _31_ $end
$var wire 1 2# A $end
$var wire 1 9# B $end
$var wire 1 1# Y $end
$upscope $end
$scope module _32_ $end
$var wire 1 0# Y $end
$var wire 1 * A $end
$upscope $end
$scope module _33_ $end
$var wire 1 6# A $end
$var wire 1 0# B $end
$var wire 1 /# Y $end
$upscope $end
$scope module _34_ $end
$var wire 1 /# A $end
$var wire 1 :# B $end
$var wire 1 .# Y $end
$upscope $end
$scope module _35_ $end
$var wire 1 .# A $end
$var wire 1 1# B $end
$var wire 1 ;# Y $end
$upscope $end
$scope module _36_ $end
$var wire 1 2# A $end
$var wire 1 <# B $end
$var wire 1 -# Y $end
$upscope $end
$scope module _37_ $end
$var wire 1 /# A $end
$var wire 1 =# B $end
$var wire 1 ,# Y $end
$upscope $end
$scope module _38_ $end
$var wire 1 ,# A $end
$var wire 1 -# B $end
$var wire 1 ># Y $end
$upscope $end
$scope module _39_ $end
$var wire 1 2# A $end
$var wire 1 ?# B $end
$var wire 1 +# Y $end
$upscope $end
$scope module _40_ $end
$var wire 1 /# A $end
$var wire 1 @# B $end
$var wire 1 *# Y $end
$upscope $end
$scope module _41_ $end
$var wire 1 *# A $end
$var wire 1 +# B $end
$var wire 1 A# Y $end
$upscope $end
$scope module _42_ $end
$var wire 1 2# A $end
$var wire 1 B# B $end
$var wire 1 )# Y $end
$upscope $end
$scope module _43_ $end
$var wire 1 /# A $end
$var wire 1 C# B $end
$var wire 1 (# Y $end
$upscope $end
$scope module _44_ $end
$var wire 1 (# A $end
$var wire 1 )# B $end
$var wire 1 D# Y $end
$upscope $end
$scope module _45_ $end
$var wire 1 2# A $end
$var wire 1 E# B $end
$var wire 1 '# Y $end
$upscope $end
$scope module _46_ $end
$var wire 1 /# A $end
$var wire 1 F# B $end
$var wire 1 &# Y $end
$upscope $end
$scope module _47_ $end
$var wire 1 &# A $end
$var wire 1 '# B $end
$var wire 1 G# Y $end
$upscope $end
$scope module _48_ $end
$var wire 1 2# A $end
$var wire 1 H# B $end
$var wire 1 %# Y $end
$upscope $end
$scope module _49_ $end
$var wire 1 /# A $end
$var wire 1 I# B $end
$var wire 1 $# Y $end
$upscope $end
$scope module _50_ $end
$var wire 1 $# A $end
$var wire 1 %# B $end
$var wire 1 J# Y $end
$upscope $end
$scope module _51_ $end
$var wire 1 2# A $end
$var wire 1 K# B $end
$var wire 1 ## Y $end
$upscope $end
$scope module _52_ $end
$var wire 1 /# A $end
$var wire 1 L# B $end
$var wire 1 "# Y $end
$upscope $end
$scope module _53_ $end
$var wire 1 "# A $end
$var wire 1 ## B $end
$var wire 1 M# Y $end
$upscope $end
$scope module _54_ $end
$var wire 1 2# A $end
$var wire 1 N# B $end
$var wire 1 !# Y $end
$upscope $end
$scope module _55_ $end
$var wire 1 /# A $end
$var wire 1 O# B $end
$var wire 1 ~" Y $end
$upscope $end
$scope module _56_ $end
$var wire 1 ~" A $end
$var wire 1 !# B $end
$var wire 1 P# Y $end
$upscope $end
$scope module _57_ $end
$var wire 1 7# D $end
$var wire 1 8 C $end
$var reg 1 % Q $end
$upscope $end
$scope module _58_ $end
$var wire 1 Q# D $end
$var wire 1 8 C $end
$var reg 1 R# Q $end
$upscope $end
$scope module _59_ $end
$var wire 1 S# D $end
$var wire 1 8 C $end
$var reg 1 T# Q $end
$upscope $end
$scope module _60_ $end
$var wire 1 U# D $end
$var wire 1 8 C $end
$var reg 1 V# Q $end
$upscope $end
$scope module _61_ $end
$var wire 1 W# D $end
$var wire 1 8 C $end
$var reg 1 X# Q $end
$upscope $end
$scope module _62_ $end
$var wire 1 Y# D $end
$var wire 1 8 C $end
$var reg 1 Z# Q $end
$upscope $end
$scope module _63_ $end
$var wire 1 [# D $end
$var wire 1 8 C $end
$var reg 1 \# Q $end
$upscope $end
$scope module _64_ $end
$var wire 1 ]# D $end
$var wire 1 8 C $end
$var reg 1 ^# Q $end
$upscope $end
$scope module _65_ $end
$var wire 1 _# D $end
$var wire 1 8 C $end
$var reg 1 `# Q $end
$upscope $end
$upscope $end
$upscope $end
$scope module probador $end
$var reg 1 9 aclk $end
$var reg 1 8 bclk $end
$var reg 1 7 cclk $end
$var reg 8 a# data_in0 [7:0] $end
$var reg 8 b# data_in1 [7:0] $end
$var reg 8 c# data_in2 [7:0] $end
$var reg 8 d# data_in3 [7:0] $end
$var reg 1 , valid0 $end
$var reg 1 + valid1 $end
$var reg 1 * valid2 $end
$var reg 1 ) valid3 $end
$upscope $end
$upscope $end
$scope module DFFSR $end
$var wire 1 e# C $end
$var wire 1 f# D $end
$var wire 1 g# R $end
$var wire 1 h# S $end
$var reg 1 i# Q $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xi#
zh#
zg#
zf#
ze#
b0 d#
b0 c#
b0 b#
b0 a#
x`#
0_#
x^#
0]#
x\#
0[#
xZ#
0Y#
xX#
0W#
xV#
0U#
xT#
0S#
xR#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
b0 8#
07#
16#
15#
14#
13#
02#
11#
10#
0/#
1.#
1-#
1,#
1+#
1*#
1)#
1(#
1'#
1&#
1%#
1$#
1##
1"#
1!#
1~"
b0 }"
b0 |"
bx {"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
bx R"
xQ"
1P"
xO"
1N"
xM"
xL"
xK"
xJ"
0I"
1H"
xG"
1F"
xE"
1D"
xC"
1B"
xA"
1@"
x?"
1>"
x="
1<"
x;"
1:"
bx 9"
bx 8"
bx 7"
x6"
05"
x4"
03"
x2"
01"
x0"
0/"
x."
0-"
x,"
0+"
x*"
0)"
x("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
b0 l
0k
1j
1i
1h
1g
0f
1e
1d
0c
1b
1a
1`
1_
1^
1]
1\
1[
1Z
1Y
1X
1W
1V
1U
1T
b0 S
b0 R
bx Q
b0 P
b0 O
b0 N
b0 M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
b0 E
b0 D
bx C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
bx <
bx ;
bx :
09
08
07
b0 6
b0 5
b0 4
b0 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
0,
0+
0*
0)
x(
x'
x&
x%
x$
x#
z"
z!
$end
#5
b0 .
b0 :
b0 I
17
#10
0k"
0m"
0o"
0q"
0s"
0u"
0w"
0y"
0U"
0X"
0["
0^"
0a"
0d"
0g"
b0 R"
0j"
0Q"
1J"
0T"
0W"
0Z"
0]"
0`"
0c"
0f"
0i"
1M"
0S"
0V"
0Y"
0\"
0_"
0b"
0e"
0h"
0'
0("
0*"
0,"
0."
00"
02"
04"
b0 1
b0 L
b0 Q
b0 7"
06"
0%
0R#
0T#
0V#
0X#
0Z#
0\#
0^#
b0 /
b0 K
b0 9"
b0 {"
0`#
1H"
1F"
1D"
1B"
1@"
1>"
1<"
1:"
1K"
1G"
1E"
1C"
1A"
1?"
1="
1;"
1O"
0I"
0L"
1N"
0P"
0(
b0 2
b0 <
b0 C
b0 G
0&
b0 0
b0 ;
b0 F
b0 H
07
18
#15
0z"
0x"
0v"
0t"
0r"
0p"
0n"
b0 -
b0 J
b0 8"
0l"
0#
0$
17
#20
1Q#
1U#
1W#
1Y#
1]#
1_#
1'"
1)"
1+"
1-"
1/"
11"
13"
15"
1;#
1A#
1D#
1G#
1M#
b11011101 8#
1P#
1o
1r
1u
1x
1{
1~
1#"
b11111111 l
1&"
0.#
0*#
0(#
0&#
0"#
0~"
0b
0`
0^
0\
0Z
0X
0V
0T
17#
1k
1/#
1c
04#
0h
1N#
1K#
1B#
1?#
1O#
1L#
1F#
1C#
1@#
1:#
1$"
1!"
1|
1v
1s
1p
1%"
1""
1}
1z
1w
1t
1q
1n
03#
00#
0g
0d
b11001100 3
b11001100 =
b11001100 D
b11001100 M
b11001100 |"
b11001100 d#
b11011101 4
b11011101 >
b11011101 E
b11011101 N
b11011101 }"
b11011101 c#
b11101110 5
b11101110 ?
b11101110 A
b11101110 O
b11101110 R
b11101110 b#
b11111111 6
b11111111 @
b11111111 B
b11111111 P
b11111111 S
b11111111 a#
1)
1*
1+
1,
1P"
06#
0j
07
08
19
#25
17
#30
1k"
1m"
1o"
1q"
1s"
1u"
1w"
1y"
1U"
1X"
1["
1^"
1a"
1d"
1g"
b11111111 R"
1j"
0H"
0F"
0D"
0B"
0@"
0>"
0<"
0:"
1Q"
1I"
0N"
1h"
1e"
1_"
1\"
1Y"
1S"
0M"
1i"
1f"
1c"
1`"
1]"
1Z"
1W"
1T"
0J"
1`#
1^#
1Z#
1X#
1V#
b11011101 /
b11011101 K
b11011101 9"
b11011101 {"
1R#
1%
16"
14"
12"
10"
1."
1,"
1*"
b11111111 1
b11111111 L
b11111111 Q
b11111111 7"
1("
1'
0P"
1&
b11011101 0
b11011101 ;
b11011101 F
b11011101 H
1(
b11111111 2
b11111111 <
b11111111 C
b11111111 G
07
18
#35
1z"
1x"
1v"
1t"
1r"
1p"
1n"
b11111111 -
b11111111 J
b11111111 8"
1l"
1#
1$
b11111111 .
b11111111 :
b11111111 I
17
#40
0m"
0u"
0Q#
0Y#
0'"
0/"
0X"
b11011101 R"
0d"
0;#
b11001100 8#
0G#
0o
b11101110 l
0{
1H"
1F"
1D"
1B"
1@"
1>"
1<"
1:"
1.#
1*#
1(#
1&#
1"#
1~"
1b
1`
1^
1\
1Z
1X
1V
1T
0K"
0E"
0C"
0A"
0="
0;"
0+#
0)#
0##
0!#
0a
0_
0]
0Y
0W
0U
0O"
0I"
05#
0/#
0i
0c
1L"
1N"
12#
14#
1f
1h
1P"
16#
1j
07
08
09
#45
0n"
b11011101 -
b11011101 J
b11011101 8"
0v"
b11011101 .
b11011101 :
b11011101 I
17
#50
0k"
0s"
0U"
0a"
0T"
0`"
0S"
0_"
0("
b11101110 1
b11101110 L
b11101110 Q
b11101110 7"
00"
0R#
b11001100 /
b11001100 K
b11001100 9"
b11001100 {"
0Z#
1m"
1u"
1X"
b11101110 R"
1d"
1H"
0F"
0D"
0B"
1@"
0>"
0<"
0:"
1K"
1E"
1C"
1A"
1="
1;"
1O"
1I"
0L"
0N"
0P"
b11101110 2
b11101110 <
b11101110 C
b11101110 G
b11001100 0
b11001100 ;
b11001100 F
b11001100 H
07
18
#55
1v"
0t"
1n"
b11101110 -
b11101110 J
b11101110 8"
0l"
b11101110 .
b11101110 :
b11101110 I
17
#60
0]#
0U#
03"
0+"
0M#
0A#
0#"
0u
0K#
0?#
0L#
0@#
0!"
0s
0""
0t
b10001000 3
b10001000 =
b10001000 D
b10001000 M
b10001000 |"
b10001000 d#
b10011001 4
b10011001 >
b10011001 E
b10011001 N
b10011001 }"
b10011001 c#
b10101010 5
b10101010 ?
b10101010 A
b10101010 O
b10101010 R
b10101010 b#
b10111011 6
b10111011 @
b10111011 B
b10111011 P
b10111011 S
b10111011 a#
0m"
0u"
1Q#
1Y#
1'"
1/"
0X"
b11001100 R"
0d"
1;#
b10011001 8#
1G#
1o
b10111011 l
1{
1F"
1D"
1B"
1>"
1<"
1:"
0.#
1*#
0(#
0&#
1"#
0~"
0b
0`
1^
0\
0Z
0X
1V
0T
0E"
0C"
0="
0;"
1+#
1)#
1##
1!#
1a
1_
1]
1Y
1W
1U
0O"
0I"
15#
1/#
1i
1c
1L"
1N"
02#
04#
0f
0h
1P"
06#
0j
07
08
19
#65
0n"
b11001100 -
b11001100 J
b11001100 8"
0v"
b11001100 .
b11001100 :
b11001100 I
17
#70
0w"
1s"
0o"
1k"
0g"
1a"
0["
1U"
0@"
0H"
0e"
1_"
0Y"
1S"
0f"
1`"
0Z"
1T"
0^#
1Z#
0V#
b10011001 /
b10011001 K
b10011001 9"
b10011001 {"
1R#
04"
10"
0,"
b10111011 1
b10111011 L
b10111011 Q
b10111011 7"
1("
1m"
1u"
1X"
b10111011 R"
1d"
0F"
1D"
0B"
0>"
1<"
0:"
1E"
1C"
1="
1;"
1O"
1I"
0L"
0N"
0P"
b10011001 0
b10011001 ;
b10011001 F
b10011001 H
b10111011 2
b10111011 <
b10111011 C
b10111011 G
07
18
#75
0x"
1v"
1t"
0p"
1n"
b10111011 -
b10111011 J
b10111011 8"
1l"
b10111011 .
b10111011 :
b10111011 I
17
#80
0m"
0u"
0Q#
0Y#
0'"
0/"
0X"
b10011001 R"
0d"
0;#
b10001000 8#
0G#
0o
b10101010 l
0{
1H"
1F"
1B"
1@"
1>"
1:"
1.#
1(#
1&#
1~"
1b
1`
1\
1Z
1X
1T
0K"
0C"
0A"
0;"
0)#
0!#
0a
0]
0Y
0U
0O"
0I"
05#
0/#
0i
0c
1L"
1N"
12#
14#
1f
1h
1P"
16#
1j
07
08
09
#85
0n"
b10011001 -
b10011001 J
b10011001 8"
0v"
b10011001 .
b10011001 :
b10011001 I
17
#90
0k"
0s"
0U"
0a"
0T"
0`"
0S"
0_"
0("
b10101010 1
b10101010 L
b10101010 Q
b10101010 7"
00"
0R#
b10001000 /
b10001000 K
b10001000 9"
b10001000 {"
0Z#
1m"
1u"
1X"
b10101010 R"
1d"
1H"
0F"
0B"
1@"
0>"
0:"
1K"
1C"
1A"
1;"
1O"
1I"
0L"
0N"
0P"
b10101010 2
b10101010 <
b10101010 C
b10101010 G
b10001000 0
b10001000 ;
b10001000 F
b10001000 H
07
18
#95
1v"
0t"
1n"
b10101010 -
b10101010 J
b10101010 8"
0l"
b10101010 .
b10101010 :
b10101010 I
17
#100
0_#
1]#
1[#
0W#
1U#
1S#
05"
01"
0-"
0)"
0P#
1M#
1J#
0D#
1A#
1>#
0&"
0~
0x
0r
0k
0"#
0$#
0*#
0,#
0N#
0B#
0O#
1L#
1I#
0C#
1@#
1=#
0$"
0|
0v
0p
0%"
0}
0z
0w
0q
0n
13#
1g
1d
b0 3
b0 =
b0 D
b0 M
b0 |"
b0 d#
b1110111 4
b1110111 >
b1110111 E
b1110111 N
b1110111 }"
b1110111 c#
b0 5
b0 ?
b0 A
b0 O
b0 R
b0 b#
b0 6
b0 @
b0 B
b0 P
b0 S
b0 a#
0)
0+
0,
0m"
0u"
1Q#
1Y#
0'"
0/"
0X"
b10001000 R"
0d"
1;#
b1110111 8#
1G#
0o
b0 l
0{
1F"
1B"
1>"
1:"
0.#
1(#
0&#
1~"
1b
1`
1\
1Z
1X
1T
0C"
0;"
1)#
1!#
1a
1]
1Y
1U
0O"
0I"
15#
1/#
1i
0c
1L"
1N"
02#
04#
0f
1h
1P"
06#
0j
07
08
19
#105
0n"
b10001000 -
b10001000 J
b10001000 8"
0v"
b10001000 .
b10001000 :
b10001000 I
17
#110
0y"
0q"
0j"
0^"
0Q"
0h"
1e"
1b"
1_"
0\"
1Y"
1V"
1S"
0i"
0c"
0]"
0W"
1J"
0`#
1^#
1\#
1Z#
0X#
1V#
1T#
b1110111 /
b1110111 K
b1110111 9"
b1110111 {"
1R#
06"
02"
0."
b0 1
b0 L
b0 Q
b0 7"
0*"
0'
0m"
0u"
0X"
b0 R"
0d"
1F"
1B"
1>"
1:"
1C"
1;"
1O"
0I"
0L"
1N"
0P"
b1110111 0
b1110111 ;
b1110111 F
b1110111 H
0(
b0 2
b0 <
b0 C
b0 G
07
18
#115
0z"
b0 -
b0 J
b0 8"
0r"
0#
0$
b0 .
b0 :
b0 I
17
#120
0Q#
0S#
0U#
0Y#
0[#
0]#
1k"
1m"
1o"
1s"
1u"
1w"
0;#
0>#
0A#
0G#
0J#
b0 8#
0M#
1U"
1X"
1["
1a"
1d"
b1110111 R"
1g"
1Q"
1.#
1,#
1*#
1&#
1$#
1"#
0K"
0G"
0E"
0A"
0?"
0="
07#
0O"
0/#
1L"
14#
1P"
16#
1j
07
08
09
#125
1#
1l"
1n"
1p"
1t"
1v"
b1110111 -
b1110111 J
b1110111 8"
1x"
1$
b1110111 .
b1110111 :
b1110111 I
17
#130
1M"
0S"
0V"
0Y"
0_"
0b"
0e"
0%
0R#
0T#
0V#
0Z#
0\#
b0 /
b0 K
b0 9"
b0 {"
0^#
0k"
0m"
0o"
0s"
0u"
0w"
0U"
0X"
0["
0a"
0d"
b0 R"
0g"
0Q"
1K"
1G"
1E"
1A"
1?"
1="
1O"
0L"
0P"
0&
b0 0
b0 ;
b0 F
b0 H
07
18
#135
0x"
0v"
0t"
0p"
0n"
b0 -
b0 J
b0 8"
0l"
0#
0$
b0 .
b0 :
b0 I
17
#140
10#
0L#
0I#
0F#
0@#
0=#
0:#
0*
b0 4
b0 >
b0 E
b0 N
b0 }"
b0 c#
0Q#
0S#
0U#
0Y#
0[#
0]#
0;#
0>#
0A#
0G#
0J#
b0 8#
0M#
1.#
1,#
1*#
1&#
1$#
1"#
07#
0/#
14#
1P"
06#
0j
07
08
19
#145
17
#150
0P"
07
18
#155
17
#160
1P"
16#
1j
07
08
09
#165
17
#170
0P"
07
18
#175
17
#180
1P"
06#
0j
07
08
19
