Active-HDL 15.0.261.9132 2024-10-17 20:17:39

Elaboration top modules:
Architecture                  structural(internal_connections)


---------------------------------------------------------------------------------------------------------
Entity               | Architecture | Library   | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------------------
internal_connections | structural   | RISCVCORE |      | 15.0.261.9132 (Windows64) | -O3
pc_mux               | behavioral   | RISCVCORE |      | 15.0.261.9132 (Windows64) | -O3
pc4adder             | rtl          | RISCVCORE |      | 15.0.261.9132 (Windows64) | -O3
program_counter      | rtl          | RISCVCORE |      | 15.0.261.9132 (Windows64) | -O3
---------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------
VHDL Package                        | Library   | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------------------
standard                            | std       |      |                           | <unavailable>
TEXTIO                              | std       |      | 15.0.261.9132 (Windows64) |  -2019
std_logic_1164                      | ieee      |      | 15.0.261.9132 (Windows64) |  -2008
NUMERIC_STD                         | ieee      |      | 15.0.261.9132 (Windows64) |  -2008
---------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------
Library                             | Comment
---------------------------------------------------------------------------------------------------------
ieee                                | Standard IEEE packages library
RISCVCORE                           | None
std                                 | Standard VHDL library
---------------------------------------------------------------------------------------------------------
