fibonacci.c
ARM-A15 2GHz

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000023                       # Number of seconds simulated
sim_ticks                                    23256500                       # Number of ticks simulated
final_tick                                   23256500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  33708                       # Simulator instruction rate (inst/s)
host_op_rate                                    38761                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               97245938                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652000                       # Number of bytes of host memory used
host_seconds                                     0.24                       # Real time elapsed on the host
sim_insts                                        8060                       # Number of instructions simulated
sim_ops                                          9269                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     23256500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           18368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               28672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        18368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          18368                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              287                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              161                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  448                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          789800701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          443058930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1232859631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     789800701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         789800701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         789800701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         443058930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1232859631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       287.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       161.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000583750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                  887                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          448                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        448                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   28672                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    28672                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 50                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                  9                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 93                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 31                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 16                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                  9                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 45                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                13                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                13                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                 5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                56                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                 4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                       23160000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    448                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      252                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      148                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       38                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples           66                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     368.484848                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    238.444086                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    333.605767                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            15     22.73%     22.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           18     27.27%     50.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           10     15.15%     65.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            3      4.55%     69.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            5      7.58%     77.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            3      4.55%     81.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            2      3.03%     84.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      1.52%     86.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            9     13.64%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total            66                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        18368                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        10304                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 789800700.879324078560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 443058929.761572062969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          287                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          161                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst      8261000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data      5312000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28783.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32993.79                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                       5173000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 13573000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     2240000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      11546.88                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 30296.88                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                       1232.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    1232.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          9.63                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      9.63                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.72                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       368                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.14                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       51696.43                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.14                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    364140                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    166980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  1977780                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               3160650                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                 31680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy          7406010                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy              960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                14337480                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             616.493453                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime              16187500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE         27000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF         520000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN         2500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        6465250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     16241750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    207060                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                     83490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1220940                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               2101020                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                193920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy          8031300                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy           204480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy                13271490                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             570.657236                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime              17659750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        435000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF         520000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN       532500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        4143500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     17625500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     23256500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    2845                       # Number of BP lookups
system.cpu.branchPred.condPredicted              1984                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               559                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 2247                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     971                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             43.213173                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     293                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 35                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             132                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              116                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           62                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     23256500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     23256500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     23256500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     23256500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        23256500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            46514                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              10964                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          15625                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        2845                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               1280                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         10871                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1174                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           118                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                      2464                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   241                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              22542                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.781475                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.258123                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    15784     70.02%     70.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      957      4.25%     74.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      744      3.30%     77.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5057     22.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                22542                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.061164                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.335920                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     9892                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  6298                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      5552                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   379                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    421                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 1070                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   170                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  15409                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   401                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    421                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    10324                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    3163                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1261                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      5471                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  1902                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  14790                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                     43                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    248                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1519                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               15419                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 67983                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            17516                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                  9400                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     6018                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 27                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             29                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       557                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 2704                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2139                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               241                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              184                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      13564                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  41                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     11948                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                94                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            4335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        10589                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         22542                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.530033                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.961694                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               16297     72.30%     72.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2455     10.89%     83.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1877      8.33%     91.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1913      8.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           22542                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 5      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  7516     62.91%     62.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.05%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2462     20.61%     83.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1943     16.26%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  11948                       # Type of FU issued
system.cpu.iq.rate                           0.256869                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              46500                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             17946                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        11138                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  11927                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              119                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1019                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          446                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           60                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    421                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    3020                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    95                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               13605                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                69                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  2704                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 2139                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 27                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     21                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    64                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             23                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             87                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          334                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  421                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 11578                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  2346                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               370                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         4257                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     1835                       # Number of branches executed
system.cpu.iew.exec_stores                       1911                       # Number of stores executed
system.cpu.iew.exec_rate                     0.248914                       # Inst execution rate
system.cpu.iew.wb_sent                          11282                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         11154                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                      5685                       # num instructions producing a value
system.cpu.iew.wb_consumers                      9600                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.239799                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.592187                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            4335                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               395                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        21231                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.436579                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.913972                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        16479     77.62%     77.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1974      9.30%     86.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1039      4.89%     91.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1739      8.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        21231                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                 8060                       # Number of instructions committed
system.cpu.commit.committedOps                   9269                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           3378                       # Number of memory references committed
system.cpu.commit.loads                          1685                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.branches                       1443                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                      8161                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  131                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             5888     63.52%     63.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               3      0.03%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1685     18.18%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1677     18.09%     99.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%     99.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              9269                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  1739                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        32992                       # The number of ROB reads
system.cpu.rob.rob_writes                       28527                       # The number of ROB writes
system.cpu.timesIdled                             222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           23972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                        8060                       # Number of Instructions Simulated
system.cpu.committedOps                          9269                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.770968                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.770968                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.173281                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.173281                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    12764                       # number of integer regfile reads
system.cpu.int_regfile_writes                    6590                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                     40610                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     4645                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    4219                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     57                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     23256500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           101.602201                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3128                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               181                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.281768                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   101.602201                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.198442                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.198442                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.347656                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             14925                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            14925                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     23256500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         1792                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1792                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         1127                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1127                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data         2919                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2919                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2919                       # number of overall hits
system.cpu.dcache.overall_hits::total            2919                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          237                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           237                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          502                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          502                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          739                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            739                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          739                       # number of overall misses
system.cpu.dcache.overall_misses::total           739                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16227000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16227000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     35970000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35970000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     52197000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     52197000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     52197000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     52197000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         1629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data         3658                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3658                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3658                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3658                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.116806                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.116806                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.308165                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.308165                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.202023                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.202023                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.202023                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.202023                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68468.354430                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68468.354430                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71653.386454                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71653.386454                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70631.935047                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70631.935047                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70631.935047                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70631.935047                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          254                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          119                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          439                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          439                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          558                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          558                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          558                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          558                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          118                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           63                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          181                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          181                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9102000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9102000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5084000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5084000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14186000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14186000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14186000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14186000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.058157                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058157                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038674                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038674                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.049481                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.049481                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.049481                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.049481                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77135.593220                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77135.593220                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80698.412698                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80698.412698                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78375.690608                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78375.690608                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78375.690608                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78375.690608                       # average overall mshr miss latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     23256500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           149.845985                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2381                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               302                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.884106                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   149.845985                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.292668                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.292668                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          297                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.580078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             10158                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            10158                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     23256500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst         2079                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2079                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst         2079                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2079                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2079                       # number of overall hits
system.cpu.icache.overall_hits::total            2079                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          385                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           385                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          385                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            385                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          385                       # number of overall misses
system.cpu.icache.overall_misses::total           385                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     28105000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28105000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     28105000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28105000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     28105000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28105000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2464                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2464                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst         2464                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2464                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2464                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2464                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.156250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.156250                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.156250                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.156250                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.156250                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.156250                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        73000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        73000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        73000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        73000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        73000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        73000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           27                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           82                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           82                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           82                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          303                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          303                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          303                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          303                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          303                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          303                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23217000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23217000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23217000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23217000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23217000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23217000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.122971                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.122971                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.122971                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.122971                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.122971                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.122971                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76623.762376                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76623.762376                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76623.762376                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76623.762376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76623.762376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76623.762376                       # average overall mshr miss latency
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     23256500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse          237.653504                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs                479                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs              448                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.069196                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            72500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   142.328581                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data    95.324923                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.008687                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.005818                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.014505                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.027344                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses             4328                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses            4328                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED     23256500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks            1                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           15                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data           15                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total           30                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data           15                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total              30                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data           15                       # number of overall hits
system.cpu.l2cache.overall_hits::total             30                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data           63                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total           63                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          288                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          103                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          391                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          288                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data          166                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total           454                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          288                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data          166                       # number of overall misses
system.cpu.l2cache.overall_misses::total          454                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data      4958000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total      4958000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     22385000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data      8636500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     31021500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     22385000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data     13594500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total     35979500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     22385000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data     13594500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total     35979500                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data           63                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total           63                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          303                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          118                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          421                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          303                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data          181                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total          484                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          303                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data          181                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total          484                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.950495                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.872881                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.928741                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.950495                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.917127                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.938017                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.950495                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.917127                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.938017                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 78698.412698                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78698.412698                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 77725.694444                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 83849.514563                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 79338.874680                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 77725.694444                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 81894.578313                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total        79250                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 77725.694444                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 81894.578313                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total        79250                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            5                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            5                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data           63                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total           63                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          288                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data           98                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          386                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          288                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data          161                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          288                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data          161                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      4328000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      4328000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     19515000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7296000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     26811000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     19515000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data     11624000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total     31139000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     19515000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data     11624000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total     31139000                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.950495                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.830508                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.916865                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.950495                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.889503                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.927686                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.950495                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.889503                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.927686                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 68698.412698                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68698.412698                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 67760.416667                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74448.979592                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69458.549223                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 67760.416667                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 72198.757764                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 69351.893096                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 67760.416667                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 72198.757764                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 69351.893096                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests            492                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests           43                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED     23256500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 420                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             1                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                 7                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 63                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                63                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            421                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          610                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side          365                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     975                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        19328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        11648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    30976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                484                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.072314                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.259275                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      449     92.77%     92.77% # Request fanout histogram
system.l2bus.snoop_fanout::1                       35      7.23%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  484                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               248000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              755000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               3.2                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              455494                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.0                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests           448                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     23256500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                385                       # Transaction distribution
system.membus.trans_dist::ReadExReq                63                       # Transaction distribution
system.membus.trans_dist::ReadExResp               63                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           385                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port          896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port        28672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   28672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               448                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     448    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 448                       # Request fanout histogram
system.membus.reqLayer0.occupancy              224000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1214000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              5.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
