// Seed: 2358880197
module module_0 (
    input  uwire id_0,
    input  wand  id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    output wand  id_4,
    output wor   id_5,
    input  wire  id_6
);
  tri1 id_8;
  ;
  assign module_1.id_5 = 0;
  logic id_9;
  ;
  assign id_4 = id_6;
  logic id_10 = id_0;
  if ("") assign id_8 = 1;
  else
    initial begin : LABEL_0
      id_10 <= 1;
      id_9 = 1'b0;
    end
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3,
    output wand id_4,
    output supply0 id_5,
    output supply1 id_6,
    output supply0 id_7,
    input uwire id_8
);
  always @(-1, negedge 1);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_8,
      id_5,
      id_5,
      id_3
  );
endmodule
