INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Downloads/VivadoProject/project_1/project_1.srcs/sources_1/new/random_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_generator
ERROR: [VRFC 10-1280] procedural assignment to a non-register enable is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/user/Downloads/VivadoProject/project_1/project_1.srcs/sources_1/new/random_generator.v:57]
ERROR: [VRFC 10-2865] module 'random_generator' ignored due to previous errors [C:/Users/user/Downloads/VivadoProject/project_1/project_1.srcs/sources_1/new/random_generator.v:23]
