
STM32F4_Drivers_Development.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000094c  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000af4  08000af4  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000af4  08000af4  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08000af4  08000af4  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000af4  08000af4  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000af4  08000af4  00010af4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000af8  08000af8  00010af8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08000afc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000030  20000064  08000b60  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000094  08000b60  00020094  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001acc  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000046b  00000000  00000000  00021b60  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000000d8  00000000  00000000  00021fd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000000a0  00000000  00000000  000220a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00001fce  00000000  00000000  00022148  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00001077  00000000  00000000  00024116  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00008d45  00000000  00000000  0002518d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0002ded2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000380  00000000  00000000  0002df50  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000064 	.word	0x20000064
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000adc 	.word	0x08000adc

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000068 	.word	0x20000068
 80001e4:	08000adc 	.word	0x08000adc

080001e8 <main>:
#include "stm32f407xx.h"

uint8_t Btn_1_St = 0;

int main(void)
{
 80001e8:	b580      	push	{r7, lr}
 80001ea:	b082      	sub	sp, #8
 80001ec:	af00      	add	r7, sp, #0

	GPIO_Handle_t *GPIO_Cfg;

	GPIO_Cfg = malloc(sizeof(GPIO_Handle_t));
 80001ee:	200c      	movs	r0, #12
 80001f0:	f000 fc00 	bl	80009f4 <malloc>
 80001f4:	4603      	mov	r3, r0
 80001f6:	603b      	str	r3, [r7, #0]

	//LED GPIO Def
	GPIO_PeriClockControl(GPIOF, ENABLE);
 80001f8:	2101      	movs	r1, #1
 80001fa:	4827      	ldr	r0, [pc, #156]	; (8000298 <main+0xb0>)
 80001fc:	f000 fa56 	bl	80006ac <GPIO_PeriClockControl>
	GPIO_Cfg->pGPIOBaseAddr = GPIOF;
 8000200:	683b      	ldr	r3, [r7, #0]
 8000202:	4a25      	ldr	r2, [pc, #148]	; (8000298 <main+0xb0>)
 8000204:	601a      	str	r2, [r3, #0]
	GPIO_Cfg->GPIO_PinConfig.PinAltFunMode = 0;
 8000206:	683b      	ldr	r3, [r7, #0]
 8000208:	2200      	movs	r2, #0
 800020a:	725a      	strb	r2, [r3, #9]
	GPIO_Cfg->GPIO_PinConfig.PinMode = GPIO_MODE_OUTPUT;
 800020c:	683b      	ldr	r3, [r7, #0]
 800020e:	2201      	movs	r2, #1
 8000210:	715a      	strb	r2, [r3, #5]
	GPIO_Cfg->GPIO_PinConfig.PinNumber = GPIO_PINNUM_9;
 8000212:	683b      	ldr	r3, [r7, #0]
 8000214:	2209      	movs	r2, #9
 8000216:	711a      	strb	r2, [r3, #4]
	GPIO_Cfg->GPIO_PinConfig.PinOPType = GPIO_OP_TYPE_OD;
 8000218:	683b      	ldr	r3, [r7, #0]
 800021a:	2201      	movs	r2, #1
 800021c:	721a      	strb	r2, [r3, #8]
	GPIO_Cfg->GPIO_PinConfig.PinPuPdControl = GPIO_PUPD_PU;
 800021e:	683b      	ldr	r3, [r7, #0]
 8000220:	2201      	movs	r2, #1
 8000222:	71da      	strb	r2, [r3, #7]
	GPIO_Cfg->GPIO_PinConfig.PinSpeed = GPIO_SPEED_HI;
 8000224:	683b      	ldr	r3, [r7, #0]
 8000226:	2203      	movs	r2, #3
 8000228:	719a      	strb	r2, [r3, #6]
	GPIO_Init(GPIO_Cfg);
 800022a:	6838      	ldr	r0, [r7, #0]
 800022c:	f000 f8ac 	bl	8000388 <GPIO_Init>

	//Button GPIO Def
	GPIO_PeriClockControl(GPIOE, ENABLE);
 8000230:	2101      	movs	r1, #1
 8000232:	481a      	ldr	r0, [pc, #104]	; (800029c <main+0xb4>)
 8000234:	f000 fa3a 	bl	80006ac <GPIO_PeriClockControl>
	GPIO_Cfg->pGPIOBaseAddr = GPIOE;
 8000238:	683b      	ldr	r3, [r7, #0]
 800023a:	4a18      	ldr	r2, [pc, #96]	; (800029c <main+0xb4>)
 800023c:	601a      	str	r2, [r3, #0]
	GPIO_Cfg->GPIO_PinConfig.PinAltFunMode = 0;
 800023e:	683b      	ldr	r3, [r7, #0]
 8000240:	2200      	movs	r2, #0
 8000242:	725a      	strb	r2, [r3, #9]
	GPIO_Cfg->GPIO_PinConfig.PinMode = GPIO_MODE_IT_RT;
 8000244:	683b      	ldr	r3, [r7, #0]
 8000246:	2205      	movs	r2, #5
 8000248:	715a      	strb	r2, [r3, #5]
	GPIO_Cfg->GPIO_PinConfig.PinNumber = GPIO_PINNUM_3;
 800024a:	683b      	ldr	r3, [r7, #0]
 800024c:	2203      	movs	r2, #3
 800024e:	711a      	strb	r2, [r3, #4]
	GPIO_Cfg->GPIO_PinConfig.PinOPType = 0x0;
 8000250:	683b      	ldr	r3, [r7, #0]
 8000252:	2200      	movs	r2, #0
 8000254:	721a      	strb	r2, [r3, #8]
	GPIO_Cfg->GPIO_PinConfig.PinPuPdControl = GPIO_PUPD_PU;
 8000256:	683b      	ldr	r3, [r7, #0]
 8000258:	2201      	movs	r2, #1
 800025a:	71da      	strb	r2, [r3, #7]
	GPIO_Cfg->GPIO_PinConfig.PinSpeed = GPIO_SPEED_HI;
 800025c:	683b      	ldr	r3, [r7, #0]
 800025e:	2203      	movs	r2, #3
 8000260:	719a      	strb	r2, [r3, #6]
	GPIO_Init(GPIO_Cfg);
 8000262:	6838      	ldr	r0, [r7, #0]
 8000264:	f000 f890 	bl	8000388 <GPIO_Init>

	GPIO_IRQConfig(IRQ_NO_EXTI3, 0x01, ENABLE); //Enable IRQ
 8000268:	2201      	movs	r2, #1
 800026a:	2101      	movs	r1, #1
 800026c:	2009      	movs	r0, #9
 800026e:	f000 fad5 	bl	800081c <GPIO_IRQConfig>

	/* Loop forever */
	while(1)
	{
		//Btn_1_St = GPIO_ReadInputPin(GPIOE, GPIO_PINNUM_3);
		if(Btn_1_St == 0)
 8000272:	4b0b      	ldr	r3, [pc, #44]	; (80002a0 <main+0xb8>)
 8000274:	781b      	ldrb	r3, [r3, #0]
 8000276:	2b00      	cmp	r3, #0
 8000278:	d1fb      	bne.n	8000272 <main+0x8a>
		{
			GPIO_ToggleOutputPin(GPIOF,GPIO_PINNUM_9);
 800027a:	2109      	movs	r1, #9
 800027c:	4806      	ldr	r0, [pc, #24]	; (8000298 <main+0xb0>)
 800027e:	f000 fab7 	bl	80007f0 <GPIO_ToggleOutputPin>
			for(uint32_t i=0; i<500000;i++);
 8000282:	2300      	movs	r3, #0
 8000284:	607b      	str	r3, [r7, #4]
 8000286:	e002      	b.n	800028e <main+0xa6>
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	3301      	adds	r3, #1
 800028c:	607b      	str	r3, [r7, #4]
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	4a04      	ldr	r2, [pc, #16]	; (80002a4 <main+0xbc>)
 8000292:	4293      	cmp	r3, r2
 8000294:	d9f8      	bls.n	8000288 <main+0xa0>
		if(Btn_1_St == 0)
 8000296:	e7ec      	b.n	8000272 <main+0x8a>
 8000298:	40021400 	.word	0x40021400
 800029c:	40021000 	.word	0x40021000
 80002a0:	20000080 	.word	0x20000080
 80002a4:	0007a11f 	.word	0x0007a11f

080002a8 <EXTI3_IRQHandler>:
	}
	return 0;
}

void EXTI3_IRQHandler(void)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	af00      	add	r7, sp, #0
	GPIO_IRQHandling(3); //Pend the interrupt
 80002ac:	2003      	movs	r0, #3
 80002ae:	f000 fb57 	bl	8000960 <GPIO_IRQHandling>
	Btn_1_St ^= 0x01; // Toggle the LED command bit
 80002b2:	4b04      	ldr	r3, [pc, #16]	; (80002c4 <EXTI3_IRQHandler+0x1c>)
 80002b4:	781b      	ldrb	r3, [r3, #0]
 80002b6:	f083 0301 	eor.w	r3, r3, #1
 80002ba:	b2da      	uxtb	r2, r3
 80002bc:	4b01      	ldr	r3, [pc, #4]	; (80002c4 <EXTI3_IRQHandler+0x1c>)
 80002be:	701a      	strb	r2, [r3, #0]
}
 80002c0:	bf00      	nop
 80002c2:	bd80      	pop	{r7, pc}
 80002c4:	20000080 	.word	0x20000080

080002c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b086      	sub	sp, #24
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80002d0:	4a14      	ldr	r2, [pc, #80]	; (8000324 <_sbrk+0x5c>)
 80002d2:	4b15      	ldr	r3, [pc, #84]	; (8000328 <_sbrk+0x60>)
 80002d4:	1ad3      	subs	r3, r2, r3
 80002d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80002d8:	697b      	ldr	r3, [r7, #20]
 80002da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80002dc:	4b13      	ldr	r3, [pc, #76]	; (800032c <_sbrk+0x64>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d102      	bne.n	80002ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80002e4:	4b11      	ldr	r3, [pc, #68]	; (800032c <_sbrk+0x64>)
 80002e6:	4a12      	ldr	r2, [pc, #72]	; (8000330 <_sbrk+0x68>)
 80002e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80002ea:	4b10      	ldr	r3, [pc, #64]	; (800032c <_sbrk+0x64>)
 80002ec:	681a      	ldr	r2, [r3, #0]
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	4413      	add	r3, r2
 80002f2:	693a      	ldr	r2, [r7, #16]
 80002f4:	429a      	cmp	r2, r3
 80002f6:	d207      	bcs.n	8000308 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80002f8:	f000 fb52 	bl	80009a0 <__errno>
 80002fc:	4602      	mov	r2, r0
 80002fe:	230c      	movs	r3, #12
 8000300:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000302:	f04f 33ff 	mov.w	r3, #4294967295
 8000306:	e009      	b.n	800031c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000308:	4b08      	ldr	r3, [pc, #32]	; (800032c <_sbrk+0x64>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800030e:	4b07      	ldr	r3, [pc, #28]	; (800032c <_sbrk+0x64>)
 8000310:	681a      	ldr	r2, [r3, #0]
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	4413      	add	r3, r2
 8000316:	4a05      	ldr	r2, [pc, #20]	; (800032c <_sbrk+0x64>)
 8000318:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800031a:	68fb      	ldr	r3, [r7, #12]
}
 800031c:	4618      	mov	r0, r3
 800031e:	3718      	adds	r7, #24
 8000320:	46bd      	mov	sp, r7
 8000322:	bd80      	pop	{r7, pc}
 8000324:	20020000 	.word	0x20020000
 8000328:	00000400 	.word	0x00000400
 800032c:	20000084 	.word	0x20000084
 8000330:	20000098 	.word	0x20000098

08000334 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000334:	480d      	ldr	r0, [pc, #52]	; (800036c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000336:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000338:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800033c:	480c      	ldr	r0, [pc, #48]	; (8000370 <LoopForever+0x6>)
  ldr r1, =_edata
 800033e:	490d      	ldr	r1, [pc, #52]	; (8000374 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000340:	4a0d      	ldr	r2, [pc, #52]	; (8000378 <LoopForever+0xe>)
  movs r3, #0
 8000342:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000344:	e002      	b.n	800034c <LoopCopyDataInit>

08000346 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000346:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000348:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800034a:	3304      	adds	r3, #4

0800034c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800034c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800034e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000350:	d3f9      	bcc.n	8000346 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000352:	4a0a      	ldr	r2, [pc, #40]	; (800037c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000354:	4c0a      	ldr	r4, [pc, #40]	; (8000380 <LoopForever+0x16>)
  movs r3, #0
 8000356:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000358:	e001      	b.n	800035e <LoopFillZerobss>

0800035a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800035a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800035c:	3204      	adds	r2, #4

0800035e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800035e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000360:	d3fb      	bcc.n	800035a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000362:	f000 fb23 	bl	80009ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000366:	f7ff ff3f 	bl	80001e8 <main>

0800036a <LoopForever>:

LoopForever:
    b LoopForever
 800036a:	e7fe      	b.n	800036a <LoopForever>
  ldr   r0, =_estack
 800036c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000370:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000374:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8000378:	08000afc 	.word	0x08000afc
  ldr r2, =_sbss
 800037c:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8000380:	20000094 	.word	0x20000094

08000384 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000384:	e7fe      	b.n	8000384 <ADC_IRQHandler>
	...

08000388 <GPIO_Init>:

// ********** GPIO APIs function definition **********

// *** GPIO Initialization and Control ***
void GPIO_Init(GPIO_Handle_t *pGPIOHandle) //Initialize GPIO Port and Pin
{
 8000388:	b480      	push	{r7}
 800038a:	b087      	sub	sp, #28
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
	pRCC_RegDef();
 8000390:	4b53      	ldr	r3, [pc, #332]	; (80004e0 <GPIO_Init+0x158>)
 8000392:	617b      	str	r3, [r7, #20]

	uint32_t Temp = 0;
 8000394:	2300      	movs	r3, #0
 8000396:	613b      	str	r3, [r7, #16]

	//Configure MODE
	if(pGPIOHandle->GPIO_PinConfig.PinMode < 3) //Non interrupt mode
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	795b      	ldrb	r3, [r3, #5]
 800039c:	2b02      	cmp	r3, #2
 800039e:	d820      	bhi.n	80003e2 <GPIO_Init+0x5a>
	{
		Temp = pGPIOHandle->GPIO_PinConfig.PinMode << (2* pGPIOHandle->GPIO_PinConfig.PinNumber);
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	795b      	ldrb	r3, [r3, #5]
 80003a4:	461a      	mov	r2, r3
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	791b      	ldrb	r3, [r3, #4]
 80003aa:	005b      	lsls	r3, r3, #1
 80003ac:	fa02 f303 	lsl.w	r3, r2, r3
 80003b0:	613b      	str	r3, [r7, #16]
		pGPIOHandle->pGPIOBaseAddr->MODER &= ~(0x11 << 2* pGPIOHandle->GPIO_PinConfig.PinNumber);
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	681a      	ldr	r2, [r3, #0]
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	791b      	ldrb	r3, [r3, #4]
 80003bc:	005b      	lsls	r3, r3, #1
 80003be:	2111      	movs	r1, #17
 80003c0:	fa01 f303 	lsl.w	r3, r1, r3
 80003c4:	43db      	mvns	r3, r3
 80003c6:	4619      	mov	r1, r3
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	400a      	ands	r2, r1
 80003ce:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOBaseAddr->MODER |= Temp;
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	6819      	ldr	r1, [r3, #0]
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	693a      	ldr	r2, [r7, #16]
 80003dc:	430a      	orrs	r2, r1
 80003de:	601a      	str	r2, [r3, #0]
 80003e0:	e0a9      	b.n	8000536 <GPIO_Init+0x1ae>
	}
	else
	{
		//Configure interrupt trigger (Rising and/or falling edge)
		if(pGPIOHandle->GPIO_PinConfig.PinMode == GPIO_MODE_IT_FT)
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	795b      	ldrb	r3, [r3, #5]
 80003e6:	2b04      	cmp	r3, #4
 80003e8:	d117      	bne.n	800041a <GPIO_Init+0x92>
		{
			EXTI->FTSR &= ~(1<<pGPIOHandle->GPIO_PinConfig.PinNumber);
 80003ea:	4b3e      	ldr	r3, [pc, #248]	; (80004e4 <GPIO_Init+0x15c>)
 80003ec:	68db      	ldr	r3, [r3, #12]
 80003ee:	687a      	ldr	r2, [r7, #4]
 80003f0:	7912      	ldrb	r2, [r2, #4]
 80003f2:	4611      	mov	r1, r2
 80003f4:	2201      	movs	r2, #1
 80003f6:	408a      	lsls	r2, r1
 80003f8:	43d2      	mvns	r2, r2
 80003fa:	4611      	mov	r1, r2
 80003fc:	4a39      	ldr	r2, [pc, #228]	; (80004e4 <GPIO_Init+0x15c>)
 80003fe:	400b      	ands	r3, r1
 8000400:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1<<pGPIOHandle->GPIO_PinConfig.PinNumber);
 8000402:	4b38      	ldr	r3, [pc, #224]	; (80004e4 <GPIO_Init+0x15c>)
 8000404:	689b      	ldr	r3, [r3, #8]
 8000406:	687a      	ldr	r2, [r7, #4]
 8000408:	7912      	ldrb	r2, [r2, #4]
 800040a:	4611      	mov	r1, r2
 800040c:	2201      	movs	r2, #1
 800040e:	408a      	lsls	r2, r1
 8000410:	4611      	mov	r1, r2
 8000412:	4a34      	ldr	r2, [pc, #208]	; (80004e4 <GPIO_Init+0x15c>)
 8000414:	430b      	orrs	r3, r1
 8000416:	6093      	str	r3, [r2, #8]
 8000418:	e035      	b.n	8000486 <GPIO_Init+0xfe>
		}
		else if(pGPIOHandle->GPIO_PinConfig.PinMode == GPIO_MODE_IT_RT)
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	795b      	ldrb	r3, [r3, #5]
 800041e:	2b05      	cmp	r3, #5
 8000420:	d117      	bne.n	8000452 <GPIO_Init+0xca>
		{
			EXTI->FTSR |= (1<<pGPIOHandle->GPIO_PinConfig.PinNumber);
 8000422:	4b30      	ldr	r3, [pc, #192]	; (80004e4 <GPIO_Init+0x15c>)
 8000424:	68db      	ldr	r3, [r3, #12]
 8000426:	687a      	ldr	r2, [r7, #4]
 8000428:	7912      	ldrb	r2, [r2, #4]
 800042a:	4611      	mov	r1, r2
 800042c:	2201      	movs	r2, #1
 800042e:	408a      	lsls	r2, r1
 8000430:	4611      	mov	r1, r2
 8000432:	4a2c      	ldr	r2, [pc, #176]	; (80004e4 <GPIO_Init+0x15c>)
 8000434:	430b      	orrs	r3, r1
 8000436:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR &= ~(1<<pGPIOHandle->GPIO_PinConfig.PinNumber);
 8000438:	4b2a      	ldr	r3, [pc, #168]	; (80004e4 <GPIO_Init+0x15c>)
 800043a:	689b      	ldr	r3, [r3, #8]
 800043c:	687a      	ldr	r2, [r7, #4]
 800043e:	7912      	ldrb	r2, [r2, #4]
 8000440:	4611      	mov	r1, r2
 8000442:	2201      	movs	r2, #1
 8000444:	408a      	lsls	r2, r1
 8000446:	43d2      	mvns	r2, r2
 8000448:	4611      	mov	r1, r2
 800044a:	4a26      	ldr	r2, [pc, #152]	; (80004e4 <GPIO_Init+0x15c>)
 800044c:	400b      	ands	r3, r1
 800044e:	6093      	str	r3, [r2, #8]
 8000450:	e019      	b.n	8000486 <GPIO_Init+0xfe>
		}
		else if(pGPIOHandle->GPIO_PinConfig.PinMode == GPIO_MODE_IT_RFT)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	795b      	ldrb	r3, [r3, #5]
 8000456:	2b06      	cmp	r3, #6
 8000458:	d115      	bne.n	8000486 <GPIO_Init+0xfe>
		{
			EXTI->FTSR |= (1<<pGPIOHandle->GPIO_PinConfig.PinNumber);
 800045a:	4b22      	ldr	r3, [pc, #136]	; (80004e4 <GPIO_Init+0x15c>)
 800045c:	68db      	ldr	r3, [r3, #12]
 800045e:	687a      	ldr	r2, [r7, #4]
 8000460:	7912      	ldrb	r2, [r2, #4]
 8000462:	4611      	mov	r1, r2
 8000464:	2201      	movs	r2, #1
 8000466:	408a      	lsls	r2, r1
 8000468:	4611      	mov	r1, r2
 800046a:	4a1e      	ldr	r2, [pc, #120]	; (80004e4 <GPIO_Init+0x15c>)
 800046c:	430b      	orrs	r3, r1
 800046e:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1<<pGPIOHandle->GPIO_PinConfig.PinNumber);
 8000470:	4b1c      	ldr	r3, [pc, #112]	; (80004e4 <GPIO_Init+0x15c>)
 8000472:	689b      	ldr	r3, [r3, #8]
 8000474:	687a      	ldr	r2, [r7, #4]
 8000476:	7912      	ldrb	r2, [r2, #4]
 8000478:	4611      	mov	r1, r2
 800047a:	2201      	movs	r2, #1
 800047c:	408a      	lsls	r2, r1
 800047e:	4611      	mov	r1, r2
 8000480:	4a18      	ldr	r2, [pc, #96]	; (80004e4 <GPIO_Init+0x15c>)
 8000482:	430b      	orrs	r3, r1
 8000484:	6093      	str	r3, [r2, #8]
		}

		//Configure the GPIO Port selected in the EXTI line
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.PinNumber / 4;
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	791b      	ldrb	r3, [r3, #4]
 800048a:	089b      	lsrs	r3, r3, #2
 800048c:	73fb      	strb	r3, [r7, #15]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.PinNumber % 4;
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	791b      	ldrb	r3, [r3, #4]
 8000492:	f003 0303 	and.w	r3, r3, #3
 8000496:	73bb      	strb	r3, [r7, #14]
		uint8_t portcode = GPIO_BASE_ADDRESS_TO_CODE(pGPIOHandle->pGPIOBaseAddr);
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	4a12      	ldr	r2, [pc, #72]	; (80004e8 <GPIO_Init+0x160>)
 800049e:	4293      	cmp	r3, r2
 80004a0:	d02c      	beq.n	80004fc <GPIO_Init+0x174>
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	4a11      	ldr	r2, [pc, #68]	; (80004ec <GPIO_Init+0x164>)
 80004a8:	4293      	cmp	r3, r2
 80004aa:	d016      	beq.n	80004da <GPIO_Init+0x152>
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	4a0f      	ldr	r2, [pc, #60]	; (80004f0 <GPIO_Init+0x168>)
 80004b2:	4293      	cmp	r3, r2
 80004b4:	d00f      	beq.n	80004d6 <GPIO_Init+0x14e>
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	4a0e      	ldr	r2, [pc, #56]	; (80004f4 <GPIO_Init+0x16c>)
 80004bc:	4293      	cmp	r3, r2
 80004be:	d008      	beq.n	80004d2 <GPIO_Init+0x14a>
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	4a0c      	ldr	r2, [pc, #48]	; (80004f8 <GPIO_Init+0x170>)
 80004c6:	4293      	cmp	r3, r2
 80004c8:	d101      	bne.n	80004ce <GPIO_Init+0x146>
 80004ca:	2305      	movs	r3, #5
 80004cc:	e017      	b.n	80004fe <GPIO_Init+0x176>
 80004ce:	2300      	movs	r3, #0
 80004d0:	e015      	b.n	80004fe <GPIO_Init+0x176>
 80004d2:	2304      	movs	r3, #4
 80004d4:	e013      	b.n	80004fe <GPIO_Init+0x176>
 80004d6:	2303      	movs	r3, #3
 80004d8:	e011      	b.n	80004fe <GPIO_Init+0x176>
 80004da:	2302      	movs	r3, #2
 80004dc:	e00f      	b.n	80004fe <GPIO_Init+0x176>
 80004de:	bf00      	nop
 80004e0:	40023800 	.word	0x40023800
 80004e4:	40013c00 	.word	0x40013c00
 80004e8:	40020400 	.word	0x40020400
 80004ec:	40020800 	.word	0x40020800
 80004f0:	40020c00 	.word	0x40020c00
 80004f4:	40021000 	.word	0x40021000
 80004f8:	40021400 	.word	0x40021400
 80004fc:	2300      	movs	r3, #0
 80004fe:	737b      	strb	r3, [r7, #13]

		SYSCFG_CLK_EN();
 8000500:	697b      	ldr	r3, [r7, #20]
 8000502:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000504:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8000508:	697b      	ldr	r3, [r7, #20]
 800050a:	645a      	str	r2, [r3, #68]	; 0x44
		SYSCFG->EXTICR[temp1] = portcode <<temp2*4;
 800050c:	7b7a      	ldrb	r2, [r7, #13]
 800050e:	7bbb      	ldrb	r3, [r7, #14]
 8000510:	009b      	lsls	r3, r3, #2
 8000512:	fa02 f103 	lsl.w	r1, r2, r3
 8000516:	4a63      	ldr	r2, [pc, #396]	; (80006a4 <GPIO_Init+0x31c>)
 8000518:	7bfb      	ldrb	r3, [r7, #15]
 800051a:	3302      	adds	r3, #2
 800051c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//Enable EXTI interrupt delivery by IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.PinNumber;
 8000520:	4b61      	ldr	r3, [pc, #388]	; (80006a8 <GPIO_Init+0x320>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	687a      	ldr	r2, [r7, #4]
 8000526:	7912      	ldrb	r2, [r2, #4]
 8000528:	4611      	mov	r1, r2
 800052a:	2201      	movs	r2, #1
 800052c:	408a      	lsls	r2, r1
 800052e:	4611      	mov	r1, r2
 8000530:	4a5d      	ldr	r2, [pc, #372]	; (80006a8 <GPIO_Init+0x320>)
 8000532:	430b      	orrs	r3, r1
 8000534:	6013      	str	r3, [r2, #0]
	}


	//Configure SPEED
	Temp = 0;
 8000536:	2300      	movs	r3, #0
 8000538:	613b      	str	r3, [r7, #16]
	Temp = pGPIOHandle->GPIO_PinConfig.PinSpeed << (2* pGPIOHandle->GPIO_PinConfig.PinNumber);
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	799b      	ldrb	r3, [r3, #6]
 800053e:	461a      	mov	r2, r3
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	791b      	ldrb	r3, [r3, #4]
 8000544:	005b      	lsls	r3, r3, #1
 8000546:	fa02 f303 	lsl.w	r3, r2, r3
 800054a:	613b      	str	r3, [r7, #16]
	pGPIOHandle->pGPIOBaseAddr->OSPEEDR &= ~ (0x11 << 2* pGPIOHandle->GPIO_PinConfig.PinNumber);
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	689a      	ldr	r2, [r3, #8]
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	791b      	ldrb	r3, [r3, #4]
 8000556:	005b      	lsls	r3, r3, #1
 8000558:	2111      	movs	r1, #17
 800055a:	fa01 f303 	lsl.w	r3, r1, r3
 800055e:	43db      	mvns	r3, r3
 8000560:	4619      	mov	r1, r3
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	400a      	ands	r2, r1
 8000568:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOBaseAddr->OSPEEDR |= Temp;
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	6899      	ldr	r1, [r3, #8]
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	693a      	ldr	r2, [r7, #16]
 8000576:	430a      	orrs	r2, r1
 8000578:	609a      	str	r2, [r3, #8]

	//Configure PUPD
	Temp = 0;
 800057a:	2300      	movs	r3, #0
 800057c:	613b      	str	r3, [r7, #16]
	Temp = pGPIOHandle->GPIO_PinConfig.PinPuPdControl << (2* pGPIOHandle->GPIO_PinConfig.PinNumber);
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	79db      	ldrb	r3, [r3, #7]
 8000582:	461a      	mov	r2, r3
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	791b      	ldrb	r3, [r3, #4]
 8000588:	005b      	lsls	r3, r3, #1
 800058a:	fa02 f303 	lsl.w	r3, r2, r3
 800058e:	613b      	str	r3, [r7, #16]
	pGPIOHandle->pGPIOBaseAddr->PUPDR &= ~(0x11 << 2* pGPIOHandle->GPIO_PinConfig.PinNumber);
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	68da      	ldr	r2, [r3, #12]
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	791b      	ldrb	r3, [r3, #4]
 800059a:	005b      	lsls	r3, r3, #1
 800059c:	2111      	movs	r1, #17
 800059e:	fa01 f303 	lsl.w	r3, r1, r3
 80005a2:	43db      	mvns	r3, r3
 80005a4:	4619      	mov	r1, r3
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	400a      	ands	r2, r1
 80005ac:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOBaseAddr->PUPDR |= Temp;
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	68d9      	ldr	r1, [r3, #12]
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	693a      	ldr	r2, [r7, #16]
 80005ba:	430a      	orrs	r2, r1
 80005bc:	60da      	str	r2, [r3, #12]

	//Configure POutput Type
	Temp = 0;
 80005be:	2300      	movs	r3, #0
 80005c0:	613b      	str	r3, [r7, #16]
	Temp = pGPIOHandle->GPIO_PinConfig.PinOPType << (1* pGPIOHandle->GPIO_PinConfig.PinNumber);
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	7a1b      	ldrb	r3, [r3, #8]
 80005c6:	461a      	mov	r2, r3
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	791b      	ldrb	r3, [r3, #4]
 80005cc:	fa02 f303 	lsl.w	r3, r2, r3
 80005d0:	613b      	str	r3, [r7, #16]
	pGPIOHandle->pGPIOBaseAddr->OTYPER &= ~(0x1 << 1* pGPIOHandle->GPIO_PinConfig.PinNumber);
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	685a      	ldr	r2, [r3, #4]
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	791b      	ldrb	r3, [r3, #4]
 80005dc:	4619      	mov	r1, r3
 80005de:	2301      	movs	r3, #1
 80005e0:	408b      	lsls	r3, r1
 80005e2:	43db      	mvns	r3, r3
 80005e4:	4619      	mov	r1, r3
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	400a      	ands	r2, r1
 80005ec:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOBaseAddr->OTYPER |= Temp;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	6859      	ldr	r1, [r3, #4]
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	693a      	ldr	r2, [r7, #16]
 80005fa:	430a      	orrs	r2, r1
 80005fc:	605a      	str	r2, [r3, #4]

	//Configure Pin Alt. Function
	if(pGPIOHandle->GPIO_PinConfig.PinAltFunMode == GPIO_MODE_AF)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	7a5b      	ldrb	r3, [r3, #9]
 8000602:	2b02      	cmp	r3, #2
 8000604:	d148      	bne.n	8000698 <GPIO_Init+0x310>
	{
		if(pGPIOHandle->GPIO_PinConfig.PinNumber > 7) //High register
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	791b      	ldrb	r3, [r3, #4]
 800060a:	2b07      	cmp	r3, #7
 800060c:	d923      	bls.n	8000656 <GPIO_Init+0x2ce>
		{
			 Temp = pGPIOHandle->GPIO_PinConfig.PinAltFunMode<< (4*(pGPIOHandle->GPIO_PinConfig.PinNumber-8));
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	7a5b      	ldrb	r3, [r3, #9]
 8000612:	461a      	mov	r2, r3
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	791b      	ldrb	r3, [r3, #4]
 8000618:	3b08      	subs	r3, #8
 800061a:	009b      	lsls	r3, r3, #2
 800061c:	fa02 f303 	lsl.w	r3, r2, r3
 8000620:	613b      	str	r3, [r7, #16]
			 pGPIOHandle->pGPIOBaseAddr->AFR[1] &= ~(0x1111 << (4*(pGPIOHandle->GPIO_PinConfig.PinNumber-8)));
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	791b      	ldrb	r3, [r3, #4]
 800062c:	3b08      	subs	r3, #8
 800062e:	009b      	lsls	r3, r3, #2
 8000630:	f241 1111 	movw	r1, #4369	; 0x1111
 8000634:	fa01 f303 	lsl.w	r3, r1, r3
 8000638:	43db      	mvns	r3, r3
 800063a:	4619      	mov	r1, r3
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	400a      	ands	r2, r1
 8000642:	629a      	str	r2, [r3, #40]	; 0x28
			 pGPIOHandle->pGPIOBaseAddr->AFR[1] |= Temp;
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	693a      	ldr	r2, [r7, #16]
 8000650:	430a      	orrs	r2, r1
 8000652:	629a      	str	r2, [r3, #40]	; 0x28
			 pGPIOHandle->pGPIOBaseAddr->AFR[0] &= ~(0x1111 << (4*pGPIOHandle->GPIO_PinConfig.PinNumber));
			pGPIOHandle->pGPIOBaseAddr->AFR[0] |= Temp;
		}
	}

}
 8000654:	e020      	b.n	8000698 <GPIO_Init+0x310>
			Temp = pGPIOHandle->GPIO_PinConfig.PinAltFunMode<< (4*pGPIOHandle->GPIO_PinConfig.PinNumber);
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	7a5b      	ldrb	r3, [r3, #9]
 800065a:	461a      	mov	r2, r3
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	791b      	ldrb	r3, [r3, #4]
 8000660:	009b      	lsls	r3, r3, #2
 8000662:	fa02 f303 	lsl.w	r3, r2, r3
 8000666:	613b      	str	r3, [r7, #16]
			 pGPIOHandle->pGPIOBaseAddr->AFR[0] &= ~(0x1111 << (4*pGPIOHandle->GPIO_PinConfig.PinNumber));
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	791b      	ldrb	r3, [r3, #4]
 8000672:	009b      	lsls	r3, r3, #2
 8000674:	f241 1111 	movw	r1, #4369	; 0x1111
 8000678:	fa01 f303 	lsl.w	r3, r1, r3
 800067c:	43db      	mvns	r3, r3
 800067e:	4619      	mov	r1, r3
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	400a      	ands	r2, r1
 8000686:	625a      	str	r2, [r3, #36]	; 0x24
			pGPIOHandle->pGPIOBaseAddr->AFR[0] |= Temp;
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	693a      	ldr	r2, [r7, #16]
 8000694:	430a      	orrs	r2, r1
 8000696:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000698:	bf00      	nop
 800069a:	371c      	adds	r7, #28
 800069c:	46bd      	mov	sp, r7
 800069e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a2:	4770      	bx	lr
 80006a4:	40013800 	.word	0x40013800
 80006a8:	40013c00 	.word	0x40013c00

080006ac <GPIO_PeriClockControl>:
	if(pGPIO == (GPIO_RegDef_t*) GPIOD_BASE_ADDRESS)	GPIOD_REG_RESET();
	if(pGPIO == (GPIO_RegDef_t*) GPIOE_BASE_ADDRESS)	GPIOE_REG_RESET();
}

void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t Enable) //Enable / Disable GPIO clock
{
 80006ac:	b480      	push	{r7}
 80006ae:	b08b      	sub	sp, #44	; 0x2c
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	460b      	mov	r3, r1
 80006b6:	70fb      	strb	r3, [r7, #3]
	pRCC_RegDef();
 80006b8:	4b47      	ldr	r3, [pc, #284]	; (80007d8 <GPIO_PeriClockControl+0x12c>)
 80006ba:	627b      	str	r3, [r7, #36]	; 0x24
	if(Enable == ENABLE)
 80006bc:	78fb      	ldrb	r3, [r7, #3]
 80006be:	2b01      	cmp	r3, #1
 80006c0:	d148      	bne.n	8000754 <GPIO_PeriClockControl+0xa8>
	{

		if(pGPIOx == (GPIO_RegDef_t*)GPIOA_BASE_ADDRESS)
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	4a45      	ldr	r2, [pc, #276]	; (80007dc <GPIO_PeriClockControl+0x130>)
 80006c6:	4293      	cmp	r3, r2
 80006c8:	d107      	bne.n	80006da <GPIO_PeriClockControl+0x2e>
		{
			pGPIOA_RegDef();
 80006ca:	4b44      	ldr	r3, [pc, #272]	; (80007dc <GPIO_PeriClockControl+0x130>)
 80006cc:	623b      	str	r3, [r7, #32]
			GPIOA_PCLK_EN();
 80006ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d2:	f043 0201 	orr.w	r2, r3, #1
 80006d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006d8:	631a      	str	r2, [r3, #48]	; 0x30
		}
		if(pGPIOx == (GPIO_RegDef_t*)GPIOB_BASE_ADDRESS)
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	4a3f      	ldr	r2, [pc, #252]	; (80007dc <GPIO_PeriClockControl+0x130>)
 80006de:	4293      	cmp	r3, r2
 80006e0:	d107      	bne.n	80006f2 <GPIO_PeriClockControl+0x46>
		{
			pGPIOB_RegDef();
 80006e2:	4b3e      	ldr	r3, [pc, #248]	; (80007dc <GPIO_PeriClockControl+0x130>)
 80006e4:	61fb      	str	r3, [r7, #28]
			GPIOB_PCLK_EN();
 80006e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ea:	f043 0202 	orr.w	r2, r3, #2
 80006ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006f0:	631a      	str	r2, [r3, #48]	; 0x30
		}
		if(pGPIOx == (GPIO_RegDef_t*)GPIOC_BASE_ADDRESS)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	4a3a      	ldr	r2, [pc, #232]	; (80007e0 <GPIO_PeriClockControl+0x134>)
 80006f6:	4293      	cmp	r3, r2
 80006f8:	d107      	bne.n	800070a <GPIO_PeriClockControl+0x5e>
		{
			pGPIOC_RegDef();
 80006fa:	4b39      	ldr	r3, [pc, #228]	; (80007e0 <GPIO_PeriClockControl+0x134>)
 80006fc:	61bb      	str	r3, [r7, #24]
			GPIOC_PCLK_EN();
 80006fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000702:	f043 0204 	orr.w	r2, r3, #4
 8000706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000708:	631a      	str	r2, [r3, #48]	; 0x30
		}
		if(pGPIOx == (GPIO_RegDef_t*)GPIOD_BASE_ADDRESS)
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	4a35      	ldr	r2, [pc, #212]	; (80007e4 <GPIO_PeriClockControl+0x138>)
 800070e:	4293      	cmp	r3, r2
 8000710:	d107      	bne.n	8000722 <GPIO_PeriClockControl+0x76>
		{
			pGPIOD_RegDef();
 8000712:	4b34      	ldr	r3, [pc, #208]	; (80007e4 <GPIO_PeriClockControl+0x138>)
 8000714:	617b      	str	r3, [r7, #20]
			GPIOD_PCLK_EN();
 8000716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071a:	f043 0208 	orr.w	r2, r3, #8
 800071e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000720:	631a      	str	r2, [r3, #48]	; 0x30
		}
		if(pGPIOx == (GPIO_RegDef_t*)GPIOE_BASE_ADDRESS)
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	4a30      	ldr	r2, [pc, #192]	; (80007e8 <GPIO_PeriClockControl+0x13c>)
 8000726:	4293      	cmp	r3, r2
 8000728:	d107      	bne.n	800073a <GPIO_PeriClockControl+0x8e>
		{
			pGPIOE_RegDef();
 800072a:	4b2f      	ldr	r3, [pc, #188]	; (80007e8 <GPIO_PeriClockControl+0x13c>)
 800072c:	613b      	str	r3, [r7, #16]
			GPIOE_PCLK_EN();
 800072e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	f043 0210 	orr.w	r2, r3, #16
 8000736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000738:	631a      	str	r2, [r3, #48]	; 0x30
		}
		if(pGPIOx == (GPIO_RegDef_t*)GPIOF_BASE_ADDRESS)
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	4a2b      	ldr	r2, [pc, #172]	; (80007ec <GPIO_PeriClockControl+0x140>)
 800073e:	4293      	cmp	r3, r2
 8000740:	d144      	bne.n	80007cc <GPIO_PeriClockControl+0x120>
		{
			pGPIOF_RegDef();
 8000742:	4b2a      	ldr	r3, [pc, #168]	; (80007ec <GPIO_PeriClockControl+0x140>)
 8000744:	60fb      	str	r3, [r7, #12]
			GPIOF_PCLK_EN();
 8000746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074a:	f043 0220 	orr.w	r2, r3, #32
 800074e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000750:	631a      	str	r2, [r3, #48]	; 0x30
		if(pGPIOx == (GPIO_RegDef_t*) GPIOC_BASE_ADDRESS)	GPIOC_PCLK_DI();
		if(pGPIOx == (GPIO_RegDef_t*) GPIOD_BASE_ADDRESS)	GPIOD_PCLK_DI();
		if(pGPIOx == (GPIO_RegDef_t*) GPIOE_BASE_ADDRESS)	GPIOE_PCLK_DI();
		if(pGPIOx == (GPIO_RegDef_t*) GPIOF_BASE_ADDRESS)	GPIOF_PCLK_DI();
	}
}
 8000752:	e03b      	b.n	80007cc <GPIO_PeriClockControl+0x120>
		if(pGPIOx == (GPIO_RegDef_t*) GPIOA_BASE_ADDRESS)	GPIOA_PCLK_DI();
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	4a21      	ldr	r2, [pc, #132]	; (80007dc <GPIO_PeriClockControl+0x130>)
 8000758:	4293      	cmp	r3, r2
 800075a:	d105      	bne.n	8000768 <GPIO_PeriClockControl+0xbc>
 800075c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800075e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000760:	f023 0201 	bic.w	r2, r3, #1
 8000764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000766:	631a      	str	r2, [r3, #48]	; 0x30
		if(pGPIOx == (GPIO_RegDef_t*) GPIOB_BASE_ADDRESS)	GPIOB_PCLK_DI();
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	4a1c      	ldr	r2, [pc, #112]	; (80007dc <GPIO_PeriClockControl+0x130>)
 800076c:	4293      	cmp	r3, r2
 800076e:	d105      	bne.n	800077c <GPIO_PeriClockControl+0xd0>
 8000770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000774:	f023 0202 	bic.w	r2, r3, #2
 8000778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800077a:	631a      	str	r2, [r3, #48]	; 0x30
		if(pGPIOx == (GPIO_RegDef_t*) GPIOC_BASE_ADDRESS)	GPIOC_PCLK_DI();
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	4a18      	ldr	r2, [pc, #96]	; (80007e0 <GPIO_PeriClockControl+0x134>)
 8000780:	4293      	cmp	r3, r2
 8000782:	d105      	bne.n	8000790 <GPIO_PeriClockControl+0xe4>
 8000784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000788:	f023 0204 	bic.w	r2, r3, #4
 800078c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800078e:	631a      	str	r2, [r3, #48]	; 0x30
		if(pGPIOx == (GPIO_RegDef_t*) GPIOD_BASE_ADDRESS)	GPIOD_PCLK_DI();
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	4a14      	ldr	r2, [pc, #80]	; (80007e4 <GPIO_PeriClockControl+0x138>)
 8000794:	4293      	cmp	r3, r2
 8000796:	d105      	bne.n	80007a4 <GPIO_PeriClockControl+0xf8>
 8000798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800079a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079c:	f023 0208 	bic.w	r2, r3, #8
 80007a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007a2:	631a      	str	r2, [r3, #48]	; 0x30
		if(pGPIOx == (GPIO_RegDef_t*) GPIOE_BASE_ADDRESS)	GPIOE_PCLK_DI();
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	4a10      	ldr	r2, [pc, #64]	; (80007e8 <GPIO_PeriClockControl+0x13c>)
 80007a8:	4293      	cmp	r3, r2
 80007aa:	d105      	bne.n	80007b8 <GPIO_PeriClockControl+0x10c>
 80007ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b0:	f023 0210 	bic.w	r2, r3, #16
 80007b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007b6:	631a      	str	r2, [r3, #48]	; 0x30
		if(pGPIOx == (GPIO_RegDef_t*) GPIOF_BASE_ADDRESS)	GPIOF_PCLK_DI();
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	4a0c      	ldr	r2, [pc, #48]	; (80007ec <GPIO_PeriClockControl+0x140>)
 80007bc:	4293      	cmp	r3, r2
 80007be:	d105      	bne.n	80007cc <GPIO_PeriClockControl+0x120>
 80007c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c4:	f023 0220 	bic.w	r2, r3, #32
 80007c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007ca:	631a      	str	r2, [r3, #48]	; 0x30
}
 80007cc:	bf00      	nop
 80007ce:	372c      	adds	r7, #44	; 0x2c
 80007d0:	46bd      	mov	sp, r7
 80007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d6:	4770      	bx	lr
 80007d8:	40023800 	.word	0x40023800
 80007dc:	40020400 	.word	0x40020400
 80007e0:	40020800 	.word	0x40020800
 80007e4:	40020c00 	.word	0x40020c00
 80007e8:	40021000 	.word	0x40021000
 80007ec:	40021400 	.word	0x40021400

080007f0 <GPIO_ToggleOutputPin>:
{
	pGPIOx->ODR = (uint16_t) Value;
}

void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
 80007f8:	460b      	mov	r3, r1
 80007fa:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR ^= (1<<PinNumber);
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	695b      	ldr	r3, [r3, #20]
 8000800:	78fa      	ldrb	r2, [r7, #3]
 8000802:	2101      	movs	r1, #1
 8000804:	fa01 f202 	lsl.w	r2, r1, r2
 8000808:	405a      	eors	r2, r3
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	615a      	str	r2, [r3, #20]
}
 800080e:	bf00      	nop
 8000810:	370c      	adds	r7, #12
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr
	...

0800081c <GPIO_IRQConfig>:

// *** GPIO Interrupt Config and Handling ***
void GPIO_IRQConfig(uint8_t IRQNumber, uint8_t IRQPriority, uint8_t Enable)
{
 800081c:	b480      	push	{r7}
 800081e:	b085      	sub	sp, #20
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	71fb      	strb	r3, [r7, #7]
 8000826:	460b      	mov	r3, r1
 8000828:	71bb      	strb	r3, [r7, #6]
 800082a:	4613      	mov	r3, r2
 800082c:	717b      	strb	r3, [r7, #5]
	//Set or Reset IRQ Number
	if(Enable == ENABLE)
 800082e:	797b      	ldrb	r3, [r7, #5]
 8000830:	2b01      	cmp	r3, #1
 8000832:	d133      	bne.n	800089c <GPIO_IRQConfig+0x80>
		{
			if(IRQNumber <= 31)
 8000834:	79fb      	ldrb	r3, [r7, #7]
 8000836:	2b1f      	cmp	r3, #31
 8000838:	d80a      	bhi.n	8000850 <GPIO_IRQConfig+0x34>
			{
				//program ISER0 register
				*NVIC_ISER0 |= ( 1 << IRQNumber );
 800083a:	4b43      	ldr	r3, [pc, #268]	; (8000948 <GPIO_IRQConfig+0x12c>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	79fa      	ldrb	r2, [r7, #7]
 8000840:	2101      	movs	r1, #1
 8000842:	fa01 f202 	lsl.w	r2, r1, r2
 8000846:	4611      	mov	r1, r2
 8000848:	4a3f      	ldr	r2, [pc, #252]	; (8000948 <GPIO_IRQConfig+0x12c>)
 800084a:	430b      	orrs	r3, r1
 800084c:	6013      	str	r3, [r2, #0]
 800084e:	e058      	b.n	8000902 <GPIO_IRQConfig+0xe6>

			}else if(IRQNumber > 31 && IRQNumber < 64 ) //32 to 63
 8000850:	79fb      	ldrb	r3, [r7, #7]
 8000852:	2b1f      	cmp	r3, #31
 8000854:	d90f      	bls.n	8000876 <GPIO_IRQConfig+0x5a>
 8000856:	79fb      	ldrb	r3, [r7, #7]
 8000858:	2b3f      	cmp	r3, #63	; 0x3f
 800085a:	d80c      	bhi.n	8000876 <GPIO_IRQConfig+0x5a>
			{
				//program ISER1 register
				*NVIC_ISER1 |= ( 1 << (IRQNumber % 32) );
 800085c:	4b3b      	ldr	r3, [pc, #236]	; (800094c <GPIO_IRQConfig+0x130>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	79fa      	ldrb	r2, [r7, #7]
 8000862:	f002 021f 	and.w	r2, r2, #31
 8000866:	2101      	movs	r1, #1
 8000868:	fa01 f202 	lsl.w	r2, r1, r2
 800086c:	4611      	mov	r1, r2
 800086e:	4a37      	ldr	r2, [pc, #220]	; (800094c <GPIO_IRQConfig+0x130>)
 8000870:	430b      	orrs	r3, r1
 8000872:	6013      	str	r3, [r2, #0]
 8000874:	e045      	b.n	8000902 <GPIO_IRQConfig+0xe6>
			}
			else if(IRQNumber >= 64 && IRQNumber < 96 )
 8000876:	79fb      	ldrb	r3, [r7, #7]
 8000878:	2b3f      	cmp	r3, #63	; 0x3f
 800087a:	d942      	bls.n	8000902 <GPIO_IRQConfig+0xe6>
 800087c:	79fb      	ldrb	r3, [r7, #7]
 800087e:	2b5f      	cmp	r3, #95	; 0x5f
 8000880:	d83f      	bhi.n	8000902 <GPIO_IRQConfig+0xe6>
			{
				//program ISER2 register //64 to 95
				*NVIC_ISER2 |= ( 1 << (IRQNumber % 64) );
 8000882:	4b33      	ldr	r3, [pc, #204]	; (8000950 <GPIO_IRQConfig+0x134>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	79fa      	ldrb	r2, [r7, #7]
 8000888:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800088c:	2101      	movs	r1, #1
 800088e:	fa01 f202 	lsl.w	r2, r1, r2
 8000892:	4611      	mov	r1, r2
 8000894:	4a2e      	ldr	r2, [pc, #184]	; (8000950 <GPIO_IRQConfig+0x134>)
 8000896:	430b      	orrs	r3, r1
 8000898:	6013      	str	r3, [r2, #0]
 800089a:	e032      	b.n	8000902 <GPIO_IRQConfig+0xe6>
			}
		}
	else
		{
			if(IRQNumber <= 31)
 800089c:	79fb      	ldrb	r3, [r7, #7]
 800089e:	2b1f      	cmp	r3, #31
 80008a0:	d80a      	bhi.n	80008b8 <GPIO_IRQConfig+0x9c>
			{
				//program ICER0 register
				*NVIC_ICER0 |= ( 1 << IRQNumber );
 80008a2:	4b2c      	ldr	r3, [pc, #176]	; (8000954 <GPIO_IRQConfig+0x138>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	79fa      	ldrb	r2, [r7, #7]
 80008a8:	2101      	movs	r1, #1
 80008aa:	fa01 f202 	lsl.w	r2, r1, r2
 80008ae:	4611      	mov	r1, r2
 80008b0:	4a28      	ldr	r2, [pc, #160]	; (8000954 <GPIO_IRQConfig+0x138>)
 80008b2:	430b      	orrs	r3, r1
 80008b4:	6013      	str	r3, [r2, #0]
 80008b6:	e024      	b.n	8000902 <GPIO_IRQConfig+0xe6>
			}else if(IRQNumber > 31 && IRQNumber < 64 )
 80008b8:	79fb      	ldrb	r3, [r7, #7]
 80008ba:	2b1f      	cmp	r3, #31
 80008bc:	d90f      	bls.n	80008de <GPIO_IRQConfig+0xc2>
 80008be:	79fb      	ldrb	r3, [r7, #7]
 80008c0:	2b3f      	cmp	r3, #63	; 0x3f
 80008c2:	d80c      	bhi.n	80008de <GPIO_IRQConfig+0xc2>
			{
				//program ICER1 register
				*NVIC_ICER1 |= ( 1 << (IRQNumber % 32) );
 80008c4:	4b24      	ldr	r3, [pc, #144]	; (8000958 <GPIO_IRQConfig+0x13c>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	79fa      	ldrb	r2, [r7, #7]
 80008ca:	f002 021f 	and.w	r2, r2, #31
 80008ce:	2101      	movs	r1, #1
 80008d0:	fa01 f202 	lsl.w	r2, r1, r2
 80008d4:	4611      	mov	r1, r2
 80008d6:	4a20      	ldr	r2, [pc, #128]	; (8000958 <GPIO_IRQConfig+0x13c>)
 80008d8:	430b      	orrs	r3, r1
 80008da:	6013      	str	r3, [r2, #0]
 80008dc:	e011      	b.n	8000902 <GPIO_IRQConfig+0xe6>
			}
			else if(IRQNumber >= 64 && IRQNumber < 96 )
 80008de:	79fb      	ldrb	r3, [r7, #7]
 80008e0:	2b3f      	cmp	r3, #63	; 0x3f
 80008e2:	d90e      	bls.n	8000902 <GPIO_IRQConfig+0xe6>
 80008e4:	79fb      	ldrb	r3, [r7, #7]
 80008e6:	2b5f      	cmp	r3, #95	; 0x5f
 80008e8:	d80b      	bhi.n	8000902 <GPIO_IRQConfig+0xe6>
			{
				//program ICER2 register
				*NVIC_ICER2 |= ( 1 << (IRQNumber % 64) );
 80008ea:	4b1c      	ldr	r3, [pc, #112]	; (800095c <GPIO_IRQConfig+0x140>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	79fa      	ldrb	r2, [r7, #7]
 80008f0:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80008f4:	2101      	movs	r1, #1
 80008f6:	fa01 f202 	lsl.w	r2, r1, r2
 80008fa:	4611      	mov	r1, r2
 80008fc:	4a17      	ldr	r2, [pc, #92]	; (800095c <GPIO_IRQConfig+0x140>)
 80008fe:	430b      	orrs	r3, r1
 8000900:	6013      	str	r3, [r2, #0]
			}
		}

	//Set or Reset IRQ Priority

	uint8_t iprx = IRQNumber / 4;
 8000902:	79fb      	ldrb	r3, [r7, #7]
 8000904:	089b      	lsrs	r3, r3, #2
 8000906:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section  = IRQNumber % 4 ;
 8000908:	79fb      	ldrb	r3, [r7, #7]
 800090a:	f003 0303 	and.w	r3, r3, #3
 800090e:	73bb      	strb	r3, [r7, #14]

	uint8_t shift_amount = ( 8 * iprx_section) + ( 8 - NVIC_NO_PR_BITS_IMPLEMENTED) ;
 8000910:	7bbb      	ldrb	r3, [r7, #14]
 8000912:	00db      	lsls	r3, r3, #3
 8000914:	b2db      	uxtb	r3, r3
 8000916:	3304      	adds	r3, #4
 8000918:	737b      	strb	r3, [r7, #13]

	*(  NVIC_PR_BASE_ADDRESS + iprx ) |=  ( IRQPriority << shift_amount );
 800091a:	7bfb      	ldrb	r3, [r7, #15]
 800091c:	009b      	lsls	r3, r3, #2
 800091e:	f503 2364 	add.w	r3, r3, #933888	; 0xe4000
 8000922:	681a      	ldr	r2, [r3, #0]
 8000924:	79b9      	ldrb	r1, [r7, #6]
 8000926:	7b7b      	ldrb	r3, [r7, #13]
 8000928:	fa01 f303 	lsl.w	r3, r1, r3
 800092c:	4619      	mov	r1, r3
 800092e:	7bfb      	ldrb	r3, [r7, #15]
 8000930:	009b      	lsls	r3, r3, #2
 8000932:	f503 2364 	add.w	r3, r3, #933888	; 0xe4000
 8000936:	430a      	orrs	r2, r1
 8000938:	601a      	str	r2, [r3, #0]

}
 800093a:	bf00      	nop
 800093c:	3714      	adds	r7, #20
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop
 8000948:	e000e100 	.word	0xe000e100
 800094c:	e000e104 	.word	0xe000e104
 8000950:	e000e108 	.word	0xe000e108
 8000954:	e000e180 	.word	0xe000e180
 8000958:	e000e184 	.word	0xe000e184
 800095c:	e000e188 	.word	0xe000e188

08000960 <GPIO_IRQHandling>:

void GPIO_IRQHandling(uint8_t PinNumber)
{
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	4603      	mov	r3, r0
 8000968:	71fb      	strb	r3, [r7, #7]
	// Clear pending register for corresponding Pin Number
	if(EXTI->PR & (1 << PinNumber))
 800096a:	4b0c      	ldr	r3, [pc, #48]	; (800099c <GPIO_IRQHandling+0x3c>)
 800096c:	695b      	ldr	r3, [r3, #20]
 800096e:	79fa      	ldrb	r2, [r7, #7]
 8000970:	2101      	movs	r1, #1
 8000972:	fa01 f202 	lsl.w	r2, r1, r2
 8000976:	4013      	ands	r3, r2
 8000978:	2b00      	cmp	r3, #0
 800097a:	d009      	beq.n	8000990 <GPIO_IRQHandling+0x30>
	{
		EXTI->PR |= (1 << PinNumber); //Clear
 800097c:	4b07      	ldr	r3, [pc, #28]	; (800099c <GPIO_IRQHandling+0x3c>)
 800097e:	695b      	ldr	r3, [r3, #20]
 8000980:	79fa      	ldrb	r2, [r7, #7]
 8000982:	2101      	movs	r1, #1
 8000984:	fa01 f202 	lsl.w	r2, r1, r2
 8000988:	4611      	mov	r1, r2
 800098a:	4a04      	ldr	r2, [pc, #16]	; (800099c <GPIO_IRQHandling+0x3c>)
 800098c:	430b      	orrs	r3, r1
 800098e:	6153      	str	r3, [r2, #20]
	}
}
 8000990:	bf00      	nop
 8000992:	370c      	adds	r7, #12
 8000994:	46bd      	mov	sp, r7
 8000996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099a:	4770      	bx	lr
 800099c:	40013c00 	.word	0x40013c00

080009a0 <__errno>:
 80009a0:	4b01      	ldr	r3, [pc, #4]	; (80009a8 <__errno+0x8>)
 80009a2:	6818      	ldr	r0, [r3, #0]
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop
 80009a8:	20000000 	.word	0x20000000

080009ac <__libc_init_array>:
 80009ac:	b570      	push	{r4, r5, r6, lr}
 80009ae:	4e0d      	ldr	r6, [pc, #52]	; (80009e4 <__libc_init_array+0x38>)
 80009b0:	4c0d      	ldr	r4, [pc, #52]	; (80009e8 <__libc_init_array+0x3c>)
 80009b2:	1ba4      	subs	r4, r4, r6
 80009b4:	10a4      	asrs	r4, r4, #2
 80009b6:	2500      	movs	r5, #0
 80009b8:	42a5      	cmp	r5, r4
 80009ba:	d109      	bne.n	80009d0 <__libc_init_array+0x24>
 80009bc:	4e0b      	ldr	r6, [pc, #44]	; (80009ec <__libc_init_array+0x40>)
 80009be:	4c0c      	ldr	r4, [pc, #48]	; (80009f0 <__libc_init_array+0x44>)
 80009c0:	f000 f88c 	bl	8000adc <_init>
 80009c4:	1ba4      	subs	r4, r4, r6
 80009c6:	10a4      	asrs	r4, r4, #2
 80009c8:	2500      	movs	r5, #0
 80009ca:	42a5      	cmp	r5, r4
 80009cc:	d105      	bne.n	80009da <__libc_init_array+0x2e>
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80009d4:	4798      	blx	r3
 80009d6:	3501      	adds	r5, #1
 80009d8:	e7ee      	b.n	80009b8 <__libc_init_array+0xc>
 80009da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80009de:	4798      	blx	r3
 80009e0:	3501      	adds	r5, #1
 80009e2:	e7f2      	b.n	80009ca <__libc_init_array+0x1e>
 80009e4:	08000af4 	.word	0x08000af4
 80009e8:	08000af4 	.word	0x08000af4
 80009ec:	08000af4 	.word	0x08000af4
 80009f0:	08000af8 	.word	0x08000af8

080009f4 <malloc>:
 80009f4:	4b02      	ldr	r3, [pc, #8]	; (8000a00 <malloc+0xc>)
 80009f6:	4601      	mov	r1, r0
 80009f8:	6818      	ldr	r0, [r3, #0]
 80009fa:	f000 b803 	b.w	8000a04 <_malloc_r>
 80009fe:	bf00      	nop
 8000a00:	20000000 	.word	0x20000000

08000a04 <_malloc_r>:
 8000a04:	b570      	push	{r4, r5, r6, lr}
 8000a06:	1ccd      	adds	r5, r1, #3
 8000a08:	f025 0503 	bic.w	r5, r5, #3
 8000a0c:	3508      	adds	r5, #8
 8000a0e:	2d0c      	cmp	r5, #12
 8000a10:	bf38      	it	cc
 8000a12:	250c      	movcc	r5, #12
 8000a14:	2d00      	cmp	r5, #0
 8000a16:	4606      	mov	r6, r0
 8000a18:	db01      	blt.n	8000a1e <_malloc_r+0x1a>
 8000a1a:	42a9      	cmp	r1, r5
 8000a1c:	d903      	bls.n	8000a26 <_malloc_r+0x22>
 8000a1e:	230c      	movs	r3, #12
 8000a20:	6033      	str	r3, [r6, #0]
 8000a22:	2000      	movs	r0, #0
 8000a24:	bd70      	pop	{r4, r5, r6, pc}
 8000a26:	f000 f857 	bl	8000ad8 <__malloc_lock>
 8000a2a:	4a21      	ldr	r2, [pc, #132]	; (8000ab0 <_malloc_r+0xac>)
 8000a2c:	6814      	ldr	r4, [r2, #0]
 8000a2e:	4621      	mov	r1, r4
 8000a30:	b991      	cbnz	r1, 8000a58 <_malloc_r+0x54>
 8000a32:	4c20      	ldr	r4, [pc, #128]	; (8000ab4 <_malloc_r+0xb0>)
 8000a34:	6823      	ldr	r3, [r4, #0]
 8000a36:	b91b      	cbnz	r3, 8000a40 <_malloc_r+0x3c>
 8000a38:	4630      	mov	r0, r6
 8000a3a:	f000 f83d 	bl	8000ab8 <_sbrk_r>
 8000a3e:	6020      	str	r0, [r4, #0]
 8000a40:	4629      	mov	r1, r5
 8000a42:	4630      	mov	r0, r6
 8000a44:	f000 f838 	bl	8000ab8 <_sbrk_r>
 8000a48:	1c43      	adds	r3, r0, #1
 8000a4a:	d124      	bne.n	8000a96 <_malloc_r+0x92>
 8000a4c:	230c      	movs	r3, #12
 8000a4e:	6033      	str	r3, [r6, #0]
 8000a50:	4630      	mov	r0, r6
 8000a52:	f000 f842 	bl	8000ada <__malloc_unlock>
 8000a56:	e7e4      	b.n	8000a22 <_malloc_r+0x1e>
 8000a58:	680b      	ldr	r3, [r1, #0]
 8000a5a:	1b5b      	subs	r3, r3, r5
 8000a5c:	d418      	bmi.n	8000a90 <_malloc_r+0x8c>
 8000a5e:	2b0b      	cmp	r3, #11
 8000a60:	d90f      	bls.n	8000a82 <_malloc_r+0x7e>
 8000a62:	600b      	str	r3, [r1, #0]
 8000a64:	50cd      	str	r5, [r1, r3]
 8000a66:	18cc      	adds	r4, r1, r3
 8000a68:	4630      	mov	r0, r6
 8000a6a:	f000 f836 	bl	8000ada <__malloc_unlock>
 8000a6e:	f104 000b 	add.w	r0, r4, #11
 8000a72:	1d23      	adds	r3, r4, #4
 8000a74:	f020 0007 	bic.w	r0, r0, #7
 8000a78:	1ac3      	subs	r3, r0, r3
 8000a7a:	d0d3      	beq.n	8000a24 <_malloc_r+0x20>
 8000a7c:	425a      	negs	r2, r3
 8000a7e:	50e2      	str	r2, [r4, r3]
 8000a80:	e7d0      	b.n	8000a24 <_malloc_r+0x20>
 8000a82:	428c      	cmp	r4, r1
 8000a84:	684b      	ldr	r3, [r1, #4]
 8000a86:	bf16      	itet	ne
 8000a88:	6063      	strne	r3, [r4, #4]
 8000a8a:	6013      	streq	r3, [r2, #0]
 8000a8c:	460c      	movne	r4, r1
 8000a8e:	e7eb      	b.n	8000a68 <_malloc_r+0x64>
 8000a90:	460c      	mov	r4, r1
 8000a92:	6849      	ldr	r1, [r1, #4]
 8000a94:	e7cc      	b.n	8000a30 <_malloc_r+0x2c>
 8000a96:	1cc4      	adds	r4, r0, #3
 8000a98:	f024 0403 	bic.w	r4, r4, #3
 8000a9c:	42a0      	cmp	r0, r4
 8000a9e:	d005      	beq.n	8000aac <_malloc_r+0xa8>
 8000aa0:	1a21      	subs	r1, r4, r0
 8000aa2:	4630      	mov	r0, r6
 8000aa4:	f000 f808 	bl	8000ab8 <_sbrk_r>
 8000aa8:	3001      	adds	r0, #1
 8000aaa:	d0cf      	beq.n	8000a4c <_malloc_r+0x48>
 8000aac:	6025      	str	r5, [r4, #0]
 8000aae:	e7db      	b.n	8000a68 <_malloc_r+0x64>
 8000ab0:	20000088 	.word	0x20000088
 8000ab4:	2000008c 	.word	0x2000008c

08000ab8 <_sbrk_r>:
 8000ab8:	b538      	push	{r3, r4, r5, lr}
 8000aba:	4c06      	ldr	r4, [pc, #24]	; (8000ad4 <_sbrk_r+0x1c>)
 8000abc:	2300      	movs	r3, #0
 8000abe:	4605      	mov	r5, r0
 8000ac0:	4608      	mov	r0, r1
 8000ac2:	6023      	str	r3, [r4, #0]
 8000ac4:	f7ff fc00 	bl	80002c8 <_sbrk>
 8000ac8:	1c43      	adds	r3, r0, #1
 8000aca:	d102      	bne.n	8000ad2 <_sbrk_r+0x1a>
 8000acc:	6823      	ldr	r3, [r4, #0]
 8000ace:	b103      	cbz	r3, 8000ad2 <_sbrk_r+0x1a>
 8000ad0:	602b      	str	r3, [r5, #0]
 8000ad2:	bd38      	pop	{r3, r4, r5, pc}
 8000ad4:	20000090 	.word	0x20000090

08000ad8 <__malloc_lock>:
 8000ad8:	4770      	bx	lr

08000ada <__malloc_unlock>:
 8000ada:	4770      	bx	lr

08000adc <_init>:
 8000adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ade:	bf00      	nop
 8000ae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ae2:	bc08      	pop	{r3}
 8000ae4:	469e      	mov	lr, r3
 8000ae6:	4770      	bx	lr

08000ae8 <_fini>:
 8000ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000aea:	bf00      	nop
 8000aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000aee:	bc08      	pop	{r3}
 8000af0:	469e      	mov	lr, r3
 8000af2:	4770      	bx	lr
