
---------- Begin Simulation Statistics ----------
final_tick                               2541834528500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 216343                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   216342                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.40                       # Real time elapsed on the host
host_tick_rate                              609603635                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196444                       # Number of instructions simulated
sim_ops                                       4196444                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011825                       # Number of seconds simulated
sim_ticks                                 11824683500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.725725                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  378597                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846486                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2413                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             75374                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            802821                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52933                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277874                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224941                       # Number of indirect misses.
system.cpu.branchPred.lookups                  975072                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64053                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26595                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196444                       # Number of instructions committed
system.cpu.committedOps                       4196444                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.632365                       # CPI: cycles per instruction
system.cpu.discardedOps                        189288                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608129                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1452114                       # DTB hits
system.cpu.dtb.data_misses                       7672                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406226                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849257                       # DTB read hits
system.cpu.dtb.read_misses                       6884                       # DTB read misses
system.cpu.dtb.write_accesses                  201903                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602857                       # DTB write hits
system.cpu.dtb.write_misses                       788                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18019                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3373403                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027999                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           659140                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16738163                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177545                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  955862                       # ITB accesses
system.cpu.itb.fetch_acv                          509                       # ITB acv
system.cpu.itb.fetch_hits                      948616                       # ITB hits
system.cpu.itb.fetch_misses                      7246                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.51%      9.51% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4175     69.15%     79.07% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.86% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     79.93% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     79.98% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.84%     94.82% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.89%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6038                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14381                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2412     47.41%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.24%     47.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2659     52.26%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5088                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2399     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2399     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4815                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10916131000     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9549000      0.08%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17823000      0.15%     92.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               885541000      7.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11829044000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994610                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902219                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946344                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7991569500     67.56%     67.56% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3837474500     32.44%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23635906                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85452      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541661     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839526     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592802     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.30% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.51% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104675      2.49%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196444                       # Class of committed instruction
system.cpu.quiesceCycles                        13461                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6897743                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155569                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312742                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22775458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22775458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22775458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22775458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116797.220513                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116797.220513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116797.220513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116797.220513                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13011493                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13011493                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13011493                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13011493                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66725.605128                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66725.605128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66725.605128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66725.605128                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22425961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22425961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116801.880208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116801.880208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12811996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12811996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66729.145833                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66729.145833                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.276837                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539411728000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.276837                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204802                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204802                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128094                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34833                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86570                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34144                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28999                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28999                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87160                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40828                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11114688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11114688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6686656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6687089                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17813041                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157402                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002814                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052977                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156959     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157402                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820653538                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375635000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462227250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5574208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4468608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10042816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5574208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5574208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34833                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34833                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471404414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377905083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849309497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471404414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471404414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188530374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188530374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188530374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471404414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377905083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1037839871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000124364750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7317                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7317                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406732                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111747                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156919                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121183                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156919                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121183                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10298                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2186                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5673                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2008543500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4757687250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13698.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32448.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103843                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80259                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156919                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121183                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.597597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.442229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.772259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34340     42.15%     42.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24406     29.96%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10003     12.28%     84.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4598      5.64%     90.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2338      2.87%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1513      1.86%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          926      1.14%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          557      0.68%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2792      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81473                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.036627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.430190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.679688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1269     17.34%     17.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5575     76.19%     93.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           283      3.87%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            89      1.22%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.55%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.18%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.16%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.10%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7317                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.258986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.241937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.779576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6497     88.79%     88.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               95      1.30%     90.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              460      6.29%     96.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              189      2.58%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               69      0.94%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7317                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9383744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  659072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7613888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10042816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7755712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11824678500                       # Total gap between requests
system.mem_ctrls.avgGap                      42519.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4947136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4436608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7613888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418373650.339140117168                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375198879.530263960361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643897826.102491378784                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69822                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121183                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2512207750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2245479500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290604370250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28843.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32160.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2398062.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314245680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166998975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559269060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308888280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5168128440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        188570400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7639124355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.032036                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    437862500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10992141000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267564360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142191060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487604880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312119460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5116273260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        232237920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7491014460                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.506551                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    551505500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10878498000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              998458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11817483500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1629607                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1629607                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1629607                       # number of overall hits
system.cpu.icache.overall_hits::total         1629607                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87161                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87161                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87161                       # number of overall misses
system.cpu.icache.overall_misses::total         87161                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5364638000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5364638000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5364638000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5364638000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1716768                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1716768                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1716768                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1716768                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050770                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050770                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050770                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050770                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61548.605454                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61548.605454                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61548.605454                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61548.605454                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86570                       # number of writebacks
system.cpu.icache.writebacks::total             86570                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87161                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87161                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87161                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87161                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5277478000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5277478000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5277478000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5277478000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050770                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050770                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050770                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050770                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60548.616927                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60548.616927                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60548.616927                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60548.616927                       # average overall mshr miss latency
system.cpu.icache.replacements                  86570                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1629607                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1629607                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87161                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87161                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5364638000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5364638000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1716768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1716768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050770                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050770                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61548.605454                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61548.605454                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87161                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87161                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5277478000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5277478000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050770                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050770                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60548.616927                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60548.616927                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.804637                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1652606                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86648                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.072639                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.804637                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3520696                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3520696                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312967                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312967                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312967                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312967                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105634                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105634                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105634                       # number of overall misses
system.cpu.dcache.overall_misses::total        105634                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6774469500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6774469500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6774469500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6774469500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418601                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418601                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418601                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418601                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074464                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074464                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074464                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074464                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64131.524888                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64131.524888                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64131.524888                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64131.524888                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34657                       # number of writebacks
system.cpu.dcache.writebacks::total             34657                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36690                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36690                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36690                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36690                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68944                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68944                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68944                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68944                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4392910500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4392910500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4392910500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4392910500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048600                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048600                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048600                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048600                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63717.081980                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63717.081980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63717.081980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63717.081980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68798                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781877                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781877                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49147                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49147                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3297739500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3297739500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059140                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059140                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67099.507600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67099.507600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9216                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9216                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39931                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39931                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2671161500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2671161500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048050                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048050                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66894.430392                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66894.430392                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476730000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476730000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587577                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587577                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096135                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096135                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61549.206012                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61549.206012                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27474                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27474                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29013                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29013                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721749000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721749000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59344.052666                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59344.052666                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10284                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10284                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62846000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62846000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080143                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080143                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70140.625000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70140.625000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61950000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61950000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080143                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080143                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69140.625000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69140.625000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541834528500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.452616                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379636                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68798                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.053432                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.452616                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          726                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2951610                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2951610                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2625363194500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 289828                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   289827                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   203.52                       # Real time elapsed on the host
host_tick_rate                              399324876                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58986750                       # Number of instructions simulated
sim_ops                                      58986750                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081272                       # Number of seconds simulated
sim_ticks                                 81272097000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.464001                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5670084                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8795737                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1111                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            528721                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7868374                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             192960                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          630755                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           437795                       # Number of indirect misses.
system.cpu.branchPred.lookups                10068209                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  391924                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35060                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54047853                       # Number of instructions committed
system.cpu.committedOps                      54047853                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.005324                       # CPI: cycles per instruction
system.cpu.discardedOps                        928438                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15090273                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15616961                       # DTB hits
system.cpu.dtb.data_misses                       1499                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10622425                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     10937962                       # DTB read hits
system.cpu.dtb.read_misses                       1251                       # DTB read misses
system.cpu.dtb.write_accesses                 4467848                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4678999                       # DTB write hits
system.cpu.dtb.write_misses                       248                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123491                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           38049029                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11362902                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4863680                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        89444733                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.332743                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18010076                       # ITB accesses
system.cpu.itb.fetch_acv                          117                       # ITB acv
system.cpu.itb.fetch_hits                    18008642                       # ITB hits
system.cpu.itb.fetch_misses                      1434                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4943      9.69%      9.97% # number of callpals executed
system.cpu.kern.callpal::rdps                     298      0.58%     10.55% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.55% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.55% # number of callpals executed
system.cpu.kern.callpal::rti                      392      0.77%     11.32% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.54% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.55% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.45%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50992                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52636                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1917     35.14%     35.14% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.68%     35.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      83      1.52%     37.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3418     62.66%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5455                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1915     48.48%     48.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.94%     49.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       83      2.10%     51.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1915     48.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3950                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              78580160000     96.68%     96.68% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                63575500      0.08%     96.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                91074000      0.11%     96.87% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2539892000      3.13%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          81274701500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998957                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.560269                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.724106                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 349                      
system.cpu.kern.mode_good::user                   349                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               523                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 349                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.667304                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.800459                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6492034000      7.99%      7.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          74782667500     92.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        162431286                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897365      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37602046     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28369      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10605624     19.62%     91.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549419      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84783      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54047853                       # Class of committed instruction
system.cpu.quiesceCycles                       112908                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        72986553                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1301857                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2603605                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1838772610                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1838772610                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1838772610                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1838772610                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117915.391176                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117915.391176                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117915.391176                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117915.391176                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            91                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           91                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1058197303                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1058197303                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1058197303                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1058197303                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67859.260164                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67859.260164                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67859.260164                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67859.260164                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4851475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4851475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115511.309524                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115511.309524                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2751475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2751475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65511.309524                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65511.309524                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1833921135                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1833921135                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117921.883681                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117921.883681                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1055445828                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1055445828                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67865.601080                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67865.601080                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1274855                       # Transaction distribution
system.membus.trans_dist::WriteReq                735                       # Transaction distribution
system.membus.trans_dist::WriteResp               735                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31518                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1255193                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15035                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12134                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12134                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1255194                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18900                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3765581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3765581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        92954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        95946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3892715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    160664768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    160664768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3027                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3005312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3008339                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164668435                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1303287                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000115                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010728                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1303137     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     150      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1303287                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2569500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7878971463                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy             269973                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          168990250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6414675750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       80332416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1983488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82315904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     80332416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      80332416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2017152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2017152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1255194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           30992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1286186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31518                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31518                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         988437840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24405523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1012843362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    988437840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        988437840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24819736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24819736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24819736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        988437840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24405523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1037663099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    979355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    468907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000090066500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56153                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56153                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2220604                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             926962                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1286186                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1286673                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1286186                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1286673                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 786933                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                307318                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            139593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            156582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            278421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            391533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            143394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4934                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6111079500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2496265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15472073250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12240.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30990.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        68                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   395777                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  876539                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1286186                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1286673                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  490186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  56891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  55914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  56038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  56443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  56140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  56108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    199                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       206294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    458.722716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   319.683843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.130753                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32392     15.70%     15.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38006     18.42%     34.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25751     12.48%     46.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22216     10.77%     57.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20835     10.10%     67.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18558      9.00%     76.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11473      5.56%     82.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5496      2.66%     84.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31567     15.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       206294                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.890941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.281575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          50580     90.08%     90.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5407      9.63%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           115      0.20%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            29      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             8      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56153                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.440849                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.370863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.590705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27469     48.92%     48.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1620      2.88%     51.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10050     17.90%     69.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10332     18.40%     88.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6031     10.74%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              322      0.57%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              128      0.23%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               73      0.13%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               53      0.09%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               34      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               10      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56153                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31952192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50363712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62678784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82315904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82347072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       393.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       771.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1012.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1013.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81272097000                       # Total gap between requests
system.mem_ctrls.avgGap                      31588.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     30010048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1942144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     62678784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 369254013.465408682823                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23896811.718787077814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 771221443.935425996780                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1255194                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        30992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1286673                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14445593250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1026480000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1979017618500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11508.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33120.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1538089.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            245880180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            130673235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           396048660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          278941140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6415612320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6439135530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25787376000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39693667065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.404613                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  66979507250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2713880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11582148500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1227287460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            652292190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3168946200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4833547740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6415612320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36372078480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        580657920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53250422310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        655.211620                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1210317750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2713880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  77351261750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16287                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16287                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2992                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3027                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               353000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2257000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81245610                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1164500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              911000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               95500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     83468666000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17295691                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17295691                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17295691                       # number of overall hits
system.cpu.icache.overall_hits::total        17295691                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1255194                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1255194                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1255194                       # number of overall misses
system.cpu.icache.overall_misses::total       1255194                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  48731602000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48731602000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  48731602000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48731602000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18550885                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18550885                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18550885                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18550885                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.067662                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.067662                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.067662                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.067662                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38823.960280                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38823.960280                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38823.960280                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38823.960280                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1255193                       # number of writebacks
system.cpu.icache.writebacks::total           1255193                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1255194                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1255194                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1255194                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1255194                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47476408000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47476408000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47476408000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47476408000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.067662                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.067662                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.067662                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.067662                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37823.960280                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37823.960280                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37823.960280                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37823.960280                       # average overall mshr miss latency
system.cpu.icache.replacements                1255193                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17295691                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17295691                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1255194                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1255194                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  48731602000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48731602000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18550885                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18550885                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.067662                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.067662                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38823.960280                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38823.960280                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1255194                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1255194                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47476408000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47476408000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.067662                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.067662                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37823.960280                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37823.960280                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999860                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18551551                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1255193                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.779839                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999860                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          38356964                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         38356964                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15477961                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15477961                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15477961                       # number of overall hits
system.cpu.dcache.overall_hits::total        15477961                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41846                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41846                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41846                       # number of overall misses
system.cpu.dcache.overall_misses::total         41846                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2710161000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2710161000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2710161000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2710161000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15519807                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15519807                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15519807                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15519807                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002696                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002696                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002696                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002696                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64765.114945                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64765.114945                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64765.114945                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64765.114945                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15966                       # number of writebacks
system.cpu.dcache.writebacks::total             15966                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11225                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11225                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30621                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30621                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30621                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30621                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1975292000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1975292000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1975292000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1975292000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149784500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149784500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001973                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001973                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001973                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001973                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64507.756115                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64507.756115                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64507.756115                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64507.756115                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 100123.328877                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 100123.328877                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  30959                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10863347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10863347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1394682000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1394682000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10883581                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10883581                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001859                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001859                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68927.646536                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68927.646536                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1757                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1757                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18477                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18477                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1258542500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1258542500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149784500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149784500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68114.006603                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68114.006603                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196825.886991                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196825.886991                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4614614                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4614614                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21612                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21612                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1315479000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1315479000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636226                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636226                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004662                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004662                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60867.990006                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60867.990006                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    716749500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    716749500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002619                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002619                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59020.874506                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59020.874506                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13868                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13868                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          384                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          384                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     30340500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     30340500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026944                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026944                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79011.718750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79011.718750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          382                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          382                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     29834500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     29834500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026803                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026803                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78100.785340                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78100.785340                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83528666000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.939363                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15522122                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30992                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            500.842863                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.939363                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          959                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31127310                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31127310                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2969010794000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 256415                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   256415                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1571.48                       # Real time elapsed on the host
host_tick_rate                              218678029                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   402950761                       # Number of instructions simulated
sim_ops                                     402950761                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.343648                       # Number of seconds simulated
sim_ticks                                343647599500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             18.583134                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                16918573                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             91042624                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            2782213                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5515535                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          85216492                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8473775                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        57601124                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         49127349                       # Number of indirect misses.
system.cpu.branchPred.lookups               104908011                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7430000                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1290672                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   343964011                       # Number of instructions committed
system.cpu.committedOps                     343964011                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.998160                       # CPI: cycles per instruction
system.cpu.discardedOps                      30631349                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 34805096                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    113827983                       # DTB hits
system.cpu.dtb.data_misses                     160507                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 24975718                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     68613393                       # DTB read hits
system.cpu.dtb.read_misses                     160496                       # DTB read misses
system.cpu.dtb.write_accesses                 9829378                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    45214590                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            55221748                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          288065887                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          80267020                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         68033064                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        46799322                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.500460                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               120534742                       # ITB accesses
system.cpu.itb.fetch_acv                       728633                       # ITB acv
system.cpu.itb.fetch_hits                   120534680                       # ITB hits
system.cpu.itb.fetch_misses                        62                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                968118     32.48%     32.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     708      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                   962889     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys               962531     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               85950      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                2980204                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    2980647                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                   963967     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     352      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  967039     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              1931358                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    963967     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      352      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   963968     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               1928287                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             278046660000     80.91%     80.91% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               224551500      0.07%     80.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             65376705000     19.02%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         343647916500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996824                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998410                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel              962786                      
system.cpu.kern.mode_good::user                962785                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel            962897                       # number of protection mode switches
system.cpu.kern.mode_switch::user              962785                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999885                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999942                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       158966957000     46.26%     46.26% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         184680862000     53.74%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        687295199                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            15512827      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               150836384     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3229      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              28966924      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               3710805      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4139799      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11128871      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                757689      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               162317      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               47570993     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              38733641     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          17554614      5.10%     92.76% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          6481609      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             18404309      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                343964011                       # Class of committed instruction
system.cpu.tickCycles                       640495877                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       625347                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1250696                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             610159                       # Transaction distribution
system.membus.trans_dist::WriteReq                352                       # Transaction distribution
system.membus.trans_dist::WriteResp               352                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17590                       # Transaction distribution
system.membus.trans_dist::WritebackClean       512566                       # Transaction distribution
system.membus.trans_dist::CleanEvict            95192                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15189                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15189                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         512566                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         97593                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1537698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1537698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       338346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       339050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1876748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     65608448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     65608448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8343808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8346624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73955072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            625700                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001788                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  625698    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              625700                       # Request fanout histogram
system.membus.reqLayer0.occupancy              880000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3500117500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          609721750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2571806750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       32804224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7218048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40022272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     32804224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      32804224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1125760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1125760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          512566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          112782                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              625348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        17590                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17590                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          95458906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          21004215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116463121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     95458906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95458906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3275914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3275914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3275914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         95458906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         21004215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119739035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     49027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     24260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    108454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001949021250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2945                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2945                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              879804                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              46109                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      625348                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     530155                       # Number of write requests accepted
system.mem_ctrls.readBursts                    625348                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   530155                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 492634                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                481128                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1483                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2201174750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  663570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4689562250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16585.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35335.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    39898                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34531                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                625348                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               530155                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   28809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       107309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.391281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.031722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   103.105097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        79629     74.21%     74.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16945     15.79%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7362      6.86%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1748      1.63%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          817      0.76%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          336      0.31%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          177      0.16%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          128      0.12%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          167      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       107309                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.988455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.095397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.587475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            816     27.71%     27.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1051     35.69%     63.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           144      4.89%     68.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           207      7.03%     75.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           161      5.47%     80.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           142      4.82%     85.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           97      3.29%     88.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           90      3.06%     91.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           67      2.28%     94.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           34      1.15%     95.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           55      1.87%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           30      1.02%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           18      0.61%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           21      0.71%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            7      0.24%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            4      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2945                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.643463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.612762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.035976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2062     70.02%     70.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               53      1.80%     71.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              695     23.60%     95.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               89      3.02%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               45      1.53%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2945                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8493696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                31528576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3136960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40022272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33929920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  343646138000                       # Total gap between requests
system.mem_ctrls.avgGap                     297399.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1552640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6941056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3136960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4518116.821590078063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20198179.792610481381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9128421.105121091008                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       512566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       112782                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       530155                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    819980250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3869582000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8535903907500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1599.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34310.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16100770.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    40.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            483685020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            257096070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           542283000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          164696220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27127136400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      52724073750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      87561458400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       168860428860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.376716                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 227062204000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11475100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 105110295500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            282436980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            150141585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           405294960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           91162080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27127136400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37906597140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     100039333440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       166002102585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.059107                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 259697143000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11475100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  72475356500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 352                       # Transaction distribution
system.iobus.trans_dist::WriteResp                352                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          704                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          704                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     704                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               880000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    343647599500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    153587043                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        153587043                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    153587043                       # number of overall hits
system.cpu.icache.overall_hits::total       153587043                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       512565                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         512565                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       512565                       # number of overall misses
system.cpu.icache.overall_misses::total        512565                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12514475500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12514475500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12514475500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12514475500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    154099608                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    154099608                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    154099608                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    154099608                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003326                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003326                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003326                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003326                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24415.392194                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24415.392194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24415.392194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24415.392194                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       512566                       # number of writebacks
system.cpu.icache.writebacks::total            512566                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       512565                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       512565                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       512565                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       512565                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12001909500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12001909500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12001909500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12001909500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003326                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003326                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003326                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003326                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23415.390243                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23415.390243                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23415.390243                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23415.390243                       # average overall mshr miss latency
system.cpu.icache.replacements                 512566                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    153587043                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       153587043                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       512565                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        512565                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12514475500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12514475500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    154099608                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    154099608                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003326                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003326                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24415.392194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24415.392194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       512565                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       512565                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12001909500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12001909500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003326                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003326                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23415.390243                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23415.390243                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           154128401                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            513078                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            300.399551                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         308711782                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        308711782                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    111538211                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        111538211                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    111538211                       # number of overall hits
system.cpu.dcache.overall_hits::total       111538211                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       116777                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         116777                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       116777                       # number of overall misses
system.cpu.dcache.overall_misses::total        116777                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7663954000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7663954000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7663954000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7663954000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    111654988                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    111654988                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    111654988                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    111654988                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001046                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001046                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001046                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001046                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65628.968033                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65628.968033                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65628.968033                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65628.968033                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17590                       # number of writebacks
system.cpu.dcache.writebacks::total             17590                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4210                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4210                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4210                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4210                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       112567                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       112567                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       112567                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       112567                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          352                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          352                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7420465000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7420465000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7420465000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7420465000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001008                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001008                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001008                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001008                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65920.429611                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65920.429611                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65920.429611                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65920.429611                       # average overall mshr miss latency
system.cpu.dcache.replacements                 112782                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     67308552                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        67308552                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        97411                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         97411                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6674855000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6674855000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     67405963                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     67405963                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001445                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001445                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68522.600117                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68522.600117                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        97378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        97378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6574764500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6574764500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67517.966070                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67517.966070                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     44229659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       44229659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19366                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19366                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    989099000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    989099000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     44249025                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     44249025                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000438                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000438                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51073.995663                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51073.995663                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4177                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4177                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15189                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15189                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          352                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          352                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    845700500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    845700500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000343                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000343                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55678.484430                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55678.484430                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2049                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2049                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          215                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          215                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     16574000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     16574000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.094965                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.094965                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77088.372093                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77088.372093                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          215                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          215                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     16359000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16359000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.094965                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.094965                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76088.372093                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76088.372093                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2264                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2264                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2264                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2264                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 343647599500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           111693706                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113806                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            981.439520                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          644                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         223431814                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        223431814                       # Number of data accesses

---------- End Simulation Statistics   ----------
