

================================================================
== Vitis HLS Report for 'load_u1_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Tue Sep 17 03:16:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      103|      103|  0.412 us|  0.412 us|  103|  103|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |      101|      101|         6|          4|          1|    25|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      102|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      306|    -|
|Register             |        -|     -|      542|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      542|      408|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_320_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln14_fu_538_p2                |         +|   0|  0|  16|           9|           5|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_314_p2               |      icmp|   0|  0|  12|           5|           4|
    |or_ln19_fu_526_p2                 |        or|   0|  0|   8|           8|           1|
    |or_ln21_fu_565_p2                 |        or|   0|  0|   8|           8|           2|
    |or_ln23_fu_576_p2                 |        or|   0|  0|   8|           8|           2|
    |or_ln25_fu_603_p2                 |        or|   0|  0|   8|           8|           3|
    |or_ln27_fu_614_p2                 |        or|   0|  0|   8|           8|           3|
    |or_ln29_fu_641_p2                 |        or|   0|  0|   8|           8|           3|
    |or_ln31_fu_652_p2                 |        or|   0|  0|   8|           8|           3|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 102|          78|          31|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  26|          5|    1|          5|
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_load  |   9|          2|    5|         10|
    |i0_fu_132                     |   9|          2|    9|         18|
    |indvar_fu_136                 |   9|          2|    5|         10|
    |kernel_u1_blk_n_R             |   9|          2|    1|          2|
    |u1_0_address0                 |  26|          5|    8|         40|
    |u1_0_address1                 |  26|          5|    8|         40|
    |u1_0_d0                       |  26|          5|   32|        160|
    |u1_0_d1                       |  26|          5|   32|        160|
    |u1_1_address0                 |  26|          5|    8|         40|
    |u1_1_address1                 |  26|          5|    8|         40|
    |u1_1_d0                       |  26|          5|   32|        160|
    |u1_1_d1                       |  26|          5|   32|        160|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 306|         61|  185|        853|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i0_fu_132                    |   9|   0|    9|          0|
    |icmp_ln14_reg_682            |   1|   0|    1|          0|
    |indvar_fu_136                |   5|   0|    5|          0|
    |lshr_ln_reg_766              |   8|   0|    8|          0|
    |trunc_ln16_10_reg_741        |  32|   0|   32|          0|
    |trunc_ln16_11_reg_746        |  32|   0|   32|          0|
    |trunc_ln16_12_reg_751        |  32|   0|   32|          0|
    |trunc_ln16_13_reg_756        |  32|   0|   32|          0|
    |trunc_ln16_14_reg_761        |  32|   0|   32|          0|
    |trunc_ln16_1_reg_691         |  32|   0|   32|          0|
    |trunc_ln16_2_reg_696         |  32|   0|   32|          0|
    |trunc_ln16_3_reg_701         |  32|   0|   32|          0|
    |trunc_ln16_4_reg_706         |  32|   0|   32|          0|
    |trunc_ln16_5_reg_711         |  32|   0|   32|          0|
    |trunc_ln16_6_reg_716         |  32|   0|   32|          0|
    |trunc_ln16_7_reg_721         |  32|   0|   32|          0|
    |trunc_ln16_8_reg_726         |  32|   0|   32|          0|
    |trunc_ln16_9_reg_731         |  32|   0|   32|          0|
    |trunc_ln16_reg_686           |  32|   0|   32|          0|
    |trunc_ln16_s_reg_736         |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 542|   0|  542|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  load_u1_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  load_u1_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  load_u1_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  load_u1_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  load_u1_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  load_u1_Pipeline_VITIS_LOOP_14_1|  return value|
|m_axi_kernel_u1_AWVALID   |  out|    1|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_AWREADY   |   in|    1|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_AWADDR    |  out|   64|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_AWID      |  out|    1|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_AWLEN     |  out|   32|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_AWSIZE    |  out|    3|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_AWBURST   |  out|    2|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_AWLOCK    |  out|    2|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_AWCACHE   |  out|    4|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_AWPROT    |  out|    3|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_AWQOS     |  out|    4|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_AWREGION  |  out|    4|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_AWUSER    |  out|    1|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_WVALID    |  out|    1|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_WREADY    |   in|    1|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_WDATA     |  out|  512|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_WSTRB     |  out|   64|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_WLAST     |  out|    1|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_WID       |  out|    1|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_WUSER     |  out|    1|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_ARVALID   |  out|    1|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_ARREADY   |   in|    1|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_ARADDR    |  out|   64|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_ARID      |  out|    1|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_ARLEN     |  out|   32|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_ARSIZE    |  out|    3|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_ARBURST   |  out|    2|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_ARLOCK    |  out|    2|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_ARCACHE   |  out|    4|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_ARPROT    |  out|    3|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_ARQOS     |  out|    4|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_ARREGION  |  out|    4|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_ARUSER    |  out|    1|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_RVALID    |   in|    1|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_RREADY    |  out|    1|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_RDATA     |   in|  512|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_RLAST     |   in|    1|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_RID       |   in|    1|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_RFIFONUM  |   in|    9|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_RUSER     |   in|    1|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_RRESP     |   in|    2|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_BVALID    |   in|    1|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_BREADY    |  out|    1|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_BRESP     |   in|    2|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_BID       |   in|    1|       m_axi|                         kernel_u1|       pointer|
|m_axi_kernel_u1_BUSER     |   in|    1|       m_axi|                         kernel_u1|       pointer|
|sext_ln14                 |   in|   58|     ap_none|                         sext_ln14|        scalar|
|u1_1_address0             |  out|    8|   ap_memory|                              u1_1|         array|
|u1_1_ce0                  |  out|    1|   ap_memory|                              u1_1|         array|
|u1_1_we0                  |  out|    1|   ap_memory|                              u1_1|         array|
|u1_1_d0                   |  out|   32|   ap_memory|                              u1_1|         array|
|u1_1_address1             |  out|    8|   ap_memory|                              u1_1|         array|
|u1_1_ce1                  |  out|    1|   ap_memory|                              u1_1|         array|
|u1_1_we1                  |  out|    1|   ap_memory|                              u1_1|         array|
|u1_1_d1                   |  out|   32|   ap_memory|                              u1_1|         array|
|u1_0_address0             |  out|    8|   ap_memory|                              u1_0|         array|
|u1_0_ce0                  |  out|    1|   ap_memory|                              u1_0|         array|
|u1_0_we0                  |  out|    1|   ap_memory|                              u1_0|         array|
|u1_0_d0                   |  out|   32|   ap_memory|                              u1_0|         array|
|u1_0_address1             |  out|    8|   ap_memory|                              u1_0|         array|
|u1_0_ce1                  |  out|    1|   ap_memory|                              u1_0|         array|
|u1_0_we1                  |  out|    1|   ap_memory|                              u1_0|         array|
|u1_0_d1                   |  out|   32|   ap_memory|                              u1_0|         array|
+--------------------------+-----+-----+------------+----------------------------------+--------------+

