# Risc-V
Risc-V single cycle core design using verilog HDL.
![Single cycle top](https://github.com/Omm355/Risc-V/assets/173472616/48412c48-c9bf-4546-b51e-230bc2af3eb5)

