
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {pe_inner.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/pe_inner.sv
Opening include file ireg_inner.sv
Opening include file wreg.sv
Opening include file mul_inner.sv
Opening include file acc.sv

Inferred memory devices in process
	in routine ireg_inner line 14 in file
		'ireg_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_dff_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wreg line 16 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_inner line 29 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   o_randW_inv_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  acc.sv:18: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine acc line 21 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_inner line 90 in file
		'/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 5 designs.
Current design is 'ireg_inner'.
ireg_inner wreg mul_inner acc pe_inner
set current_design pe_inner
pe_inner
link

  Linking design 'pe_inner'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  pe_inner                    /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/pe_inner.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (4 designs)               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/ireg_inner.db, etc

Information: Building the design 'wreg' instantiated from design 'pe_inner' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine wreg_WIDTH8 line 16 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wreg_WIDTH8)
Information: Building the design 'mul_inner' instantiated from design 'pe_inner' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine mul_inner_WIDTH8 line 29 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   o_randW_inv_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mul_inner_WIDTH8)
Information: Building the design 'acc' instantiated from design 'pe_inner' with
	the parameters "WIDTH=16". (HDL-193)
Warning:  acc.sv:18: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine acc_WIDTH16 line 21 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (acc_WIDTH16)
1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n mac_done en_i clr_i en_w clr_w en_o clr_o ifm_dff randW[7] randW[6] randW[5] randW[4] randW[3] randW[2] randW[1] randW[0] randW_inv[7] randW_inv[6] randW_inv[5] randW_inv[4] randW_inv[3] randW_inv[2] randW_inv[1] randW_inv[0] wght[7] wght[6] wght[5] wght[4] wght[3] wght[2] wght[1] wght[0] ofm[15] ofm[14] ofm[13] ofm[12] ofm[11] ofm[10] ofm[9] ofm[8] ofm[7] ofm[6] ofm[5] ofm[4] ofm[3] ofm[2] ofm[1] ofm[0]}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{mac_done en_i clr_i en_w clr_w en_o clr_o ifm_dff randW[7] randW[6] randW[5] randW[4] randW[3] randW[2] randW[1] randW[0] randW_inv[7] randW_inv[6] randW_inv[5] randW_inv[4] randW_inv[3] randW_inv[2] randW_inv[1] randW_inv[0] wght[7] wght[6] wght[5] wght[4] wght[3] wght[2] wght[1] wght[0] ofm[15] ofm[14] ofm[13] ofm[12] ofm[11] ofm[10] ofm[9] ofm[8] ofm[7] ofm[6] ofm[5] ofm[4] ofm[3] ofm[2] ofm[1] ofm[0]}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'pe_inner'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design pe_inner has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'acc_WIDTH16'
  Processing 'mul_inner_WIDTH8'
  Processing 'wreg_WIDTH8'
  Processing 'ireg_inner'
  Processing 'pe_inner'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'acc_WIDTH16_DW01_add_0'
  Processing 'mul_inner_WIDTH8_DW01_cmp2_0'
  Processing 'mul_inner_WIDTH8_DW01_cmp2_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04     785.6      0.13       0.2       0.6                          
    0:00:04     785.6      0.13       0.2       0.6                          
    0:00:04     785.6      0.13       0.2       0.6                          
    0:00:04     785.6      0.13       0.2       0.6                          
    0:00:04     785.6      0.13       0.2       0.6                          
    0:00:04     746.4      0.13       0.2       0.0                          
    0:00:04     761.9      0.07       0.1       0.0                          
    0:00:04     772.3      0.00       0.0       0.0                          
    0:00:04     764.7      0.00       0.0       0.0                          
    0:00:04     764.7      0.00       0.0       0.0                          
    0:00:04     764.7      0.00       0.0       0.0                          
    0:00:04     764.7      0.00       0.0       0.0                          
    0:00:04     764.7      0.00       0.0       0.0                          
    0:00:04     764.7      0.00       0.0       0.0                          
    0:00:04     764.7      0.00       0.0       0.0                          
    0:00:04     764.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04     764.7      0.00       0.0       0.0                          
    0:00:04     764.7      0.00       0.0       0.0                          
    0:00:04     754.6      0.00       0.0       0.0                          


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04     754.6      0.00       0.0       0.0                          
    0:00:04     758.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04     758.4      0.00       0.0       0.0                          
    0:00:04     758.4      0.00       0.0       0.0                          
    0:00:04     754.3      0.00       0.0       0.0                          
    0:00:04     753.0      0.00       0.0       0.0                          
    0:00:04     753.0      0.00       0.0       0.0                          
    0:00:04     753.0      0.00       0.0       0.0                          
    0:00:04     753.0      0.00       0.0       0.0                          
    0:00:04     753.0      0.00       0.0       0.0                          
    0:00:04     752.3      0.02       0.0       0.0                          
    0:00:04     752.3      0.02       0.0       0.0                          
    0:00:04     752.3      0.02       0.0       0.0                          
    0:00:04     752.3      0.02       0.0       0.0                          
    0:00:04     752.3      0.02       0.0       0.0                          
    0:00:04     752.3      0.02       0.0       0.0                          
    0:00:04     752.5      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Sat Jun 12 05:06:06 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      3
    Unconnected ports (LINT-28)                                     3

Cells                                                               1
    Connected to power or ground (LINT-32)                          1
--------------------------------------------------------------------------------

Warning: In design 'mul_inner_WIDTH8', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design pe_inner has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'pe_inner'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:06     765.5      0.15       0.3       0.0                                0.00  
    0:00:06     761.4      0.15       0.3       0.0                                0.00  
    0:00:06     761.4      0.15       0.3       0.0                                0.00  
    0:00:06     761.4      0.15       0.3       0.0                                0.00  
    0:00:06     761.4      0.15       0.3       0.0                                0.00  
    0:00:06     720.5      0.16       0.2       0.0                                0.00  
    0:00:06     734.0      0.10       0.1       0.0                                0.00  
    0:00:06     749.0      0.10       0.2       0.0                                0.00  
    0:00:06     756.6      0.07       0.1       0.0                                0.00  
    0:00:06     765.7      0.05       0.1       0.0                                0.00  
    0:00:06     771.1      0.03       0.0       0.0                                0.00  
    0:00:06     801.6      0.01       0.0       0.0                                0.00  
    0:00:06     781.0      0.01       0.0       0.0                                0.00  
    0:00:06     781.0      0.01       0.0       0.0                                0.00  
    0:00:06     781.0      0.01       0.0       0.0                                0.00  
    0:00:06     781.0      0.01       0.0       0.0                                0.00  
    0:00:06     781.0      0.01       0.0       0.0                                0.00  
    0:00:06     781.0      0.01       0.0       0.0                                0.00  
    0:00:06     781.0      0.01       0.0       0.0                                0.00  
    0:00:06     781.0      0.01       0.0       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:06     781.0      0.01       0.0       0.0                                0.00  
    0:00:06     773.4      0.00       0.0       0.0                                0.00  
    0:00:06     756.8      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:06     756.8      0.00       0.0       0.0                                0.00  
    0:00:06     756.8      0.00       0.0       0.0                                0.00  
    0:00:06     744.4      0.00       0.0       0.0                                0.00  
    0:00:06     744.4      0.00       0.0       0.0                                0.00  
    0:00:06     744.4      0.00       0.0       0.0                                0.00  
    0:00:06     744.4      0.00       0.0       0.0                                0.00  
    0:00:06     744.4      0.00       0.0       0.0                                0.00  
    0:00:06     739.3      0.01       0.0       0.0                                0.00  
    0:00:06     739.3      0.01       0.0       0.0                                0.00  
    0:00:06     739.3      0.01       0.0       0.0                                0.00  
    0:00:06     739.3      0.01       0.0       0.0                                0.00  
    0:00:06     739.3      0.01       0.0       0.0                                0.00  
    0:00:06     739.3      0.01       0.0       0.0                                0.00  
    0:00:06     772.9      0.00       0.0       0.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > pe_inner_area.txt
report_power > pe_inner_power.txt
report_timing -delay min > pe_inner_min_delay.txt
report_timing -delay max > pe_inner_max_delay.txt
#### write out final netlist ######
write -format verilog pe_inner -output pe_inner.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/pe_inner.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
exit
Memory usage for this session 142 Mbytes.
Memory usage for this session including child processes 142 Mbytes.
CPU usage for this session 6 seconds ( 0.00 hours ).
Elapsed time for this session 8 seconds ( 0.00 hours ).

Thank you...
