<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.1/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>StreetFighter.rpt</ascFile><devFile>C:/Xilinx/14.1/ISE_DS/ISE/xc9500xl/data/xc9572xl.chp</devFile><mfdFile>StreetFighter.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 6- 3-2014" design="StreetFighter" device="XC9572XL" eqnType="1" pkg="VQ44" speed="-10" status="1" statusStr="Successful" swVersion="P.15xf" time="  8:03PM" version="1.0"/><inputs id="reset_n" userloc="P19"/><inputs id="move_select0_SPECSIG" userloc="P36"/><inputs id="move_select1_SPECSIG" userloc="P34"/><inputs id="move_select2_SPECSIG" userloc="P38"/><inputs id="move_select3_SPECSIG" userloc="P37"/><inputs id="clk_ctrl" userloc="P5"/><inputs id="dir" userloc="P20"/><inputs id="ctrl_latch" userloc="P12"/><inputs id="ctrl_in" userloc="P7"/><global_inputs id="clk_system" pinnum="GCK1" use="GCK1" userloc="P43"/><pin id="FB1_MC2_PIN39" pinnum="39" signal="clk_listen0_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC5_PIN40" pinnum="40" signal="load_state_FSM_FFd1" use="b_SPECSIG"/><pin id="FB1_MC6_PIN41" pinnum="41" signal="clk_sm" use="b_SPECSIG"/><pin id="FB1_MC8_PIN42" pinnum="42" signal="clk_listen3_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC9_PIN43" pinnum="43" signal="clk_system" use="GCK"/><pin id="FB1_MC11_PIN44" pinnum="44" signal="override_reg8_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC14_PIN1" pinnum="1" signal="latch_count4_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC15_PIN2" pinnum="2" signal="latch_count3_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC17_PIN3" pinnum="3" signal="latch_count0_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC2_PIN29" pinnum="29"/><pin id="FB2_MC5_PIN30" pinnum="30"/><pin id="FB2_MC6_PIN31" pinnum="31"/><pin id="FB2_MC8_PIN32" pinnum="32" signal="override_reg0_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC9_PIN33" pinnum="33" signal="override_reg6_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC11_PIN34" pinnum="34" signal="move_select1_SPECSIG" use="I"/><pin id="FB2_MC14_PIN36" pinnum="36" signal="move_select0_SPECSIG" use="I"/><pin id="FB2_MC15_PIN37" pinnum="37" signal="move_select3_SPECSIG" use="I"/><pin id="FB2_MC17_PIN38" pinnum="38" signal="move_select2_SPECSIG" use="I"/><pin id="FB3_MC2_PIN5" pinnum="5" signal="clk_ctrl" use="I"/><pin id="FB3_MC5_PIN6" pinnum="6" signal="ctrl_out" use="O"/><pin id="FB3_MC8_PIN7" pinnum="7" signal="ctrl_in" use="I"/><pin id="FB3_MC9_PIN8" pinnum="8" signal="button_state_FSM_FFd1" use="b_SPECSIG"/><pin id="FB3_MC11_PIN12" pinnum="12" signal="ctrl_latch" use="I"/><pin id="FB3_MC14_PIN13" pinnum="13" use="b_SPECSIG"/><pin id="FB3_MC15_PIN14" pinnum="14" signal="move2_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC16_PIN18" pinnum="18" use="b_SPECSIG"/><pin id="FB3_MC17_PIN16" pinnum="16" signal="button_state_FSM_FFd3" use="b_SPECSIG"/><pin id="FB4_MC2_PIN19" pinnum="19" signal="reset_n" use="I"/><pin id="FB4_MC5_PIN20" pinnum="20" signal="dir" use="I"/><pin id="FB4_MC8_PIN21" pinnum="21"/><pin id="FB4_MC11_PIN22" pinnum="22"/><pin id="FB4_MC14_PIN23" pinnum="23"/><pin id="FB4_MC15_PIN27" pinnum="27"/><pin id="FB4_MC17_PIN28" pinnum="28"/><fblock id="FB1" inputUse="24" pinUse="0"><macrocell id="FB1_MC1" sigUse="3" signal="load_override"><pterms pt1="FB1_1_1" pt2="FB1_1_2"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN39" sigUse="2" signal="clk_listen0_SPECSIG"><pterms pt1="FB1_2_1" pt2="FB1_2_2"/></macrocell><macrocell id="FB1_MC3" sigUse="3" signal="override_reg11_SPECSIG"><pterms pt1="FB1_3_1" pt2="FB1_3_2" pt3="FB1_3_3"/></macrocell><macrocell id="FB1_MC4" sigUse="9" signal="load_state_FSM_FFd2"><pterms pt1="FB1_4_1" pt2="FB1_4_2" pt3="FB1_4_3"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN40" sigUse="4" signal="load_state_FSM_FFd1"><pterms pt1="FB1_5_1" pt2="FB1_5_2" pt3="FB1_5_3"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN41" sigUse="8" signal="clk_sm"><pterms pt1="FB1_6_1" pt2="FB1_6_2" pt3="FB1_6_3"/></macrocell><macrocell id="FB1_MC7" sigUse="6" signal="clk_listen4_SPECSIG"><pterms pt1="FB1_7_1" pt2="FB1_7_2" pt3="FB1_7_3"/></macrocell><macrocell id="FB1_MC8" pin="FB1_MC8_PIN42" sigUse="5" signal="clk_listen3_SPECSIG"><pterms pt1="FB1_8_1" pt2="FB1_8_2" pt3="FB1_8_3"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN43" sigUse="4" signal="clk_listen2_SPECSIG"><pterms pt1="FB1_9_1" pt2="FB1_9_2" pt3="FB1_9_3"/></macrocell><macrocell id="FB1_MC10" sigUse="3" signal="clk_listen1_SPECSIG"><pterms pt1="FB1_10_1" pt2="FB1_10_2" pt3="FB1_10_3"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN44" sigUse="4" signal="override_reg8_SPECSIG"><pterms pt1="FB1_11_1" pt2="FB1_11_2" pt3="FB1_11_3" pt4="FB1_11_4"/></macrocell><macrocell id="FB1_MC12" sigUse="4" signal="override_reg10_SPECSIG"><pterms pt1="FB1_12_1" pt2="FB1_12_2" pt3="FB1_12_3" pt4="FB1_12_4"/></macrocell><macrocell id="FB1_MC13" sigUse="9" signal="latch_count5_SPECSIG"><pterms pt1="FB1_13_1" pt2="FB1_13_2" pt3="FB1_13_3" pt4="FB1_13_4"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN1" sigUse="8" signal="latch_count4_SPECSIG"><pterms pt1="FB1_14_1" pt2="FB1_14_2" pt3="FB1_14_3" pt4="FB1_14_4"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN2" sigUse="7" signal="latch_count3_SPECSIG"><pterms pt1="FB1_15_1" pt2="FB1_15_2" pt3="FB1_15_3" pt4="FB1_15_4"/></macrocell><macrocell id="FB1_MC16" sigUse="5" signal="latch_count1_SPECSIG"><pterms pt1="FB1_16_1" pt2="FB1_16_2" pt3="FB1_16_3" pt4="FB1_16_4"/></macrocell><macrocell id="FB1_MC17" pin="FB1_MC17_PIN3" sigUse="9" signal="latch_count0_SPECSIG"><pterms pt1="FB1_17_1" pt2="FB1_17_2" pt3="FB1_17_3" pt4="FB1_17_4"/></macrocell><macrocell id="FB1_MC18" sigUse="9" signal="latch_count2_SPECSIG"><pterms pt1="FB1_18_1" pt2="FB1_18_2" pt3="FB1_18_3" pt4="FB1_18_4" pt5="FB1_18_5"/></macrocell><fbinput id="FB1_I1" signal="clk_ctrl"/><fbinput id="FB1_I2" signal="clk_listen0_SPECSIG"/><fbinput id="FB1_I3" signal="clk_listen1_SPECSIG"/><fbinput id="FB1_I4" signal="clk_listen2_SPECSIG"/><fbinput id="FB1_I5" signal="clk_listen3_SPECSIG"/><fbinput id="FB1_I6" signal="clk_listen4_SPECSIG"/><fbinput id="FB1_I7" signal="completion_sync"/><fbinput id="FB1_I8" signal="ctrl_latch"/><fbinput id="FB1_I9" signal="latch_count0_SPECSIG"/><fbinput id="FB1_I10" signal="latch_count1_SPECSIG"/><fbinput id="FB1_I11" signal="latch_count2_SPECSIG"/><fbinput id="FB1_I12" signal="latch_count3_SPECSIG"/><fbinput id="FB1_I13" signal="latch_count4_SPECSIG"/><fbinput id="FB1_I14" signal="latch_count5_SPECSIG"/><fbinput id="FB1_I15" signal="load_override"/><fbinput id="FB1_I16" signal="load_state_FSM_FFd1"/><fbinput id="FB1_I17" signal="load_state_FSM_FFd2"/><fbinput id="FB1_I18" signal="override_en"/><fbinput id="FB1_I19" signal="override_reg10_SPECSIG"/><fbinput id="FB1_I20" signal="override_reg10override_reg&lt;10&gt;_RSTF_SPECSIG"/><fbinput id="FB1_I21" signal="override_reg7_SPECSIG"/><fbinput id="FB1_I22" signal="override_reg8override_reg&lt;8&gt;_RSTF_SPECSIG"/><fbinput id="FB1_I23" signal="override_reg9_SPECSIG"/><fbinput id="FB1_I24" signal="reset_n"/><pterm id="FB1_1_1"><signal id="load_state_FSM_FFd2" negated="ON"/><signal id="load_state_FSM_FFd1"/></pterm><pterm id="FB1_1_2"><signal id="reset_n" negated="ON"/></pterm><pterm id="FB1_2_1"><signal id="ctrl_latch"/></pterm><pterm id="FB1_2_2"><signal id="clk_ctrl"/></pterm><pterm id="FB1_3_1"><signal id="override_reg10_SPECSIG"/></pterm><pterm id="FB1_3_2"><signal id="load_override" negated="ON"/></pterm><pterm id="FB1_3_3"><signal id="clk_ctrl"/></pterm><pterm id="FB1_4_1"><signal id="override_en" negated="ON"/><signal id="load_state_FSM_FFd2" negated="ON"/></pterm><pterm id="FB1_4_2"><signal id="clk_listen0_SPECSIG" negated="ON"/><signal id="load_state_FSM_FFd2"/><signal id="clk_listen1_SPECSIG" negated="ON"/><signal id="clk_listen2_SPECSIG" negated="ON"/><signal id="clk_listen3_SPECSIG" negated="ON"/><signal id="load_state_FSM_FFd1"/><signal id="clk_listen4_SPECSIG"/></pterm><pterm id="FB1_4_3"><signal id="reset_n" negated="ON"/></pterm><pterm id="FB1_5_1"><signal id="ctrl_latch"/><signal id="load_state_FSM_FFd2"/></pterm><pterm id="FB1_5_2"><signal id="load_state_FSM_FFd2"/><signal id="load_state_FSM_FFd1"/></pterm><pterm id="FB1_5_3"><signal id="reset_n" negated="ON"/></pterm><pterm id="FB1_6_1"><signal id="completion_sync"/></pterm><pterm id="FB1_6_2"><signal id="latch_count0_SPECSIG" negated="ON"/><signal id="latch_count1_SPECSIG" negated="ON"/><signal id="latch_count2_SPECSIG"/><signal id="latch_count3_SPECSIG" negated="ON"/><signal id="latch_count4_SPECSIG" negated="ON"/><signal id="latch_count5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_6_3"><signal id="reset_n" negated="ON"/></pterm><pterm id="FB1_7_1"><signal id="clk_listen0_SPECSIG"/><signal id="clk_listen1_SPECSIG"/><signal id="clk_listen2_SPECSIG"/><signal id="clk_listen3_SPECSIG"/></pterm><pterm id="FB1_7_2"><signal id="ctrl_latch"/></pterm><pterm id="FB1_7_3"><signal id="clk_ctrl"/></pterm><pterm id="FB1_8_1"><signal id="clk_listen0_SPECSIG"/><signal id="clk_listen1_SPECSIG"/><signal id="clk_listen2_SPECSIG"/></pterm><pterm id="FB1_8_2"><signal id="ctrl_latch"/></pterm><pterm id="FB1_8_3"><signal id="clk_ctrl"/></pterm><pterm id="FB1_9_1"><signal id="clk_listen0_SPECSIG"/><signal id="clk_listen1_SPECSIG"/></pterm><pterm id="FB1_9_2"><signal id="ctrl_latch"/></pterm><pterm id="FB1_9_3"><signal id="clk_ctrl"/></pterm><pterm id="FB1_10_1"><signal id="clk_listen0_SPECSIG"/></pterm><pterm id="FB1_10_2"><signal id="ctrl_latch"/></pterm><pterm id="FB1_10_3"><signal id="clk_ctrl"/></pterm><pterm id="FB1_11_1"><signal id="override_reg7_SPECSIG"/></pterm><pterm id="FB1_11_2"><signal id="override_reg8override_reg&lt;8&gt;_RSTF_SPECSIG"/></pterm><pterm id="FB1_11_3"><signal id="load_override" negated="ON"/><signal id="override_reg8override_reg&lt;8&gt;_RSTF_SPECSIG" negated="ON"/></pterm><pterm id="FB1_11_4"><signal id="clk_ctrl"/></pterm><pterm id="FB1_12_1"><signal id="override_reg9_SPECSIG"/></pterm><pterm id="FB1_12_2"><signal id="override_reg10override_reg&lt;10&gt;_RSTF_SPECSIG"/></pterm><pterm id="FB1_12_3"><signal id="load_override" negated="ON"/><signal id="override_reg10override_reg&lt;10&gt;_RSTF_SPECSIG" negated="ON"/></pterm><pterm id="FB1_12_4"><signal id="clk_ctrl"/></pterm><pterm id="FB1_13_1"><signal id="override_en" negated="ON"/><signal id="latch_count5_SPECSIG"/></pterm><pterm id="FB1_13_2"><signal id="override_en"/><signal id="latch_count0_SPECSIG"/><signal id="latch_count1_SPECSIG"/><signal id="latch_count2_SPECSIG"/><signal id="latch_count3_SPECSIG"/><signal id="latch_count4_SPECSIG"/></pterm><pterm id="FB1_13_3"><signal id="reset_n" negated="ON"/></pterm><pterm id="FB1_13_4"><signal id="ctrl_latch"/></pterm><pterm id="FB1_14_1"><signal id="override_en" negated="ON"/><signal id="latch_count4_SPECSIG"/></pterm><pterm id="FB1_14_2"><signal id="override_en"/><signal id="latch_count0_SPECSIG"/><signal id="latch_count1_SPECSIG"/><signal id="latch_count2_SPECSIG"/><signal id="latch_count3_SPECSIG"/></pterm><pterm id="FB1_14_3"><signal id="reset_n" negated="ON"/></pterm><pterm id="FB1_14_4"><signal id="ctrl_latch"/></pterm><pterm id="FB1_15_1"><signal id="override_en" negated="ON"/><signal id="latch_count3_SPECSIG"/></pterm><pterm id="FB1_15_2"><signal id="override_en"/><signal id="latch_count0_SPECSIG"/><signal id="latch_count1_SPECSIG"/><signal id="latch_count2_SPECSIG"/></pterm><pterm id="FB1_15_3"><signal id="reset_n" negated="ON"/></pterm><pterm id="FB1_15_4"><signal id="ctrl_latch"/></pterm><pterm id="FB1_16_1"><signal id="override_en"/><signal id="latch_count0_SPECSIG"/><signal id="latch_count1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_16_2"><signal id="override_en"/><signal id="latch_count0_SPECSIG" negated="ON"/><signal id="latch_count1_SPECSIG"/></pterm><pterm id="FB1_16_3"><signal id="reset_n" negated="ON"/></pterm><pterm id="FB1_16_4"><signal id="ctrl_latch"/></pterm><pterm id="FB1_17_1"><signal id="override_en" negated="ON"/><signal id="latch_count0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_17_2"><signal id="latch_count0_SPECSIG" negated="ON"/><signal id="latch_count1_SPECSIG" negated="ON"/><signal id="latch_count2_SPECSIG"/><signal id="latch_count3_SPECSIG" negated="ON"/><signal id="latch_count4_SPECSIG" negated="ON"/><signal id="latch_count5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_17_3"><signal id="reset_n" negated="ON"/></pterm><pterm id="FB1_17_4"><signal id="ctrl_latch"/></pterm><pterm id="FB1_18_1"><signal id="override_en" negated="ON"/><signal id="latch_count2_SPECSIG"/></pterm><pterm id="FB1_18_2"><signal id="override_en"/><signal id="latch_count0_SPECSIG"/><signal id="latch_count1_SPECSIG"/></pterm><pterm id="FB1_18_3"><signal id="latch_count0_SPECSIG" negated="ON"/><signal id="latch_count1_SPECSIG" negated="ON"/><signal id="latch_count2_SPECSIG"/><signal id="latch_count3_SPECSIG" negated="ON"/><signal id="latch_count4_SPECSIG" negated="ON"/><signal id="latch_count5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_18_4"><signal id="reset_n" negated="ON"/></pterm><pterm id="FB1_18_5"><signal id="ctrl_latch"/></pterm><equation id="load_override" negated="ON" regUse="D"><d2><eq_pterm ptindx="FB1_1_1"/></d2><clk><fastsig signal="clk_system"/></clk><set><eq_pterm ptindx="FB1_1_2"/></set><prld ptindx="GND"/></equation><equation id="clk_listen0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="FB1_2_2"/></clk><reset><eq_pterm ptindx="FB1_2_1"/></reset><prld ptindx="GND"/></equation><equation id="override_reg11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_3_1"/></d2><clk><eq_pterm ptindx="FB1_3_3"/></clk><set><eq_pterm ptindx="FB1_3_2"/></set><prld ptindx="GND"/></equation><equation id="load_state_FSM_FFd2" negated="ON" regUse="D"><d2><eq_pterm ptindx="FB1_4_1"/><eq_pterm ptindx="FB1_4_2"/></d2><clk><fastsig signal="clk_system"/></clk><reset><eq_pterm ptindx="FB1_4_3"/></reset><prld ptindx="GND"/></equation><equation id="load_state_FSM_FFd1" regUse="D"><d2><eq_pterm ptindx="FB1_5_1"/><eq_pterm ptindx="FB1_5_2"/></d2><clk><fastsig signal="clk_system"/></clk><reset><eq_pterm ptindx="FB1_5_3"/></reset><prld ptindx="GND"/></equation><equation id="clk_sm" regUse="D"><d2><eq_pterm ptindx="FB1_6_1"/><eq_pterm ptindx="FB1_6_2"/></d2><clk><fastsig signal="clk_system"/></clk><reset><eq_pterm ptindx="FB1_6_3"/></reset><prld ptindx="GND"/></equation><equation id="clk_listen4_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_7_1"/></d2><clk><eq_pterm ptindx="FB1_7_3"/></clk><reset><eq_pterm ptindx="FB1_7_2"/></reset><prld ptindx="GND"/></equation><equation id="clk_listen3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_8_1"/></d2><clk><eq_pterm ptindx="FB1_8_3"/></clk><reset><eq_pterm ptindx="FB1_8_2"/></reset><prld ptindx="GND"/></equation><equation id="clk_listen2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_9_1"/></d2><clk><eq_pterm ptindx="FB1_9_3"/></clk><reset><eq_pterm ptindx="FB1_9_2"/></reset><prld ptindx="GND"/></equation><equation id="clk_listen1_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_10_1"/></d2><clk><eq_pterm ptindx="FB1_10_3"/></clk><reset><eq_pterm ptindx="FB1_10_2"/></reset><prld ptindx="GND"/></equation><equation id="override_reg8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_11_1"/></d2><clk><eq_pterm ptindx="FB1_11_4"/></clk><set><eq_pterm ptindx="FB1_11_3"/></set><reset><eq_pterm ptindx="FB1_11_2"/></reset><prld ptindx="GND"/></equation><equation id="override_reg10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_12_1"/></d2><clk><eq_pterm ptindx="FB1_12_4"/></clk><set><eq_pterm ptindx="FB1_12_3"/></set><reset><eq_pterm ptindx="FB1_12_2"/></reset><prld ptindx="GND"/></equation><equation id="latch_count5_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_13_1"/><eq_pterm ptindx="FB1_13_2"/></d2><clk><eq_pterm ptindx="FB1_13_4"/></clk><reset><eq_pterm ptindx="FB1_13_3"/></reset><prld ptindx="GND"/></equation><equation id="latch_count4_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_14_1"/><eq_pterm ptindx="FB1_14_2"/></d2><clk><eq_pterm ptindx="FB1_14_4"/></clk><reset><eq_pterm ptindx="FB1_14_3"/></reset><prld ptindx="GND"/></equation><equation id="latch_count3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_15_1"/><eq_pterm ptindx="FB1_15_2"/></d2><clk><eq_pterm ptindx="FB1_15_4"/></clk><reset><eq_pterm ptindx="FB1_15_3"/></reset><prld ptindx="GND"/></equation><equation id="latch_count1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_16_1"/><eq_pterm ptindx="FB1_16_2"/></d2><clk><eq_pterm ptindx="FB1_16_4"/></clk><reset><eq_pterm ptindx="FB1_16_3"/></reset><prld ptindx="GND"/></equation><equation id="latch_count0_SPECSIG" negated="ON" regUse="T"><d2><eq_pterm ptindx="FB1_17_1"/><eq_pterm ptindx="FB1_17_2"/></d2><clk><eq_pterm ptindx="FB1_17_4"/></clk><reset><eq_pterm ptindx="FB1_17_3"/></reset><prld ptindx="GND"/></equation><equation id="latch_count2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_18_1"/><eq_pterm ptindx="FB1_18_2"/><eq_pterm ptindx="FB1_18_3"/></d2><clk><eq_pterm ptindx="FB1_18_5"/></clk><reset><eq_pterm ptindx="FB1_18_4"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="16" pinUse="4"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN29"/><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN30"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN31"/><macrocell id="FB2_MC7" sigUse="4" signal="override_reg7override_reg&lt;7&gt;_SETF__INT_SPECSIG"><pterms pt1="FB2_7_1" pt2="FB2_7_2"/></macrocell><macrocell id="FB2_MC8" pin="FB2_MC8_PIN32" sigUse="2" signal="override_reg0_SPECSIG"><pterms pt1="FB2_8_1" pt2="FB2_8_2"/></macrocell><macrocell id="FB2_MC9" pin="FB2_MC9_PIN33" sigUse="3" signal="override_reg6_SPECSIG"><pterms pt1="FB2_9_1" pt2="FB2_9_2" pt3="FB2_9_3"/></macrocell><macrocell id="FB2_MC10" sigUse="3" signal="override_reg5_SPECSIG"><pterms pt1="FB2_10_1" pt2="FB2_10_2" pt3="FB2_10_3"/></macrocell><macrocell id="FB2_MC11" pin="FB2_MC11_PIN34" sigUse="3" signal="override_reg4_SPECSIG"><pterms pt1="FB2_11_1" pt2="FB2_11_2" pt3="FB2_11_3"/></macrocell><macrocell id="FB2_MC12" sigUse="3" signal="override_reg3_SPECSIG"><pterms pt1="FB2_12_1" pt2="FB2_12_2" pt3="FB2_12_3"/></macrocell><macrocell id="FB2_MC13" sigUse="3" signal="override_reg2_SPECSIG"><pterms pt1="FB2_13_1" pt2="FB2_13_2" pt3="FB2_13_3"/></macrocell><macrocell id="FB2_MC14" pin="FB2_MC14_PIN36" sigUse="3" signal="override_reg1_SPECSIG"><pterms pt1="FB2_14_1" pt2="FB2_14_2" pt3="FB2_14_3"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN37" sigUse="3" signal="override_reg15_SPECSIG"><pterms pt1="FB2_15_1" pt2="FB2_15_2" pt3="FB2_15_3"/></macrocell><macrocell id="FB2_MC16" sigUse="3" signal="override_reg13_SPECSIG"><pterms pt1="FB2_16_1" pt2="FB2_16_2" pt3="FB2_16_3"/></macrocell><macrocell id="FB2_MC17" pin="FB2_MC17_PIN38" sigUse="3" signal="override_reg12_SPECSIG"><pterms pt1="FB2_17_1" pt2="FB2_17_2" pt3="FB2_17_3"/></macrocell><macrocell id="FB2_MC18" sigUse="4" signal="override_reg9_SPECSIG"><pterms pt1="FB2_18_1" pt2="FB2_18_2" pt3="FB2_18_3" pt4="FB2_18_4"/></macrocell><fbinput id="FB2_I1" signal="button_state_FSM_FFd1"/><fbinput id="FB2_I2" signal="button_state_FSM_FFd2"/><fbinput id="FB2_I3" signal="button_state_FSM_FFd4"/><fbinput id="FB2_I4" signal="clk_ctrl"/><fbinput id="FB2_I5" signal="load_override"/><fbinput id="FB2_I6" signal="override_reg0_SPECSIG"/><fbinput id="FB2_I7" signal="override_reg11_SPECSIG"/><fbinput id="FB2_I8" signal="override_reg12_SPECSIG"/><fbinput id="FB2_I9" signal="override_reg14_SPECSIG"/><fbinput id="FB2_I10" signal="override_reg1_SPECSIG"/><fbinput id="FB2_I11" signal="override_reg2_SPECSIG"/><fbinput id="FB2_I12" signal="override_reg3_SPECSIG"/><fbinput id="FB2_I13" signal="override_reg4_SPECSIG"/><fbinput id="FB2_I14" signal="override_reg5_SPECSIG"/><fbinput id="FB2_I15" signal="override_reg8_SPECSIG"/><fbinput id="FB2_I16" signal="override_reg9override_reg&lt;9&gt;_RSTF_SPECSIG"/><pterm id="FB2_7_1"><signal id="load_override"/></pterm><pterm id="FB2_7_2"><signal id="button_state_FSM_FFd4"/><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="button_state_FSM_FFd1"/></pterm><pterm id="FB2_8_1"><signal id="load_override" negated="ON"/></pterm><pterm id="FB2_8_2"><signal id="clk_ctrl"/></pterm><pterm id="FB2_9_1"><signal id="override_reg5_SPECSIG"/></pterm><pterm id="FB2_9_2"><signal id="load_override" negated="ON"/></pterm><pterm id="FB2_9_3"><signal id="clk_ctrl"/></pterm><pterm id="FB2_10_1"><signal id="override_reg4_SPECSIG"/></pterm><pterm id="FB2_10_2"><signal id="load_override" negated="ON"/></pterm><pterm id="FB2_10_3"><signal id="clk_ctrl"/></pterm><pterm id="FB2_11_1"><signal id="override_reg3_SPECSIG"/></pterm><pterm id="FB2_11_2"><signal id="load_override" negated="ON"/></pterm><pterm id="FB2_11_3"><signal id="clk_ctrl"/></pterm><pterm id="FB2_12_1"><signal id="override_reg2_SPECSIG"/></pterm><pterm id="FB2_12_2"><signal id="load_override" negated="ON"/></pterm><pterm id="FB2_12_3"><signal id="clk_ctrl"/></pterm><pterm id="FB2_13_1"><signal id="override_reg1_SPECSIG"/></pterm><pterm id="FB2_13_2"><signal id="load_override" negated="ON"/></pterm><pterm id="FB2_13_3"><signal id="clk_ctrl"/></pterm><pterm id="FB2_14_1"><signal id="override_reg0_SPECSIG"/></pterm><pterm id="FB2_14_2"><signal id="load_override" negated="ON"/></pterm><pterm id="FB2_14_3"><signal id="clk_ctrl"/></pterm><pterm id="FB2_15_1"><signal id="override_reg14_SPECSIG"/></pterm><pterm id="FB2_15_2"><signal id="load_override" negated="ON"/></pterm><pterm id="FB2_15_3"><signal id="clk_ctrl"/></pterm><pterm id="FB2_16_1"><signal id="override_reg12_SPECSIG"/></pterm><pterm id="FB2_16_2"><signal id="load_override" negated="ON"/></pterm><pterm id="FB2_16_3"><signal id="clk_ctrl"/></pterm><pterm id="FB2_17_1"><signal id="override_reg11_SPECSIG"/></pterm><pterm id="FB2_17_2"><signal id="load_override" negated="ON"/></pterm><pterm id="FB2_17_3"><signal id="clk_ctrl"/></pterm><pterm id="FB2_18_1"><signal id="override_reg8_SPECSIG"/></pterm><pterm id="FB2_18_2"><signal id="override_reg9override_reg&lt;9&gt;_RSTF_SPECSIG"/></pterm><pterm id="FB2_18_3"><signal id="load_override" negated="ON"/><signal id="override_reg9override_reg&lt;9&gt;_RSTF_SPECSIG" negated="ON"/></pterm><pterm id="FB2_18_4"><signal id="clk_ctrl"/></pterm><equation id="override_reg7override_reg&lt;7&gt;_SETF__INT_SPECSIG"><d2><eq_pterm ptindx="FB2_7_1"/><eq_pterm ptindx="FB2_7_2"/></d2></equation><equation id="override_reg0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="FB2_8_2"/></clk><set><eq_pterm ptindx="FB2_8_1"/></set><prld ptindx="GND"/></equation><equation id="override_reg6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_9_1"/></d2><clk><eq_pterm ptindx="FB2_9_3"/></clk><set><eq_pterm ptindx="FB2_9_2"/></set><prld ptindx="GND"/></equation><equation id="override_reg5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_10_1"/></d2><clk><eq_pterm ptindx="FB2_10_3"/></clk><set><eq_pterm ptindx="FB2_10_2"/></set><prld ptindx="GND"/></equation><equation id="override_reg4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_11_1"/></d2><clk><eq_pterm ptindx="FB2_11_3"/></clk><set><eq_pterm ptindx="FB2_11_2"/></set><prld ptindx="GND"/></equation><equation id="override_reg3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_12_1"/></d2><clk><eq_pterm ptindx="FB2_12_3"/></clk><set><eq_pterm ptindx="FB2_12_2"/></set><prld ptindx="GND"/></equation><equation id="override_reg2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_13_1"/></d2><clk><eq_pterm ptindx="FB2_13_3"/></clk><set><eq_pterm ptindx="FB2_13_2"/></set><prld ptindx="GND"/></equation><equation id="override_reg1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_14_1"/></d2><clk><eq_pterm ptindx="FB2_14_3"/></clk><set><eq_pterm ptindx="FB2_14_2"/></set><prld ptindx="GND"/></equation><equation id="override_reg15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_15_1"/></d2><clk><eq_pterm ptindx="FB2_15_3"/></clk><set><eq_pterm ptindx="FB2_15_2"/></set><prld ptindx="GND"/></equation><equation id="override_reg13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_16_1"/></d2><clk><eq_pterm ptindx="FB2_16_3"/></clk><set><eq_pterm ptindx="FB2_16_2"/></set><prld ptindx="GND"/></equation><equation id="override_reg12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_17_1"/></d2><clk><eq_pterm ptindx="FB2_17_3"/></clk><set><eq_pterm ptindx="FB2_17_2"/></set><prld ptindx="GND"/></equation><equation id="override_reg9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_18_1"/></d2><clk><eq_pterm ptindx="FB2_18_4"/></clk><set><eq_pterm ptindx="FB2_18_3"/></set><reset><eq_pterm ptindx="FB2_18_2"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB3" inputUse="23" pinUse="4"><macrocell id="FB3_MC1" sigUse="5" signal="override_reg10override_reg&lt;10&gt;_RSTF_SPECSIG"><pterms pt1="FB3_1_1" pt2="FB3_1_2" pt3="FB3_1_3" pt4="FB3_1_4" pt5="FB3_1_5"/></macrocell><macrocell id="FB3_MC2" pin="FB3_MC2_PIN5" sigUse="4" signal="completion_sync"><pterms pt1="FB3_2_1" pt2="FB3_2_2" pt3="FB3_2_3" pt4="FB3_2_4"/></macrocell><macrocell id="FB3_MC3" sigUse="5" signal="override_reg9override_reg&lt;9&gt;_RSTF_SPECSIG"><pterms pt1="FB3_3_1" pt2="FB3_3_2" pt3="FB3_3_3" pt4="FB3_3_4" pt5="FB3_3_5"/></macrocell><macrocell id="FB3_MC4" sigUse="10" signal="button_state_FSM_FFd4"><pterms pt1="FB3_4_1" pt2="FB3_4_2" pt3="FB3_4_3" pt4="FB3_4_4" pt5="FB3_4_5"/></macrocell><macrocell id="FB3_MC5" pin="FB3_MC5_PIN6" sigUse="3" signal="ctrl_out"><pterms pt1="FB3_5_1" pt2="FB3_5_2" pt3="FB3_5_3" pt4="FB3_5_4" pt5="FB3_5_5"/></macrocell><macrocell id="FB3_MC6" sigUse="5" signal="override_reg8override_reg&lt;8&gt;_RSTF_SPECSIG"><pterms pt1="FB3_6_1" pt2="FB3_6_2" pt3="FB3_6_3" pt4="FB3_6_4" pt5="FB3_6_5"/></macrocell><macrocell id="FB3_MC7" sigUse="7" signal="override_reg7_SPECSIG"><pterms pt1="FB3_7_1" pt2="FB3_7_2" pt3="FB3_7_3" pt4="FB3_7_4" pt5="FB3_7_5"/></macrocell><macrocell id="FB3_MC8" pin="FB3_MC8_PIN7" sigUse="7" signal="override_reg14_SPECSIG"><pterms pt1="FB3_8_1" pt2="FB3_8_2" pt3="FB3_8_3" pt4="FB3_8_4" pt5="FB3_8_5"/></macrocell><macrocell id="FB3_MC9" pin="FB3_MC9_PIN8" sigUse="10" signal="button_state_FSM_FFd1"><pterms pt1="FB3_9_1" pt2="FB3_9_2" pt3="FB3_9_3" pt4="FB3_9_4" pt5="FB3_9_5"/></macrocell><macrocell id="FB3_MC10" sigUse="9" signal="override_en"><pterms pt1="FB3_10_1" pt2="FB3_10_2" pt3="FB3_10_3" pt4="FB3_10_4" pt5="FB3_10_5"/></macrocell><macrocell id="FB3_MC11" pin="FB3_MC11_PIN12" sigUse="10" signal="button_state_FSM_FFd2"><pterms pt1="FB3_11_1" pt2="FB3_11_2" pt3="FB3_11_3" pt4="FB3_11_4" pt5="FB3_11_5"/></macrocell><macrocell id="FB3_MC12" sigUse="4" signal="override_reg14override_reg&lt;14&gt;_SETF__INT_SPECSIG"><pterms pt1="FB3_12_1" pt2="FB3_12_2" pt3="FB3_12_3" pt4="FB3_12_4" pt5="FB3_12_5"/></macrocell><macrocell id="FB3_MC13" sigUse="9" signal="move0_SPECSIG"><pterms pt1="FB3_13_1" pt2="FB3_13_2" pt3="FB3_13_3" pt4="FB3_13_4" pt5="FB3_13_5"/></macrocell><macrocell id="FB3_MC14" pin="FB3_MC14_PIN13"><pterms pt1="FB3_14_1" pt2="FB3_14_2" pt3="FB3_14_3" pt4="FB3_14_4" pt5="FB3_14_5"/></macrocell><macrocell id="FB3_MC15" pin="FB3_MC15_PIN14" sigUse="9" signal="move2_SPECSIG"><pterms pt1="FB3_15_1" pt2="FB3_15_2" pt3="FB3_15_3" pt4="FB3_15_4" pt5="FB3_15_5"/></macrocell><macrocell id="FB3_MC16" pin="FB3_MC16_PIN18"><pterms pt1="FB3_16_1" pt2="FB3_16_2" pt3="FB3_16_3" pt4="FB3_16_4" pt5="FB3_16_5"/></macrocell><macrocell id="FB3_MC17" pin="FB3_MC17_PIN16" sigUse="10" signal="button_state_FSM_FFd3"><pterms pt1="FB3_17_1" pt2="FB3_17_2" pt3="FB3_17_3" pt4="FB3_17_4" pt5="FB3_17_5"/></macrocell><macrocell id="FB3_MC18" sigUse="9" signal="move1_SPECSIG"><pterms pt1="FB3_18_1" pt2="FB3_18_2" pt3="FB3_18_3" pt4="FB3_18_4" pt5="FB3_18_5"/></macrocell><fbinput id="FB3_I1" signal="button_state_FSM_FFd1"/><fbinput id="FB3_I2" signal="button_state_FSM_FFd2"/><fbinput id="FB3_I3" signal="button_state_FSM_FFd3"/><fbinput id="FB3_I4" signal="button_state_FSM_FFd4"/><fbinput id="FB3_I5" signal="clk_ctrl"/><fbinput id="FB3_I6" signal="clk_sm"/><fbinput id="FB3_I7" signal="ctrl_in"/><fbinput id="FB3_I8" signal="dir"/><fbinput id="FB3_I9" signal="load_override"/><fbinput id="FB3_I10" signal="move0_SPECSIG"/><fbinput id="FB3_I11" signal="move1_SPECSIG"/><fbinput id="FB3_I12" signal="move2_SPECSIG"/><fbinput id="FB3_I13" signal="move_select0_SPECSIG"/><fbinput id="FB3_I14" signal="move_select1_SPECSIG"/><fbinput id="FB3_I15" signal="move_select2_SPECSIG"/><fbinput id="FB3_I16" signal="move_select3_SPECSIG"/><fbinput id="FB3_I17" signal="override_en"/><fbinput id="FB3_I18" signal="override_reg13_SPECSIG"/><fbinput id="FB3_I19" signal="override_reg14override_reg&lt;14&gt;_SETF__INT_SPECSIG"/><fbinput id="FB3_I20" signal="override_reg15_SPECSIG"/><fbinput id="FB3_I21" signal="override_reg6_SPECSIG"/><fbinput id="FB3_I22" signal="override_reg7override_reg&lt;7&gt;_SETF__INT_SPECSIG"/><fbinput id="FB3_I23" signal="reset_n"/><pterm id="FB3_1_1"><signal id="load_override" negated="ON"/><signal id="button_state_FSM_FFd2"/><signal id="button_state_FSM_FFd3"/><signal id="button_state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_1_2"><signal id="button_state_FSM_FFd4"/><signal id="load_override" negated="ON"/><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="button_state_FSM_FFd3" negated="ON"/><signal id="button_state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_1_3"><signal id="move1_SPECSIG" negated="ON"/><signal id="override_en" negated="ON"/><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="move_select1_SPECSIG"/><signal id="move_select0_SPECSIG"/><signal id="move_select3_SPECSIG" negated="ON"/><signal id="move_select2_SPECSIG"/></pterm><pterm id="FB3_1_4"><signal id="move1_SPECSIG" negated="ON"/><signal id="override_en" negated="ON"/><signal id="button_state_FSM_FFd1" negated="ON"/><signal id="move_select1_SPECSIG"/><signal id="move_select0_SPECSIG"/><signal id="move_select3_SPECSIG"/><signal id="move_select2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_1_5"><signal id="move1_SPECSIG" negated="ON"/><signal id="override_en" negated="ON"/><signal id="button_state_FSM_FFd1" negated="ON"/><signal id="move_select1_SPECSIG"/><signal id="move_select0_SPECSIG"/><signal id="move_select3_SPECSIG" negated="ON"/><signal id="move_select2_SPECSIG"/></pterm><pterm id="FB3_2_1"><signal id="button_state_FSM_FFd2"/><signal id="button_state_FSM_FFd1"/><signal id="clk_sm" negated="ON"/></pterm><pterm id="FB3_2_2"><signal id="reset_n" negated="ON"/></pterm><pterm id="FB3_2_3"><signal id="load_override" negated="ON"/><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="button_state_FSM_FFd3" negated="ON"/><signal id="button_state_FSM_FFd1"/></pterm><pterm id="FB3_2_4"><signal id="button_state_FSM_FFd4" negated="ON"/><signal id="load_override" negated="ON"/><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="button_state_FSM_FFd3"/><signal id="button_state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_3_1"><signal id="button_state_FSM_FFd4"/><signal id="load_override" negated="ON"/><signal id="button_state_FSM_FFd2"/><signal id="button_state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_3_2"><signal id="button_state_FSM_FFd4" negated="ON"/><signal id="button_state_FSM_FFd2"/><signal id="button_state_FSM_FFd3"/></pterm><pterm id="FB3_3_3"><signal id="button_state_FSM_FFd2"/><signal id="button_state_FSM_FFd3" negated="ON"/><signal id="button_state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_3_4"><signal id="move1_SPECSIG"/><signal id="move2_SPECSIG" negated="ON"/><signal id="dir"/><signal id="button_state_FSM_FFd3" negated="ON"/><signal id="button_state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_3_5"><signal id="move2_SPECSIG"/><signal id="dir"/><signal id="button_state_FSM_FFd4"/><signal id="button_state_FSM_FFd3" negated="ON"/><signal id="button_state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_4_1"><signal id="move0_SPECSIG" negated="ON"/><signal id="move2_SPECSIG" negated="ON"/><signal id="dir"/><signal id="button_state_FSM_FFd3" negated="ON"/><signal id="button_state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_4_2"><signal id="move0_SPECSIG"/><signal id="move1_SPECSIG" negated="ON"/><signal id="move2_SPECSIG" negated="ON"/><signal id="dir" negated="ON"/><signal id="button_state_FSM_FFd3" negated="ON"/><signal id="button_state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_4_3"><signal id="move0_SPECSIG" negated="ON"/><signal id="move1_SPECSIG"/><signal id="move2_SPECSIG" negated="ON"/><signal id="dir" negated="ON"/><signal id="button_state_FSM_FFd2"/><signal id="button_state_FSM_FFd3"/></pterm><pterm id="FB3_4_4"><signal id="reset_n" negated="ON"/></pterm><pterm id="FB3_4_5"><signal id="clk_sm"/></pterm><pterm id="FB3_5_1"><signal id="button_state_FSM_FFd4"/><signal id="button_state_FSM_FFd2"/><signal id="button_state_FSM_FFd3" negated="ON"/></pterm><pterm id="FB3_5_2"><signal id="move2_SPECSIG"/><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="button_state_FSM_FFd3"/><signal id="button_state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_5_3"><signal id="move0_SPECSIG"/><signal id="move1_SPECSIG" negated="ON"/><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="button_state_FSM_FFd3"/><signal id="button_state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_5_4"><signal id="move1_SPECSIG" negated="ON"/><signal id="move2_SPECSIG" negated="ON"/><signal id="button_state_FSM_FFd4" negated="ON"/><signal id="button_state_FSM_FFd3" negated="ON"/><signal id="button_state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_5_5"><signal id="move0_SPECSIG" negated="ON"/><signal id="move1_SPECSIG"/><signal id="dir" negated="ON"/><signal id="button_state_FSM_FFd4" negated="ON"/><signal id="button_state_FSM_FFd3"/><signal id="button_state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_6_1"><signal id="button_state_FSM_FFd4"/><signal id="load_override" negated="ON"/><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="button_state_FSM_FFd3"/></pterm><pterm id="FB3_6_2"><signal id="button_state_FSM_FFd4" negated="ON"/><signal id="load_override" negated="ON"/><signal id="button_state_FSM_FFd2"/><signal id="button_state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_6_3"><signal id="load_override" negated="ON"/><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="button_state_FSM_FFd3"/><signal id="button_state_FSM_FFd1"/></pterm><pterm id="FB3_6_4"><signal id="override_en"/><signal id="override_reg15_SPECSIG"/></pterm><pterm id="FB3_6_5"><signal id="override_en" negated="ON"/><signal id="ctrl_in"/></pterm><pterm id="FB3_7_1"><signal id="override_reg6_SPECSIG"/></pterm><pterm id="FB3_7_2"><signal id="button_state_FSM_FFd4"/><signal id="load_override" negated="ON"/><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="button_state_FSM_FFd1"/></pterm><pterm id="FB3_7_3"><signal id="override_reg7override_reg&lt;7&gt;_SETF__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB3_7_4"><signal id="clk_ctrl"/></pterm><pterm id="FB3_7_5"><signal id="override_reg13_SPECSIG"/></pterm><pterm id="FB3_8_1"><signal id="button_state_FSM_FFd4" negated="ON"/><signal id="load_override" negated="ON"/><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="button_state_FSM_FFd1"/></pterm><pterm id="FB3_8_2"><signal id="override_reg14override_reg&lt;14&gt;_SETF__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB3_8_3"><signal id="clk_ctrl"/></pterm><pterm id="FB3_8_4"><signal id="move0_SPECSIG" negated="ON"/><signal id="move1_SPECSIG"/><signal id="move2_SPECSIG" negated="ON"/><signal id="dir"/><signal id="button_state_FSM_FFd4"/><signal id="button_state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_8_5"><signal id="move0_SPECSIG" negated="ON"/><signal id="move1_SPECSIG"/><signal id="move2_SPECSIG" negated="ON"/><signal id="dir" negated="ON"/><signal id="button_state_FSM_FFd4" negated="ON"/><signal id="button_state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_9_1"><signal id="button_state_FSM_FFd2"/></pterm><pterm id="FB3_9_2"><signal id="button_state_FSM_FFd3" negated="ON"/><signal id="button_state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_9_3"><signal id="reset_n" negated="ON"/></pterm><pterm id="FB3_9_4"><signal id="clk_sm"/></pterm><pterm id="FB3_9_5"><signal id="move0_SPECSIG" negated="ON"/><signal id="move1_SPECSIG" negated="ON"/><signal id="move2_SPECSIG"/><signal id="override_en" negated="ON"/><signal id="button_state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_10_1"><signal id="button_state_FSM_FFd4" negated="ON"/><signal id="button_state_FSM_FFd2"/><signal id="button_state_FSM_FFd3" negated="ON"/><signal id="button_state_FSM_FFd1"/></pterm><pterm id="FB3_10_2"><signal id="move0_SPECSIG" negated="ON"/><signal id="move1_SPECSIG" negated="ON"/><signal id="move2_SPECSIG"/><signal id="override_en" negated="ON"/><signal id="button_state_FSM_FFd2" negated="ON"/></pterm><pterm id="FB3_10_3"><signal id="reset_n" negated="ON"/></pterm><pterm id="FB3_10_4"><signal id="move0_SPECSIG" negated="ON"/><signal id="move1_SPECSIG"/><signal id="move2_SPECSIG" negated="ON"/><signal id="dir"/><signal id="button_state_FSM_FFd4"/><signal id="button_state_FSM_FFd2" negated="ON"/></pterm><pterm id="FB3_10_5"><signal id="move0_SPECSIG" negated="ON"/><signal id="move1_SPECSIG"/><signal id="move2_SPECSIG" negated="ON"/><signal id="dir" negated="ON"/><signal id="button_state_FSM_FFd4" negated="ON"/><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="button_state_FSM_FFd3"/></pterm><pterm id="FB3_11_1"><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="button_state_FSM_FFd1"/></pterm><pterm id="FB3_11_2"><signal id="button_state_FSM_FFd4"/><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="button_state_FSM_FFd3" negated="ON"/></pterm><pterm id="FB3_11_3"><signal id="move0_SPECSIG"/><signal id="move1_SPECSIG"/><signal id="move2_SPECSIG" negated="ON"/><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="button_state_FSM_FFd3" negated="ON"/></pterm><pterm id="FB3_11_4"><signal id="reset_n" negated="ON"/></pterm><pterm id="FB3_11_5"><signal id="clk_sm"/></pterm><pterm id="FB3_12_1"><signal id="load_override"/></pterm><pterm id="FB3_12_2"><signal id="button_state_FSM_FFd4" negated="ON"/><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="button_state_FSM_FFd1"/></pterm><pterm id="FB3_12_3"><signal id="move0_SPECSIG" negated="ON"/><signal id="override_en" negated="ON"/><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="move_select1_SPECSIG"/><signal id="move_select0_SPECSIG"/><signal id="move_select3_SPECSIG" negated="ON"/><signal id="move_select2_SPECSIG"/></pterm><pterm id="FB3_12_4"><signal id="move0_SPECSIG" negated="ON"/><signal id="override_en" negated="ON"/><signal id="button_state_FSM_FFd1" negated="ON"/><signal id="move_select1_SPECSIG"/><signal id="move_select0_SPECSIG"/><signal id="move_select3_SPECSIG" negated="ON"/><signal id="move_select2_SPECSIG"/></pterm><pterm id="FB3_12_5"><signal id="move0_SPECSIG" negated="ON"/><signal id="override_en" negated="ON"/><signal id="button_state_FSM_FFd1" negated="ON"/><signal id="move_select1_SPECSIG" negated="ON"/><signal id="move_select0_SPECSIG"/><signal id="move_select3_SPECSIG"/><signal id="move_select2_SPECSIG"/></pterm><pterm id="FB3_13_1"><signal id="move0_SPECSIG"/><signal id="button_state_FSM_FFd2"/><signal id="button_state_FSM_FFd1"/></pterm><pterm id="FB3_13_2"><signal id="move0_SPECSIG"/><signal id="override_en" negated="ON"/><signal id="move_select1_SPECSIG"/><signal id="move_select0_SPECSIG"/><signal id="move_select3_SPECSIG"/><signal id="move_select2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_13_3"><signal id="move0_SPECSIG"/><signal id="override_en" negated="ON"/><signal id="move_select1_SPECSIG"/><signal id="move_select0_SPECSIG" negated="ON"/><signal id="move_select3_SPECSIG"/><signal id="move_select2_SPECSIG"/></pterm><pterm id="FB3_13_4"><signal id="move0_SPECSIG" negated="ON"/><signal id="override_en" negated="ON"/><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="move_select1_SPECSIG" negated="ON"/><signal id="move_select0_SPECSIG"/><signal id="move_select3_SPECSIG"/><signal id="move_select2_SPECSIG"/></pterm><pterm id="FB3_13_5"><signal id="reset_n" negated="ON"/></pterm><pterm id="FB3_14_1"><signal id="move2_SPECSIG"/><signal id="override_en"/></pterm><pterm id="FB3_14_2"><signal id="button_state_FSM_FFd2"/><signal id="button_state_FSM_FFd1"/></pterm><pterm id="FB3_14_3"><signal id="move2_SPECSIG"/><signal id="move_select1_SPECSIG" negated="ON"/><signal id="move_select3_SPECSIG" negated="ON"/></pterm><pterm id="FB3_14_4"><signal id="move2_SPECSIG"/><signal id="move_select1_SPECSIG" negated="ON"/><signal id="move_select2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_14_5"><signal id="move2_SPECSIG"/><signal id="move_select3_SPECSIG" negated="ON"/><signal id="move_select2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_15_1"><signal id="move2_SPECSIG"/><signal id="move_select1_SPECSIG" negated="ON"/><signal id="move_select0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_15_2"><signal id="move2_SPECSIG"/><signal id="move_select0_SPECSIG" negated="ON"/><signal id="move_select3_SPECSIG" negated="ON"/></pterm><pterm id="FB3_15_3"><signal id="move2_SPECSIG"/><signal id="move_select0_SPECSIG" negated="ON"/><signal id="move_select2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_15_4"><signal id="move2_SPECSIG"/><signal id="move_select1_SPECSIG"/><signal id="move_select0_SPECSIG"/><signal id="move_select3_SPECSIG"/><signal id="move_select2_SPECSIG"/></pterm><pterm id="FB3_15_5"><signal id="reset_n" negated="ON"/></pterm><pterm id="FB3_16_1"><signal id="move2_SPECSIG"/><signal id="button_state_FSM_FFd2"/><signal id="button_state_FSM_FFd3"/></pterm><pterm id="FB3_16_2"><signal id="button_state_FSM_FFd4"/><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="button_state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_16_3"><signal id="dir"/><signal id="button_state_FSM_FFd4"/><signal id="button_state_FSM_FFd2"/><signal id="button_state_FSM_FFd3"/></pterm><pterm id="FB3_16_4"><signal id="dir" negated="ON"/><signal id="button_state_FSM_FFd4" negated="ON"/><signal id="button_state_FSM_FFd2"/><signal id="button_state_FSM_FFd3"/></pterm><pterm id="FB3_16_5"><signal id="move0_SPECSIG" negated="ON"/><signal id="move1_SPECSIG"/><signal id="move2_SPECSIG" negated="ON"/><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="button_state_FSM_FFd3" negated="ON"/><signal id="button_state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_17_1"><signal id="move0_SPECSIG"/><signal id="button_state_FSM_FFd2"/><signal id="button_state_FSM_FFd3"/></pterm><pterm id="FB3_17_2"><signal id="move1_SPECSIG" negated="ON"/><signal id="button_state_FSM_FFd2"/><signal id="button_state_FSM_FFd3"/></pterm><pterm id="FB3_17_3"><signal id="move0_SPECSIG" negated="ON"/><signal id="move1_SPECSIG"/><signal id="move2_SPECSIG" negated="ON"/><signal id="dir" negated="ON"/><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="button_state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_17_4"><signal id="reset_n" negated="ON"/></pterm><pterm id="FB3_17_5"><signal id="clk_sm"/></pterm><pterm id="FB3_18_1"><signal id="move1_SPECSIG"/><signal id="button_state_FSM_FFd2"/><signal id="button_state_FSM_FFd1"/></pterm><pterm id="FB3_18_2"><signal id="move1_SPECSIG"/><signal id="override_en" negated="ON"/><signal id="move_select1_SPECSIG"/><signal id="move_select0_SPECSIG" negated="ON"/><signal id="move_select3_SPECSIG"/><signal id="move_select2_SPECSIG"/></pterm><pterm id="FB3_18_3"><signal id="move1_SPECSIG"/><signal id="override_en" negated="ON"/><signal id="move_select1_SPECSIG" negated="ON"/><signal id="move_select0_SPECSIG"/><signal id="move_select3_SPECSIG"/><signal id="move_select2_SPECSIG"/></pterm><pterm id="FB3_18_4"><signal id="move1_SPECSIG" negated="ON"/><signal id="override_en" negated="ON"/><signal id="button_state_FSM_FFd2" negated="ON"/><signal id="move_select1_SPECSIG"/><signal id="move_select0_SPECSIG"/><signal id="move_select3_SPECSIG"/><signal id="move_select2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_18_5"><signal id="reset_n" negated="ON"/></pterm><equation id="override_reg10override_reg&lt;10&gt;_RSTF_SPECSIG"><d2><eq_pterm ptindx="FB3_1_1"/><eq_pterm ptindx="FB3_1_2"/></d2></equation><equation id="completion_sync" regUse="D"><d2><eq_pterm ptindx="FB3_2_1"/></d2><clk><fastsig signal="clk_system"/></clk><reset><eq_pterm ptindx="FB3_2_2"/></reset><prld ptindx="GND"/></equation><equation id="override_reg9override_reg&lt;9&gt;_RSTF_SPECSIG"><d2><eq_pterm ptindx="FB3_3_1"/><eq_pterm import="1" ptindx="FB3_2_3"/><eq_pterm import="1" ptindx="FB3_2_4"/></d2></equation><equation id="button_state_FSM_FFd4" regUse="D"><d2><eq_pterm ptindx="FB3_4_1"/><eq_pterm ptindx="FB3_4_2"/><eq_pterm ptindx="FB3_4_3"/><eq_pterm import="1" ptindx="FB3_3_2"/><eq_pterm import="1" ptindx="FB3_3_3"/><eq_pterm import="1" ptindx="FB3_3_4"/><eq_pterm import="1" ptindx="FB3_3_5"/><eq_pterm import="1" ptindx="FB3_5_1"/><eq_pterm import="1" ptindx="FB3_5_2"/><eq_pterm import="1" ptindx="FB3_5_3"/><eq_pterm import="1" ptindx="FB3_5_4"/><eq_pterm import="1" ptindx="FB3_5_5"/></d2><clk><eq_pterm ptindx="FB3_4_5"/></clk><reset><eq_pterm ptindx="FB3_4_4"/></reset><prld ptindx="GND"/></equation><equation id="ctrl_out" userloc="P6"><d2><eq_pterm import="1" ptindx="FB3_6_4"/><eq_pterm import="1" ptindx="FB3_6_5"/></d2></equation><equation id="override_reg8override_reg&lt;8&gt;_RSTF_SPECSIG"><d2><eq_pterm ptindx="FB3_6_1"/><eq_pterm ptindx="FB3_6_2"/><eq_pterm ptindx="FB3_6_3"/></d2></equation><equation id="override_reg7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_7_1"/></d2><clk><eq_pterm ptindx="FB3_7_4"/></clk><set><eq_pterm ptindx="FB3_7_3"/></set><reset><eq_pterm ptindx="FB3_7_2"/></reset><prld ptindx="GND"/></equation><equation id="override_reg14_SPECSIG" regUse="D"><d2><eq_pterm import="1" ptindx="FB3_7_5"/></d2><clk><eq_pterm ptindx="FB3_8_3"/></clk><set><eq_pterm ptindx="FB3_8_2"/></set><reset><eq_pterm ptindx="FB3_8_1"/></reset><prld ptindx="GND"/></equation><equation id="button_state_FSM_FFd1" negated="ON" regUse="D"><d2><eq_pterm ptindx="FB3_9_1"/><eq_pterm ptindx="FB3_9_2"/><eq_pterm import="1" ptindx="FB3_8_4"/><eq_pterm import="1" ptindx="FB3_8_5"/></d2><clk><eq_pterm ptindx="FB3_9_4"/></clk><reset><eq_pterm ptindx="FB3_9_3"/></reset><prld ptindx="GND"/></equation><equation id="override_en" negated="ON" regUse="D"><d2><eq_pterm ptindx="FB3_10_1"/><eq_pterm ptindx="FB3_10_2"/><eq_pterm import="1" ptindx="FB3_9_5"/></d2><clk><fastsig signal="clk_system"/></clk><reset><eq_pterm ptindx="FB3_10_3"/></reset><prld ptindx="GND"/></equation><equation id="button_state_FSM_FFd2" regUse="D"><d2><eq_pterm ptindx="FB3_11_1"/><eq_pterm ptindx="FB3_11_2"/><eq_pterm ptindx="FB3_11_3"/><eq_pterm import="1" ptindx="FB3_10_4"/><eq_pterm import="1" ptindx="FB3_10_5"/></d2><clk><eq_pterm ptindx="FB3_11_5"/></clk><reset><eq_pterm ptindx="FB3_11_4"/></reset><prld ptindx="GND"/></equation><equation id="override_reg14override_reg&lt;14&gt;_SETF__INT_SPECSIG"><d2><eq_pterm ptindx="FB3_12_1"/><eq_pterm ptindx="FB3_12_2"/></d2></equation><equation id="move0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB3_13_1"/><eq_pterm ptindx="FB3_13_2"/><eq_pterm ptindx="FB3_13_3"/><eq_pterm ptindx="FB3_13_4"/><eq_pterm import="1" ptindx="FB3_12_3"/><eq_pterm import="1" ptindx="FB3_12_4"/><eq_pterm import="1" ptindx="FB3_12_5"/></d2><clk><fastsig signal="clk_system"/></clk><reset><eq_pterm ptindx="FB3_13_5"/></reset><prld ptindx="GND"/></equation><equation id="move2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_15_1"/><eq_pterm ptindx="FB3_15_2"/><eq_pterm ptindx="FB3_15_3"/><eq_pterm ptindx="FB3_15_4"/><eq_pterm import="1" ptindx="FB3_14_1"/><eq_pterm import="1" ptindx="FB3_14_2"/><eq_pterm import="1" ptindx="FB3_14_3"/><eq_pterm import="1" ptindx="FB3_14_4"/><eq_pterm import="1" ptindx="FB3_14_5"/></d2><clk><fastsig signal="clk_system"/></clk><set><eq_pterm ptindx="FB3_15_5"/></set><prld ptindx="GND"/></equation><equation id="button_state_FSM_FFd3" regUse="D"><d2><eq_pterm ptindx="FB3_17_1"/><eq_pterm ptindx="FB3_17_2"/><eq_pterm ptindx="FB3_17_3"/><eq_pterm import="1" ptindx="FB3_16_1"/><eq_pterm import="1" ptindx="FB3_16_2"/><eq_pterm import="1" ptindx="FB3_16_3"/><eq_pterm import="1" ptindx="FB3_16_4"/><eq_pterm import="1" ptindx="FB3_16_5"/></d2><clk><eq_pterm ptindx="FB3_17_5"/></clk><reset><eq_pterm ptindx="FB3_17_4"/></reset><prld ptindx="GND"/></equation><equation id="move1_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB3_18_1"/><eq_pterm ptindx="FB3_18_2"/><eq_pterm ptindx="FB3_18_3"/><eq_pterm ptindx="FB3_18_4"/><eq_pterm import="1" ptindx="FB3_1_3"/><eq_pterm import="1" ptindx="FB3_1_4"/><eq_pterm import="1" ptindx="FB3_1_5"/></d2><clk><fastsig signal="clk_system"/></clk><reset><eq_pterm ptindx="FB3_18_5"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB4" inputUse="0" pinUse="2"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN19"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN20"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN21"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN22"/><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN23"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN27"/><macrocell id="FB4_MC16"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN28"/><macrocell id="FB4_MC18"/></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'StreetFighter.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'clk_system' based upon the LOC   constraint 'P43'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc9572xl-10-VQ44" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="move_select0_SPECSIG" value="move_select&lt;0&gt;"/><specSig signal="move_select1_SPECSIG" value="move_select&lt;1&gt;"/><specSig signal="move_select2_SPECSIG" value="move_select&lt;2&gt;"/><specSig signal="move_select3_SPECSIG" value="move_select&lt;3&gt;"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="clk_listen0_SPECSIG" value="clk_listen&lt;0&gt;"/><specSig signal="clk_listen3_SPECSIG" value="clk_listen&lt;3&gt;"/><specSig signal="override_reg8_SPECSIG" value="override_reg&lt;8&gt;"/><specSig signal="latch_count4_SPECSIG" value="latch_count&lt;4&gt;"/><specSig signal="latch_count3_SPECSIG" value="latch_count&lt;3&gt;"/><specSig signal="latch_count0_SPECSIG" value="latch_count&lt;0&gt;"/><specSig signal="override_reg0_SPECSIG" value="override_reg&lt;0&gt;"/><specSig signal="override_reg6_SPECSIG" value="override_reg&lt;6&gt;"/><specSig signal="move2_SPECSIG" value="move&lt;2&gt;"/><specSig signal="override_reg11_SPECSIG" value="override_reg&lt;11&gt;"/><specSig signal="clk_listen4_SPECSIG" value="clk_listen&lt;4&gt;"/><specSig signal="clk_listen2_SPECSIG" value="clk_listen&lt;2&gt;"/><specSig signal="clk_listen1_SPECSIG" value="clk_listen&lt;1&gt;"/><specSig signal="override_reg10_SPECSIG" value="override_reg&lt;10&gt;"/><specSig signal="latch_count5_SPECSIG" value="latch_count&lt;5&gt;"/><specSig signal="latch_count1_SPECSIG" value="latch_count&lt;1&gt;"/><specSig signal="latch_count2_SPECSIG" value="latch_count&lt;2&gt;"/><specSig signal="override_reg10override_reg&lt;10&gt;_RSTF_SPECSIG" value="override_reg&lt;10&gt;/override_reg&lt;10&gt;_RSTF"/><specSig signal="override_reg7_SPECSIG" value="override_reg&lt;7&gt;"/><specSig signal="override_reg8override_reg&lt;8&gt;_RSTF_SPECSIG" value="override_reg&lt;8&gt;/override_reg&lt;8&gt;_RSTF"/><specSig signal="override_reg9_SPECSIG" value="override_reg&lt;9&gt;"/><specSig signal="override_reg7override_reg&lt;7&gt;_SETF__INT_SPECSIG" value="override_reg&lt;7&gt;/override_reg&lt;7&gt;_SETF__$INT"/><specSig signal="override_reg5_SPECSIG" value="override_reg&lt;5&gt;"/><specSig signal="override_reg4_SPECSIG" value="override_reg&lt;4&gt;"/><specSig signal="override_reg3_SPECSIG" value="override_reg&lt;3&gt;"/><specSig signal="override_reg2_SPECSIG" value="override_reg&lt;2&gt;"/><specSig signal="override_reg1_SPECSIG" value="override_reg&lt;1&gt;"/><specSig signal="override_reg15_SPECSIG" value="override_reg&lt;15&gt;"/><specSig signal="override_reg13_SPECSIG" value="override_reg&lt;13&gt;"/><specSig signal="override_reg12_SPECSIG" value="override_reg&lt;12&gt;"/><specSig signal="override_reg14_SPECSIG" value="override_reg&lt;14&gt;"/><specSig signal="override_reg9override_reg&lt;9&gt;_RSTF_SPECSIG" value="override_reg&lt;9&gt;/override_reg&lt;9&gt;_RSTF"/><specSig signal="override_reg14override_reg&lt;14&gt;_SETF__INT_SPECSIG" value="override_reg&lt;14&gt;/override_reg&lt;14&gt;_SETF__$INT"/><specSig signal="move0_SPECSIG" value="move&lt;0&gt;"/><specSig signal="move1_SPECSIG" value="move&lt;1&gt;"/></document>
