INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/studies/Sem 8/ASIC/GIKI_TAPEOUT/GIKI-Tapeout/UART_Transciver_FAB_Version/UART_Transciver_FAB_Version.srcs/sources_1/imports/src/Debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/studies/Sem 8/ASIC/GIKI_TAPEOUT/GIKI-Tapeout/UART_Transciver_FAB_Version/UART_Transciver_FAB_Version.srcs/sources_1/imports/src/Transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/studies/Sem 8/ASIC/GIKI_TAPEOUT/GIKI-Tapeout/UART_Transciver_FAB_Version/UART_Transciver_FAB_Version.srcs/sources_1/imports/src/UART_Transciver_50mhz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/studies/Sem 8/ASIC/GIKI_TAPEOUT/GIKI-Tapeout/UART_Transciver_FAB_Version/UART_Transciver_FAB_Version.srcs/sources_1/imports/src/Uart_Transciver_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_Uart_Transciver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/studies/Sem 8/ASIC/GIKI_TAPEOUT/GIKI-Tapeout/UART_Transciver_FAB_Version/UART_Transciver_FAB_Version.srcs/sources_1/imports/src/reciver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/studies/Sem 8/ASIC/GIKI_TAPEOUT/GIKI-Tapeout/UART_Transciver_FAB_Version/UART_Transciver_FAB_Version.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/studies/Sem 8/ASIC/GIKI_TAPEOUT/GIKI-Tapeout/UART_Transciver_FAB_Version/UART_Transciver_FAB_Version.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
