// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_axi_decision_function_2 (
        ap_ready,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        ap_return
);


output   ap_ready;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
output  [31:0] ap_return;

wire   [0:0] comparison_fu_74_p2;
wire   [0:0] comparison_24_fu_80_p2;
wire   [0:0] xor_ln195_fu_110_p2;
wire   [0:0] comparison_25_fu_86_p2;
wire   [0:0] xor_ln195_1_fu_122_p2;
wire   [0:0] activation_30_fu_104_p2;
wire   [0:0] comparison_26_fu_92_p2;
wire   [0:0] and_ln193_fu_134_p2;
wire   [0:0] comparison_27_fu_98_p2;
wire   [0:0] and_ln193_3_fu_146_p2;
wire   [0:0] activation_fu_116_p2;
wire   [0:0] activation_31_fu_128_p2;
wire   [0:0] or_ln208_5_fu_164_p2;
wire   [0:0] or_ln208_fu_158_p2;
wire   [0:0] activation_32_fu_140_p2;
wire   [1:0] zext_ln208_fu_170_p1;
wire   [0:0] or_ln208_2_fu_174_p2;
wire   [1:0] select_ln208_fu_180_p3;
wire   [1:0] select_ln208_3_fu_194_p3;
wire   [0:0] or_ln208_3_fu_188_p2;
wire   [0:0] activation_33_fu_152_p2;
wire   [2:0] zext_ln208_1_fu_202_p1;
wire   [0:0] or_ln208_4_fu_206_p2;
wire   [2:0] select_ln208_4_fu_212_p3;
wire   [2:0] agg_result_fu_228_p7;
wire   [31:0] agg_result_fu_228_p8;
wire    ap_ce_reg;

myproject_axi_mux_63_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_63_32_1_1_U52(
    .din0(32'd60177),
    .din1(32'd88720),
    .din2(32'd49266),
    .din3(32'd0),
    .din4(32'd4294946417),
    .din5(32'd25766),
    .din6(agg_result_fu_228_p7),
    .dout(agg_result_fu_228_p8)
);

assign activation_30_fu_104_p2 = (comparison_fu_74_p2 ^ 1'd1);

assign activation_31_fu_128_p2 = (xor_ln195_1_fu_122_p2 & activation_30_fu_104_p2);

assign activation_32_fu_140_p2 = (comparison_24_fu_80_p2 & and_ln193_fu_134_p2);

assign activation_33_fu_152_p2 = (comparison_25_fu_86_p2 & and_ln193_3_fu_146_p2);

assign activation_fu_116_p2 = (xor_ln195_fu_110_p2 & comparison_fu_74_p2);

assign agg_result_fu_228_p7 = ((or_ln208_4_fu_206_p2[0:0] == 1'b1) ? select_ln208_4_fu_212_p3 : 3'd5);

assign and_ln193_3_fu_146_p2 = (comparison_27_fu_98_p2 & activation_30_fu_104_p2);

assign and_ln193_fu_134_p2 = (comparison_fu_74_p2 & comparison_26_fu_92_p2);

assign ap_ready = 1'b1;

assign ap_return = agg_result_fu_228_p8;

assign comparison_24_fu_80_p2 = (($signed(p_read2) < $signed(32'd33169)) ? 1'b1 : 1'b0);

assign comparison_25_fu_86_p2 = (($signed(p_read4) < $signed(32'd128421)) ? 1'b1 : 1'b0);

assign comparison_26_fu_92_p2 = (($signed(p_read2) < $signed(32'd4294924456)) ? 1'b1 : 1'b0);

assign comparison_27_fu_98_p2 = (($signed(p_read3) < $signed(32'd61338)) ? 1'b1 : 1'b0);

assign comparison_fu_74_p2 = (($signed(p_read1) < $signed(32'd4294922304)) ? 1'b1 : 1'b0);

assign or_ln208_2_fu_174_p2 = (or_ln208_fu_158_p2 | activation_32_fu_140_p2);

assign or_ln208_3_fu_188_p2 = (comparison_fu_74_p2 | activation_31_fu_128_p2);

assign or_ln208_4_fu_206_p2 = (or_ln208_3_fu_188_p2 | activation_33_fu_152_p2);

assign or_ln208_5_fu_164_p2 = (comparison_24_fu_80_p2 | activation_30_fu_104_p2);

assign or_ln208_fu_158_p2 = (activation_fu_116_p2 | activation_31_fu_128_p2);

assign select_ln208_3_fu_194_p3 = ((or_ln208_2_fu_174_p2[0:0] == 1'b1) ? select_ln208_fu_180_p3 : 2'd3);

assign select_ln208_4_fu_212_p3 = ((or_ln208_3_fu_188_p2[0:0] == 1'b1) ? zext_ln208_1_fu_202_p1 : 3'd4);

assign select_ln208_fu_180_p3 = ((or_ln208_fu_158_p2[0:0] == 1'b1) ? zext_ln208_fu_170_p1 : 2'd2);

assign xor_ln195_1_fu_122_p2 = (comparison_25_fu_86_p2 ^ 1'd1);

assign xor_ln195_fu_110_p2 = (comparison_24_fu_80_p2 ^ 1'd1);

assign zext_ln208_1_fu_202_p1 = select_ln208_3_fu_194_p3;

assign zext_ln208_fu_170_p1 = or_ln208_5_fu_164_p2;

endmodule //myproject_axi_decision_function_2
