Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Tue Mar 20 13:50:28 2018
| Host             : ug69 running 64-bit Debian GNU/Linux 9.4 (stretch)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.738 |
| Dynamic (W)              | 1.622 |
| Device Static (W)        | 0.116 |
| Total Off-Chip Power (W) | 0.633 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 77.1  |
| Junction Temperature (C) | 32.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.158 |       30 |       --- |             --- |
| Slice Logic              |     0.168 |    91714 |       --- |             --- |
|   LUT as Logic           |     0.126 |    27715 |     63400 |           43.71 |
|   Register               |     0.017 |    42167 |    126800 |           33.25 |
|   CARRY4                 |     0.016 |     2905 |     15850 |           18.33 |
|   LUT as Shift Register  |     0.005 |     2265 |     19000 |           11.92 |
|   LUT as Distributed RAM |     0.004 |     2288 |     19000 |           12.04 |
|   F7/F8 Muxes            |    <0.001 |      448 |     63400 |            0.71 |
|   Others                 |    <0.001 |     6748 |       --- |             --- |
| Signals                  |     0.180 |    62253 |       --- |             --- |
| Block RAM                |     0.084 |       96 |       135 |           71.11 |
| MMCM                     |     0.219 |        2 |         6 |           33.33 |
| PLL                      |     0.115 |        1 |         6 |           16.67 |
| DSPs                     |     0.039 |       43 |       240 |           17.92 |
| I/O                      |     0.546 |       78 |       210 |           37.14 |
| PHASER                   |     0.110 |       14 |       --- |             --- |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.116 |          |           |                 |
| Total                    |     1.738 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.683 |       0.660 |      0.023 |
| Vccaux    |       1.800 |     0.302 |       0.283 |      0.019 |
| Vcco33    |       3.300 |     0.010 |       0.006 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.592 |       0.588 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.005 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                               | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_1_0                                                                                                                             | design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0                                                                                                                                                                                              |            10.0 |
| clk_out2_design_1_clk_wiz_1_0                                                                                                                             | design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0                                                                                                                                                                                              |             5.0 |
| clk_out3_design_1_clk_wiz_1_0                                                                                                                             | design_1_i/clk_wiz_1/inst/clk_out3_design_1_clk_wiz_1_0                                                                                                                                                                                              |            20.0 |
| clk_pll_i                                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                                              |            12.3 |
| clkfbout_design_1_clk_wiz_1_0                                                                                                                             | design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                                              |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                                 |            33.0 |
| design_1_i/axi_ethernetlite_0/U0/phy_rx_clk                                                                                                               | design_1_i/axi_ethernetlite_0/U0/C                                                                                                                                                                                                                   |            40.0 |
| design_1_i/axi_ethernetlite_0/U0/phy_tx_clk                                                                                                               | design_1_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                                                                                                                                                                                     |            40.0 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i                                                                                                                                                                                                            |            33.3 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                                                                                                                                   |            33.3 |
| freq_refclk                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                                            |             1.5 |
| iserdes_clkdiv                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            12.3 |
| iserdes_clkdiv_1                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            12.3 |
| mem_refclk                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                                             |             3.1 |
| oserdes_clk                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             3.1 |
| oserdes_clk_1                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             3.1 |
| oserdes_clk_2                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             3.1 |
| oserdes_clk_3                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             3.1 |
| oserdes_clkdiv                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_1                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            12.3 |
| oserdes_clkdiv_2                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_3                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            12.3 |
| pll_clk3_out                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                                           |            12.3 |
| pll_clkfbout                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                                           |            10.0 |
| sync_pulse                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                                             |            49.2 |
| sys_clock                                                                                                                                                 | sys_clock                                                                                                                                                                                                                                            |            10.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                          | Power (W) |
+---------------------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                              |     1.622 |
|   dbg_hub                                                                                                     |     0.002 |
|     inst                                                                                                      |     0.002 |
|       BSCANID.u_xsdbm_id                                                                                      |     0.002 |
|         CORE_XSDB.UUT_MASTER                                                                                  |     0.002 |
|           U_ICON_INTERFACE                                                                                    |     0.001 |
|             U_CMD1                                                                                            |    <0.001 |
|             U_CMD2                                                                                            |    <0.001 |
|             U_CMD3                                                                                            |    <0.001 |
|             U_CMD4                                                                                            |    <0.001 |
|             U_CMD5                                                                                            |    <0.001 |
|             U_CMD6_RD                                                                                         |    <0.001 |
|               U_RD_FIFO                                                                                       |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                                         |    <0.001 |
|                   inst_fifo_gen                                                                               |    <0.001 |
|                     gconvfifo.rf                                                                              |    <0.001 |
|                       grf.rf                                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                   |    <0.001 |
|                           gras.rsts                                                                           |    <0.001 |
|                           rpntr                                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                           gwas.wsts                                                                           |    <0.001 |
|                           wpntr                                                                               |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                 |    <0.001 |
|                           gdm.dm_gen.dm                                                                       |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                  |    <0.001 |
|                             RAM_reg_0_15_12_15                                                                |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                 |    <0.001 |
|                         rstblk                                                                                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                            |    <0.001 |
|             U_CMD6_WR                                                                                         |    <0.001 |
|               U_WR_FIFO                                                                                       |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                                         |    <0.001 |
|                   inst_fifo_gen                                                                               |    <0.001 |
|                     gconvfifo.rf                                                                              |    <0.001 |
|                       grf.rf                                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                           gras.rsts                                                                           |    <0.001 |
|                           rpntr                                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                           gwas.wsts                                                                           |    <0.001 |
|                           wpntr                                                                               |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                 |    <0.001 |
|                           gdm.dm_gen.dm                                                                       |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                  |    <0.001 |
|                             RAM_reg_0_15_12_15                                                                |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                 |    <0.001 |
|                         rstblk                                                                                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                            |    <0.001 |
|             U_CMD7_CTL                                                                                        |    <0.001 |
|             U_CMD7_STAT                                                                                       |    <0.001 |
|             U_STATIC_STATUS                                                                                   |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                                           |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                                      |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                               |    <0.001 |
|             U_RD_ABORT_FLAG                                                                                   |    <0.001 |
|             U_RD_REQ_FLAG                                                                                     |    <0.001 |
|             U_TIMER                                                                                           |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                       |    <0.001 |
|         CORE_XSDB.U_ICON                                                                                      |    <0.001 |
|           U_CMD                                                                                               |    <0.001 |
|           U_STAT                                                                                              |    <0.001 |
|           U_SYNC                                                                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                                         |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                                       |    <0.001 |
|   design_1_i                                                                                                  |     1.599 |
|     axi_dma_0                                                                                                 |     0.011 |
|       U0                                                                                                      |     0.011 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                                        |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                             |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                                  |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                                |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                        |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                             |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                                  |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                                |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                                  |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                       |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                              |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                              |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                     |     0.009 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                   |     0.005 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                  |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                       |     0.003 |
|               I_DATA_FIFO                                                                                     |     0.003 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                   |     0.003 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                           |     0.003 |
|                     inst_fifo_gen                                                                             |     0.003 |
|                       gconvfifo.rf                                                                            |     0.003 |
|                         grf.rf                                                                                |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                             grss.gdc.dc                                                                       |    <0.001 |
|                               gsym_dc.dc                                                                      |    <0.001 |
|                             grss.rsts                                                                         |    <0.001 |
|                             rpntr                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                             gwss.wsts                                                                         |    <0.001 |
|                             wpntr                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                               |     0.003 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                          |     0.003 |
|                               inst_blk_mem_gen                                                                |     0.003 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                          |     0.003 |
|                                   valid.cstr                                                                  |     0.003 |
|                                     ramloop[0].ram.r                                                          |     0.003 |
|                                       prim_noinit.ram                                                         |     0.003 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                   |    <0.001 |
|             I_ADDR_CNTL                                                                                       |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                              |    <0.001 |
|             I_CMD_STATUS                                                                                      |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                              |    <0.001 |
|               I_CMD_FIFO                                                                                      |    <0.001 |
|             I_MSTR_PCC                                                                                        |    <0.001 |
|             I_RD_DATA_CNTL                                                                                    |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                              |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                                 |    <0.001 |
|             I_RESET                                                                                           |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                   |     0.004 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                             |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                               |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                           |    <0.001 |
|               I_DATA_FIFO                                                                                     |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                   |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                           |    <0.001 |
|                     inst_fifo_gen                                                                             |    <0.001 |
|                       gconvfifo.rf                                                                            |    <0.001 |
|                         grf.rf                                                                                |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                             grss.rsts                                                                         |    <0.001 |
|                             rpntr                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                             gwss.wsts                                                                         |    <0.001 |
|                             wpntr                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                          |    <0.001 |
|                               inst_blk_mem_gen                                                                |    <0.001 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                          |    <0.001 |
|                                   valid.cstr                                                                  |    <0.001 |
|                                     ramloop[0].ram.r                                                          |    <0.001 |
|                                       prim_noinit.ram                                                         |    <0.001 |
|               I_XD_FIFO                                                                                       |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                               |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                           |    <0.001 |
|                     inst_fifo_gen                                                                             |    <0.001 |
|                       gconvfifo.rf                                                                            |    <0.001 |
|                         grf.rf                                                                                |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                             grhf.rhf                                                                          |    <0.001 |
|                             grss.gdc.dc                                                                       |    <0.001 |
|                               gsym_dc.dc                                                                      |    <0.001 |
|                             grss.rsts                                                                         |    <0.001 |
|                             rpntr                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                             gwss.wsts                                                                         |    <0.001 |
|                             wpntr                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                             gdm.dm_gen.dm                                                                     |    <0.001 |
|                               RAM_reg_0_7_0_5                                                                 |    <0.001 |
|                               RAM_reg_0_7_6_8                                                                 |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                             |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                            |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                              |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                                              |    <0.001 |
|                 I_TSTRB_FIFO                                                                                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                    |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                          |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                 |    <0.001 |
|                       DYNSHREG_F_I                                                                            |    <0.001 |
|                 SLICE_INSERTION                                                                               |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                              |    <0.001 |
|             I_ADDR_CNTL                                                                                       |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                              |    <0.001 |
|             I_CMD_STATUS                                                                                      |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                              |    <0.001 |
|               I_CMD_FIFO                                                                                      |    <0.001 |
|             I_RESET                                                                                           |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                              |    <0.001 |
|             I_WR_DATA_CNTL                                                                                    |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                              |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                                 |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                              |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                              |    <0.001 |
|         I_RST_MODULE                                                                                          |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                          |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                          |    <0.001 |
|           REG_HRD_RST                                                                                         |    <0.001 |
|           REG_HRD_RST_OUT                                                                                     |    <0.001 |
|     axi_ethernetlite_0                                                                                        |     0.009 |
|       U0                                                                                                      |     0.009 |
|         BUS_RST_RX_SYNC_CORE_I                                                                                |    <0.001 |
|         BUS_RST_TX_SYNC_CORE_I                                                                                |    <0.001 |
|         CDC_PHY_TX_DATA_OUT                                                                                   |    <0.001 |
|         CDC_PHY_TX_EN_O                                                                                       |    <0.001 |
|         I_AXI_NATIVE_IPIF                                                                                     |    <0.001 |
|         XEMAC_I                                                                                               |     0.009 |
|           EMAC_I                                                                                              |     0.004 |
|             CDC_TX_CLK                                                                                        |    <0.001 |
|             NODEMACADDRRAMI                                                                                   |    <0.001 |
|               ram16x4i                                                                                        |    <0.001 |
|                 ram16x1_0                                                                                     |    <0.001 |
|                 ram16x1_1                                                                                     |    <0.001 |
|                 ram16x1_2                                                                                     |    <0.001 |
|                 ram16x1_3                                                                                     |    <0.001 |
|             RX                                                                                                |     0.001 |
|               INST_CRCGENRX                                                                                   |    <0.001 |
|               INST_RX_INTRFCE                                                                                 |    <0.001 |
|                 CDC_FIFO_RST                                                                                  |    <0.001 |
|                 I_RX_FIFO                                                                                     |    <0.001 |
|                   LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                      |    <0.001 |
|                     inst_fifo_gen                                                                             |    <0.001 |
|                       gconvfifo.rf                                                                            |    <0.001 |
|                         grf.rf                                                                                |    <0.001 |
|                           gntv_or_sync_fifo.gcx.clkx                                                          |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                                              |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                                              |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                                              |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                                              |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                             gras.rsts                                                                         |    <0.001 |
|                             grhf.rhf                                                                          |    <0.001 |
|                             rpntr                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                             gwas.wsts                                                                         |    <0.001 |
|                             wpntr                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                             gdm.dm_gen.dm                                                                     |    <0.001 |
|                               RAM_reg_0_15_0_5                                                                |    <0.001 |
|                           rstblk                                                                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                          |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                          |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                          |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                          |    <0.001 |
|               INST_RX_STATE                                                                                   |    <0.001 |
|             TX                                                                                                |     0.002 |
|               CDC_PHY_TX_RST                                                                                  |    <0.001 |
|               CDC_TX_EN                                                                                       |    <0.001 |
|               INST_CRCCOUNTER                                                                                 |    <0.001 |
|               INST_CRCGENTX                                                                                   |    <0.001 |
|                 NSR                                                                                           |    <0.001 |
|               INST_DEFERRAL_CONTROL                                                                           |    <0.001 |
|                 inst_deferral_state                                                                           |    <0.001 |
|                 inst_ifgp1_count                                                                              |    <0.001 |
|                 inst_ifgp2_count                                                                              |    <0.001 |
|               INST_TXBUSFIFOWRITENIBBLECOUNT                                                                  |    <0.001 |
|               INST_TXNIBBLECOUNT                                                                              |    <0.001 |
|               INST_TX_INTRFCE                                                                                 |    <0.001 |
|                 CDC_FIFO_EMPTY                                                                                |    <0.001 |
|                 I_TX_FIFO                                                                                     |    <0.001 |
|                   LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                      |    <0.001 |
|                     inst_fifo_gen                                                                             |    <0.001 |
|                       gconvfifo.rf                                                                            |    <0.001 |
|                         grf.rf                                                                                |    <0.001 |
|                           gntv_or_sync_fifo.gcx.clkx                                                          |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                                              |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                                              |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                                              |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                                              |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                             gras.rsts                                                                         |    <0.001 |
|                             rpntr                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                             gwas.wsts                                                                         |    <0.001 |
|                             wpntr                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                             gdm.dm_gen.dm                                                                     |    <0.001 |
|                               RAM_reg_0_15_0_5                                                                |    <0.001 |
|                           rstblk                                                                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                          |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                          |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                          |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                          |    <0.001 |
|               INST_TX_STATE_MACHINE                                                                           |    <0.001 |
|               ONR_HOT_MUX                                                                                     |    <0.001 |
|           MDIO_GEN.MDIO_IF_I                                                                                  |    <0.001 |
|           RX_PING                                                                                             |    <0.001 |
|             xpm_mem_gen.xpm_memory_inst                                                                       |    <0.001 |
|               xpm_memory_base_inst                                                                            |    <0.001 |
|           RX_PONG_GEN.RX_PONG_I                                                                               |    <0.001 |
|             xpm_mem_gen.xpm_memory_inst                                                                       |    <0.001 |
|               xpm_memory_base_inst                                                                            |    <0.001 |
|           TX_PING                                                                                             |     0.001 |
|             xpm_mem_gen.xpm_memory_inst                                                                       |     0.001 |
|               xpm_memory_base_inst                                                                            |     0.001 |
|           TX_PONG_GEN.TX_PONG_I                                                                               |     0.001 |
|             xpm_mem_gen.xpm_memory_inst                                                                       |     0.001 |
|               xpm_memory_base_inst                                                                            |     0.001 |
|     axi_gpio_0                                                                                                |    <0.001 |
|       U0                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                  |    <0.001 |
|             I_DECODER                                                                                         |    <0.001 |
|         gpio_core_1                                                                                           |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                         |    <0.001 |
|     axi_smc                                                                                                   |     0.044 |
|       inst                                                                                                    |     0.044 |
|         clk_map                                                                                               |    <0.001 |
|           psr0                                                                                                |    <0.001 |
|             U0                                                                                                |    <0.001 |
|               EXT_LPF                                                                                         |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                                     |    <0.001 |
|               SEQ                                                                                             |    <0.001 |
|                 SEQ_COUNTER                                                                                   |    <0.001 |
|           psr_aclk                                                                                            |    <0.001 |
|             U0                                                                                                |    <0.001 |
|               EXT_LPF                                                                                         |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                                     |    <0.001 |
|                 ACTIVE_LOW_EXT.ACT_LO_EXT                                                                     |    <0.001 |
|               SEQ                                                                                             |    <0.001 |
|                 SEQ_COUNTER                                                                                   |    <0.001 |
|           psr_aclk1                                                                                           |    <0.001 |
|             U0                                                                                                |    <0.001 |
|               EXT_LPF                                                                                         |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                                     |    <0.001 |
|                 ACTIVE_LOW_EXT.ACT_LO_EXT                                                                     |    <0.001 |
|               SEQ                                                                                             |    <0.001 |
|                 SEQ_COUNTER                                                                                   |    <0.001 |
|         m00_exit_pipeline                                                                                     |     0.003 |
|           m00_exit                                                                                            |     0.003 |
|             inst                                                                                              |     0.003 |
|               ar_reg                                                                                          |    <0.001 |
|               aw_reg                                                                                          |    <0.001 |
|               b_reg                                                                                           |    <0.001 |
|               exit_inst                                                                                       |    <0.001 |
|                 b_cmd_split                                                                                   |    <0.001 |
|                 r_cmd_fifo                                                                                    |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[12].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[14].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[15].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[16].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[17].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                         |    <0.001 |
|                 r_cmd_split                                                                                   |    <0.001 |
|                 w_cmd_fifo                                                                                    |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                         |    <0.001 |
|               r_reg                                                                                           |    <0.001 |
|               w_reg                                                                                           |    <0.001 |
|         m00_nodes                                                                                             |     0.010 |
|           m00_ar_node                                                                                         |     0.002 |
|             inst                                                                                              |     0.002 |
|               inst_mi_handler                                                                                 |     0.002 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                          |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |     0.002 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                 |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                 |    <0.001 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                   |    <0.001 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                              |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 inst_ingress                                                                                  |    <0.001 |
|                   inst_incoming_count                                                                         |    <0.001 |
|                   inst_pipeline_valid                                                                         |    <0.001 |
|               inst_si_handler                                                                                 |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                        |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter                       |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter                       |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter                       |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter                       |    <0.001 |
|           m00_aw_node                                                                                         |     0.001 |
|             inst                                                                                              |     0.001 |
|               inst_mi_handler                                                                                 |    <0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                          |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                 |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                 |    <0.001 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                   |    <0.001 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                              |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 inst_ingress                                                                                  |    <0.001 |
|                   inst_incoming_count                                                                         |    <0.001 |
|                   inst_pipeline_valid                                                                         |    <0.001 |
|               inst_si_handler                                                                                 |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                                        |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                         |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                        |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter                       |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter                       |    <0.001 |
|           m00_b_node                                                                                          |     0.002 |
|             inst                                                                                              |     0.002 |
|               inst_mi_handler                                                                                 |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                 |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                 |    <0.001 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                   |    <0.001 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                          |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |     0.001 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                 |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                 |    <0.001 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                   |    <0.001 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_10                                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                |    <0.001 |
|               inst_si_handler                                                                                 |    <0.001 |
|                 inst_arb_stall_late                                                                           |    <0.001 |
|           m00_r_node                                                                                          |     0.003 |
|             inst                                                                                              |     0.003 |
|               inst_mi_handler                                                                                 |     0.003 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                 |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                 |    <0.001 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                   |    <0.001 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                          |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |     0.002 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                 |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                 |    <0.001 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                   |    <0.001 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                              |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_88                                             |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                |    <0.001 |
|               inst_si_handler                                                                                 |    <0.001 |
|                 inst_arb_stall_late                                                                           |    <0.001 |
|           m00_w_node                                                                                          |     0.002 |
|             inst                                                                                              |     0.002 |
|               inst_mi_handler                                                                                 |     0.002 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                          |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |     0.002 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                                                 |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                 |    <0.001 |
|                     gen_async_clocks.inst_rd_clk_sync_delay                                                   |    <0.001 |
|                     gen_async_clocks.inst_wr_clk_sync_delay                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                             |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 inst_ingress                                                                                  |    <0.001 |
|                   inst_incoming_count                                                                         |    <0.001 |
|                   inst_pipeline_valid                                                                         |    <0.001 |
|               inst_si_handler                                                                                 |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late                     |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|         s00_entry_pipeline                                                                                    |     0.008 |
|           s00_mmu                                                                                             |     0.004 |
|             inst                                                                                              |     0.004 |
|               ar_reg_stall                                                                                    |    <0.001 |
|               ar_sreg                                                                                         |    <0.001 |
|               aw_reg_stall                                                                                    |    <0.001 |
|               aw_sreg                                                                                         |    <0.001 |
|               b_sreg                                                                                          |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                                  |    <0.001 |
|               r_sreg                                                                                          |    <0.001 |
|               w_sreg                                                                                          |    <0.001 |
|           s00_si_converter                                                                                    |     0.005 |
|             inst                                                                                              |     0.005 |
|               converter.wrap_narrow_inst                                                                      |     0.005 |
|                 ar_reg_slice                                                                                  |    <0.001 |
|                 aw_reg_slice                                                                                  |    <0.001 |
|                 gen_thread_loop[0].r_cmd_fifo                                                                 |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[12].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[14].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[15].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                         |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                                                               |     0.002 |
|                   cmd_fifo                                                                                    |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                      |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                      |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                       |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[12].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[14].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[15].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[16].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[17].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[18].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[19].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[20].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[21].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[22].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[23].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[24].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[25].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[26].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[27].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[28].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[29].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[30].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[31].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[32].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[33].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[34].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[35].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[40].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                         |    <0.001 |
|                 w_cmd_fifo                                                                                    |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                         |    <0.001 |
|                 w_payld_fifo                                                                                  |    <0.001 |
|                   cmd_fifo                                                                                    |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                      |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                      |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                       |    <0.001 |
|                   gen_srls[100].srl_nx1                                                                       |    <0.001 |
|                   gen_srls[101].srl_nx1                                                                       |    <0.001 |
|                   gen_srls[102].srl_nx1                                                                       |    <0.001 |
|                   gen_srls[103].srl_nx1                                                                       |    <0.001 |
|                   gen_srls[68].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[69].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[70].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[71].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[72].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[73].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[74].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[75].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[76].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[77].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[78].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[79].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[80].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[81].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[82].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[83].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[84].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[85].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[86].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[87].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[88].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[89].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[90].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[91].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[92].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[93].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[94].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[95].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[96].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[97].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[98].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[99].srl_nx1                                                                        |    <0.001 |
|               splitter_inst                                                                                   |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                         |    <0.001 |
|         s00_nodes                                                                                             |     0.005 |
|           s00_ar_node                                                                                         |     0.001 |
|             inst                                                                                              |     0.001 |
|               inst_mi_handler                                                                                 |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                          |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                              |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                |    <0.001 |
|               inst_si_handler                                                                                 |    <0.001 |
|                 inst_arb_stall_late                                                                           |    <0.001 |
|           s00_aw_node                                                                                         |    <0.001 |
|             inst                                                                                              |    <0.001 |
|               inst_mi_handler                                                                                 |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                          |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                              |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                |    <0.001 |
|               inst_si_handler                                                                                 |    <0.001 |
|                 inst_arb_stall_late                                                                           |    <0.001 |
|           s00_b_node                                                                                          |     0.001 |
|             inst                                                                                              |     0.001 |
|               inst_mi_handler                                                                                 |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                          |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 inst_ingress                                                                                  |    <0.001 |
|                   inst_pipeline_valid                                                                         |    <0.001 |
|               inst_si_handler                                                                                 |    <0.001 |
|                 inst_arb_stall_late                                                                           |    <0.001 |
|           s00_r_node                                                                                          |     0.001 |
|             inst                                                                                              |     0.001 |
|               inst_mi_handler                                                                                 |     0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                                  |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                          |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                             |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 inst_ingress                                                                                  |    <0.001 |
|                   inst_pipeline_valid                                                                         |    <0.001 |
|               inst_si_handler                                                                                 |    <0.001 |
|                 inst_arb_stall_late                                                                           |    <0.001 |
|           s00_w_node                                                                                          |     0.001 |
|             inst                                                                                              |     0.001 |
|               inst_mi_handler                                                                                 |     0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                            |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                                      |    <0.001 |
|                   inst_upsizer_target_pipeline                                                                |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                          |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87                                             |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                |    <0.001 |
|               inst_si_handler                                                                                 |    <0.001 |
|                 inst_arb_stall_late                                                                           |    <0.001 |
|         s01_entry_pipeline                                                                                    |     0.005 |
|           s01_mmu                                                                                             |     0.002 |
|             inst                                                                                              |     0.002 |
|               ar_reg_stall                                                                                    |    <0.001 |
|               ar_sreg                                                                                         |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                                  |    <0.001 |
|               r_sreg                                                                                          |    <0.001 |
|           s01_si_converter                                                                                    |     0.003 |
|             inst                                                                                              |     0.003 |
|               converter.wrap_narrow_inst                                                                      |     0.003 |
|                 ar_reg_slice                                                                                  |    <0.001 |
|                 gen_thread_loop[0].r_cmd_fifo                                                                 |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[12].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[14].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[15].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                         |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                                                               |     0.002 |
|                   cmd_fifo                                                                                    |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                      |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                      |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                       |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                       |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[12].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[14].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[15].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[16].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[17].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[18].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[19].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[20].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[21].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[22].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[23].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[24].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[25].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[26].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[27].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[28].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[29].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[30].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[31].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[32].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[33].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[34].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[35].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[40].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                         |    <0.001 |
|         s01_nodes                                                                                             |     0.002 |
|           s01_ar_node                                                                                         |    <0.001 |
|             inst                                                                                              |    <0.001 |
|               inst_mi_handler                                                                                 |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                          |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                              |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                |    <0.001 |
|               inst_si_handler                                                                                 |    <0.001 |
|                 inst_arb_stall_late                                                                           |    <0.001 |
|           s01_r_node                                                                                          |     0.001 |
|             inst                                                                                              |     0.001 |
|               inst_mi_handler                                                                                 |     0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                                  |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                          |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                             |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 inst_ingress                                                                                  |    <0.001 |
|                   inst_pipeline_valid                                                                         |    <0.001 |
|               inst_si_handler                                                                                 |    <0.001 |
|                 inst_arb_stall_late                                                                           |    <0.001 |
|         s02_entry_pipeline                                                                                    |     0.001 |
|           s02_mmu                                                                                             |     0.001 |
|             inst                                                                                              |     0.001 |
|               aw_reg_stall                                                                                    |    <0.001 |
|               aw_sreg                                                                                         |    <0.001 |
|               b_sreg                                                                                          |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                                  |    <0.001 |
|               w_sreg                                                                                          |    <0.001 |
|           s02_si_converter                                                                                    |    <0.001 |
|             inst                                                                                              |    <0.001 |
|               splitter_inst                                                                                   |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                        |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                         |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                         |    <0.001 |
|         s02_nodes                                                                                             |     0.002 |
|           s02_aw_node                                                                                         |    <0.001 |
|             inst                                                                                              |    <0.001 |
|               inst_mi_handler                                                                                 |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                          |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                              |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                |    <0.001 |
|               inst_si_handler                                                                                 |    <0.001 |
|                 inst_arb_stall_late                                                                           |    <0.001 |
|           s02_b_node                                                                                          |    <0.001 |
|             inst                                                                                              |    <0.001 |
|               inst_mi_handler                                                                                 |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                          |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 inst_ingress                                                                                  |    <0.001 |
|                   inst_pipeline_valid                                                                         |    <0.001 |
|               inst_si_handler                                                                                 |    <0.001 |
|                 inst_arb_stall_late                                                                           |    <0.001 |
|           s02_w_node                                                                                          |    <0.001 |
|             inst                                                                                              |    <0.001 |
|               inst_mi_handler                                                                                 |    <0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                            |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                                      |    <0.001 |
|                   inst_upsizer_target_pipeline                                                                |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                          |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87                                             |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                |    <0.001 |
|               inst_si_handler                                                                                 |    <0.001 |
|                 inst_arb_stall_late                                                                           |    <0.001 |
|         s03_entry_pipeline                                                                                    |     0.001 |
|           s03_mmu                                                                                             |     0.001 |
|             inst                                                                                              |     0.001 |
|               ar_reg_stall                                                                                    |    <0.001 |
|               ar_sreg                                                                                         |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                                  |    <0.001 |
|               r_sreg                                                                                          |    <0.001 |
|           s03_si_converter                                                                                    |    <0.001 |
|             inst                                                                                              |    <0.001 |
|         s03_nodes                                                                                             |     0.002 |
|           s03_ar_node                                                                                         |    <0.001 |
|             inst                                                                                              |    <0.001 |
|               inst_mi_handler                                                                                 |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                          |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                              |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                |    <0.001 |
|               inst_si_handler                                                                                 |    <0.001 |
|                 inst_arb_stall_late                                                                           |    <0.001 |
|           s03_r_node                                                                                          |     0.001 |
|             inst                                                                                              |     0.001 |
|               inst_mi_handler                                                                                 |    <0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                                  |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                          |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                             |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 inst_ingress                                                                                  |    <0.001 |
|                   inst_pipeline_valid                                                                         |    <0.001 |
|               inst_si_handler                                                                                 |    <0.001 |
|                 inst_arb_stall_late                                                                           |    <0.001 |
|         s04_entry_pipeline                                                                                    |    <0.001 |
|           s04_mmu                                                                                             |    <0.001 |
|             inst                                                                                              |    <0.001 |
|               ar_reg_stall                                                                                    |    <0.001 |
|               ar_sreg                                                                                         |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                                  |    <0.001 |
|               r_sreg                                                                                          |    <0.001 |
|           s04_si_converter                                                                                    |     0.000 |
|             inst                                                                                              |     0.000 |
|         s04_nodes                                                                                             |    <0.001 |
|           s04_ar_node                                                                                         |    <0.001 |
|             inst                                                                                              |    <0.001 |
|               inst_mi_handler                                                                                 |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                          |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                              |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                |    <0.001 |
|               inst_si_handler                                                                                 |    <0.001 |
|                 inst_arb_stall_late                                                                           |    <0.001 |
|           s04_r_node                                                                                          |    <0.001 |
|             inst                                                                                              |    <0.001 |
|               inst_mi_handler                                                                                 |    <0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                                  |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                          |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                              |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                             |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                   |    <0.001 |
|                 inst_ingress                                                                                  |    <0.001 |
|                   inst_pipeline_valid                                                                         |    <0.001 |
|               inst_si_handler                                                                                 |    <0.001 |
|                 inst_arb_stall_late                                                                           |    <0.001 |
|         switchboards                                                                                          |     0.002 |
|           ar_switchboard                                                                                      |    <0.001 |
|             inst                                                                                              |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                      |    <0.001 |
|           aw_switchboard                                                                                      |    <0.001 |
|             inst                                                                                              |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                      |    <0.001 |
|           b_switchboard                                                                                       |    <0.001 |
|             inst                                                                                              |    <0.001 |
|               gen_mi[2].inst_opipe_payld                                                                      |    <0.001 |
|           r_switchboard                                                                                       |    <0.001 |
|             inst                                                                                              |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                      |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                                      |    <0.001 |
|               gen_mi[3].inst_opipe_payld                                                                      |    <0.001 |
|               gen_mi[4].inst_opipe_payld                                                                      |    <0.001 |
|           w_switchboard                                                                                       |    <0.001 |
|             inst                                                                                              |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                      |    <0.001 |
|     axi_timer_0                                                                                               |     0.004 |
|       U0                                                                                                      |     0.004 |
|         AXI4_LITE_I                                                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                  |    <0.001 |
|             I_DECODER                                                                                         |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|         TC_CORE_I                                                                                             |     0.003 |
|           COUNTER_0_I                                                                                         |     0.001 |
|             COUNTER_I                                                                                         |     0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                                                        |     0.001 |
|             COUNTER_I                                                                                         |     0.001 |
|           READ_MUX_I                                                                                          |    <0.001 |
|           TIMER_CONTROL_I                                                                                     |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                                |    <0.001 |
|     axi_uartlite_0                                                                                            |    <0.001 |
|       U0                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                  |    <0.001 |
|             I_DECODER                                                                                         |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|         UARTLITE_CORE_I                                                                                       |    <0.001 |
|           BAUD_RATE_I                                                                                         |    <0.001 |
|           UARTLITE_RX_I                                                                                       |    <0.001 |
|             DELAY_16_I                                                                                        |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                                |    <0.001 |
|             SRL_FIFO_I                                                                                        |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                       |    <0.001 |
|                 DYNSHREG_F_I                                                                                  |    <0.001 |
|           UARTLITE_TX_I                                                                                       |    <0.001 |
|             MID_START_BIT_SRL16_I                                                                             |    <0.001 |
|             SRL_FIFO_I                                                                                        |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                       |    <0.001 |
|                 DYNSHREG_F_I                                                                                  |    <0.001 |
|     clk_wiz_1                                                                                                 |     0.107 |
|       inst                                                                                                    |     0.107 |
|     geralds_correlation_wrapper_0                                                                             |     0.239 |
|       inst                                                                                                    |     0.239 |
|         corr_wrapper_i                                                                                        |     0.239 |
|           c_shift_ram_0                                                                                       |    <0.001 |
|             U0                                                                                                |    <0.001 |
|               i_synth                                                                                         |    <0.001 |
|                 i_bb_inst                                                                                     |    <0.001 |
|                   gen_output_regs.output_regs                                                                 |    <0.001 |
|           cordic_2                                                                                            |     0.020 |
|             U0                                                                                                |     0.020 |
|               i_synth                                                                                         |     0.020 |
|                 i_has_input_skid.i_2to1                                                                       |    <0.001 |
|                 i_nd_to_rdy                                                                                   |    <0.001 |
|                 i_synth                                                                                       |     0.019 |
|                   gen_sqrt.square_root                                                                        |     0.019 |
|                     gen_iterations[14].gen_post_mid.gen_rem                                                   |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[14].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[15].gen_post_mid.gen_rem                                                   |     0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[15].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[16].gen_post_mid.gen_rem                                                   |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[16].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[17].gen_post_mid.gen_rem                                                   |     0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[17].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[18].gen_post_mid.gen_rem                                                   |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[18].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[19].gen_post_mid.gen_rem                                                   |     0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[19].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[20].gen_post_mid.gen_rem                                                   |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[20].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[21].gen_post_mid.gen_rem                                                   |     0.002 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[21].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[22].gen_post_mid.gen_rem                                                   |     0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[22].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[23].gen_post_mid.gen_rem                                                   |     0.002 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[23].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[24].gen_post_mid.gen_rem                                                   |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[24].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[25].gen_last.gen_no_round.gen_sqrt_tmp                                     |     0.001 |
|                     gen_iterations[25].gen_last.gen_rem                                                       |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_rdy_int                                                                               |    <0.001 |
|           cordic_3                                                                                            |     0.021 |
|             U0                                                                                                |     0.021 |
|               i_synth                                                                                         |     0.021 |
|                 i_has_input_skid.i_2to1                                                                       |    <0.001 |
|                 i_nd_to_rdy                                                                                   |    <0.001 |
|                 i_synth                                                                                       |     0.020 |
|                   gen_sqrt.square_root                                                                        |     0.020 |
|                     gen_iterations[14].gen_post_mid.gen_rem                                                   |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[14].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[15].gen_post_mid.gen_rem                                                   |     0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[15].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[16].gen_post_mid.gen_rem                                                   |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[16].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[17].gen_post_mid.gen_rem                                                   |     0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[17].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[18].gen_post_mid.gen_rem                                                   |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[18].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[19].gen_post_mid.gen_rem                                                   |     0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[19].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[20].gen_post_mid.gen_rem                                                   |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[20].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[21].gen_post_mid.gen_rem                                                   |     0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[21].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[22].gen_post_mid.gen_rem                                                   |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[22].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[23].gen_post_mid.gen_rem                                                   |     0.002 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[23].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[24].gen_post_mid.gen_rem                                                   |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[24].gen_pre_mid.gen_rem                                                    |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem.gen_rem_out                                                                     |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_iterations[25].gen_last.gen_no_round.gen_sqrt_tmp                                     |     0.002 |
|                     gen_iterations[25].gen_last.gen_rem                                                       |    <0.001 |
|                       gen_data_int                                                                            |    <0.001 |
|                       gen_inv_sqrt_out                                                                        |    <0.001 |
|                       gen_rem_inc                                                                             |    <0.001 |
|                         inst                                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                     gen_rdy_int                                                                               |    <0.001 |
|           div_gen_0                                                                                           |     0.165 |
|             U0                                                                                                |     0.165 |
|               i_synth                                                                                         |     0.165 |
|                 i_nd_to_rdy                                                                                   |    <0.001 |
|                 i_nonzero_fract.i_synth                                                                       |     0.165 |
|                   i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider                                             |     0.165 |
|                     i_sdivider.divider_blk                                                                    |     0.165 |
|                       div_loop[0].adder_gen.reg_req.adsu_mod                                                  |     0.001 |
|                         add1                                                                                  |     0.001 |
|                           no_pipelining.the_addsub                                                            |     0.001 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs                                    |     0.001 |
|                       div_loop[0].num_stages.numerator_gen.del_numer                                          |    <0.001 |
|                       div_loop[10].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[10].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[11].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[11].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[12].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[12].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[13].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[13].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[14].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[14].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[15].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[15].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[16].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[16].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[17].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[17].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[18].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[18].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[19].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[19].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[1].adder_gen.reg_req.adsu_mod                                                  |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs                                    |    <0.001 |
|                       div_loop[1].num_stages.numerator_gen.del_numer                                          |    <0.001 |
|                       div_loop[20].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[20].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[21].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[21].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[22].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[22].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[23].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[23].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[24].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[24].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[25].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[25].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[26].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[26].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[27].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[27].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[28].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[28].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[29].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[29].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[2].adder_gen.reg_req.adsu_mod                                                  |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs                                    |    <0.001 |
|                       div_loop[2].num_stages.numerator_gen.del_numer                                          |    <0.001 |
|                       div_loop[30].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[30].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[31].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[31].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[31].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[32].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |     0.001 |
|                       div_loop[32].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[32].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[33].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |     0.001 |
|                       div_loop[33].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[33].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[33].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[34].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |     0.001 |
|                       div_loop[34].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[34].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[34].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[35].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[35].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[35].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[35].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[36].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[36].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[36].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[36].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[37].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[37].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[37].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[37].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[38].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[38].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[38].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[38].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[39].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[39].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[39].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[3].adder_gen.reg_req.adsu_mod                                                  |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs                                    |    <0.001 |
|                       div_loop[3].num_stages.numerator_gen.del_numer                                          |    <0.001 |
|                       div_loop[40].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[40].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[40].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[40].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[41].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[41].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[41].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[41].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[42].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[42].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[42].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[42].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[43].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[43].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[43].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[44].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |     0.001 |
|                       div_loop[44].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[44].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[44].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[45].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |     0.001 |
|                       div_loop[45].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[45].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[45].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[46].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[46].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[46].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[46].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[47].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[47].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[47].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[47].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[48].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[48].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[48].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[48].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[49].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[49].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[49].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[49].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[4].adder_gen.reg_req.adsu_mod                                                  |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs                                    |    <0.001 |
|                       div_loop[4].num_stages.numerator_gen.del_numer                                          |    <0.001 |
|                       div_loop[50].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[50].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[50].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[50].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[51].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[51].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[51].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[51].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[52].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[52].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[52].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[52].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[53].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[53].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[53].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[53].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[54].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[54].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[54].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[55].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[55].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[55].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[55].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[56].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[56].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[56].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[56].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[57].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[57].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[57].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[57].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[58].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[58].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[58].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[58].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[59].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[59].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[59].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[59].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[5].adder_gen.reg_req.adsu_mod                                                  |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs                                    |    <0.001 |
|                       div_loop[5].num_stages.numerator_gen.del_numer                                          |    <0.001 |
|                       div_loop[60].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[60].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[60].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[60].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[61].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[61].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[61].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[61].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[62].adder_gen.reg_req.adsu_mod                                                 |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[62].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[62].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[62].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[63].adder_gen.reg_req.adsu_mod                                                 |    <0.001 |
|                         add1                                                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                            |    <0.001 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[63].divisor_gen.divisor_dc1.del_divisor_msbs                                   |    <0.001 |
|                       div_loop[63].num_stages.numerator_gen.del_numer                                         |    <0.001 |
|                       div_loop[63].quot_gen.quot_reg.i_div1.quot_out                                          |    <0.001 |
|                       div_loop[6].adder_gen.reg_req.adsu_mod                                                  |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs                                    |    <0.001 |
|                       div_loop[6].num_stages.numerator_gen.del_numer                                          |    <0.001 |
|                       div_loop[7].adder_gen.reg_req.adsu_mod                                                  |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs                                    |    <0.001 |
|                       div_loop[7].num_stages.numerator_gen.del_numer                                          |    <0.001 |
|                       div_loop[8].adder_gen.reg_req.adsu_mod                                                  |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs                                    |    <0.001 |
|                       div_loop[8].num_stages.numerator_gen.del_numer                                          |    <0.001 |
|                       div_loop[9].adder_gen.reg_req.adsu_mod                                                  |     0.002 |
|                         add1                                                                                  |     0.002 |
|                           no_pipelining.the_addsub                                                            |     0.002 |
|                             i_q_simple.qreg                                                                   |    <0.001 |
|                       div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs                                    |    <0.001 |
|                       div_loop[9].num_stages.numerator_gen.del_numer                                          |    <0.001 |
|                       reg_quot_out.reg_quot                                                                   |    <0.001 |
|           dp_out                                                                                              |    <0.001 |
|             U0                                                                                                |    <0.001 |
|               i_synth                                                                                         |    <0.001 |
|                 i_bb_inst                                                                                     |    <0.001 |
|                   gen_output_regs.output_regs                                                                 |    <0.001 |
|           dp_valid                                                                                            |    <0.001 |
|             U0                                                                                                |    <0.001 |
|               i_synth                                                                                         |    <0.001 |
|                 i_bb_inst                                                                                     |    <0.001 |
|                   gen_output_regs.output_regs                                                                 |    <0.001 |
|           mult_gen_0                                                                                          |     0.021 |
|             U0                                                                                                |     0.021 |
|               i_mult                                                                                          |     0.021 |
|                 gLUT.gLUT_speed.iLUT                                                                          |     0.021 |
|           projection_correlation_calculator_v1_0_0                                                            |     0.011 |
|             inst                                                                                              |     0.011 |
|               projection_correlation_calculator_v1_0_correlation_out_AXI_inst                                 |    <0.001 |
|               projection_correlation_calculator_v1_0_golden_fft_AXIS_inst                                     |     0.001 |
|                 stream_data_fifo_reg_0_63_0_2                                                                 |    <0.001 |
|                 stream_data_fifo_reg_0_63_12_14                                                               |    <0.001 |
|                 stream_data_fifo_reg_0_63_15_15                                                               |    <0.001 |
|                 stream_data_fifo_reg_0_63_3_5                                                                 |    <0.001 |
|                 stream_data_fifo_reg_0_63_6_8                                                                 |    <0.001 |
|                 stream_data_fifo_reg_0_63_9_11                                                                |    <0.001 |
|                 stream_data_fifo_reg_128_191_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_128_191_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_128_191_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_128_191_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_128_191_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_128_191_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_192_255_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_192_255_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_192_255_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_192_255_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_192_255_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_192_255_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_256_319_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_256_319_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_256_319_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_256_319_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_256_319_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_256_319_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_320_383_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_320_383_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_320_383_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_320_383_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_320_383_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_320_383_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_384_447_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_384_447_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_384_447_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_384_447_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_384_447_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_384_447_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_448_511_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_448_511_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_448_511_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_448_511_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_448_511_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_448_511_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_512_575_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_512_575_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_512_575_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_512_575_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_512_575_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_512_575_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_576_639_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_576_639_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_576_639_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_576_639_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_576_639_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_576_639_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_640_703_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_640_703_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_640_703_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_640_703_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_640_703_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_640_703_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_64_127_0_2                                                               |    <0.001 |
|                 stream_data_fifo_reg_64_127_12_14                                                             |    <0.001 |
|                 stream_data_fifo_reg_64_127_15_15                                                             |    <0.001 |
|                 stream_data_fifo_reg_64_127_3_5                                                               |    <0.001 |
|                 stream_data_fifo_reg_64_127_6_8                                                               |    <0.001 |
|                 stream_data_fifo_reg_64_127_9_11                                                              |    <0.001 |
|                 stream_data_fifo_reg_704_767_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_704_767_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_704_767_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_704_767_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_704_767_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_704_767_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_768_831_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_768_831_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_768_831_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_768_831_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_768_831_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_768_831_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_832_895_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_832_895_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_832_895_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_832_895_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_832_895_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_832_895_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_896_959_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_896_959_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_896_959_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_896_959_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_896_959_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_896_959_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_960_1023_0_2                                                             |    <0.001 |
|                 stream_data_fifo_reg_960_1023_12_14                                                           |    <0.001 |
|                 stream_data_fifo_reg_960_1023_15_15                                                           |    <0.001 |
|                 stream_data_fifo_reg_960_1023_3_5                                                             |    <0.001 |
|                 stream_data_fifo_reg_960_1023_6_8                                                             |    <0.001 |
|                 stream_data_fifo_reg_960_1023_9_11                                                            |    <0.001 |
|               projection_correlation_calculator_v1_0_signal_fft_AXIS_inst                                     |     0.004 |
|                 stream_data_fifo_reg_0_63_0_2                                                                 |    <0.001 |
|                 stream_data_fifo_reg_0_63_12_14                                                               |    <0.001 |
|                 stream_data_fifo_reg_0_63_15_15                                                               |    <0.001 |
|                 stream_data_fifo_reg_0_63_3_5                                                                 |    <0.001 |
|                 stream_data_fifo_reg_0_63_6_8                                                                 |    <0.001 |
|                 stream_data_fifo_reg_0_63_9_11                                                                |    <0.001 |
|                 stream_data_fifo_reg_128_191_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_128_191_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_128_191_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_128_191_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_128_191_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_128_191_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_192_255_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_192_255_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_192_255_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_192_255_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_192_255_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_192_255_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_256_319_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_256_319_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_256_319_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_256_319_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_256_319_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_256_319_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_320_383_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_320_383_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_320_383_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_320_383_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_320_383_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_320_383_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_384_447_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_384_447_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_384_447_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_384_447_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_384_447_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_384_447_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_448_511_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_448_511_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_448_511_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_448_511_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_448_511_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_448_511_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_512_575_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_512_575_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_512_575_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_512_575_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_512_575_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_512_575_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_576_639_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_576_639_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_576_639_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_576_639_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_576_639_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_576_639_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_640_703_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_640_703_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_640_703_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_640_703_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_640_703_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_640_703_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_64_127_0_2                                                               |    <0.001 |
|                 stream_data_fifo_reg_64_127_12_14                                                             |    <0.001 |
|                 stream_data_fifo_reg_64_127_15_15                                                             |    <0.001 |
|                 stream_data_fifo_reg_64_127_3_5                                                               |    <0.001 |
|                 stream_data_fifo_reg_64_127_6_8                                                               |    <0.001 |
|                 stream_data_fifo_reg_64_127_9_11                                                              |    <0.001 |
|                 stream_data_fifo_reg_704_767_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_704_767_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_704_767_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_704_767_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_704_767_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_704_767_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_768_831_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_768_831_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_768_831_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_768_831_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_768_831_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_768_831_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_832_895_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_832_895_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_832_895_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_832_895_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_832_895_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_832_895_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_896_959_0_2                                                              |    <0.001 |
|                 stream_data_fifo_reg_896_959_12_14                                                            |    <0.001 |
|                 stream_data_fifo_reg_896_959_15_15                                                            |    <0.001 |
|                 stream_data_fifo_reg_896_959_3_5                                                              |    <0.001 |
|                 stream_data_fifo_reg_896_959_6_8                                                              |    <0.001 |
|                 stream_data_fifo_reg_896_959_9_11                                                             |    <0.001 |
|                 stream_data_fifo_reg_960_1023_0_2                                                             |    <0.001 |
|                 stream_data_fifo_reg_960_1023_12_14                                                           |    <0.001 |
|                 stream_data_fifo_reg_960_1023_15_15                                                           |    <0.001 |
|                 stream_data_fifo_reg_960_1023_3_5                                                             |    <0.001 |
|                 stream_data_fifo_reg_960_1023_6_8                                                             |    <0.001 |
|                 stream_data_fifo_reg_960_1023_9_11                                                            |    <0.001 |
|           sqrt_ready_dp_valid                                                                                 |    <0.001 |
|           sqrts_ready                                                                                         |    <0.001 |
|           util_vector_logic_0                                                                                 |     0.000 |
|           util_vector_logic_1                                                                                 |    <0.001 |
|           xlconcat_0                                                                                          |     0.000 |
|           xlslice_0                                                                                           |     0.000 |
|     geralds_decimator_0                                                                                       |    <0.001 |
|       inst                                                                                                    |    <0.001 |
|         geralds_decimator_v1_0_signal_out_inst                                                                |    <0.001 |
|     geralds_fft_0                                                                                             |     0.185 |
|       inst                                                                                                    |     0.185 |
|         design_1_i                                                                                            |     0.185 |
|           add                                                                                                 |     0.004 |
|             U0                                                                                                |     0.004 |
|               i_synth                                                                                         |     0.004 |
|                 ADDSUB_OP.ADDSUB                                                                              |     0.003 |
|                   SPEED_OP.DSP.OP                                                                             |     0.003 |
|                     A_IP_DELAY                                                                                |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     B_IP_DELAY                                                                                |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                                                    |    <0.001 |
|                       CIN_DELAY                                                                               |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       DSP2                                                                                    |    <0.001 |
|                       LRG_DELAY                                                                               |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       SHIFT_DELAY                                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       SUB_ADD_IP_DELAY                                                                        |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       SUB_DELAY                                                                               |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       VALID_DELAY                                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       VALID_LRG_DELAY                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                                                                   |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                                                                    |    <0.001 |
|                         CARRY_ZERO_DET                                                                        |    <0.001 |
|                       Z_14_LZD_DELAY                                                                          |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     DSP48E1_BODY.EXP                                                                          |    <0.001 |
|                       A_EXP_DELAY                                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       A_SIGN_DELAY                                                                            |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       BMA_EXP_DELAY                                                                           |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       B_EXP_DELAY                                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       B_SIGN_DELAY                                                                            |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       CANCELLATION_DELAY                                                                      |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       COND_DET_A                                                                              |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                                           |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                          |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                                          |    <0.001 |
|                           CARRY_ZERO_DET                                                                      |    <0.001 |
|                       COND_DET_B                                                                              |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                                           |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                          |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                                          |    <0.001 |
|                           CARRY_ZERO_DET                                                                      |    <0.001 |
|                       DEC_STATE_PRE_OP_DELAY                                                                  |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       DET_SIGN_DELAY                                                                          |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                                                      |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.SIGDELAY                                                      |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       NUMB_CMP                                                                                |    <0.001 |
|                         NOT_FAST.CMP                                                                          |    <0.001 |
|                           C_CHAIN                                                                             |    <0.001 |
|                       SIGN_SIG_UP_DELAY                                                                       |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       STATE_DELAY                                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       SUB_DELAY                                                                               |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                                               |    <0.001 |
|                       merged_sub_mux.mux_DELAY                                                                |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                                                     |    <0.001 |
|                       FULL_USAGE_DSP.LOD                                                                      |    <0.001 |
|                         DIST_DELAY                                                                            |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         LEAD16_DELAY                                                                          |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         NORM_DELAY                                                                            |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                         SHIFT_DELAY                                                                           |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                                               |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                                                          |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                                                |    <0.001 |
|                       FULL_USAGE_DSP.mant_in_delay                                                            |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       FULL_USAGE_DSP.mod_lod_delay                                                            |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       FULL_USAGE_DSP.zeros_delay                                                              |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     OP                                                                                        |    <0.001 |
|                 i_nd_to_rdy                                                                                   |    <0.001 |
|                 need_combiner.use_2to1.skid_buffer_combiner                                                   |    <0.001 |
|                 need_user_delay.user_pipe                                                                     |    <0.001 |
|                   i_pipe                                                                                      |    <0.001 |
|           floating_point_0                                                                                    |     0.001 |
|             U0                                                                                                |     0.001 |
|               i_synth                                                                                         |     0.001 |
|                 FIX_TO_FLT_OP.SPD.OP                                                                          |     0.001 |
|                   EXP                                                                                         |    <0.001 |
|                     EXP_MOD_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     ZERO_DELAY                                                                                |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                   LZE                                                                                         |    <0.001 |
|                     ENCODE[0].DIST_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     ENCODE[0].MUX_0                                                                           |    <0.001 |
|                       OP_DEL                                                                                  |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     ENCODE[0].MUX_Z                                                                           |    <0.001 |
|                       OP_DEL                                                                                  |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     ENCODE[1].DIST_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     ENCODE[1].MUX_0                                                                           |    <0.001 |
|                       OP_DEL                                                                                  |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     ZERO_DET_CC_1                                                                             |    <0.001 |
|                     ZERO_DET_CC_2.CC                                                                          |    <0.001 |
|                   NEED_Z_DET.Z_DET                                                                            |    <0.001 |
|                     ENCODE[0].DIST_OVER_DEL                                                                   |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     ENCODE[0].Z_DET_DEL                                                                       |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                                                                       |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     Z_C_DEL                                                                                   |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                   NORM_SHIFT                                                                                  |    <0.001 |
|                     MUX_LOOP[0].DEL_SHIFT                                                                     |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                                                                     |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                   OP                                                                                          |    <0.001 |
|                   ROUND                                                                                       |    <0.001 |
|                     LOGIC.RND1                                                                                |    <0.001 |
|                       Q_DEL                                                                                   |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     LOGIC.RND2                                                                                |    <0.001 |
|                       Q_DEL                                                                                   |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     RND_BIT_GEN                                                                               |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                                     |    <0.001 |
|                   Z_C_DEL                                                                                     |    <0.001 |
|                     i_pipe                                                                                    |    <0.001 |
|                 i_nd_to_rdy                                                                                   |    <0.001 |
|                 need_combiner.use_2to1.skid_buffer_combiner                                                   |    <0.001 |
|           flt_to_int                                                                                          |     0.006 |
|             U0                                                                                                |     0.006 |
|               i_synth                                                                                         |     0.006 |
|                 FLT_TO_FIX_OP.SPD.OP                                                                          |     0.005 |
|                   ALIGN_DIST_DEL                                                                              |    <0.001 |
|                     DEL                                                                                       |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                   ALIGN_SHIFT                                                                                 |     0.002 |
|                     MUX_LOOP[0].DEL_SHIFT                                                                     |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                                                                     |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                                        |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     MUX_LOOP[2].DEL_SHIFT                                                                     |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                                        |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                   ALIGN_Z_D                                                                                   |    <0.001 |
|                     EQ_ZERO                                                                                   |    <0.001 |
|                       CARRY_ZERO_DET                                                                          |    <0.001 |
|                     MUX_LOOP[0].DEL_Z_D                                                                       |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     MUX_LOOP[1].DEL_Z_D                                                                       |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                                        |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     MUX_LOOP[2].DEL_Z_D                                                                       |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                                        |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                   A_MANT_ALL_ZERO_P0_DEL                                                                      |    <0.001 |
|                     i_pipe                                                                                    |    <0.001 |
|                   COND_DET                                                                                    |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL                                                               |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                              |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                   DEL_SIGN                                                                                    |    <0.001 |
|                     i_pipe                                                                                    |    <0.001 |
|                   MANT_P0_REG                                                                                 |    <0.001 |
|                     i_pipe                                                                                    |    <0.001 |
|                   OP_STATE_P1_REG                                                                             |    <0.001 |
|                     i_pipe                                                                                    |    <0.001 |
|                   ROUND                                                                                       |    <0.001 |
|                     Q_DEL                                                                                     |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                   SIGN_DEL                                                                                    |    <0.001 |
|                     i_pipe                                                                                    |    <0.001 |
|                   SIGN_P0_REG                                                                                 |    <0.001 |
|                     i_pipe                                                                                    |    <0.001 |
|                   ZERO_DET_DIST_DEL                                                                           |    <0.001 |
|                     DEL                                                                                       |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                 i_nd_to_rdy                                                                                   |    <0.001 |
|                 need_combiner.use_2to1.skid_buffer_combiner                                                   |    <0.001 |
|                 need_user_delay.user_pipe                                                                     |    <0.001 |
|                   i_pipe                                                                                      |    <0.001 |
|           forward_fft                                                                                         |     0.000 |
|           imaginary                                                                                           |     0.000 |
|           multiply                                                                                            |     0.003 |
|             U0                                                                                                |     0.003 |
|               i_synth                                                                                         |     0.003 |
|                 MULT.OP                                                                                       |     0.002 |
|                   EXP                                                                                         |    <0.001 |
|                     COND_DET_A                                                                                |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                            |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                                            |    <0.001 |
|                         CARRY_ZERO_DET                                                                        |    <0.001 |
|                     COND_DET_B                                                                                |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                            |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                                            |    <0.001 |
|                         CARRY_ZERO_DET                                                                        |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                                           |    <0.001 |
|                       Q_DEL                                                                                   |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     EXP_PRE_RND_DEL                                                                           |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     FLOW_UP_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     IP_SIGN_DELAY                                                                             |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     PROD_DELAY                                                                                |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     SIGN_UP_DELAY                                                                             |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     SIG_DELAY                                                                                 |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     STATE_DEC_DELAY                                                                           |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     STATE_DELAY                                                                               |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                   MULT                                                                                        |     0.001 |
|                     MULT_GEN_VARIANT.FIX_MULT                                                                 |     0.001 |
|                       MULT                                                                                    |     0.001 |
|                         gDSP.gHYBRID.iHYBRID                                                                  |     0.001 |
|                           one_fabric_mult.block_predelay_a                                                    |    <0.001 |
|                           one_fabric_mult.block_predelay_b                                                    |    <0.001 |
|                           one_fabric_mult.dsp_based.iDSP                                                      |    <0.001 |
|                           one_fabric_mult.iLUT                                                                |    <0.001 |
|                           use_zero_detect.hyb_cfg_1.zd_del                                                    |    <0.001 |
|                       OP_REG.MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       OP_REG.ZERO_DET_DEL                                                                     |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                   OP                                                                                          |    <0.001 |
|                   R_AND_R                                                                                     |    <0.001 |
|                     LOGIC.R_AND_R                                                                             |    <0.001 |
|                       EXP_ADD.ADD                                                                             |    <0.001 |
|                       EXP_IN_DELAY.EXP_IN_DEL                                                                 |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       EXP_IN_DELAY.EXP_OFF_OP_DEL                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       LOGIC.RND1                                                                              |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                       LOGIC.RND2                                                                              |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                       RND_BIT_GEN                                                                             |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                                   |    <0.001 |
|                 i_nd_to_rdy                                                                                   |    <0.001 |
|                 need_combiner.use_2to1.skid_buffer_combiner                                                   |    <0.001 |
|                 need_user_delay.user_pipe                                                                     |    <0.001 |
|                   i_pipe                                                                                      |    <0.001 |
|           multiply1                                                                                           |     0.003 |
|             U0                                                                                                |     0.003 |
|               i_synth                                                                                         |     0.003 |
|                 MULT.OP                                                                                       |     0.002 |
|                   EXP                                                                                         |    <0.001 |
|                     COND_DET_A                                                                                |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                            |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                                            |    <0.001 |
|                         CARRY_ZERO_DET                                                                        |    <0.001 |
|                     COND_DET_B                                                                                |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                            |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                                            |    <0.001 |
|                         CARRY_ZERO_DET                                                                        |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                                           |    <0.001 |
|                       Q_DEL                                                                                   |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     EXP_PRE_RND_DEL                                                                           |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     FLOW_UP_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     IP_SIGN_DELAY                                                                             |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     PROD_DELAY                                                                                |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     SIGN_UP_DELAY                                                                             |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     SIG_DELAY                                                                                 |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     STATE_DEC_DELAY                                                                           |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     STATE_DELAY                                                                               |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                   MULT                                                                                        |     0.002 |
|                     MULT_GEN_VARIANT.FIX_MULT                                                                 |     0.002 |
|                       MULT                                                                                    |     0.001 |
|                         gDSP.gHYBRID.iHYBRID                                                                  |     0.001 |
|                           one_fabric_mult.block_predelay_a                                                    |    <0.001 |
|                           one_fabric_mult.block_predelay_b                                                    |    <0.001 |
|                           one_fabric_mult.dsp_based.iDSP                                                      |    <0.001 |
|                           one_fabric_mult.iLUT                                                                |    <0.001 |
|                           use_zero_detect.hyb_cfg_1.zd_del                                                    |    <0.001 |
|                       OP_REG.MANT_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       OP_REG.ZERO_DET_DEL                                                                     |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                   OP                                                                                          |    <0.001 |
|                   R_AND_R                                                                                     |    <0.001 |
|                     LOGIC.R_AND_R                                                                             |    <0.001 |
|                       EXP_ADD.ADD                                                                             |    <0.001 |
|                       EXP_IN_DELAY.EXP_IN_DEL                                                                 |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       EXP_IN_DELAY.EXP_OFF_OP_DEL                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       LOGIC.RND1                                                                              |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                       LOGIC.RND2                                                                              |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                       RND_BIT_GEN                                                                             |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                                   |    <0.001 |
|                 i_nd_to_rdy                                                                                   |    <0.001 |
|                 need_combiner.use_2to1.skid_buffer_combiner                                                   |    <0.001 |
|                 need_user_delay.user_pipe                                                                     |    <0.001 |
|                   i_pipe                                                                                      |    <0.001 |
|           real_part                                                                                           |     0.000 |
|           sqrtf                                                                                               |     0.015 |
|             U0                                                                                                |     0.015 |
|               i_synth                                                                                         |     0.015 |
|                 SQRT_OP.SPD.OP                                                                                |     0.014 |
|                   i_mant_calc.EXP                                                                             |    <0.001 |
|                     COND_DET_A                                                                                |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                            |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                       MANT_LUTS.CHUNK_IS_ZERO_DEL                                                             |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     EXP_SIG_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     SIGN_DELAY                                                                                |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     SIGN_DET_DELAY                                                                            |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     STATE_DEC_DELAY                                                                           |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     STATE_DELAY                                                                               |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                   i_mant_calc.MANT_DEL                                                                        |    <0.001 |
|                     i_pipe                                                                                    |    <0.001 |
|                   i_mant_calc.MANT_SQRT                                                                       |     0.013 |
|                     RT[0].ADDSUB                                                                              |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[0].MA_DEL.MANT_DEL                                                                     |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[10].ADDSUB                                                                             |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[10].MA_DEL.MANT_DEL                                                                    |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[10].Q_DEL                                                                              |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[11].ADDSUB                                                                             |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[11].MA_DEL.MANT_DEL                                                                    |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[11].Q_DEL                                                                              |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[12].ADDSUB                                                                             |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[12].Q_DEL                                                                              |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[13].ADDSUB                                                                             |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[13].Q_DEL                                                                              |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[14].ADDSUB                                                                             |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[14].Q_DEL                                                                              |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[15].ADDSUB                                                                             |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[15].Q_DEL                                                                              |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[16].ADDSUB                                                                             |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[16].Q_DEL                                                                              |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[17].ADDSUB                                                                             |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[17].Q_DEL                                                                              |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[18].ADDSUB                                                                             |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[18].Q_DEL                                                                              |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[19].ADDSUB                                                                             |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[19].Q_DEL                                                                              |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[1].ADDSUB                                                                              |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[1].MA_DEL.MANT_DEL                                                                     |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[1].Q_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[20].ADDSUB                                                                             |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[20].Q_DEL                                                                              |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[21].ADDSUB                                                                             |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[21].Q_DEL                                                                              |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[22].ADDSUB                                                                             |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[22].Q_DEL                                                                              |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[23].ADDSUB                                                                             |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[23].Q_DEL                                                                              |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[24].ADDSUB                                                                             |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[24].Q_DEL                                                                              |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[2].ADDSUB                                                                              |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[2].MA_DEL.MANT_DEL                                                                     |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[2].Q_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[3].ADDSUB                                                                              |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[3].MA_DEL.MANT_DEL                                                                     |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[3].Q_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[4].ADDSUB                                                                              |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[4].MA_DEL.MANT_DEL                                                                     |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[4].Q_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[5].ADDSUB                                                                              |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[5].MA_DEL.MANT_DEL                                                                     |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[5].Q_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[6].ADDSUB                                                                              |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[6].MA_DEL.MANT_DEL                                                                     |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[6].Q_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[7].ADDSUB                                                                              |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[7].MA_DEL.MANT_DEL                                                                     |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[7].Q_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[8].ADDSUB                                                                              |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[8].MA_DEL.MANT_DEL                                                                     |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[8].Q_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[9].ADDSUB                                                                              |    <0.001 |
|                       ADDSUB                                                                                  |    <0.001 |
|                         Q_DEL                                                                                 |    <0.001 |
|                           i_pipe                                                                              |    <0.001 |
|                     RT[9].MA_DEL.MANT_DEL                                                                     |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                     RT[9].Q_DEL                                                                               |    <0.001 |
|                       i_pipe                                                                                  |    <0.001 |
|                   i_mant_calc.OP                                                                              |    <0.001 |
|                   i_mant_calc.ROUND                                                                           |    <0.001 |
|                     LOGIC.RND1                                                                                |    <0.001 |
|                       Q_DEL                                                                                   |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     LOGIC.RND2                                                                                |    <0.001 |
|                       Q_DEL                                                                                   |    <0.001 |
|                         i_pipe                                                                                |    <0.001 |
|                     RND_BIT_GEN                                                                               |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                                                |    <0.001 |
|                 i_nd_to_rdy                                                                                   |    <0.001 |
|                 need_combiner.use_2to1.skid_buffer_combiner                                                   |    <0.001 |
|                 need_user_delay.user_pipe                                                                     |    <0.001 |
|                   i_pipe                                                                                      |    <0.001 |
|           util_vector_logic_0                                                                                 |    <0.001 |
|             inst                                                                                              |    <0.001 |
|           util_vector_logic_1                                                                                 |    <0.001 |
|             inst                                                                                              |    <0.001 |
|           util_vector_logic_2                                                                                 |    <0.001 |
|             inst                                                                                              |    <0.001 |
|           xfft_1                                                                                              |     0.153 |
|             U0                                                                                                |     0.153 |
|               i_synth                                                                                         |     0.153 |
|                 axi_wrapper                                                                                   |     0.002 |
|                   config_channel_fifo                                                                         |    <0.001 |
|                     gen_non_real_time.data_in_fifo_pt1                                                        |    <0.001 |
|                       fifo0                                                                                   |    <0.001 |
|                   data_in_channel_fifo                                                                        |    <0.001 |
|                     gen_non_real_time.data_in_fifo_pt1                                                        |    <0.001 |
|                       fifo0                                                                                   |    <0.001 |
|                   data_out_channel                                                                            |    <0.001 |
|                     gen_non_real_time.fifo                                                                    |    <0.001 |
|                       fifo0                                                                                   |    <0.001 |
|                 xfft_inst                                                                                     |     0.151 |
|                   floating_point.xfft_inst                                                                    |     0.151 |
|                     convert_imag_to_fp                                                                        |     0.003 |
|                       fpo                                                                                     |     0.002 |
|                         FIX_TO_FLT_OP.SPD.OP                                                                  |     0.002 |
|                           EXP                                                                                 |    <0.001 |
|                             EXP_MOD_DEL                                                                       |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             IP_SIGN_DELAY                                                                     |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             ZERO_DELAY                                                                        |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                           LZE                                                                                 |    <0.001 |
|                             ENCODE[0].DIST_DEL                                                                |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             ENCODE[0].MUX_0                                                                   |    <0.001 |
|                               OP_DEL                                                                          |    <0.001 |
|                                 i_pipe                                                                        |    <0.001 |
|                             ENCODE[0].MUX_Z                                                                   |    <0.001 |
|                               OP_DEL                                                                          |    <0.001 |
|                                 i_pipe                                                                        |    <0.001 |
|                             ENCODE[1].DIST_DEL                                                                |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             ENCODE[1].MUX_0                                                                   |    <0.001 |
|                               OP_DEL                                                                          |    <0.001 |
|                                 i_pipe                                                                        |    <0.001 |
|                             TWO.DIST_DEL                                                                      |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             ZERO_DET_CC_1                                                                     |    <0.001 |
|                             ZERO_DET_CC_2.CC                                                                  |    <0.001 |
|                           M_ABS                                                                               |    <0.001 |
|                             Q_DEL                                                                             |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                           NEED_Z_DET.Z_DET                                                                    |    <0.001 |
|                             ENCODE[0].DIST_OVER_DEL                                                           |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             ENCODE[0].Z_DET_DEL                                                               |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             ENCODE[1].DIST_OVER_DEL                                                           |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             ENCODE[1].Z_DET_DEL                                                               |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             ENCODE[2].Z_DET_DEL                                                               |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             Z_C_DEL                                                                           |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                           NORM_SHIFT                                                                          |    <0.001 |
|                             MUX_LOOP[0].DEL_SHIFT                                                             |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             MUX_LOOP[1].DEL_SHIFT                                                             |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             MUX_LOOP[2].DEL_SHIFT                                                             |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                           OP                                                                                  |    <0.001 |
|                           ROUND                                                                               |    <0.001 |
|                             LOGIC.RND1                                                                        |    <0.001 |
|                               Q_DEL                                                                           |    <0.001 |
|                                 i_pipe                                                                        |    <0.001 |
|                             LOGIC.RND2                                                                        |    <0.001 |
|                               Q_DEL                                                                           |    <0.001 |
|                                 i_pipe                                                                        |    <0.001 |
|                             RND_BIT_GEN                                                                       |    <0.001 |
|                               NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                             |    <0.001 |
|                           Z_C_DEL                                                                             |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                       gen_block_exp_comp                                                                      |    <0.001 |
|                       gen_data_exp_eq_zero                                                                    |    <0.001 |
|                       gen_dv_dly                                                                              |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                           i_bb_inst                                                                           |    <0.001 |
|                             gen_output_regs.output_regs                                                       |    <0.001 |
|                       gen_exp_total                                                                           |    <0.001 |
|                         adder                                                                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                                 i_q.i_simple.qreg                                                             |    <0.001 |
|                       gen_exp_total_dly                                                                       |    <0.001 |
|                       gen_exp_total_eq_max                                                                    |    <0.001 |
|                       gen_exp_total_eq_zero                                                                   |    <0.001 |
|                       gen_invalid_ip_dly                                                                      |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                           i_bb_inst                                                                           |    <0.001 |
|                             gen_output_regs.output_regs                                                       |    <0.001 |
|                       gen_mant_dly                                                                            |    <0.001 |
|                       gen_sclr_pipe.gen_pipe                                                                  |    <0.001 |
|                         gen_src_dly                                                                           |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                             i_bb_inst                                                                         |    <0.001 |
|                       gen_sign_dly                                                                            |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                           i_bb_inst                                                                           |    <0.001 |
|                             gen_output_regs.output_regs                                                       |    <0.001 |
|                     convert_real_to_fp                                                                        |     0.003 |
|                       fpo                                                                                     |     0.002 |
|                         FIX_TO_FLT_OP.SPD.OP                                                                  |     0.002 |
|                           EXP                                                                                 |    <0.001 |
|                             EXP_MOD_DEL                                                                       |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             IP_SIGN_DELAY                                                                     |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             ZERO_DELAY                                                                        |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                           LZE                                                                                 |    <0.001 |
|                             ENCODE[0].DIST_DEL                                                                |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             ENCODE[0].MUX_0                                                                   |    <0.001 |
|                               OP_DEL                                                                          |    <0.001 |
|                                 i_pipe                                                                        |    <0.001 |
|                             ENCODE[0].MUX_Z                                                                   |    <0.001 |
|                               OP_DEL                                                                          |    <0.001 |
|                                 i_pipe                                                                        |    <0.001 |
|                             ENCODE[1].DIST_DEL                                                                |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             ENCODE[1].MUX_0                                                                   |    <0.001 |
|                               OP_DEL                                                                          |    <0.001 |
|                                 i_pipe                                                                        |    <0.001 |
|                             TWO.DIST_DEL                                                                      |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             ZERO_DET_CC_1                                                                     |    <0.001 |
|                             ZERO_DET_CC_2.CC                                                                  |    <0.001 |
|                           M_ABS                                                                               |    <0.001 |
|                             Q_DEL                                                                             |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                           NEED_Z_DET.Z_DET                                                                    |    <0.001 |
|                             ENCODE[0].DIST_OVER_DEL                                                           |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             ENCODE[0].Z_DET_DEL                                                               |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             ENCODE[1].DIST_OVER_DEL                                                           |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             ENCODE[1].Z_DET_DEL                                                               |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             ENCODE[2].Z_DET_DEL                                                               |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             Z_C_DEL                                                                           |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                           NORM_SHIFT                                                                          |    <0.001 |
|                             MUX_LOOP[0].DEL_SHIFT                                                             |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             MUX_LOOP[1].DEL_SHIFT                                                             |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             MUX_LOOP[2].DEL_SHIFT                                                             |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                           OP                                                                                  |    <0.001 |
|                           ROUND                                                                               |    <0.001 |
|                             LOGIC.RND1                                                                        |    <0.001 |
|                               Q_DEL                                                                           |    <0.001 |
|                                 i_pipe                                                                        |    <0.001 |
|                             LOGIC.RND2                                                                        |    <0.001 |
|                               Q_DEL                                                                           |    <0.001 |
|                                 i_pipe                                                                        |    <0.001 |
|                             RND_BIT_GEN                                                                       |    <0.001 |
|                               NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                             |    <0.001 |
|                           Z_C_DEL                                                                             |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                       gen_block_exp_comp                                                                      |    <0.001 |
|                       gen_data_exp_eq_zero                                                                    |    <0.001 |
|                       gen_dv_dly                                                                              |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                           i_bb_inst                                                                           |    <0.001 |
|                             gen_output_regs.output_regs                                                       |    <0.001 |
|                       gen_exp_total                                                                           |    <0.001 |
|                         adder                                                                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                                 i_q.i_simple.qreg                                                             |    <0.001 |
|                       gen_exp_total_dly                                                                       |    <0.001 |
|                       gen_exp_total_eq_max                                                                    |    <0.001 |
|                       gen_exp_total_eq_zero                                                                   |    <0.001 |
|                       gen_invalid_ip_dly                                                                      |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                           i_bb_inst                                                                           |    <0.001 |
|                             gen_output_regs.output_regs                                                       |    <0.001 |
|                       gen_mant_dly                                                                            |    <0.001 |
|                       gen_sclr_pipe.gen_pipe                                                                  |    <0.001 |
|                         gen_src_dly                                                                           |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                             i_bb_inst                                                                         |    <0.001 |
|                       gen_sign_dly                                                                            |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                           i_bb_inst                                                                           |    <0.001 |
|                             gen_output_regs.output_regs                                                       |    <0.001 |
|                     fft                                                                                       |     0.133 |
|                       non_floating_point.arch_d.xfft_inst                                                     |     0.133 |
|                         DOUT_CNT_CTRL_0                                                                       |    <0.001 |
|                           cnt                                                                                 |    <0.001 |
|                             cnt_addsub                                                                        |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                                 no_pipelining.the_addsub                                                      |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                                     i_q.i_simple.qreg                                                         |    <0.001 |
|                             i_tc_compare_new                                                                  |    <0.001 |
|                         FLOW                                                                                  |    <0.001 |
|                           proc0_counter                                                                       |    <0.001 |
|                             cnt_addsub                                                                        |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                                 no_pipelining.the_addsub                                                      |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                                     i_q.i_simple.qreg                                                         |    <0.001 |
|                             i_tc_compare_new                                                                  |    <0.001 |
|                           proc_cnt_start                                                                      |    <0.001 |
|                           reset_sustain.delay_reset_3                                                         |    <0.001 |
|                             counter_addsub                                                                    |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                                 no_pipelining.the_addsub                                                      |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                           reset_sustain.delay_reset_7                                                         |    <0.001 |
|                             counter_addsub                                                                    |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                                 no_pipelining.the_addsub                                                      |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                           reset_sustain.resets_4_pes[0].delay_reset_pe                                        |    <0.001 |
|                             counter_addsub                                                                    |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                                 no_pipelining.the_addsub                                                      |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                           reset_sustain.resets_4_pes[1].delay_reset_pe                                        |    <0.001 |
|                             counter_addsub                                                                    |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                                 no_pipelining.the_addsub                                                      |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                           reset_sustain.resets_4_pes[2].delay_reset_pe                                        |    <0.001 |
|                             counter_addsub                                                                    |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                                 no_pipelining.the_addsub                                                      |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                             tc_compare                                                                        |    <0.001 |
|                           reset_sustain.resets_4_pes[3].delay_reset_pe                                        |    <0.001 |
|                             counter_addsub                                                                    |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                                 no_pipelining.the_addsub                                                      |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                             tc_compare                                                                        |    <0.001 |
|                           reset_sustain.resets_4_pes[4].delay_reset_pe                                        |    <0.001 |
|                             counter_addsub                                                                    |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                                 no_pipelining.the_addsub                                                      |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                           start_reg_delay                                                                     |    <0.001 |
|                             no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                         has_bit_reverse.delay_DV                                                              |    <0.001 |
|                           need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                             i_bb_inst                                                                         |    <0.001 |
|                         has_bit_reverse.delay_addr_r_MSB                                                      |    <0.001 |
|                         has_bit_reverse.delay_addr_w_MSB                                                      |    <0.001 |
|                         has_bit_reverse.delay_done_int                                                        |    <0.001 |
|                           need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                             i_bb_inst                                                                         |    <0.001 |
|                         has_bit_reverse.delay_reorder_write_addr                                              |    <0.001 |
|                         has_bit_reverse.dig_rev_mem                                                           |     0.004 |
|                           blk_ram.use_bram_only.mem                                                           |     0.004 |
|                         has_bit_reverse.dout_rev_we_delay                                                     |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                             i_bb_inst                                                                         |    <0.001 |
|                         has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay              |    <0.001 |
|                         has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1                           |    <0.001 |
|                           cnt                                                                                 |    <0.001 |
|                             cnt_addsub                                                                        |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                                 no_pipelining.the_addsub                                                      |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                                     i_q.i_simple.qreg                                                         |    <0.001 |
|                             i_tc_compare_new                                                                  |    <0.001 |
|                         has_bit_reverse.pe_out_reg                                                            |    <0.001 |
|                         has_bit_reverse.unshifted_read_addr.read_addr_delay                                   |    <0.001 |
|                         pe0_bf1_addr_gen                                                                      |    <0.001 |
|                         pe0_bf2_start_gen                                                                     |    <0.001 |
|                         pe_gen[0].natural_order_input.PE                                                      |     0.035 |
|                           FB_1.BF_1                                                                           |     0.009 |
|                             BTFLY0                                                                            |     0.002 |
|                               logic_bfly_byp.add_i                                                            |    <0.001 |
|                                 adder                                                                         |    <0.001 |
|                                   i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                                     no_pipelining.the_addsub                                                  |    <0.001 |
|                                       i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                         i_q.i_simple.qreg                                                     |    <0.001 |
|                               logic_bfly_byp.add_r                                                            |    <0.001 |
|                                 adder                                                                         |    <0.001 |
|                                   i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                                     no_pipelining.the_addsub                                                  |    <0.001 |
|                                       i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                         i_q.i_simple.qreg                                                     |    <0.001 |
|                               logic_bfly_byp.sub_i                                                            |    <0.001 |
|                                 sub                                                                           |    <0.001 |
|                                   i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                                     no_pipelining.the_addsub                                                  |    <0.001 |
|                                       i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                         i_q.i_simple.qreg                                                     |    <0.001 |
|                               logic_bfly_byp.sub_r                                                            |    <0.001 |
|                                 sub                                                                           |    <0.001 |
|                                   i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                                     no_pipelining.the_addsub                                                  |    <0.001 |
|                                       i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                         i_q.i_simple.qreg                                                     |    <0.001 |
|                             MEM                                                                               |     0.005 |
|                               blk_ram.use_bram_only.mem                                                       |     0.005 |
|                             mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                               slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                               slicel_slicem_implementation.mux                                                |    <0.001 |
|                             mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                               slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                               slicel_slicem_implementation.mux                                                |    <0.001 |
|                             mux_sel_reg                                                                       |    <0.001 |
|                             no_nfft.bypass_reg                                                                |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                 i_bb_inst                                                                     |    <0.001 |
|                             no_twos_cmp.REG_lower_im                                                          |    <0.001 |
|                             no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                             wr_addr_del                                                                       |    <0.001 |
|                           delay_addr_bf2                                                                      |    <0.001 |
|                           delay_addr_tw                                                                       |    <0.001 |
|                           has_TW_mult.MULT                                                                    |     0.010 |
|                             i_cmpy                                                                            |     0.010 |
|                               four_mult_structure.use_dsp.i_dsp                                               |     0.010 |
|                                 re_im                                                                         |     0.010 |
|                                   use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0                |    <0.001 |
|                                   use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                                   use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                                   use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                   use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                           has_TW_mult.TW                                                                      |     0.004 |
|                             ADD0                                                                              |    <0.001 |
|                               adder                                                                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                             MUX0                                                                              |    <0.001 |
|                             delay_tw_addr_msb                                                                 |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                 i_bb_inst                                                                     |    <0.001 |
|                             twiddle_generator                                                                 |     0.004 |
|                               tw1.twgen1                                                                      |     0.004 |
|                                 cos_addr_2s_comp                                                              |    <0.001 |
|                                 rom_addr_zero_compare                                                         |    <0.001 |
|                                 sin_addr_2s_comp                                                              |    <0.001 |
|                           has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                             no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                           has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                           has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                             cnt                                                                               |    <0.001 |
|                               cnt_addsub                                                                      |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                               i_tc_compare_new                                                                |    <0.001 |
|                             output_cnt.next_start_int_equ                                                     |    <0.001 |
|                           has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                           has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                             need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                           has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                             cnt                                                                               |    <0.001 |
|                               cnt_addsub                                                                      |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                               i_tc_compare_new                                                                |    <0.001 |
|                             output_cnt.next_start_int_equ                                                     |    <0.001 |
|                           has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                             no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                           has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                             no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                           hasbf2.FB_2.BF_2                                                                    |     0.011 |
|                             BTFLY0                                                                            |     0.002 |
|                               logic_bfly_byp.add_i                                                            |    <0.001 |
|                                 adder                                                                         |    <0.001 |
|                                   i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                                     no_pipelining.the_addsub                                                  |    <0.001 |
|                                       i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                         i_q.i_simple.qreg                                                     |    <0.001 |
|                               logic_bfly_byp.add_r                                                            |    <0.001 |
|                                 adder                                                                         |    <0.001 |
|                                   i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                                     no_pipelining.the_addsub                                                  |    <0.001 |
|                                       i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                         i_q.i_simple.qreg                                                     |    <0.001 |
|                               logic_bfly_byp.sub_i                                                            |    <0.001 |
|                                 sub                                                                           |    <0.001 |
|                                   i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                                     no_pipelining.the_addsub                                                  |    <0.001 |
|                                       i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                         i_q.i_simple.qreg                                                     |    <0.001 |
|                               logic_bfly_byp.sub_r                                                            |    <0.001 |
|                                 sub                                                                           |    <0.001 |
|                                   i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                                     no_pipelining.the_addsub                                                  |    <0.001 |
|                                       i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                         i_q.i_simple.qreg                                                     |    <0.001 |
|                             MEM                                                                               |     0.005 |
|                               blk_ram.use_bram_only.mem                                                       |     0.005 |
|                             mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                               slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                               slicel_slicem_implementation.mux                                                |    <0.001 |
|                             mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                               slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                               slicel_slicem_implementation.mux                                                |    <0.001 |
|                             mux_sel_reg                                                                       |    <0.001 |
|                             no_nfft.bypass_reg                                                                |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                 i_bb_inst                                                                     |    <0.001 |
|                             twos_cmp.REG_lower_im                                                             |    <0.001 |
|                             twos_cmp.REG_lower_re                                                             |    <0.001 |
|                             twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                             twos_cmp.im_cmp                                                                   |    <0.001 |
|                             twos_cmp.re_cmp                                                                   |    <0.001 |
|                             wr_addr_del                                                                       |    <0.001 |
|                         pe_gen[1].natural_order_input.PE                                                      |     0.026 |
|                           FB_1.BF_1                                                                           |     0.010 |
|                             BTFLY0                                                                            |     0.002 |
|                               logic_bfly_byp.add_i                                                            |    <0.001 |
|                                 adder                                                                         |    <0.001 |
|                                   i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                                     no_pipelining.the_addsub                                                  |    <0.001 |
|                                       i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                         i_q.i_simple.qreg                                                     |    <0.001 |
|                               logic_bfly_byp.add_r                                                            |    <0.001 |
|                                 adder                                                                         |    <0.001 |
|                                   i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                                     no_pipelining.the_addsub                                                  |    <0.001 |
|                                       i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                         i_q.i_simple.qreg                                                     |    <0.001 |
|                               logic_bfly_byp.sub_i                                                            |    <0.001 |
|                                 sub                                                                           |    <0.001 |
|                                   i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                                     no_pipelining.the_addsub                                                  |    <0.001 |
|                                       i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                         i_q.i_simple.qreg                                                     |    <0.001 |
|                               logic_bfly_byp.sub_r                                                            |    <0.001 |
|                                 sub                                                                           |    <0.001 |
|                                   i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                                     no_pipelining.the_addsub                                                  |    <0.001 |
|                                       i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                         i_q.i_simple.qreg                                                     |    <0.001 |
|                             MEM                                                                               |     0.005 |
|                               blk_ram.use_bram_only.mem                                                       |     0.005 |
|                             mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                               slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                               slicel_slicem_implementation.mux                                                |    <0.001 |
|                             mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                               slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                               slicel_slicem_implementation.mux                                                |    <0.001 |
|                             mux_sel_reg                                                                       |    <0.001 |
|                             no_nfft.bypass_reg                                                                |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                 i_bb_inst                                                                     |    <0.001 |
|                             no_twos_cmp.REG_lower_im                                                          |    <0.001 |
|                             no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                             wr_addr_del                                                                       |    <0.001 |
|                           delay_addr_bf2                                                                      |    <0.001 |
|                           has_TW_mult.MULT                                                                    |     0.007 |
|                             i_cmpy                                                                            |     0.007 |
|                               four_mult_structure.use_dsp.i_dsp                                               |     0.007 |
|                                 re_im                                                                         |     0.007 |
|                                   use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0                |    <0.001 |
|                                   use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                                   use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                                   use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                   use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                           has_TW_mult.TW                                                                      |     0.001 |
|                             ADD0                                                                              |    <0.001 |
|                               adder                                                                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                             MUX0                                                                              |    <0.001 |
|                             delay_tw_addr_msb                                                                 |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                 i_bb_inst                                                                     |    <0.001 |
|                             twiddle_generator                                                                 |    <0.001 |
|                               tw2.twgen2                                                                      |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_0_0                                     |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_10_10                                   |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_11_11                                   |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_12_12                                   |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_13_13                                   |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_14_14                                   |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_15_15                                   |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_16_16                                   |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_17_17                                   |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_18_18                                   |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_19_19                                   |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_1_1                                     |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_20_20                                   |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_21_21                                   |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_22_22                                   |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_23_23                                   |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_2_2                                     |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_3_3                                     |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_4_4                                     |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_5_5                                     |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_6_6                                     |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_7_7                                     |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_8_8                                     |    <0.001 |
|                                 dist_ram.first_quarter_table_reg_0_63_9_9                                     |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_0_0                                    |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_10_10                                  |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_11_11                                  |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_12_12                                  |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_13_13                                  |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_14_14                                  |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_15_15                                  |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_16_16                                  |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_17_17                                  |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_18_18                                  |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_19_19                                  |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_1_1                                    |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_20_20                                  |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_21_21                                  |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_22_22                                  |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_23_23                                  |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_2_2                                    |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_3_3                                    |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_4_4                                    |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_5_5                                    |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_6_6                                    |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_7_7                                    |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_8_8                                    |    <0.001 |
|                                 dist_ram.second_quarter_table_reg_0_63_9_9                                    |    <0.001 |
|                           has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                             no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                           has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                           has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                             cnt                                                                               |    <0.001 |
|                               cnt_addsub                                                                      |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                               i_tc_compare_new                                                                |    <0.001 |
|                             output_cnt.next_start_int_equ                                                     |    <0.001 |
|                           has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                           has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                             need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                           has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                             cnt                                                                               |    <0.001 |
|                               cnt_addsub                                                                      |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                               i_tc_compare_new                                                                |    <0.001 |
|                             output_cnt.next_start_int_equ                                                     |    <0.001 |
|                           has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                             no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                           has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                             no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                           hasbf2.FB_2.BF_2                                                                    |     0.007 |
|                             BTFLY0                                                                            |     0.002 |
|                               logic_bfly_byp.add_i                                                            |    <0.001 |
|                                 adder                                                                         |    <0.001 |
|                                   i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                                     no_pipelining.the_addsub                                                  |    <0.001 |
|                                       i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                         i_q.i_simple.qreg                                                     |    <0.001 |
|                               logic_bfly_byp.add_r                                                            |    <0.001 |
|                                 adder                                                                         |    <0.001 |
|                                   i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                                     no_pipelining.the_addsub                                                  |    <0.001 |
|                                       i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                         i_q.i_simple.qreg                                                     |    <0.001 |
|                               logic_bfly_byp.sub_i                                                            |    <0.001 |
|                                 sub                                                                           |    <0.001 |
|                                   i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                                     no_pipelining.the_addsub                                                  |    <0.001 |
|                                       i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                         i_q.i_simple.qreg                                                     |    <0.001 |
|                               logic_bfly_byp.sub_r                                                            |    <0.001 |
|                                 sub                                                                           |    <0.001 |
|                                   i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                                     no_pipelining.the_addsub                                                  |    <0.001 |
|                                       i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                         i_q.i_simple.qreg                                                     |    <0.001 |
|                             MEM                                                                               |     0.001 |
|                               dist_ram.srlram.ram                                                             |     0.001 |
|                                 fixed_length.shift_ram                                                        |     0.001 |
|                                   i_bb_inst                                                                   |     0.001 |
|                             mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                               slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                               slicel_slicem_implementation.mux                                                |    <0.001 |
|                             mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                               slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                               slicel_slicem_implementation.mux                                                |    <0.001 |
|                             mux_sel_reg                                                                       |    <0.001 |
|                             no_nfft.bypass_reg                                                                |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                 i_bb_inst                                                                     |    <0.001 |
|                             twos_cmp.REG_lower_im                                                             |    <0.001 |
|                             twos_cmp.REG_lower_re                                                             |    <0.001 |
|                             twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                             twos_cmp.im_cmp                                                                   |    <0.001 |
|                             twos_cmp.re_cmp                                                                   |    <0.001 |
|                         pe_gen[2].natural_order_input.PE                                                      |     0.026 |
|                           FB_1.BF_1                                                                           |     0.006 |
|                             BTFLY0                                                                            |     0.002 |
|                               logic_bfly_byp.add_i                                                            |    <0.001 |
|                                 adder                                                                         |    <0.001 |
|                                   i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                                     no_pipelining.the_addsub                                                  |    <0.001 |
|                                       i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                         i_q.i_simple.qreg                                                     |    <0.001 |
|                               logic_bfly_byp.add_r                                                            |    <0.001 |
|                                 adder                                                                         |    <0.001 |
|                                   i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                                     no_pipelining.the_addsub                                                  |    <0.001 |
|                                       i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                         i_q.i_simple.qreg                                                     |    <0.001 |
|                               logic_bfly_byp.sub_i                                                            |    <0.001 |
|                                 sub                                                                           |    <0.001 |
|                                   i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                                     no_pipelining.the_addsub                                                  |    <0.001 |
|                                       i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                         i_q.i_simple.qreg                                                     |    <0.001 |
|                               logic_bfly_byp.sub_r                                                            |    <0.001 |
|                                 sub                                                                           |    <0.001 |
|                                   i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                                     no_pipelining.the_addsub                                                  |    <0.001 |
|                                       i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                         i_q.i_simple.qreg                                                     |    <0.001 |
|                             MEM                                                                               |    <0.001 |
|                               dist_ram.srlram.ram                                                             |    <0.001 |
|                                 fixed_length.shift_ram                                                        |    <0.001 |
|                                   i_bb_inst                                                                   |    <0.001 |
|                             mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                               slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                               slicel_slicem_implementation.mux                                                |    <0.001 |
|                             mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                               slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                               slicel_slicem_implementation.mux                                                |    <0.001 |
|                             mux_sel_reg                                                                       |    <0.001 |
|                             no_nfft.bypass_reg                                                                |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                 i_bb_inst                                                                     |    <0.001 |
|                             no_twos_cmp.REG_lower_im                                                          |    <0.001 |
|                             no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                           delay_addr_bf2                                                                      |    <0.001 |
|                           has_TW_mult.MULT                                                                    |     0.010 |
|                             i_cmpy                                                                            |     0.010 |
|                               four_mult_structure.use_dsp.i_dsp                                               |     0.010 |
|                                 re_im                                                                         |     0.010 |
|                                   use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0                |    <0.001 |
|                                   use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                                   use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                                   use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                   use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                           has_TW_mult.TW                                                                      |     0.002 |
|                             ADD0                                                                              |    <0.001 |
|                               adder                                                                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                             MUX0                                                                              |    <0.001 |
|                             delay_tw_addr_msb                                                                 |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                 i_bb_inst                                                                     |    <0.001 |
|                             twiddle_generator                                                                 |     0.002 |
|                               tw2.twgen2                                                                      |     0.002 |
|                           has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                             no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                           has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                             no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                           has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                             cnt                                                                               |    <0.001 |
|                               cnt_addsub                                                                      |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                               i_tc_compare_new                                                                |    <0.001 |
|                             output_cnt.next_start_int_equ                                                     |    <0.001 |
|                           has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                             no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                           has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                             need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                           has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                             cnt                                                                               |    <0.001 |
|                               cnt_addsub                                                                      |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                               i_tc_compare_new                                                                |    <0.001 |
|                             output_cnt.next_start_int_equ                                                     |    <0.001 |
|                           has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                             no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                           has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                             no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                           hasbf2.FW_2.BF_2                                                                    |     0.007 |
|                             add_subs.add_i                                                                    |    <0.001 |
|                               adder                                                                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                             add_subs.add_r                                                                    |    <0.001 |
|                               adder                                                                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                             in_comm_ctr_del                                                                   |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                 i_bb_inst                                                                     |    <0.001 |
|                             in_commutator_A                                                                   |    <0.001 |
|                             in_commutator_B                                                                   |    <0.001 |
|                             logic_twoscomp.im_cmp                                                             |    <0.001 |
|                             logic_twoscomp.re_cmp                                                             |    <0.001 |
|                             mux_in_A                                                                          |    <0.001 |
|                             mux_in_B                                                                          |    <0.001 |
|                             mux_out_A                                                                         |    <0.001 |
|                             mux_out_B                                                                         |    <0.001 |
|                             out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                 i_bb_inst                                                                     |    <0.001 |
|                             out_comm_ctr_del_2                                                                |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                 i_bb_inst                                                                     |    <0.001 |
|                             out_commutator_A                                                                  |    <0.001 |
|                             out_commutator_B                                                                  |    <0.001 |
|                             sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                         pe_gen[3].natural_order_input.PE                                                      |     0.028 |
|                           FW_1.BF_1                                                                           |     0.005 |
|                             add_subs.add_i                                                                    |    <0.001 |
|                               adder                                                                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                             add_subs.add_r                                                                    |    <0.001 |
|                               adder                                                                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                             in_commutator_A                                                                   |    <0.001 |
|                             in_commutator_B                                                                   |    <0.001 |
|                             mux_in_A                                                                          |    <0.001 |
|                             mux_in_B                                                                          |    <0.001 |
|                             mux_out_A                                                                         |    <0.001 |
|                             mux_out_B                                                                         |    <0.001 |
|                             out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                             out_comm_ctr_del_2                                                                |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                 i_bb_inst                                                                     |    <0.001 |
|                             out_commutator_A                                                                  |    <0.001 |
|                             out_commutator_B                                                                  |    <0.001 |
|                           delay_addr_bf2                                                                      |    <0.001 |
|                           has_TW_mult.MULT                                                                    |     0.015 |
|                             i_cmpy                                                                            |     0.015 |
|                               four_mult_structure.use_dsp.i_dsp                                               |     0.015 |
|                                 re_im                                                                         |     0.015 |
|                                   use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0                |    <0.001 |
|                                   use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                                   use_DSP48.iAdelx[0].iAdely[2].u_l[1].need_dsp_delay.Aidelay0                |    <0.001 |
|                                   use_DSP48.iAdelx[0].iAdely[2].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                                   use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                                   use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                                   use_DSP48.iBdelx[0].iBdely[2].u_l[0].need_dsp_delay.Brdelay0                |    <0.001 |
|                                   use_DSP48.iBdelx[0].iBdely[2].u_l[1].need_dsp_delay.Bidelay0                |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[1].need_output_delay.output_delay |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[2].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[2].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                                   use_DSP48.qDSP[0].appDSP[0].bppDSP[2].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                   use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[1].need_output_delay.output_delay |    <0.001 |
|                                   use_DSP48.qDSP[1].appDSP[0].bppDSP[2].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                           has_TW_mult.TW                                                                      |    <0.001 |
|                             ADD0                                                                              |    <0.001 |
|                               adder                                                                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                             MUX0                                                                              |    <0.001 |
|                             delay_tw_addr_msb                                                                 |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                 i_bb_inst                                                                     |    <0.001 |
|                             twiddle_generator                                                                 |    <0.001 |
|                               tw2.twgen2                                                                      |    <0.001 |
|                           has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                             no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                           has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                           has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                             cnt                                                                               |    <0.001 |
|                               cnt_addsub                                                                      |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                               i_tc_compare_new                                                                |    <0.001 |
|                             output_cnt.next_start_int_equ                                                     |    <0.001 |
|                           has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                             no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                           has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                             need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                           has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                             cnt                                                                               |    <0.001 |
|                               cnt_addsub                                                                      |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                               i_tc_compare_new                                                                |    <0.001 |
|                             output_cnt.next_start_int_equ                                                     |    <0.001 |
|                           has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                             no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                           has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                             no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                           hasbf2.FW_2.BF_2                                                                    |     0.007 |
|                             add_subs.add_i                                                                    |    <0.001 |
|                               adder                                                                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                             add_subs.add_r                                                                    |    <0.001 |
|                               adder                                                                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                             in_comm_ctr_del                                                                   |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                 i_bb_inst                                                                     |    <0.001 |
|                             in_commutator_A                                                                   |    <0.001 |
|                             in_commutator_B                                                                   |    <0.001 |
|                             logic_twoscomp.im_cmp                                                             |    <0.001 |
|                             logic_twoscomp.re_cmp                                                             |    <0.001 |
|                             mux_in_A                                                                          |    <0.001 |
|                             mux_in_B                                                                          |    <0.001 |
|                             mux_out_A                                                                         |    <0.001 |
|                             mux_out_B                                                                         |    <0.001 |
|                             out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                 i_bb_inst                                                                     |    <0.001 |
|                             out_comm_ctr_del_2                                                                |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                 i_bb_inst                                                                     |    <0.001 |
|                             out_commutator_A                                                                  |    <0.001 |
|                             out_commutator_B                                                                  |    <0.001 |
|                             sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                         pe_gen[4].natural_order_input.PE                                                      |     0.011 |
|                           FW_1.BF_1                                                                           |     0.005 |
|                             add_subs.add_i                                                                    |    <0.001 |
|                               adder                                                                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                             add_subs.add_r                                                                    |    <0.001 |
|                               adder                                                                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                             in_commutator_A                                                                   |    <0.001 |
|                             in_commutator_B                                                                   |    <0.001 |
|                             mux_in_A                                                                          |    <0.001 |
|                             mux_in_B                                                                          |    <0.001 |
|                             mux_out_A                                                                         |    <0.001 |
|                             mux_out_B                                                                         |    <0.001 |
|                             out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                             out_comm_ctr_del_2                                                                |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                 i_bb_inst                                                                     |    <0.001 |
|                             out_commutator_A                                                                  |    <0.001 |
|                             out_commutator_B                                                                  |    <0.001 |
|                           delay_addr_bf2                                                                      |    <0.001 |
|                           has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                             no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                           hasbf2.FW_2.BF_2                                                                    |     0.006 |
|                             add_subs.add_i                                                                    |    <0.001 |
|                               adder                                                                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                             add_subs.add_r                                                                    |    <0.001 |
|                               adder                                                                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                   no_pipelining.the_addsub                                                    |    <0.001 |
|                                     i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                       i_q.i_simple.qreg                                                       |    <0.001 |
|                             in_comm_ctr_del                                                                   |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                 i_bb_inst                                                                     |    <0.001 |
|                             in_commutator_A                                                                   |    <0.001 |
|                             in_commutator_B                                                                   |    <0.001 |
|                             logic_twoscomp.im_cmp                                                             |    <0.001 |
|                             logic_twoscomp.re_cmp                                                             |    <0.001 |
|                             mux_in_A                                                                          |    <0.001 |
|                             mux_in_B                                                                          |    <0.001 |
|                             mux_out_A                                                                         |    <0.001 |
|                             mux_out_B                                                                         |    <0.001 |
|                             out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                 i_bb_inst                                                                     |    <0.001 |
|                             out_comm_ctr_del_2                                                                |    <0.001 |
|                             out_commutator_A                                                                  |    <0.001 |
|                             out_commutator_B                                                                  |    <0.001 |
|                             sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                           no_addr_gen.final_next_bf2_start_delay                                              |    <0.001 |
|                             need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                           no_addr_gen.fixed_bf2_start_delay.bf2_start_delay                                   |    <0.001 |
|                             no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                               i_bb_inst                                                                       |    <0.001 |
|                     gen_block_exp_delay_streaming.block_exp_ram                                               |    <0.001 |
|                       dist_ram.lutram.mem                                                                     |    <0.001 |
|                         gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                         gen_width[1].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                         gen_width[2].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                         gen_width[3].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                         gen_width[4].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                         gen_width[5].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                         gen_width[6].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                         gen_width[7].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                         gen_width[8].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                         gen_width[9].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                     gen_block_exp_delay_streaming.gen_block_exp_dly                                           |    <0.001 |
|                     gen_block_exp_delay_streaming.gen_new_max_exp_dly                                         |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                |    <0.001 |
|                         i_bb_inst                                                                             |    <0.001 |
|                           gen_output_regs.output_regs                                                         |    <0.001 |
|                     gen_block_exp_delay_streaming.gen_sclr_pipe.gen_pipe                                      |    <0.001 |
|                       gen_src_dly                                                                             |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                           i_bb_inst                                                                           |    <0.001 |
|                     gen_cntrl_streaming.gen_edone                                                             |    <0.001 |
|                       gen_dly                                                                                 |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                           i_bb_inst                                                                           |    <0.001 |
|                     gen_dv                                                                                    |    <0.001 |
|                       gen_dly                                                                                 |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                           i_bb_inst                                                                           |    <0.001 |
|                     gen_fft_rfd_dly                                                                           |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                |    <0.001 |
|                         i_bb_inst                                                                             |    <0.001 |
|                           gen_output_regs.output_regs                                                         |    <0.001 |
|                     gen_last_sample                                                                           |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                |    <0.001 |
|                         i_bb_inst                                                                             |    <0.001 |
|                           gen_output_regs.output_regs                                                         |    <0.001 |
|                     gen_sclr_pipe.gen_pipe                                                                    |    <0.001 |
|                       gen_src_dly                                                                             |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                           i_bb_inst                                                                           |    <0.001 |
|                     get_block_max_exp                                                                         |     0.005 |
|                       delay_mem                                                                               |     0.005 |
|                         blk_ram.use_bram_only.mem                                                             |     0.005 |
|                       gen_block_cnter                                                                         |    <0.001 |
|                         adder                                                                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                                 i_q.i_simple.qreg                                                             |    <0.001 |
|                       gen_block_counter_clr_dly                                                               |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                           i_bb_inst                                                                           |    <0.001 |
|                             gen_output_regs.output_regs                                                       |    <0.001 |
|                       gen_clear_max_exp                                                                       |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                           i_bb_inst                                                                           |    <0.001 |
|                             gen_output_regs.output_regs                                                       |    <0.001 |
|                       gen_const_fft_size.gen_block_max                                                        |    <0.001 |
|                       gen_const_fft_size.gen_delay_addr_out_max                                               |    <0.001 |
|                       gen_delay_addr_in                                                                       |    <0.001 |
|                         adder                                                                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                                 i_q.i_simple.qreg                                                             |    <0.001 |
|                       gen_delay_addr_in_en                                                                    |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                           i_bb_inst                                                                           |    <0.001 |
|                             gen_output_regs.output_regs                                                       |    <0.001 |
|                       gen_delay_addr_in_ld                                                                    |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                           i_bb_inst                                                                           |    <0.001 |
|                             gen_output_regs.output_regs                                                       |    <0.001 |
|                       gen_delay_addr_out                                                                      |    <0.001 |
|                         adder                                                                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                                 i_q.i_simple.qreg                                                             |    <0.001 |
|                       gen_fwd_inv_out                                                                         |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                           i_bb_inst                                                                           |    <0.001 |
|                             gen_output_regs.output_regs                                                       |    <0.001 |
|                       gen_hold_fwd_inv                                                                        |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                           i_bb_inst                                                                           |    <0.001 |
|                             gen_output_regs.output_regs                                                       |    <0.001 |
|                       gen_new_max_exp                                                                         |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                           i_bb_inst                                                                           |    <0.001 |
|                             gen_output_regs.output_regs                                                       |    <0.001 |
|                       gen_start_dly                                                                           |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                           i_bb_inst                                                                           |    <0.001 |
|                             gen_output_regs.output_regs                                                       |    <0.001 |
|                       gen_start_dly_op_clr.gen_sclr_pipe_reset.gen_pipe                                       |    <0.001 |
|                         gen_src_dly                                                                           |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                             i_bb_inst                                                                         |    <0.001 |
|                       gen_store_max_exp                                                                       |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                           i_bb_inst                                                                           |    <0.001 |
|                             gen_output_regs.output_regs                                                       |    <0.001 |
|                       real_gt_imag                                                                            |    <0.001 |
|                         adder                                                                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                                 i_q.i_simple.qreg                                                             |    <0.001 |
|                       sel_max                                                                                 |    <0.001 |
|                         adder                                                                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                                 i_q.i_simple.qreg                                                             |    <0.001 |
|                     imag_to_bfp                                                                               |     0.003 |
|                       delay_fp_number                                                                         |    <0.001 |
|                       fpo                                                                                     |     0.003 |
|                         FLT_TO_FIX_OP.SPD.OP                                                                  |     0.003 |
|                           ALIGN_DIST_DEL                                                                      |    <0.001 |
|                             DEL                                                                               |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                           ALIGN_SHIFT                                                                         |     0.001 |
|                             MUX_LOOP[0].DEL_SHIFT                                                             |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             MUX_LOOP[1].DEL_SHIFT                                                             |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             MUX_LOOP[2].DEL_SHIFT                                                             |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                           ALIGN_Z_D                                                                           |    <0.001 |
|                             EQ_ZERO                                                                           |    <0.001 |
|                               CARRY_ZERO_DET                                                                  |    <0.001 |
|                             MUX_LOOP[0].DEL_Z_D                                                               |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             MUX_LOOP[1].DEL_Z_D                                                               |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             MUX_LOOP[2].DEL_Z_D                                                               |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                           A_MANT_ALL_ZERO_P0_DEL                                                              |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           COND_DET                                                                            |    <0.001 |
|                             EXP_DET_LUT.EXP_ALL_ONE_DEL                                                       |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                      |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                           DEL_SIGN                                                                            |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           INVALID_OP_P1_REG                                                                   |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           MANT_P0_REG                                                                         |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           OP_STATE_P1_REG                                                                     |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           ROUND                                                                               |    <0.001 |
|                             Q_DEL                                                                             |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                           SIGN_DEL                                                                            |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           SIGN_P0_REG                                                                         |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           ZERO_DET_DIST_DEL                                                                   |    <0.001 |
|                             DEL                                                                               |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                       gen_exp_in_eq_max                                                                       |    <0.001 |
|                       gen_exp_in_eq_zero                                                                      |    <0.001 |
|                       sub_block_exp                                                                           |    <0.001 |
|                         subtracter                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                                 i_q.i_simple.qreg                                                             |    <0.001 |
|                     input_delay_im                                                                            |     0.000 |
|                     input_delay_re                                                                            |    <0.001 |
|                     real_to_bfp                                                                               |     0.003 |
|                       delay_fp_number                                                                         |    <0.001 |
|                       fpo                                                                                     |     0.003 |
|                         FLT_TO_FIX_OP.SPD.OP                                                                  |     0.003 |
|                           ALIGN_DIST_DEL                                                                      |    <0.001 |
|                             DEL                                                                               |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                           ALIGN_SHIFT                                                                         |     0.001 |
|                             MUX_LOOP[0].DEL_SHIFT                                                             |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             MUX_LOOP[1].DEL_SHIFT                                                             |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             MUX_LOOP[2].DEL_SHIFT                                                             |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                           ALIGN_Z_D                                                                           |    <0.001 |
|                             EQ_ZERO                                                                           |    <0.001 |
|                               CARRY_ZERO_DET                                                                  |    <0.001 |
|                             MUX_LOOP[0].DEL_Z_D                                                               |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             MUX_LOOP[1].DEL_Z_D                                                               |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             MUX_LOOP[2].DEL_Z_D                                                               |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                           A_MANT_ALL_ZERO_P0_DEL                                                              |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           COND_DET                                                                            |    <0.001 |
|                             EXP_DET_LUT.EXP_ALL_ONE_DEL                                                       |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                             EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                      |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                           DEL_SIGN                                                                            |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           INVALID_OP_P1_REG                                                                   |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           MANT_P0_REG                                                                         |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           OP_STATE_P1_REG                                                                     |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           ROUND                                                                               |    <0.001 |
|                             Q_DEL                                                                             |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                           SIGN_DEL                                                                            |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           SIGN_P0_REG                                                                         |    <0.001 |
|                             i_pipe                                                                            |    <0.001 |
|                           ZERO_DET_DIST_DEL                                                                   |    <0.001 |
|                             DEL                                                                               |    <0.001 |
|                               i_pipe                                                                          |    <0.001 |
|                       gen_exp_in_eq_max                                                                       |    <0.001 |
|                       gen_exp_in_eq_zero                                                                      |    <0.001 |
|                       sub_block_exp                                                                           |    <0.001 |
|                         subtracter                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                             no_pipelining.the_addsub                                                          |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                                 i_q.i_simple.qreg                                                             |    <0.001 |
|           xlconcat_0                                                                                          |     0.000 |
|           xlconcat_1                                                                                          |     0.000 |
|     mdm_1                                                                                                     |    <0.001 |
|       U0                                                                                                      |    <0.001 |
|         MDM_Core_I1                                                                                           |    <0.001 |
|           JTAG_CONTROL_I                                                                                      |    <0.001 |
|             Use_BSCAN.FDC_I                                                                                   |    <0.001 |
|             Use_BSCAN.SYNC_FDRE                                                                               |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                                                        |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                                                        |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                                                         |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                                                         |    <0.001 |
|         No_Dbg_Reg_Access.BUFG_DRCK                                                                           |    <0.001 |
|         Use_E2.BSCAN_I                                                                                        |    <0.001 |
|     microblaze_0                                                                                              |     0.051 |
|       U0                                                                                                      |     0.051 |
|         MicroBlaze_Core_I                                                                                     |     0.051 |
|           Performance.Core                                                                                    |     0.051 |
|             Data_Flow_I                                                                                       |     0.007 |
|               ALU_I                                                                                           |     0.002 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                             |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                                        |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                                       |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                                         |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                             |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                     Using_FPGA.Native                                                                         |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|               Byte_Doublet_Handle_gti_I                                                                       |    <0.001 |
|               Data_Flow_Logic_I                                                                               |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                                                |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                                                |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                                                |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                                               |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                                                |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                                                |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                                                |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                                                |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                                                |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                                                |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                                                |    <0.001 |
|               Operand_Select_I                                                                                |    <0.001 |
|                 Gen_Bit[0].MUXF7_I1                                                                           |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                                           |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[28].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                                           |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                                                          |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                                           |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                                           |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                                           |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                                           |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                                           |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                                           |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                                           |    <0.001 |
|               Register_File_I                                                                                 |     0.002 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                                            |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                                             |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Shift_Logic_Module_I                                                                            |     0.000 |
|               Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                             |    <0.001 |
|               Using_DAXI_ALU_Carry.Post_MUXCY_I                                                               |     0.000 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                                            |     0.000 |
|               Zero_Detect_I                                                                                   |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                                      |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                                       |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                                       |    <0.001 |
|               exception_registers_I1                                                                          |     0.001 |
|                 CarryIn_MUXCY                                                                                 |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                                  |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                                   |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                                   |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                                |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                                   |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                                   |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                                   |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                                   |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                                   |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                                 |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                                   |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                                     |    <0.001 |
|               msr_reg_i                                                                                       |    <0.001 |
|                 MEM_MSR_Bits[24].Using_FDR.MSR_I                                                              |    <0.001 |
|                 MEM_MSR_Bits[26].Using_FDR.MSR_I                                                              |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                                              |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                                              |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                                              |    <0.001 |
|                 OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                                         |    <0.001 |
|                 OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                                         |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                         |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                                         |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                         |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                         |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                                         |    <0.001 |
|             Decode_I                                                                                          |     0.007 |
|               PC_Module_I                                                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                                      |    <0.001 |
|                 Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                             |    <0.001 |
|                 Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                             |     0.000 |
|                 Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                            |     0.000 |
|                 Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                             |     0.000 |
|                 Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                             |     0.000 |
|                 Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                             |    <0.001 |
|                 Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                             |     0.000 |
|                 Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                             |     0.000 |
|                 Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                             |     0.000 |
|                 Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                             |    <0.001 |
|                 Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                             |     0.000 |
|               PreFetch_Buffer_I1                                                                              |     0.003 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                        |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                        |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                        |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                        |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                               |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                           |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                                    |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                                  |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                                   |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                                   |    <0.001 |
|                 Last_Sel_DFF                                                                                  |    <0.001 |
|                 Mux_Select_Empty_LUT6                                                                         |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                                                      |    <0.001 |
|                 OF_Valid_DFF                                                                                  |    <0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                                                  |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               Use_MuxCy[11].OF_Piperun_Stage                                                                  |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                                                   |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               Use_MuxCy[2].OF_Piperun_Stage                                                                   |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               Use_MuxCy[3].OF_Piperun_Stage                                                                   |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               Use_MuxCy[4].OF_Piperun_Stage                                                                   |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               Use_MuxCy[5].OF_Piperun_Stage                                                                   |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               Use_MuxCy[6].OF_Piperun_Stage                                                                   |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               Use_MuxCy[7].OF_Piperun_Stage                                                                   |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                                                   |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               Use_MuxCy[9].OF_Piperun_Stage                                                                   |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                                      |    <0.001 |
|               Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                                      |    <0.001 |
|               Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                                      |    <0.001 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                                              |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                                           |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                                              |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                                               |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                                               |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                                           |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                                                         |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                        |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                         |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                                |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                                |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                                |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                                |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                                |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                                |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                               |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                               |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                               |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                               |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                               |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                               |    <0.001 |
|               Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                                        |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                                             |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                                              |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                                            |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                                                  |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                                |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               if_pc_incr_carry_and_0                                                                          |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               if_pc_incr_carry_and_3                                                                          |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               jump_logic_I1                                                                                   |     0.001 |
|                 MUXCY_JUMP_CARRY                                                                              |    <0.001 |
|                 MUXCY_JUMP_CARRY2                                                                             |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                                             |    <0.001 |
|                 MUXCY_JUMP_CARRY4                                                                             |    <0.001 |
|                 MUXCY_JUMP_CARRY5                                                                             |     0.000 |
|                 MUXCY_JUMP_CARRY6                                                                             |     0.001 |
|               mem_PipeRun_carry_and                                                                           |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               mem_wait_on_ready_N_carry_or                                                                    |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|             Use_DBUS.DAXI_Interface_I1                                                                        |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                          |    <0.001 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                                            |     0.001 |
|               Serial_Dbg_Intf.SRL16E_1                                                                        |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                                                        |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                                                        |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                           |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                           |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                           |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                           |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                           |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                           |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                                                |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                                                    |    <0.001 |
|                 sync_bits[0].sync_bit                                                                         |    <0.001 |
|               Serial_Dbg_Intf.sync_pause                                                                      |     0.000 |
|               Serial_Dbg_Intf.sync_running_clock                                                              |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                                                     |    <0.001 |
|                 sync_bits[0].sync_bit                                                                         |    <0.001 |
|                 sync_bits[1].sync_bit                                                                         |    <0.001 |
|                 sync_bits[2].sync_bit                                                                         |    <0.001 |
|                 sync_bits[3].sync_bit                                                                         |    <0.001 |
|                 sync_bits[4].sync_bit                                                                         |    <0.001 |
|                 sync_bits[5].sync_bit                                                                         |    <0.001 |
|                 sync_bits[6].sync_bit                                                                         |    <0.001 |
|                 sync_bits[7].sync_bit                                                                         |    <0.001 |
|                 sync_bits[9].sync_bit                                                                         |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                                                      |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                                                   |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                            |    <0.001 |
|                 Compare[0].MUXCY_I                                                                            |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                          |    <0.001 |
|                 Compare[1].MUXCY_I                                                                            |     0.000 |
|                 Compare[1].SRLC16E_I                                                                          |    <0.001 |
|                 Compare[2].MUXCY_I                                                                            |     0.000 |
|                 Compare[2].SRLC16E_I                                                                          |    <0.001 |
|                 Compare[3].MUXCY_I                                                                            |     0.000 |
|                 Compare[3].SRLC16E_I                                                                          |    <0.001 |
|                 Compare[4].MUXCY_I                                                                            |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                          |    <0.001 |
|                 Compare[5].MUXCY_I                                                                            |     0.000 |
|                 Compare[5].SRLC16E_I                                                                          |    <0.001 |
|                 Compare[6].MUXCY_I                                                                            |     0.000 |
|                 Compare[6].SRLC16E_I                                                                          |    <0.001 |
|                 Compare[7].MUXCY_I                                                                            |     0.000 |
|                 Compare[7].SRLC16E_I                                                                          |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                                              |    <0.001 |
|               sync_trig_out_0                                                                                 |    <0.001 |
|             Using_DCache.Using_WriteThrough.DCache_I1                                                         |     0.014 |
|               DATA_RAM_Module                                                                                 |     0.009 |
|                 Using_B36_S9.The_BRAMs[0].RAMB36_I1                                                           |     0.002 |
|                 Using_B36_S9.The_BRAMs[1].RAMB36_I1                                                           |     0.002 |
|                 Using_B36_S9.The_BRAMs[2].RAMB36_I1                                                           |     0.002 |
|                 Using_B36_S9.The_BRAMs[3].RAMB36_I1                                                           |     0.002 |
|               Gen_WE[0].SUM_I                                                                                 |    <0.001 |
|               Gen_WE[1].SUM_I                                                                                 |    <0.001 |
|               Gen_WE[2].SUM_I                                                                                 |    <0.001 |
|               Gen_WE[3].SUM_I                                                                                 |    <0.001 |
|               TAG_RAM_Module                                                                                  |     0.002 |
|                 Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                          |     0.002 |
|               Use_XX_Accesses3.xx_access_read_miss                                                            |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or                                            |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               Using_Latch_AS_Logic_1.AND2B1L_I1                                                               |    <0.001 |
|               Using_Latch_AS_Logic_3.AND2B1L_I1                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Cache_Interface_I1                                             |     0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                             |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                              |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                             |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                              |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                             |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                              |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                             |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                              |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_FDRE                                                        |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_LUT                                                         |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem                                       |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[14].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[15].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[19].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[1].Copy_Mem                                       |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[29].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem                                       |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem                                      |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[3].Copy_Mem                                       |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem                                       |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[5].Copy_Mem                                       |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem                                       |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[7].Copy_Mem                                       |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[8].Copy_Mem                                       |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[9].Copy_Mem                                       |    <0.001 |
|                 Retarget                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF                                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5                                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[10].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[11].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[12].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[13].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[14].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[15].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[17].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[18].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[19].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF                                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[1].Mux_Select_LUT5                                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[20].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[21].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[22].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[23].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[24].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[25].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[26].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[27].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[28].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[29].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF                                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[2].Mux_Select_LUT5                                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[30].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF                                                 |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[31].Mux_Select_LUT5                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF                                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[3].Mux_Select_LUT5                                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF                                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[4].Mux_Select_LUT5                                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF                                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[5].Mux_Select_LUT5                                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF                                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[6].Mux_Select_LUT5                                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF                                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[7].Mux_Select_LUT5                                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF                                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[8].Mux_Select_LUT5                                                |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF                                                  |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[9].Mux_Select_LUT5                                                |    <0.001 |
|               cache_valid_bit_detect_I1                                                                       |     0.000 |
|                 Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                                   |     0.000 |
|                   MUXCY_I                                                                                     |     0.000 |
|               dcache_data_strobe_sel_carry_or_0                                                               |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               dcache_data_strobe_sel_carry_or_1                                                               |     0.000 |
|                 MUXCY_I                                                                                       |     0.000 |
|               dcache_data_strobe_sel_carry_or_2                                                               |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               mem_read_cache_hit_carry_or                                                                     |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               mem_read_cache_hit_direct_carry_and                                                             |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               mem_read_cache_miss_sel_carry_and                                                               |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               mem_tag_hit_comparator                                                                          |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                                   |    <0.001 |
|                 Comp_Carry_Chain[1].MUXCY_I                                                                   |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                                                   |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                                   |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                                   |    <0.001 |
|               mem_tag_miss_comparator                                                                         |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                                   |    <0.001 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                                   |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                                   |    <0.001 |
|             Using_Debug.Using_ICache.combined_carry_and_I2                                                    |     0.000 |
|               MUXCY_I                                                                                         |     0.000 |
|             Using_Debug.Using_ICache.combined_carry_or_I                                                      |    <0.001 |
|               MUXCY_I                                                                                         |    <0.001 |
|             Using_Debug.Using_ICache.debug_combinded_carry_or_I                                               |     0.000 |
|               MUXCY_I                                                                                         |     0.000 |
|             Using_ICache.ICache_I1                                                                            |     0.022 |
|               Cache_Interface_I1                                                                              |    <0.001 |
|               Data_RAM_Module                                                                                 |     0.017 |
|                 Using_B36_S9.The_BRAMs[0].RAMB36_I1                                                           |     0.004 |
|                 Using_B36_S9.The_BRAMs[1].RAMB36_I1                                                           |     0.004 |
|                 Using_B36_S9.The_BRAMs[2].RAMB36_I1                                                           |     0.004 |
|                 Using_B36_S9.The_BRAMs[3].RAMB36_I1                                                           |     0.004 |
|               Tag_RAM_Module                                                                                  |     0.004 |
|                 Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                          |     0.004 |
|               Using_FPGA_FSL_1.tag_hit_comparator                                                             |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                                   |     0.000 |
|                 Comp_Carry_Chain[1].MUXCY_I                                                                   |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                                                   |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                                   |    <0.001 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                                   |    <0.001 |
|                 Using_Extra_Carry.MUXCY_EXTRA_I                                                               |    <0.001 |
|               Using_XX_Access_Part2.carry_or_I1                                                               |    <0.001 |
|                 MUXCY_I                                                                                       |    <0.001 |
|               cache_valid_bit_detect_I1                                                                       |     0.000 |
|                 Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                                   |     0.000 |
|                   MUXCY_I                                                                                     |     0.000 |
|             instr_mux_I                                                                                       |    <0.001 |
|             mem_databus_ready_sel_carry_or                                                                    |    <0.001 |
|               MUXCY_I                                                                                         |    <0.001 |
|             read_data_mux_I                                                                                   |    <0.001 |
|           Reset_DFF                                                                                           |    <0.001 |
|     microblaze_0_axi_intc                                                                                     |    <0.001 |
|       U0                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                  |    <0.001 |
|             I_DECODER                                                                                         |    <0.001 |
|         INTC_CORE_I                                                                                           |    <0.001 |
|           IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                                          |    <0.001 |
|             ram_reg_0_15_0_0                                                                                  |    <0.001 |
|             ram_reg_0_15_10_10                                                                                |    <0.001 |
|             ram_reg_0_15_11_11                                                                                |    <0.001 |
|             ram_reg_0_15_12_12                                                                                |    <0.001 |
|             ram_reg_0_15_13_13                                                                                |    <0.001 |
|             ram_reg_0_15_14_14                                                                                |    <0.001 |
|             ram_reg_0_15_15_15                                                                                |    <0.001 |
|             ram_reg_0_15_16_16                                                                                |    <0.001 |
|             ram_reg_0_15_17_17                                                                                |    <0.001 |
|             ram_reg_0_15_18_18                                                                                |    <0.001 |
|             ram_reg_0_15_19_19                                                                                |    <0.001 |
|             ram_reg_0_15_1_1                                                                                  |    <0.001 |
|             ram_reg_0_15_20_20                                                                                |    <0.001 |
|             ram_reg_0_15_21_21                                                                                |    <0.001 |
|             ram_reg_0_15_22_22                                                                                |    <0.001 |
|             ram_reg_0_15_23_23                                                                                |    <0.001 |
|             ram_reg_0_15_24_24                                                                                |    <0.001 |
|             ram_reg_0_15_25_25                                                                                |    <0.001 |
|             ram_reg_0_15_26_26                                                                                |    <0.001 |
|             ram_reg_0_15_27_27                                                                                |    <0.001 |
|             ram_reg_0_15_28_28                                                                                |    <0.001 |
|             ram_reg_0_15_29_29                                                                                |    <0.001 |
|             ram_reg_0_15_2_2                                                                                  |    <0.001 |
|             ram_reg_0_15_30_30                                                                                |    <0.001 |
|             ram_reg_0_15_31_31                                                                                |    <0.001 |
|             ram_reg_0_15_3_3                                                                                  |    <0.001 |
|             ram_reg_0_15_4_4                                                                                  |    <0.001 |
|             ram_reg_0_15_5_5                                                                                  |    <0.001 |
|             ram_reg_0_15_6_6                                                                                  |    <0.001 |
|             ram_reg_0_15_7_7                                                                                  |    <0.001 |
|             ram_reg_0_15_8_8                                                                                  |    <0.001 |
|             ram_reg_0_15_9_9                                                                                  |    <0.001 |
|     microblaze_0_axi_periph                                                                                   |     0.002 |
|       xbar                                                                                                    |     0.002 |
|         inst                                                                                                  |     0.002 |
|           gen_sasd.crossbar_sasd_0                                                                            |     0.002 |
|             addr_arbiter_inst                                                                                 |     0.001 |
|             gen_decerr.decerr_slave_inst                                                                      |    <0.001 |
|             reg_slice_r                                                                                       |    <0.001 |
|             splitter_ar                                                                                       |    <0.001 |
|             splitter_aw                                                                                       |    <0.001 |
|     microblaze_0_local_memory                                                                                 |     0.004 |
|       dlmb_bram_if_cntlr                                                                                      |    <0.001 |
|         U0                                                                                                    |    <0.001 |
|       dlmb_v10                                                                                                |     0.000 |
|         U0                                                                                                    |     0.000 |
|       ilmb_bram_if_cntlr                                                                                      |    <0.001 |
|         U0                                                                                                    |    <0.001 |
|       ilmb_v10                                                                                                |     0.000 |
|         U0                                                                                                    |     0.000 |
|       lmb_bram                                                                                                |     0.004 |
|         U0                                                                                                    |     0.004 |
|           inst_blk_mem_gen                                                                                    |     0.004 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                             |     0.004 |
|               valid.cstr                                                                                      |     0.004 |
|                 ramloop[0].ram.r                                                                              |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[1].ram.r                                                                              |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[2].ram.r                                                                              |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[3].ram.r                                                                              |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[4].ram.r                                                                              |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[5].ram.r                                                                              |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[6].ram.r                                                                              |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|                 ramloop[7].ram.r                                                                              |    <0.001 |
|                   prim_noinit.ram                                                                             |    <0.001 |
|     microblaze_0_xlconcat                                                                                     |     0.000 |
|     mig_7series_0                                                                                             |     0.899 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11          |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79         |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                      |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                     |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                      |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                     |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                    |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5           |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71         |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11          |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                      |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                     |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79                    |    <0.001 |
|       u_design_1_mig_7series_0_0_mig                                                                          |     0.897 |
|         temp_mon_enabled.u_tempmon                                                                            |    <0.001 |
|         u_ddr2_clk_ibuf                                                                                       |     0.000 |
|         u_ddr2_infrastructure                                                                                 |     0.227 |
|         u_iodelay_ctrl                                                                                        |    <0.001 |
|         u_memc_ui_top_axi                                                                                     |     0.669 |
|           mem_intfc0                                                                                          |     0.656 |
|             ddr_phy_top0                                                                                      |     0.652 |
|               u_ddr_calib_top                                                                                 |     0.012 |
|                 ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                             |     0.004 |
|                 ddr_phy_tempmon_0                                                                             |     0.001 |
|                 dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                                 |    <0.001 |
|                 mb_wrlvl_off.u_phy_wrlvl_off_delay                                                            |    <0.001 |
|                 u_ddr_phy_init                                                                                |     0.004 |
|                 u_ddr_phy_wrcal                                                                               |     0.001 |
|               u_ddr_mc_phy_wrapper                                                                            |     0.641 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                                    |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                                   |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                                   |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                                   |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                                   |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                                   |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                                   |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                                    |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                                    |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                                    |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                                    |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                                    |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                                    |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                                    |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                                    |     0.013 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                                    |     0.013 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                        |     0.028 |
|                   IBUFDS                                                                                      |     0.017 |
|                   OBUFTDS                                                                                     |     0.011 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                        |     0.028 |
|                   IBUFDS                                                                                      |     0.017 |
|                   OBUFTDS                                                                                     |     0.011 |
|                 u_ddr_mc_phy                                                                                  |     0.210 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                           |     0.210 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                           |     0.050 |
|                       ddr_byte_group_io                                                                       |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                           |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                       |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                           |     0.016 |
|                       ddr_byte_group_io                                                                       |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                       |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                           |     0.050 |
|                       ddr_byte_group_io                                                                       |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                           |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                       |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                           |     0.051 |
|                       ddr_byte_group_io                                                                       |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                               |     0.034 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                       |    <0.001 |
|                         mem_reg_0_15_12_17                                                                    |    <0.001 |
|                         mem_reg_0_15_18_23                                                                    |    <0.001 |
|                         mem_reg_0_15_24_29                                                                    |    <0.001 |
|                         mem_reg_0_15_30_35                                                                    |    <0.001 |
|                         mem_reg_0_15_36_41                                                                    |    <0.001 |
|                         mem_reg_0_15_42_47                                                                    |    <0.001 |
|                         mem_reg_0_15_48_53                                                                    |    <0.001 |
|                         mem_reg_0_15_54_59                                                                    |    <0.001 |
|                         mem_reg_0_15_60_65                                                                    |    <0.001 |
|                         mem_reg_0_15_66_71                                                                    |    <0.001 |
|                         mem_reg_0_15_6_11                                                                     |    <0.001 |
|                         mem_reg_0_15_72_77                                                                    |    <0.001 |
|             mc0                                                                                               |     0.004 |
|               bank_mach0                                                                                      |     0.003 |
|                 arb_mux0                                                                                      |    <0.001 |
|                   arb_row_col0                                                                                |    <0.001 |
|                     col_arb0                                                                                  |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                                                   |    <0.001 |
|                     row_arb0                                                                                  |    <0.001 |
|                   arb_select0                                                                                 |    <0.001 |
|                 bank_cntrl[0].bank0                                                                           |    <0.001 |
|                   bank_compare0                                                                               |    <0.001 |
|                   bank_queue0                                                                                 |    <0.001 |
|                   bank_state0                                                                                 |    <0.001 |
|                 bank_cntrl[1].bank0                                                                           |    <0.001 |
|                   bank_compare0                                                                               |    <0.001 |
|                   bank_queue0                                                                                 |    <0.001 |
|                   bank_state0                                                                                 |    <0.001 |
|                 bank_cntrl[2].bank0                                                                           |    <0.001 |
|                   bank_compare0                                                                               |    <0.001 |
|                   bank_queue0                                                                                 |    <0.001 |
|                   bank_state0                                                                                 |    <0.001 |
|                 bank_cntrl[3].bank0                                                                           |    <0.001 |
|                   bank_compare0                                                                               |    <0.001 |
|                   bank_queue0                                                                                 |    <0.001 |
|                   bank_state0                                                                                 |    <0.001 |
|                 bank_common0                                                                                  |    <0.001 |
|               col_mach0                                                                                       |    <0.001 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                                 |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                                 |    <0.001 |
|               rank_mach0                                                                                      |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                                     |    <0.001 |
|                 rank_common0                                                                                  |    <0.001 |
|                   maintenance_request.maint_arb0                                                              |    <0.001 |
|           u_axi_mc                                                                                            |     0.008 |
|             USE_UPSIZER.upsizer_d2                                                                            |     0.005 |
|               USE_READ.read_addr_inst                                                                         |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                                          |    <0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                                         |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                                    |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                                    |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                                |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                                |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                                |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                                       |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                         |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                         |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                         |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                         |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                             |    <0.001 |
|               USE_READ.read_data_inst                                                                         |    <0.001 |
|                 USE_FPGA_CTRL.cmd_ready_inst                                                                  |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                                             |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                                          |    <0.001 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                                   |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                   |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                                                   |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                                   |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                                   |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                                             |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                   |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                   |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                                   |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                                   |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst                                                       |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst                                                       |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst                                                       |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst                                                       |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst                                                       |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst                                                       |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst                                                       |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                                   |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                                   |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                                   |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                                   |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                                   |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                   |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                   |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                                          |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                          |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                      |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst                                    |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                                               |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                           |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                       |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                                          |    <0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                                         |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                                    |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                                    |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                                |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                                |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                                |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                                       |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                         |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                         |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                         |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                         |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                             |    <0.001 |
|               USE_WRITE.write_data_inst                                                                       |     0.001 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                                   |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                   |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                   |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                                   |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                                   |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                                             |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                   |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                   |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                                   |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                                   |    <0.001 |
|                 USE_FPGA_LAST_WORD.last_word_inst                                                             |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                                   |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                                   |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                                   |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                                   |    <0.001 |
|                 USE_FPGA_USE_WRAP.last_word_inst2                                                             |     0.000 |
|                 USE_FPGA_USE_WRAP.last_word_inst3                                                             |     0.000 |
|                 USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                                          |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.last_word_inst_2                                                      |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                                   |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                   |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                   |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                                      |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                          |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                                     |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                      |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                                     |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst                                    |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                                          |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                           |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                                          |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                                         |     0.000 |
|               mi_register_slice_inst                                                                          |    <0.001 |
|                 r_pipe                                                                                        |    <0.001 |
|               si_register_slice_inst                                                                          |    <0.001 |
|                 ar_pipe                                                                                       |    <0.001 |
|                 aw_pipe                                                                                       |    <0.001 |
|             axi_mc_ar_channel_0                                                                               |    <0.001 |
|               ar_cmd_fsm_0                                                                                    |    <0.001 |
|               axi_mc_cmd_translator_0                                                                         |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                             |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                             |    <0.001 |
|             axi_mc_aw_channel_0                                                                               |    <0.001 |
|               aw_cmd_fsm_0                                                                                    |    <0.001 |
|               axi_mc_cmd_translator_0                                                                         |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                             |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                             |    <0.001 |
|             axi_mc_b_channel_0                                                                                |    <0.001 |
|               bid_fifo_0                                                                                      |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                                              |    <0.001 |
|             axi_mc_r_channel_0                                                                                |    <0.001 |
|               rd_data_fifo_0                                                                                  |    <0.001 |
|               transaction_fifo_0                                                                              |    <0.001 |
|             axi_mc_w_channel_0                                                                                |     0.001 |
|           u_ui_top                                                                                            |     0.004 |
|             ui_cmd0                                                                                           |    <0.001 |
|             ui_rd_data0                                                                                       |     0.002 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                                |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                                 |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                                              |    <0.001 |
|             ui_wr_data0                                                                                       |     0.002 |
|               pointer_ram.rams[0].RAM32M0                                                                     |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                                          |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                                           |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                                           |    <0.001 |
|     mii_to_rmii_0                                                                                             |    <0.001 |
|       U0                                                                                                      |    <0.001 |
|         RMII_FIXED.I_RX                                                                                       |    <0.001 |
|           RX_100_MBPS.I_SRL_FIFO                                                                              |    <0.001 |
|         RMII_FIXED.I_TX                                                                                       |    <0.001 |
|     rst_clk_wiz_1_100M                                                                                        |    <0.001 |
|       U0                                                                                                      |    <0.001 |
|         EXT_LPF                                                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                           |    <0.001 |
|         SEQ                                                                                                   |    <0.001 |
|           SEQ_COUNTER                                                                                         |    <0.001 |
|     rst_mig_7series_0_81M                                                                                     |    <0.001 |
|       U0                                                                                                      |    <0.001 |
|         EXT_LPF                                                                                               |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                          |    <0.001 |
|         SEQ                                                                                                   |    <0.001 |
|           SEQ_COUNTER                                                                                         |    <0.001 |
|     system_ila_0                                                                                              |     0.033 |
|       inst                                                                                                    |     0.033 |
|         ila_lib                                                                                               |     0.033 |
|           inst                                                                                                |     0.033 |
|             ila_core_inst                                                                                     |     0.033 |
|               ADV_TRIG.u_adv_trig                                                                             |    <0.001 |
|                 fsm_mem_data_reg_r1_0_63_0_2                                                                  |    <0.001 |
|                 fsm_mem_data_reg_r1_0_63_12_14                                                                |    <0.001 |
|                 fsm_mem_data_reg_r1_0_63_15_17                                                                |    <0.001 |
|                 fsm_mem_data_reg_r1_0_63_18_20                                                                |    <0.001 |
|                 fsm_mem_data_reg_r1_0_63_21_23                                                                |    <0.001 |
|                 fsm_mem_data_reg_r1_0_63_3_5                                                                  |    <0.001 |
|                 fsm_mem_data_reg_r1_0_63_6_8                                                                  |    <0.001 |
|                 fsm_mem_data_reg_r1_0_63_9_11                                                                 |    <0.001 |
|                 fsm_mem_data_reg_r1_64_127_0_2                                                                |    <0.001 |
|                 fsm_mem_data_reg_r1_64_127_12_14                                                              |    <0.001 |
|                 fsm_mem_data_reg_r1_64_127_15_17                                                              |    <0.001 |
|                 fsm_mem_data_reg_r1_64_127_18_20                                                              |    <0.001 |
|                 fsm_mem_data_reg_r1_64_127_21_23                                                              |    <0.001 |
|                 fsm_mem_data_reg_r1_64_127_3_5                                                                |    <0.001 |
|                 fsm_mem_data_reg_r1_64_127_6_8                                                                |    <0.001 |
|                 fsm_mem_data_reg_r1_64_127_9_11                                                               |    <0.001 |
|                 fsm_mem_data_reg_r2_0_63_0_2                                                                  |    <0.001 |
|                 fsm_mem_data_reg_r2_0_63_12_14                                                                |    <0.001 |
|                 fsm_mem_data_reg_r2_0_63_15_17                                                                |    <0.001 |
|                 fsm_mem_data_reg_r2_0_63_18_20                                                                |    <0.001 |
|                 fsm_mem_data_reg_r2_0_63_21_23                                                                |    <0.001 |
|                 fsm_mem_data_reg_r2_0_63_3_5                                                                  |    <0.001 |
|                 fsm_mem_data_reg_r2_0_63_6_8                                                                  |    <0.001 |
|                 fsm_mem_data_reg_r2_0_63_9_11                                                                 |    <0.001 |
|                 fsm_mem_data_reg_r2_64_127_0_2                                                                |    <0.001 |
|                 fsm_mem_data_reg_r2_64_127_12_14                                                              |    <0.001 |
|                 fsm_mem_data_reg_r2_64_127_15_17                                                              |    <0.001 |
|                 fsm_mem_data_reg_r2_64_127_18_20                                                              |    <0.001 |
|                 fsm_mem_data_reg_r2_64_127_21_23                                                              |    <0.001 |
|                 fsm_mem_data_reg_r2_64_127_3_5                                                                |    <0.001 |
|                 fsm_mem_data_reg_r2_64_127_6_8                                                                |    <0.001 |
|                 fsm_mem_data_reg_r2_64_127_9_11                                                               |    <0.001 |
|               ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                                                        |    <0.001 |
|               COUNTER.u_count                                                                                 |    <0.001 |
|                 G_COUNTER[0].U_COUNTER                                                                        |    <0.001 |
|                 G_COUNTER[1].U_COUNTER                                                                        |    <0.001 |
|                 G_COUNTER[2].U_COUNTER                                                                        |    <0.001 |
|                 G_COUNTER[3].U_COUNTER                                                                        |    <0.001 |
|               ila_trace_memory_inst                                                                           |     0.016 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                      |     0.016 |
|                   inst_blk_mem_gen                                                                            |     0.016 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                      |     0.016 |
|                       valid.cstr                                                                              |     0.016 |
|                         bindec_a.bindec_inst_a                                                                |    <0.001 |
|                         has_mux_b.B                                                                           |    <0.001 |
|                         ramloop[0].ram.r                                                                      |     0.001 |
|                           prim_noinit.ram                                                                     |     0.001 |
|                         ramloop[10].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[11].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[12].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[13].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[14].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[15].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[16].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[17].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[18].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[19].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[1].ram.r                                                                      |     0.001 |
|                           prim_noinit.ram                                                                     |     0.001 |
|                         ramloop[20].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[21].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[22].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[23].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[24].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[25].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[26].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[27].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[28].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[29].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[2].ram.r                                                                      |     0.001 |
|                           prim_noinit.ram                                                                     |     0.001 |
|                         ramloop[30].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[31].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[32].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[33].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[34].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[35].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[36].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[37].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[38].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[39].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[3].ram.r                                                                      |     0.001 |
|                           prim_noinit.ram                                                                     |     0.001 |
|                         ramloop[40].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[41].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[42].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[43].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[44].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[45].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[46].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[47].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[48].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[49].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[4].ram.r                                                                      |     0.001 |
|                           prim_noinit.ram                                                                     |     0.001 |
|                         ramloop[50].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[51].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[52].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[53].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[54].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[55].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[56].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[57].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[58].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[59].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[5].ram.r                                                                      |     0.001 |
|                           prim_noinit.ram                                                                     |     0.001 |
|                         ramloop[60].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[61].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[62].ram.r                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[6].ram.r                                                                      |     0.001 |
|                           prim_noinit.ram                                                                     |     0.001 |
|                         ramloop[7].ram.r                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[8].ram.r                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|                         ramloop[9].ram.r                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                     |    <0.001 |
|               u_ila_cap_ctrl                                                                                  |     0.002 |
|                 U_CDONE                                                                                       |    <0.001 |
|                 U_NS0                                                                                         |    <0.001 |
|                 U_NS1                                                                                         |    <0.001 |
|                 u_cap_addrgen                                                                                 |     0.002 |
|                   U_CMPRESET                                                                                  |    <0.001 |
|                   u_cap_sample_counter                                                                        |    <0.001 |
|                     U_SCE                                                                                     |    <0.001 |
|                     U_SCMPCE                                                                                  |    <0.001 |
|                     U_SCRST                                                                                   |    <0.001 |
|                     u_scnt_cmp                                                                                |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                         DUT                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                             u_srlA                                                                            |    <0.001 |
|                             u_srlB                                                                            |    <0.001 |
|                             u_srlC                                                                            |    <0.001 |
|                             u_srlD                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                             u_srlA                                                                            |    <0.001 |
|                             u_srlB                                                                            |    <0.001 |
|                             u_srlC                                                                            |    <0.001 |
|                             u_srlD                                                                            |    <0.001 |
|                   u_cap_window_counter                                                                        |    <0.001 |
|                     U_WCE                                                                                     |    <0.001 |
|                     U_WHCMPCE                                                                                 |    <0.001 |
|                     U_WLCMPCE                                                                                 |    <0.001 |
|                     u_wcnt_hcmp                                                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                         DUT                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                             u_srlA                                                                            |    <0.001 |
|                             u_srlB                                                                            |    <0.001 |
|                             u_srlC                                                                            |    <0.001 |
|                             u_srlD                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                             u_srlA                                                                            |    <0.001 |
|                             u_srlB                                                                            |    <0.001 |
|                             u_srlC                                                                            |    <0.001 |
|                             u_srlD                                                                            |    <0.001 |
|                     u_wcnt_lcmp                                                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                         DUT                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                             u_srlA                                                                            |    <0.001 |
|                             u_srlB                                                                            |    <0.001 |
|                             u_srlC                                                                            |    <0.001 |
|                             u_srlD                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                             u_srlA                                                                            |    <0.001 |
|                             u_srlB                                                                            |    <0.001 |
|                             u_srlC                                                                            |    <0.001 |
|                             u_srlD                                                                            |    <0.001 |
|               u_ila_regs                                                                                      |     0.008 |
|                 ADV_TRIG_STREAM.reg_stream_ffc                                                                |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 ADV_TRIG_STREAM_READBACK.reg_stream_ffb                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|                 CNT.CNT_SRL[0].cnt_srl_reg                                                                    |    <0.001 |
|                 CNT.CNT_SRL[1].cnt_srl_reg                                                                    |    <0.001 |
|                 CNT.CNT_SRL[2].cnt_srl_reg                                                                    |    <0.001 |
|                 CNT.CNT_SRL[3].cnt_srl_reg                                                                    |    <0.001 |
|                 MU_SRL[0].mu_srl_reg                                                                          |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                                          |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                                                          |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                                                          |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                                                          |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                                                          |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                                                          |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                                          |    <0.001 |
|                 TC_SRL[10].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[11].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[12].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[13].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[14].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[15].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[16].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[17].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[18].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[19].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[1].tc_srl_reg                                                                          |    <0.001 |
|                 TC_SRL[20].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[21].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[22].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[23].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[24].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[25].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[26].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[27].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[28].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[29].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[2].tc_srl_reg                                                                          |    <0.001 |
|                 TC_SRL[30].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[31].tc_srl_reg                                                                         |    <0.001 |
|                 TC_SRL[3].tc_srl_reg                                                                          |    <0.001 |
|                 TC_SRL[4].tc_srl_reg                                                                          |    <0.001 |
|                 TC_SRL[5].tc_srl_reg                                                                          |    <0.001 |
|                 TC_SRL[6].tc_srl_reg                                                                          |    <0.001 |
|                 TC_SRL[7].tc_srl_reg                                                                          |    <0.001 |
|                 TC_SRL[8].tc_srl_reg                                                                          |    <0.001 |
|                 TC_SRL[9].tc_srl_reg                                                                          |    <0.001 |
|                 U_XSDB_SLAVE                                                                                  |    <0.001 |
|                 reg_15                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_16                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_17                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_18                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_19                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_1a                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_6                                                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_7                                                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_8                                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|                 reg_80                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_81                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_82                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_83                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_84                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_85                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_887                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|                 reg_88d                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|                 reg_88f                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|                 reg_890                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|                 reg_892                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|                 reg_9                                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|                 reg_srl_fff                                                                                   |    <0.001 |
|                 reg_stream_ffd                                                                                |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                          |    <0.001 |
|                 reg_stream_ffe                                                                                |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                        |    <0.001 |
|               u_ila_reset_ctrl                                                                                |    <0.001 |
|                 arm_detection_inst                                                                            |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                                    |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                                   |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                                   |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                                  |    <0.001 |
|                 halt_detection_inst                                                                           |    <0.001 |
|               u_trig                                                                                          |     0.002 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[10].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[11].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[12].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[13].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[14].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[15].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[16].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[17].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[18].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[19].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[1].U_TC                                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[20].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[21].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[22].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[23].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[24].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[25].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[26].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[27].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[28].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[29].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[2].U_TC                                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[30].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[31].U_TC                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[3].U_TC                                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[4].U_TC                                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[5].U_TC                                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[6].U_TC                                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[7].U_TC                                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[8].U_TC                                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[9].U_TC                                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                     |    <0.001 |
|                     DUT                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                            |    <0.001 |
|                         u_srlA                                                                                |    <0.001 |
|                         u_srlB                                                                                |    <0.001 |
|                         u_srlC                                                                                |    <0.001 |
|                         u_srlD                                                                                |    <0.001 |
|                 U_TM                                                                                          |     0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|                       DUT                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                           u_srlA                                                                              |    <0.001 |
|                           u_srlB                                                                              |    <0.001 |
|                           u_srlC                                                                              |    <0.001 |
|                           u_srlD                                                                              |    <0.001 |
|               xsdb_memory_read_inst                                                                           |    <0.001 |
|     util_reduced_logic_0                                                                                      |    <0.001 |
|       inst                                                                                                    |    <0.001 |
|     util_vector_logic_0                                                                                       |     0.000 |
|       inst                                                                                                    |     0.000 |
|     util_vector_logic_1                                                                                       |     0.000 |
|       inst                                                                                                    |     0.000 |
|     xadc_wiz_0                                                                                                |     0.006 |
|       inst                                                                                                    |     0.006 |
|         AXI_LITE_IPIF_I                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                  |    <0.001 |
|             I_DECODER                                                                                         |    <0.001 |
|         AXI_XADC_CORE_I                                                                                       |     0.006 |
|           Inst_drp_arbiter                                                                                    |    <0.001 |
|           axi4_stream_inst                                                                                    |     0.003 |
|         INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                                                  |    <0.001 |
|         SOFT_RESET_I                                                                                          |    <0.001 |
|     xlconcat_0                                                                                                |     0.000 |
|     xlconstant_0                                                                                              |     0.000 |
|     xlslice_0                                                                                                 |     0.000 |
|   eth_mdio_mdc_mdio_iobuf                                                                                     |    <0.001 |
|   led_16bits_tri_iobuf_0                                                                                      |    <0.001 |
|   led_16bits_tri_iobuf_1                                                                                      |    <0.001 |
|   led_16bits_tri_iobuf_10                                                                                     |    <0.001 |
|   led_16bits_tri_iobuf_11                                                                                     |    <0.001 |
|   led_16bits_tri_iobuf_12                                                                                     |    <0.001 |
|   led_16bits_tri_iobuf_13                                                                                     |    <0.001 |
|   led_16bits_tri_iobuf_14                                                                                     |    <0.001 |
|   led_16bits_tri_iobuf_15                                                                                     |    <0.001 |
|   led_16bits_tri_iobuf_2                                                                                      |    <0.001 |
|   led_16bits_tri_iobuf_3                                                                                      |    <0.001 |
|   led_16bits_tri_iobuf_4                                                                                      |    <0.001 |
|   led_16bits_tri_iobuf_5                                                                                      |    <0.001 |
|   led_16bits_tri_iobuf_6                                                                                      |    <0.001 |
|   led_16bits_tri_iobuf_7                                                                                      |    <0.001 |
|   led_16bits_tri_iobuf_8                                                                                      |    <0.001 |
|   led_16bits_tri_iobuf_9                                                                                      |    <0.001 |
+---------------------------------------------------------------------------------------------------------------+-----------+


