{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 19 21:37:09 2010 " "Info: Processing started: Mon Jul 19 21:37:09 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off I -c I --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off I -c I --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PClk " "Info: Assuming node \"PClk\" is an undefined clock" {  } { { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -64 520 688 -48 "PClk" "" } { 264 88 160 280 "PClk" "" } { 56 336 384 72 "PClk" "" } { 264 856 872 304 "PClk" "" } { -72 688 736 -56 "PClk" "" } } } } { "e:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PClk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PClk memory Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0 register Reg:inst4\|data_out\[0\] 70.61 MHz 14.163 ns Internal " "Info: Clock \"PClk\" has Internal fmax of 70.61 MHz between source memory \"Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0\" and destination register \"Reg:inst4\|data_out\[0\]\" (period= 14.163 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.402 ns + Longest memory register " "Info: + Longest memory to register delay is 13.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0 1 MEM M4K_X33_Y14 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X33_Y14; Fanout = 32; MEM Node = 'Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/I/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.317 ns) 4.317 ns Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|q_b\[2\] 2 MEM M4K_X33_Y14 10 " "Info: 2: + IC(0.000 ns) + CELL(4.317 ns) = 4.317 ns; Loc. = M4K_X33_Y14; Fanout = 10; MEM Node = 'Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|q_b\[2\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/I/db/altsyncram_n1e1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.243 ns) + CELL(0.442 ns) 7.002 ns ALU:inst2\|LessThan0~2675 3 COMB LC_X35_Y14_N8 2 " "Info: 3: + IC(2.243 ns) + CELL(0.442 ns) = 7.002 ns; Loc. = LC_X35_Y14_N8; Fanout = 2; COMB Node = 'ALU:inst2\|LessThan0~2675'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] ALU:inst2|LessThan0~2675 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.292 ns) 7.745 ns ALU:inst2\|LessThan2~2844 4 COMB LC_X35_Y14_N7 1 " "Info: 4: + IC(0.451 ns) + CELL(0.292 ns) = 7.745 ns; Loc. = LC_X35_Y14_N7; Fanout = 1; COMB Node = 'ALU:inst2\|LessThan2~2844'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { ALU:inst2|LessThan0~2675 ALU:inst2|LessThan2~2844 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.590 ns) 8.776 ns ALU:inst2\|LessThan2~2845 5 COMB LC_X35_Y14_N1 1 " "Info: 5: + IC(0.441 ns) + CELL(0.590 ns) = 8.776 ns; Loc. = LC_X35_Y14_N1; Fanout = 1; COMB Node = 'ALU:inst2\|LessThan2~2845'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { ALU:inst2|LessThan2~2844 ALU:inst2|LessThan2~2845 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.292 ns) 10.754 ns ALU:inst2\|LessThan2~2846 6 COMB LC_X30_Y12_N6 1 " "Info: 6: + IC(1.686 ns) + CELL(0.292 ns) = 10.754 ns; Loc. = LC_X30_Y12_N6; Fanout = 1; COMB Node = 'ALU:inst2\|LessThan2~2846'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { ALU:inst2|LessThan2~2845 ALU:inst2|LessThan2~2846 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 11.050 ns ALU:inst2\|LessThan2~2848 7 COMB LC_X30_Y12_N7 1 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 11.050 ns; Loc. = LC_X30_Y12_N7; Fanout = 1; COMB Node = 'ALU:inst2\|LessThan2~2848'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst2|LessThan2~2846 ALU:inst2|LessThan2~2848 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.114 ns) 11.885 ns ALU:inst2\|Mux31~96 8 COMB LC_X31_Y12_N1 1 " "Info: 8: + IC(0.721 ns) + CELL(0.114 ns) = 11.885 ns; Loc. = LC_X31_Y12_N1; Fanout = 1; COMB Node = 'ALU:inst2\|Mux31~96'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { ALU:inst2|LessThan2~2848 ALU:inst2|Mux31~96 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 12.181 ns ALU:inst2\|Mux31~97 9 COMB LC_X31_Y12_N2 1 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 12.181 ns; Loc. = LC_X31_Y12_N2; Fanout = 1; COMB Node = 'ALU:inst2\|Mux31~97'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst2|Mux31~96 ALU:inst2|Mux31~97 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.292 ns) 12.911 ns ALU:inst2\|Mux31~91 10 COMB LC_X31_Y12_N8 2 " "Info: 10: + IC(0.438 ns) + CELL(0.292 ns) = 12.911 ns; Loc. = LC_X31_Y12_N8; Fanout = 2; COMB Node = 'ALU:inst2\|Mux31~91'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { ALU:inst2|Mux31~97 ALU:inst2|Mux31~91 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 13.402 ns Reg:inst4\|data_out\[0\] 11 REG LC_X31_Y12_N9 2 " "Info: 11: + IC(0.182 ns) + CELL(0.309 ns) = 13.402 ns; Loc. = LC_X31_Y12_N9; Fanout = 2; REG Node = 'Reg:inst4\|data_out\[0\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { ALU:inst2|Mux31~91 Reg:inst4|data_out[0] } "NODE_NAME" } } { "Reg.v" "" { Text "E:/My booK/计组/5/I/Reg.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.876 ns ( 51.31 % ) " "Info: Total cell delay = 6.876 ns ( 51.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.526 ns ( 48.69 % ) " "Info: Total interconnect delay = 6.526 ns ( 48.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.402 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] ALU:inst2|LessThan0~2675 ALU:inst2|LessThan2~2844 ALU:inst2|LessThan2~2845 ALU:inst2|LessThan2~2846 ALU:inst2|LessThan2~2848 ALU:inst2|Mux31~96 ALU:inst2|Mux31~97 ALU:inst2|Mux31~91 Reg:inst4|data_out[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.402 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] {} ALU:inst2|LessThan0~2675 {} ALU:inst2|LessThan2~2844 {} ALU:inst2|LessThan2~2845 {} ALU:inst2|LessThan2~2846 {} ALU:inst2|LessThan2~2848 {} ALU:inst2|Mux31~96 {} ALU:inst2|Mux31~97 {} ALU:inst2|Mux31~91 {} Reg:inst4|data_out[0] {} } { 0.000ns 0.000ns 2.243ns 0.451ns 0.441ns 1.686ns 0.182ns 0.721ns 0.182ns 0.438ns 0.182ns } { 0.000ns 4.317ns 0.442ns 0.292ns 0.590ns 0.292ns 0.114ns 0.114ns 0.114ns 0.292ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.074 ns - Smallest " "Info: - Smallest clock skew is -0.074 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk destination 3.111 ns + Shortest register " "Info: + Shortest clock path from clock \"PClk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 1131 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1131; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -64 520 688 -48 "PClk" "" } { 264 88 160 280 "PClk" "" } { 56 336 384 72 "PClk" "" } { 264 856 872 304 "PClk" "" } { -72 688 736 -56 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns Reg:inst4\|data_out\[0\] 2 REG LC_X31_Y12_N9 2 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X31_Y12_N9; Fanout = 2; REG Node = 'Reg:inst4\|data_out\[0\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { PClk Reg:inst4|data_out[0] } "NODE_NAME" } } { "Reg.v" "" { Text "E:/My booK/计组/5/I/Reg.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { PClk Reg:inst4|data_out[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { PClk {} PClk~out0 {} Reg:inst4|data_out[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk source 3.185 ns - Longest memory " "Info: - Longest clock path from clock \"PClk\" to source memory is 3.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 1131 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1131; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -64 520 688 -48 "PClk" "" } { 264 88 160 280 "PClk" "" } { 56 336 384 72 "PClk" "" } { 264 856 872 304 "PClk" "" } { -72 688 736 -56 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.718 ns) 3.185 ns Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0 2 MEM M4K_X33_Y14 32 " "Info: 2: + IC(0.998 ns) + CELL(0.718 ns) = 3.185 ns; Loc. = M4K_X33_Y14; Fanout = 32; MEM Node = 'Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { PClk Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/I/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 68.67 % ) " "Info: Total cell delay = 2.187 ns ( 68.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.33 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { PClk Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.185 ns" { PClk {} PClk~out0 {} Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.718ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { PClk Reg:inst4|data_out[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { PClk {} PClk~out0 {} Reg:inst4|data_out[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { PClk Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.185 ns" { PClk {} PClk~out0 {} Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.718ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/I/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Reg.v" "" { Text "E:/My booK/计组/5/I/Reg.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.402 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] ALU:inst2|LessThan0~2675 ALU:inst2|LessThan2~2844 ALU:inst2|LessThan2~2845 ALU:inst2|LessThan2~2846 ALU:inst2|LessThan2~2848 ALU:inst2|Mux31~96 ALU:inst2|Mux31~97 ALU:inst2|Mux31~91 Reg:inst4|data_out[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.402 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] {} ALU:inst2|LessThan0~2675 {} ALU:inst2|LessThan2~2844 {} ALU:inst2|LessThan2~2845 {} ALU:inst2|LessThan2~2846 {} ALU:inst2|LessThan2~2848 {} ALU:inst2|Mux31~96 {} ALU:inst2|Mux31~97 {} ALU:inst2|Mux31~91 {} Reg:inst4|data_out[0] {} } { 0.000ns 0.000ns 2.243ns 0.451ns 0.441ns 1.686ns 0.182ns 0.721ns 0.182ns 0.438ns 0.182ns } { 0.000ns 4.317ns 0.442ns 0.292ns 0.590ns 0.292ns 0.114ns 0.114ns 0.114ns 0.292ns 0.309ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { PClk Reg:inst4|data_out[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { PClk {} PClk~out0 {} Reg:inst4|data_out[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { PClk Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.185 ns" { PClk {} PClk~out0 {} Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.718ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "Regfile:inst\|RF__dual~452 IR\[20\] PClk 16.589 ns register " "Info: tsu for register \"Regfile:inst\|RF__dual~452\" (data pin = \"IR\[20\]\", clock pin = \"PClk\") is 16.589 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.722 ns + Longest pin register " "Info: + Longest pin to register delay is 19.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns IR\[20\] 1 PIN PIN_213 34 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_213; Fanout = 34; PIN Node = 'IR\[20\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[20] } "NODE_NAME" } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(9.564 ns) + CELL(0.590 ns) 11.629 ns Regfile:inst\|WideOr0~22 2 COMB LC_X30_Y11_N2 64 " "Info: 2: + IC(9.564 ns) + CELL(0.590 ns) = 11.629 ns; Loc. = LC_X30_Y11_N2; Fanout = 64; COMB Node = 'Regfile:inst\|WideOr0~22'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.154 ns" { IR[20] Regfile:inst|WideOr0~22 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/I/Regfile.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.203 ns) + CELL(0.292 ns) 14.124 ns Regfile:inst\|RF~1022 3 COMB LC_X32_Y17_N1 32 " "Info: 3: + IC(2.203 ns) + CELL(0.292 ns) = 14.124 ns; Loc. = LC_X32_Y17_N1; Fanout = 32; COMB Node = 'Regfile:inst\|RF~1022'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { Regfile:inst|WideOr0~22 Regfile:inst|RF~1022 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/I/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.483 ns) + CELL(0.115 ns) 19.722 ns Regfile:inst\|RF__dual~452 4 REG LC_X22_Y6_N5 1 " "Info: 4: + IC(5.483 ns) + CELL(0.115 ns) = 19.722 ns; Loc. = LC_X22_Y6_N5; Fanout = 1; REG Node = 'Regfile:inst\|RF__dual~452'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.598 ns" { Regfile:inst|RF~1022 Regfile:inst|RF__dual~452 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/I/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.472 ns ( 12.53 % ) " "Info: Total cell delay = 2.472 ns ( 12.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.250 ns ( 87.47 % ) " "Info: Total interconnect delay = 17.250 ns ( 87.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "19.722 ns" { IR[20] Regfile:inst|WideOr0~22 Regfile:inst|RF~1022 Regfile:inst|RF__dual~452 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "19.722 ns" { IR[20] {} IR[20]~out0 {} Regfile:inst|WideOr0~22 {} Regfile:inst|RF~1022 {} Regfile:inst|RF__dual~452 {} } { 0.000ns 0.000ns 9.564ns 2.203ns 5.483ns } { 0.000ns 1.475ns 0.590ns 0.292ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Regfile.v" "" { Text "E:/My booK/计组/5/I/Regfile.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk destination 3.170 ns - Shortest register " "Info: - Shortest clock path from clock \"PClk\" to destination register is 3.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 1131 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1131; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -64 520 688 -48 "PClk" "" } { 264 88 160 280 "PClk" "" } { 56 336 384 72 "PClk" "" } { 264 856 872 304 "PClk" "" } { -72 688 736 -56 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.711 ns) 3.170 ns Regfile:inst\|RF__dual~452 2 REG LC_X22_Y6_N5 1 " "Info: 2: + IC(0.990 ns) + CELL(0.711 ns) = 3.170 ns; Loc. = LC_X22_Y6_N5; Fanout = 1; REG Node = 'Regfile:inst\|RF__dual~452'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { PClk Regfile:inst|RF__dual~452 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/I/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.77 % ) " "Info: Total cell delay = 2.180 ns ( 68.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 31.23 % ) " "Info: Total interconnect delay = 0.990 ns ( 31.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.170 ns" { PClk Regfile:inst|RF__dual~452 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.170 ns" { PClk {} PClk~out0 {} Regfile:inst|RF__dual~452 {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "19.722 ns" { IR[20] Regfile:inst|WideOr0~22 Regfile:inst|RF~1022 Regfile:inst|RF__dual~452 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "19.722 ns" { IR[20] {} IR[20]~out0 {} Regfile:inst|WideOr0~22 {} Regfile:inst|RF~1022 {} Regfile:inst|RF__dual~452 {} } { 0.000ns 0.000ns 9.564ns 2.203ns 5.483ns } { 0.000ns 1.475ns 0.590ns 0.292ns 0.115ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.170 ns" { PClk Regfile:inst|RF__dual~452 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.170 ns" { PClk {} PClk~out0 {} Regfile:inst|RF__dual~452 {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "PClk DataALU\[0\] Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0 23.140 ns memory " "Info: tco from clock \"PClk\" to destination pin \"DataALU\[0\]\" through memory \"Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0\" is 23.140 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk source 3.185 ns + Longest memory " "Info: + Longest clock path from clock \"PClk\" to source memory is 3.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 1131 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1131; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -64 520 688 -48 "PClk" "" } { 264 88 160 280 "PClk" "" } { 56 336 384 72 "PClk" "" } { 264 856 872 304 "PClk" "" } { -72 688 736 -56 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.718 ns) 3.185 ns Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0 2 MEM M4K_X33_Y14 32 " "Info: 2: + IC(0.998 ns) + CELL(0.718 ns) = 3.185 ns; Loc. = M4K_X33_Y14; Fanout = 32; MEM Node = 'Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { PClk Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/I/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 68.67 % ) " "Info: Total cell delay = 2.187 ns ( 68.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.33 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { PClk Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.185 ns" { PClk {} PClk~out0 {} Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.718ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/I/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.305 ns + Longest memory pin " "Info: + Longest memory to pin delay is 19.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0 1 MEM M4K_X33_Y14 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X33_Y14; Fanout = 32; MEM Node = 'Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|ram_block1a31~portb_address_reg0'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/I/db/altsyncram_n1e1.tdf" 967 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.317 ns) 4.317 ns Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|q_b\[2\] 2 MEM M4K_X33_Y14 10 " "Info: 2: + IC(0.000 ns) + CELL(4.317 ns) = 4.317 ns; Loc. = M4K_X33_Y14; Fanout = 10; MEM Node = 'Regfile:inst\|altsyncram:RF_rtl_0\|altsyncram_n1e1:auto_generated\|q_b\[2\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] } "NODE_NAME" } } { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/I/db/altsyncram_n1e1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.243 ns) + CELL(0.442 ns) 7.002 ns ALU:inst2\|LessThan0~2675 3 COMB LC_X35_Y14_N8 2 " "Info: 3: + IC(2.243 ns) + CELL(0.442 ns) = 7.002 ns; Loc. = LC_X35_Y14_N8; Fanout = 2; COMB Node = 'ALU:inst2\|LessThan0~2675'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] ALU:inst2|LessThan0~2675 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.292 ns) 7.745 ns ALU:inst2\|LessThan2~2844 4 COMB LC_X35_Y14_N7 1 " "Info: 4: + IC(0.451 ns) + CELL(0.292 ns) = 7.745 ns; Loc. = LC_X35_Y14_N7; Fanout = 1; COMB Node = 'ALU:inst2\|LessThan2~2844'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { ALU:inst2|LessThan0~2675 ALU:inst2|LessThan2~2844 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.590 ns) 8.776 ns ALU:inst2\|LessThan2~2845 5 COMB LC_X35_Y14_N1 1 " "Info: 5: + IC(0.441 ns) + CELL(0.590 ns) = 8.776 ns; Loc. = LC_X35_Y14_N1; Fanout = 1; COMB Node = 'ALU:inst2\|LessThan2~2845'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { ALU:inst2|LessThan2~2844 ALU:inst2|LessThan2~2845 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.292 ns) 10.754 ns ALU:inst2\|LessThan2~2846 6 COMB LC_X30_Y12_N6 1 " "Info: 6: + IC(1.686 ns) + CELL(0.292 ns) = 10.754 ns; Loc. = LC_X30_Y12_N6; Fanout = 1; COMB Node = 'ALU:inst2\|LessThan2~2846'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { ALU:inst2|LessThan2~2845 ALU:inst2|LessThan2~2846 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 11.050 ns ALU:inst2\|LessThan2~2848 7 COMB LC_X30_Y12_N7 1 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 11.050 ns; Loc. = LC_X30_Y12_N7; Fanout = 1; COMB Node = 'ALU:inst2\|LessThan2~2848'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst2|LessThan2~2846 ALU:inst2|LessThan2~2848 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.114 ns) 11.885 ns ALU:inst2\|Mux31~96 8 COMB LC_X31_Y12_N1 1 " "Info: 8: + IC(0.721 ns) + CELL(0.114 ns) = 11.885 ns; Loc. = LC_X31_Y12_N1; Fanout = 1; COMB Node = 'ALU:inst2\|Mux31~96'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { ALU:inst2|LessThan2~2848 ALU:inst2|Mux31~96 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 12.181 ns ALU:inst2\|Mux31~97 9 COMB LC_X31_Y12_N2 1 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 12.181 ns; Loc. = LC_X31_Y12_N2; Fanout = 1; COMB Node = 'ALU:inst2\|Mux31~97'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst2|Mux31~96 ALU:inst2|Mux31~97 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.292 ns) 12.911 ns ALU:inst2\|Mux31~91 10 COMB LC_X31_Y12_N8 2 " "Info: 10: + IC(0.438 ns) + CELL(0.292 ns) = 12.911 ns; Loc. = LC_X31_Y12_N8; Fanout = 2; COMB Node = 'ALU:inst2\|Mux31~91'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { ALU:inst2|Mux31~97 ALU:inst2|Mux31~91 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 13.207 ns ALU:inst2\|Mux31~95 11 COMB LC_X31_Y12_N9 1 " "Info: 11: + IC(0.182 ns) + CELL(0.114 ns) = 13.207 ns; Loc. = LC_X31_Y12_N9; Fanout = 1; COMB Node = 'ALU:inst2\|Mux31~95'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst2|Mux31~91 ALU:inst2|Mux31~95 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/I/ALU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.974 ns) + CELL(2.124 ns) 19.305 ns DataALU\[0\] 12 PIN PIN_136 0 " "Info: 12: + IC(3.974 ns) + CELL(2.124 ns) = 19.305 ns; Loc. = PIN_136; Fanout = 0; PIN Node = 'DataALU\[0\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.098 ns" { ALU:inst2|Mux31~95 DataALU[0] } "NODE_NAME" } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -48 848 864 128 "DataALU\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.805 ns ( 45.61 % ) " "Info: Total cell delay = 8.805 ns ( 45.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.500 ns ( 54.39 % ) " "Info: Total interconnect delay = 10.500 ns ( 54.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "19.305 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] ALU:inst2|LessThan0~2675 ALU:inst2|LessThan2~2844 ALU:inst2|LessThan2~2845 ALU:inst2|LessThan2~2846 ALU:inst2|LessThan2~2848 ALU:inst2|Mux31~96 ALU:inst2|Mux31~97 ALU:inst2|Mux31~91 ALU:inst2|Mux31~95 DataALU[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "19.305 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] {} ALU:inst2|LessThan0~2675 {} ALU:inst2|LessThan2~2844 {} ALU:inst2|LessThan2~2845 {} ALU:inst2|LessThan2~2846 {} ALU:inst2|LessThan2~2848 {} ALU:inst2|Mux31~96 {} ALU:inst2|Mux31~97 {} ALU:inst2|Mux31~91 {} ALU:inst2|Mux31~95 {} DataALU[0] {} } { 0.000ns 0.000ns 2.243ns 0.451ns 0.441ns 1.686ns 0.182ns 0.721ns 0.182ns 0.438ns 0.182ns 3.974ns } { 0.000ns 4.317ns 0.442ns 0.292ns 0.590ns 0.292ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { PClk Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.185 ns" { PClk {} PClk~out0 {} Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.718ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "19.305 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] ALU:inst2|LessThan0~2675 ALU:inst2|LessThan2~2844 ALU:inst2|LessThan2~2845 ALU:inst2|LessThan2~2846 ALU:inst2|LessThan2~2848 ALU:inst2|Mux31~96 ALU:inst2|Mux31~97 ALU:inst2|Mux31~91 ALU:inst2|Mux31~95 DataALU[0] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "19.305 ns" { Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|ram_block1a31~portb_address_reg0 {} Regfile:inst|altsyncram:RF_rtl_0|altsyncram_n1e1:auto_generated|q_b[2] {} ALU:inst2|LessThan0~2675 {} ALU:inst2|LessThan2~2844 {} ALU:inst2|LessThan2~2845 {} ALU:inst2|LessThan2~2846 {} ALU:inst2|LessThan2~2848 {} ALU:inst2|Mux31~96 {} ALU:inst2|Mux31~97 {} ALU:inst2|Mux31~91 {} ALU:inst2|Mux31~95 {} DataALU[0] {} } { 0.000ns 0.000ns 2.243ns 0.451ns 0.441ns 1.686ns 0.182ns 0.721ns 0.182ns 0.438ns 0.182ns 3.974ns } { 0.000ns 4.317ns 0.442ns 0.292ns 0.590ns 0.292ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "RegToSee\[3\] Data\[21\] 26.220 ns Longest " "Info: Longest tpd from source pin \"RegToSee\[3\]\" to destination pin \"Data\[21\]\" is 26.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns RegToSee\[3\] 1 PIN PIN_86 240 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_86; Fanout = 240; PIN Node = 'RegToSee\[3\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegToSee[3] } "NODE_NAME" } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 248 40 56 439 "RegToSee\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.877 ns) + CELL(0.590 ns) 10.942 ns Regfile:inst\|RF__dual~32868 2 COMB LC_X29_Y16_N8 1 " "Info: 2: + IC(8.877 ns) + CELL(0.590 ns) = 10.942 ns; Loc. = LC_X29_Y16_N8; Fanout = 1; COMB Node = 'Regfile:inst\|RF__dual~32868'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.467 ns" { RegToSee[3] Regfile:inst|RF__dual~32868 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/I/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.442 ns) 13.387 ns Regfile:inst\|RF__dual~32869 3 COMB LC_X28_Y15_N8 1 " "Info: 3: + IC(2.003 ns) + CELL(0.442 ns) = 13.387 ns; Loc. = LC_X28_Y15_N8; Fanout = 1; COMB Node = 'Regfile:inst\|RF__dual~32869'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.445 ns" { Regfile:inst|RF__dual~32868 Regfile:inst|RF__dual~32869 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/I/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.114 ns) 14.658 ns Regfile:inst\|RF__dual~32872 4 COMB LC_X26_Y15_N4 1 " "Info: 4: + IC(1.157 ns) + CELL(0.114 ns) = 14.658 ns; Loc. = LC_X26_Y15_N4; Fanout = 1; COMB Node = 'Regfile:inst\|RF__dual~32872'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { Regfile:inst|RF__dual~32869 Regfile:inst|RF__dual~32872 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/I/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.576 ns) + CELL(0.590 ns) 17.824 ns Regfile:inst\|RF__dual~32875 5 COMB LC_X21_Y7_N4 1 " "Info: 5: + IC(2.576 ns) + CELL(0.590 ns) = 17.824 ns; Loc. = LC_X21_Y7_N4; Fanout = 1; COMB Node = 'Regfile:inst\|RF__dual~32875'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { Regfile:inst|RF__dual~32872 Regfile:inst|RF__dual~32875 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/I/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.109 ns) + CELL(0.590 ns) 20.523 ns Regfile:inst\|RF__dual~32886 6 COMB LC_X22_Y16_N0 1 " "Info: 6: + IC(2.109 ns) + CELL(0.590 ns) = 20.523 ns; Loc. = LC_X22_Y16_N0; Fanout = 1; COMB Node = 'Regfile:inst\|RF__dual~32886'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { Regfile:inst|RF__dual~32875 Regfile:inst|RF__dual~32886 } "NODE_NAME" } } { "Regfile.v" "" { Text "E:/My booK/计组/5/I/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.589 ns) + CELL(2.108 ns) 26.220 ns Data\[21\] 7 PIN PIN_226 0 " "Info: 7: + IC(3.589 ns) + CELL(2.108 ns) = 26.220 ns; Loc. = PIN_226; Fanout = 0; PIN Node = 'Data\[21\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.697 ns" { Regfile:inst|RF__dual~32886 Data[21] } "NODE_NAME" } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { 232 120 296 248 "Data\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.909 ns ( 22.54 % ) " "Info: Total cell delay = 5.909 ns ( 22.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "20.311 ns ( 77.46 % ) " "Info: Total interconnect delay = 20.311 ns ( 77.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "26.220 ns" { RegToSee[3] Regfile:inst|RF__dual~32868 Regfile:inst|RF__dual~32869 Regfile:inst|RF__dual~32872 Regfile:inst|RF__dual~32875 Regfile:inst|RF__dual~32886 Data[21] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "26.220 ns" { RegToSee[3] {} RegToSee[3]~out0 {} Regfile:inst|RF__dual~32868 {} Regfile:inst|RF__dual~32869 {} Regfile:inst|RF__dual~32872 {} Regfile:inst|RF__dual~32875 {} Regfile:inst|RF__dual~32886 {} Data[21] {} } { 0.000ns 0.000ns 8.877ns 2.003ns 1.157ns 2.576ns 2.109ns 3.589ns } { 0.000ns 1.475ns 0.590ns 0.442ns 0.114ns 0.590ns 0.590ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "Reg:inst4\|data_out\[10\] IR\[10\] PClk -1.302 ns register " "Info: th for register \"Reg:inst4\|data_out\[10\]\" (data pin = \"IR\[10\]\", clock pin = \"PClk\") is -1.302 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk destination 3.111 ns + Longest register " "Info: + Longest clock path from clock \"PClk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 1131 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1131; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -64 520 688 -48 "PClk" "" } { 264 88 160 280 "PClk" "" } { 56 336 384 72 "PClk" "" } { 264 856 872 304 "PClk" "" } { -72 688 736 -56 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns Reg:inst4\|data_out\[10\] 2 REG LC_X32_Y12_N2 2 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X32_Y12_N2; Fanout = 2; REG Node = 'Reg:inst4\|data_out\[10\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { PClk Reg:inst4|data_out[10] } "NODE_NAME" } } { "Reg.v" "" { Text "E:/My booK/计组/5/I/Reg.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { PClk Reg:inst4|data_out[10] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { PClk {} PClk~out0 {} Reg:inst4|data_out[10] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Reg.v" "" { Text "E:/My booK/计组/5/I/Reg.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.428 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IR\[10\] 1 PIN PIN_152 9 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 9; PIN Node = 'IR\[10\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[10] } "NODE_NAME" } } { "I.bdf" "" { Schematic "E:/My booK/计组/5/I/I.bdf" { { -40 520 688 -24 "IR\[31..0\]" "" } { 72 40 99 88 "IR\[25..21\]" "" } { 104 40 99 120 "IR\[20..16\]" "" } { -48 688 741 -32 "IR\[31..0\]" "" } { 312 304 357 328 "IR\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.481 ns) + CELL(0.478 ns) 4.428 ns Reg:inst4\|data_out\[10\] 2 REG LC_X32_Y12_N2 2 " "Info: 2: + IC(2.481 ns) + CELL(0.478 ns) = 4.428 ns; Loc. = LC_X32_Y12_N2; Fanout = 2; REG Node = 'Reg:inst4\|data_out\[10\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.959 ns" { IR[10] Reg:inst4|data_out[10] } "NODE_NAME" } } { "Reg.v" "" { Text "E:/My booK/计组/5/I/Reg.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.947 ns ( 43.97 % ) " "Info: Total cell delay = 1.947 ns ( 43.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.481 ns ( 56.03 % ) " "Info: Total interconnect delay = 2.481 ns ( 56.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.428 ns" { IR[10] Reg:inst4|data_out[10] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.428 ns" { IR[10] {} IR[10]~out0 {} Reg:inst4|data_out[10] {} } { 0.000ns 0.000ns 2.481ns } { 0.000ns 1.469ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { PClk Reg:inst4|data_out[10] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { PClk {} PClk~out0 {} Reg:inst4|data_out[10] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.428 ns" { IR[10] Reg:inst4|data_out[10] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.428 ns" { IR[10] {} IR[10]~out0 {} Reg:inst4|data_out[10] {} } { 0.000ns 0.000ns 2.481ns } { 0.000ns 1.469ns 0.478ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "153 " "Info: Allocated 153 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 19 21:37:11 2010 " "Info: Processing ended: Mon Jul 19 21:37:11 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
