
004_NVIC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000244  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003ec  080003f4  000103f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003ec  080003ec  000103f4  2**0
                  CONTENTS
  4 .ARM          00000000  080003ec  080003ec  000103f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003ec  080003f4  000103f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003ec  080003ec  000103ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080003f0  080003f0  000103f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000103f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000103f4  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  000103f4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000158  00000000  00000000  0001041e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000000cb  00000000  00000000  00010576  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000058  00000000  00000000  00010648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000040  00000000  00000000  000106a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000fa6  00000000  00000000  000106e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000004a2  00000000  00000000  00011686  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00003dff  00000000  00000000  00011b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00015927  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000000a0  00000000  00000000  0001597c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	080003d4 	.word	0x080003d4

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	080003d4 	.word	0x080003d4

080001e8 <main>:
#define NVIC_ISER 	(*((volatile uint32_t *)0xE000E100))

void delay(uint32_t n);

int main()
{
 80001e8:	b480      	push	{r7}
 80001ea:	af00      	add	r7, sp, #0
	// Configure Clock
	RCC_AHB1ENR |=	(BIT(0)|BIT(3));	//	Enable Clock to Port A & Port D.
 80001ec:	4b21      	ldr	r3, [pc, #132]	; (8000274 <main+0x8c>)
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	4a20      	ldr	r2, [pc, #128]	; (8000274 <main+0x8c>)
 80001f2:	f043 0309 	orr.w	r3, r3, #9
 80001f6:	6013      	str	r3, [r2, #0]

	// GPIO Configuration
	GPIOA_MODER &= ~(BIT(0)|BIT(1));	//	Enable Input for PA0 (user Switch)
 80001f8:	4b1f      	ldr	r3, [pc, #124]	; (8000278 <main+0x90>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	4a1e      	ldr	r2, [pc, #120]	; (8000278 <main+0x90>)
 80001fe:	f023 0303 	bic.w	r3, r3, #3
 8000202:	6013      	str	r3, [r2, #0]
	GPIOA_PUPDR &= ~(BIT(0)|BIT(1));
 8000204:	4b1d      	ldr	r3, [pc, #116]	; (800027c <main+0x94>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4a1c      	ldr	r2, [pc, #112]	; (800027c <main+0x94>)
 800020a:	f023 0303 	bic.w	r3, r3, #3
 800020e:	6013      	str	r3, [r2, #0]
	GPIOA_PUPDR |= 	 BIT(1);			//	Enable PullDown for PA0
 8000210:	4b1a      	ldr	r3, [pc, #104]	; (800027c <main+0x94>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	4a19      	ldr	r2, [pc, #100]	; (800027c <main+0x94>)
 8000216:	f043 0302 	orr.w	r3, r3, #2
 800021a:	6013      	str	r3, [r2, #0]

	GPIOD_MODER &= ~(BIT(27)|BIT(26));
 800021c:	4b18      	ldr	r3, [pc, #96]	; (8000280 <main+0x98>)
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	4a17      	ldr	r2, [pc, #92]	; (8000280 <main+0x98>)
 8000222:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000226:	6013      	str	r3, [r2, #0]
	GPIOD_MODER |= 	 BIT(26);			//	Enable Output for PD13 (orange LED)
 8000228:	4b15      	ldr	r3, [pc, #84]	; (8000280 <main+0x98>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a14      	ldr	r2, [pc, #80]	; (8000280 <main+0x98>)
 800022e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000232:	6013      	str	r3, [r2, #0]

	//	External Interrupt Configuration
	RCC_APB2ENR |= BIT(14);				//	Enable clock to SYSCFG
 8000234:	4b13      	ldr	r3, [pc, #76]	; (8000284 <main+0x9c>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	4a12      	ldr	r2, [pc, #72]	; (8000284 <main+0x9c>)
 800023a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800023e:	6013      	str	r3, [r2, #0]
	SYSCFG &= ~(0xF);					//	Connect PA0 to EXTI0.
 8000240:	4b11      	ldr	r3, [pc, #68]	; (8000288 <main+0xa0>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	4a10      	ldr	r2, [pc, #64]	; (8000288 <main+0xa0>)
 8000246:	f023 030f 	bic.w	r3, r3, #15
 800024a:	6013      	str	r3, [r2, #0]

	EXTI_IMR |= BIT(0);
 800024c:	4b0f      	ldr	r3, [pc, #60]	; (800028c <main+0xa4>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	4a0e      	ldr	r2, [pc, #56]	; (800028c <main+0xa4>)
 8000252:	f043 0301 	orr.w	r3, r3, #1
 8000256:	6013      	str	r3, [r2, #0]
	EXTI_RTSR |= BIT(0);
 8000258:	4b0d      	ldr	r3, [pc, #52]	; (8000290 <main+0xa8>)
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	4a0c      	ldr	r2, [pc, #48]	; (8000290 <main+0xa8>)
 800025e:	f043 0301 	orr.w	r3, r3, #1
 8000262:	6013      	str	r3, [r2, #0]

	NVIC_ISER |= BIT(6);
 8000264:	4b0b      	ldr	r3, [pc, #44]	; (8000294 <main+0xac>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	4a0a      	ldr	r2, [pc, #40]	; (8000294 <main+0xac>)
 800026a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800026e:	6013      	str	r3, [r2, #0]

	while(1)
 8000270:	e7fe      	b.n	8000270 <main+0x88>
 8000272:	bf00      	nop
 8000274:	40023830 	.word	0x40023830
 8000278:	40020000 	.word	0x40020000
 800027c:	4002000c 	.word	0x4002000c
 8000280:	40020c00 	.word	0x40020c00
 8000284:	40023844 	.word	0x40023844
 8000288:	40013808 	.word	0x40013808
 800028c:	40013c00 	.word	0x40013c00
 8000290:	40013c08 	.word	0x40013c08
 8000294:	e000e100 	.word	0xe000e100

08000298 <EXTI0_IRQHandler>:
	}
	return 0;
}

void EXTI0_IRQHandler(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af00      	add	r7, sp, #0
	EXTI_PR |= BIT(0);
 800029e:	4b14      	ldr	r3, [pc, #80]	; (80002f0 <EXTI0_IRQHandler+0x58>)
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	4a13      	ldr	r2, [pc, #76]	; (80002f0 <EXTI0_IRQHandler+0x58>)
 80002a4:	f043 0301 	orr.w	r3, r3, #1
 80002a8:	6013      	str	r3, [r2, #0]
	for(uint8_t i = 0;i < 3;i++)
 80002aa:	2300      	movs	r3, #0
 80002ac:	71fb      	strb	r3, [r7, #7]
 80002ae:	e016      	b.n	80002de <EXTI0_IRQHandler+0x46>
	{
		GPIOD_ODR |= BIT(13);
 80002b0:	4b10      	ldr	r3, [pc, #64]	; (80002f4 <EXTI0_IRQHandler+0x5c>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	4a0f      	ldr	r2, [pc, #60]	; (80002f4 <EXTI0_IRQHandler+0x5c>)
 80002b6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80002ba:	6013      	str	r3, [r2, #0]
		delay(500);
 80002bc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002c0:	f000 f81a 	bl	80002f8 <delay>
		GPIOD_ODR &= ~BIT(13);
 80002c4:	4b0b      	ldr	r3, [pc, #44]	; (80002f4 <EXTI0_IRQHandler+0x5c>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	4a0a      	ldr	r2, [pc, #40]	; (80002f4 <EXTI0_IRQHandler+0x5c>)
 80002ca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80002ce:	6013      	str	r3, [r2, #0]
		delay(500);
 80002d0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002d4:	f000 f810 	bl	80002f8 <delay>
	for(uint8_t i = 0;i < 3;i++)
 80002d8:	79fb      	ldrb	r3, [r7, #7]
 80002da:	3301      	adds	r3, #1
 80002dc:	71fb      	strb	r3, [r7, #7]
 80002de:	79fb      	ldrb	r3, [r7, #7]
 80002e0:	2b02      	cmp	r3, #2
 80002e2:	d9e5      	bls.n	80002b0 <EXTI0_IRQHandler+0x18>
	}
}
 80002e4:	bf00      	nop
 80002e6:	bf00      	nop
 80002e8:	3708      	adds	r7, #8
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bd80      	pop	{r7, pc}
 80002ee:	bf00      	nop
 80002f0:	40013c14 	.word	0x40013c14
 80002f4:	40020c14 	.word	0x40020c14

080002f8 <delay>:

void delay(uint32_t n)
{
 80002f8:	b480      	push	{r7}
 80002fa:	b085      	sub	sp, #20
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	6078      	str	r0, [r7, #4]
	for(uint32_t i = 0;i < n ;i++)
 8000300:	2300      	movs	r3, #0
 8000302:	60fb      	str	r3, [r7, #12]
 8000304:	e00d      	b.n	8000322 <delay+0x2a>
		for(uint32_t j = 0;j < 3129 ;j++);
 8000306:	2300      	movs	r3, #0
 8000308:	60bb      	str	r3, [r7, #8]
 800030a:	e002      	b.n	8000312 <delay+0x1a>
 800030c:	68bb      	ldr	r3, [r7, #8]
 800030e:	3301      	adds	r3, #1
 8000310:	60bb      	str	r3, [r7, #8]
 8000312:	68bb      	ldr	r3, [r7, #8]
 8000314:	f640 4238 	movw	r2, #3128	; 0xc38
 8000318:	4293      	cmp	r3, r2
 800031a:	d9f7      	bls.n	800030c <delay+0x14>
	for(uint32_t i = 0;i < n ;i++)
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	3301      	adds	r3, #1
 8000320:	60fb      	str	r3, [r7, #12]
 8000322:	68fa      	ldr	r2, [r7, #12]
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	429a      	cmp	r2, r3
 8000328:	d3ed      	bcc.n	8000306 <delay+0xe>
}
 800032a:	bf00      	nop
 800032c:	bf00      	nop
 800032e:	3714      	adds	r7, #20
 8000330:	46bd      	mov	sp, r7
 8000332:	bc80      	pop	{r7}
 8000334:	4770      	bx	lr
	...

08000338 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000338:	480d      	ldr	r0, [pc, #52]	; (8000370 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800033a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800033c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000340:	480c      	ldr	r0, [pc, #48]	; (8000374 <LoopForever+0x6>)
  ldr r1, =_edata
 8000342:	490d      	ldr	r1, [pc, #52]	; (8000378 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000344:	4a0d      	ldr	r2, [pc, #52]	; (800037c <LoopForever+0xe>)
  movs r3, #0
 8000346:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000348:	e002      	b.n	8000350 <LoopCopyDataInit>

0800034a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800034a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800034c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800034e:	3304      	adds	r3, #4

08000350 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000350:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000352:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000354:	d3f9      	bcc.n	800034a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000356:	4a0a      	ldr	r2, [pc, #40]	; (8000380 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000358:	4c0a      	ldr	r4, [pc, #40]	; (8000384 <LoopForever+0x16>)
  movs r3, #0
 800035a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800035c:	e001      	b.n	8000362 <LoopFillZerobss>

0800035e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800035e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000360:	3204      	adds	r2, #4

08000362 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000362:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000364:	d3fb      	bcc.n	800035e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000366:	f000 f811 	bl	800038c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800036a:	f7ff ff3d 	bl	80001e8 <main>

0800036e <LoopForever>:

LoopForever:
    b LoopForever
 800036e:	e7fe      	b.n	800036e <LoopForever>
  ldr   r0, =_estack
 8000370:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000374:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000378:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800037c:	080003f4 	.word	0x080003f4
  ldr r2, =_sbss
 8000380:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000384:	2000001c 	.word	0x2000001c

08000388 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000388:	e7fe      	b.n	8000388 <ADC_IRQHandler>
	...

0800038c <__libc_init_array>:
 800038c:	b570      	push	{r4, r5, r6, lr}
 800038e:	4d0d      	ldr	r5, [pc, #52]	; (80003c4 <__libc_init_array+0x38>)
 8000390:	4c0d      	ldr	r4, [pc, #52]	; (80003c8 <__libc_init_array+0x3c>)
 8000392:	1b64      	subs	r4, r4, r5
 8000394:	10a4      	asrs	r4, r4, #2
 8000396:	2600      	movs	r6, #0
 8000398:	42a6      	cmp	r6, r4
 800039a:	d109      	bne.n	80003b0 <__libc_init_array+0x24>
 800039c:	4d0b      	ldr	r5, [pc, #44]	; (80003cc <__libc_init_array+0x40>)
 800039e:	4c0c      	ldr	r4, [pc, #48]	; (80003d0 <__libc_init_array+0x44>)
 80003a0:	f000 f818 	bl	80003d4 <_init>
 80003a4:	1b64      	subs	r4, r4, r5
 80003a6:	10a4      	asrs	r4, r4, #2
 80003a8:	2600      	movs	r6, #0
 80003aa:	42a6      	cmp	r6, r4
 80003ac:	d105      	bne.n	80003ba <__libc_init_array+0x2e>
 80003ae:	bd70      	pop	{r4, r5, r6, pc}
 80003b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80003b4:	4798      	blx	r3
 80003b6:	3601      	adds	r6, #1
 80003b8:	e7ee      	b.n	8000398 <__libc_init_array+0xc>
 80003ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80003be:	4798      	blx	r3
 80003c0:	3601      	adds	r6, #1
 80003c2:	e7f2      	b.n	80003aa <__libc_init_array+0x1e>
 80003c4:	080003ec 	.word	0x080003ec
 80003c8:	080003ec 	.word	0x080003ec
 80003cc:	080003ec 	.word	0x080003ec
 80003d0:	080003f0 	.word	0x080003f0

080003d4 <_init>:
 80003d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003d6:	bf00      	nop
 80003d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003da:	bc08      	pop	{r3}
 80003dc:	469e      	mov	lr, r3
 80003de:	4770      	bx	lr

080003e0 <_fini>:
 80003e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003e2:	bf00      	nop
 80003e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003e6:	bc08      	pop	{r3}
 80003e8:	469e      	mov	lr, r3
 80003ea:	4770      	bx	lr
