// Seed: 249454303
`timescale 1ps / 1 ps `resetall `timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  type_8(
      id_3, (id_2), 1, id_4
  );
  assign id_5 = id_3;
  assign id_1 = id_3;
  logic id_5;
  type_10 id_7 (
      .id_0(((1))),
      .id_1(1),
      .id_2(1'h0),
      .id_3(1),
      .id_4(1),
      .id_5(1)
  );
endmodule
