/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [20:0] _04_;
  wire [10:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_35z;
  wire [9:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [25:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [19:0] celloutsig_0_43z;
  wire [6:0] celloutsig_0_45z;
  wire [20:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire [7:0] celloutsig_0_6z;
  wire [14:0] celloutsig_0_71z;
  wire [18:0] celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [32:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire [13:0] celloutsig_1_14z;
  wire [10:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = celloutsig_0_17z ? celloutsig_0_15z : celloutsig_0_33z;
  assign celloutsig_0_67z = in_data[39] ? celloutsig_0_22z[1] : celloutsig_0_43z[18];
  assign celloutsig_1_9z = celloutsig_1_2z ? celloutsig_1_4z[3] : celloutsig_1_1z;
  assign celloutsig_0_1z = in_data[26] ? in_data[49] : in_data[22];
  assign celloutsig_0_40z = ~(celloutsig_0_30z & celloutsig_0_38z);
  assign celloutsig_0_8z = ~(celloutsig_0_0z & celloutsig_0_7z);
  assign celloutsig_0_0z = ~in_data[84];
  assign celloutsig_0_68z = ~celloutsig_0_1z;
  assign celloutsig_0_27z = ~celloutsig_0_14z[11];
  assign celloutsig_0_42z = celloutsig_0_39z | ~(celloutsig_0_40z);
  assign celloutsig_1_1z = celloutsig_1_0z | ~(in_data[147]);
  assign celloutsig_0_7z = celloutsig_0_1z | ~(celloutsig_0_6z[7]);
  assign celloutsig_0_20z = _00_ | ~(celloutsig_0_13z[0]);
  assign celloutsig_0_26z = in_data[81] | ~(celloutsig_0_1z);
  assign celloutsig_0_28z = in_data[84] | ~(celloutsig_0_4z);
  assign celloutsig_1_17z = celloutsig_1_0z | celloutsig_1_7z[3];
  assign celloutsig_0_4z = ~(_02_ ^ in_data[85]);
  assign celloutsig_1_2z = ~(in_data[134] ^ in_data[158]);
  assign celloutsig_0_17z = ~(celloutsig_0_16z ^ celloutsig_0_1z);
  assign celloutsig_0_35z = { celloutsig_0_34z[0], celloutsig_0_0z, _03_[2], _01_, _00_ } + celloutsig_0_14z[10:6];
  assign celloutsig_0_3z = { in_data[35:11], celloutsig_0_1z } + in_data[62:37];
  assign celloutsig_0_46z = { in_data[48:35], celloutsig_0_32z, celloutsig_0_11z } + { celloutsig_0_36z[8:2], celloutsig_0_39z, celloutsig_0_33z, _02_, _04_[10:9], celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_45z };
  assign celloutsig_0_74z = { _03_[2], _01_, _00_, celloutsig_0_33z, celloutsig_0_71z } + celloutsig_0_3z[25:7];
  assign celloutsig_1_4z = in_data[143:140] + { in_data[118], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_10z = celloutsig_1_4z[3:1] + { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_9z, _05_[9:6], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_4z } + { celloutsig_1_12z[11:9], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_11z = { _02_, _02_, _04_[10:9], celloutsig_0_10z, celloutsig_0_10z } + { _03_[2], _01_, _00_, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z };
  reg [3:0] _33_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _33_ <= 4'h0;
    else _33_ <= { celloutsig_1_9z, celloutsig_1_10z };
  assign _05_[9:6] = _33_;
  reg [2:0] _34_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _34_ <= 3'h0;
    else _34_ <= { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign { _03_[2], _01_, _00_ } = _34_;
  reg [2:0] _35_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _35_ <= 3'h0;
    else _35_ <= { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _02_, _04_[10:9] } = _35_;
  assign celloutsig_0_14z = { celloutsig_0_6z[1], _03_[2], _01_, _00_, celloutsig_0_6z } & { celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_37z = { celloutsig_0_5z[3:1], celloutsig_0_24z } / { 1'h1, celloutsig_0_25z[2], celloutsig_0_32z, celloutsig_0_20z };
  assign celloutsig_1_8z = celloutsig_1_6z & ~(celloutsig_1_6z);
  assign celloutsig_1_19z = celloutsig_1_14z[12] & ~(celloutsig_1_13z[6]);
  assign celloutsig_0_36z = { celloutsig_0_13z[4:1], celloutsig_0_32z, celloutsig_0_20z, celloutsig_0_29z, celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_24z } * { celloutsig_0_3z[10:2], celloutsig_0_24z };
  assign celloutsig_0_43z = { celloutsig_0_35z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_8z } * { celloutsig_0_36z[9:6], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_33z, celloutsig_0_24z, celloutsig_0_33z, celloutsig_0_4z };
  assign celloutsig_0_25z = { celloutsig_0_11z[5:2], celloutsig_0_15z } * { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_34z = { celloutsig_0_6z[2:0], celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_12z } | { celloutsig_0_10z, _02_, _04_[10:9], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_15z };
  assign celloutsig_0_71z = { celloutsig_0_3z[24:17], celloutsig_0_12z, _02_, _04_[10:9], celloutsig_0_27z } | { celloutsig_0_46z[10:2], celloutsig_0_42z, _03_[2], _01_, _00_, celloutsig_0_24z, celloutsig_0_67z };
  assign celloutsig_0_13z = { celloutsig_0_11z[4:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z } | { celloutsig_0_11z[4:3], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_32z = | { celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_8z, in_data[70:59] };
  assign celloutsig_0_38z = | { celloutsig_0_35z[0], celloutsig_0_24z, celloutsig_0_6z };
  assign celloutsig_0_75z = | { celloutsig_0_68z, celloutsig_0_37z[3:2] };
  assign celloutsig_1_5z = | { celloutsig_1_4z[3:2], celloutsig_1_2z };
  assign celloutsig_0_18z = | { celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_11z[3:2], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_33z = ^ { in_data[52:51], celloutsig_0_4z, _03_[2], _01_, _00_, in_data[84] };
  assign celloutsig_1_0z = ^ in_data[139:132];
  assign celloutsig_1_3z = ^ in_data[157:143];
  assign celloutsig_1_6z = ^ { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_11z = ^ { celloutsig_1_4z[1:0], celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_15z = ^ { celloutsig_0_11z, _03_[2], _01_, _00_ };
  assign celloutsig_0_21z = ^ { celloutsig_0_5z[5], celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_16z };
  assign celloutsig_1_7z = in_data[127:122] << { celloutsig_1_4z[2:0], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_16z[8:0], celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z } >> { celloutsig_1_7z, celloutsig_1_13z };
  assign celloutsig_0_45z = { celloutsig_0_3z[19:15], celloutsig_0_26z, celloutsig_0_40z } <<< { celloutsig_0_5z[5:1], celloutsig_0_20z, celloutsig_0_24z };
  assign celloutsig_0_5z = { celloutsig_0_3z[3], _02_, _04_[10:9], celloutsig_0_0z, celloutsig_0_1z } <<< in_data[83:78];
  assign celloutsig_1_13z = in_data[191:184] <<< { celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_1_14z = { celloutsig_1_13z[6:4], celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_9z } <<< { celloutsig_1_7z[4], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_12z = { _02_, _04_[10:9] } <<< { celloutsig_0_3z[5:4], celloutsig_0_1z };
  assign celloutsig_0_6z = in_data[46:39] - { in_data[82:76], celloutsig_0_4z };
  assign celloutsig_1_12z = { in_data[162:140], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z } - { in_data[111:101], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_22z = { celloutsig_0_14z[10:5], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z } - { in_data[44:37], celloutsig_0_8z };
  assign celloutsig_0_10z = ~((_02_ & in_data[79]) | (celloutsig_0_0z & celloutsig_0_8z));
  assign celloutsig_0_16z = ~((celloutsig_0_7z & celloutsig_0_0z) | (celloutsig_0_6z[3] & celloutsig_0_6z[5]));
  assign celloutsig_0_24z = ~((celloutsig_0_14z[4] & in_data[84]) | (celloutsig_0_4z & celloutsig_0_7z));
  assign celloutsig_0_29z = ~((celloutsig_0_10z & celloutsig_0_4z) | (celloutsig_0_28z & celloutsig_0_27z));
  assign celloutsig_0_30z = ~((celloutsig_0_28z & celloutsig_0_12z[2]) | (celloutsig_0_4z & celloutsig_0_12z[2]));
  assign { _03_[4:3], _03_[1:0] } = { celloutsig_0_34z[0], celloutsig_0_0z, _01_, _00_ };
  assign { _04_[20:11], _04_[8:0] } = { celloutsig_0_36z[8:2], celloutsig_0_39z, celloutsig_0_33z, _02_, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_45z };
  assign { _05_[10], _05_[5:0] } = { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_4z };
  assign { out_data[141:128], out_data[96], out_data[50:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
