<def f='llvm/llvm/include/llvm/MC/MCDwarf.h' l='477' ll='480' type='static llvm::MCCFIInstruction llvm::MCCFIInstruction::createDefCfa(llvm::MCSymbol * L, unsigned int Register, int Offset)'/>
<doc f='llvm/llvm/include/llvm/MC/MCDwarf.h' l='475'>/// .cfi_def_cfa defines a rule for computing CFA as: take address from
  /// Register and add Offset to it.</doc>
<use f='llvm/llvm/lib/CodeGen/CFIInstrInserter.cpp' l='263' u='c' c='_ZN12_GLOBAL__N_116CFIInstrInserter15insertCFIInstrsERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='2096' u='c' c='_ZN12_GLOBAL__N_18MIParser15parseCFIOperandERN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/MC/MCStreamer.cpp' l='492' u='c' c='_ZN4llvm10MCStreamer13EmitCFIDefCfaEll'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp' l='1201' u='c' c='_ZNK4llvm20AArch64FrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.cpp' l='256' u='c' c='_ZL22createAArch64MCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFrameLowering.cpp' l='598' u='c' c='_ZNK4llvm16ARMFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp' l='271' u='c' c='_ZNK4llvm19Thumb1FrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='912' u='c' c='_ZNK4llvm20HexagonFrameLowering23insertCFIInstructionsAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCTargetDesc.cpp' l='92' u='c' c='_ZL18createPPCMCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/Sparc/MCTargetDesc/SparcMCTargetDesc.cpp' l='39' u='c' c='_ZL20createSparcMCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/Sparc/MCTargetDesc/SparcMCTargetDesc.cpp' l='48' u='c' c='_ZL22createSparcV9MCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='351' u='c' c='_ZL18createX86MCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='1646' u='c' c='_ZNK4llvm16X86FrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
