---
layout: default
title: Hall of Fame
---
<div class="row featurette"><div class="col-md-12"><h2 class="featurette-heading"> Competition Hall of Fame </h2></div></div>
<div class="row"><div class="col-md-12">
	<p class="intro">The student EDA competition has been a vital, thrilling, and dynamic event that has taken place in SMACD conferences since the 2012 edition with one unique goal:
    “Improving design automation for integrated circuits and systems.”  The SMACD EDA Competition required submitting a full paper, a presentation by the contesting student(s), and a live demonstration of the EDA tool. The contestants then enrolled in a challenging discussion with a jury panel of industry, academia, and IEEE CEDA members. 
	The jury distinguished the best applications, and a monetary prize of $1,000 has been awarded to the winners of SMACD’s EDA Competition. </p>  
	<p class="lead base-color center">Submit your work and become the newest member of SMACD’s hall of fame!!</p>
</div></div>



<div class="row "><div class="col-md-12"><h3> 2021: Erfurt, Germany @ sponsored by IEEE CEDA</h3>

	<p> The 2021 awarded tools were: 	</p>
		<div class="hof"><div class="hof-head">1.</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/9547913" target="_blank" rel="external">
		"Trash or Treasure? Machine-Learning PCB layout anomaly detection with AnoPCB,"</a></em> presented by Henning Franke, Technische Universität Ilmenau.</p></div></div>	
		<div class="hof"><div class="hof-head">2.</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/9547922" target="_blank" rel="external">
		"Adaptive Test Bench Generation, Simulation and Parameter Extraction for AMS Circuitry,"</a></em> presented by Alexander Meyer, RWTH Aachen University.</p></div></div>	
		<div class="hof"><div class="hof-head">3.</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/9547914" target="_blank" rel="external">	
		"A Deep Learning Toolbox for Analog Integrated Circuit Placement,"</a></em>  presented by A. Gusmão, Instituto de Telecomunicações, Universidade de Lisboa.</p></div></div>	
	</div></div>


<div class="row "><div class="col-md-12"><h3> 2019: Lausanne, Switzerland @ sponsored by IEEE CEDA</h3>
<p> The 2019 awarded tools were: 	</p>
		<div class="hof"><div class="hof-head hof-head-small">Winner</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/8795245" target="_blank" rel="external">
		“TiDeVa: A Toolbox for the Automated and Robust Analysis of Time-Dependent Variability at Transistor Level,”</a></em> Pablo Saraza-Canflanca, IMSE-CNM, CSIC and Universidad de Sevilla, Spain</p></div></div>	
		<div class="hof"><div class="hof-head hof-head-small">Runner up</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/8795279" target="_blank" rel="external">
		“Mixed-Signal Hardware Security Using MixLock: Demonstration in an Audio Application,”</a></em> Julian Leonhard Sorbonne Université, CNRS, LIP6, France</p></div></div>	
</div></div>

<div class="row "><div class="col-md-12"><h3> 2018: Prague, Czech Republic @ sponsored by IEEE CEDA</h3>
<p> The 2018 awarded tools were: 	</p>
	<div class="hof"><div class="hof-head">1.</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/7301703" target="_blank" rel="external">
	“SETA: A CAD tool for Single Event Transient Analysis and Mitigation on Flash-based FPGAs,"</a></em> presented by S. Azimi, Politecnico di Torino.</p></div></div>	
	<div class="hof"><div class="hof-head">2.</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/7301703" target="_blank" rel="external">
	“ToPoliNano & MagCAD: a Complete Framework for Design and Simulation of Digital Circuits based on Emerging Technologies,"</a></em>  presented by Umberto Garlando, Politecnico di Torino.</p></div></div>	
	<div class="hof"><div class="hof-head">3.</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/7301703" target="_blank" rel="external">
	“ReSeMBleD- Methods for Response Surface Model Behavioral Description,”</a></em>  presented by M. Taikken, University of Bremen.</p></div></div>	
</div></div>

<div class="row "><div class="col-md-12"><h3> 2017: Giardini Naxos - Taormina, Italy @ co-sponsored by IEEE CEDA and IEEE CAS</h3>
<p>The 2017 awarded tools were: </p>
	<div class="hof"><div class="hof-head hof-head-small">Winner</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/7981568" target="_blank" rel="external">
	"A New Method for the Analysis of Movement Dependent Parasitics in Full Custom Designed MEMS Sensor,"</a></em> presented by Axel Hald, Automotive Electronics, Robert Bosch Reutlingen.</p></div></div>	
	<div class="hof"><div class="hof-head hof-head-small">Runner up</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/7981588" target="_blank" rel="external">
	"CASE: A Reliability Simulation Tool for Analog ICs,"</a></em> presented by Pablo Martín-Lloret, Instituto de Microelectronica de Sevilla.</p></div></div>	
	<div class="hof"><div class="hof-head hof-head-small">Runner up</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/7981567" target="_blank" rel="external">
	"Automated Generation of System-Level AMS Operating Condition Checks: Your Model's Insurance Policy,"</a></em> presented by Georg Gläser, Insitut fur Mikroelektronik und Mechatronik Systeme gemeinnutzige.</p></div></div>	
</div></div>

 <div class="row "><div class="col-md-12"><h3> 2016: Lisbon, PT @ sponsored by IEEE CEDA</h3>
 <p>The 2016 awarded tools were: 	</p>
	<div class="hof"><div class="hof-head hof-head-small">Winner</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/7520751" target="_blank" rel="external">
		"SCALES: A High Speed Simulator Tool for Pipeline A/D Converters,"</a></em>  presented by Carlos Silva, Instituto Politécnico de Tomar (Ex Aequo).</p></div></div>	
	<div class="hof"><div class="hof-head hof-head-small">Winner</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/7520713" target="_blank" rel="external">
		"SIDe-O: A Toolbox for Surrogate Inductor Design and Optimization,"</a></em>  presented by Fábio Passos, Instituto de Microelectrónica de Sevilla (Ex Aequo).</p></div></div>	
	<div class="hof"><div class="hof-head hof-head-small">Runner up</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/7520718" target="_blank" rel="external">
		"Safety-oriented Mixed-Signal Verification of Automotive Power Devices in a UVM Environment,"</a></em>  presented by Sebastian Simon, Infineon Technologies AG, Munich (Runner up),</p></div></div>	
	<div class="hof"><div class="hof-head hof-head-small">Runner up</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/7520719" target="_blank" rel="external">
		"A Novel Polygon-Based Circuit Extraction Algorithm for Full Custom Designed MEMS Sensors,"</a></em>  presented by Axel Hald, Automotive Electronics, Robert Bosch Reutlingen (Runner up),</p></div></div>	
 </div></div>

<div class="row "><div class="col-md-12"><h3> 2015: Istanbul, Turkey @ sponsored by IEEE CEDA</h3>
	<p>The 2015 awarded tools were: </p>
	<div class="hof"><div class="hof-head">1.</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/7301703" target="_blank" rel="external">
		"AIDA: Robust Layout-Aware Synthesis of Analog ICs including Sizing and Layout Generation,"</a></em> presented by R. Martins, Instituto de Telecomunicações, Universidade de Lisboa.</p></div></div>	
	<div class="hof"><div class="hof-head">2.</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/7301702" target="_blank" rel="external">
		"Automation of FPGA Performance Monitoring and Debugging Using IP-XACT and Graph-Grammars,"</a></em> presented by M. Jassi, Institute for Electronic Design Automation Technische Universitat Munchen.</p></div></div>	
	<div class="hof"><div class="hof-head">3.</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/7301701"target="_blank" rel="external">
		"Radix-2<sup>r</sup> Arithmetic for FIR Filter Design Optimization,"</a></em> 
		presented by A. Liacha, Centre de Développement des Technologies Avancées System Architecture and Multimedia Division, Algiers.</p></div></div>	
	</div></div>

<div class="row "><div class="col-md-12"><h3> 2012: Seville, Spain @ sponsored by IEEE CEDA</h3>
	<p>The 2012 awarded tools were:</p>
	<div class="hof"><div class="hof-head">1. </div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/6339407" target="_blank" rel="external">
		“UVM-based Verification of Smart-Sensor Systems,”</a></em> presented by Felix Neumann, Technical University of Ilmenau.</p></div></div>	
	<div class="hof"><div class="hof-head">2.</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/6339421" target="_blank" rel="external">
			“Systematic Generation of Performance Models of Reconfigurable Analog Circuits,” </a></em> presented by Manuel Velasco-Jimenez, University of Seville.</p></div></div>	
	<div class="hof"><div class="hof-head">3.</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/6339406" target="_blank" rel="external">
			“An efficient linear-time variant simulation technique of oscillator phase sensitivity function,”</a></em> presented by Federico Pepe, Politecnico di Milano  (Ex Aequo).</p></div></div>	
	<div class="hof"><div class="hof-head">3.</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/6339420" target="_blank" rel="external">
			“An Automated Layout-Aware Design Flow,”</a></em> presented by Antonio Toro-Frías, University of Sevilla  (Ex Aequo).</p></div></div>	
	<div class="hof"><div class="hof-head hof-head-small">Honourable Mention</div><div class="hof-content"><p><em><a href="https://ieeexplore.ieee.org/document/6339409" target="_blank" rel="external">
			“AIDA: Automated Analog IC Design Flow from Circuit Level to Layout,”</a></em> presented by Nuno Lourenço, Instituto de Telecomunicações, Universidade de Lisboa.</p></div></div>	
</div></div> 
	