// Seed: 3278777497
module module_0;
  wire id_1;
  genvar id_2, id_3;
  wire id_4, id_5, id_6;
  assign module_1.id_13 = 0;
  assign id_2 = 1;
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    input wor void id_5,
    input supply0 id_6,
    input wand id_7,
    output tri1 id_8,
    output wor id_9,
    output uwire id_10,
    input supply1 id_11,
    output tri id_12,
    input wor id_13,
    input tri0 id_14,
    id_20,
    output supply1 id_15,
    output wor id_16,
    input wor id_17,
    output wor id_18
);
  wire id_21;
  wire id_22;
  module_0 modCall_1 ();
  wire id_23, id_24, id_25;
endmodule
