<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ADI iSensor FX3 Firmware: C:/Users/anolan3/Documents/iSensor-FX3-Firmware/FX3_Firmware/gctlaon_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Analog-Devices-Logo.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ADI iSensor FX3 Firmware
   &#160;<span id="projectnumber">v2.1.1-pub</span>
   </div>
   <div id="projectbrief">Firmware for the Analog Devices iSensor FX3 Evaluation Platform. This firmware is built upon libraries provided by Cypress, and can be compiled using the Cypress EZ USB Suite</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a6f5bf3126ac94fe2cad71d1f6aa3d6b.html">FX3_Firmware</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">gctlaon_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * File: gctlaon_regs.h</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Copyright (c) 2010-13 Cypress Semiconductor. All Rights Reserved</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * UNPUBLISHED, LICENSED SOFTWARE.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE PROPERTY OF CYPRESS.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Description:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *   Global Control Always-On registers for the EZ-USB FX3 Device.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *   This file is auto generated from register spreadsheet.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *   DO NOT MODIFY THIS FILE</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * Use of this file is governed by the license agreement included in the file</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *   &lt;install&gt;/license/license.txt</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * where &lt;install&gt; is the Cypress software installation root directory path.</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#ifndef _INCLUDED_GCTLAON_REGS_H_</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define _INCLUDED_GCTLAON_REGS_H_</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &lt;cyu3types.h&gt;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define GCTLAON_BASE_ADDR                        (0xe0050000)</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="struct_g_c_t_l_a_o_n___r_e_g_s___t.html">   30</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;{</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    uvint32_t control;                            <span class="comment">/* 0xe0050000 */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    uvint32_t wakeup_en;                          <span class="comment">/* 0xe0050004 */</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    uvint32_t wakeup_polarity;                    <span class="comment">/* 0xe0050008 */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    uvint32_t wakeup_event;                       <span class="comment">/* 0xe005000c */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    uvint32_t freeze;                             <span class="comment">/* 0xe0050010 */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    uvint32_t watchdog_cs;                        <span class="comment">/* 0xe0050014 */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    uvint32_t watchdog_timer0;                    <span class="comment">/* 0xe0050018 */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    uvint32_t watchdog_timer1;                    <span class="comment">/* 0xe005001c */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;} <a class="code" href="struct_g_c_t_l_a_o_n___r_e_g_s___t.html">GCTLAON_REGS_T</a>, *<a class="code" href="struct_g_c_t_l_a_o_n___r_e_g_s___t.html">PGCTLAON_REGS_T</a>;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define GCTLAON        ((PGCTLAON_REGS_T) GCTLAON_BASE_ADDR)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">   Main GCTL control register for power, reset, boot</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_CONTROL_ADDRESS                         (0xe0050000)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_CONTROL                                 (*(uvint32_t *)(0xe0050000))</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_CONTROL_DEFAULT                         (0xde040001)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">   Indicates system woke up through a power-on-reset or RESET# pin reset</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">   sequence. If firmware does not clear this bit it will stay 1 even through</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">   software reset, standby and suspend sequences.  This bit is visible in</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">   PP_INIT. (connected to HardHard Reset)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_POR                                     (1u &lt;&lt; 0) </span><span class="comment">/* &lt;0:0&gt; RW1S:RW0C:1:No */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">   Indicates system woke up from a s/w induced hard reset sequence (from</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">   HARD_RESET_N below or PP_INIT.HARD_RESET_N).  If firmware does not clear</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">   this bit it will stay 1 even through standby and suspend sequences. This</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">   bit is visible in PP_INIT. (connected to HardHard Reset)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_SW_RESET                                (1u &lt;&lt; 1) </span><span class="comment">/* &lt;1:1&gt; RW1S:RW0C:0:No */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">   Indicates system woke up from a watchdog timer induced hard reset (see</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">   GCTL_WATCHDOG_CS).  If firmware does not clear this bit it will stay 1</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">   even through standby and suspend sequences. This bit is visible in PP_INIT.</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">    (connected to HardHard Reset)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WDT_RESET                               (1u &lt;&lt; 2) </span><span class="comment">/* &lt;2:2&gt; RW1S:RW0C:0:No */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">   Indicates system woke up from standby mode (see architecture spec for</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">   details). If firmware does not clear this bit it will stay 1 even through</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">   suspend sequences. This bit is visible in PP_INIT. (connected to HardHard</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">   Reset)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WAKEUP_PWR                              (1u &lt;&lt; 3) </span><span class="comment">/* &lt;3:3&gt; RW1S:RW0C:0:No */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">   Indicates system woke up from suspend state (see architecture spec for</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">   details). If firmware does not clear this bit it will stay 1 even through</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">   standby sequences. This bit is visible in PP_INIT. (connected to HardHard</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">   Reset)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WAKEUP_CLK                              (1u &lt;&lt; 4) </span><span class="comment">/* &lt;4:4&gt; RW1S:RW0C:0:No */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">   This bit is used by the BootROM code to indicate that it has completed.</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">    BootROM sets this bit just before it jumps into the firmware start address.</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">    This bit can be used by a host processor to observe a completed boot</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">   process of a corrupt firmware image. (Connected to Partial Reset)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_BOOT_COMPLETE                           (1u &lt;&lt; 8) </span><span class="comment">/* &lt;8:8&gt; R:RW:0:N/A */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">   Indicates that the CPU is in debug mode.  This bit is tied to a ARM926</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">   CPU output signal and is read-only for software.  (Connected to CPU Reset)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_DEBUG_MODE                              (1u &lt;&lt; 9) </span><span class="comment">/* &lt;9:9&gt; RW:R:0:N/A */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">   Indicates that system RAM arrays are powered off when main power gate</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">   is switched off (standby mode) through MAIN_POWER_EN.  Default is that</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">   arrays remain powered up and retain information.  This bit is reset on</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">   pin, POR, or watchdog reset only. (Connected to HardHard Reset)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_RAM_SLEEP                               (1u &lt;&lt; 10) </span><span class="comment">/* &lt;10:10&gt; R:RW:0:N/A */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">   When 1 any interrupt cause bit set in GCTL_WAKEUP_EV will force INT# pin</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">   to low.  This is intended to enable forwarding of wakeup events to the</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">   application processor when reference clock is disabled (so AP can wakeup</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">   and turn it on).  When using this option, it is important to clear the</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">   wakeup events in order to prevent INT# to remain asserted.  This bit is</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">   reset on pin, POR, or watchdog reset only.  (Connected to HardHard Reset)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WAKEUP_AP_INT                           (1u &lt;&lt; 11) </span><span class="comment">/* &lt;11:11&gt; R:RW:0:N/A */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">   Enables the wakeup interrupt to the CPU. This bit is reset on pin, POR,</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">   or watchdog reset only.  (Connected to HardHard Reset)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WAKEUP_CPU_INT                          (1u &lt;&lt; 12) </span><span class="comment">/* &lt;12:12&gt; R:RW:0:No */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">   Enables BIST controller for SysMem.  This removes SysMem from system bus;</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">   CPU execution can only be fom ITCM/DTCM. (Connected to Partial Reset)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_SYSMEM_BIST_EN                          (1u &lt;&lt; 14) </span><span class="comment">/* &lt;14:14&gt; R:RW:0:No */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">   This bit is reset on pin, POR, or watchdog reset only.</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">   0: Wait for CPU to go to SBYWFI state before executing MAIN_POWER_EN=0/MAIN_CLOCK_EN=0</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">   1: Do not wait for CPU to go to SBYWFI state, execute immediately.</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">   (Connected to HardHard Reset)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_NO_SBYWFI                               (1u &lt;&lt; 15) </span><span class="comment">/* &lt;15:15&gt; R:RW:0:No */</span><span class="preprocessor"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">   Prohibits writing to GCTL_WATCHDOG registers when not equal 0.</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">   Requires at least two different writes to unlock.</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">   Writing to this field has the following effect:</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">   0: No effect</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">   1: Clears bit 0</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">   2: Clears bit 1</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">   3: Sets both bits 0 and 1</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">   Note that this field is 2 bits to force multiple writes only.  It represents</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">   only a single write protect signal protecting all WATCHDOG registers at</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">   the same time. (Connected to HardHard Reset)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WDT_PROTECT_MASK                        (0x00030000) </span><span class="comment">/* &lt;16:17&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WDT_PROTECT_POS                         (16)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">   USB D+/D- analog switch</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">   0: USB Mode. Connects D+/D- to USB PHY</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">   1:  Bypass mode. Connects D+/D- to SWD+/SWD- pads (analog)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">   This switch takes precedence over CARKIT switch. (Connected to HardHard</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">   Reset).</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_ANALOG_SWITCH                           (1u &lt;&lt; 18) </span><span class="comment">/* &lt;18:18&gt; R:RW:1:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">   Enables the main regulators in USB IO Subsystem.  These regulators supply</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">   the 2.5/3.3V to the USB2 and USB3 PHY&#39;s.  Power to the USB HS Switch is</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">   separate and is always supplied when VBUS/VBAT is present.  (Connected</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">   to Partial Reset).</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_USB_POWER_EN                            (1u &lt;&lt; 21) </span><span class="comment">/* &lt;21:21&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">   Enables the use of VBAT in the USB IO Subsystem when both VBUS and VBAT</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">   supplies are present. Once set, this bit should not be cleared without</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">   taking</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">   special precautions. See the PAS for details.</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">   0: Use only VBUS input voltage for USB PHY/Switch regulators when both</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">   VBUS and VBAT supplies are present</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">   1: Use VBAT input voltage when present VBUS and VBAT supplies are present.</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">   (Connected to Partial Reset).</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_USB_VBAT_EN                             (1u &lt;&lt; 22) </span><span class="comment">/* &lt;22:22&gt; R:RW:0:No */</span><span class="preprocessor"></span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">   Forces all IOs with hold capability (as specified in Architecture Spec)</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">   to sample and hold their current state (drive strength, pull up/downs,</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">   in/out state, drive high/low) or be forced to a given state as specified</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">   in GCTL_FREEZE.  This bit must be set together with MAIN_POWER_EN and</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">   may be set together with MAIN_CLOCK_EN).  It must be cleared after wakeup</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">   after IO configuration registers and port functions have been properly</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">   re-initialized.  This bit is reset on pin, POR, or watchdog reset only.</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">    (Connected to Hard Reset).</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_FREEZE_IO                               (1u &lt;&lt; 24) </span><span class="comment">/* &lt;24:24&gt; R:RW:0:No */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">   Software clears this bit to turn off all clock PLLs.  Only the external</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">   32kHz wakeup clock is still available.  All domains remain powered and</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">   retain state.  System will wakeup from any enabled wakeup source (enabled</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">   in GCTL_WAKEUP_EN) and set WAKEUP_CLK bit.  If a write to 0 persists at</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">   1, then there are wakeup events that first need to be handled and cleared</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">   in the WAKEUP_EVENT register.  (Connected to HardHard Reset).</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_MAIN_CLOCK_EN                           (1u &lt;&lt; 25) </span><span class="comment">/* &lt;25:25&gt; RW1S:RW0C:1:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">   Software clears this bit to turn off main power gates.  Only wakup and</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">   system memory domains (see RAM_SLEEP) will remain powered.  System will</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">   wakeup from any enabled wakeup source (enabled in GCTL_WAKEUP_EN) and</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">   set WAKEUP_PWR bit. If a write to 0 persists at &#39;1&#39;, then there are wakeup</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">   events that first need to be handled and cleared in the WAKEUP_EVENT register.</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">    (Connected to HardHard Reset).</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_MAIN_POWER_EN                           (1u &lt;&lt; 26) </span><span class="comment">/* &lt;26:26&gt; RW1S:RW0C:1:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">   Software may clear this bit to disable boot ROM access by the CPU (or</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">   any other peripheral).  Once cleared this bit can not be set back to 1.</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">   This bit is set by hardware after a CPU or a chip reset; it is not set</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">   after a wakeup from suspend.  (Connected to CPU Reset).</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_BOOTROM_EN                              (1u &lt;&lt; 28) </span><span class="comment">/* &lt;28:28&gt; R:RW0C:1:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">   Software sets this bit to indicate to boot ROM that no new firmware shall</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">   be loaded.  Exact warm boot process is detailed in the boot ROM specification.</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">    This bit is not reset when going through a CPU_RESET or HARD_RESET. </span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">   It is reset only when going through a pin, POR or WATCHDOG reset.  (Connected</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">   to Hard Reset)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WARM_BOOT                               (1u &lt;&lt; 29) </span><span class="comment">/* &lt;29:29&gt; -:RW:0:N/A */</span><span class="preprocessor"></span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">   Firmware clears this bit to effect a CPU reset (aka reboot). This bit</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">   will automatically re-assert as part of the reset sequence. No other blocks</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">   or registers expect cpu_top are affected.  The CPU will enter the boot</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">   ROM, that will use the WARM_BOOT flag to determine whether to reload firmware.</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">   This function is also available in PP_INIT.  (Connected to Partial Reset).</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_CPU_RESET_N                             (1u &lt;&lt; 30) </span><span class="comment">/* &lt;30:30&gt; RW1S:RW0C:1:No */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">   Firmware clears this bit to effect a global hard reset (all blocks, all</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">   flops).  This is equivalent to toggling the RESET pin on the device, except</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">   that WARM_BOOT (above) will not be cleared). This function is also available</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">   in PP_INIT.  (Connected to Partial Reset).</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_HARD_RESET_N                            (1u &lt;&lt; 31) </span><span class="comment">/* &lt;31:31&gt; R:RW0C:1:No */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">   Wakeup enable register</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WAKEUP_EN_ADDRESS                       (0xe0050004)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WAKEUP_EN                               (*(uvint32_t *)(0xe0050004))</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WAKEUP_EN_DEFAULT                       (0x00000000)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">   Enables wakeup from the PIB CTL0 pin (CE# typically).  Wakeup occurs on</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">   any change on this pin after wakeup.</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EN_PIB_CTRL0                            (1u &lt;&lt; 0) </span><span class="comment">/* &lt;0:0&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">   Enable wakeup from a CMD5 on the PIB_CMD pin.  This wakeup source does</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">   not work from standby mode.</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EN_PIB_CMD                              (1u &lt;&lt; 1) </span><span class="comment">/* &lt;1:1&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">   Enables wakeup from the PIB_CLK pin.  Wakeup occurs on any change on this</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">   pin after wakeup.</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EN_PIB_CLK                              (1u &lt;&lt; 2) </span><span class="comment">/* &lt;2:2&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">   Enables wakeup from the S0 SDIO_INT pin (SD0).  Wakeup occurs when the</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">   level set in POL_S0_SDIO_INT is detected.</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EN_S0_SDIO_INT                          (1u &lt;&lt; 3) </span><span class="comment">/* &lt;3:3&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">   Enables wakeup from the S1 SDIO_INT pin (SD1).  Wakeup occurs when the</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">   level set in POL_S1_SDIO_INT is detected.</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EN_S1_SDIO_INT                          (1u &lt;&lt; 4) </span><span class="comment">/* &lt;4:4&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">   Enables wakeup from the S0S1_INS pin (card insertion).  Wakeup occurs</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">   when the level set in POL_S0S1_INS_INT is detected.</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EN_S0S1_INS                             (1u &lt;&lt; 5) </span><span class="comment">/* &lt;5:5&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">   Enables wakeup from the UART_CTS pin.  Wakeup occurs when the level set</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">   in POL_UART_CTS is detected.</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EN_UART_CTS                             (1u &lt;&lt; 6) </span><span class="comment">/* &lt;6:6&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">   Enables wakeup when USB2 D+ line transitions to from 1 to 0 (USB RESUME)</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">   or from 0 to 1 (CONNECT in host mode).</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">   This wakeup source does not work from standby mode.</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EN_UIB_DP                               (1u &lt;&lt; 7) </span><span class="comment">/* &lt;7:7&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">   Enables wakeup when USB2 D+ line transitions to from 0 to 1 or from 1</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">   to 0 (CONNECT in host mode).</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">   This wakeup source does not work from standby mode.</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EN_UIB_DM                               (1u &lt;&lt; 8) </span><span class="comment">/* &lt;8:8&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">   Enables wakeup when an impedance change is detected on the USB2 OTGID</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">   pin (USB ATTACH event).</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">   This wakeup source does not work from standby mode.</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EN_UIB_OTGID                            (1u &lt;&lt; 9) </span><span class="comment">/* &lt;9:9&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">   Enables wakeup when an LFPS signal appears on the USB3 SSRX pins.</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">   This wakeup source does not work from standby mode.</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EN_UIB_SSRX                             (1u &lt;&lt; 10) </span><span class="comment">/* &lt;10:10&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">   Enables wakeup when VBUS is asserted.  Works in either standby or suspend</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">   modes.</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EN_UIB_VBUS                             (1u &lt;&lt; 11) </span><span class="comment">/* &lt;11:11&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">   Enables wakeup when WatchDog #1 generates an interrupt.</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EN_WATCHDOG1                            (1u &lt;&lt; 12) </span><span class="comment">/* &lt;12:12&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">   Enables wakeup when WatchDog #2 generates an interrupt.</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EN_WATCHDOG2                            (1u &lt;&lt; 13) </span><span class="comment">/* &lt;13:13&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">   Wakeup signal polarity register</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WAKEUP_POLARITY_ADDRESS                 (0xe0050008)</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WAKEUP_POLARITY                         (*(uvint32_t *)(0xe0050008))</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WAKEUP_POLARITY_DEFAULT                 (0x00000800)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">   Polarity of the SDIO_INT signal:</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">   0: Wakeup when low (Applicable for SDIO interrupt wake up)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">   1: Wakeup when high (Not required for SDIO interrupt wake up)</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_POL_S0_SDIO_INT                         (1u &lt;&lt; 3) </span><span class="comment">/* &lt;3:3&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">   Polarity of the SDIO_INT signal:</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">   0: Wakeup when low (Applicable for SDIO interrupt wake up)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">   1: Wakeup when high (Not required for SDIO interrupt wake up)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_POL_S1_SDIO_INT                         (1u &lt;&lt; 4) </span><span class="comment">/* &lt;4:4&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">   Polarity of the S0S1_INS signal:</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">   0: Wakeup when low</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">   1: Wakeup when high</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_POL_S0S1_INS                            (1u &lt;&lt; 5) </span><span class="comment">/* &lt;5:5&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">   Polarity of the UART_CTS signal:</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">   0: Wakeup when low</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">   1: Wakeup when high</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_POL_UART_CTS                            (1u &lt;&lt; 6) </span><span class="comment">/* &lt;6:6&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">   Polarity of the USB D+ signal:</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">   0: Wakeup when low</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">   1: Wakeup when high</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_POL_UIB_DP                              (1u &lt;&lt; 7) </span><span class="comment">/* &lt;7:7&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">   Polarity of the USB D- signal:</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">   0: Wakeup when low</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">   1: Wakeup when high</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_POL_UIB_DM                              (1u &lt;&lt; 8) </span><span class="comment">/* &lt;8:8&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">   Polarity of the VBUS signal:</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">   0: Wakeup when low</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">   1: Wakeup when high</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_POL_UIB_VBUS                            (1u &lt;&lt; 11) </span><span class="comment">/* &lt;11:11&gt; R:RW:1:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">   Wakeup event register</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WAKEUP_EVENT_ADDRESS                    (0xe005000c)</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WAKEUP_EVENT                            (*(uvint32_t *)(0xe005000c))</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WAKEUP_EVENT_DEFAULT                    (0x00000000)</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">   Indicates this wakeup source was the reason for system wakeup from standby/suspend</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">   mode.  See GCTL_WAKEUP_EN for more info.</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EV_PIB_CTRL0                            (1u &lt;&lt; 0) </span><span class="comment">/* &lt;0:0&gt; RW1S:RW1C:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">   Indicates this wakeup source was the reason for system wakeup from standby/suspend</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">   mode.  See GCTL_WAKEUP_EN for more info.</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EV_PIB_CMD                              (1u &lt;&lt; 1) </span><span class="comment">/* &lt;1:1&gt; RW1S:RW1C:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">   Indicates this wakeup source was the reason for system wakeup from standby/suspend</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">   mode.  See GCTL_WAKEUP_EN for more info.</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EV_PIB_CLK                              (1u &lt;&lt; 2) </span><span class="comment">/* &lt;2:2&gt; RW1S:RW1C:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">   Indicates this wakeup source was the reason for system wakeup from standby/suspend</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">   mode.  See GCTL_WAKEUP_EN for more info.</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EV_S0_SDIO_INT                          (1u &lt;&lt; 3) </span><span class="comment">/* &lt;3:3&gt; RW1S:RW1C:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">   Indicates this wakeup source was the reason for system wakeup from standby/suspend</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">   mode.  See GCTL_WAKEUP_EN for more info.</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EV_S1_SDIO_INT                          (1u &lt;&lt; 4) </span><span class="comment">/* &lt;4:4&gt; RW1S:RW1C:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">   Indicates this wakeup source was the reason for system wakeup from standby/suspend</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">   mode.  See GCTL_WAKEUP_EN for more info.</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EV_S0S1_INS                             (1u &lt;&lt; 5) </span><span class="comment">/* &lt;5:5&gt; RW1S:RW1C:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">   Indicates this wakeup source was the reason for system wakeup from standby/suspend</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">   mode.  See GCTL_WAKEUP_EN for more info.</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EV_UART_CTS                             (1u &lt;&lt; 6) </span><span class="comment">/* &lt;6:6&gt; RW1S:RW1C:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">   Indicates this wakeup source was the reason for system wakeup from standby/suspend</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">   mode.  See GCTL_WAKEUP_EN for more info.</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EV_UIB_DP                               (1u &lt;&lt; 7) </span><span class="comment">/* &lt;7:7&gt; RW1S:RW1C:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">   Indicates this wakeup source was the reason for system wakeup from standby/suspend</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">   mode.  See GCTL_WAKEUP_EN for more info.</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EV_UIB_DM                               (1u &lt;&lt; 8) </span><span class="comment">/* &lt;8:8&gt; RW1S:RW1C:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">   Indicates this wakeup source was the reason for system wakeup from standby/suspend</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">   mode.  See GCTL_WAKEUP_EN for more info.</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EV_UIB_OTGID                            (1u &lt;&lt; 9) </span><span class="comment">/* &lt;9:9&gt; RW1S:RW1C:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">   Indicates this wakeup source was the reason for system wakeup from standby/suspend</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">   mode.  See GCTL_WAKEUP_EN for more info.</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EV_UIB_SSRX                             (1u &lt;&lt; 10) </span><span class="comment">/* &lt;10:10&gt; RW1S:RW1C:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">   Indicates this wakeup source was the reason for system wakeup from standby/suspend</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">   mode.  See GCTL_WAKEUP_EN for more info.</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EV_UIB_VBUS                             (1u &lt;&lt; 11) </span><span class="comment">/* &lt;11:11&gt; RW1S:RW1C:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">   Indicates this wakeup source was the reason for system wakeup from standby/suspend</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">   mode.  See GCTL_WAKEUP_EN for more info.</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EV_WATCHDOG1                            (1u &lt;&lt; 12) </span><span class="comment">/* &lt;12:12&gt; RW1S:RW1C:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">   Indicates this wakeup source was the reason for system wakeup from standby/suspend</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">   mode.  See GCTL_WAKEUP_EN for more info.</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_EV_WATCHDOG2                            (1u &lt;&lt; 13) </span><span class="comment">/* &lt;13:13&gt; RW1S:RW1C:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">   IO Freeze control register</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_FREEZE_ADDRESS                          (0xe0050010)</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_FREEZE                                  (*(uvint32_t *)(0xe0050010))</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_FREEZE_DEFAULT                          (0x00000000)</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">   Frozen state of IOs in the P domain</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">   0: Sample and hold state</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">   1: High impedance</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">   2: Drive 0 at full strength (outputs only)</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">   3: Drive 1 at full strength (outputs only)</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">   Note that states 2,3 will only override the output value driven to a fixed</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">   value, but will not change the drive mode of a pin from off to on.  In</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">   other words, pins that are currently inputs will remain inputs and not</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">   be forced to drive.</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_PFRZ_MASK                               (0x00000003) </span><span class="comment">/* &lt;0:1&gt; R:RW:0:No */</span><span class="preprocessor"></span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_PFRZ_POS                                (0)</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">   Frozen state of IOs in the S0 domain.</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_S0FRZ_MASK                              (0x0000000c) </span><span class="comment">/* &lt;2:3&gt; R:RW:0:No */</span><span class="preprocessor"></span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_S0FRZ_POS                               (2)</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">   Frozen state of IOs in the S1 domain.</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_S1FRZ_MASK                              (0x00000030) </span><span class="comment">/* &lt;4:5&gt; R:RW:0:No */</span><span class="preprocessor"></span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_S1FRZ_POS                               (4)</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">   Frozen state of IOs in the L domain.</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_LFRZ_MASK                               (0x000000c0) </span><span class="comment">/* &lt;6:7&gt; R:RW:0:No */</span><span class="preprocessor"></span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_LFRZ_POS                                (6)</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">   Controls two watchdog timers. Each timer can be used in free-running,</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">   interrupt or reset mode and has a selectable number of significant bits.</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">    Frequency is fixed at 32768Hz, and counters count down only. This register</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">   can be protected against unwanted writes by firmware (see GCTL_CONTROL).</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">   Once the backup clock divider was activated (BACKUP_CLK=1), special care</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">   must be taken to change the divider value. The procedure is as follows:</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">     1) Set GCTL_WATCHDOG_CS.BACKUP_CLK = 0</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">     2) Wait a sufficiently long amount of time to allow clock to shut off</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">     3) Change GCTL_WATCHDOG_CS.BACKUP_DIVIDER as desired and set GCTL_WATCHDOG_CS.BACKUP_CLK</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">   = 1</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">   The &quot;sufficiently long amount of time&quot; can be calculated as follows:</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">   Number of mmio clocks to wait = (backup clock period / mmio clock period)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">   + 5</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">   Watchdog timers command and control</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">   </span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WATCHDOG_CS_ADDRESS                     (0xe0050014)</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WATCHDOG_CS                             (*(uvint32_t *)(0xe0050014))</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WATCHDOG_CS_DEFAULT                     (0x00010303)</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">   Counter mode:</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">   0: Free running mode, counter wraps around after 32 bits.</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">   1: Interrupt mode, interrupt when COUNTER &amp; ~((~0)&lt;&lt;BITS) = 0.</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">   2: Reset mode, full chip RESET when COUNTER &amp; ~((~0)&lt;&lt;BITS) = 0.</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">   3: Disable - counter does not run</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_MODE0_MASK                              (0x00000003) </span><span class="comment">/* &lt;0:1&gt; R:RW:3:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_MODE0_POS                               (0)</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">   Interrupt signal (Mode 1 only).</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_INTR0                                   (1u &lt;&lt; 2) </span><span class="comment">/* &lt;2:2&gt; RW1S:RW1C:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">   Number of least significant bits to be used when checking for counter</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">   limit (only useful for MODE=1,2)</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_BITS0_MASK                              (0x000000f8) </span><span class="comment">/* &lt;3:7&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_BITS0_POS                               (3)</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">   Counter mode:</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">   0: Free running mode, counter wraps around after 32 bits.</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">   1: Interrupt mode, interrupt when COUNTER &amp; ~((~0)&lt;&lt;BITS) = 0.</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">   2: Reset mode, full chip RESET when COUNTER &amp; ~((~0)&lt;&lt;BITS) = 0.</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">   3: Disable - counter does not run</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_MODE1_MASK                              (0x00000300) </span><span class="comment">/* &lt;8:9&gt; R:RW:3:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_MODE1_POS                               (8)</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">   Interrupt signal (Mode 1 only).</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_INTR1                                   (1u &lt;&lt; 10) </span><span class="comment">/* &lt;10:10&gt; RW1S:RW1C:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">   Number of least significant bits to be used when checking for counter</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">   limit (only useful for MODE=1,2)</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_BITS1_MASK                              (0x0000f800) </span><span class="comment">/* &lt;11:15&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_BITS1_POS                               (11)</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">   Divider used to generate a &#39;backup&#39; 32kHz clock.  This is relevant for</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">   systems where no 32kHz is present as an input signal.  The external reference</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">   clock (OSCCLK) is divided by (BACKUP_DIVIDER+1) - in other words a value</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">   of 1 means divider by 2.  The behavior of the dividier is underfined when</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">   this value is 0.</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_BACKUP_DIVIDER_MASK                     (0x7fff0000) </span><span class="comment">/* &lt;16:30&gt; R:RW:1:No */</span><span class="preprocessor"></span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_BACKUP_DIVIDER_POS                      (16)</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">   Switches the watchdog clocks from the 32kHz clock input to a &#39;backup&#39;</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">   32kHz clock derived from the main reference clock using BACKUP_DIVIDER.</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_BACKUP_CLK                              (1u &lt;&lt; 31) </span><span class="comment">/* &lt;31:31&gt; R:RW:0:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">   Watchdog timer value 0</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">   Watchdog timer/counter.  Counts down and generates interrupt/reset when</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">   reaching low-limit (see GCTL_WATCHDOG_CS). Counter is free running and</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">   wraps around after 32 bits.  In watchdog mode this value must be reloaded</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">   periodically to avoid full chip reset. This register can be protected</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">   against unwanted writes by firmware (see GCTL_CONTROL).</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WATCHDOG_TIMER0_ADDRESS                 (0xe0050018)</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WATCHDOG_TIMER0                         (*(uvint32_t *)(0xe0050018))</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WATCHDOG_TIMER0_DEFAULT                 (0xffffffff)</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">   Current counter value.  Please note that due to synchronization it may</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">   take up to 100us before a value written to this register can be read back.</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">    Earlier reads will return the previous value.</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_COUNTER_MASK                            (0xffffffff) </span><span class="comment">/* &lt;0:31&gt; R:RW:0xFFFFFFFF:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_COUNTER_POS                             (0)</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">   Watchdog timer value 0</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">   Watchdog timer/counter.  Counts down and generates interrupt/reset when</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">   reaching low-limit (see GCTL_WATCHDOG_CS). Counter is free running and</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">   wraps around after 32 bits.  In watchdog mode this value must be reloaded</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">   periodically to avoid full chip reset. This register can be protected</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">   against unwanted writes by firmware (see GCTL_CONTROL).</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WATCHDOG_TIMER1_ADDRESS                 (0xe005001c)</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WATCHDOG_TIMER1                         (*(uvint32_t *)(0xe005001c))</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_WATCHDOG_TIMER1_DEFAULT                 (0xffffffff)</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">   Current counter value.  Please note that due to synchronization it may</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">   take up to 100us before a value written to this register can be read back.</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">    Earlier reads will return the previous value.</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_COUNTER_MASK                            (0xffffffff) </span><span class="comment">/* &lt;0:31&gt; R:RW:0xFFFFFFFF:Yes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define CY_U3P_GCTL_COUNTER_POS                             (0)</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _INCLUDED_GCTLAON_REGS_H_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">/*[]*/</span></div><div class="ttc" id="struct_g_c_t_l_a_o_n___r_e_g_s___t_html"><div class="ttname"><a href="struct_g_c_t_l_a_o_n___r_e_g_s___t.html">GCTLAON_REGS_T</a></div><div class="ttdef"><b>Definition:</b> gctlaon_regs.h:30</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
