Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Reading design: Top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_level.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_level"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : Top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Daniel/Documents/UnB/Sistemas Digitais 2/Trabalhos/final/JogoDaVelha/contador_50Mhz_1s.vhd" in Library work.
Architecture behavioral of Entity conta_1s is up to date.
Compiling vhdl file "C:/Users/Daniel/Documents/UnB/Sistemas Digitais 2/Trabalhos/final/JogoDaVelha/debouncer.vhd" in Library work.
Architecture behavioral of Entity debouncer is up to date.
Compiling vhdl file "C:/Users/Daniel/Documents/UnB/Sistemas Digitais 2/Trabalhos/final/JogoDaVelha/maquina.vhd" in Library work.
Architecture behavioral of Entity maquina is up to date.
Compiling vhdl file "C:/Users/Daniel/Documents/UnB/Sistemas Digitais 2/Trabalhos/final/JogoDaVelha/conversor_bcd.vhd" in Library work.
Architecture arch of Entity conversor_binario_bcd is up to date.
Compiling vhdl file "C:/Users/Daniel/Documents/UnB/Sistemas Digitais 2/Trabalhos/final/JogoDaVelha/decodificador_7.vhd" in Library work.
Architecture arch of Entity decodificador_7segmentos is up to date.
Compiling vhdl file "C:/Users/Daniel/Documents/UnB/Sistemas Digitais 2/Trabalhos/final/JogoDaVelha/multplex_displays.vhd" in Library work.
Architecture behavioral of Entity multplex_displays is up to date.
Compiling vhdl file "C:/Users/Daniel/Documents/UnB/Sistemas Digitais 2/Trabalhos/final/JogoDaVelha/top_lvl.vhd" in Library work.
Architecture jogo_velha of Entity top_level is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Top_level> in library <work> (architecture <jogo_velha>).

Analyzing hierarchy for entity <debouncer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <maquina> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <conversor_binario_bcd> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <decodificador_7segmentos> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <multplex_displays> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <conta_1s> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Top_level> in library <work> (Architecture <jogo_velha>).
Entity <Top_level> analyzed. Unit <Top_level> generated.

Analyzing Entity <debouncer> in library <work> (Architecture <behavioral>).
Entity <debouncer> analyzed. Unit <debouncer> generated.

Analyzing Entity <maquina> in library <work> (Architecture <behavioral>).
Entity <maquina> analyzed. Unit <maquina> generated.

Analyzing Entity <conta_1s> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <terminou> in unit <conta_1s> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <conta_1s> analyzed. Unit <conta_1s> generated.

Analyzing Entity <conversor_binario_bcd> in library <work> (Architecture <arch>).
Entity <conversor_binario_bcd> analyzed. Unit <conversor_binario_bcd> generated.

Analyzing Entity <decodificador_7segmentos> in library <work> (Architecture <arch>).
Entity <decodificador_7segmentos> analyzed. Unit <decodificador_7segmentos> generated.

Analyzing Entity <multplex_displays> in library <work> (Architecture <behavioral>).
Entity <multplex_displays> analyzed. Unit <multplex_displays> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debouncer>.
    Related source file is "C:/Users/Daniel/Documents/UnB/Sistemas Digitais 2/Trabalhos/final/JogoDaVelha/debouncer.vhd".
    Found 1-bit register for signal <pb_debounced>.
    Found 19-bit down counter for signal <count500000>.
    Found 1-bit xor2 for signal <pb_debounced$xor0000> created at line 64.
    Found 1-bit register for signal <pb_sampled>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debouncer> synthesized.


Synthesizing Unit <conversor_binario_bcd>.
    Related source file is "C:/Users/Daniel/Documents/UnB/Sistemas Digitais 2/Trabalhos/final/JogoDaVelha/conversor_bcd.vhd".
    Found 128x8-bit ROM for signal <$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <conversor_binario_bcd> synthesized.


Synthesizing Unit <decodificador_7segmentos>.
    Related source file is "C:/Users/Daniel/Documents/UnB/Sistemas Digitais 2/Trabalhos/final/JogoDaVelha/decodificador_7.vhd".
    Found 16x7-bit ROM for signal <seg_tmp>.
    Summary:
	inferred   1 ROM(s).
Unit <decodificador_7segmentos> synthesized.


Synthesizing Unit <multplex_displays>.
    Related source file is "C:/Users/Daniel/Documents/UnB/Sistemas Digitais 2/Trabalhos/final/JogoDaVelha/multplex_displays.vhd".
    Found 4-bit register for signal <displays>.
    Found 7-bit register for signal <digito>.
    Found 1-bit register for signal <ponto>.
    Found 16-bit register for signal <contagem>.
    Found 16-bit adder for signal <contagem$addsub0000> created at line 20.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <multplex_displays> synthesized.


Synthesizing Unit <conta_1s>.
    Related source file is "C:/Users/Daniel/Documents/UnB/Sistemas Digitais 2/Trabalhos/final/JogoDaVelha/contador_50Mhz_1s.vhd".
WARNING:Xst:1780 - Signal <pb_sampled> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 26-bit down counter for signal <count500000>.
    Summary:
	inferred   1 Counter(s).
Unit <conta_1s> synthesized.


Synthesizing Unit <maquina>.
    Related source file is "C:/Users/Daniel/Documents/UnB/Sistemas Digitais 2/Trabalhos/final/JogoDaVelha/maquina.vhd".
WARNING:Xst:647 - Input <two_plays> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <jogadas_vencedoras> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jogada_vencedora8> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <jogada_vencedora7> is used but never assigned. This sourceless signal will be automatically connected to value 100010001.
WARNING:Xst:653 - Signal <jogada_vencedora6> is used but never assigned. This sourceless signal will be automatically connected to value 001001001.
WARNING:Xst:653 - Signal <jogada_vencedora5> is used but never assigned. This sourceless signal will be automatically connected to value 010010010.
WARNING:Xst:653 - Signal <jogada_vencedora4> is used but never assigned. This sourceless signal will be automatically connected to value 100100100.
WARNING:Xst:653 - Signal <jogada_vencedora3> is used but never assigned. This sourceless signal will be automatically connected to value 000000111.
WARNING:Xst:653 - Signal <jogada_vencedora2> is used but never assigned. This sourceless signal will be automatically connected to value 000111000.
WARNING:Xst:653 - Signal <jogada_vencedora1> is used but never assigned. This sourceless signal will be automatically connected to value 111000000.
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 43                                             |
    | Inputs             | 6                                              |
    | Outputs            | 20                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <leds1>.
    Found 9-bit register for signal <leds2>.
    Found 1-bit register for signal <invalido>.
    Found 1-bit register for signal <começa>.
    Found 9-bit register for signal <comparaçao1>.
    Found 9-bit register for signal <comparaçao2>.
    Found 9-bit register for signal <jogada_vencedora>.
    Found 9-bit register for signal <play1>.
    Found 9-bit register for signal <play2>.
    Found 9-bit register for signal <resultado>.
    Found 8-bit register for signal <s_placar1>.
    Found 8-bit adder for signal <s_placar1$addsub0000> created at line 275.
    Found 8-bit register for signal <s_placar2>.
    Found 8-bit adder for signal <s_placar2$addsub0000> created at line 277.
    Found 1-bit register for signal <vez>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  91 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <maquina> synthesized.


Synthesizing Unit <Top_level>.
    Related source file is "C:/Users/Daniel/Documents/UnB/Sistemas Digitais 2/Trabalhos/final/JogoDaVelha/top_lvl.vhd".
WARNING:Xst:646 - Signal <s_jogada> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <aumenta_placar2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <aumenta_placar1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Top_level> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 128x8-bit ROM                                         : 2
 16x7-bit ROM                                          : 4
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 8-bit adder                                           : 2
# Counters                                             : 10
 19-bit down counter                                   : 9
 26-bit down counter                                   : 1
# Registers                                            : 43
 1-bit register                                        : 31
 16-bit register                                       : 1
 4-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 2
 9-bit register                                        : 7
# Xors                                                 : 9
 1-bit xor2                                            : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <UnidadeControle/estado/FSM> on signal <estado[1:19]> with one-hot encoding.
----------------------------------------
 State           | Encoding
----------------------------------------
 init            | 0000000000000000001
 aguarda         | 0000000000000000010
 outro_jogador   | 0000000000000001000
 mesmo_lugar     | 0000000000000000100
 jogada_invalida | 0000000000000100000
 marca_campo     | 0000000000000010000
 ganhou1         | 0000000000001000000
 ganhou2         | 0000000000100000000
 ganhou3         | 0000000001000000000
 ganhou4         | 0000000010000000000
 ganhou5         | 0000000100000000000
 ganhou6         | 0000001000000000000
 ganhou7         | 0000010000000000000
 ganhou8         | 0000100000000000000
 ganhou9         | 0001000000000000000
 deu_velha       | 0010000000000000000
 pisca1          | 0000000000010000000
 pisca2          | 0100000000000000000
 proximo_jogo    | 1000000000000000000
----------------------------------------
WARNING:Xst:1290 - Hierarchical block <Button1> is unconnected in block <Top_level>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Button2> is unconnected in block <Top_level>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Button3> is unconnected in block <Top_level>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Button4> is unconnected in block <Top_level>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Button5> is unconnected in block <Top_level>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Button6> is unconnected in block <Top_level>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Button7> is unconnected in block <Top_level>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Button8> is unconnected in block <Top_level>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Button9> is unconnected in block <Top_level>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <contador> is unconnected in block <UnidadeControle>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <s_placar1_7> (without init value) has a constant value of 0 in block <UnidadeControle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_placar1_6> (without init value) has a constant value of 0 in block <UnidadeControle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_placar1_5> (without init value) has a constant value of 0 in block <UnidadeControle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_placar1_4> (without init value) has a constant value of 0 in block <UnidadeControle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_placar1_3> (without init value) has a constant value of 0 in block <UnidadeControle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_placar1_2> (without init value) has a constant value of 0 in block <UnidadeControle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_placar1_1> (without init value) has a constant value of 0 in block <UnidadeControle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_placar1_0> (without init value) has a constant value of 0 in block <UnidadeControle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_placar2_7> (without init value) has a constant value of 0 in block <UnidadeControle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_placar2_6> (without init value) has a constant value of 0 in block <UnidadeControle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_placar2_5> (without init value) has a constant value of 0 in block <UnidadeControle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_placar2_4> (without init value) has a constant value of 0 in block <UnidadeControle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_placar2_3> (without init value) has a constant value of 0 in block <UnidadeControle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_placar2_2> (without init value) has a constant value of 0 in block <UnidadeControle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_placar2_1> (without init value) has a constant value of 0 in block <UnidadeControle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_placar2_0> (without init value) has a constant value of 0 in block <UnidadeControle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <FFd1> has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Top_level>.
INFO:Xst:3044 - The ROM <ConvPlacar2/Mrom__rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <UnidadeControle/s_placar2>.
INFO:Xst:3044 - The ROM <ConvPlacar1/Mrom__rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <UnidadeControle/s_placar1>.
INFO:Xst:3225 - The RAM <ConvPlacar2/Mrom__rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     enA            | connected to signal <Reset>         | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <ConvPlacar1/Mrom__rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     enA            | connected to signal <Reset>         | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Top_level> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 128x8-bit single-port block RAM                       : 2
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 8-bit adder                                           : 2
# Counters                                             : 9
 19-bit down counter                                   : 9
# Registers                                            : 156
 Flip-Flops                                            : 156
# Xors                                                 : 9
 1-bit xor2                                            : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <FSM_FFd1> has a constant value of 0 in block <FSM_0-parent>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <UnidadeControle/começa> of sequential type is unconnected in block <Top_level>.
WARNING:Xst:2677 - Node <Button9/pb_sampled> of sequential type is unconnected in block <Top_level>.
WARNING:Xst:2677 - Node <Button9/pb_debounced> of sequential type is unconnected in block <Top_level>.
WARNING:Xst:2677 - Node <Button8/pb_sampled> of sequential type is unconnected in block <Top_level>.
WARNING:Xst:2677 - Node <Button8/pb_debounced> of sequential type is unconnected in block <Top_level>.
WARNING:Xst:2677 - Node <Button7/pb_sampled> of sequential type is unconnected in block <Top_level>.
WARNING:Xst:2677 - Node <Button7/pb_debounced> of sequential type is unconnected in block <Top_level>.
WARNING:Xst:2677 - Node <Button6/pb_sampled> of sequential type is unconnected in block <Top_level>.
WARNING:Xst:2677 - Node <Button6/pb_debounced> of sequential type is unconnected in block <Top_level>.
WARNING:Xst:2677 - Node <Button5/pb_sampled> of sequential type is unconnected in block <Top_level>.
WARNING:Xst:2677 - Node <Button5/pb_debounced> of sequential type is unconnected in block <Top_level>.
WARNING:Xst:2677 - Node <Button4/pb_sampled> of sequential type is unconnected in block <Top_level>.
WARNING:Xst:2677 - Node <Button4/pb_debounced> of sequential type is unconnected in block <Top_level>.
WARNING:Xst:2677 - Node <Button3/pb_sampled> of sequential type is unconnected in block <Top_level>.
WARNING:Xst:2677 - Node <Button3/pb_debounced> of sequential type is unconnected in block <Top_level>.
WARNING:Xst:2677 - Node <Button2/pb_sampled> of sequential type is unconnected in block <Top_level>.
WARNING:Xst:2677 - Node <Button2/pb_debounced> of sequential type is unconnected in block <Top_level>.
WARNING:Xst:2677 - Node <Button1/pb_sampled> of sequential type is unconnected in block <Top_level>.
WARNING:Xst:2677 - Node <Button1/pb_debounced> of sequential type is unconnected in block <Top_level>.
INFO:Xst:2697 - Unit <Top_level> : the RAMs <ConvPlacar2/Mrom__rom0000>, <ConvPlacar1/Mrom__rom0000> are packed into the single block RAM <ConvPlacar2/Mrom__rom00001>
WARNING:Xst:1710 - FF/Latch <UnidadeControle/s_placar2_0> (without init value) has a constant value of 0 in block <Top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UnidadeControle/s_placar2_1> (without init value) has a constant value of 0 in block <Top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UnidadeControle/s_placar2_2> (without init value) has a constant value of 0 in block <Top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UnidadeControle/s_placar2_3> (without init value) has a constant value of 0 in block <Top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UnidadeControle/s_placar2_4> (without init value) has a constant value of 0 in block <Top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UnidadeControle/s_placar2_5> (without init value) has a constant value of 0 in block <Top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UnidadeControle/s_placar2_6> (without init value) has a constant value of 0 in block <Top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UnidadeControle/s_placar2_7> (without init value) has a constant value of 0 in block <Top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UnidadeControle/s_placar1_0> (without init value) has a constant value of 0 in block <Top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UnidadeControle/s_placar1_1> (without init value) has a constant value of 0 in block <Top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UnidadeControle/s_placar1_2> (without init value) has a constant value of 0 in block <Top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UnidadeControle/s_placar1_3> (without init value) has a constant value of 0 in block <Top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UnidadeControle/s_placar1_4> (without init value) has a constant value of 0 in block <Top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UnidadeControle/s_placar1_5> (without init value) has a constant value of 0 in block <Top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UnidadeControle/s_placar1_7> (without init value) has a constant value of 0 in block <Top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit Top_level Conflict on KEEP property on signal N0 and UnidadeControle/s_placar2_mux0000<7> UnidadeControle/s_placar2_mux0000<7> signal will be lost.
WARNING:Xst:638 - in unit Top_level Conflict on KEEP property on signal N0 and UnidadeControle/s_placar2_mux0000<6> UnidadeControle/s_placar2_mux0000<6> signal will be lost.
WARNING:Xst:638 - in unit Top_level Conflict on KEEP property on signal N0 and UnidadeControle/s_placar2_mux0000<5> UnidadeControle/s_placar2_mux0000<5> signal will be lost.
WARNING:Xst:638 - in unit Top_level Conflict on KEEP property on signal N0 and UnidadeControle/s_placar2_mux0000<4> UnidadeControle/s_placar2_mux0000<4> signal will be lost.
WARNING:Xst:638 - in unit Top_level Conflict on KEEP property on signal N0 and UnidadeControle/s_placar2_mux0000<3> UnidadeControle/s_placar2_mux0000<3> signal will be lost.
WARNING:Xst:638 - in unit Top_level Conflict on KEEP property on signal N0 and UnidadeControle/s_placar2_mux0000<2> UnidadeControle/s_placar2_mux0000<2> signal will be lost.
WARNING:Xst:638 - in unit Top_level Conflict on KEEP property on signal N0 and UnidadeControle/s_placar2_mux0000<1> UnidadeControle/s_placar2_mux0000<1> signal will be lost.
WARNING:Xst:638 - in unit Top_level Conflict on KEEP property on signal N0 and UnidadeControle/s_placar1_mux0000<7> UnidadeControle/s_placar1_mux0000<7> signal will be lost.
WARNING:Xst:638 - in unit Top_level Conflict on KEEP property on signal N0 and UnidadeControle/s_placar1_mux0000<6> UnidadeControle/s_placar1_mux0000<6> signal will be lost.
WARNING:Xst:638 - in unit Top_level Conflict on KEEP property on signal N0 and UnidadeControle/s_placar1_mux0000<5> UnidadeControle/s_placar1_mux0000<5> signal will be lost.
WARNING:Xst:638 - in unit Top_level Conflict on KEEP property on signal N0 and UnidadeControle/s_placar1_mux0000<4> UnidadeControle/s_placar1_mux0000<4> signal will be lost.
WARNING:Xst:638 - in unit Top_level Conflict on KEEP property on signal N0 and UnidadeControle/s_placar1_mux0000<3> UnidadeControle/s_placar1_mux0000<3> signal will be lost.
WARNING:Xst:638 - in unit Top_level Conflict on KEEP property on signal N0 and UnidadeControle/s_placar1_mux0000<2> UnidadeControle/s_placar1_mux0000<2> signal will be lost.
WARNING:Xst:1710 - FF/Latch <UnidadeControle/s_placar1_6> (without init value) has a constant value of 0 in block <Top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit Top_level Conflict on KEEP property on signal N0 and UnidadeControle/s_placar1_mux0000<1> UnidadeControle/s_placar1_mux0000<1> signal will be lost.

Optimizing unit <Top_level> ...

Optimizing unit <multplex_displays> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_level, actual ratio is 10.
FlipFlop DisplayPlacar/contagem_11 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 121
 Flip-Flops                                            : 121

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top_level.ngr
Top Level Output File Name         : Top_level
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 43

Cell Usage :
# BELS                             : 404
#      GND                         : 2
#      INV                         : 3
#      LUT1                        : 15
#      LUT2                        : 35
#      LUT2_D                      : 6
#      LUT2_L                      : 5
#      LUT3                        : 56
#      LUT3_D                      : 3
#      LUT3_L                      : 10
#      LUT4                        : 162
#      LUT4_D                      : 22
#      LUT4_L                      : 53
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 121
#      FD                          : 12
#      FDC                         : 17
#      FDE                         : 74
#      FDP                         : 1
#      FDS                         : 17
# RAMS                             : 1
#      RAMB16                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 41
#      IBUF                        : 10
#      OBUF                        : 31
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                      195  out of   1920    10%  
 Number of Slice Flip Flops:            121  out of   3840     3%  
 Number of 4 input LUTs:                370  out of   3840     9%  
 Number of IOs:                          43
 Number of bonded IOBs:                  42  out of    173    24%  
 Number of BRAMs:                         1  out of     12     8%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 122   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset                              | IBUF                   | 18    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.473ns (Maximum Frequency: 118.022MHz)
   Minimum input arrival time before clock: 8.932ns
   Maximum output required time after clock: 7.241ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 8.473ns (frequency: 118.022MHz)
  Total number of paths / destination ports: 5423 / 146
-------------------------------------------------------------------------
Delay:               8.473ns (Levels of Logic = 5)
  Source:            DisplayPlacar/contagem_15 (FF)
  Destination:       DisplayPlacar/contagem_15 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: DisplayPlacar/contagem_15 to DisplayPlacar/contagem_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.720   1.463  DisplayPlacar/contagem_15 (DisplayPlacar/contagem_15)
     LUT3_L:I0->LO         1   0.551   0.126  DisplayPlacar/contagem_mux0005<15>1114 (DisplayPlacar/contagem_mux0005<15>1114)
     LUT4:I3->O            1   0.551   0.827  DisplayPlacar/contagem_mux0005<15>1127 (DisplayPlacar/contagem_mux0005<15>1127)
     LUT4:I3->O            1   0.551   0.996  DisplayPlacar/contagem_mux0005<15>1135 (DisplayPlacar/contagem_mux0005<15>1135)
     LUT4_D:I1->O         15   0.551   1.383  DisplayPlacar/contagem_mux0005<15>1243 (DisplayPlacar/N01)
     LUT2:I1->O            1   0.551   0.000  DisplayPlacar/contagem_mux0005<8>1 (DisplayPlacar/contagem_mux0005<8>)
     FD:D                      0.203          DisplayPlacar/contagem_7
    ----------------------------------------
    Total                      8.473ns (3.678ns logic, 4.795ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 202 / 105
-------------------------------------------------------------------------
Offset:              8.932ns (Levels of Logic = 5)
  Source:            Jogada<6> (PAD)
  Destination:       UnidadeControle/resultado_9 (FF)
  Destination Clock: Clk rising

  Data Path: Jogada<6> to UnidadeControle/resultado_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.821   1.256  Jogada_6_IBUF (Jogada_6_IBUF)
     LUT4:I0->O            1   0.551   0.996  UnidadeControle/estado_cmp_eq000032 (UnidadeControle/estado_cmp_eq000032)
     LUT3:I1->O            1   0.551   0.827  UnidadeControle/estado_cmp_eq000034_SW0 (N208)
     LUT4:I3->O            3   0.551   1.102  UnidadeControle/estado_cmp_eq000034 (UnidadeControle/estado_cmp_eq0000)
     LUT3:I1->O            9   0.551   1.124  UnidadeControle/resultado_1_and00001 (UnidadeControle/resultado_1_and0000)
     FDE:CE                    0.602          UnidadeControle/resultado_9
    ----------------------------------------
    Total                      8.932ns (3.627ns logic, 5.305ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              7.241ns (Levels of Logic = 1)
  Source:            UnidadeControle/invalido (FF)
  Destination:       Invalido (PAD)
  Source Clock:      Clk rising

  Data Path: UnidadeControle/invalido to Invalido
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.720   0.877  UnidadeControle/invalido (UnidadeControle/invalido)
     OBUF:I->O                 5.644          Invalido_OBUF (Invalido)
    ----------------------------------------
    Total                      7.241ns (6.364ns logic, 0.877ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.76 secs
 
--> 

Total memory usage is 270172 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   91 (   0 filtered)
Number of infos    :    6 (   0 filtered)

