{C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab3/muxlll/RTLcode/muxlll_rtl.v} {1 {vlog -work work -stats=none {C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab3/muxlll/RTLcode/muxlll_rtl.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module muxlll_rtl

Top level modules:
	muxlll_rtl

} {} {}} {C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab3/muxlll/simulation/muxlll_rtl_tb.v} {1 {vlog -work work -stats=none {C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab3/muxlll/simulation/muxlll_rtl_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module muxlll_rtl_tb

Top level modules:
	muxlll_rtl_tb

} {} {}}
