INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/OneDrive/Escritorio/ALU/TP-ARQUITECTURA/UART/UART.srcs/sources_1/new/baud_rate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/OneDrive/Escritorio/ALU/TP-ARQUITECTURA/UART/UART.srcs/sources_1/new/blackbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blackbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/OneDrive/Escritorio/ALU/TP-ARQUITECTURA/UART/UART.srcs/sources_1/new/rx_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/OneDrive/Escritorio/ALU/TP-ARQUITECTURA/UART/UART.srcs/sim_1/new/tb_blackbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_blackbox
