Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,4883
design__instance__area,60109.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0006191142019815743
power__switching__total,0.00012662610970437527
power__leakage__total,0.000002677318207133794
power__total,0.0007484176312573254
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2640270299346112
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2627942937643545
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12416457102812983
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.552572558905382
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.124165
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26427635827741786
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26427635827741786
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6488180731879023
timing__setup__ws__corner:nom_slow_1p08V_125C,11.264969720331482
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.648818
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26303532318981737
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2614218915336499
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3166583751508099
timing__setup__ws__corner:nom_typ_1p20V_25C,11.449735705850397
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.316658
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26303532318981737
clock__skew__worst_setup,0.2614218915336499
timing__hold__ws,0.12416457102812983
timing__setup__ws,11.264969720331482
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.124165
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,1262
design__instance__area__stdcell,20544.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.341785
design__instance__utilization__stdcell,0.341785
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,8
design__instance__area__class:buffer,59.8752
design__instance__count__class:inverter,26
design__instance__area__class:inverter,141.523
design__instance__count__class:sequential_cell,144
design__instance__area__class:sequential_cell,7152.36
design__instance__count__class:multi_input_combinational_cell,704
design__instance__area__class:multi_input_combinational_cell,6647.96
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,315
design__instance__area__class:timing_repair_buffer,5299.86
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,24898.2
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,1155.77
design__instance__count__class:clock_inverter,16
design__instance__area__class:clock_inverter,87.0912
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,248
global_route__vias,7606
global_route__wirelength,41693
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1265
route__net__special,2
route__drc_errors__iter:0,212
route__wirelength__iter:0,26307
route__drc_errors__iter:1,78
route__wirelength__iter:1,26002
route__drc_errors__iter:2,42
route__wirelength__iter:2,26007
route__drc_errors__iter:3,0
route__wirelength__iter:3,25998
route__drc_errors,0
route__wirelength,25998
route__vias,6786
route__vias__singlecut,6786
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,497.08
design__instance__count__class:fill_cell,3621
design__instance__area__class:fill_cell,39564.8
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,18
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,18
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,18
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,18
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.1998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19994
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000196185
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000141292
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000541663
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000141292
design_powergrid__voltage__worst,0.000141292
design_powergrid__voltage__worst__net:VPWR,1.1998
design_powergrid__drop__worst,0.000196185
design_powergrid__drop__worst__net:VPWR,0.000196185
design_powergrid__voltage__worst__net:VGND,0.000141292
design_powergrid__drop__worst__net:VGND,0.000141292
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000057299999999999996877671215589344910767977125942707061767578125
ir__drop__worst,0.00019599999999999999367172875963660771958529949188232421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
