{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659490523123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659490523130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 03 09:35:22 2022 " "Processing started: Wed Aug 03 09:35:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659490523130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490523130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AHT10 -c AHT10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AHT10 -c AHT10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490523130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659490523599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659490523599 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx.v(90) " "Verilog HDL information at uart_tx.v(90): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_tx.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/uart_tx.v" 90 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1659490533478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/aht10/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/aht10/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/uart_tx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490533480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/aht10/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/aht10/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490533482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533482 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 seg_driver.v(26) " "Verilog HDL Expression warning at seg_driver.v(26): truncated literal to match 16 bits" {  } { { "../rtl/seg_driver.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/seg_driver.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1659490533484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/aht10/rtl/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/aht10/rtl/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_driver " "Found entity 1: seg_driver" {  } { { "../rtl/seg_driver.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/seg_driver.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490533484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/aht10/rtl/param.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpga/fpga_pro/aht10/rtl/param.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/aht10/rtl/i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/aht10/rtl/i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../rtl/i2c_master.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/i2c_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490533489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/aht10/rtl/data_handle.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/aht10/rtl/data_handle.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_handle " "Found entity 1: data_handle" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490533492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/aht10/rtl/controler.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/aht10/rtl/controler.v" { { "Info" "ISGN_ENTITY_NAME" "1 controler " "Found entity 1: controler" {  } { { "../rtl/controler.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/controler.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490533494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533494 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AHT10_rw.v(148) " "Verilog HDL information at AHT10_rw.v(148): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 148 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1659490533496 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AHT10_rw.v(158) " "Verilog HDL information at AHT10_rw.v(158): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 158 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1659490533497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/aht10/rtl/aht10_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/aht10/rtl/aht10_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHT10_rw " "Found entity 1: AHT10_rw" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490533497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_dout top.v(71) " "Verilog HDL Implicit Net warning at top.v(71): created implicit net for \"tx_dout\"" {  } { { "../rtl/top.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/top.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659490533497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659490533551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_handle data_handle:u_data_handle " "Elaborating entity \"data_handle\" for hierarchy \"data_handle:u_data_handle\"" {  } { { "../rtl/top.v" "u_data_handle" { Text "I:/FPGA/fpga_pro/AHT10/rtl/top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659490533559 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 data_handle.v(56) " "Verilog HDL assignment warning at data_handle.v(56): truncated value with size 32 to match size of target (31)" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659490533561 "|top|data_handle:u_data_handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_handle.v(69) " "Verilog HDL assignment warning at data_handle.v(69): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659490533561 "|top|data_handle:u_data_handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_handle.v(70) " "Verilog HDL assignment warning at data_handle.v(70): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659490533561 "|top|data_handle:u_data_handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_handle.v(71) " "Verilog HDL assignment warning at data_handle.v(71): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659490533561 "|top|data_handle:u_data_handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_handle.v(72) " "Verilog HDL assignment warning at data_handle.v(72): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659490533561 "|top|data_handle:u_data_handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_handle.v(73) " "Verilog HDL assignment warning at data_handle.v(73): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659490533561 "|top|data_handle:u_data_handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_handle.v(74) " "Verilog HDL assignment warning at data_handle.v(74): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659490533561 "|top|data_handle:u_data_handle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx data_handle.v(119) " "Verilog HDL Always Construct warning at data_handle.v(119): inferring latch(es) for variable \"tx\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 119 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1659490533562 "|top|data_handle:u_data_handle"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "t1\[7..4\] 0 data_handle.v(22) " "Net \"t1\[7..4\]\" at data_handle.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1659490533563 "|top|data_handle:u_data_handle"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "t2\[7..4\] 0 data_handle.v(23) " "Net \"t2\[7..4\]\" at data_handle.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1659490533563 "|top|data_handle:u_data_handle"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "t3\[7..4\] 0 data_handle.v(24) " "Net \"t3\[7..4\]\" at data_handle.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1659490533563 "|top|data_handle:u_data_handle"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h1\[7..4\] 0 data_handle.v(25) " "Net \"h1\[7..4\]\" at data_handle.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1659490533563 "|top|data_handle:u_data_handle"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h2\[7..4\] 0 data_handle.v(26) " "Net \"h2\[7..4\]\" at data_handle.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1659490533563 "|top|data_handle:u_data_handle"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h3\[7..4\] 0 data_handle.v(27) " "Net \"h3\[7..4\]\" at data_handle.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1659490533563 "|top|data_handle:u_data_handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx\[0\] data_handle.v(119) " "Inferred latch for \"tx\[0\]\" at data_handle.v(119)" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533564 "|top|data_handle:u_data_handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx\[1\] data_handle.v(119) " "Inferred latch for \"tx\[1\]\" at data_handle.v(119)" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533564 "|top|data_handle:u_data_handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx\[2\] data_handle.v(119) " "Inferred latch for \"tx\[2\]\" at data_handle.v(119)" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533564 "|top|data_handle:u_data_handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx\[3\] data_handle.v(119) " "Inferred latch for \"tx\[3\]\" at data_handle.v(119)" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533564 "|top|data_handle:u_data_handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx\[4\] data_handle.v(119) " "Inferred latch for \"tx\[4\]\" at data_handle.v(119)" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533564 "|top|data_handle:u_data_handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx\[5\] data_handle.v(119) " "Inferred latch for \"tx\[5\]\" at data_handle.v(119)" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533564 "|top|data_handle:u_data_handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx\[6\] data_handle.v(119) " "Inferred latch for \"tx\[6\]\" at data_handle.v(119)" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533564 "|top|data_handle:u_data_handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx\[7\] data_handle.v(119) " "Inferred latch for \"tx\[7\]\" at data_handle.v(119)" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533564 "|top|data_handle:u_data_handle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_driver seg_driver:u_seg_driver " "Elaborating entity \"seg_driver\" for hierarchy \"seg_driver:u_seg_driver\"" {  } { { "../rtl/top.v" "u_seg_driver" { Text "I:/FPGA/fpga_pro/AHT10/rtl/top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659490533574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controler controler:u_controler " "Elaborating entity \"controler\" for hierarchy \"controler:u_controler\"" {  } { { "../rtl/top.v" "u_controler" { Text "I:/FPGA/fpga_pro/AHT10/rtl/top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659490533583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHT10_rw controler:u_controler\|AHT10_rw:u_rw_ctrl " "Elaborating entity \"AHT10_rw\" for hierarchy \"controler:u_controler\|AHT10_rw:u_rw_ctrl\"" {  } { { "../rtl/controler.v" "u_rw_ctrl" { Text "I:/FPGA/fpga_pro/AHT10/rtl/controler.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659490533589 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag AHT10_rw.v(67) " "Verilog HDL or VHDL warning at AHT10_rw.v(67): object \"flag\" assigned a value but never read" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659490533590 "|top|controler:u_controler|AHT10_rw:u_rw_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 AHT10_rw.v(153) " "Verilog HDL assignment warning at AHT10_rw.v(153): truncated value with size 8 to match size of target (1)" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659490533591 "|top|controler:u_controler|AHT10_rw:u_rw_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cmd_r AHT10_rw.v(217) " "Verilog HDL Always Construct warning at AHT10_rw.v(217): inferring latch(es) for variable \"cmd_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 217 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1659490533594 "|top|controler:u_controler|AHT10_rw:u_rw_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_r AHT10_rw.v(217) " "Verilog HDL Always Construct warning at AHT10_rw.v(217): inferring latch(es) for variable \"data_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 217 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1659490533594 "|top|controler:u_controler|AHT10_rw:u_rw_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_r\[0\] AHT10_rw.v(226) " "Inferred latch for \"data_r\[0\]\" at AHT10_rw.v(226)" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533597 "|top|controler:u_controler|AHT10_rw:u_rw_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_r\[1\] AHT10_rw.v(226) " "Inferred latch for \"data_r\[1\]\" at AHT10_rw.v(226)" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533597 "|top|controler:u_controler|AHT10_rw:u_rw_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_r\[2\] AHT10_rw.v(226) " "Inferred latch for \"data_r\[2\]\" at AHT10_rw.v(226)" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533597 "|top|controler:u_controler|AHT10_rw:u_rw_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_r\[3\] AHT10_rw.v(226) " "Inferred latch for \"data_r\[3\]\" at AHT10_rw.v(226)" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533597 "|top|controler:u_controler|AHT10_rw:u_rw_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_r\[4\] AHT10_rw.v(226) " "Inferred latch for \"data_r\[4\]\" at AHT10_rw.v(226)" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533597 "|top|controler:u_controler|AHT10_rw:u_rw_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_r\[5\] AHT10_rw.v(226) " "Inferred latch for \"data_r\[5\]\" at AHT10_rw.v(226)" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533597 "|top|controler:u_controler|AHT10_rw:u_rw_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_r\[6\] AHT10_rw.v(226) " "Inferred latch for \"data_r\[6\]\" at AHT10_rw.v(226)" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533597 "|top|controler:u_controler|AHT10_rw:u_rw_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_r\[7\] AHT10_rw.v(226) " "Inferred latch for \"data_r\[7\]\" at AHT10_rw.v(226)" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533597 "|top|controler:u_controler|AHT10_rw:u_rw_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_r\[0\] AHT10_rw.v(226) " "Inferred latch for \"cmd_r\[0\]\" at AHT10_rw.v(226)" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533597 "|top|controler:u_controler|AHT10_rw:u_rw_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_r\[1\] AHT10_rw.v(226) " "Inferred latch for \"cmd_r\[1\]\" at AHT10_rw.v(226)" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533597 "|top|controler:u_controler|AHT10_rw:u_rw_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_r\[2\] AHT10_rw.v(226) " "Inferred latch for \"cmd_r\[2\]\" at AHT10_rw.v(226)" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533597 "|top|controler:u_controler|AHT10_rw:u_rw_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_r\[3\] AHT10_rw.v(226) " "Inferred latch for \"cmd_r\[3\]\" at AHT10_rw.v(226)" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490533597 "|top|controler:u_controler|AHT10_rw:u_rw_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master controler:u_controler\|i2c_master:u_i2c " "Elaborating entity \"i2c_master\" for hierarchy \"controler:u_controler\|i2c_master:u_i2c\"" {  } { { "../rtl/controler.v" "u_i2c" { Text "I:/FPGA/fpga_pro/AHT10/rtl/controler.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659490533612 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_master.v(166) " "Verilog HDL assignment warning at i2c_master.v(166): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/i2c_master.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/i2c_master.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659490533613 "|top|controler:u_controler|i2c_master:u_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(180) " "Verilog HDL assignment warning at i2c_master.v(180): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/i2c_master.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/i2c_master.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659490533614 "|top|controler:u_controler|i2c_master:u_i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:u_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:u_uart_tx\"" {  } { { "../rtl/top.v" "u_uart_tx" { Text "I:/FPGA/fpga_pro/AHT10/rtl/top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659490533627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ub24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ub24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ub24 " "Found entity 1: altsyncram_ub24" {  } { { "db/altsyncram_ub24.tdf" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/altsyncram_ub24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490535543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490535543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490535752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490535752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490535850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490535850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4hi " "Found entity 1: cntr_4hi" {  } { { "db/cntr_4hi.tdf" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/cntr_4hi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490535985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490535985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490536037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490536037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490536111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490536111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490536209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490536209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490536259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490536259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490536330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490536330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490536382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490536382 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659490536931 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1659490537048 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.08.03.09:35:41 Progress: Loading sld8b9dc7ab/alt_sld_fab_wrapper_hw.tcl " "2022.08.03.09:35:41 Progress: Loading sld8b9dc7ab/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490541479 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490545510 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490545645 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490552960 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490553080 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490553202 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490553342 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490553346 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490553347 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1659490554017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b9dc7ab/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b9dc7ab/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8b9dc7ab/alt_sld_fab.v" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/ip/sld8b9dc7ab/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490554258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490554258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490554347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490554347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490554349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490554349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490554427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490554427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490554520 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490554520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490554520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490554604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490554604 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_handle:u_data_handle\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_handle:u_data_handle\|Div1\"" {  } { { "../rtl/data_handle.v" "Div1" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490555987 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_handle:u_data_handle\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_handle:u_data_handle\|Mod0\"" {  } { { "../rtl/data_handle.v" "Mod0" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490555987 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_handle:u_data_handle\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_handle:u_data_handle\|Div2\"" {  } { { "../rtl/data_handle.v" "Div2" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490555987 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_handle:u_data_handle\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_handle:u_data_handle\|Mod2\"" {  } { { "../rtl/data_handle.v" "Mod2" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490555987 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_handle:u_data_handle\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_handle:u_data_handle\|Div3\"" {  } { { "../rtl/data_handle.v" "Div3" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490555987 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_handle:u_data_handle\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_handle:u_data_handle\|Mod3\"" {  } { { "../rtl/data_handle.v" "Mod3" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490555987 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_handle:u_data_handle\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_handle:u_data_handle\|Div0\"" {  } { { "../rtl/data_handle.v" "Div0" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490555987 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_handle:u_data_handle\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_handle:u_data_handle\|Mod4\"" {  } { { "../rtl/data_handle.v" "Mod4" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490555987 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_handle:u_data_handle\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_handle:u_data_handle\|Mod1\"" {  } { { "../rtl/data_handle.v" "Mod1" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490555987 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1659490555987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_handle:u_data_handle\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"data_handle:u_data_handle\|lpm_divide:Div1\"" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659490556087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_handle:u_data_handle\|lpm_divide:Div1 " "Instantiated megafunction \"data_handle:u_data_handle\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556088 ""}  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659490556088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/lpm_divide_1jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490556149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490556149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490556179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490556179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_37f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_37f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_37f " "Found entity 1: alt_u_div_37f" {  } { { "db/alt_u_div_37f.tdf" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490556226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490556226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490556324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490556324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490556376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490556376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_handle:u_data_handle\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"data_handle:u_data_handle\|lpm_divide:Mod0\"" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659490556396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_handle:u_data_handle\|lpm_divide:Mod0 " "Instantiated megafunction \"data_handle:u_data_handle\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556396 ""}  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659490556396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6bm " "Found entity 1: lpm_divide_6bm" {  } { { "db/lpm_divide_6bm.tdf" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/lpm_divide_6bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490556442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490556442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_handle:u_data_handle\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"data_handle:u_data_handle\|lpm_divide:Div2\"" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659490556470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_handle:u_data_handle\|lpm_divide:Div2 " "Instantiated megafunction \"data_handle:u_data_handle\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556470 ""}  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659490556470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490556516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490556516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490556541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490556541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_b7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_b7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_b7f " "Found entity 1: alt_u_div_b7f" {  } { { "db/alt_u_div_b7f.tdf" "" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_b7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659490556588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490556588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_handle:u_data_handle\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"data_handle:u_data_handle\|lpm_divide:Div3\"" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659490556677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_handle:u_data_handle\|lpm_divide:Div3 " "Instantiated megafunction \"data_handle:u_data_handle\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556677 ""}  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659490556677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_handle:u_data_handle\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"data_handle:u_data_handle\|lpm_divide:Div0\"" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659490556721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_handle:u_data_handle\|lpm_divide:Div0 " "Instantiated megafunction \"data_handle:u_data_handle\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556721 ""}  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659490556721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_handle:u_data_handle\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"data_handle:u_data_handle\|lpm_divide:Mod4\"" {  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659490556746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_handle:u_data_handle\|lpm_divide:Mod4 " "Instantiated megafunction \"data_handle:u_data_handle\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659490556746 ""}  } { { "../rtl/data_handle.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659490556746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controler:u_controler\|AHT10_rw:u_rw_ctrl\|cmd_r\[2\] " "Latch controler:u_controler\|AHT10_rw:u_rw_ctrl\|cmd_r\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.CAL_STATE " "Ports D and ENA on the latch are fed by the same signal controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.CAL_STATE" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659490557662 ""}  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659490557662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controler:u_controler\|AHT10_rw:u_rw_ctrl\|cmd_r\[0\] " "Latch controler:u_controler\|AHT10_rw:u_rw_ctrl\|cmd_r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.CAL_STATE " "Ports D and ENA on the latch are fed by the same signal controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.CAL_STATE" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659490557663 ""}  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659490557663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controler:u_controler\|AHT10_rw:u_rw_ctrl\|cmd_r\[1\] " "Latch controler:u_controler\|AHT10_rw:u_rw_ctrl\|cmd_r\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.CAL_STATE " "Ports D and ENA on the latch are fed by the same signal controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.CAL_STATE" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659490557663 ""}  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659490557663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controler:u_controler\|AHT10_rw:u_rw_ctrl\|cmd_r\[3\] " "Latch controler:u_controler\|AHT10_rw:u_rw_ctrl\|cmd_r\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.CAL_STATE " "Ports D and ENA on the latch are fed by the same signal controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.CAL_STATE" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659490557663 ""}  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659490557663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controler:u_controler\|AHT10_rw:u_rw_ctrl\|data_r\[5\] " "Latch controler:u_controler\|AHT10_rw:u_rw_ctrl\|data_r\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.CAL_STATE " "Ports D and ENA on the latch are fed by the same signal controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.CAL_STATE" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659490557663 ""}  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659490557663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controler:u_controler\|AHT10_rw:u_rw_ctrl\|data_r\[6\] " "Latch controler:u_controler\|AHT10_rw:u_rw_ctrl\|data_r\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.CAL_STATE " "Ports D and ENA on the latch are fed by the same signal controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.CAL_STATE" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659490557663 ""}  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659490557663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controler:u_controler\|AHT10_rw:u_rw_ctrl\|data_r\[7\] " "Latch controler:u_controler\|AHT10_rw:u_rw_ctrl\|data_r\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.INIT " "Ports D and ENA on the latch are fed by the same signal controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.INIT" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659490557663 ""}  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659490557663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controler:u_controler\|AHT10_rw:u_rw_ctrl\|data_r\[4\] " "Latch controler:u_controler\|AHT10_rw:u_rw_ctrl\|data_r\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.CAL_STATE " "Ports D and ENA on the latch are fed by the same signal controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.CAL_STATE" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659490557663 ""}  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659490557663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controler:u_controler\|AHT10_rw:u_rw_ctrl\|data_r\[1\] " "Latch controler:u_controler\|AHT10_rw:u_rw_ctrl\|data_r\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.MEASURE " "Ports D and ENA on the latch are fed by the same signal controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.MEASURE" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659490557663 ""}  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659490557663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controler:u_controler\|AHT10_rw:u_rw_ctrl\|data_r\[2\] " "Latch controler:u_controler\|AHT10_rw:u_rw_ctrl\|data_r\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.MEASURE " "Ports D and ENA on the latch are fed by the same signal controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.MEASURE" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659490557663 ""}  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659490557663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controler:u_controler\|AHT10_rw:u_rw_ctrl\|data_r\[3\] " "Latch controler:u_controler\|AHT10_rw:u_rw_ctrl\|data_r\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.INIT " "Ports D and ENA on the latch are fed by the same signal controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.INIT" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659490557663 ""}  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659490557663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controler:u_controler\|AHT10_rw:u_rw_ctrl\|data_r\[0\] " "Latch controler:u_controler\|AHT10_rw:u_rw_ctrl\|data_r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.CAL_STATE " "Ports D and ENA on the latch are fed by the same signal controler:u_controler\|AHT10_rw:u_rw_ctrl\|state_c.CAL_STATE" {  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659490557663 ""}  } { { "../rtl/AHT10_rw.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659490557663 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/seg_driver.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/seg_driver.v" 77 -1 0 } } { "../rtl/seg_driver.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/seg_driver.v" 105 -1 0 } } { "../rtl/i2c_master.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/i2c_master.v" 219 -1 0 } } { "../rtl/uart_tx.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/uart_tx.v" 114 -1 0 } } { "../rtl/i2c_master.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/i2c_master.v" 235 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1659490557667 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1659490557667 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg_driver:u_seg_driver\|seg_dig\[7\] seg_driver:u_seg_driver\|seg_dig\[7\]~_emulated seg_driver:u_seg_driver\|seg_dig\[7\]~1 " "Register \"seg_driver:u_seg_driver\|seg_dig\[7\]\" is converted into an equivalent circuit using register \"seg_driver:u_seg_driver\|seg_dig\[7\]~_emulated\" and latch \"seg_driver:u_seg_driver\|seg_dig\[7\]~1\"" {  } { { "../rtl/seg_driver.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/seg_driver.v" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1659490557667 "|top|seg_driver:u_seg_driver|seg_dig[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1659490557667 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659490558302 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "data_handle:u_data_handle\|lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_30_result_int\[0\]~0 " "Logic cell \"data_handle:u_data_handle\|lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_30_result_int\[0\]~0\"" {  } { { "db/alt_u_div_37f.tdf" "add_sub_30_result_int\[0\]~0" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490559246 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_handle:u_data_handle\|lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"data_handle:u_data_handle\|lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_37f.tdf" "add_sub_20_result_int\[0\]~10" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490559246 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_handle:u_data_handle\|lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"data_handle:u_data_handle\|lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_37f.tdf" "add_sub_21_result_int\[0\]~10" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490559246 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_handle:u_data_handle\|lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"data_handle:u_data_handle\|lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_37f.tdf" "add_sub_24_result_int\[0\]~10" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490559246 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_handle:u_data_handle\|lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"data_handle:u_data_handle\|lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_37f.tdf" "add_sub_25_result_int\[0\]~10" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490559246 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_handle:u_data_handle\|lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"data_handle:u_data_handle\|lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_37f.tdf" "add_sub_28_result_int\[0\]~10" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490559246 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_handle:u_data_handle\|lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"data_handle:u_data_handle\|lpm_divide:Mod0\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_37f.tdf" "add_sub_29_result_int\[0\]~10" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490559246 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_handle:u_data_handle\|lpm_divide:Mod3\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_30_result_int\[0\]~0 " "Logic cell \"data_handle:u_data_handle\|lpm_divide:Mod3\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_30_result_int\[0\]~0\"" {  } { { "db/alt_u_div_37f.tdf" "add_sub_30_result_int\[0\]~0" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490559246 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_handle:u_data_handle\|lpm_divide:Mod3\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"data_handle:u_data_handle\|lpm_divide:Mod3\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_37f.tdf" "add_sub_27_result_int\[0\]~10" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490559246 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_handle:u_data_handle\|lpm_divide:Mod3\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"data_handle:u_data_handle\|lpm_divide:Mod3\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_37f.tdf" "add_sub_28_result_int\[0\]~10" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490559246 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_handle:u_data_handle\|lpm_divide:Mod3\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"data_handle:u_data_handle\|lpm_divide:Mod3\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_37f.tdf" "add_sub_29_result_int\[0\]~10" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490559246 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_handle:u_data_handle\|lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_b7f:divider\|add_sub_27_result_int\[1\]~14 " "Logic cell \"data_handle:u_data_handle\|lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_b7f:divider\|add_sub_27_result_int\[1\]~14\"" {  } { { "db/alt_u_div_b7f.tdf" "add_sub_27_result_int\[1\]~14" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_b7f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490559246 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_handle:u_data_handle\|lpm_divide:Mod2\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_30_result_int\[0\]~0 " "Logic cell \"data_handle:u_data_handle\|lpm_divide:Mod2\|lpm_divide_6bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_37f:divider\|add_sub_30_result_int\[0\]~0\"" {  } { { "db/alt_u_div_37f.tdf" "add_sub_30_result_int\[0\]~0" { Text "I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490559246 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1659490559246 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/FPGA/fpga_pro/AHT10/prj/output_files/AHT10.map.smsg " "Generated suppressed messages file I:/FPGA/fpga_pro/AHT10/prj/output_files/AHT10.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490559456 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 131 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 131 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1659490560732 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659490560777 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659490560777 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "../rtl/top.v" "" { Text "I:/FPGA/fpga_pro/AHT10/rtl/top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659490561100 "|top|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1659490561100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3050 " "Implemented 3050 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659490561100 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659490561100 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1659490561100 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2976 " "Implemented 2976 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659490561100 ""} { "Info" "ICUT_CUT_TM_RAMS" "49 " "Implemented 49 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1659490561100 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659490561100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659490561128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 03 09:36:01 2022 " "Processing ended: Wed Aug 03 09:36:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659490561128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659490561128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659490561128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659490561128 ""}
