#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun May 21 12:57:30 2017
# Process ID: 9404
# Current directory: D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/synth_1
# Command line: vivado.exe -log FrequencyModulator.vds -mode batch -messageDb vivado.pb -notrace -source FrequencyModulator.tcl
# Log file: D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/synth_1/FrequencyModulator.vds
# Journal file: D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FrequencyModulator.tcl -notrace
Command: synth_design -top FrequencyModulator -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 268.535 ; gain = 61.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FrequencyModulator' [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/sources_1/new/FrequencyModulator.v:23]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_0' [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/synth_1/.Xil/Vivado-9404-DREAM/realtime/dds_compiler_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_0' (1#1) [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/synth_1/.Xil/Vivado-9404-DREAM/realtime/dds_compiler_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/synth_1/.Xil/Vivado-9404-DREAM/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (2#1) [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/synth_1/.Xil/Vivado-9404-DREAM/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'c_addsub_0' [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/synth_1/.Xil/Vivado-9404-DREAM/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_0' (3#1) [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/synth_1/.Xil/Vivado-9404-DREAM/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'FrequencyModulator' (4#1) [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/sources_1/new/FrequencyModulator.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 305.859 ; gain = 99.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 305.859 ; gain = 99.199
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'c_addsub_0' instantiated as 'add_FM' [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/sources_1/new/FrequencyModulator.v:85]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'dds_compiler_0' instantiated as 'dds_compiler_baseband'. 2 instances of this cell are unresolved black boxes. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/sources_1/new/FrequencyModulator.v:52]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mult_gen_0' instantiated as 'mult_FO' [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/sources_1/new/FrequencyModulator.v:76]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/synth_1/.Xil/Vivado-9404-DREAM/dcp/dds_compiler_0_in_context.xdc] for cell 'dds_compiler_baseband'
Finished Parsing XDC File [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/synth_1/.Xil/Vivado-9404-DREAM/dcp/dds_compiler_0_in_context.xdc] for cell 'dds_compiler_baseband'
Parsing XDC File [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/synth_1/.Xil/Vivado-9404-DREAM/dcp/dds_compiler_0_in_context.xdc] for cell 'dds_compiler_carrier'
Finished Parsing XDC File [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/synth_1/.Xil/Vivado-9404-DREAM/dcp/dds_compiler_0_in_context.xdc] for cell 'dds_compiler_carrier'
Parsing XDC File [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/synth_1/.Xil/Vivado-9404-DREAM/dcp_2/c_addsub_0_in_context.xdc] for cell 'add_FM'
Finished Parsing XDC File [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/synth_1/.Xil/Vivado-9404-DREAM/dcp_2/c_addsub_0_in_context.xdc] for cell 'add_FM'
Parsing XDC File [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/synth_1/.Xil/Vivado-9404-DREAM/dcp_3/mult_gen_0_in_context.xdc] for cell 'mult_FO'
Finished Parsing XDC File [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/synth_1/.Xil/Vivado-9404-DREAM/dcp_3/mult_gen_0_in_context.xdc] for cell 'mult_FO'
Parsing XDC File [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_c_OBUF[5]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:51]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_c_OBUF[11]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:52]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_b_OBUF[8]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:53]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_c_OBUF[8]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:54]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_c_OBUF[7]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:55]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_c_OBUF[14]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:56]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_c_OBUF[4]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:57]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_c_OBUF[12]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:58]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_b_OBUF[15]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:59]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_b_OBUF[0]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:60]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_c_OBUF[13]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:61]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_b_OBUF[6]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:62]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_b_OBUF[3]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:63]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_b_OBUF[2]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:64]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_c_OBUF[0]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:65]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_c_OBUF[2]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:66]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_c_OBUF[1]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:67]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_b_OBUF[4]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:68]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_c_OBUF[6]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:69]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_b_OBUF[14]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:70]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_b_OBUF[7]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:71]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_c_OBUF[9]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:72]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_b_OBUF[12]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:73]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_c_OBUF[15]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_b_OBUF[13]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:75]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_b_OBUF[9]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:76]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_c_OBUF[3]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:77]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_b_OBUF[5]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:78]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_b_OBUF[10]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:79]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_b_OBUF[11]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:80]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_b_OBUF[1]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:81]
WARNING: [Vivado 12-507] No nets matched 'm_axis_data_tdata_c_OBUF[10]'. [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc:82]
Finished Parsing XDC File [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/FrequencyModulator_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/constrs_1/new/FM_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FrequencyModulator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FrequencyModulator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 567.820 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'mult_FO' at clock pin 'CLK' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 567.820 ; gain = 361.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 567.820 ; gain = 361.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 567.820 ; gain = 361.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 567.820 ; gain = 361.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 567.820 ; gain = 361.160
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 567.820 ; gain = 361.160
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 567.820 ; gain = 361.160

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 567.820 ; gain = 361.160
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 567.820 ; gain = 361.160

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 584.031 ; gain = 377.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 584.031 ; gain = 377.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 593.699 ; gain = 387.039
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 593.699 ; gain = 387.039

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 593.699 ; gain = 387.039
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 593.699 ; gain = 387.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 593.699 ; gain = 387.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 593.699 ; gain = 387.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 593.699 ; gain = 387.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 593.699 ; gain = 387.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 593.699 ; gain = 387.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dds_compiler_0 |         2|
|2     |mult_gen_0     |         1|
|3     |c_addsub_0     |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |c_addsub_0        |     1|
|2     |dds_compiler_0    |     1|
|3     |dds_compiler_0__1 |     1|
|4     |mult_gen_0        |     1|
|5     |IBUF              |     1|
|6     |OBUF              |    32|
+------+------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   197|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 593.699 ; gain = 387.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 593.699 ; gain = 125.078
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 593.699 ; gain = 387.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:24 . Memory (MB): peak = 606.773 ; gain = 400.113
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 606.773 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 21 12:59:03 2017...
