
*** Running vivado
    with args -log sistema_complessivo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sistema_complessivo.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sistema_complessivo.tcl -notrace
Command: synth_design -top sistema_complessivo -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14956 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 814.094 ; gain = 176.543
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sistema_complessivo' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/sistema_complessivo.vhd:45]
INFO: [Synth 8-3491] module 'sistema_contatori' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/sistema_contatori.vhd:36' bound to instance 'sis_contatori' of component 'sistema_cont' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/sistema_complessivo.vhd:68]
INFO: [Synth 8-638] synthesizing module 'sistema_contatori' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/sistema_contatori.vhd:44]
INFO: [Synth 8-3491] module 'wait_block' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/wait_block.vhd:34' bound to instance 'wait_b' of component 'wait_block' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/sistema_contatori.vhd:71]
INFO: [Synth 8-638] synthesizing module 'wait_block' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/wait_block.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'wait_block' (1#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/wait_block.vhd:40]
INFO: [Synth 8-3491] module 'and_block' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/and_block.vhd:34' bound to instance 'and_b' of component 'and_block' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/sistema_contatori.vhd:72]
INFO: [Synth 8-638] synthesizing module 'and_block' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/and_block.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'and_block' (2#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/and_block.vhd:40]
	Parameter N bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'contatore' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/contatore.vhd:37' bound to instance 'div_frequenza' of component 'cont' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/sistema_contatori.vhd:73]
INFO: [Synth 8-638] synthesizing module 'contatore' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/contatore.vhd:48]
	Parameter N bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contatore' (3#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/contatore.vhd:48]
	Parameter N bound to: 60 - type: integer 
INFO: [Synth 8-3491] module 'contatore' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/contatore.vhd:37' bound to instance 'cont_secondi' of component 'cont' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/sistema_contatori.vhd:74]
INFO: [Synth 8-638] synthesizing module 'contatore__parameterized0' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/contatore.vhd:48]
	Parameter N bound to: 60 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contatore__parameterized0' (3#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/contatore.vhd:48]
	Parameter N bound to: 60 - type: integer 
INFO: [Synth 8-3491] module 'contatore' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/contatore.vhd:37' bound to instance 'cont_minuti' of component 'cont' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/sistema_contatori.vhd:75]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'contatore' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/contatore.vhd:37' bound to instance 'cont_ore' of component 'cont' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/sistema_contatori.vhd:76]
INFO: [Synth 8-638] synthesizing module 'contatore__parameterized1' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/contatore.vhd:48]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contatore__parameterized1' (3#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/contatore.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'sistema_contatori' (4#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/sistema_contatori.vhd:44]
INFO: [Synth 8-3491] module 'gestore_set' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/gestore_set.vhd:34' bound to instance 'g_set' of component 'gestore_set' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/sistema_complessivo.vhd:69]
INFO: [Synth 8-638] synthesizing module 'gestore_set' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/gestore_set.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'gestore_set' (5#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/gestore_set.vhd:44]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/debouncer.vhd:34' bound to instance 'deb_set' of component 'debouncer' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/sistema_complessivo.vhd:70]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/debouncer.vhd:45]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter button_noise_time bound to: 6500000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/debouncer.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (6#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/debouncer.vhd:45]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/debouncer.vhd:34' bound to instance 'deb_reset' of component 'debouncer' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/sistema_complessivo.vhd:71]
INFO: [Synth 8-3491] module 'conv_per_display' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/conv_bit_integer.vhd:34' bound to instance 'convert' of component 'conv' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/sistema_complessivo.vhd:72]
INFO: [Synth 8-638] synthesizing module 'conv_per_display' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/conv_bit_integer.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'conv_per_display' (7#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/conv_bit_integer.vhd:38]
INFO: [Synth 8-3491] module 'display_seven_segments' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:32' bound to instance 'display_ss' of component 'display' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/sistema_complessivo.vhd:73]
INFO: [Synth 8-638] synthesizing module 'display_seven_segments' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:46]
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 500 - type: integer 
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 500 - type: integer 
INFO: [Synth 8-3491] module 'clock_filter' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/clock_filter.vhd:32' bound to instance 'clk_filter' of component 'clock_filter' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:94]
INFO: [Synth 8-638] synthesizing module 'clock_filter' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/clock_filter.vhd:44]
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_filter' (8#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/clock_filter.vhd:44]
INFO: [Synth 8-3491] module 'counter_mod8' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/counter_mod4.vhd:34' bound to instance 'counter_instance' of component 'counter_mod8' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:104]
INFO: [Synth 8-638] synthesizing module 'counter_mod8' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/counter_mod4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'counter_mod8' (9#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/counter_mod4.vhd:41]
INFO: [Synth 8-3491] module 'cathodes_manager' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:32' bound to instance 'cathodes_instance' of component 'cathodes_manager' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:112]
INFO: [Synth 8-638] synthesizing module 'cathodes_manager' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:78]
WARNING: [Synth 8-614] signal 'value' is read in the process but is not in the sensitivity list [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:75]
WARNING: [Synth 8-614] signal 'dots' is read in the process but is not in the sensitivity list [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:75]
INFO: [Synth 8-226] default block is never used [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'cathodes_manager' (10#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:39]
INFO: [Synth 8-3491] module 'anodes_manager' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/anodes_manager.vhd:32' bound to instance 'anodes_instance' of component 'anodes_manager' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:119]
INFO: [Synth 8-638] synthesizing module 'anodes_manager' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/anodes_manager.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/anodes_manager.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'anodes_manager' (11#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/anodes_manager.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'display_seven_segments' (12#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sistema_complessivo' (13#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/sources_1/new/sistema_complessivo.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 878.977 ; gain = 241.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 878.977 ; gain = 241.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 878.977 ; gain = 241.426
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/constrs_1/imports/davide_420/Nexys-A7-50T-Master.xdc]
Finished Parsing XDC File [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/constrs_1/imports/davide_420/Nexys-A7-50T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.srcs/constrs_1/imports/davide_420/Nexys-A7-50T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sistema_complessivo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sistema_complessivo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 998.000 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 998.000 ; gain = 360.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 998.000 ; gain = 360.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 998.000 ; gain = 360.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 998.000 ; gain = 360.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 3     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   4 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module wait_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module contatore 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module contatore__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module contatore__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module gestore_set 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   4 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module conv_per_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module clock_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module counter_mod8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module anodes_manager 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 998.000 ; gain = 360.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 998.000 ; gain = 360.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1003.152 ; gain = 365.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1018.348 ; gain = 380.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1023.492 ; gain = 385.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1023.492 ; gain = 385.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1023.492 ; gain = 385.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1023.492 ; gain = 385.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1023.492 ; gain = 385.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1023.492 ; gain = 385.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   188|
|3     |LUT1   |    13|
|4     |LUT2   |   234|
|5     |LUT3   |    97|
|6     |LUT4   |   125|
|7     |LUT5   |   234|
|8     |LUT6   |   218|
|9     |FDRE   |   161|
|10    |IBUF   |     9|
|11    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  1299|
|2     |  deb_reset          |debouncer                   |    56|
|3     |  deb_set            |debouncer_0                 |    56|
|4     |  display_ss         |display_seven_segments      |    79|
|5     |    clk_filter       |clock_filter                |    47|
|6     |    counter_instance |counter_mod8                |    32|
|7     |  g_set              |gestore_set                 |    59|
|8     |  sis_contatori      |sistema_contatori           |   793|
|9     |    cont_minuti      |contatore__parameterized0   |   248|
|10    |    cont_ore         |contatore__parameterized1   |   216|
|11    |    cont_secondi     |contatore__parameterized0_1 |   245|
|12    |    div_frequenza    |contatore                   |    83|
|13    |    wait_b           |wait_block                  |     1|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1023.492 ; gain = 385.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1023.492 ; gain = 266.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1023.492 ; gain = 385.941
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 188 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1035.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1035.926 ; gain = 657.211
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1035.926 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio5_v/Esercizio5_v.runs/synth_1/sistema_complessivo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sistema_complessivo_utilization_synth.rpt -pb sistema_complessivo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 21 21:50:00 2021...
