//Cahit Yusuf TaÅŸ - 1937465
//cyusuftas@gmail.com

module mux_16_1 #(parameter W=32) (s0,s1,s2,s3,in0,in1,in2,in3,in4,in5,in6,in7,in8,in9,in10,in11,in12,in13,in14,in15,out);
	
	//select
	input s0,s1,s2,s3;
	
	//input and output size is dependent on parameter W
	input [W-1:0] in0,in1,in2,in3,in4,in5,in6,in7,in8,in9,in10,in11,in12,in13,in14,in15;
	output reg [W-1:0] out;
	
	//if anything changes
	always @ (*) 
	begin
		case({s3,s2,s1,s0})					//consider s1 and s0 select inputs to choose output
			4'b0000: out = in0;
			4'b0001: out = in1;
			4'b0010: out = in2;
			4'b0011: out = in3;
			4'b0100: out = in4;
			4'b0101: out = in5;
			4'b0110: out = in6;
			4'b0111: out = in7;
			4'b1000: out = in8;
			4'b1001: out = in9;
			4'b1010: out = in10;
			4'b1011: out = in11;
			4'b1100: out = in12;
			4'b1101: out = in13;
			4'b1110: out = in14;
			4'b1111: out = in15;
			default: out = 0;
		endcase
	end

endmodule
