# ARM968E-S Implementation on Verilog
Designed in 5-Stage Pipeline mode.
Supports usage of  fpga SRAM as its memory.
