// Seed: 98277436
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    input wand id_2,
    input tri0 id_3
    , id_33,
    input supply1 id_4,
    input tri id_5,
    input tri id_6,
    input supply1 id_7
    , id_34,
    output tri1 id_8,
    input tri1 id_9,
    output wor id_10,
    input wor id_11,
    input tri id_12,
    input wire id_13,
    input wor id_14,
    input wor id_15,
    input supply1 id_16
    , id_35,
    output wor id_17,
    input supply0 id_18,
    output wire id_19,
    input uwire id_20,
    input wand id_21,
    input wire id_22,
    output wor id_23,
    output uwire id_24,
    input wire id_25,
    input tri1 id_26,
    input tri1 id_27,
    input tri1 id_28,
    input tri id_29,
    input tri0 id_30,
    output supply0 id_31
);
  wire id_36, id_37, id_38;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input tri1 id_2,
    output uwire id_3,
    output tri1 id_4
);
  wire id_6;
  buf primCall (id_4, id_2);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_4,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_4,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_4
  );
endmodule
