ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1	@ Tag_ABI_FP_denormal
   5              		.eabi_attribute 21, 1	@ Tag_ABI_FP_exceptions
   6              		.eabi_attribute 23, 3	@ Tag_ABI_FP_number_model
   7              		.eabi_attribute 24, 1	@ Tag_ABI_align8_needed
   8              		.eabi_attribute 25, 1	@ Tag_ABI_align8_preserved
   9              		.eabi_attribute 26, 1	@ Tag_ABI_enum_size
  10              		.eabi_attribute 30, 4	@ Tag_ABI_optimization_goals
  11              		.eabi_attribute 34, 1	@ Tag_CPU_unaligned_access
  12              		.eabi_attribute 18, 4	@ Tag_ABI_PCS_wchar_t
  13              		.file	"system_stm32f10x.c"
  14              	@ GNU C11 (GNU Tools for ARM Embedded Processors) version 5.4.1 20160919 (release) [ARM/embedded-5-
  15              	@	compiled by GNU C version 4.2.1 (Based on Apple Inc. build 5658) (LLVM build 2336.9.00), GMP vers
  16              	@ GGC heuristics: --param ggc-min-expand=100 --param ggc-min-heapsize=131072
  17              	@ options passed:  -I . -I ./user -I ./Libraries/CMSIS/CM3/CoreSupport
  18              	@ -I ./Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x
  19              	@ -I ./Libraries/STM32F10x_StdPeriph_Driver/inc
  20              	@ -I ./Libraries/STM32F10x_StdPeriph_Driver -imultilib armv7-m
  21              	@ -iprefix /usr/local/share/gcc-arm-none-eabi-5_4-2016q3/bin/../lib/gcc/arm-none-eabi/5.4.1/
  22              	@ -isysroot /usr/local/share/gcc-arm-none-eabi-5_4-2016q3/bin/../arm-none-eabi
  23              	@ -D__USES_INITFINI__ -D STM32F10X_MD_VL -D USE_STDPERIPH_DRIVER
  24              	@ -D HSE_VALUE=8000000 -D RUN_FROM_FLASH=1
  25              	@ Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c
  26              	@ -mcpu=cortex-m3 -mthumb
  27              	@ -auxbase-strip Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.o
  28              	@ -g -gdwarf-2 -Os -Wall -fomit-frame-pointer -fverbose-asm
  29              	@ options enabled:  -faggressive-loop-optimizations -falign-functions
  30              	@ -falign-jumps -falign-labels -falign-loops -fauto-inc-dec
  31              	@ -fbranch-count-reg -fcaller-saves -fchkp-check-incomplete-type
  32              	@ -fchkp-check-read -fchkp-check-write -fchkp-instrument-calls
  33              	@ -fchkp-narrow-bounds -fchkp-optimize -fchkp-store-bounds
  34              	@ -fchkp-use-static-bounds -fchkp-use-static-const-bounds
  35              	@ -fchkp-use-wrappers -fcombine-stack-adjustments -fcommon -fcompare-elim
  36              	@ -fcprop-registers -fcrossjumping -fcse-follow-jumps -fdefer-pop
  37              	@ -fdelete-null-pointer-checks -fdevirtualize -fdevirtualize-speculatively
  38              	@ -fdwarf2-cfi-asm -fearly-inlining -feliminate-unused-debug-types
  39              	@ -fexpensive-optimizations -fforward-propagate -ffunction-cse -fgcse
  40              	@ -fgcse-lm -fgnu-runtime -fgnu-unique -fguess-branch-probability
  41              	@ -fhoist-adjacent-loads -fident -fif-conversion -fif-conversion2
  42              	@ -findirect-inlining -finline -finline-atomics -finline-functions
  43              	@ -finline-functions-called-once -finline-small-functions -fipa-cp
  44              	@ -fipa-cp-alignment -fipa-icf -fipa-icf-functions -fipa-icf-variables
  45              	@ -fipa-profile -fipa-pure-const -fipa-ra -fipa-reference -fipa-sra
  46              	@ -fira-hoist-pressure -fira-share-save-slots -fira-share-spill-slots
  47              	@ -fisolate-erroneous-paths-dereference -fivopts -fkeep-static-consts
  48              	@ -fleading-underscore -flifetime-dse -flra-remat -flto-odr-type-merging
  49              	@ -fmath-errno -fmerge-constants -fmerge-debug-strings
  50              	@ -fmove-loop-invariants -fomit-frame-pointer -foptimize-sibling-calls
  51              	@ -fpartial-inlining -fpeephole -fpeephole2 -fprefetch-loop-arrays
  52              	@ -freg-struct-return -freorder-blocks -freorder-functions
  53              	@ -frerun-cse-after-loop -fsched-critical-path-heuristic
  54              	@ -fsched-dep-count-heuristic -fsched-group-heuristic -fsched-interblock
  55              	@ -fsched-last-insn-heuristic -fsched-pressure -fsched-rank-heuristic
  56              	@ -fsched-spec -fsched-spec-insn-heuristic -fsched-stalled-insns-dep
  57              	@ -fschedule-insns2 -fsection-anchors -fsemantic-interposition
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 2


  58              	@ -fshow-column -fsigned-zeros -fsplit-ivs-in-unroller -fsplit-wide-types
  59              	@ -fssa-phiopt -fstdarg-opt -fstrict-aliasing -fstrict-overflow
  60              	@ -fstrict-volatile-bitfields -fsync-libcalls -fthread-jumps
  61              	@ -ftoplevel-reorder -ftrapping-math -ftree-bit-ccp -ftree-builtin-call-dce
  62              	@ -ftree-ccp -ftree-ch -ftree-coalesce-vars -ftree-copy-prop
  63              	@ -ftree-copyrename -ftree-cselim -ftree-dce -ftree-dominator-opts
  64              	@ -ftree-dse -ftree-forwprop -ftree-fre -ftree-loop-if-convert
  65              	@ -ftree-loop-im -ftree-loop-ivcanon -ftree-loop-optimize
  66              	@ -ftree-parallelize-loops= -ftree-phiprop -ftree-pre -ftree-pta
  67              	@ -ftree-reassoc -ftree-scev-cprop -ftree-sink -ftree-slsr -ftree-sra
  68              	@ -ftree-switch-conversion -ftree-tail-merge -ftree-ter -ftree-vrp
  69              	@ -funit-at-a-time -fvar-tracking -fvar-tracking-assignments -fverbose-asm
  70              	@ -fzero-initialized-in-bss -masm-syntax-unified -mfix-cortex-m3-ldrd
  71              	@ -mlittle-endian -mpic-data-is-text-relative -msched-prolog -mthumb
  72              	@ -munaligned-access -mvectorize-with-neon-quad
  73              	
  74              		.text
  75              	.Ltext0:
  76              		.cfi_sections	.debug_frame
  77              		.align	1
  78              		.global	SystemInit
  79              		.thumb
  80              		.thumb_func
  81              		.type	SystemInit, %function
  82              	SystemInit:
  83              	.LFB29:
  84              		.file 1 "Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c"
   1:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
   2:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
   3:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @file    system_stm32f10x.c
   4:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @author  MCD Application Team
   5:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @version V3.5.0
   6:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @date    11-March-2011
   7:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   8:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 
   9:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 1.  This file provides two functions and one global variable to be called from 
  10:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *     user application:
  11:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  12:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      factors, AHB/APBx prescalers and Flash settings). 
  13:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      This function is called at startup just after reset and 
  14:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      before branch to main program. This call is made inside
  15:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      the "startup_stm32f10x_xx.s" file.
  16:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  17:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  18:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                  by the user application to setup the SysTick 
  19:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                  timer or configure other parameters.
  20:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                     
  21:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  22:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                 be called whenever the core clock is changed
  23:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                 during program execution.
  24:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  25:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  26:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    Then SystemInit() function is called, in "startup_stm32f10x_xx.s" file, to
  27:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    configure the system clock before to branch to main program.
  28:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  29:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  30:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    function will do nothing and HSI still used as system clock source. User can 
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 3


  31:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  32:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  33:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depedning on
  34:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    the product used), refer to "HSE_VALUE" define in "stm32f10x.h" file. 
  35:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    When HSE is used as system clock source, directly or through PLL, and you
  36:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    are using different crystal you have to adapt the HSE value to your own
  37:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    configuration.
  38:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *        
  39:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
  40:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @attention
  41:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  42:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  43:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  44:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  45:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  46:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  47:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  48:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  49:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  50:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
  51:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  52:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  53:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup CMSIS
  54:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  55:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  56:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  57:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup stm32f10x_system
  58:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  59:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */  
  60:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
  61:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Includes
  62:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  63:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  64:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  65:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #include "stm32f10x.h"
  66:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  67:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
  68:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
  69:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  70:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  71:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_TypesDefinitions
  72:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  73:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  74:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  75:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
  76:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
  77:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  78:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  79:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Defines
  80:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  81:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  82:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  83:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the line corresponding to the desired System clock (SYSCLK)
  84:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    frequency (after reset the HSI is used as SYSCLK source)
  85:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
  86:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    IMPORTANT NOTE:
  87:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    ============== 
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 4


  88:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    1. After each device reset the HSI is used as System clock source.
  89:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  90:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    2. Please make sure that the selected System clock doesn't exceed your device's
  91:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       maximum frequency.
  92:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
  93:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    3. If none of the define below is enabled, the HSI is used as System clock
  94:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     source.
  95:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  96:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    4. The System clock configuration functions provided within this file assume that:
  97:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Low, Medium and High density Value line devices an external 8MHz 
  98:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           crystal is used to drive the System clock.
  99:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Low, Medium and High density devices an external 8MHz crystal is
 100:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           used to drive the System clock.
 101:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Connectivity line devices an external 25MHz crystal is used to drive
 102:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           the System clock.
 103:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      If you are using different crystal you have to adapt those functions accordingly.
 104:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     */
 105:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 106:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || (defined STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 107:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 108:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #define SYSCLK_FREQ_24MHz  24000000
 109:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 110:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 111:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_24MHz  24000000 */ 
 112:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_36MHz  36000000 */
 113:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_48MHz  48000000 */
 114:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_56MHz  56000000 */
 115:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #define SYSCLK_FREQ_72MHz  72000000
 116:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 117:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 118:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
 119:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      on STM3210E-EVAL board (STM32 High density and XL-density devices) or on 
 120:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      STM32100E-EVAL board (STM32 High-density value line devices) as data memory */ 
 121:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 122:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define DATA_IN_ExtSRAM */
 123:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 124:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 125:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 126:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      Internal SRAM. */ 
 127:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define VECT_TAB_SRAM */
 128:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #define VECT_TAB_OFFSET  0x0 /*!< Vector Table base offset field. 
 129:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                                   This value must be a multiple of 0x200. */
 130:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 131:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 132:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 133:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 134:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 135:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 136:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Macros
 137:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 138:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 139:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 140:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 141:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 142:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 143:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 144:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Variables
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 5


 145:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 146:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 147:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 148:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*******************************************************************************
 149:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** *  Clock Definitions
 150:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** *******************************************************************************/
 151:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 152:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_HSE;        /*!< System Clock Frequency (Core Cloc
 153:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 154:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_24MHz;        /*!< System Clock Frequency (Core Cl
 155:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 156:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_36MHz;        /*!< System Clock Frequency (Core Cl
 157:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 158:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_48MHz;        /*!< System Clock Frequency (Core Cl
 159:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 160:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_56MHz;        /*!< System Clock Frequency (Core Cl
 161:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 162:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_72MHz;        /*!< System Clock Frequency (Core Cl
 163:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else /*!< HSI Selected as System Clock source */
 164:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = HSI_VALUE;        /*!< System Clock Frequency (Core Clock) */
 165:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 166:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 167:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 168:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 169:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 170:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 171:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 172:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_FunctionPrototypes
 173:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 174:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 175:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 176:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClock(void);
 177:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 178:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 179:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockToHSE(void);
 180:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 181:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo24(void);
 182:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 183:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo36(void);
 184:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 185:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo48(void);
 186:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 187:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo56(void);  
 188:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 189:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo72(void);
 190:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 191:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 192:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 193:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SystemInit_ExtMemCtl(void); 
 194:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 195:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 196:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 197:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 198:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 199:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 200:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Functions
 201:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 6


 202:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 203:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 204:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 205:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the microcontroller system
 206:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 207:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         SystemCoreClock variable.
 208:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 209:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 210:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 211:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 212:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemInit (void)
 213:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
  85              		.loc 1 213 0
  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 8
  88              		@ frame_needed = 0, uses_anonymous_args = 0
  89              		@ link register save eliminated.
 214:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 215:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Set HSION bit */
 216:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= (uint32_t)0x00000001;
  90              		.loc 1 216 0
  91 0000 314B     		ldr	r3, .L16	@ tmp148,
 213:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  92              		.loc 1 213 0
  93 0002 82B0     		sub	sp, sp, #8	@,,
  94              	.LCFI0:
  95              		.cfi_def_cfa_offset 8
  96              		.loc 1 216 0
  97 0004 1A68     		ldr	r2, [r3]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CR
  98 0006 42F00102 		orr	r2, r2, #1	@ D.6665, D.6665,
  99 000a 1A60     		str	r2, [r3]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CR
 217:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 218:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 219:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL
 220:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
 100              		.loc 1 220 0
 101 000c 5968     		ldr	r1, [r3, #4]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 102 000e 2F4A     		ldr	r2, .L16+4	@ D.6665,
 103 0010 0A40     		ands	r2, r2, r1	@, D.6665, D.6665, D.6665
 104 0012 5A60     		str	r2, [r3, #4]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 221:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 222:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 223:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */   
 224:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 225:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset HSEON, CSSON and PLLON bits */
 226:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 105              		.loc 1 226 0
 106 0014 1A68     		ldr	r2, [r3]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CR
 107 0016 22F08472 		bic	r2, r2, #17301504	@ D.6665, D.6665,
 108 001a 22F48032 		bic	r2, r2, #65536	@ D.6665, D.6665,
 109 001e 1A60     		str	r2, [r3]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CR
 227:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 228:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset HSEBYP bit */
 229:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 110              		.loc 1 229 0
 111 0020 1A68     		ldr	r2, [r3]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CR
 112 0022 22F48022 		bic	r2, r2, #262144	@ D.6665, D.6665,
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 7


 113 0026 1A60     		str	r2, [r3]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CR
 230:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 231:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 232:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
 114              		.loc 1 232 0
 115 0028 5A68     		ldr	r2, [r3, #4]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 116 002a 22F4FE02 		bic	r2, r2, #8323072	@ D.6665, D.6665,
 117 002e 5A60     		str	r2, [r3, #4]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 233:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 234:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 235:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset PLL2ON and PLL3ON bits */
 236:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 237:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 238:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 239:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x00FF0000;
 240:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 241:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset CFGR2 register */
 242:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;
 243:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 244:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 245:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 118              		.loc 1 245 0
 119 0030 4FF41F02 		mov	r2, #10420224	@ tmp161,
 120 0034 9A60     		str	r2, [r3, #8]	@ tmp161, MEM[(struct RCC_TypeDef *)1073876992B].CIR
 246:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 247:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset CFGR2 register */
 248:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;      
 121              		.loc 1 248 0
 122 0036 0022     		movs	r2, #0	@ tmp163,
 123 0038 DA62     		str	r2, [r3, #44]	@ tmp163, MEM[(struct RCC_TypeDef *)1073876992B].CFGR2
 124              	.LBB8:
 125              	.LBB9:
 126              	.LBB10:
 249:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 250:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 251:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 252:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 253:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 254:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 255:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   #ifdef DATA_IN_ExtSRAM
 256:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     SystemInit_ExtMemCtl(); 
 257:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   #endif /* DATA_IN_ExtSRAM */
 258:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 259:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 260:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
 261:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Configure the Flash Latency cycles and enable prefetch buffer */
 262:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClock();
 263:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 264:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef VECT_TAB_SRAM
 265:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 266:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 267:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 268:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 269:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 270:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 271:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 272:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 8


 273:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 274:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         be used by the user application to setup the SysTick timer or configure
 275:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         other parameters.
 276:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           
 277:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 278:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 279:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         based on this variable will be incorrect.         
 280:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *     
 281:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   - The system frequency computed by this function is not the real 
 282:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           frequency in the chip. It is calculated based on the predefined 
 283:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           constant and the selected clock source:
 284:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             
 285:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 286:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                              
 287:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 288:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                          
 289:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 290:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
 291:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         
 292:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
 293:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             8 MHz) but the real value may vary depending on the variations
 294:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             in voltage and temperature.   
 295:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    
 296:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
 297:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              8 MHz or 25 MHz, depedning on the product used), user has to ensure
 298:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              that HSE_VALUE is same as the real frequency of the crystal used.
 299:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              Otherwise, this function may have wrong result.
 300:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                
 301:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         - The result of this function could be not correct when using fractional
 302:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           value for HSE crystal.
 303:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 304:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 305:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 306:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemCoreClockUpdate (void)
 307:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 308:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 309:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 310:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef  STM32F10X_CL
 311:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 312:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 313:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 314:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 315:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t prediv1factor = 0;
 316:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
 317:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 318:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 319:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 320:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 321:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   switch (tmp)
 322:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 323:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x00:  /* HSI used as system clock */
 324:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 325:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 326:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x04:  /* HSE used as system clock */
 327:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSE_VALUE;
 328:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 329:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x08:  /* PLL used as system clock */
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 9


 330:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 331:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 332:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 333:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 334:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 335:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL      
 336:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = ( pllmull >> 18) + 2;
 337:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 338:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllsource == 0x00)
 339:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 340:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 341:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 342:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 343:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 344:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 345:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 346:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 347:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 348:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 349:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #else
 350:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSE selected as PLL clock entry */
 351:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 352:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 353:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 354:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 355:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         else
 356:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {
 357:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = HSE_VALUE * pllmull;
 358:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 359:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #endif
 360:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 361:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 362:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = pllmull >> 18;
 363:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 364:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllmull != 0x0D)
 365:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 366:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          pllmull += 2;
 367:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 368:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 369:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 370:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         pllmull = 13 / 2; 
 371:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 372:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****             
 373:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllsource == 0x00)
 374:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 375:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 376:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 377:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 378:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 379:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {/* PREDIV1 selected as PLL clock entry */
 380:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 381:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* Get PREDIV1 clock source and division factor */
 382:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 383:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 384:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 385:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         if (prediv1source == 0)
 386:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         { 
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 10


 387:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           /* HSE oscillator clock selected as PREDIV1 clock entry */
 388:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;          
 389:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 390:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         else
 391:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 392:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           
 393:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 394:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1;
 395:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
 396:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 397:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 398:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 399:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */ 
 400:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 401:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 402:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     default:
 403:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 404:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 405:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 406:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 407:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Compute HCLK clock frequency ----------------*/
 408:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Get HCLK prescaler */
 409:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 410:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 411:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SystemCoreClock >>= tmp;  
 412:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 413:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 414:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 415:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
 416:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 417:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 418:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 419:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClock(void)
 420:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 421:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 422:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockToHSE();
 423:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 424:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo24();
 425:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 426:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo36();
 427:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 428:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo48();
 429:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 430:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo56();  
 431:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 432:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo72();
 433:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 434:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 435:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  /* If none of the define above is enabled, the HSI is used as System clock
 436:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     source (default after reset) */ 
 437:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 438:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 439:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 440:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the external memory controller. Called in startup_stm32f10x.s 
 441:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *          before jump to __main
 442:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 443:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 11


 444:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */ 
 445:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 446:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 447:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the external memory controller. 
 448:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         Called in startup_stm32f10x_xx.s/.c before jump to main.
 449:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 	      This function configures the external SRAM mounted on STM3210E-EVAL
 450:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         board (STM32 High density devices). This SRAM will be used as program
 451:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         data memory (including heap and stack).
 452:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 453:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 454:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */ 
 455:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemInit_ExtMemCtl(void) 
 456:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 457:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 
 458:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   required, then adjust the Register Addresses */
 459:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 460:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable FSMC clock */
 461:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->AHBENR = 0x00000114;
 462:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 463:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */  
 464:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->APB2ENR = 0x000001E0;
 465:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 466:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* ---------------  SRAM Data lines, NOE and NWE configuration ---------------*/
 467:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  SRAM Address lines configuration -------------------------*/
 468:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NOE and NWE configuration --------------------------------*/  
 469:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NE3 configuration ----------------------------------------*/
 470:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NBL0, NBL1 configuration ---------------------------------*/
 471:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 472:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOD->CRL = 0x44BB44BB;  
 473:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOD->CRH = 0xBBBBBBBB;
 474:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 475:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOE->CRL = 0xB44444BB;  
 476:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOE->CRH = 0xBBBBBBBB;
 477:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 478:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOF->CRL = 0x44BBBBBB;  
 479:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOF->CRH = 0xBBBB4444;
 480:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 481:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOG->CRL = 0x44BBBBBB;  
 482:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOG->CRH = 0x44444B44;
 483:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
 484:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  FSMC Configuration ---------------------------------------*/  
 485:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  Enable FSMC Bank1_SRAM Bank ------------------------------*/
 486:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 487:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   FSMC_Bank1->BTCR[4] = 0x00001011;
 488:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   FSMC_Bank1->BTCR[5] = 0x00000200;
 489:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 490:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 491:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 492:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 493:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 494:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Selects HSE as System clock source and configure HCLK, PCLK2
 495:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 496:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 497:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 498:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 499:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 500:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockToHSE(void)
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 12


 501:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 502:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 503:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 504:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 505:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 506:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 507:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 508:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 509:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 510:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 511:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 512:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 513:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 514:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 515:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 516:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 517:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 518:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 519:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 520:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 521:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 522:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 523:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 524:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 525:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 526:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 527:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL
 528:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 529:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 530:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 531:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 0 wait state */
 532:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 533:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 534:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL
 535:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 536:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 537:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     if (HSE_VALUE <= 24000000)
 538:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	{
 539:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 540:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	}
 541:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	else
 542:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	{
 543:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;
 544:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	}
 545:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 546:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 547:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 548:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 549:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 550:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 551:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 552:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 553:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 554:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 555:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 556:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 557:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select HSE as system clock source */
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 13


 558:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 559:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_HSE;    
 560:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 561:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till HSE is used as system clock source */
 562:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x04)
 563:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 564:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 565:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 566:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 567:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 568:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 569:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 570:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 571:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 572:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 573:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 24MHz and configure HCLK, PCLK2 
 574:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 575:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 576:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 577:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 578:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 579:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo24(void)
 580:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 581:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 127              		.loc 1 581 0
 128 003a 0092     		str	r2, [sp]	@ tmp163, StartUpCounter
 129 003c 0192     		str	r2, [sp, #4]	@ tmp163, HSEStatus
 582:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 583:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 584:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 585:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 130              		.loc 1 585 0
 131 003e 1A68     		ldr	r2, [r3]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CR
 132 0040 42F48032 		orr	r2, r2, #65536	@ D.6665, D.6665,
 133 0044 1A60     		str	r2, [r3]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CR
 134              	.L3:
 586:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 587:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 588:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 589:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 590:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 135              		.loc 1 590 0
 136 0046 1A68     		ldr	r2, [r3]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CR
 137 0048 02F40032 		and	r2, r2, #131072	@ D.6665, D.6665,
 138 004c 0192     		str	r2, [sp, #4]	@ D.6665, HSEStatus
 591:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 139              		.loc 1 591 0
 140 004e 009A     		ldr	r2, [sp]	@ D.6665, StartUpCounter
 141 0050 0132     		adds	r2, r2, #1	@ D.6665, D.6665,
 142 0052 0092     		str	r2, [sp]	@ D.6665, StartUpCounter
 592:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 143              		.loc 1 592 0
 144 0054 019A     		ldr	r2, [sp, #4]	@ D.6665, HSEStatus
 145 0056 1AB9     		cbnz	r2, .L2	@ D.6665,
 146 0058 009A     		ldr	r2, [sp]	@ D.6665, StartUpCounter
 147 005a B2F5A06F 		cmp	r2, #1280	@ D.6665,
 148 005e F2D1     		bne	.L3	@,
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 14


 149              	.L2:
 593:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 594:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 150              		.loc 1 594 0
 151 0060 1A68     		ldr	r2, [r3]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CR
 152 0062 12F40032 		ands	r2, r2, #131072	@ D.6665, D.6665,
 595:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 596:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 153              		.loc 1 596 0
 154 0066 18BF     		it	ne
 155 0068 0122     		movne	r2, #1	@ tmp171,
 597:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 598:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 599:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 600:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 156              		.loc 1 600 0
 157 006a 0192     		str	r2, [sp, #4]	@ D.6665, HSEStatus
 601:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 602:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 603:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 158              		.loc 1 603 0
 159 006c 019A     		ldr	r2, [sp, #4]	@ D.6665, HSEStatus
 160 006e 012A     		cmp	r2, #1	@ D.6665,
 161 0070 05D0     		beq	.L6	@,
 162              	.L9:
 163              	.LBE10:
 164              	.LBE9:
 165              	.LBE8:
 267:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 166              		.loc 1 267 0
 167 0072 174B     		ldr	r3, .L16+8	@ tmp173,
 168 0074 4FF00062 		mov	r2, #134217728	@ tmp174,
 169 0078 9A60     		str	r2, [r3, #8]	@ tmp174, MEM[(struct SCB_Type *)3758157056B].VTOR
 269:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 170              		.loc 1 269 0
 171 007a 02B0     		add	sp, sp, #8	@,,
 172              	.LCFI1:
 173              		.cfi_remember_state
 174              		.cfi_def_cfa_offset 0
 175              		@ sp needed	@
 176 007c 7047     		bx	lr	@
 177              	.L6:
 178              	.LCFI2:
 179              		.cfi_restore_state
 180              	.LBB13:
 181              	.LBB12:
 182              	.LBB11:
 604:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 605:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL 
 606:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 607:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 608:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 609:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 0 wait state */
 610:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 611:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
 612:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 613:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 15


 614:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 615:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 183              		.loc 1 615 0
 184 007e 5A68     		ldr	r2, [r3, #4]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 185 0080 5A60     		str	r2, [r3, #4]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 616:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 617:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 618:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 186              		.loc 1 618 0
 187 0082 5A68     		ldr	r2, [r3, #4]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 188 0084 5A60     		str	r2, [r3, #4]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 619:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 620:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 621:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 189              		.loc 1 621 0
 190 0086 5A68     		ldr	r2, [r3, #4]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 191 0088 5A60     		str	r2, [r3, #4]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 622:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 623:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 624:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 625:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 24 MHz */ 
 626:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 627:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 628:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 629:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 630:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 631:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */       
 632:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 633:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 634:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 635:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 636:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 637:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 638:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 639:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 640:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 641:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 642:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }   
 643:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 644:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 645:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 192              		.loc 1 645 0
 193 008a 5A68     		ldr	r2, [r3, #4]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 194 008c 22F47C12 		bic	r2, r2, #4128768	@ D.6665, D.6665,
 195 0090 5A60     		str	r2, [r3, #4]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 646:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLL
 196              		.loc 1 646 0
 197 0092 5A68     		ldr	r2, [r3, #4]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 198 0094 42F49812 		orr	r2, r2, #1245184	@ D.6665, D.6665,
 199 0098 5A60     		str	r2, [r3, #4]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 647:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else    
 648:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 649:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 650:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
 651:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 652:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 653:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 16


 654:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 200              		.loc 1 654 0
 201 009a 1A68     		ldr	r2, [r3]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CR
 202 009c 42F08072 		orr	r2, r2, #16777216	@ D.6665, D.6665,
 203 00a0 1A60     		str	r2, [r3]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CR
 204              	.L7:
 655:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 656:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 657:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 205              		.loc 1 657 0
 206 00a2 1968     		ldr	r1, [r3]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CR
 207 00a4 084A     		ldr	r2, .L16	@ tmp187,
 208 00a6 8901     		lsls	r1, r1, #6	@, D.6665,
 209 00a8 FBD5     		bpl	.L7	@,
 658:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 659:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 660:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 661:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 662:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 210              		.loc 1 662 0
 211 00aa 5168     		ldr	r1, [r2, #4]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 212 00ac 21F00301 		bic	r1, r1, #3	@ D.6665, D.6665,
 213 00b0 5160     		str	r1, [r2, #4]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 663:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 214              		.loc 1 663 0
 215 00b2 5168     		ldr	r1, [r2, #4]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 216 00b4 41F00201 		orr	r1, r1, #2	@ D.6665, D.6665,
 217 00b8 5160     		str	r1, [r2, #4]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 218              	.L8:
 664:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 665:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 666:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 219              		.loc 1 666 0
 220 00ba 5A68     		ldr	r2, [r3, #4]	@ D.6665, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 221 00bc 02F00C02 		and	r2, r2, #12	@ D.6665, D.6665,
 222 00c0 082A     		cmp	r2, #8	@ D.6665,
 223 00c2 FAD1     		bne	.L8	@,
 224 00c4 D5E7     		b	.L9	@
 225              	.L17:
 226 00c6 00BF     		.align	2
 227              	.L16:
 228 00c8 00100240 		.word	1073876992
 229 00cc 0000FFF8 		.word	-117506048
 230 00d0 00ED00E0 		.word	-536810240
 231              	.LBE11:
 232              	.LBE12:
 233              	.LBE13:
 234              		.cfi_endproc
 235              	.LFE29:
 236              		.size	SystemInit, .-SystemInit
 237              		.align	1
 238              		.global	SystemCoreClockUpdate
 239              		.thumb
 240              		.thumb_func
 241              		.type	SystemCoreClockUpdate, %function
 242              	SystemCoreClockUpdate:
 243              	.LFB30:
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 17


 307:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 244              		.loc 1 307 0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 0
 247              		@ frame_needed = 0, uses_anonymous_args = 0
 248              	.LVL0:
 319:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 249              		.loc 1 319 0
 250 00d4 1349     		ldr	r1, .L27	@ tmp131,
 307:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 251              		.loc 1 307 0
 252 00d6 10B5     		push	{r4, lr}	@
 253              	.LCFI3:
 254              		.cfi_def_cfa_offset 8
 255              		.cfi_offset 4, -8
 256              		.cfi_offset 14, -4
 319:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 257              		.loc 1 319 0
 258 00d8 4B68     		ldr	r3, [r1, #4]	@ D.6668, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 259              	.LVL1:
 260 00da 134A     		ldr	r2, .L27+4	@ tmp167,
 321:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 261              		.loc 1 321 0
 262 00dc 03F00C03 		and	r3, r3, #12	@ tmp, D.6668,
 263              	.LVL2:
 264 00e0 042B     		cmp	r3, #4	@ tmp,
 265 00e2 01D0     		beq	.L20	@,
 266 00e4 082B     		cmp	r3, #8	@ tmp,
 267 00e6 01D0     		beq	.L21	@,
 268              	.L20:
 327:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 269              		.loc 1 327 0
 270 00e8 104B     		ldr	r3, .L27+8	@ tmp136,
 271              	.LVL3:
 272 00ea 10E0     		b	.L25	@
 273              	.LVL4:
 274              	.L21:
 332:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 275              		.loc 1 332 0
 276 00ec 4B68     		ldr	r3, [r1, #4]	@ D.6668, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 277              	.LVL5:
 333:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 278              		.loc 1 333 0
 279 00ee 4868     		ldr	r0, [r1, #4]	@ D.6668, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 280              	.LVL6:
 336:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 281              		.loc 1 336 0
 282 00f0 C3F38343 		ubfx	r3, r3, #18, #4	@ D.6668, D.6668,,
 283              	.LVL7:
 338:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 284              		.loc 1 338 0
 285 00f4 C003     		lsls	r0, r0, #15	@, D.6668,
 286              	.LVL8:
 346:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 287              		.loc 1 346 0
 288 00f6 41BF     		itttt	mi
 289 00f8 C86A     		ldrmi	r0, [r1, #44]	@ D.6668, MEM[(struct RCC_TypeDef *)1073876992B].CFGR2
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 18


 348:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #else
 290              		.loc 1 348 0
 291 00fa 0C4C     		ldrmi	r4, .L27+8	@ tmp151,
 292 00fc 00F00F00 		andmi	r0, r0, #15	@ D.6668, D.6668,
 293 0100 0130     		addmi	r0, r0, #1	@ prediv1factor, D.6668,
 294 0102 4CBF     		ite	mi
 295 0104 B4FBF0F0 		udivmi	r0, r4, r0	@ D.6668, tmp151, prediv1factor
 341:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 296              		.loc 1 341 0
 297 0108 0948     		ldrpl	r0, .L27+12	@ tmp144,
 336:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 298              		.loc 1 336 0
 299 010a 0233     		adds	r3, r3, #2	@ pllmull, D.6668,
 300              	.LVL9:
 348:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #else
 301              		.loc 1 348 0
 302 010c 4343     		muls	r3, r0, r3	@ D.6668, D.6668
 303              	.LVL10:
 304              	.L25:
 305 010e 1360     		str	r3, [r2]	@ D.6668, SystemCoreClock
 409:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 306              		.loc 1 409 0
 307 0110 4B68     		ldr	r3, [r1, #4]	@ D.6668, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 308 0112 C3F30313 		ubfx	r3, r3, #4, #4	@ D.6668, D.6668,,
 309 0116 1344     		add	r3, r3, r2	@ tmp158, tmp167
 310 0118 1979     		ldrb	r1, [r3, #4]	@ zero_extendqisi2	@ tmp161, AHBPrescTable
 311              	.LVL11:
 411:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 312              		.loc 1 411 0
 313 011a 1368     		ldr	r3, [r2]	@ SystemCoreClock, SystemCoreClock
 314 011c CB40     		lsrs	r3, r3, r1	@ D.6668, SystemCoreClock, tmp161
 315 011e 1360     		str	r3, [r2]	@ D.6668, SystemCoreClock
 316 0120 10BD     		pop	{r4, pc}	@
 317              	.L28:
 318 0122 00BF     		.align	2
 319              	.L27:
 320 0124 00100240 		.word	1073876992
 321 0128 00000000 		.word	.LANCHOR0
 322 012c 00127A00 		.word	8000000
 323 0130 00093D00 		.word	4000000
 324              		.cfi_endproc
 325              	.LFE30:
 326              		.size	SystemCoreClockUpdate, .-SystemCoreClockUpdate
 327              		.global	AHBPrescTable
 328              		.global	SystemCoreClock
 329              		.data
 330              		.align	2
 331              		.set	.LANCHOR0,. + 0
 332              		.type	SystemCoreClock, %object
 333              		.size	SystemCoreClock, 4
 334              	SystemCoreClock:
 335 0000 00366E01 		.word	24000000
 336              		.type	AHBPrescTable, %object
 337              		.size	AHBPrescTable, 16
 338              	AHBPrescTable:
 339 0004 00       		.byte	0
 340 0005 00       		.byte	0
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 19


 341 0006 00       		.byte	0
 342 0007 00       		.byte	0
 343 0008 00       		.byte	0
 344 0009 00       		.byte	0
 345 000a 00       		.byte	0
 346 000b 00       		.byte	0
 347 000c 01       		.byte	1
 348 000d 02       		.byte	2
 349 000e 03       		.byte	3
 350 000f 04       		.byte	4
 351 0010 06       		.byte	6
 352 0011 07       		.byte	7
 353 0012 08       		.byte	8
 354 0013 09       		.byte	9
 355              		.text
 356              	.Letext0:
 357              		.file 2 "/usr/local/share/gcc-arm-none-eabi-5_4-2016q3/arm-none-eabi/include/machine/_default_type
 358              		.file 3 "/usr/local/share/gcc-arm-none-eabi-5_4-2016q3/arm-none-eabi/include/sys/_stdint.h"
 359              		.file 4 "./Libraries/CMSIS/CM3/CoreSupport/core_cm3.h"
 360              		.file 5 "Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
 361              		.section	.debug_info,"",%progbits
 362              	.Ldebug_info0:
 363 0000 5F040000 		.4byte	0x45f
 364 0004 0200     		.2byte	0x2
 365 0006 00000000 		.4byte	.Ldebug_abbrev0
 366 000a 04       		.byte	0x4
 367 000b 01       		.uleb128 0x1
 368 000c 44000000 		.4byte	.LASF51
 369 0010 0C       		.byte	0xc
 370 0011 76010000 		.4byte	.LASF52
 371 0015 7A020000 		.4byte	.LASF53
 372 0019 00000000 		.4byte	.Ltext0
 373 001d 34010000 		.4byte	.Letext0
 374 0021 00000000 		.4byte	.Ldebug_line0
 375 0025 02       		.uleb128 0x2
 376 0026 01       		.byte	0x1
 377 0027 06       		.byte	0x6
 378 0028 F2010000 		.4byte	.LASF0
 379 002c 03       		.uleb128 0x3
 380 002d 6C010000 		.4byte	.LASF3
 381 0031 02       		.byte	0x2
 382 0032 1D       		.byte	0x1d
 383 0033 37000000 		.4byte	0x37
 384 0037 02       		.uleb128 0x2
 385 0038 01       		.byte	0x1
 386 0039 08       		.byte	0x8
 387 003a CD010000 		.4byte	.LASF1
 388 003e 02       		.uleb128 0x2
 389 003f 02       		.byte	0x2
 390 0040 05       		.byte	0x5
 391 0041 1B010000 		.4byte	.LASF2
 392 0045 03       		.uleb128 0x3
 393 0046 CB000000 		.4byte	.LASF4
 394 004a 02       		.byte	0x2
 395 004b 2B       		.byte	0x2b
 396 004c 50000000 		.4byte	0x50
 397 0050 02       		.uleb128 0x2
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 20


 398 0051 02       		.byte	0x2
 399 0052 07       		.byte	0x7
 400 0053 42020000 		.4byte	.LASF5
 401 0057 02       		.uleb128 0x2
 402 0058 04       		.byte	0x4
 403 0059 05       		.byte	0x5
 404 005a 3D010000 		.4byte	.LASF6
 405 005e 03       		.uleb128 0x3
 406 005f 39000000 		.4byte	.LASF7
 407 0063 02       		.byte	0x2
 408 0064 41       		.byte	0x41
 409 0065 69000000 		.4byte	0x69
 410 0069 02       		.uleb128 0x2
 411 006a 04       		.byte	0x4
 412 006b 07       		.byte	0x7
 413 006c DC020000 		.4byte	.LASF8
 414 0070 02       		.uleb128 0x2
 415 0071 08       		.byte	0x8
 416 0072 05       		.byte	0x5
 417 0073 2A010000 		.4byte	.LASF9
 418 0077 02       		.uleb128 0x2
 419 0078 08       		.byte	0x8
 420 0079 07       		.byte	0x7
 421 007a FE010000 		.4byte	.LASF10
 422 007e 04       		.uleb128 0x4
 423 007f 04       		.byte	0x4
 424 0080 05       		.byte	0x5
 425 0081 696E7400 		.ascii	"int\000"
 426 0085 02       		.uleb128 0x2
 427 0086 04       		.byte	0x4
 428 0087 07       		.byte	0x7
 429 0088 1B020000 		.4byte	.LASF11
 430 008c 03       		.uleb128 0x3
 431 008d EB000000 		.4byte	.LASF12
 432 0091 03       		.byte	0x3
 433 0092 18       		.byte	0x18
 434 0093 2C000000 		.4byte	0x2c
 435 0097 03       		.uleb128 0x3
 436 0098 28020000 		.4byte	.LASF13
 437 009c 03       		.byte	0x3
 438 009d 24       		.byte	0x24
 439 009e 45000000 		.4byte	0x45
 440 00a2 03       		.uleb128 0x3
 441 00a3 12010000 		.4byte	.LASF14
 442 00a7 03       		.byte	0x3
 443 00a8 30       		.byte	0x30
 444 00a9 5E000000 		.4byte	0x5e
 445 00ad 02       		.uleb128 0x2
 446 00ae 04       		.byte	0x4
 447 00af 07       		.byte	0x7
 448 00b0 2B000000 		.4byte	.LASF15
 449 00b4 05       		.uleb128 0x5
 450 00b5 A2000000 		.4byte	0xa2
 451 00b9 05       		.uleb128 0x5
 452 00ba 8C000000 		.4byte	0x8c
 453 00be 06       		.uleb128 0x6
 454 00bf 74       		.byte	0x74
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 21


 455 00c0 04       		.byte	0x4
 456 00c1 9B       		.byte	0x9b
 457 00c2 D1010000 		.4byte	0x1d1
 458 00c6 07       		.uleb128 0x7
 459 00c7 E0000000 		.4byte	.LASF16
 460 00cb 04       		.byte	0x4
 461 00cc 9D       		.byte	0x9d
 462 00cd D1010000 		.4byte	0x1d1
 463 00d1 02       		.byte	0x2
 464 00d2 23       		.byte	0x23
 465 00d3 00       		.uleb128 0
 466 00d4 07       		.uleb128 0x7
 467 00d5 25010000 		.4byte	.LASF17
 468 00d9 04       		.byte	0x4
 469 00da 9E       		.byte	0x9e
 470 00db B4000000 		.4byte	0xb4
 471 00df 02       		.byte	0x2
 472 00e0 23       		.byte	0x23
 473 00e1 04       		.uleb128 0x4
 474 00e2 07       		.uleb128 0x7
 475 00e3 55020000 		.4byte	.LASF18
 476 00e7 04       		.byte	0x4
 477 00e8 9F       		.byte	0x9f
 478 00e9 B4000000 		.4byte	0xb4
 479 00ed 02       		.byte	0x2
 480 00ee 23       		.byte	0x23
 481 00ef 08       		.uleb128 0x8
 482 00f0 07       		.uleb128 0x7
 483 00f1 C7010000 		.4byte	.LASF19
 484 00f5 04       		.byte	0x4
 485 00f6 A0       		.byte	0xa0
 486 00f7 B4000000 		.4byte	0xb4
 487 00fb 02       		.byte	0x2
 488 00fc 23       		.byte	0x23
 489 00fd 0C       		.uleb128 0xc
 490 00fe 08       		.uleb128 0x8
 491 00ff 53435200 		.ascii	"SCR\000"
 492 0103 04       		.byte	0x4
 493 0104 A1       		.byte	0xa1
 494 0105 B4000000 		.4byte	0xb4
 495 0109 02       		.byte	0x2
 496 010a 23       		.byte	0x23
 497 010b 10       		.uleb128 0x10
 498 010c 08       		.uleb128 0x8
 499 010d 43435200 		.ascii	"CCR\000"
 500 0111 04       		.byte	0x4
 501 0112 A2       		.byte	0xa2
 502 0113 B4000000 		.4byte	0xb4
 503 0117 02       		.byte	0x2
 504 0118 23       		.byte	0x23
 505 0119 14       		.uleb128 0x14
 506 011a 08       		.uleb128 0x8
 507 011b 53485000 		.ascii	"SHP\000"
 508 011f 04       		.byte	0x4
 509 0120 A3       		.byte	0xa3
 510 0121 E6010000 		.4byte	0x1e6
 511 0125 02       		.byte	0x2
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 22


 512 0126 23       		.byte	0x23
 513 0127 18       		.uleb128 0x18
 514 0128 07       		.uleb128 0x7
 515 0129 15020000 		.4byte	.LASF20
 516 012d 04       		.byte	0x4
 517 012e A4       		.byte	0xa4
 518 012f B4000000 		.4byte	0xb4
 519 0133 02       		.byte	0x2
 520 0134 23       		.byte	0x23
 521 0135 24       		.uleb128 0x24
 522 0136 07       		.uleb128 0x7
 523 0137 B8010000 		.4byte	.LASF21
 524 013b 04       		.byte	0x4
 525 013c A5       		.byte	0xa5
 526 013d B4000000 		.4byte	0xb4
 527 0141 02       		.byte	0x2
 528 0142 23       		.byte	0x23
 529 0143 28       		.uleb128 0x28
 530 0144 07       		.uleb128 0x7
 531 0145 BC020000 		.4byte	.LASF22
 532 0149 04       		.byte	0x4
 533 014a A6       		.byte	0xa6
 534 014b B4000000 		.4byte	0xb4
 535 014f 02       		.byte	0x2
 536 0150 23       		.byte	0x23
 537 0151 2C       		.uleb128 0x2c
 538 0152 07       		.uleb128 0x7
 539 0153 75020000 		.4byte	.LASF23
 540 0157 04       		.byte	0x4
 541 0158 A7       		.byte	0xa7
 542 0159 B4000000 		.4byte	0xb4
 543 015d 02       		.byte	0x2
 544 015e 23       		.byte	0x23
 545 015f 30       		.uleb128 0x30
 546 0160 07       		.uleb128 0x7
 547 0161 31020000 		.4byte	.LASF24
 548 0165 04       		.byte	0x4
 549 0166 A8       		.byte	0xa8
 550 0167 B4000000 		.4byte	0xb4
 551 016b 02       		.byte	0x2
 552 016c 23       		.byte	0x23
 553 016d 34       		.uleb128 0x34
 554 016e 07       		.uleb128 0x7
 555 016f 38010000 		.4byte	.LASF25
 556 0173 04       		.byte	0x4
 557 0174 A9       		.byte	0xa9
 558 0175 B4000000 		.4byte	0xb4
 559 0179 02       		.byte	0x2
 560 017a 23       		.byte	0x23
 561 017b 38       		.uleb128 0x38
 562 017c 07       		.uleb128 0x7
 563 017d F4020000 		.4byte	.LASF26
 564 0181 04       		.byte	0x4
 565 0182 AA       		.byte	0xaa
 566 0183 B4000000 		.4byte	0xb4
 567 0187 02       		.byte	0x2
 568 0188 23       		.byte	0x23
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 23


 569 0189 3C       		.uleb128 0x3c
 570 018a 08       		.uleb128 0x8
 571 018b 50465200 		.ascii	"PFR\000"
 572 018f 04       		.byte	0x4
 573 0190 AB       		.byte	0xab
 574 0191 00020000 		.4byte	0x200
 575 0195 02       		.byte	0x2
 576 0196 23       		.byte	0x23
 577 0197 40       		.uleb128 0x40
 578 0198 08       		.uleb128 0x8
 579 0199 44465200 		.ascii	"DFR\000"
 580 019d 04       		.byte	0x4
 581 019e AC       		.byte	0xac
 582 019f D1010000 		.4byte	0x1d1
 583 01a3 02       		.byte	0x2
 584 01a4 23       		.byte	0x23
 585 01a5 48       		.uleb128 0x48
 586 01a6 08       		.uleb128 0x8
 587 01a7 41445200 		.ascii	"ADR\000"
 588 01ab 04       		.byte	0x4
 589 01ac AD       		.byte	0xad
 590 01ad D1010000 		.4byte	0x1d1
 591 01b1 02       		.byte	0x2
 592 01b2 23       		.byte	0x23
 593 01b3 4C       		.uleb128 0x4c
 594 01b4 07       		.uleb128 0x7
 595 01b5 C1020000 		.4byte	.LASF27
 596 01b9 04       		.byte	0x4
 597 01ba AE       		.byte	0xae
 598 01bb 1A020000 		.4byte	0x21a
 599 01bf 02       		.byte	0x2
 600 01c0 23       		.byte	0x23
 601 01c1 50       		.uleb128 0x50
 602 01c2 07       		.uleb128 0x7
 603 01c3 70020000 		.4byte	.LASF28
 604 01c7 04       		.byte	0x4
 605 01c8 AF       		.byte	0xaf
 606 01c9 34020000 		.4byte	0x234
 607 01cd 02       		.byte	0x2
 608 01ce 23       		.byte	0x23
 609 01cf 60       		.uleb128 0x60
 610 01d0 00       		.byte	0
 611 01d1 09       		.uleb128 0x9
 612 01d2 B4000000 		.4byte	0xb4
 613 01d6 0A       		.uleb128 0xa
 614 01d7 B9000000 		.4byte	0xb9
 615 01db E6010000 		.4byte	0x1e6
 616 01df 0B       		.uleb128 0xb
 617 01e0 AD000000 		.4byte	0xad
 618 01e4 0B       		.byte	0xb
 619 01e5 00       		.byte	0
 620 01e6 05       		.uleb128 0x5
 621 01e7 D6010000 		.4byte	0x1d6
 622 01eb 0A       		.uleb128 0xa
 623 01ec D1010000 		.4byte	0x1d1
 624 01f0 FB010000 		.4byte	0x1fb
 625 01f4 0B       		.uleb128 0xb
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 24


 626 01f5 AD000000 		.4byte	0xad
 627 01f9 01       		.byte	0x1
 628 01fa 00       		.byte	0
 629 01fb 05       		.uleb128 0x5
 630 01fc EB010000 		.4byte	0x1eb
 631 0200 09       		.uleb128 0x9
 632 0201 FB010000 		.4byte	0x1fb
 633 0205 0A       		.uleb128 0xa
 634 0206 D1010000 		.4byte	0x1d1
 635 020a 15020000 		.4byte	0x215
 636 020e 0B       		.uleb128 0xb
 637 020f AD000000 		.4byte	0xad
 638 0213 03       		.byte	0x3
 639 0214 00       		.byte	0
 640 0215 05       		.uleb128 0x5
 641 0216 05020000 		.4byte	0x205
 642 021a 09       		.uleb128 0x9
 643 021b 15020000 		.4byte	0x215
 644 021f 0A       		.uleb128 0xa
 645 0220 D1010000 		.4byte	0x1d1
 646 0224 2F020000 		.4byte	0x22f
 647 0228 0B       		.uleb128 0xb
 648 0229 AD000000 		.4byte	0xad
 649 022d 04       		.byte	0x4
 650 022e 00       		.byte	0
 651 022f 05       		.uleb128 0x5
 652 0230 1F020000 		.4byte	0x21f
 653 0234 09       		.uleb128 0x9
 654 0235 2F020000 		.4byte	0x22f
 655 0239 03       		.uleb128 0x3
 656 023a F3000000 		.4byte	.LASF29
 657 023e 04       		.byte	0x4
 658 023f B0       		.byte	0xb0
 659 0240 BE000000 		.4byte	0xbe
 660 0244 09       		.uleb128 0x9
 661 0245 8C000000 		.4byte	0x8c
 662 0249 05       		.uleb128 0x5
 663 024a 44020000 		.4byte	0x244
 664 024e 0C       		.uleb128 0xc
 665 024f 01       		.byte	0x1
 666 0250 37000000 		.4byte	0x37
 667 0254 05       		.byte	0x5
 668 0255 0702     		.2byte	0x207
 669 0257 68020000 		.4byte	0x268
 670 025b 0D       		.uleb128 0xd
 671 025c EE020000 		.4byte	.LASF30
 672 0260 00       		.byte	0
 673 0261 0E       		.uleb128 0xe
 674 0262 53455400 		.ascii	"SET\000"
 675 0266 01       		.byte	0x1
 676 0267 00       		.byte	0
 677 0268 0F       		.uleb128 0xf
 678 0269 30       		.byte	0x30
 679 026a 05       		.byte	0x5
 680 026b 3404     		.2byte	0x434
 681 026d 25030000 		.4byte	0x325
 682 0271 10       		.uleb128 0x10
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 25


 683 0272 435200   		.ascii	"CR\000"
 684 0275 05       		.byte	0x5
 685 0276 3604     		.2byte	0x436
 686 0278 B4000000 		.4byte	0xb4
 687 027c 02       		.byte	0x2
 688 027d 23       		.byte	0x23
 689 027e 00       		.uleb128 0
 690 027f 11       		.uleb128 0x11
 691 0280 E6000000 		.4byte	.LASF31
 692 0284 05       		.byte	0x5
 693 0285 3704     		.2byte	0x437
 694 0287 B4000000 		.4byte	0xb4
 695 028b 02       		.byte	0x2
 696 028c 23       		.byte	0x23
 697 028d 04       		.uleb128 0x4
 698 028e 10       		.uleb128 0x10
 699 028f 43495200 		.ascii	"CIR\000"
 700 0293 05       		.byte	0x5
 701 0294 3804     		.2byte	0x438
 702 0296 B4000000 		.4byte	0xb4
 703 029a 02       		.byte	0x2
 704 029b 23       		.byte	0x23
 705 029c 08       		.uleb128 0x8
 706 029d 11       		.uleb128 0x11
 707 029e 63010000 		.4byte	.LASF32
 708 02a2 05       		.byte	0x5
 709 02a3 3904     		.2byte	0x439
 710 02a5 B4000000 		.4byte	0xb4
 711 02a9 02       		.byte	0x2
 712 02aa 23       		.byte	0x23
 713 02ab 0C       		.uleb128 0xc
 714 02ac 11       		.uleb128 0x11
 715 02ad 12000000 		.4byte	.LASF33
 716 02b1 05       		.byte	0x5
 717 02b2 3A04     		.2byte	0x43a
 718 02b4 B4000000 		.4byte	0xb4
 719 02b8 02       		.byte	0x2
 720 02b9 23       		.byte	0x23
 721 02ba 10       		.uleb128 0x10
 722 02bb 11       		.uleb128 0x11
 723 02bc 5C010000 		.4byte	.LASF34
 724 02c0 05       		.byte	0x5
 725 02c1 3B04     		.2byte	0x43b
 726 02c3 B4000000 		.4byte	0xb4
 727 02c7 02       		.byte	0x2
 728 02c8 23       		.byte	0x23
 729 02c9 14       		.uleb128 0x14
 730 02ca 11       		.uleb128 0x11
 731 02cb DB010000 		.4byte	.LASF35
 732 02cf 05       		.byte	0x5
 733 02d0 3C04     		.2byte	0x43c
 734 02d2 B4000000 		.4byte	0xb4
 735 02d6 02       		.byte	0x2
 736 02d7 23       		.byte	0x23
 737 02d8 18       		.uleb128 0x18
 738 02d9 11       		.uleb128 0x11
 739 02da FC000000 		.4byte	.LASF36
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 26


 740 02de 05       		.byte	0x5
 741 02df 3D04     		.2byte	0x43d
 742 02e1 B4000000 		.4byte	0xb4
 743 02e5 02       		.byte	0x2
 744 02e6 23       		.byte	0x23
 745 02e7 1C       		.uleb128 0x1c
 746 02e8 11       		.uleb128 0x11
 747 02e9 34000000 		.4byte	.LASF37
 748 02ed 05       		.byte	0x5
 749 02ee 3E04     		.2byte	0x43e
 750 02f0 B4000000 		.4byte	0xb4
 751 02f4 02       		.byte	0x2
 752 02f5 23       		.byte	0x23
 753 02f6 20       		.uleb128 0x20
 754 02f7 10       		.uleb128 0x10
 755 02f8 43535200 		.ascii	"CSR\000"
 756 02fc 05       		.byte	0x5
 757 02fd 3F04     		.2byte	0x43f
 758 02ff B4000000 		.4byte	0xb4
 759 0303 02       		.byte	0x2
 760 0304 23       		.byte	0x23
 761 0305 24       		.uleb128 0x24
 762 0306 11       		.uleb128 0x11
 763 0307 C6020000 		.4byte	.LASF38
 764 030b 05       		.byte	0x5
 765 030c 4704     		.2byte	0x447
 766 030e A2000000 		.4byte	0xa2
 767 0312 02       		.byte	0x2
 768 0313 23       		.byte	0x23
 769 0314 28       		.uleb128 0x28
 770 0315 11       		.uleb128 0x11
 771 0316 00000000 		.4byte	.LASF39
 772 031a 05       		.byte	0x5
 773 031b 4804     		.2byte	0x448
 774 031d B4000000 		.4byte	0xb4
 775 0321 02       		.byte	0x2
 776 0322 23       		.byte	0x23
 777 0323 2C       		.uleb128 0x2c
 778 0324 00       		.byte	0
 779 0325 12       		.uleb128 0x12
 780 0326 06000000 		.4byte	.LASF40
 781 032a 05       		.byte	0x5
 782 032b 4A04     		.2byte	0x44a
 783 032d 68020000 		.4byte	0x268
 784 0331 13       		.uleb128 0x13
 785 0332 D0020000 		.4byte	.LASF54
 786 0336 01       		.byte	0x1
 787 0337 A301     		.2byte	0x1a3
 788 0339 01       		.byte	0x1
 789 033a 01       		.byte	0x1
 790 033b 14       		.uleb128 0x14
 791 033c 1B000000 		.4byte	.LASF55
 792 0340 01       		.byte	0x1
 793 0341 4302     		.2byte	0x243
 794 0343 01       		.byte	0x1
 795 0344 01       		.byte	0x1
 796 0345 62030000 		.4byte	0x362
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 27


 797 0349 15       		.uleb128 0x15
 798 034a E3010000 		.4byte	.LASF41
 799 034e 01       		.byte	0x1
 800 034f 4502     		.2byte	0x245
 801 0351 B4000000 		.4byte	0xb4
 802 0355 15       		.uleb128 0x15
 803 0356 D6000000 		.4byte	.LASF42
 804 035a 01       		.byte	0x1
 805 035b 4502     		.2byte	0x245
 806 035d B4000000 		.4byte	0xb4
 807 0361 00       		.byte	0
 808 0362 16       		.uleb128 0x16
 809 0363 01       		.byte	0x1
 810 0364 37020000 		.4byte	.LASF43
 811 0368 01       		.byte	0x1
 812 0369 D4       		.byte	0xd4
 813 036a 01       		.byte	0x1
 814 036b 00000000 		.4byte	.LFB29
 815 036f D4000000 		.4byte	.LFE29
 816 0373 00000000 		.4byte	.LLST0
 817 0377 01       		.byte	0x1
 818 0378 B5030000 		.4byte	0x3b5
 819 037c 17       		.uleb128 0x17
 820 037d 31030000 		.4byte	0x331
 821 0381 3A000000 		.4byte	.LBB8
 822 0385 00000000 		.4byte	.Ldebug_ranges0+0
 823 0389 01       		.byte	0x1
 824 038a 0601     		.2byte	0x106
 825 038c 17       		.uleb128 0x17
 826 038d 3B030000 		.4byte	0x33b
 827 0391 3A000000 		.4byte	.LBB9
 828 0395 00000000 		.4byte	.Ldebug_ranges0+0
 829 0399 01       		.byte	0x1
 830 039a A801     		.2byte	0x1a8
 831 039c 18       		.uleb128 0x18
 832 039d 00000000 		.4byte	.Ldebug_ranges0+0
 833 03a1 19       		.uleb128 0x19
 834 03a2 49030000 		.4byte	0x349
 835 03a6 02       		.byte	0x2
 836 03a7 91       		.byte	0x91
 837 03a8 78       		.sleb128 -8
 838 03a9 19       		.uleb128 0x19
 839 03aa 55030000 		.4byte	0x355
 840 03ae 02       		.byte	0x2
 841 03af 91       		.byte	0x91
 842 03b0 7C       		.sleb128 -4
 843 03b1 00       		.byte	0
 844 03b2 00       		.byte	0
 845 03b3 00       		.byte	0
 846 03b4 00       		.byte	0
 847 03b5 1A       		.uleb128 0x1a
 848 03b6 01       		.byte	0x1
 849 03b7 5A020000 		.4byte	.LASF44
 850 03bb 01       		.byte	0x1
 851 03bc 3201     		.2byte	0x132
 852 03be 01       		.byte	0x1
 853 03bf D4000000 		.4byte	.LFB30
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 28


 854 03c3 34010000 		.4byte	.LFE30
 855 03c7 38000000 		.4byte	.LLST1
 856 03cb 01       		.byte	0x1
 857 03cc 11040000 		.4byte	0x411
 858 03d0 1B       		.uleb128 0x1b
 859 03d1 746D7000 		.ascii	"tmp\000"
 860 03d5 01       		.byte	0x1
 861 03d6 3401     		.2byte	0x134
 862 03d8 A2000000 		.4byte	0xa2
 863 03dc 58000000 		.4byte	.LLST2
 864 03e0 1C       		.uleb128 0x1c
 865 03e1 54010000 		.4byte	.LASF45
 866 03e5 01       		.byte	0x1
 867 03e6 3401     		.2byte	0x134
 868 03e8 A2000000 		.4byte	0xa2
 869 03ec 9C000000 		.4byte	.LLST3
 870 03f0 1C       		.uleb128 0x1c
 871 03f1 BD010000 		.4byte	.LASF46
 872 03f5 01       		.byte	0x1
 873 03f6 3401     		.2byte	0x134
 874 03f8 A2000000 		.4byte	0xa2
 875 03fc CC000000 		.4byte	.LLST4
 876 0400 1C       		.uleb128 0x1c
 877 0401 46010000 		.4byte	.LASF47
 878 0405 01       		.byte	0x1
 879 0406 3B01     		.2byte	0x13b
 880 0408 A2000000 		.4byte	0xa2
 881 040c F1000000 		.4byte	.LLST5
 882 0410 00       		.byte	0
 883 0411 1D       		.uleb128 0x1d
 884 0412 F9020000 		.4byte	.LASF48
 885 0416 04       		.byte	0x4
 886 0417 CE06     		.2byte	0x6ce
 887 0419 1F040000 		.4byte	0x41f
 888 041d 01       		.byte	0x1
 889 041e 01       		.byte	0x1
 890 041f 05       		.uleb128 0x5
 891 0420 7E000000 		.4byte	0x7e
 892 0424 1E       		.uleb128 0x1e
 893 0425 AC020000 		.4byte	.LASF49
 894 0429 01       		.byte	0x1
 895 042a 9A       		.byte	0x9a
 896 042b A2000000 		.4byte	0xa2
 897 042f 01       		.byte	0x1
 898 0430 05       		.byte	0x5
 899 0431 03       		.byte	0x3
 900 0432 00000000 		.4byte	SystemCoreClock
 901 0436 0A       		.uleb128 0xa
 902 0437 49020000 		.4byte	0x249
 903 043b 46040000 		.4byte	0x446
 904 043f 0B       		.uleb128 0xb
 905 0440 AD000000 		.4byte	0xad
 906 0444 0F       		.byte	0xf
 907 0445 00       		.byte	0
 908 0446 1E       		.uleb128 0x1e
 909 0447 04010000 		.4byte	.LASF50
 910 044b 01       		.byte	0x1
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 29


 911 044c A7       		.byte	0xa7
 912 044d 5D040000 		.4byte	0x45d
 913 0451 01       		.byte	0x1
 914 0452 05       		.byte	0x5
 915 0453 03       		.byte	0x3
 916 0454 00000000 		.4byte	AHBPrescTable
 917 0458 05       		.uleb128 0x5
 918 0459 36040000 		.4byte	0x436
 919 045d 09       		.uleb128 0x9
 920 045e 58040000 		.4byte	0x458
 921 0462 00       		.byte	0
 922              		.section	.debug_abbrev,"",%progbits
 923              	.Ldebug_abbrev0:
 924 0000 01       		.uleb128 0x1
 925 0001 11       		.uleb128 0x11
 926 0002 01       		.byte	0x1
 927 0003 25       		.uleb128 0x25
 928 0004 0E       		.uleb128 0xe
 929 0005 13       		.uleb128 0x13
 930 0006 0B       		.uleb128 0xb
 931 0007 03       		.uleb128 0x3
 932 0008 0E       		.uleb128 0xe
 933 0009 1B       		.uleb128 0x1b
 934 000a 0E       		.uleb128 0xe
 935 000b 11       		.uleb128 0x11
 936 000c 01       		.uleb128 0x1
 937 000d 12       		.uleb128 0x12
 938 000e 01       		.uleb128 0x1
 939 000f 10       		.uleb128 0x10
 940 0010 06       		.uleb128 0x6
 941 0011 00       		.byte	0
 942 0012 00       		.byte	0
 943 0013 02       		.uleb128 0x2
 944 0014 24       		.uleb128 0x24
 945 0015 00       		.byte	0
 946 0016 0B       		.uleb128 0xb
 947 0017 0B       		.uleb128 0xb
 948 0018 3E       		.uleb128 0x3e
 949 0019 0B       		.uleb128 0xb
 950 001a 03       		.uleb128 0x3
 951 001b 0E       		.uleb128 0xe
 952 001c 00       		.byte	0
 953 001d 00       		.byte	0
 954 001e 03       		.uleb128 0x3
 955 001f 16       		.uleb128 0x16
 956 0020 00       		.byte	0
 957 0021 03       		.uleb128 0x3
 958 0022 0E       		.uleb128 0xe
 959 0023 3A       		.uleb128 0x3a
 960 0024 0B       		.uleb128 0xb
 961 0025 3B       		.uleb128 0x3b
 962 0026 0B       		.uleb128 0xb
 963 0027 49       		.uleb128 0x49
 964 0028 13       		.uleb128 0x13
 965 0029 00       		.byte	0
 966 002a 00       		.byte	0
 967 002b 04       		.uleb128 0x4
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 30


 968 002c 24       		.uleb128 0x24
 969 002d 00       		.byte	0
 970 002e 0B       		.uleb128 0xb
 971 002f 0B       		.uleb128 0xb
 972 0030 3E       		.uleb128 0x3e
 973 0031 0B       		.uleb128 0xb
 974 0032 03       		.uleb128 0x3
 975 0033 08       		.uleb128 0x8
 976 0034 00       		.byte	0
 977 0035 00       		.byte	0
 978 0036 05       		.uleb128 0x5
 979 0037 35       		.uleb128 0x35
 980 0038 00       		.byte	0
 981 0039 49       		.uleb128 0x49
 982 003a 13       		.uleb128 0x13
 983 003b 00       		.byte	0
 984 003c 00       		.byte	0
 985 003d 06       		.uleb128 0x6
 986 003e 13       		.uleb128 0x13
 987 003f 01       		.byte	0x1
 988 0040 0B       		.uleb128 0xb
 989 0041 0B       		.uleb128 0xb
 990 0042 3A       		.uleb128 0x3a
 991 0043 0B       		.uleb128 0xb
 992 0044 3B       		.uleb128 0x3b
 993 0045 0B       		.uleb128 0xb
 994 0046 01       		.uleb128 0x1
 995 0047 13       		.uleb128 0x13
 996 0048 00       		.byte	0
 997 0049 00       		.byte	0
 998 004a 07       		.uleb128 0x7
 999 004b 0D       		.uleb128 0xd
 1000 004c 00       		.byte	0
 1001 004d 03       		.uleb128 0x3
 1002 004e 0E       		.uleb128 0xe
 1003 004f 3A       		.uleb128 0x3a
 1004 0050 0B       		.uleb128 0xb
 1005 0051 3B       		.uleb128 0x3b
 1006 0052 0B       		.uleb128 0xb
 1007 0053 49       		.uleb128 0x49
 1008 0054 13       		.uleb128 0x13
 1009 0055 38       		.uleb128 0x38
 1010 0056 0A       		.uleb128 0xa
 1011 0057 00       		.byte	0
 1012 0058 00       		.byte	0
 1013 0059 08       		.uleb128 0x8
 1014 005a 0D       		.uleb128 0xd
 1015 005b 00       		.byte	0
 1016 005c 03       		.uleb128 0x3
 1017 005d 08       		.uleb128 0x8
 1018 005e 3A       		.uleb128 0x3a
 1019 005f 0B       		.uleb128 0xb
 1020 0060 3B       		.uleb128 0x3b
 1021 0061 0B       		.uleb128 0xb
 1022 0062 49       		.uleb128 0x49
 1023 0063 13       		.uleb128 0x13
 1024 0064 38       		.uleb128 0x38
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 31


 1025 0065 0A       		.uleb128 0xa
 1026 0066 00       		.byte	0
 1027 0067 00       		.byte	0
 1028 0068 09       		.uleb128 0x9
 1029 0069 26       		.uleb128 0x26
 1030 006a 00       		.byte	0
 1031 006b 49       		.uleb128 0x49
 1032 006c 13       		.uleb128 0x13
 1033 006d 00       		.byte	0
 1034 006e 00       		.byte	0
 1035 006f 0A       		.uleb128 0xa
 1036 0070 01       		.uleb128 0x1
 1037 0071 01       		.byte	0x1
 1038 0072 49       		.uleb128 0x49
 1039 0073 13       		.uleb128 0x13
 1040 0074 01       		.uleb128 0x1
 1041 0075 13       		.uleb128 0x13
 1042 0076 00       		.byte	0
 1043 0077 00       		.byte	0
 1044 0078 0B       		.uleb128 0xb
 1045 0079 21       		.uleb128 0x21
 1046 007a 00       		.byte	0
 1047 007b 49       		.uleb128 0x49
 1048 007c 13       		.uleb128 0x13
 1049 007d 2F       		.uleb128 0x2f
 1050 007e 0B       		.uleb128 0xb
 1051 007f 00       		.byte	0
 1052 0080 00       		.byte	0
 1053 0081 0C       		.uleb128 0xc
 1054 0082 04       		.uleb128 0x4
 1055 0083 01       		.byte	0x1
 1056 0084 0B       		.uleb128 0xb
 1057 0085 0B       		.uleb128 0xb
 1058 0086 49       		.uleb128 0x49
 1059 0087 13       		.uleb128 0x13
 1060 0088 3A       		.uleb128 0x3a
 1061 0089 0B       		.uleb128 0xb
 1062 008a 3B       		.uleb128 0x3b
 1063 008b 05       		.uleb128 0x5
 1064 008c 01       		.uleb128 0x1
 1065 008d 13       		.uleb128 0x13
 1066 008e 00       		.byte	0
 1067 008f 00       		.byte	0
 1068 0090 0D       		.uleb128 0xd
 1069 0091 28       		.uleb128 0x28
 1070 0092 00       		.byte	0
 1071 0093 03       		.uleb128 0x3
 1072 0094 0E       		.uleb128 0xe
 1073 0095 1C       		.uleb128 0x1c
 1074 0096 0B       		.uleb128 0xb
 1075 0097 00       		.byte	0
 1076 0098 00       		.byte	0
 1077 0099 0E       		.uleb128 0xe
 1078 009a 28       		.uleb128 0x28
 1079 009b 00       		.byte	0
 1080 009c 03       		.uleb128 0x3
 1081 009d 08       		.uleb128 0x8
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 32


 1082 009e 1C       		.uleb128 0x1c
 1083 009f 0B       		.uleb128 0xb
 1084 00a0 00       		.byte	0
 1085 00a1 00       		.byte	0
 1086 00a2 0F       		.uleb128 0xf
 1087 00a3 13       		.uleb128 0x13
 1088 00a4 01       		.byte	0x1
 1089 00a5 0B       		.uleb128 0xb
 1090 00a6 0B       		.uleb128 0xb
 1091 00a7 3A       		.uleb128 0x3a
 1092 00a8 0B       		.uleb128 0xb
 1093 00a9 3B       		.uleb128 0x3b
 1094 00aa 05       		.uleb128 0x5
 1095 00ab 01       		.uleb128 0x1
 1096 00ac 13       		.uleb128 0x13
 1097 00ad 00       		.byte	0
 1098 00ae 00       		.byte	0
 1099 00af 10       		.uleb128 0x10
 1100 00b0 0D       		.uleb128 0xd
 1101 00b1 00       		.byte	0
 1102 00b2 03       		.uleb128 0x3
 1103 00b3 08       		.uleb128 0x8
 1104 00b4 3A       		.uleb128 0x3a
 1105 00b5 0B       		.uleb128 0xb
 1106 00b6 3B       		.uleb128 0x3b
 1107 00b7 05       		.uleb128 0x5
 1108 00b8 49       		.uleb128 0x49
 1109 00b9 13       		.uleb128 0x13
 1110 00ba 38       		.uleb128 0x38
 1111 00bb 0A       		.uleb128 0xa
 1112 00bc 00       		.byte	0
 1113 00bd 00       		.byte	0
 1114 00be 11       		.uleb128 0x11
 1115 00bf 0D       		.uleb128 0xd
 1116 00c0 00       		.byte	0
 1117 00c1 03       		.uleb128 0x3
 1118 00c2 0E       		.uleb128 0xe
 1119 00c3 3A       		.uleb128 0x3a
 1120 00c4 0B       		.uleb128 0xb
 1121 00c5 3B       		.uleb128 0x3b
 1122 00c6 05       		.uleb128 0x5
 1123 00c7 49       		.uleb128 0x49
 1124 00c8 13       		.uleb128 0x13
 1125 00c9 38       		.uleb128 0x38
 1126 00ca 0A       		.uleb128 0xa
 1127 00cb 00       		.byte	0
 1128 00cc 00       		.byte	0
 1129 00cd 12       		.uleb128 0x12
 1130 00ce 16       		.uleb128 0x16
 1131 00cf 00       		.byte	0
 1132 00d0 03       		.uleb128 0x3
 1133 00d1 0E       		.uleb128 0xe
 1134 00d2 3A       		.uleb128 0x3a
 1135 00d3 0B       		.uleb128 0xb
 1136 00d4 3B       		.uleb128 0x3b
 1137 00d5 05       		.uleb128 0x5
 1138 00d6 49       		.uleb128 0x49
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 33


 1139 00d7 13       		.uleb128 0x13
 1140 00d8 00       		.byte	0
 1141 00d9 00       		.byte	0
 1142 00da 13       		.uleb128 0x13
 1143 00db 2E       		.uleb128 0x2e
 1144 00dc 00       		.byte	0
 1145 00dd 03       		.uleb128 0x3
 1146 00de 0E       		.uleb128 0xe
 1147 00df 3A       		.uleb128 0x3a
 1148 00e0 0B       		.uleb128 0xb
 1149 00e1 3B       		.uleb128 0x3b
 1150 00e2 05       		.uleb128 0x5
 1151 00e3 27       		.uleb128 0x27
 1152 00e4 0C       		.uleb128 0xc
 1153 00e5 20       		.uleb128 0x20
 1154 00e6 0B       		.uleb128 0xb
 1155 00e7 00       		.byte	0
 1156 00e8 00       		.byte	0
 1157 00e9 14       		.uleb128 0x14
 1158 00ea 2E       		.uleb128 0x2e
 1159 00eb 01       		.byte	0x1
 1160 00ec 03       		.uleb128 0x3
 1161 00ed 0E       		.uleb128 0xe
 1162 00ee 3A       		.uleb128 0x3a
 1163 00ef 0B       		.uleb128 0xb
 1164 00f0 3B       		.uleb128 0x3b
 1165 00f1 05       		.uleb128 0x5
 1166 00f2 27       		.uleb128 0x27
 1167 00f3 0C       		.uleb128 0xc
 1168 00f4 20       		.uleb128 0x20
 1169 00f5 0B       		.uleb128 0xb
 1170 00f6 01       		.uleb128 0x1
 1171 00f7 13       		.uleb128 0x13
 1172 00f8 00       		.byte	0
 1173 00f9 00       		.byte	0
 1174 00fa 15       		.uleb128 0x15
 1175 00fb 34       		.uleb128 0x34
 1176 00fc 00       		.byte	0
 1177 00fd 03       		.uleb128 0x3
 1178 00fe 0E       		.uleb128 0xe
 1179 00ff 3A       		.uleb128 0x3a
 1180 0100 0B       		.uleb128 0xb
 1181 0101 3B       		.uleb128 0x3b
 1182 0102 05       		.uleb128 0x5
 1183 0103 49       		.uleb128 0x49
 1184 0104 13       		.uleb128 0x13
 1185 0105 00       		.byte	0
 1186 0106 00       		.byte	0
 1187 0107 16       		.uleb128 0x16
 1188 0108 2E       		.uleb128 0x2e
 1189 0109 01       		.byte	0x1
 1190 010a 3F       		.uleb128 0x3f
 1191 010b 0C       		.uleb128 0xc
 1192 010c 03       		.uleb128 0x3
 1193 010d 0E       		.uleb128 0xe
 1194 010e 3A       		.uleb128 0x3a
 1195 010f 0B       		.uleb128 0xb
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 34


 1196 0110 3B       		.uleb128 0x3b
 1197 0111 0B       		.uleb128 0xb
 1198 0112 27       		.uleb128 0x27
 1199 0113 0C       		.uleb128 0xc
 1200 0114 11       		.uleb128 0x11
 1201 0115 01       		.uleb128 0x1
 1202 0116 12       		.uleb128 0x12
 1203 0117 01       		.uleb128 0x1
 1204 0118 40       		.uleb128 0x40
 1205 0119 06       		.uleb128 0x6
 1206 011a 9742     		.uleb128 0x2117
 1207 011c 0C       		.uleb128 0xc
 1208 011d 01       		.uleb128 0x1
 1209 011e 13       		.uleb128 0x13
 1210 011f 00       		.byte	0
 1211 0120 00       		.byte	0
 1212 0121 17       		.uleb128 0x17
 1213 0122 1D       		.uleb128 0x1d
 1214 0123 01       		.byte	0x1
 1215 0124 31       		.uleb128 0x31
 1216 0125 13       		.uleb128 0x13
 1217 0126 52       		.uleb128 0x52
 1218 0127 01       		.uleb128 0x1
 1219 0128 55       		.uleb128 0x55
 1220 0129 06       		.uleb128 0x6
 1221 012a 58       		.uleb128 0x58
 1222 012b 0B       		.uleb128 0xb
 1223 012c 59       		.uleb128 0x59
 1224 012d 05       		.uleb128 0x5
 1225 012e 00       		.byte	0
 1226 012f 00       		.byte	0
 1227 0130 18       		.uleb128 0x18
 1228 0131 0B       		.uleb128 0xb
 1229 0132 01       		.byte	0x1
 1230 0133 55       		.uleb128 0x55
 1231 0134 06       		.uleb128 0x6
 1232 0135 00       		.byte	0
 1233 0136 00       		.byte	0
 1234 0137 19       		.uleb128 0x19
 1235 0138 34       		.uleb128 0x34
 1236 0139 00       		.byte	0
 1237 013a 31       		.uleb128 0x31
 1238 013b 13       		.uleb128 0x13
 1239 013c 02       		.uleb128 0x2
 1240 013d 0A       		.uleb128 0xa
 1241 013e 00       		.byte	0
 1242 013f 00       		.byte	0
 1243 0140 1A       		.uleb128 0x1a
 1244 0141 2E       		.uleb128 0x2e
 1245 0142 01       		.byte	0x1
 1246 0143 3F       		.uleb128 0x3f
 1247 0144 0C       		.uleb128 0xc
 1248 0145 03       		.uleb128 0x3
 1249 0146 0E       		.uleb128 0xe
 1250 0147 3A       		.uleb128 0x3a
 1251 0148 0B       		.uleb128 0xb
 1252 0149 3B       		.uleb128 0x3b
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 35


 1253 014a 05       		.uleb128 0x5
 1254 014b 27       		.uleb128 0x27
 1255 014c 0C       		.uleb128 0xc
 1256 014d 11       		.uleb128 0x11
 1257 014e 01       		.uleb128 0x1
 1258 014f 12       		.uleb128 0x12
 1259 0150 01       		.uleb128 0x1
 1260 0151 40       		.uleb128 0x40
 1261 0152 06       		.uleb128 0x6
 1262 0153 9742     		.uleb128 0x2117
 1263 0155 0C       		.uleb128 0xc
 1264 0156 01       		.uleb128 0x1
 1265 0157 13       		.uleb128 0x13
 1266 0158 00       		.byte	0
 1267 0159 00       		.byte	0
 1268 015a 1B       		.uleb128 0x1b
 1269 015b 34       		.uleb128 0x34
 1270 015c 00       		.byte	0
 1271 015d 03       		.uleb128 0x3
 1272 015e 08       		.uleb128 0x8
 1273 015f 3A       		.uleb128 0x3a
 1274 0160 0B       		.uleb128 0xb
 1275 0161 3B       		.uleb128 0x3b
 1276 0162 05       		.uleb128 0x5
 1277 0163 49       		.uleb128 0x49
 1278 0164 13       		.uleb128 0x13
 1279 0165 02       		.uleb128 0x2
 1280 0166 06       		.uleb128 0x6
 1281 0167 00       		.byte	0
 1282 0168 00       		.byte	0
 1283 0169 1C       		.uleb128 0x1c
 1284 016a 34       		.uleb128 0x34
 1285 016b 00       		.byte	0
 1286 016c 03       		.uleb128 0x3
 1287 016d 0E       		.uleb128 0xe
 1288 016e 3A       		.uleb128 0x3a
 1289 016f 0B       		.uleb128 0xb
 1290 0170 3B       		.uleb128 0x3b
 1291 0171 05       		.uleb128 0x5
 1292 0172 49       		.uleb128 0x49
 1293 0173 13       		.uleb128 0x13
 1294 0174 02       		.uleb128 0x2
 1295 0175 06       		.uleb128 0x6
 1296 0176 00       		.byte	0
 1297 0177 00       		.byte	0
 1298 0178 1D       		.uleb128 0x1d
 1299 0179 34       		.uleb128 0x34
 1300 017a 00       		.byte	0
 1301 017b 03       		.uleb128 0x3
 1302 017c 0E       		.uleb128 0xe
 1303 017d 3A       		.uleb128 0x3a
 1304 017e 0B       		.uleb128 0xb
 1305 017f 3B       		.uleb128 0x3b
 1306 0180 05       		.uleb128 0x5
 1307 0181 49       		.uleb128 0x49
 1308 0182 13       		.uleb128 0x13
 1309 0183 3F       		.uleb128 0x3f
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 36


 1310 0184 0C       		.uleb128 0xc
 1311 0185 3C       		.uleb128 0x3c
 1312 0186 0C       		.uleb128 0xc
 1313 0187 00       		.byte	0
 1314 0188 00       		.byte	0
 1315 0189 1E       		.uleb128 0x1e
 1316 018a 34       		.uleb128 0x34
 1317 018b 00       		.byte	0
 1318 018c 03       		.uleb128 0x3
 1319 018d 0E       		.uleb128 0xe
 1320 018e 3A       		.uleb128 0x3a
 1321 018f 0B       		.uleb128 0xb
 1322 0190 3B       		.uleb128 0x3b
 1323 0191 0B       		.uleb128 0xb
 1324 0192 49       		.uleb128 0x49
 1325 0193 13       		.uleb128 0x13
 1326 0194 3F       		.uleb128 0x3f
 1327 0195 0C       		.uleb128 0xc
 1328 0196 02       		.uleb128 0x2
 1329 0197 0A       		.uleb128 0xa
 1330 0198 00       		.byte	0
 1331 0199 00       		.byte	0
 1332 019a 00       		.byte	0
 1333              		.section	.debug_loc,"",%progbits
 1334              	.Ldebug_loc0:
 1335              	.LLST0:
 1336 0000 00000000 		.4byte	.LFB29-.Ltext0
 1337 0004 04000000 		.4byte	.LCFI0-.Ltext0
 1338 0008 0200     		.2byte	0x2
 1339 000a 7D       		.byte	0x7d
 1340 000b 00       		.sleb128 0
 1341 000c 04000000 		.4byte	.LCFI0-.Ltext0
 1342 0010 7C000000 		.4byte	.LCFI1-.Ltext0
 1343 0014 0200     		.2byte	0x2
 1344 0016 7D       		.byte	0x7d
 1345 0017 08       		.sleb128 8
 1346 0018 7C000000 		.4byte	.LCFI1-.Ltext0
 1347 001c 7E000000 		.4byte	.LCFI2-.Ltext0
 1348 0020 0200     		.2byte	0x2
 1349 0022 7D       		.byte	0x7d
 1350 0023 00       		.sleb128 0
 1351 0024 7E000000 		.4byte	.LCFI2-.Ltext0
 1352 0028 D4000000 		.4byte	.LFE29-.Ltext0
 1353 002c 0200     		.2byte	0x2
 1354 002e 7D       		.byte	0x7d
 1355 002f 08       		.sleb128 8
 1356 0030 00000000 		.4byte	0
 1357 0034 00000000 		.4byte	0
 1358              	.LLST1:
 1359 0038 D4000000 		.4byte	.LFB30-.Ltext0
 1360 003c D8000000 		.4byte	.LCFI3-.Ltext0
 1361 0040 0200     		.2byte	0x2
 1362 0042 7D       		.byte	0x7d
 1363 0043 00       		.sleb128 0
 1364 0044 D8000000 		.4byte	.LCFI3-.Ltext0
 1365 0048 34010000 		.4byte	.LFE30-.Ltext0
 1366 004c 0200     		.2byte	0x2
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 37


 1367 004e 7D       		.byte	0x7d
 1368 004f 08       		.sleb128 8
 1369 0050 00000000 		.4byte	0
 1370 0054 00000000 		.4byte	0
 1371              	.LLST2:
 1372 0058 D4000000 		.4byte	.LVL0-.Ltext0
 1373 005c DA000000 		.4byte	.LVL1-.Ltext0
 1374 0060 0200     		.2byte	0x2
 1375 0062 30       		.byte	0x30
 1376 0063 9F       		.byte	0x9f
 1377 0064 DA000000 		.4byte	.LVL1-.Ltext0
 1378 0068 E0000000 		.4byte	.LVL2-.Ltext0
 1379 006c 0500     		.2byte	0x5
 1380 006e 73       		.byte	0x73
 1381 006f 00       		.sleb128 0
 1382 0070 3C       		.byte	0x3c
 1383 0071 1A       		.byte	0x1a
 1384 0072 9F       		.byte	0x9f
 1385 0073 E0000000 		.4byte	.LVL2-.Ltext0
 1386 0077 EA000000 		.4byte	.LVL3-.Ltext0
 1387 007b 0100     		.2byte	0x1
 1388 007d 53       		.byte	0x53
 1389 007e EC000000 		.4byte	.LVL4-.Ltext0
 1390 0082 EE000000 		.4byte	.LVL5-.Ltext0
 1391 0086 0100     		.2byte	0x1
 1392 0088 53       		.byte	0x53
 1393 0089 1A010000 		.4byte	.LVL11-.Ltext0
 1394 008d 34010000 		.4byte	.LFE30-.Ltext0
 1395 0091 0100     		.2byte	0x1
 1396 0093 51       		.byte	0x51
 1397 0094 00000000 		.4byte	0
 1398 0098 00000000 		.4byte	0
 1399              	.LLST3:
 1400 009c D4000000 		.4byte	.LVL0-.Ltext0
 1401 00a0 EE000000 		.4byte	.LVL5-.Ltext0
 1402 00a4 0200     		.2byte	0x2
 1403 00a6 30       		.byte	0x30
 1404 00a7 9F       		.byte	0x9f
 1405 00a8 EE000000 		.4byte	.LVL5-.Ltext0
 1406 00ac F4000000 		.4byte	.LVL7-.Ltext0
 1407 00b0 0700     		.2byte	0x7
 1408 00b2 73       		.byte	0x73
 1409 00b3 00       		.sleb128 0
 1410 00b4 4E       		.byte	0x4e
 1411 00b5 41       		.byte	0x41
 1412 00b6 24       		.byte	0x24
 1413 00b7 1A       		.byte	0x1a
 1414 00b8 9F       		.byte	0x9f
 1415 00b9 0C010000 		.4byte	.LVL9-.Ltext0
 1416 00bd 0E010000 		.4byte	.LVL10-.Ltext0
 1417 00c1 0100     		.2byte	0x1
 1418 00c3 53       		.byte	0x53
 1419 00c4 00000000 		.4byte	0
 1420 00c8 00000000 		.4byte	0
 1421              	.LLST4:
 1422 00cc D4000000 		.4byte	.LVL0-.Ltext0
 1423 00d0 F0000000 		.4byte	.LVL6-.Ltext0
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 38


 1424 00d4 0200     		.2byte	0x2
 1425 00d6 30       		.byte	0x30
 1426 00d7 9F       		.byte	0x9f
 1427 00d8 F0000000 		.4byte	.LVL6-.Ltext0
 1428 00dc F6000000 		.4byte	.LVL8-.Ltext0
 1429 00e0 0700     		.2byte	0x7
 1430 00e2 70       		.byte	0x70
 1431 00e3 00       		.sleb128 0
 1432 00e4 40       		.byte	0x40
 1433 00e5 3C       		.byte	0x3c
 1434 00e6 24       		.byte	0x24
 1435 00e7 1A       		.byte	0x1a
 1436 00e8 9F       		.byte	0x9f
 1437 00e9 00000000 		.4byte	0
 1438 00ed 00000000 		.4byte	0
 1439              	.LLST5:
 1440 00f1 D4000000 		.4byte	.LVL0-.Ltext0
 1441 00f5 0C010000 		.4byte	.LVL9-.Ltext0
 1442 00f9 0200     		.2byte	0x2
 1443 00fb 30       		.byte	0x30
 1444 00fc 9F       		.byte	0x9f
 1445 00fd 00000000 		.4byte	0
 1446 0101 00000000 		.4byte	0
 1447              		.section	.debug_aranges,"",%progbits
 1448 0000 1C000000 		.4byte	0x1c
 1449 0004 0200     		.2byte	0x2
 1450 0006 00000000 		.4byte	.Ldebug_info0
 1451 000a 04       		.byte	0x4
 1452 000b 00       		.byte	0
 1453 000c 0000     		.2byte	0
 1454 000e 0000     		.2byte	0
 1455 0010 00000000 		.4byte	.Ltext0
 1456 0014 34010000 		.4byte	.Letext0-.Ltext0
 1457 0018 00000000 		.4byte	0
 1458 001c 00000000 		.4byte	0
 1459              		.section	.debug_ranges,"",%progbits
 1460              	.Ldebug_ranges0:
 1461 0000 3A000000 		.4byte	.LBB8-.Ltext0
 1462 0004 72000000 		.4byte	.LBE8-.Ltext0
 1463 0008 7E000000 		.4byte	.LBB13-.Ltext0
 1464 000c D4000000 		.4byte	.LBE13-.Ltext0
 1465 0010 00000000 		.4byte	0
 1466 0014 00000000 		.4byte	0
 1467              		.section	.debug_line,"",%progbits
 1468              	.Ldebug_line0:
 1469 0000 AD010000 		.section	.debug_str,"MS",%progbits,1
 1469      02004C01 
 1469      00000201 
 1469      FB0E0D00 
 1469      01010101 
 1470              	.LASF39:
 1471 0000 43464752 		.ascii	"CFGR2\000"
 1471      3200
 1472              	.LASF40:
 1473 0006 5243435F 		.ascii	"RCC_TypeDef\000"
 1473      54797065 
 1473      44656600 
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 39


 1474              	.LASF33:
 1475 0012 41504231 		.ascii	"APB1RSTR\000"
 1475      52535452 
 1475      00
 1476              	.LASF55:
 1477 001b 53657453 		.ascii	"SetSysClockTo24\000"
 1477      7973436C 
 1477      6F636B54 
 1477      6F323400 
 1478              	.LASF15:
 1479 002b 73697A65 		.ascii	"sizetype\000"
 1479      74797065 
 1479      00
 1480              	.LASF37:
 1481 0034 42444352 		.ascii	"BDCR\000"
 1481      00
 1482              	.LASF7:
 1483 0039 5F5F7569 		.ascii	"__uint32_t\000"
 1483      6E743332 
 1483      5F7400
 1484              	.LASF51:
 1485 0044 474E5520 		.ascii	"GNU C11 5.4.1 20160919 (release) [ARM/embedded-5-br"
 1485      43313120 
 1485      352E342E 
 1485      31203230 
 1485      31363039 
 1486 0077 616E6368 		.ascii	"anch revision 240496] -mcpu=cortex-m3 -mthumb -g -g"
 1486      20726576 
 1486      6973696F 
 1486      6E203234 
 1486      30343936 
 1487 00aa 64776172 		.ascii	"dwarf-2 -Os -fomit-frame-pointer\000"
 1487      662D3220 
 1487      2D4F7320 
 1487      2D666F6D 
 1487      69742D66 
 1488              	.LASF4:
 1489 00cb 5F5F7569 		.ascii	"__uint16_t\000"
 1489      6E743136 
 1489      5F7400
 1490              	.LASF42:
 1491 00d6 48534553 		.ascii	"HSEStatus\000"
 1491      74617475 
 1491      7300
 1492              	.LASF16:
 1493 00e0 43505549 		.ascii	"CPUID\000"
 1493      4400
 1494              	.LASF31:
 1495 00e6 43464752 		.ascii	"CFGR\000"
 1495      00
 1496              	.LASF12:
 1497 00eb 75696E74 		.ascii	"uint8_t\000"
 1497      385F7400 
 1498              	.LASF29:
 1499 00f3 5343425F 		.ascii	"SCB_Type\000"
 1499      54797065 
 1499      00
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 40


 1500              	.LASF36:
 1501 00fc 41504231 		.ascii	"APB1ENR\000"
 1501      454E5200 
 1502              	.LASF50:
 1503 0104 41484250 		.ascii	"AHBPrescTable\000"
 1503      72657363 
 1503      5461626C 
 1503      6500
 1504              	.LASF14:
 1505 0112 75696E74 		.ascii	"uint32_t\000"
 1505      33325F74 
 1505      00
 1506              	.LASF2:
 1507 011b 73686F72 		.ascii	"short int\000"
 1507      7420696E 
 1507      7400
 1508              	.LASF17:
 1509 0125 49435352 		.ascii	"ICSR\000"
 1509      00
 1510              	.LASF9:
 1511 012a 6C6F6E67 		.ascii	"long long int\000"
 1511      206C6F6E 
 1511      6720696E 
 1511      7400
 1512              	.LASF25:
 1513 0138 42464152 		.ascii	"BFAR\000"
 1513      00
 1514              	.LASF6:
 1515 013d 6C6F6E67 		.ascii	"long int\000"
 1515      20696E74 
 1515      00
 1516              	.LASF47:
 1517 0146 70726564 		.ascii	"prediv1factor\000"
 1517      69763166 
 1517      6163746F 
 1517      7200
 1518              	.LASF45:
 1519 0154 706C6C6D 		.ascii	"pllmull\000"
 1519      756C6C00 
 1520              	.LASF34:
 1521 015c 41484245 		.ascii	"AHBENR\000"
 1521      4E5200
 1522              	.LASF32:
 1523 0163 41504232 		.ascii	"APB2RSTR\000"
 1523      52535452 
 1523      00
 1524              	.LASF3:
 1525 016c 5F5F7569 		.ascii	"__uint8_t\000"
 1525      6E74385F 
 1525      7400
 1526              	.LASF52:
 1527 0176 4C696272 		.ascii	"Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/syst"
 1527      61726965 
 1527      732F434D 
 1527      5349532F 
 1527      434D332F 
 1528 01a9 656D5F73 		.ascii	"em_stm32f10x.c\000"
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 41


 1528      746D3332 
 1528      66313078 
 1528      2E6300
 1529              	.LASF21:
 1530 01b8 43465352 		.ascii	"CFSR\000"
 1530      00
 1531              	.LASF46:
 1532 01bd 706C6C73 		.ascii	"pllsource\000"
 1532      6F757263 
 1532      6500
 1533              	.LASF19:
 1534 01c7 41495243 		.ascii	"AIRCR\000"
 1534      5200
 1535              	.LASF1:
 1536 01cd 756E7369 		.ascii	"unsigned char\000"
 1536      676E6564 
 1536      20636861 
 1536      7200
 1537              	.LASF35:
 1538 01db 41504232 		.ascii	"APB2ENR\000"
 1538      454E5200 
 1539              	.LASF41:
 1540 01e3 53746172 		.ascii	"StartUpCounter\000"
 1540      74557043 
 1540      6F756E74 
 1540      657200
 1541              	.LASF0:
 1542 01f2 7369676E 		.ascii	"signed char\000"
 1542      65642063 
 1542      68617200 
 1543              	.LASF10:
 1544 01fe 6C6F6E67 		.ascii	"long long unsigned int\000"
 1544      206C6F6E 
 1544      6720756E 
 1544      7369676E 
 1544      65642069 
 1545              	.LASF20:
 1546 0215 53484353 		.ascii	"SHCSR\000"
 1546      5200
 1547              	.LASF11:
 1548 021b 756E7369 		.ascii	"unsigned int\000"
 1548      676E6564 
 1548      20696E74 
 1548      00
 1549              	.LASF13:
 1550 0228 75696E74 		.ascii	"uint16_t\000"
 1550      31365F74 
 1550      00
 1551              	.LASF24:
 1552 0231 4D4D4641 		.ascii	"MMFAR\000"
 1552      5200
 1553              	.LASF43:
 1554 0237 53797374 		.ascii	"SystemInit\000"
 1554      656D496E 
 1554      697400
 1555              	.LASF5:
 1556 0242 73686F72 		.ascii	"short unsigned int\000"
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 42


 1556      7420756E 
 1556      7369676E 
 1556      65642069 
 1556      6E7400
 1557              	.LASF18:
 1558 0255 56544F52 		.ascii	"VTOR\000"
 1558      00
 1559              	.LASF44:
 1560 025a 53797374 		.ascii	"SystemCoreClockUpdate\000"
 1560      656D436F 
 1560      7265436C 
 1560      6F636B55 
 1560      70646174 
 1561              	.LASF28:
 1562 0270 49534152 		.ascii	"ISAR\000"
 1562      00
 1563              	.LASF23:
 1564 0275 44465352 		.ascii	"DFSR\000"
 1564      00
 1565              	.LASF53:
 1566 027a 2F557365 		.ascii	"/Users/yanbo/Projects/stm32f10x_makefile_template\000"
 1566      72732F79 
 1566      616E626F 
 1566      2F50726F 
 1566      6A656374 
 1567              	.LASF49:
 1568 02ac 53797374 		.ascii	"SystemCoreClock\000"
 1568      656D436F 
 1568      7265436C 
 1568      6F636B00 
 1569              	.LASF22:
 1570 02bc 48465352 		.ascii	"HFSR\000"
 1570      00
 1571              	.LASF27:
 1572 02c1 4D4D4652 		.ascii	"MMFR\000"
 1572      00
 1573              	.LASF38:
 1574 02c6 52455345 		.ascii	"RESERVED0\000"
 1574      52564544 
 1574      3000
 1575              	.LASF54:
 1576 02d0 53657453 		.ascii	"SetSysClock\000"
 1576      7973436C 
 1576      6F636B00 
 1577              	.LASF8:
 1578 02dc 6C6F6E67 		.ascii	"long unsigned int\000"
 1578      20756E73 
 1578      69676E65 
 1578      6420696E 
 1578      7400
 1579              	.LASF30:
 1580 02ee 52455345 		.ascii	"RESET\000"
 1580      5400
 1581              	.LASF26:
 1582 02f4 41465352 		.ascii	"AFSR\000"
 1582      00
 1583              	.LASF48:
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 43


 1584 02f9 49544D5F 		.ascii	"ITM_RxBuffer\000"
 1584      52784275 
 1584      66666572 
 1584      00
 1585              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160919 (release) [ARM/embedded-5-bran
ARM GAS  /var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s 			page 44


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f10x.c
/var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s:77     .text:0000000000000000 $t
/var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s:82     .text:0000000000000000 SystemInit
/var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s:228    .text:00000000000000c8 $d
/var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s:237    .text:00000000000000d4 $t
/var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s:242    .text:00000000000000d4 SystemCoreClockUpdate
/var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s:320    .text:0000000000000124 $d
/var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s:338    .data:0000000000000004 AHBPrescTable
/var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s:334    .data:0000000000000000 SystemCoreClock
/var/folders/lp/0dm50ddn51vc39svyzv_6fp00000gn/T//ccKEVI5N.s:330    .data:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
