# calc-verilog
FSM Design and Verification of Calculator using Verilog 
#FSM design
32 bit i/p and o/o,2 bit ctrl signal, Data-valid stall protocol, (+, -, *, /)
#TB
Test bench Top Module : Compilable code for tb_top.v  includes:
  a) DUT instantiation
  b) Clock generation
  c) Reset generation
Test bench Environment: 
   The test bench should include all tasks & blocks required for stimulus generation 
  - Demonstrated by a single test case 
