// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Sun Jan 24 05:07:24 2021
// Host        : DESKTOP-G04UOTO running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ base_resize_accel_0_0_sim_netlist.v
// Design      : base_resize_accel_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "base_resize_accel_0_0,resize_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "resize_accel,Vivado 2020.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    img_inp_TVALID,
    img_inp_TREADY,
    img_inp_TDATA,
    img_inp_TKEEP,
    img_inp_TSTRB,
    img_inp_TLAST,
    img_out_TVALID,
    img_out_TREADY,
    img_out_TDATA,
    img_out_TKEEP,
    img_out_TSTRB,
    img_out_TLAST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:img_inp:img_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TVALID" *) input img_inp_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TREADY" *) output img_inp_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TDATA" *) input [31:0]img_inp_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TKEEP" *) input [3:0]img_inp_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TSTRB" *) input [3:0]img_inp_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_inp, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, LAYERED_METADATA undef, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]img_inp_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TVALID" *) output img_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TREADY" *) input img_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TDATA" *) output [31:0]img_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TKEEP" *) output [3:0]img_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TSTRB" *) output [3:0]img_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_out, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]img_out_TLAST;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]img_inp_TDATA;
  wire img_inp_TREADY;
  wire img_inp_TVALID;
  wire [31:0]img_out_TDATA;
  wire img_out_TREADY;
  wire img_out_TVALID;
  wire interrupt;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [3:0]NLW_inst_img_out_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TLAST_UNCONNECTED;
  wire [3:0]NLW_inst_img_out_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign img_out_TKEEP[3] = \<const0> ;
  assign img_out_TKEEP[2] = \<const0> ;
  assign img_out_TKEEP[1] = \<const0> ;
  assign img_out_TKEEP[0] = \<const0> ;
  assign img_out_TLAST[0] = \<const0> ;
  assign img_out_TSTRB[3] = \<const0> ;
  assign img_out_TSTRB[2] = \<const0> ;
  assign img_out_TSTRB[1] = \<const0> ;
  assign img_out_TSTRB[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TKEEP({1'b0,1'b0,1'b0,1'b0}),
        .img_inp_TLAST(1'b0),
        .img_inp_TREADY(img_inp_TREADY),
        .img_inp_TSTRB({1'b0,1'b0,1'b0,1'b0}),
        .img_inp_TVALID(img_inp_TVALID),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TKEEP(NLW_inst_img_out_TKEEP_UNCONNECTED[3:0]),
        .img_out_TLAST(NLW_inst_img_out_TLAST_UNCONNECTED[0]),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TSTRB(NLW_inst_img_out_TSTRB_UNCONNECTED[3:0]),
        .img_out_TVALID(img_out_TVALID),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    img_inp_TDATA,
    img_inp_TKEEP,
    img_inp_TSTRB,
    img_inp_TLAST,
    img_out_TDATA,
    img_out_TKEEP,
    img_out_TSTRB,
    img_out_TLAST,
    img_inp_TVALID,
    img_inp_TREADY,
    img_out_TVALID,
    img_out_TREADY);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [31:0]img_inp_TDATA;
  input [3:0]img_inp_TKEEP;
  input [3:0]img_inp_TSTRB;
  input [0:0]img_inp_TLAST;
  output [31:0]img_out_TDATA;
  output [3:0]img_out_TKEEP;
  output [3:0]img_out_TSTRB;
  output [0:0]img_out_TLAST;
  input img_inp_TVALID;
  output img_inp_TREADY;
  output img_out_TVALID;
  input img_out_TREADY;

  wire \<const0> ;
  wire Block_split1_proc_U0_ap_start;
  wire [7:0]\SRL_SIG_reg[0]_1 ;
  wire [7:0]\SRL_SIG_reg[1]_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_4;
  wire ap_CS_fsm_state1_7;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axiStrm2xfMat_32_0_128_128_1_U0_ap_ready;
  wire axiStrm2xfMat_32_0_128_128_1_U0_ap_start;
  wire axiStrm2xfMat_32_0_128_128_1_U0_dstMat_cols_read;
  wire [7:0]axiStrm2xfMat_32_0_128_128_1_U0_in_mat_418_din;
  wire axiStrm2xfMat_32_0_128_128_1_U0_n_4;
  wire [31:0]cols_in;
  wire [31:0]cols_out;
  wire control_s_axi_U_n_3;
  wire \grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ap_enable_reg_pp1_iter8 ;
  wire [7:0]\grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/line_buffer_V_0_0_d0 ;
  wire [7:0]\grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/read_pixel_fu_162 ;
  wire \grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/icmp_ln414_1_reg_864 ;
  wire [5:3]\grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/trunc_ln414_2_reg_872 ;
  wire [31:0]img_inp_TDATA;
  wire img_inp_TREADY;
  wire img_inp_TVALID;
  wire [31:0]img_out_TDATA;
  wire img_out_TREADY;
  wire img_out_TVALID;
  wire in_mat_cols_c10_U_n_39;
  wire in_mat_cols_c10_U_n_40;
  wire in_mat_cols_c10_U_n_41;
  wire [31:0]in_mat_cols_c10_dout;
  wire in_mat_cols_c10_full_n;
  wire [31:0]in_mat_cols_c_dout;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_U_n_3;
  wire [7:0]in_mat_data_dout;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire [31:0]in_mat_rows_c9_dout;
  wire in_mat_rows_c9_empty_n;
  wire in_mat_rows_c9_full_n;
  wire [31:0]in_mat_rows_c_dout;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire interrupt;
  wire mOutPtr110_out;
  wire mOutPtr110_out_3;
  wire mOutPtr110_out_8;
  wire out_mat_cols_c12_U_n_5;
  wire [31:0]out_mat_cols_c12_dout;
  wire out_mat_cols_c12_empty_n;
  wire out_mat_cols_c12_full_n;
  wire [31:0]out_mat_cols_c_dout;
  wire out_mat_cols_c_empty_n;
  wire out_mat_cols_c_full_n;
  wire out_mat_data_U_n_11;
  wire out_mat_data_U_n_12;
  wire out_mat_data_U_n_13;
  wire out_mat_data_U_n_15;
  wire out_mat_data_U_n_24;
  wire out_mat_data_U_n_25;
  wire out_mat_data_U_n_26;
  wire out_mat_data_U_n_27;
  wire out_mat_data_U_n_28;
  wire out_mat_data_U_n_3;
  wire out_mat_data_U_n_6;
  wire [7:0]out_mat_data_dout;
  wire out_mat_data_empty_n;
  wire out_mat_data_full_n;
  wire [31:0]out_mat_rows_c11_dout;
  wire out_mat_rows_c11_empty_n;
  wire out_mat_rows_c11_full_n;
  wire [31:0]out_mat_rows_c_dout;
  wire out_mat_rows_c_empty_n;
  wire out_mat_rows_c_full_n;
  wire resize_1_0_128_128_32_32_1_2_U0_ap_start;
  wire resize_1_0_128_128_32_32_1_2_U0_n_11;
  wire resize_1_0_128_128_32_32_1_2_U0_n_12;
  wire resize_1_0_128_128_32_32_1_2_U0_n_13;
  wire resize_1_0_128_128_32_32_1_2_U0_n_14;
  wire resize_1_0_128_128_32_32_1_2_U0_n_15;
  wire resize_1_0_128_128_32_32_1_2_U0_n_6;
  wire resize_1_0_128_128_32_32_1_2_U0_n_8;
  wire [7:0]resize_1_0_128_128_32_32_1_2_U0_out_mat_419_din;
  wire resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  wire [31:0]rows_in;
  wire [31:0]rows_out;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire shiftReg_ce_2;
  wire shiftReg_ce_6;
  wire start_for_axiStrm2xfMat_32_0_128_128_1_U0_U_n_11;
  wire start_for_axiStrm2xfMat_32_0_128_128_1_U0_U_n_5;
  wire start_for_axiStrm2xfMat_32_0_128_128_1_U0_U_n_7;
  wire start_for_axiStrm2xfMat_32_0_128_128_1_U0_U_n_8;
  wire start_for_axiStrm2xfMat_32_0_128_128_1_U0_U_n_9;
  wire start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n;
  wire start_for_resize_1_0_128_128_32_32_1_2_U0_full_n;
  wire start_for_xfMat2axiStrm_32_0_32_32_1_U0_U_n_5;
  wire start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_5;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  wire xfMat2axiStrm_32_0_32_32_1_U0_n_10;
  wire xfMat2axiStrm_32_0_32_32_1_U0_n_11;
  wire xfMat2axiStrm_32_0_32_32_1_U0_n_8;
  wire xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;

  assign img_out_TKEEP[3] = \<const0> ;
  assign img_out_TKEEP[2] = \<const0> ;
  assign img_out_TKEEP[1] = \<const0> ;
  assign img_out_TKEEP[0] = \<const0> ;
  assign img_out_TLAST[0] = \<const0> ;
  assign img_out_TSTRB[3] = \<const0> ;
  assign img_out_TSTRB[2] = \<const0> ;
  assign img_out_TSTRB[1] = \<const0> ;
  assign img_out_TSTRB[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Block_split1_proc Block_split1_proc_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .out_mat_cols_c_full_n(out_mat_cols_c_full_n),
        .out_mat_rows_c_full_n(out_mat_rows_c_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(start_for_axiStrm2xfMat_32_0_128_128_1_U0_U_n_11));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_axiStrm2xfMat_32_0_128_128_1_s axiStrm2xfMat_32_0_128_128_1_U0
       (.D(in_mat_rows_c_dout),
        .E(shiftReg_ce),
        .Q(ap_CS_fsm_state1),
        .\ap_CS_fsm_reg[0]_0 (axiStrm2xfMat_32_0_128_128_1_U0_dstMat_cols_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axiStrm2xfMat_32_0_128_128_1_U0_ap_ready(axiStrm2xfMat_32_0_128_128_1_U0_ap_ready),
        .\dstMat_cols_read_reg_97_reg[31]_0 (in_mat_cols_c_dout),
        .\icmp_ln251_reg_909_pp0_iter3_reg_reg[0] (axiStrm2xfMat_32_0_128_128_1_U0_n_4),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TREADY(img_inp_TREADY),
        .img_inp_TVALID(img_inp_TVALID),
        .in_mat_418_din(axiStrm2xfMat_32_0_128_128_1_U0_in_mat_418_din),
        .in_mat_data_full_n(in_mat_data_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_control_s_axi control_s_axi_U
       (.Block_split1_proc_U0_ap_start(Block_split1_proc_U0_ap_start),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_in(cols_in),
        .cols_out(cols_out),
        .int_ap_start_reg_0(control_s_axi_U_n_3),
        .interrupt(interrupt),
        .rows_in(rows_in),
        .rows_out(rows_out),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .shiftReg_ce(shiftReg_ce_6),
        .start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n(start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n),
        .start_for_resize_1_0_128_128_32_32_1_2_U0_full_n(start_for_resize_1_0_128_128_32_32_1_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_done(xfMat2axiStrm_32_0_32_32_1_U0_ap_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0 in_mat_cols_c10_U
       (.D(in_mat_cols_c10_dout),
        .E(axiStrm2xfMat_32_0_128_128_1_U0_dstMat_cols_read),
        .Q(ap_CS_fsm_state1_4),
        .\SRL_SIG_reg[0][31] (ap_CS_fsm_state1),
        .\SRL_SIG_reg[0][31]_0 (in_mat_cols_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axiStrm2xfMat_32_0_128_128_1_U0_ap_start(axiStrm2xfMat_32_0_128_128_1_U0_ap_start),
        .in_mat_cols_c10_full_n(in_mat_cols_c10_full_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_rows_c9_empty_n(in_mat_rows_c9_empty_n),
        .in_mat_rows_c9_full_n(in_mat_rows_c9_full_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .internal_empty_n_reg_0(in_mat_cols_c10_U_n_41),
        .internal_empty_n_reg_1(start_for_axiStrm2xfMat_32_0_128_128_1_U0_U_n_9),
        .internal_full_n_reg_0(in_mat_cols_c10_U_n_39),
        .internal_full_n_reg_1(in_mat_cols_c10_U_n_40),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0]_0 (out_mat_cols_c12_U_n_5),
        .\mOutPtr_reg[0]_1 (start_for_xfMat2axiStrm_32_0_32_32_1_U0_U_n_5),
        .out_mat_cols_c12_full_n(out_mat_cols_c12_full_n),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_rows_c11_full_n(out_mat_rows_c11_full_n),
        .resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_0 in_mat_cols_c_U
       (.D(cols_in),
        .E(axiStrm2xfMat_32_0_128_128_1_U0_dstMat_cols_read),
        .\SRL_SIG_reg[1][31] (in_mat_cols_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .internal_empty_n_reg_0(start_for_axiStrm2xfMat_32_0_128_128_1_U0_U_n_7),
        .shiftReg_ce(shiftReg_ce_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w8_d2_S in_mat_data_U
       (.D(in_mat_data_dout),
        .E(shiftReg_ce),
        .Q(\grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/read_pixel_fu_162 ),
        .\SRL_SIG_reg[0][7] (axiStrm2xfMat_32_0_128_128_1_U0_in_mat_418_din),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter8(\grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ap_enable_reg_pp1_iter8 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0(\grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/line_buffer_V_0_0_d0 ),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .mOutPtr110_out(mOutPtr110_out_3),
        .\mOutPtr_reg[0]_0 (in_mat_data_U_n_3),
        .\mOutPtr_reg[0]_1 (resize_1_0_128_128_32_32_1_2_U0_n_8),
        .\mOutPtr_reg[1]_0 (resize_1_0_128_128_32_32_1_2_U0_n_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_1 in_mat_rows_c9_U
       (.D(in_mat_rows_c9_dout),
        .E(axiStrm2xfMat_32_0_128_128_1_U0_dstMat_cols_read),
        .Q(ap_CS_fsm_state1),
        .\SRL_SIG_reg[0][31] (in_mat_rows_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axiStrm2xfMat_32_0_128_128_1_U0_ap_start(axiStrm2xfMat_32_0_128_128_1_U0_ap_start),
        .in_mat_cols_c10_full_n(in_mat_cols_c10_full_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_rows_c9_empty_n(in_mat_rows_c9_empty_n),
        .in_mat_rows_c9_full_n(in_mat_rows_c9_full_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .internal_empty_n_reg_0(start_for_axiStrm2xfMat_32_0_128_128_1_U0_U_n_8),
        .mOutPtr110_out(mOutPtr110_out),
        .resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_2 in_mat_rows_c_U
       (.D(rows_in),
        .E(axiStrm2xfMat_32_0_128_128_1_U0_dstMat_cols_read),
        .\SRL_SIG_reg[1][31] (in_mat_rows_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .internal_empty_n_reg_0(start_for_axiStrm2xfMat_32_0_128_128_1_U0_U_n_5),
        .shiftReg_ce(shiftReg_ce_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_3 out_mat_cols_c12_U
       (.D(out_mat_cols_c12_dout),
        .Q(ap_CS_fsm_state1_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(in_mat_cols_c10_U_n_40),
        .internal_full_n_reg_0(out_mat_cols_c12_U_n_5),
        .out(out_mat_cols_c_dout),
        .out_mat_cols_c12_empty_n(out_mat_cols_c12_empty_n),
        .out_mat_cols_c12_full_n(out_mat_cols_c12_full_n),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_rows_c11_empty_n(out_mat_rows_c11_empty_n),
        .out_mat_rows_c11_full_n(out_mat_rows_c11_full_n),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S_x out_mat_cols_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(cols_out),
        .internal_full_n_reg_0(in_mat_cols_c10_U_n_41),
        .out(out_mat_cols_c_dout),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_cols_c_full_n(out_mat_cols_c_full_n),
        .resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .shiftReg_ce(shiftReg_ce_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w8_d2_S_4 out_mat_data_U
       (.D(out_mat_data_dout),
        .E(shiftReg_ce_2),
        .Q({\SRL_SIG_reg[0]_1 [7],\SRL_SIG_reg[0]_1 [0]}),
        .\SRL_SIG_reg[0][7] (resize_1_0_128_128_32_32_1_2_U0_out_mat_419_din),
        .\SRL_SIG_reg[1][0] (out_mat_data_U_n_13),
        .\SRL_SIG_reg[1][7] ({\SRL_SIG_reg[1]_0 [7],\SRL_SIG_reg[1]_0 [0]}),
        .\SRL_SIG_reg[1][7]_0 (out_mat_data_U_n_15),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln414_1_reg_864(\grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/icmp_ln414_1_reg_864 ),
        .mOutPtr110_out(mOutPtr110_out_8),
        .\mOutPtr_reg[0]_0 (out_mat_data_U_n_3),
        .\mOutPtr_reg[0]_1 (xfMat2axiStrm_32_0_32_32_1_U0_n_8),
        .\mOutPtr_reg[1]_0 (out_mat_data_U_n_6),
        .\mOutPtr_reg[1]_1 (out_mat_data_U_n_11),
        .\mOutPtr_reg[1]_2 (out_mat_data_U_n_12),
        .\mOutPtr_reg[1]_3 (out_mat_data_U_n_24),
        .\mOutPtr_reg[1]_4 (out_mat_data_U_n_25),
        .\mOutPtr_reg[1]_5 (out_mat_data_U_n_26),
        .\mOutPtr_reg[1]_6 (out_mat_data_U_n_27),
        .\mOutPtr_reg[1]_7 (out_mat_data_U_n_28),
        .\mOutPtr_reg[1]_8 (xfMat2axiStrm_32_0_32_32_1_U0_n_11),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .out_mat_data_full_n(out_mat_data_full_n),
        .shiftReg_addr(shiftReg_addr),
        .trunc_ln414_2_reg_872({\grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/trunc_ln414_2_reg_872 [5],\grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/trunc_ln414_2_reg_872 [3]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_5 out_mat_rows_c11_U
       (.D(out_mat_rows_c11_dout),
        .Q(ap_CS_fsm_state1_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(in_mat_cols_c10_U_n_39),
        .out(out_mat_rows_c_dout),
        .out_mat_cols_c12_empty_n(out_mat_cols_c12_empty_n),
        .out_mat_rows_c11_empty_n(out_mat_rows_c11_empty_n),
        .out_mat_rows_c11_full_n(out_mat_rows_c11_full_n),
        .resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S_x_6 out_mat_rows_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(rows_out),
        .out(out_mat_rows_c_dout),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .out_mat_rows_c_full_n(out_mat_rows_c_full_n),
        .resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .shiftReg_ce(shiftReg_ce_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resize_1_0_128_128_32_32_1_2_s resize_1_0_128_128_32_32_1_2_U0
       (.D(in_mat_data_dout),
        .E(shiftReg_ce_2),
        .Q(ap_CS_fsm_state1_4),
        .\ap_CS_fsm_reg[7] (resize_1_0_128_128_32_32_1_2_U0_n_6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter17_reg(resize_1_0_128_128_32_32_1_2_U0_n_11),
        .ap_enable_reg_pp1_iter8(\grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ap_enable_reg_pp1_iter8 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axiStrm2xfMat_32_0_128_128_1_U0_ap_start(axiStrm2xfMat_32_0_128_128_1_U0_ap_start),
        .d0(\grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/line_buffer_V_0_0_d0 ),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .int_ap_idle_reg(ap_CS_fsm_state1),
        .internal_empty_n_reg(resize_1_0_128_128_32_32_1_2_U0_n_8),
        .internal_empty_n_reg_0(resize_1_0_128_128_32_32_1_2_U0_n_14),
        .internal_empty_n_reg_1(resize_1_0_128_128_32_32_1_2_U0_n_15),
        .internal_full_n_reg(resize_1_0_128_128_32_32_1_2_U0_n_12),
        .mOutPtr110_out(mOutPtr110_out_3),
        .\mOutPtr_reg[0] (axiStrm2xfMat_32_0_128_128_1_U0_n_4),
        .\mOutPtr_reg[0]_0 (in_mat_data_U_n_3),
        .out_mat_data_full_n(out_mat_data_full_n),
        .\p_dst_cols_read_reg_101_reg[31]_0 (out_mat_cols_c_dout),
        .\p_dst_rows_read_reg_96_reg[31]_0 (out_mat_rows_c_dout),
        .\p_src_cols_read_reg_111_reg[31]_0 (in_mat_cols_c10_dout),
        .\p_src_rows_read_reg_106_reg[31]_0 (in_mat_rows_c9_dout),
        .\read_pixel_fu_162_reg[7] (\grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/read_pixel_fu_162 ),
        .resize_1_0_128_128_32_32_1_2_U0_ap_start(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .start_once_reg(start_once_reg_5),
        .start_once_reg_reg_0(resize_1_0_128_128_32_32_1_2_U0_n_13),
        .\trunc_ln831_2_reg_2142_reg[5] (resize_1_0_128_128_32_32_1_2_U0_out_mat_419_din));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_axiStrm2xfMat_32_0_128_128_1_U0 start_for_axiStrm2xfMat_32_0_128_128_1_U0_U
       (.Block_split1_proc_U0_ap_start(Block_split1_proc_U0_ap_start),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axiStrm2xfMat_32_0_128_128_1_U0_ap_ready(axiStrm2xfMat_32_0_128_128_1_U0_ap_ready),
        .axiStrm2xfMat_32_0_128_128_1_U0_ap_start(axiStrm2xfMat_32_0_128_128_1_U0_ap_start),
        .in_mat_cols_c10_full_n(in_mat_cols_c10_full_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_rows_c9_full_n(in_mat_rows_c9_full_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .int_ap_idle_reg(resize_1_0_128_128_32_32_1_2_U0_n_12),
        .int_ap_idle_reg_0(ap_CS_fsm_state1_7),
        .internal_empty_n_reg_0(start_for_axiStrm2xfMat_32_0_128_128_1_U0_U_n_8),
        .internal_empty_n_reg_1(start_for_axiStrm2xfMat_32_0_128_128_1_U0_U_n_9),
        .internal_full_n_reg_0(start_for_axiStrm2xfMat_32_0_128_128_1_U0_U_n_5),
        .internal_full_n_reg_1(start_for_axiStrm2xfMat_32_0_128_128_1_U0_U_n_7),
        .internal_full_n_reg_2(start_for_axiStrm2xfMat_32_0_128_128_1_U0_U_n_11),
        .\mOutPtr_reg[1]_0 (control_s_axi_U_n_3),
        .out_mat_cols_c_full_n(out_mat_cols_c_full_n),
        .out_mat_rows_c_full_n(out_mat_rows_c_full_n),
        .shiftReg_ce(shiftReg_ce_6),
        .start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n(start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n),
        .start_for_resize_1_0_128_128_32_32_1_2_U0_full_n(start_for_resize_1_0_128_128_32_32_1_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_resize_1_0_128_128_32_32_1_2_U0 start_for_resize_1_0_128_128_32_32_1_2_U0_U
       (.Block_split1_proc_U0_ap_start(Block_split1_proc_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[0]_0 (resize_1_0_128_128_32_32_1_2_U0_n_15),
        .\mOutPtr_reg[1]_0 (control_s_axi_U_n_3),
        .\mOutPtr_reg[1]_1 (resize_1_0_128_128_32_32_1_2_U0_n_6),
        .resize_1_0_128_128_32_32_1_2_U0_ap_start(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n(start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n),
        .start_for_resize_1_0_128_128_32_32_1_2_U0_full_n(start_for_resize_1_0_128_128_32_32_1_2_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_xfMat2axiStrm_32_0_32_32_1_U0 start_for_xfMat2axiStrm_32_0_32_32_1_U0_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(resize_1_0_128_128_32_32_1_2_U0_n_13),
        .internal_full_n_reg_0(start_for_xfMat2axiStrm_32_0_32_32_1_U0_U_n_5),
        .\mOutPtr_reg[1]_0 (xfMat2axiStrm_32_0_32_32_1_U0_n_10),
        .resize_1_0_128_128_32_32_1_2_U0_ap_start(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .start_once_reg(start_once_reg_5),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_done(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_xfMat2axiStrm_32_0_32_32_1_s xfMat2axiStrm_32_0_32_32_1_U0
       (.\B_V_data_1_state_reg[0] (img_out_TVALID),
        .D(out_mat_data_dout),
        .Q({\SRL_SIG_reg[0]_1 [7],\SRL_SIG_reg[0]_1 [0]}),
        .\ap_CS_fsm_reg[0]_0 (ap_CS_fsm_state1_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln414_1_reg_864(\grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/icmp_ln414_1_reg_864 ),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TREADY(img_out_TREADY),
        .internal_empty_n_reg(xfMat2axiStrm_32_0_32_32_1_U0_n_10),
        .internal_empty_n_reg_0(xfMat2axiStrm_32_0_32_32_1_U0_n_11),
        .\lshr_ln674_1_reg_955_reg[0] (out_mat_data_U_n_24),
        .\lshr_ln674_1_reg_955_reg[1] (out_mat_data_U_n_25),
        .\lshr_ln674_1_reg_955_reg[2] (out_mat_data_U_n_12),
        .\lshr_ln674_1_reg_955_reg[3] (out_mat_data_U_n_26),
        .\lshr_ln674_1_reg_955_reg[4] (out_mat_data_U_n_11),
        .\lshr_ln674_1_reg_955_reg[5] (out_mat_data_U_n_27),
        .\lshr_ln674_1_reg_955_reg[6] (out_mat_data_U_n_6),
        .\lshr_ln674_1_reg_955_reg[7] (out_mat_data_U_n_28),
        .mOutPtr110_out(mOutPtr110_out_8),
        .\mOutPtr_reg[0] (xfMat2axiStrm_32_0_32_32_1_U0_n_8),
        .\mOutPtr_reg[0]_0 (out_mat_data_U_n_3),
        .\mOutPtr_reg[0]_1 (resize_1_0_128_128_32_32_1_2_U0_n_11),
        .out_mat_cols_c12_empty_n(out_mat_cols_c12_empty_n),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .out_mat_rows_c11_empty_n(out_mat_rows_c11_empty_n),
        .shiftReg_addr(shiftReg_addr),
        .\shl_ln414_2_reg_938_reg[15] (out_mat_data_U_n_15),
        .\shl_ln414_2_reg_938_reg[23] (out_mat_data_U_n_13),
        .\shl_ln414_2_reg_938_reg[31] ({\SRL_SIG_reg[1]_0 [7],\SRL_SIG_reg[1]_0 [0]}),
        .\srcMat_cols_read_reg_77_reg[31]_0 (out_mat_cols_c12_dout),
        .\srcMat_rows_read_reg_72_reg[31]_0 (out_mat_rows_c11_dout),
        .\trunc_ln414_2_reg_872_reg[5] ({\grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/trunc_ln414_2_reg_872 [5],\grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/trunc_ln414_2_reg_872 [3]}),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_done(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_Block_split1_proc
   (start_once_reg,
    ap_rst_n_inv,
    ap_clk,
    start_once_reg_reg_0,
    out_mat_cols_c_full_n,
    in_mat_rows_c_full_n,
    out_mat_rows_c_full_n,
    in_mat_cols_c_full_n);
  output start_once_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input start_once_reg_reg_0;
  input out_mat_cols_c_full_n;
  input in_mat_rows_c_full_n;
  input out_mat_rows_c_full_n;
  input in_mat_cols_c_full_n;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire in_mat_cols_c_full_n;
  wire in_mat_rows_c_full_n;
  wire out_mat_cols_c_full_n;
  wire out_mat_rows_c_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__2_n_3;
  wire start_once_reg_reg_0;

  LUT6 #(
    .INIT(64'h8BBBBBBBBBBBBBBB)) 
    start_once_reg_i_1__2
       (.I0(start_once_reg),
        .I1(start_once_reg_reg_0),
        .I2(out_mat_cols_c_full_n),
        .I3(in_mat_rows_c_full_n),
        .I4(out_mat_rows_c_full_n),
        .I5(in_mat_cols_c_full_n),
        .O(start_once_reg_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__2_n_3),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_axiStrm2hlsStrm_32_128_128_1_1_8_4096_s
   (shiftReg_ce,
    sel,
    Q,
    \ap_CS_fsm_reg[2]_0 ,
    \din_assign_reg_233_reg[31]_0 ,
    ap_clk,
    B,
    p_reg,
    A,
    p_reg__0,
    ap_rst_n,
    strm_full_n,
    img_inp_TVALID_int_regslice,
    rows_cast_loc_channel_empty_n,
    cols_cast_loc_channel_empty_n,
    \ap_CS_fsm_reg[1]_0 ,
    B_V_data_1_sel_rd_reg,
    B_V_data_1_sel,
    ap_rst_n_inv,
    \din_assign_reg_233_reg[31]_1 );
  output shiftReg_ce;
  output sel;
  output [1:0]Q;
  output \ap_CS_fsm_reg[2]_0 ;
  output [31:0]\din_assign_reg_233_reg[31]_0 ;
  input ap_clk;
  input [11:0]B;
  input [16:0]p_reg;
  input [16:0]A;
  input [11:0]p_reg__0;
  input ap_rst_n;
  input strm_full_n;
  input img_inp_TVALID_int_regslice;
  input rows_cast_loc_channel_empty_n;
  input cols_cast_loc_channel_empty_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input [0:0]B_V_data_1_sel_rd_reg;
  input B_V_data_1_sel;
  input ap_rst_n_inv;
  input [31:0]\din_assign_reg_233_reg[31]_1 ;

  wire [16:0]A;
  wire [11:0]B;
  wire B_V_data_1_sel;
  wire [0:0]B_V_data_1_sel_rd_reg;
  wire [1:0]Q;
  wire _carry__0_i_1_n_3;
  wire _carry__0_i_2_n_3;
  wire _carry__0_i_3_n_3;
  wire _carry__0_i_4_n_3;
  wire _carry__0_i_5_n_3;
  wire _carry__0_i_5_n_4;
  wire _carry__0_i_5_n_5;
  wire _carry__0_i_5_n_6;
  wire _carry__0_i_6_n_3;
  wire _carry__0_i_7_n_3;
  wire _carry__0_i_8_n_3;
  wire _carry__0_i_9_n_3;
  wire _carry__0_n_3;
  wire _carry__0_n_4;
  wire _carry__0_n_5;
  wire _carry__0_n_6;
  wire _carry__1_i_1_n_3;
  wire _carry__1_i_2_n_3;
  wire _carry__1_i_3_n_3;
  wire _carry__1_i_4_n_3;
  wire _carry__1_i_5_n_3;
  wire _carry__1_i_5_n_4;
  wire _carry__1_i_5_n_5;
  wire _carry__1_i_5_n_6;
  wire _carry__1_i_6_n_3;
  wire _carry__1_i_7_n_3;
  wire _carry__1_i_8_n_3;
  wire _carry__1_i_9_n_3;
  wire _carry__1_n_3;
  wire _carry__1_n_4;
  wire _carry__1_n_5;
  wire _carry__1_n_6;
  wire _carry__2_i_1_n_3;
  wire _carry__2_i_2_n_3;
  wire _carry__2_i_3_n_3;
  wire _carry__2_i_4_n_3;
  wire _carry__2_i_5_n_3;
  wire _carry__2_i_5_n_4;
  wire _carry__2_i_5_n_5;
  wire _carry__2_i_5_n_6;
  wire _carry__2_i_6_n_3;
  wire _carry__2_i_7_n_3;
  wire _carry__2_i_8_n_3;
  wire _carry__2_i_9_n_3;
  wire _carry__2_n_3;
  wire _carry__2_n_4;
  wire _carry__2_n_5;
  wire _carry__2_n_6;
  wire _carry__3_i_1_n_3;
  wire _carry__3_i_2_n_3;
  wire _carry__3_i_3_n_3;
  wire _carry__3_i_4_n_3;
  wire _carry__3_i_5_n_3;
  wire _carry__3_i_5_n_4;
  wire _carry__3_i_5_n_5;
  wire _carry__3_i_5_n_6;
  wire _carry__3_i_6_n_3;
  wire _carry__3_i_7_n_3;
  wire _carry__3_i_8_n_3;
  wire _carry__3_i_9_n_3;
  wire _carry__3_n_3;
  wire _carry__3_n_4;
  wire _carry__3_n_5;
  wire _carry__3_n_6;
  wire _carry__4_i_1_n_3;
  wire _carry__4_i_2_n_3;
  wire _carry__4_i_3_n_3;
  wire _carry__4_i_4_n_3;
  wire _carry__4_i_5_n_3;
  wire _carry__4_i_5_n_4;
  wire _carry__4_i_5_n_5;
  wire _carry__4_i_5_n_6;
  wire _carry__4_i_6_n_3;
  wire _carry__4_i_7_n_3;
  wire _carry__4_i_8_n_3;
  wire _carry__4_i_9_n_3;
  wire _carry__4_n_3;
  wire _carry__4_n_4;
  wire _carry__4_n_5;
  wire _carry__4_n_6;
  wire _carry__5_i_1_n_3;
  wire _carry__5_i_2_n_3;
  wire _carry__5_i_3_n_6;
  wire _carry__5_i_4_n_3;
  wire _carry__5_n_4;
  wire _carry__5_n_6;
  wire _carry_i_10_n_3;
  wire _carry_i_1_n_3;
  wire _carry_i_2_n_3;
  wire _carry_i_3_n_3;
  wire _carry_i_4_n_3;
  wire _carry_i_5_n_3;
  wire _carry_i_6_n_3;
  wire _carry_i_6_n_4;
  wire _carry_i_6_n_5;
  wire _carry_i_6_n_6;
  wire _carry_i_7_n_3;
  wire _carry_i_8_n_3;
  wire _carry_i_9_n_3;
  wire _carry_n_3;
  wire _carry_n_4;
  wire _carry_n_5;
  wire _carry_n_6;
  wire [31:5]add_ln328_fu_123_p2;
  wire \ap_CS_fsm[4]_i_2_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_cast_loc_channel_empty_n;
  wire din_assign_reg_2330;
  wire [31:0]\din_assign_reg_233_reg[31]_0 ;
  wire [31:0]\din_assign_reg_233_reg[31]_1 ;
  wire [28:16]grp_fu_110_p2;
  wire i_reg_99;
  wire \i_reg_99[0]_i_4_n_3 ;
  wire [26:0]i_reg_99_reg;
  wire \i_reg_99_reg[0]_i_3_n_10 ;
  wire \i_reg_99_reg[0]_i_3_n_3 ;
  wire \i_reg_99_reg[0]_i_3_n_4 ;
  wire \i_reg_99_reg[0]_i_3_n_5 ;
  wire \i_reg_99_reg[0]_i_3_n_6 ;
  wire \i_reg_99_reg[0]_i_3_n_7 ;
  wire \i_reg_99_reg[0]_i_3_n_8 ;
  wire \i_reg_99_reg[0]_i_3_n_9 ;
  wire \i_reg_99_reg[12]_i_1_n_10 ;
  wire \i_reg_99_reg[12]_i_1_n_3 ;
  wire \i_reg_99_reg[12]_i_1_n_4 ;
  wire \i_reg_99_reg[12]_i_1_n_5 ;
  wire \i_reg_99_reg[12]_i_1_n_6 ;
  wire \i_reg_99_reg[12]_i_1_n_7 ;
  wire \i_reg_99_reg[12]_i_1_n_8 ;
  wire \i_reg_99_reg[12]_i_1_n_9 ;
  wire \i_reg_99_reg[16]_i_1_n_10 ;
  wire \i_reg_99_reg[16]_i_1_n_3 ;
  wire \i_reg_99_reg[16]_i_1_n_4 ;
  wire \i_reg_99_reg[16]_i_1_n_5 ;
  wire \i_reg_99_reg[16]_i_1_n_6 ;
  wire \i_reg_99_reg[16]_i_1_n_7 ;
  wire \i_reg_99_reg[16]_i_1_n_8 ;
  wire \i_reg_99_reg[16]_i_1_n_9 ;
  wire \i_reg_99_reg[20]_i_1_n_10 ;
  wire \i_reg_99_reg[20]_i_1_n_3 ;
  wire \i_reg_99_reg[20]_i_1_n_4 ;
  wire \i_reg_99_reg[20]_i_1_n_5 ;
  wire \i_reg_99_reg[20]_i_1_n_6 ;
  wire \i_reg_99_reg[20]_i_1_n_7 ;
  wire \i_reg_99_reg[20]_i_1_n_8 ;
  wire \i_reg_99_reg[20]_i_1_n_9 ;
  wire \i_reg_99_reg[24]_i_1_n_10 ;
  wire \i_reg_99_reg[24]_i_1_n_5 ;
  wire \i_reg_99_reg[24]_i_1_n_6 ;
  wire \i_reg_99_reg[24]_i_1_n_8 ;
  wire \i_reg_99_reg[24]_i_1_n_9 ;
  wire \i_reg_99_reg[4]_i_1_n_10 ;
  wire \i_reg_99_reg[4]_i_1_n_3 ;
  wire \i_reg_99_reg[4]_i_1_n_4 ;
  wire \i_reg_99_reg[4]_i_1_n_5 ;
  wire \i_reg_99_reg[4]_i_1_n_6 ;
  wire \i_reg_99_reg[4]_i_1_n_7 ;
  wire \i_reg_99_reg[4]_i_1_n_8 ;
  wire \i_reg_99_reg[4]_i_1_n_9 ;
  wire \i_reg_99_reg[8]_i_1_n_10 ;
  wire \i_reg_99_reg[8]_i_1_n_3 ;
  wire \i_reg_99_reg[8]_i_1_n_4 ;
  wire \i_reg_99_reg[8]_i_1_n_5 ;
  wire \i_reg_99_reg[8]_i_1_n_6 ;
  wire \i_reg_99_reg[8]_i_1_n_7 ;
  wire \i_reg_99_reg[8]_i_1_n_8 ;
  wire \i_reg_99_reg[8]_i_1_n_9 ;
  wire icmp_ln330_fu_195_p2;
  wire icmp_ln330_fu_195_p2_carry__0_i_1_n_3;
  wire icmp_ln330_fu_195_p2_carry__0_i_2_n_3;
  wire icmp_ln330_fu_195_p2_carry__0_i_3_n_3;
  wire icmp_ln330_fu_195_p2_carry__0_i_4_n_3;
  wire icmp_ln330_fu_195_p2_carry__0_i_5_n_3;
  wire icmp_ln330_fu_195_p2_carry__0_i_6_n_3;
  wire icmp_ln330_fu_195_p2_carry__0_i_7_n_3;
  wire icmp_ln330_fu_195_p2_carry__0_i_8_n_3;
  wire icmp_ln330_fu_195_p2_carry__0_n_3;
  wire icmp_ln330_fu_195_p2_carry__0_n_4;
  wire icmp_ln330_fu_195_p2_carry__0_n_5;
  wire icmp_ln330_fu_195_p2_carry__0_n_6;
  wire icmp_ln330_fu_195_p2_carry__1_i_1_n_3;
  wire icmp_ln330_fu_195_p2_carry__1_i_2_n_3;
  wire icmp_ln330_fu_195_p2_carry__1_i_3_n_3;
  wire icmp_ln330_fu_195_p2_carry__1_i_4_n_3;
  wire icmp_ln330_fu_195_p2_carry__1_i_5_n_3;
  wire icmp_ln330_fu_195_p2_carry__1_i_6_n_3;
  wire icmp_ln330_fu_195_p2_carry__1_i_7_n_3;
  wire icmp_ln330_fu_195_p2_carry__1_i_8_n_3;
  wire icmp_ln330_fu_195_p2_carry__1_n_3;
  wire icmp_ln330_fu_195_p2_carry__1_n_4;
  wire icmp_ln330_fu_195_p2_carry__1_n_5;
  wire icmp_ln330_fu_195_p2_carry__1_n_6;
  wire icmp_ln330_fu_195_p2_carry__2_i_1_n_3;
  wire icmp_ln330_fu_195_p2_carry__2_i_2_n_3;
  wire icmp_ln330_fu_195_p2_carry__2_i_3_n_3;
  wire icmp_ln330_fu_195_p2_carry__2_i_4_n_3;
  wire icmp_ln330_fu_195_p2_carry__2_n_6;
  wire icmp_ln330_fu_195_p2_carry_i_1_n_3;
  wire icmp_ln330_fu_195_p2_carry_i_2_n_3;
  wire icmp_ln330_fu_195_p2_carry_i_3_n_3;
  wire icmp_ln330_fu_195_p2_carry_i_4_n_3;
  wire icmp_ln330_fu_195_p2_carry_i_5_n_3;
  wire icmp_ln330_fu_195_p2_carry_i_6_n_3;
  wire icmp_ln330_fu_195_p2_carry_i_7_n_3;
  wire icmp_ln330_fu_195_p2_carry_i_8_n_3;
  wire icmp_ln330_fu_195_p2_carry_n_3;
  wire icmp_ln330_fu_195_p2_carry_n_4;
  wire icmp_ln330_fu_195_p2_carry_n_5;
  wire icmp_ln330_fu_195_p2_carry_n_6;
  wire icmp_ln330_reg_229;
  wire \icmp_ln330_reg_229[0]_i_1_n_3 ;
  wire img_inp_TVALID_int_regslice;
  wire [26:0]loop_count_fu_177_p3;
  wire \loop_count_reg_219[0]_i_4_n_3 ;
  wire \loop_count_reg_219[0]_i_5_n_3 ;
  wire \loop_count_reg_219[0]_i_6_n_3 ;
  wire \loop_count_reg_219[0]_i_7_n_3 ;
  wire \loop_count_reg_219[0]_i_8_n_3 ;
  wire \loop_count_reg_219[27]_i_1_n_3 ;
  wire \loop_count_reg_219_reg[0]_i_2_n_3 ;
  wire \loop_count_reg_219_reg[0]_i_2_n_4 ;
  wire \loop_count_reg_219_reg[0]_i_2_n_5 ;
  wire \loop_count_reg_219_reg[0]_i_2_n_6 ;
  wire \loop_count_reg_219_reg[0]_i_3_n_3 ;
  wire \loop_count_reg_219_reg[0]_i_3_n_4 ;
  wire \loop_count_reg_219_reg[0]_i_3_n_5 ;
  wire \loop_count_reg_219_reg[0]_i_3_n_6 ;
  wire \loop_count_reg_219_reg[12]_i_2_n_3 ;
  wire \loop_count_reg_219_reg[12]_i_2_n_4 ;
  wire \loop_count_reg_219_reg[12]_i_2_n_5 ;
  wire \loop_count_reg_219_reg[12]_i_2_n_6 ;
  wire \loop_count_reg_219_reg[16]_i_2_n_3 ;
  wire \loop_count_reg_219_reg[16]_i_2_n_4 ;
  wire \loop_count_reg_219_reg[16]_i_2_n_5 ;
  wire \loop_count_reg_219_reg[16]_i_2_n_6 ;
  wire \loop_count_reg_219_reg[20]_i_2_n_3 ;
  wire \loop_count_reg_219_reg[20]_i_2_n_4 ;
  wire \loop_count_reg_219_reg[20]_i_2_n_5 ;
  wire \loop_count_reg_219_reg[20]_i_2_n_6 ;
  wire \loop_count_reg_219_reg[24]_i_2_n_3 ;
  wire \loop_count_reg_219_reg[24]_i_2_n_4 ;
  wire \loop_count_reg_219_reg[24]_i_2_n_5 ;
  wire \loop_count_reg_219_reg[24]_i_2_n_6 ;
  wire \loop_count_reg_219_reg[26]_i_2_n_6 ;
  wire \loop_count_reg_219_reg[4]_i_2_n_3 ;
  wire \loop_count_reg_219_reg[4]_i_2_n_4 ;
  wire \loop_count_reg_219_reg[4]_i_2_n_5 ;
  wire \loop_count_reg_219_reg[4]_i_2_n_6 ;
  wire \loop_count_reg_219_reg[8]_i_2_n_3 ;
  wire \loop_count_reg_219_reg[8]_i_2_n_4 ;
  wire \loop_count_reg_219_reg[8]_i_2_n_5 ;
  wire \loop_count_reg_219_reg[8]_i_2_n_6 ;
  wire \loop_count_reg_219_reg_n_3_[0] ;
  wire \loop_count_reg_219_reg_n_3_[10] ;
  wire \loop_count_reg_219_reg_n_3_[11] ;
  wire \loop_count_reg_219_reg_n_3_[12] ;
  wire \loop_count_reg_219_reg_n_3_[13] ;
  wire \loop_count_reg_219_reg_n_3_[14] ;
  wire \loop_count_reg_219_reg_n_3_[15] ;
  wire \loop_count_reg_219_reg_n_3_[16] ;
  wire \loop_count_reg_219_reg_n_3_[17] ;
  wire \loop_count_reg_219_reg_n_3_[18] ;
  wire \loop_count_reg_219_reg_n_3_[19] ;
  wire \loop_count_reg_219_reg_n_3_[1] ;
  wire \loop_count_reg_219_reg_n_3_[20] ;
  wire \loop_count_reg_219_reg_n_3_[21] ;
  wire \loop_count_reg_219_reg_n_3_[22] ;
  wire \loop_count_reg_219_reg_n_3_[23] ;
  wire \loop_count_reg_219_reg_n_3_[24] ;
  wire \loop_count_reg_219_reg_n_3_[25] ;
  wire \loop_count_reg_219_reg_n_3_[26] ;
  wire \loop_count_reg_219_reg_n_3_[27] ;
  wire \loop_count_reg_219_reg_n_3_[2] ;
  wire \loop_count_reg_219_reg_n_3_[3] ;
  wire \loop_count_reg_219_reg_n_3_[4] ;
  wire \loop_count_reg_219_reg_n_3_[5] ;
  wire \loop_count_reg_219_reg_n_3_[6] ;
  wire \loop_count_reg_219_reg_n_3_[7] ;
  wire \loop_count_reg_219_reg_n_3_[8] ;
  wire \loop_count_reg_219_reg_n_3_[9] ;
  wire [15:0]p_1_in;
  wire [16:0]p_reg;
  wire [11:0]p_reg__0;
  wire rows_cast_loc_channel_empty_n;
  wire sel;
  wire shiftReg_ce;
  wire [31:3]shl_ln_fu_116_p3;
  wire strm_full_n;
  wire [26:1]sub_ln328_1_fu_157_p2;
  wire [31:5]sub_ln328_fu_137_p2;
  wire [3:1]NLW__carry__5_CO_UNCONNECTED;
  wire [3:2]NLW__carry__5_O_UNCONNECTED;
  wire [3:1]NLW__carry__5_i_3_CO_UNCONNECTED;
  wire [3:2]NLW__carry__5_i_3_O_UNCONNECTED;
  wire [3:2]\NLW_i_reg_99_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_reg_99_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln330_fu_195_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln330_fu_195_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln330_fu_195_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln330_fu_195_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln330_fu_195_p2_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_loop_count_reg_219_reg[0]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_loop_count_reg_219_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_loop_count_reg_219_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_loop_count_reg_219_reg[26]_i_2_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(B_V_data_1_sel_rd_reg),
        .I1(sel),
        .I2(B_V_data_1_sel),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(icmp_ln330_reg_229),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[4]_i_2_n_3 ),
        .O(shiftReg_ce));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry
       (.CI(1'b0),
        .CO({_carry_n_3,_carry_n_4,_carry_n_5,_carry_n_6}),
        .CYINIT(_carry_i_1_n_3),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln328_1_fu_157_p2[4:1]),
        .S({_carry_i_2_n_3,_carry_i_3_n_3,_carry_i_4_n_3,_carry_i_5_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__0
       (.CI(_carry_n_3),
        .CO({_carry__0_n_3,_carry__0_n_4,_carry__0_n_5,_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln328_1_fu_157_p2[8:5]),
        .S({_carry__0_i_1_n_3,_carry__0_i_2_n_3,_carry__0_i_3_n_3,_carry__0_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_1
       (.I0(sub_ln328_fu_137_p2[13]),
        .O(_carry__0_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_2
       (.I0(sub_ln328_fu_137_p2[12]),
        .O(_carry__0_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_3
       (.I0(sub_ln328_fu_137_p2[11]),
        .O(_carry__0_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_4
       (.I0(sub_ln328_fu_137_p2[10]),
        .O(_carry__0_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__0_i_5
       (.CI(_carry_i_6_n_3),
        .CO({_carry__0_i_5_n_3,_carry__0_i_5_n_4,_carry__0_i_5_n_5,_carry__0_i_5_n_6}),
        .CYINIT(1'b0),
        .DI({_carry__0_i_6_n_3,_carry__0_i_7_n_3,_carry__0_i_8_n_3,_carry__0_i_9_n_3}),
        .O(sub_ln328_fu_137_p2[13:10]),
        .S(shl_ln_fu_116_p3[13:10]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_6
       (.I0(shl_ln_fu_116_p3[13]),
        .O(_carry__0_i_6_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_7
       (.I0(shl_ln_fu_116_p3[12]),
        .O(_carry__0_i_7_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_8
       (.I0(shl_ln_fu_116_p3[11]),
        .O(_carry__0_i_8_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_9
       (.I0(shl_ln_fu_116_p3[10]),
        .O(_carry__0_i_9_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__1
       (.CI(_carry__0_n_3),
        .CO({_carry__1_n_3,_carry__1_n_4,_carry__1_n_5,_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln328_1_fu_157_p2[12:9]),
        .S({_carry__1_i_1_n_3,_carry__1_i_2_n_3,_carry__1_i_3_n_3,_carry__1_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_1
       (.I0(sub_ln328_fu_137_p2[17]),
        .O(_carry__1_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_2
       (.I0(sub_ln328_fu_137_p2[16]),
        .O(_carry__1_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_3
       (.I0(sub_ln328_fu_137_p2[15]),
        .O(_carry__1_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_4
       (.I0(sub_ln328_fu_137_p2[14]),
        .O(_carry__1_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__1_i_5
       (.CI(_carry__0_i_5_n_3),
        .CO({_carry__1_i_5_n_3,_carry__1_i_5_n_4,_carry__1_i_5_n_5,_carry__1_i_5_n_6}),
        .CYINIT(1'b0),
        .DI({_carry__1_i_6_n_3,_carry__1_i_7_n_3,_carry__1_i_8_n_3,_carry__1_i_9_n_3}),
        .O(sub_ln328_fu_137_p2[17:14]),
        .S(shl_ln_fu_116_p3[17:14]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_6
       (.I0(shl_ln_fu_116_p3[17]),
        .O(_carry__1_i_6_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_7
       (.I0(shl_ln_fu_116_p3[16]),
        .O(_carry__1_i_7_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_8
       (.I0(shl_ln_fu_116_p3[15]),
        .O(_carry__1_i_8_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_9
       (.I0(shl_ln_fu_116_p3[14]),
        .O(_carry__1_i_9_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__2
       (.CI(_carry__1_n_3),
        .CO({_carry__2_n_3,_carry__2_n_4,_carry__2_n_5,_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln328_1_fu_157_p2[16:13]),
        .S({_carry__2_i_1_n_3,_carry__2_i_2_n_3,_carry__2_i_3_n_3,_carry__2_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_1
       (.I0(sub_ln328_fu_137_p2[21]),
        .O(_carry__2_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_2
       (.I0(sub_ln328_fu_137_p2[20]),
        .O(_carry__2_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_3
       (.I0(sub_ln328_fu_137_p2[19]),
        .O(_carry__2_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_4
       (.I0(sub_ln328_fu_137_p2[18]),
        .O(_carry__2_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__2_i_5
       (.CI(_carry__1_i_5_n_3),
        .CO({_carry__2_i_5_n_3,_carry__2_i_5_n_4,_carry__2_i_5_n_5,_carry__2_i_5_n_6}),
        .CYINIT(1'b0),
        .DI({_carry__2_i_6_n_3,_carry__2_i_7_n_3,_carry__2_i_8_n_3,_carry__2_i_9_n_3}),
        .O(sub_ln328_fu_137_p2[21:18]),
        .S(shl_ln_fu_116_p3[21:18]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_6
       (.I0(shl_ln_fu_116_p3[21]),
        .O(_carry__2_i_6_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_7
       (.I0(shl_ln_fu_116_p3[20]),
        .O(_carry__2_i_7_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_8
       (.I0(shl_ln_fu_116_p3[19]),
        .O(_carry__2_i_8_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_9
       (.I0(shl_ln_fu_116_p3[18]),
        .O(_carry__2_i_9_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__3
       (.CI(_carry__2_n_3),
        .CO({_carry__3_n_3,_carry__3_n_4,_carry__3_n_5,_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln328_1_fu_157_p2[20:17]),
        .S({_carry__3_i_1_n_3,_carry__3_i_2_n_3,_carry__3_i_3_n_3,_carry__3_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_1
       (.I0(sub_ln328_fu_137_p2[25]),
        .O(_carry__3_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_2
       (.I0(sub_ln328_fu_137_p2[24]),
        .O(_carry__3_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_3
       (.I0(sub_ln328_fu_137_p2[23]),
        .O(_carry__3_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_4
       (.I0(sub_ln328_fu_137_p2[22]),
        .O(_carry__3_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__3_i_5
       (.CI(_carry__2_i_5_n_3),
        .CO({_carry__3_i_5_n_3,_carry__3_i_5_n_4,_carry__3_i_5_n_5,_carry__3_i_5_n_6}),
        .CYINIT(1'b0),
        .DI({_carry__3_i_6_n_3,_carry__3_i_7_n_3,_carry__3_i_8_n_3,_carry__3_i_9_n_3}),
        .O(sub_ln328_fu_137_p2[25:22]),
        .S(shl_ln_fu_116_p3[25:22]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_6
       (.I0(shl_ln_fu_116_p3[25]),
        .O(_carry__3_i_6_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_7
       (.I0(shl_ln_fu_116_p3[24]),
        .O(_carry__3_i_7_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_8
       (.I0(shl_ln_fu_116_p3[23]),
        .O(_carry__3_i_8_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_9
       (.I0(shl_ln_fu_116_p3[22]),
        .O(_carry__3_i_9_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__4
       (.CI(_carry__3_n_3),
        .CO({_carry__4_n_3,_carry__4_n_4,_carry__4_n_5,_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln328_1_fu_157_p2[24:21]),
        .S({_carry__4_i_1_n_3,_carry__4_i_2_n_3,_carry__4_i_3_n_3,_carry__4_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_1
       (.I0(sub_ln328_fu_137_p2[29]),
        .O(_carry__4_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_2
       (.I0(sub_ln328_fu_137_p2[28]),
        .O(_carry__4_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_3
       (.I0(sub_ln328_fu_137_p2[27]),
        .O(_carry__4_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_4
       (.I0(sub_ln328_fu_137_p2[26]),
        .O(_carry__4_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__4_i_5
       (.CI(_carry__3_i_5_n_3),
        .CO({_carry__4_i_5_n_3,_carry__4_i_5_n_4,_carry__4_i_5_n_5,_carry__4_i_5_n_6}),
        .CYINIT(1'b0),
        .DI({_carry__4_i_6_n_3,_carry__4_i_7_n_3,_carry__4_i_8_n_3,_carry__4_i_9_n_3}),
        .O(sub_ln328_fu_137_p2[29:26]),
        .S(shl_ln_fu_116_p3[29:26]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_6
       (.I0(shl_ln_fu_116_p3[29]),
        .O(_carry__4_i_6_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_7
       (.I0(shl_ln_fu_116_p3[28]),
        .O(_carry__4_i_7_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_8
       (.I0(shl_ln_fu_116_p3[27]),
        .O(_carry__4_i_8_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_9
       (.I0(shl_ln_fu_116_p3[26]),
        .O(_carry__4_i_9_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__5
       (.CI(_carry__4_n_3),
        .CO({NLW__carry__5_CO_UNCONNECTED[3],_carry__5_n_4,NLW__carry__5_CO_UNCONNECTED[1],_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW__carry__5_O_UNCONNECTED[3:2],sub_ln328_1_fu_157_p2[26:25]}),
        .S({1'b0,1'b1,_carry__5_i_1_n_3,_carry__5_i_2_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__5_i_1
       (.I0(sub_ln328_fu_137_p2[31]),
        .O(_carry__5_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__5_i_2
       (.I0(sub_ln328_fu_137_p2[30]),
        .O(_carry__5_i_2_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__5_i_3
       (.CI(_carry__4_i_5_n_3),
        .CO({NLW__carry__5_i_3_CO_UNCONNECTED[3:1],_carry__5_i_3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,_carry__5_i_4_n_3}),
        .O({NLW__carry__5_i_3_O_UNCONNECTED[3:2],sub_ln328_fu_137_p2[31:30]}),
        .S({1'b0,1'b0,shl_ln_fu_116_p3[31:30]}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__5_i_4
       (.I0(shl_ln_fu_116_p3[30]),
        .O(_carry__5_i_4_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_1
       (.I0(sub_ln328_fu_137_p2[5]),
        .O(_carry_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_10
       (.I0(shl_ln_fu_116_p3[6]),
        .O(_carry_i_10_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_2
       (.I0(sub_ln328_fu_137_p2[9]),
        .O(_carry_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_3
       (.I0(sub_ln328_fu_137_p2[8]),
        .O(_carry_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_4
       (.I0(sub_ln328_fu_137_p2[7]),
        .O(_carry_i_4_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_5
       (.I0(sub_ln328_fu_137_p2[6]),
        .O(_carry_i_5_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry_i_6
       (.CI(\loop_count_reg_219_reg[0]_i_2_n_3 ),
        .CO({_carry_i_6_n_3,_carry_i_6_n_4,_carry_i_6_n_5,_carry_i_6_n_6}),
        .CYINIT(1'b0),
        .DI({_carry_i_7_n_3,_carry_i_8_n_3,_carry_i_9_n_3,_carry_i_10_n_3}),
        .O(sub_ln328_fu_137_p2[9:6]),
        .S(shl_ln_fu_116_p3[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_7
       (.I0(shl_ln_fu_116_p3[9]),
        .O(_carry_i_7_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_8
       (.I0(shl_ln_fu_116_p3[8]),
        .O(_carry_i_8_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_9
       (.I0(shl_ln_fu_116_p3[7]),
        .O(_carry_i_9_n_3));
  LUT4 #(
    .INIT(16'hBFAA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[1]),
        .I1(rows_cast_loc_channel_empty_n),
        .I2(cols_cast_loc_channel_empty_n),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(Q[1]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hEEEEEECE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_CS_fsm_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln330_fu_195_p2),
        .I4(\ap_CS_fsm[4]_i_2_n_3 ),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[4]_i_2_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln330_fu_195_p2),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(icmp_ln330_reg_229),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(strm_full_n),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(icmp_ln330_fu_195_p2),
        .I5(img_inp_TVALID_int_regslice),
        .O(\ap_CS_fsm[4]_i_2_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFBFB0000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(\ap_CS_fsm[4]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln330_fu_195_p2),
        .I3(ap_CS_fsm_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F40404000000000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_CS_fsm_state3),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\ap_CS_fsm[4]_i_2_n_3 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(icmp_ln330_fu_195_p2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \din_assign_reg_233[31]_i_1 
       (.I0(icmp_ln330_fu_195_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[4]_i_2_n_3 ),
        .O(din_assign_reg_2330));
  FDRE \din_assign_reg_233_reg[0] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [0]),
        .Q(\din_assign_reg_233_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[10] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [10]),
        .Q(\din_assign_reg_233_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[11] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [11]),
        .Q(\din_assign_reg_233_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[12] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [12]),
        .Q(\din_assign_reg_233_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[13] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [13]),
        .Q(\din_assign_reg_233_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[14] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [14]),
        .Q(\din_assign_reg_233_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[15] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [15]),
        .Q(\din_assign_reg_233_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[16] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [16]),
        .Q(\din_assign_reg_233_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[17] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [17]),
        .Q(\din_assign_reg_233_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[18] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [18]),
        .Q(\din_assign_reg_233_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[19] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [19]),
        .Q(\din_assign_reg_233_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[1] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [1]),
        .Q(\din_assign_reg_233_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[20] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [20]),
        .Q(\din_assign_reg_233_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[21] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [21]),
        .Q(\din_assign_reg_233_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[22] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [22]),
        .Q(\din_assign_reg_233_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[23] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [23]),
        .Q(\din_assign_reg_233_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[24] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [24]),
        .Q(\din_assign_reg_233_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[25] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [25]),
        .Q(\din_assign_reg_233_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[26] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [26]),
        .Q(\din_assign_reg_233_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[27] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [27]),
        .Q(\din_assign_reg_233_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[28] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [28]),
        .Q(\din_assign_reg_233_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[29] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [29]),
        .Q(\din_assign_reg_233_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[2] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [2]),
        .Q(\din_assign_reg_233_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[30] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [30]),
        .Q(\din_assign_reg_233_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[31] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [31]),
        .Q(\din_assign_reg_233_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[3] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [3]),
        .Q(\din_assign_reg_233_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[4] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [4]),
        .Q(\din_assign_reg_233_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[5] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [5]),
        .Q(\din_assign_reg_233_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[6] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [6]),
        .Q(\din_assign_reg_233_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[7] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [7]),
        .Q(\din_assign_reg_233_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[8] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [8]),
        .Q(\din_assign_reg_233_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[9] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [9]),
        .Q(\din_assign_reg_233_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_99[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(sel),
        .O(i_reg_99));
  LUT4 #(
    .INIT(16'h0080)) 
    \i_reg_99[0]_i_2 
       (.I0(icmp_ln330_fu_195_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[4]_i_2_n_3 ),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_99[0]_i_4 
       (.I0(i_reg_99_reg[0]),
        .O(\i_reg_99[0]_i_4_n_3 ));
  FDRE \i_reg_99_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[0]_i_3_n_10 ),
        .Q(i_reg_99_reg[0]),
        .R(i_reg_99));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_99_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_reg_99_reg[0]_i_3_n_3 ,\i_reg_99_reg[0]_i_3_n_4 ,\i_reg_99_reg[0]_i_3_n_5 ,\i_reg_99_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_99_reg[0]_i_3_n_7 ,\i_reg_99_reg[0]_i_3_n_8 ,\i_reg_99_reg[0]_i_3_n_9 ,\i_reg_99_reg[0]_i_3_n_10 }),
        .S({i_reg_99_reg[3:1],\i_reg_99[0]_i_4_n_3 }));
  FDRE \i_reg_99_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[8]_i_1_n_8 ),
        .Q(i_reg_99_reg[10]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[8]_i_1_n_7 ),
        .Q(i_reg_99_reg[11]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[12]_i_1_n_10 ),
        .Q(i_reg_99_reg[12]),
        .R(i_reg_99));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_99_reg[12]_i_1 
       (.CI(\i_reg_99_reg[8]_i_1_n_3 ),
        .CO({\i_reg_99_reg[12]_i_1_n_3 ,\i_reg_99_reg[12]_i_1_n_4 ,\i_reg_99_reg[12]_i_1_n_5 ,\i_reg_99_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_99_reg[12]_i_1_n_7 ,\i_reg_99_reg[12]_i_1_n_8 ,\i_reg_99_reg[12]_i_1_n_9 ,\i_reg_99_reg[12]_i_1_n_10 }),
        .S(i_reg_99_reg[15:12]));
  FDRE \i_reg_99_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[12]_i_1_n_9 ),
        .Q(i_reg_99_reg[13]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[12]_i_1_n_8 ),
        .Q(i_reg_99_reg[14]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[12]_i_1_n_7 ),
        .Q(i_reg_99_reg[15]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[16] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[16]_i_1_n_10 ),
        .Q(i_reg_99_reg[16]),
        .R(i_reg_99));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_99_reg[16]_i_1 
       (.CI(\i_reg_99_reg[12]_i_1_n_3 ),
        .CO({\i_reg_99_reg[16]_i_1_n_3 ,\i_reg_99_reg[16]_i_1_n_4 ,\i_reg_99_reg[16]_i_1_n_5 ,\i_reg_99_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_99_reg[16]_i_1_n_7 ,\i_reg_99_reg[16]_i_1_n_8 ,\i_reg_99_reg[16]_i_1_n_9 ,\i_reg_99_reg[16]_i_1_n_10 }),
        .S(i_reg_99_reg[19:16]));
  FDRE \i_reg_99_reg[17] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[16]_i_1_n_9 ),
        .Q(i_reg_99_reg[17]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[18] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[16]_i_1_n_8 ),
        .Q(i_reg_99_reg[18]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[19] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[16]_i_1_n_7 ),
        .Q(i_reg_99_reg[19]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[0]_i_3_n_9 ),
        .Q(i_reg_99_reg[1]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[20] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[20]_i_1_n_10 ),
        .Q(i_reg_99_reg[20]),
        .R(i_reg_99));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_99_reg[20]_i_1 
       (.CI(\i_reg_99_reg[16]_i_1_n_3 ),
        .CO({\i_reg_99_reg[20]_i_1_n_3 ,\i_reg_99_reg[20]_i_1_n_4 ,\i_reg_99_reg[20]_i_1_n_5 ,\i_reg_99_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_99_reg[20]_i_1_n_7 ,\i_reg_99_reg[20]_i_1_n_8 ,\i_reg_99_reg[20]_i_1_n_9 ,\i_reg_99_reg[20]_i_1_n_10 }),
        .S(i_reg_99_reg[23:20]));
  FDRE \i_reg_99_reg[21] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[20]_i_1_n_9 ),
        .Q(i_reg_99_reg[21]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[22] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[20]_i_1_n_8 ),
        .Q(i_reg_99_reg[22]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[23] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[20]_i_1_n_7 ),
        .Q(i_reg_99_reg[23]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[24] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[24]_i_1_n_10 ),
        .Q(i_reg_99_reg[24]),
        .R(i_reg_99));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_99_reg[24]_i_1 
       (.CI(\i_reg_99_reg[20]_i_1_n_3 ),
        .CO({\NLW_i_reg_99_reg[24]_i_1_CO_UNCONNECTED [3:2],\i_reg_99_reg[24]_i_1_n_5 ,\i_reg_99_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_99_reg[24]_i_1_O_UNCONNECTED [3],\i_reg_99_reg[24]_i_1_n_8 ,\i_reg_99_reg[24]_i_1_n_9 ,\i_reg_99_reg[24]_i_1_n_10 }),
        .S({1'b0,i_reg_99_reg[26:24]}));
  FDRE \i_reg_99_reg[25] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[24]_i_1_n_9 ),
        .Q(i_reg_99_reg[25]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[26] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[24]_i_1_n_8 ),
        .Q(i_reg_99_reg[26]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[0]_i_3_n_8 ),
        .Q(i_reg_99_reg[2]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[0]_i_3_n_7 ),
        .Q(i_reg_99_reg[3]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[4]_i_1_n_10 ),
        .Q(i_reg_99_reg[4]),
        .R(i_reg_99));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_99_reg[4]_i_1 
       (.CI(\i_reg_99_reg[0]_i_3_n_3 ),
        .CO({\i_reg_99_reg[4]_i_1_n_3 ,\i_reg_99_reg[4]_i_1_n_4 ,\i_reg_99_reg[4]_i_1_n_5 ,\i_reg_99_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_99_reg[4]_i_1_n_7 ,\i_reg_99_reg[4]_i_1_n_8 ,\i_reg_99_reg[4]_i_1_n_9 ,\i_reg_99_reg[4]_i_1_n_10 }),
        .S(i_reg_99_reg[7:4]));
  FDRE \i_reg_99_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[4]_i_1_n_9 ),
        .Q(i_reg_99_reg[5]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[4]_i_1_n_8 ),
        .Q(i_reg_99_reg[6]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[4]_i_1_n_7 ),
        .Q(i_reg_99_reg[7]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[8]_i_1_n_10 ),
        .Q(i_reg_99_reg[8]),
        .R(i_reg_99));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_99_reg[8]_i_1 
       (.CI(\i_reg_99_reg[4]_i_1_n_3 ),
        .CO({\i_reg_99_reg[8]_i_1_n_3 ,\i_reg_99_reg[8]_i_1_n_4 ,\i_reg_99_reg[8]_i_1_n_5 ,\i_reg_99_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_99_reg[8]_i_1_n_7 ,\i_reg_99_reg[8]_i_1_n_8 ,\i_reg_99_reg[8]_i_1_n_9 ,\i_reg_99_reg[8]_i_1_n_10 }),
        .S(i_reg_99_reg[11:8]));
  FDRE \i_reg_99_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[8]_i_1_n_9 ),
        .Q(i_reg_99_reg[9]),
        .R(i_reg_99));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln330_fu_195_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln330_fu_195_p2_carry_n_3,icmp_ln330_fu_195_p2_carry_n_4,icmp_ln330_fu_195_p2_carry_n_5,icmp_ln330_fu_195_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln330_fu_195_p2_carry_i_1_n_3,icmp_ln330_fu_195_p2_carry_i_2_n_3,icmp_ln330_fu_195_p2_carry_i_3_n_3,icmp_ln330_fu_195_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln330_fu_195_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln330_fu_195_p2_carry_i_5_n_3,icmp_ln330_fu_195_p2_carry_i_6_n_3,icmp_ln330_fu_195_p2_carry_i_7_n_3,icmp_ln330_fu_195_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln330_fu_195_p2_carry__0
       (.CI(icmp_ln330_fu_195_p2_carry_n_3),
        .CO({icmp_ln330_fu_195_p2_carry__0_n_3,icmp_ln330_fu_195_p2_carry__0_n_4,icmp_ln330_fu_195_p2_carry__0_n_5,icmp_ln330_fu_195_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln330_fu_195_p2_carry__0_i_1_n_3,icmp_ln330_fu_195_p2_carry__0_i_2_n_3,icmp_ln330_fu_195_p2_carry__0_i_3_n_3,icmp_ln330_fu_195_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln330_fu_195_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln330_fu_195_p2_carry__0_i_5_n_3,icmp_ln330_fu_195_p2_carry__0_i_6_n_3,icmp_ln330_fu_195_p2_carry__0_i_7_n_3,icmp_ln330_fu_195_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry__0_i_1
       (.I0(\loop_count_reg_219_reg_n_3_[15] ),
        .I1(i_reg_99_reg[15]),
        .I2(\loop_count_reg_219_reg_n_3_[14] ),
        .I3(i_reg_99_reg[14]),
        .O(icmp_ln330_fu_195_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry__0_i_2
       (.I0(\loop_count_reg_219_reg_n_3_[13] ),
        .I1(i_reg_99_reg[13]),
        .I2(\loop_count_reg_219_reg_n_3_[12] ),
        .I3(i_reg_99_reg[12]),
        .O(icmp_ln330_fu_195_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry__0_i_3
       (.I0(\loop_count_reg_219_reg_n_3_[11] ),
        .I1(i_reg_99_reg[11]),
        .I2(\loop_count_reg_219_reg_n_3_[10] ),
        .I3(i_reg_99_reg[10]),
        .O(icmp_ln330_fu_195_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry__0_i_4
       (.I0(\loop_count_reg_219_reg_n_3_[9] ),
        .I1(i_reg_99_reg[9]),
        .I2(\loop_count_reg_219_reg_n_3_[8] ),
        .I3(i_reg_99_reg[8]),
        .O(icmp_ln330_fu_195_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry__0_i_5
       (.I0(i_reg_99_reg[15]),
        .I1(\loop_count_reg_219_reg_n_3_[15] ),
        .I2(i_reg_99_reg[14]),
        .I3(\loop_count_reg_219_reg_n_3_[14] ),
        .O(icmp_ln330_fu_195_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry__0_i_6
       (.I0(i_reg_99_reg[13]),
        .I1(\loop_count_reg_219_reg_n_3_[13] ),
        .I2(i_reg_99_reg[12]),
        .I3(\loop_count_reg_219_reg_n_3_[12] ),
        .O(icmp_ln330_fu_195_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry__0_i_7
       (.I0(i_reg_99_reg[11]),
        .I1(\loop_count_reg_219_reg_n_3_[11] ),
        .I2(i_reg_99_reg[10]),
        .I3(\loop_count_reg_219_reg_n_3_[10] ),
        .O(icmp_ln330_fu_195_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry__0_i_8
       (.I0(i_reg_99_reg[9]),
        .I1(\loop_count_reg_219_reg_n_3_[9] ),
        .I2(i_reg_99_reg[8]),
        .I3(\loop_count_reg_219_reg_n_3_[8] ),
        .O(icmp_ln330_fu_195_p2_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln330_fu_195_p2_carry__1
       (.CI(icmp_ln330_fu_195_p2_carry__0_n_3),
        .CO({icmp_ln330_fu_195_p2_carry__1_n_3,icmp_ln330_fu_195_p2_carry__1_n_4,icmp_ln330_fu_195_p2_carry__1_n_5,icmp_ln330_fu_195_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln330_fu_195_p2_carry__1_i_1_n_3,icmp_ln330_fu_195_p2_carry__1_i_2_n_3,icmp_ln330_fu_195_p2_carry__1_i_3_n_3,icmp_ln330_fu_195_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln330_fu_195_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln330_fu_195_p2_carry__1_i_5_n_3,icmp_ln330_fu_195_p2_carry__1_i_6_n_3,icmp_ln330_fu_195_p2_carry__1_i_7_n_3,icmp_ln330_fu_195_p2_carry__1_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry__1_i_1
       (.I0(\loop_count_reg_219_reg_n_3_[23] ),
        .I1(i_reg_99_reg[23]),
        .I2(\loop_count_reg_219_reg_n_3_[22] ),
        .I3(i_reg_99_reg[22]),
        .O(icmp_ln330_fu_195_p2_carry__1_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry__1_i_2
       (.I0(\loop_count_reg_219_reg_n_3_[21] ),
        .I1(i_reg_99_reg[21]),
        .I2(\loop_count_reg_219_reg_n_3_[20] ),
        .I3(i_reg_99_reg[20]),
        .O(icmp_ln330_fu_195_p2_carry__1_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry__1_i_3
       (.I0(\loop_count_reg_219_reg_n_3_[19] ),
        .I1(i_reg_99_reg[19]),
        .I2(\loop_count_reg_219_reg_n_3_[18] ),
        .I3(i_reg_99_reg[18]),
        .O(icmp_ln330_fu_195_p2_carry__1_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry__1_i_4
       (.I0(\loop_count_reg_219_reg_n_3_[17] ),
        .I1(i_reg_99_reg[17]),
        .I2(\loop_count_reg_219_reg_n_3_[16] ),
        .I3(i_reg_99_reg[16]),
        .O(icmp_ln330_fu_195_p2_carry__1_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry__1_i_5
       (.I0(i_reg_99_reg[23]),
        .I1(\loop_count_reg_219_reg_n_3_[23] ),
        .I2(i_reg_99_reg[22]),
        .I3(\loop_count_reg_219_reg_n_3_[22] ),
        .O(icmp_ln330_fu_195_p2_carry__1_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry__1_i_6
       (.I0(i_reg_99_reg[21]),
        .I1(\loop_count_reg_219_reg_n_3_[21] ),
        .I2(i_reg_99_reg[20]),
        .I3(\loop_count_reg_219_reg_n_3_[20] ),
        .O(icmp_ln330_fu_195_p2_carry__1_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry__1_i_7
       (.I0(i_reg_99_reg[19]),
        .I1(\loop_count_reg_219_reg_n_3_[19] ),
        .I2(i_reg_99_reg[18]),
        .I3(\loop_count_reg_219_reg_n_3_[18] ),
        .O(icmp_ln330_fu_195_p2_carry__1_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry__1_i_8
       (.I0(i_reg_99_reg[17]),
        .I1(\loop_count_reg_219_reg_n_3_[17] ),
        .I2(i_reg_99_reg[16]),
        .I3(\loop_count_reg_219_reg_n_3_[16] ),
        .O(icmp_ln330_fu_195_p2_carry__1_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln330_fu_195_p2_carry__2
       (.CI(icmp_ln330_fu_195_p2_carry__1_n_3),
        .CO({NLW_icmp_ln330_fu_195_p2_carry__2_CO_UNCONNECTED[3:2],icmp_ln330_fu_195_p2,icmp_ln330_fu_195_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln330_fu_195_p2_carry__2_i_1_n_3,icmp_ln330_fu_195_p2_carry__2_i_2_n_3}),
        .O(NLW_icmp_ln330_fu_195_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln330_fu_195_p2_carry__2_i_3_n_3,icmp_ln330_fu_195_p2_carry__2_i_4_n_3}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln330_fu_195_p2_carry__2_i_1
       (.I0(\loop_count_reg_219_reg_n_3_[27] ),
        .I1(\loop_count_reg_219_reg_n_3_[26] ),
        .I2(i_reg_99_reg[26]),
        .O(icmp_ln330_fu_195_p2_carry__2_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry__2_i_2
       (.I0(\loop_count_reg_219_reg_n_3_[25] ),
        .I1(i_reg_99_reg[25]),
        .I2(\loop_count_reg_219_reg_n_3_[24] ),
        .I3(i_reg_99_reg[24]),
        .O(icmp_ln330_fu_195_p2_carry__2_i_2_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln330_fu_195_p2_carry__2_i_3
       (.I0(\loop_count_reg_219_reg_n_3_[27] ),
        .I1(i_reg_99_reg[26]),
        .I2(\loop_count_reg_219_reg_n_3_[26] ),
        .O(icmp_ln330_fu_195_p2_carry__2_i_3_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry__2_i_4
       (.I0(i_reg_99_reg[25]),
        .I1(\loop_count_reg_219_reg_n_3_[25] ),
        .I2(i_reg_99_reg[24]),
        .I3(\loop_count_reg_219_reg_n_3_[24] ),
        .O(icmp_ln330_fu_195_p2_carry__2_i_4_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry_i_1
       (.I0(\loop_count_reg_219_reg_n_3_[7] ),
        .I1(i_reg_99_reg[7]),
        .I2(\loop_count_reg_219_reg_n_3_[6] ),
        .I3(i_reg_99_reg[6]),
        .O(icmp_ln330_fu_195_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry_i_2
       (.I0(\loop_count_reg_219_reg_n_3_[5] ),
        .I1(i_reg_99_reg[5]),
        .I2(\loop_count_reg_219_reg_n_3_[4] ),
        .I3(i_reg_99_reg[4]),
        .O(icmp_ln330_fu_195_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry_i_3
       (.I0(\loop_count_reg_219_reg_n_3_[3] ),
        .I1(i_reg_99_reg[3]),
        .I2(\loop_count_reg_219_reg_n_3_[2] ),
        .I3(i_reg_99_reg[2]),
        .O(icmp_ln330_fu_195_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry_i_4
       (.I0(\loop_count_reg_219_reg_n_3_[1] ),
        .I1(i_reg_99_reg[1]),
        .I2(\loop_count_reg_219_reg_n_3_[0] ),
        .I3(i_reg_99_reg[0]),
        .O(icmp_ln330_fu_195_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry_i_5
       (.I0(i_reg_99_reg[7]),
        .I1(\loop_count_reg_219_reg_n_3_[7] ),
        .I2(i_reg_99_reg[6]),
        .I3(\loop_count_reg_219_reg_n_3_[6] ),
        .O(icmp_ln330_fu_195_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry_i_6
       (.I0(i_reg_99_reg[5]),
        .I1(\loop_count_reg_219_reg_n_3_[5] ),
        .I2(i_reg_99_reg[4]),
        .I3(\loop_count_reg_219_reg_n_3_[4] ),
        .O(icmp_ln330_fu_195_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry_i_7
       (.I0(i_reg_99_reg[3]),
        .I1(\loop_count_reg_219_reg_n_3_[3] ),
        .I2(i_reg_99_reg[2]),
        .I3(\loop_count_reg_219_reg_n_3_[2] ),
        .O(icmp_ln330_fu_195_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry_i_8
       (.I0(i_reg_99_reg[1]),
        .I1(\loop_count_reg_219_reg_n_3_[1] ),
        .I2(i_reg_99_reg[0]),
        .I3(\loop_count_reg_219_reg_n_3_[0] ),
        .O(icmp_ln330_fu_195_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln330_reg_229[0]_i_1 
       (.I0(icmp_ln330_reg_229),
        .I1(\ap_CS_fsm[4]_i_2_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln330_fu_195_p2),
        .O(\icmp_ln330_reg_229[0]_i_1_n_3 ));
  FDRE \icmp_ln330_reg_229_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln330_reg_229[0]_i_1_n_3 ),
        .Q(icmp_ln330_reg_229),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[0]_i_1 
       (.I0(sub_ln328_fu_137_p2[5]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[5]),
        .O(loop_count_fu_177_p3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_219[0]_i_4 
       (.I0(shl_ln_fu_116_p3[5]),
        .O(\loop_count_reg_219[0]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_219[0]_i_5 
       (.I0(shl_ln_fu_116_p3[3]),
        .O(\loop_count_reg_219[0]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_219[0]_i_6 
       (.I0(shl_ln_fu_116_p3[4]),
        .O(\loop_count_reg_219[0]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_219[0]_i_7 
       (.I0(shl_ln_fu_116_p3[4]),
        .O(\loop_count_reg_219[0]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_219[0]_i_8 
       (.I0(shl_ln_fu_116_p3[3]),
        .O(\loop_count_reg_219[0]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[10]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[10]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[15]),
        .O(loop_count_fu_177_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[11]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[11]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[16]),
        .O(loop_count_fu_177_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[12]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[12]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[17]),
        .O(loop_count_fu_177_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[13]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[13]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[18]),
        .O(loop_count_fu_177_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[14]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[14]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[19]),
        .O(loop_count_fu_177_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[15]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[15]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[20]),
        .O(loop_count_fu_177_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[16]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[16]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[21]),
        .O(loop_count_fu_177_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[17]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[17]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[22]),
        .O(loop_count_fu_177_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[18]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[18]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[23]),
        .O(loop_count_fu_177_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[19]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[19]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[24]),
        .O(loop_count_fu_177_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[1]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[1]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[6]),
        .O(loop_count_fu_177_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[20]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[20]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[25]),
        .O(loop_count_fu_177_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[21]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[21]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[26]),
        .O(loop_count_fu_177_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[22]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[22]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[27]),
        .O(loop_count_fu_177_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[23]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[23]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[28]),
        .O(loop_count_fu_177_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[24]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[24]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[29]),
        .O(loop_count_fu_177_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[25]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[25]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[30]),
        .O(loop_count_fu_177_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop_count_reg_219[26]_i_1 
       (.I0(add_ln328_fu_123_p2[31]),
        .I1(sub_ln328_1_fu_157_p2[26]),
        .O(loop_count_fu_177_p3[26]));
  LUT4 #(
    .INIT(16'h30AA)) 
    \loop_count_reg_219[27]_i_1 
       (.I0(\loop_count_reg_219_reg_n_3_[27] ),
        .I1(_carry__5_n_4),
        .I2(add_ln328_fu_123_p2[31]),
        .I3(ap_CS_fsm_state3),
        .O(\loop_count_reg_219[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[2]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[2]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[7]),
        .O(loop_count_fu_177_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[3]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[3]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[8]),
        .O(loop_count_fu_177_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[4]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[4]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[9]),
        .O(loop_count_fu_177_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[5]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[5]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[10]),
        .O(loop_count_fu_177_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[6]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[6]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[11]),
        .O(loop_count_fu_177_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[7]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[7]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[12]),
        .O(loop_count_fu_177_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[8]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[8]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[13]),
        .O(loop_count_fu_177_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[9]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[9]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[14]),
        .O(loop_count_fu_177_p3[9]));
  FDRE \loop_count_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[0]),
        .Q(\loop_count_reg_219_reg_n_3_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_219_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\loop_count_reg_219_reg[0]_i_2_n_3 ,\loop_count_reg_219_reg[0]_i_2_n_4 ,\loop_count_reg_219_reg[0]_i_2_n_5 ,\loop_count_reg_219_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop_count_reg_219[0]_i_4_n_3 ,1'b0,\loop_count_reg_219[0]_i_5_n_3 ,1'b0}),
        .O({sub_ln328_fu_137_p2[5],\NLW_loop_count_reg_219_reg[0]_i_2_O_UNCONNECTED [2:0]}),
        .S({shl_ln_fu_116_p3[5],\loop_count_reg_219[0]_i_6_n_3 ,shl_ln_fu_116_p3[3],1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_219_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\loop_count_reg_219_reg[0]_i_3_n_3 ,\loop_count_reg_219_reg[0]_i_3_n_4 ,\loop_count_reg_219_reg[0]_i_3_n_5 ,\loop_count_reg_219_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,shl_ln_fu_116_p3[4:3],1'b0}),
        .O({add_ln328_fu_123_p2[5],\NLW_loop_count_reg_219_reg[0]_i_3_O_UNCONNECTED [2:0]}),
        .S({shl_ln_fu_116_p3[5],\loop_count_reg_219[0]_i_7_n_3 ,\loop_count_reg_219[0]_i_8_n_3 ,1'b1}));
  FDRE \loop_count_reg_219_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[10]),
        .Q(\loop_count_reg_219_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[11]),
        .Q(\loop_count_reg_219_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[12]),
        .Q(\loop_count_reg_219_reg_n_3_[12] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_219_reg[12]_i_2 
       (.CI(\loop_count_reg_219_reg[8]_i_2_n_3 ),
        .CO({\loop_count_reg_219_reg[12]_i_2_n_3 ,\loop_count_reg_219_reg[12]_i_2_n_4 ,\loop_count_reg_219_reg[12]_i_2_n_5 ,\loop_count_reg_219_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln328_fu_123_p2[17:14]),
        .S(shl_ln_fu_116_p3[17:14]));
  FDRE \loop_count_reg_219_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[13]),
        .Q(\loop_count_reg_219_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[14]),
        .Q(\loop_count_reg_219_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[15]),
        .Q(\loop_count_reg_219_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[16]),
        .Q(\loop_count_reg_219_reg_n_3_[16] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_219_reg[16]_i_2 
       (.CI(\loop_count_reg_219_reg[12]_i_2_n_3 ),
        .CO({\loop_count_reg_219_reg[16]_i_2_n_3 ,\loop_count_reg_219_reg[16]_i_2_n_4 ,\loop_count_reg_219_reg[16]_i_2_n_5 ,\loop_count_reg_219_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln328_fu_123_p2[21:18]),
        .S(shl_ln_fu_116_p3[21:18]));
  FDRE \loop_count_reg_219_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[17]),
        .Q(\loop_count_reg_219_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[18]),
        .Q(\loop_count_reg_219_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[19]),
        .Q(\loop_count_reg_219_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[1]),
        .Q(\loop_count_reg_219_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[20]),
        .Q(\loop_count_reg_219_reg_n_3_[20] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_219_reg[20]_i_2 
       (.CI(\loop_count_reg_219_reg[16]_i_2_n_3 ),
        .CO({\loop_count_reg_219_reg[20]_i_2_n_3 ,\loop_count_reg_219_reg[20]_i_2_n_4 ,\loop_count_reg_219_reg[20]_i_2_n_5 ,\loop_count_reg_219_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln328_fu_123_p2[25:22]),
        .S(shl_ln_fu_116_p3[25:22]));
  FDRE \loop_count_reg_219_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[21]),
        .Q(\loop_count_reg_219_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[22]),
        .Q(\loop_count_reg_219_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[23]),
        .Q(\loop_count_reg_219_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[24]),
        .Q(\loop_count_reg_219_reg_n_3_[24] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_219_reg[24]_i_2 
       (.CI(\loop_count_reg_219_reg[20]_i_2_n_3 ),
        .CO({\loop_count_reg_219_reg[24]_i_2_n_3 ,\loop_count_reg_219_reg[24]_i_2_n_4 ,\loop_count_reg_219_reg[24]_i_2_n_5 ,\loop_count_reg_219_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln328_fu_123_p2[29:26]),
        .S(shl_ln_fu_116_p3[29:26]));
  FDRE \loop_count_reg_219_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[25]),
        .Q(\loop_count_reg_219_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[26]),
        .Q(\loop_count_reg_219_reg_n_3_[26] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_219_reg[26]_i_2 
       (.CI(\loop_count_reg_219_reg[24]_i_2_n_3 ),
        .CO({\NLW_loop_count_reg_219_reg[26]_i_2_CO_UNCONNECTED [3:1],\loop_count_reg_219_reg[26]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop_count_reg_219_reg[26]_i_2_O_UNCONNECTED [3:2],add_ln328_fu_123_p2[31:30]}),
        .S({1'b0,1'b0,shl_ln_fu_116_p3[31:30]}));
  FDRE \loop_count_reg_219_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop_count_reg_219[27]_i_1_n_3 ),
        .Q(\loop_count_reg_219_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[2]),
        .Q(\loop_count_reg_219_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[3]),
        .Q(\loop_count_reg_219_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[4]),
        .Q(\loop_count_reg_219_reg_n_3_[4] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_219_reg[4]_i_2 
       (.CI(\loop_count_reg_219_reg[0]_i_3_n_3 ),
        .CO({\loop_count_reg_219_reg[4]_i_2_n_3 ,\loop_count_reg_219_reg[4]_i_2_n_4 ,\loop_count_reg_219_reg[4]_i_2_n_5 ,\loop_count_reg_219_reg[4]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln328_fu_123_p2[9:6]),
        .S(shl_ln_fu_116_p3[9:6]));
  FDRE \loop_count_reg_219_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[5]),
        .Q(\loop_count_reg_219_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[6]),
        .Q(\loop_count_reg_219_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[7]),
        .Q(\loop_count_reg_219_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[8]),
        .Q(\loop_count_reg_219_reg_n_3_[8] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_219_reg[8]_i_2 
       (.CI(\loop_count_reg_219_reg[4]_i_2_n_3 ),
        .CO({\loop_count_reg_219_reg[8]_i_2_n_3 ,\loop_count_reg_219_reg[8]_i_2_n_4 ,\loop_count_reg_219_reg[8]_i_2_n_5 ,\loop_count_reg_219_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln328_fu_123_p2[13:10]),
        .S(shl_ln_fu_116_p3[13:10]));
  FDRE \loop_count_reg_219_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[9]),
        .Q(\loop_count_reg_219_reg_n_3_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_29s_29s_29_2_1_31 mul_29s_29s_29_2_1_U14
       (.A(A),
        .B(B),
        .D({grp_fu_110_p2,p_1_in}),
        .Q({ap_CS_fsm_state2,Q[0]}),
        .ap_clk(ap_clk),
        .cols_cast_loc_channel_empty_n(cols_cast_loc_channel_empty_n),
        .p_reg(p_reg),
        .p_reg__0(p_reg__0),
        .rows_cast_loc_channel_empty_n(rows_cast_loc_channel_empty_n));
  FDRE \mul_ln328_reg_214_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[0]),
        .Q(shl_ln_fu_116_p3[3]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[10]),
        .Q(shl_ln_fu_116_p3[13]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[11]),
        .Q(shl_ln_fu_116_p3[14]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[12]),
        .Q(shl_ln_fu_116_p3[15]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[13]),
        .Q(shl_ln_fu_116_p3[16]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[14]),
        .Q(shl_ln_fu_116_p3[17]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[15]),
        .Q(shl_ln_fu_116_p3[18]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[16]),
        .Q(shl_ln_fu_116_p3[19]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[17]),
        .Q(shl_ln_fu_116_p3[20]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[18]),
        .Q(shl_ln_fu_116_p3[21]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[19]),
        .Q(shl_ln_fu_116_p3[22]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[1]),
        .Q(shl_ln_fu_116_p3[4]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[20]),
        .Q(shl_ln_fu_116_p3[23]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[21]),
        .Q(shl_ln_fu_116_p3[24]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[22]),
        .Q(shl_ln_fu_116_p3[25]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[23]),
        .Q(shl_ln_fu_116_p3[26]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[24]),
        .Q(shl_ln_fu_116_p3[27]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[25]),
        .Q(shl_ln_fu_116_p3[28]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[26]),
        .Q(shl_ln_fu_116_p3[29]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[27]),
        .Q(shl_ln_fu_116_p3[30]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[28]),
        .Q(shl_ln_fu_116_p3[31]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[2]),
        .Q(shl_ln_fu_116_p3[5]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[3]),
        .Q(shl_ln_fu_116_p3[6]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[4]),
        .Q(shl_ln_fu_116_p3[7]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[5]),
        .Q(shl_ln_fu_116_p3[8]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[6]),
        .Q(shl_ln_fu_116_p3[9]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[7]),
        .Q(shl_ln_fu_116_p3[10]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[8]),
        .Q(shl_ln_fu_116_p3[11]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[9]),
        .Q(shl_ln_fu_116_p3[12]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_axiStrm2xfMat_32_0_128_128_1_1
   (E,
    \icmp_ln251_reg_909_pp0_iter3_reg_reg[0] ,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done_reg,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg_0,
    D,
    grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_img_inp_TREADY,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    in_mat_418_din,
    ap_clk,
    ap_rst_n_inv,
    in_mat_data_full_n,
    Q,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done,
    ap_rst_n,
    grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg_reg,
    p_reg,
    tmp_product,
    \ap_CS_fsm_reg[0] ,
    grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg,
    img_inp_TVALID_int_regslice,
    B_V_data_1_sel,
    \din_assign_reg_233_reg[31] );
  output [0:0]E;
  output \icmp_ln251_reg_909_pp0_iter3_reg_reg[0] ;
  output ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done_reg;
  output ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg;
  output ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg_0;
  output [1:0]D;
  output grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_img_inp_TREADY;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [7:0]in_mat_418_din;
  input ap_clk;
  input ap_rst_n_inv;
  input in_mat_data_full_n;
  input [2:0]Q;
  input ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done;
  input ap_rst_n;
  input grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg_reg;
  input [31:0]p_reg;
  input [31:0]tmp_product;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg;
  input img_inp_TVALID_int_regslice;
  input B_V_data_1_sel;
  input [31:0]\din_assign_reg_233_reg[31] ;

  wire B_V_data_1_sel;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_enable_reg_pp0_iter2;
  wire [28:0]ap_return_0_preg;
  wire [28:0]ap_return_1_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_cols_cast_loc_channel;
  wire ap_sync_reg_channel_write_rows_cast_loc_channel_reg_n_3;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done_reg;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg_0;
  wire axiStrm2hlsStrm_32_128_128_1_1_8_4096_U0_ap_ready;
  wire axiStrm2hlsStrm_32_128_128_1_1_8_4096_U0_n_6;
  wire cols_cast_loc_channel_U_n_10;
  wire cols_cast_loc_channel_U_n_11;
  wire cols_cast_loc_channel_U_n_12;
  wire cols_cast_loc_channel_U_n_13;
  wire cols_cast_loc_channel_U_n_14;
  wire cols_cast_loc_channel_U_n_15;
  wire cols_cast_loc_channel_U_n_16;
  wire cols_cast_loc_channel_U_n_17;
  wire cols_cast_loc_channel_U_n_18;
  wire cols_cast_loc_channel_U_n_19;
  wire cols_cast_loc_channel_U_n_20;
  wire cols_cast_loc_channel_U_n_21;
  wire cols_cast_loc_channel_U_n_22;
  wire cols_cast_loc_channel_U_n_23;
  wire cols_cast_loc_channel_U_n_24;
  wire cols_cast_loc_channel_U_n_25;
  wire cols_cast_loc_channel_U_n_26;
  wire cols_cast_loc_channel_U_n_27;
  wire cols_cast_loc_channel_U_n_28;
  wire cols_cast_loc_channel_U_n_29;
  wire cols_cast_loc_channel_U_n_30;
  wire cols_cast_loc_channel_U_n_31;
  wire cols_cast_loc_channel_U_n_32;
  wire cols_cast_loc_channel_U_n_33;
  wire cols_cast_loc_channel_U_n_34;
  wire cols_cast_loc_channel_U_n_5;
  wire cols_cast_loc_channel_U_n_6;
  wire cols_cast_loc_channel_U_n_7;
  wire cols_cast_loc_channel_U_n_8;
  wire cols_cast_loc_channel_U_n_9;
  wire cols_cast_loc_channel_empty_n;
  wire cols_cast_loc_channel_full_n;
  wire [31:0]cols_loc_c_dout;
  wire cols_loc_c_empty_n;
  wire cols_loc_c_full_n;
  wire [28:0]data;
  wire [31:0]din_assign_reg_233;
  wire [31:0]\din_assign_reg_233_reg[31] ;
  wire [31:0]dstMat_1_c_dout;
  wire dstMat_1_c_empty_n;
  wire dstMat_1_c_full_n;
  wire dstMat_2_c_U_n_37;
  wire dstMat_2_c_U_n_38;
  wire dstMat_2_c_U_n_39;
  wire dstMat_2_c_U_n_40;
  wire dstMat_2_c_U_n_41;
  wire dstMat_2_c_U_n_42;
  wire dstMat_2_c_U_n_43;
  wire dstMat_2_c_U_n_44;
  wire dstMat_2_c_U_n_45;
  wire dstMat_2_c_U_n_46;
  wire dstMat_2_c_U_n_47;
  wire dstMat_2_c_U_n_48;
  wire dstMat_2_c_U_n_49;
  wire dstMat_2_c_U_n_5;
  wire dstMat_2_c_U_n_50;
  wire dstMat_2_c_U_n_51;
  wire dstMat_2_c_U_n_52;
  wire dstMat_2_c_U_n_53;
  wire dstMat_2_c_U_n_54;
  wire dstMat_2_c_U_n_55;
  wire dstMat_2_c_U_n_56;
  wire dstMat_2_c_U_n_57;
  wire dstMat_2_c_U_n_58;
  wire dstMat_2_c_U_n_59;
  wire dstMat_2_c_U_n_6;
  wire dstMat_2_c_U_n_60;
  wire dstMat_2_c_U_n_61;
  wire dstMat_2_c_U_n_7;
  wire dstMat_2_c_U_n_8;
  wire [27:0]dstMat_2_c_dout;
  wire dstMat_2_c_empty_n;
  wire dstMat_2_c_full_n;
  wire grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg;
  wire grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg_reg;
  wire grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_img_inp_TREADY;
  wire hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_ready;
  wire hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_start;
  wire hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read;
  wire hlsStrm2xfMat_32_0_128_128_1_16384_U0_n_13;
  wire hlsStrm2xfMat_32_0_128_128_1_16384_U0_n_14;
  wire hlsStrm2xfMat_32_0_128_128_1_16384_U0_n_5;
  wire \icmp_ln251_reg_909_pp0_iter3_reg_reg[0] ;
  wire img_inp_TVALID_int_regslice;
  wire [7:0]in_mat_418_din;
  wire in_mat_data_full_n;
  wire internal_empty_n4_out;
  wire [31:0]p_reg;
  wire rows_cast_loc_channel_U_n_10;
  wire rows_cast_loc_channel_U_n_11;
  wire rows_cast_loc_channel_U_n_12;
  wire rows_cast_loc_channel_U_n_13;
  wire rows_cast_loc_channel_U_n_14;
  wire rows_cast_loc_channel_U_n_15;
  wire rows_cast_loc_channel_U_n_16;
  wire rows_cast_loc_channel_U_n_17;
  wire rows_cast_loc_channel_U_n_18;
  wire rows_cast_loc_channel_U_n_19;
  wire rows_cast_loc_channel_U_n_20;
  wire rows_cast_loc_channel_U_n_21;
  wire rows_cast_loc_channel_U_n_22;
  wire rows_cast_loc_channel_U_n_23;
  wire rows_cast_loc_channel_U_n_24;
  wire rows_cast_loc_channel_U_n_25;
  wire rows_cast_loc_channel_U_n_26;
  wire rows_cast_loc_channel_U_n_27;
  wire rows_cast_loc_channel_U_n_28;
  wire rows_cast_loc_channel_U_n_29;
  wire rows_cast_loc_channel_U_n_30;
  wire rows_cast_loc_channel_U_n_31;
  wire rows_cast_loc_channel_U_n_32;
  wire rows_cast_loc_channel_U_n_33;
  wire rows_cast_loc_channel_U_n_34;
  wire rows_cast_loc_channel_U_n_5;
  wire rows_cast_loc_channel_U_n_6;
  wire rows_cast_loc_channel_U_n_7;
  wire rows_cast_loc_channel_U_n_8;
  wire rows_cast_loc_channel_U_n_9;
  wire rows_cast_loc_channel_empty_n;
  wire rows_cast_loc_channel_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_2;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_10;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_11;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_12;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_13;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_14;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_15;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_16;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_17;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_18;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_19;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_20;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_21;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_22;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_23;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_24;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_25;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_26;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_27;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_28;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_29;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_30;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_31;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_32;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_33;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_34;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_35;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_4;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_68;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_69;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_7;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_71;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_72;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_8;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_9;
  wire start_once_reg;
  wire strm_U_n_10;
  wire strm_U_n_11;
  wire strm_U_n_12;
  wire strm_U_n_13;
  wire strm_U_n_14;
  wire strm_U_n_15;
  wire strm_U_n_16;
  wire strm_U_n_17;
  wire strm_U_n_18;
  wire strm_U_n_19;
  wire strm_U_n_20;
  wire strm_U_n_21;
  wire strm_U_n_22;
  wire strm_U_n_23;
  wire strm_U_n_24;
  wire strm_U_n_25;
  wire strm_U_n_26;
  wire strm_U_n_27;
  wire strm_U_n_28;
  wire strm_U_n_29;
  wire strm_U_n_30;
  wire strm_U_n_31;
  wire strm_U_n_32;
  wire strm_U_n_33;
  wire strm_U_n_34;
  wire strm_U_n_35;
  wire strm_U_n_36;
  wire strm_U_n_5;
  wire strm_U_n_6;
  wire strm_U_n_7;
  wire strm_U_n_8;
  wire strm_U_n_9;
  wire strm_empty_n;
  wire strm_full_n;
  wire [31:0]tmp_product;

  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_cols_cast_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_72),
        .Q(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_rows_cast_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_71),
        .Q(ap_sync_reg_channel_write_rows_cast_loc_channel_reg_n_3),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_axiStrm2hlsStrm_32_128_128_1_1_8_4096_s axiStrm2hlsStrm_32_128_128_1_1_8_4096_U0
       (.A({rows_cast_loc_channel_U_n_6,rows_cast_loc_channel_U_n_7,rows_cast_loc_channel_U_n_8,rows_cast_loc_channel_U_n_9,rows_cast_loc_channel_U_n_10,rows_cast_loc_channel_U_n_11,rows_cast_loc_channel_U_n_12,rows_cast_loc_channel_U_n_13,rows_cast_loc_channel_U_n_14,rows_cast_loc_channel_U_n_15,rows_cast_loc_channel_U_n_16,rows_cast_loc_channel_U_n_17,rows_cast_loc_channel_U_n_18,rows_cast_loc_channel_U_n_19,rows_cast_loc_channel_U_n_20,rows_cast_loc_channel_U_n_21,rows_cast_loc_channel_U_n_22}),
        .B({rows_cast_loc_channel_U_n_23,rows_cast_loc_channel_U_n_24,rows_cast_loc_channel_U_n_25,rows_cast_loc_channel_U_n_26,rows_cast_loc_channel_U_n_27,rows_cast_loc_channel_U_n_28,rows_cast_loc_channel_U_n_29,rows_cast_loc_channel_U_n_30,rows_cast_loc_channel_U_n_31,rows_cast_loc_channel_U_n_32,rows_cast_loc_channel_U_n_33,rows_cast_loc_channel_U_n_34}),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg(Q[2]),
        .Q({axiStrm2hlsStrm_32_128_128_1_1_8_4096_U0_ap_ready,axiStrm2hlsStrm_32_128_128_1_1_8_4096_U0_n_6}),
        .\ap_CS_fsm_reg[1]_0 (rows_cast_loc_channel_U_n_5),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_cast_loc_channel_empty_n(cols_cast_loc_channel_empty_n),
        .\din_assign_reg_233_reg[31]_0 (din_assign_reg_233),
        .\din_assign_reg_233_reg[31]_1 (\din_assign_reg_233_reg[31] ),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice),
        .p_reg({cols_cast_loc_channel_U_n_6,cols_cast_loc_channel_U_n_7,cols_cast_loc_channel_U_n_8,cols_cast_loc_channel_U_n_9,cols_cast_loc_channel_U_n_10,cols_cast_loc_channel_U_n_11,cols_cast_loc_channel_U_n_12,cols_cast_loc_channel_U_n_13,cols_cast_loc_channel_U_n_14,cols_cast_loc_channel_U_n_15,cols_cast_loc_channel_U_n_16,cols_cast_loc_channel_U_n_17,cols_cast_loc_channel_U_n_18,cols_cast_loc_channel_U_n_19,cols_cast_loc_channel_U_n_20,cols_cast_loc_channel_U_n_21,cols_cast_loc_channel_U_n_22}),
        .p_reg__0({cols_cast_loc_channel_U_n_23,cols_cast_loc_channel_U_n_24,cols_cast_loc_channel_U_n_25,cols_cast_loc_channel_U_n_26,cols_cast_loc_channel_U_n_27,cols_cast_loc_channel_U_n_28,cols_cast_loc_channel_U_n_29,cols_cast_loc_channel_U_n_30,cols_cast_loc_channel_U_n_31,cols_cast_loc_channel_U_n_32,cols_cast_loc_channel_U_n_33,cols_cast_loc_channel_U_n_34}),
        .rows_cast_loc_channel_empty_n(rows_cast_loc_channel_empty_n),
        .sel(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_img_inp_TREADY),
        .shiftReg_ce(shiftReg_ce),
        .strm_full_n(strm_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_axiStrm2xfMat_32_0_128_128_1_Block_split3_proc axiStrm2xfMat_32_0_128_128_1_Block_split3_proc_U0
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(cols_cast_loc_channel_U_n_5),
        .ap_return_0_preg(ap_return_0_preg),
        .\ap_return_0_preg_reg[28]_0 (tmp_product[28:0]),
        .ap_return_1_preg(ap_return_1_preg),
        .\ap_return_1_preg_reg[28]_0 (p_reg[28:0]),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_loc_c_full_n(cols_loc_c_full_n),
        .dstMat_1_c_full_n(dstMat_1_c_full_n),
        .dstMat_2_c_full_n(dstMat_2_c_full_n),
        .shiftReg_ce(shiftReg_ce_2),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_69));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d2_S cols_cast_loc_channel_U
       (.D({start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_7,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_8,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_9,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_10,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_11,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_12,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_13,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_14,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_15,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_16,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_17,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_18,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_19,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_20,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_21,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_22,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_23,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_24,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_25,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_26,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_27,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_28,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_29,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_30,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_31,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_32,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_33,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_34,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_35}),
        .Q(axiStrm2hlsStrm_32_128_128_1_1_8_4096_U0_ap_ready),
        .\SRL_SIG_reg[0][16] ({cols_cast_loc_channel_U_n_6,cols_cast_loc_channel_U_n_7,cols_cast_loc_channel_U_n_8,cols_cast_loc_channel_U_n_9,cols_cast_loc_channel_U_n_10,cols_cast_loc_channel_U_n_11,cols_cast_loc_channel_U_n_12,cols_cast_loc_channel_U_n_13,cols_cast_loc_channel_U_n_14,cols_cast_loc_channel_U_n_15,cols_cast_loc_channel_U_n_16,cols_cast_loc_channel_U_n_17,cols_cast_loc_channel_U_n_18,cols_cast_loc_channel_U_n_19,cols_cast_loc_channel_U_n_20,cols_cast_loc_channel_U_n_21,cols_cast_loc_channel_U_n_22}),
        .\SRL_SIG_reg[0][28] ({cols_cast_loc_channel_U_n_23,cols_cast_loc_channel_U_n_24,cols_cast_loc_channel_U_n_25,cols_cast_loc_channel_U_n_26,cols_cast_loc_channel_U_n_27,cols_cast_loc_channel_U_n_28,cols_cast_loc_channel_U_n_29,cols_cast_loc_channel_U_n_30,cols_cast_loc_channel_U_n_31,cols_cast_loc_channel_U_n_32,cols_cast_loc_channel_U_n_33,cols_cast_loc_channel_U_n_34}),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_4),
        .ap_done_reg_reg_0(ap_sync_reg_channel_write_rows_cast_loc_channel_reg_n_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(cols_cast_loc_channel_U_n_5),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_cols_cast_loc_channel(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .cols_cast_loc_channel_empty_n(cols_cast_loc_channel_empty_n),
        .cols_cast_loc_channel_full_n(cols_cast_loc_channel_full_n),
        .rows_cast_loc_channel_full_n(rows_cast_loc_channel_full_n),
        .shiftReg_ce(shiftReg_ce_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S cols_loc_c_U
       (.E(start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_68),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_loc_c_empty_n(cols_loc_c_empty_n),
        .cols_loc_c_full_n(cols_loc_c_full_n),
        .hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .internal_empty_n4_out(internal_empty_n4_out),
        .out(cols_loc_c_dout),
        .p_reg(p_reg),
        .shiftReg_ce(shiftReg_ce_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S_25 dstMat_1_c_U
       (.E(start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_68),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dstMat_1_c_empty_n(dstMat_1_c_empty_n),
        .dstMat_1_c_full_n(dstMat_1_c_full_n),
        .hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .internal_empty_n4_out(internal_empty_n4_out),
        .out(dstMat_1_c_dout),
        .shiftReg_ce(shiftReg_ce_2),
        .tmp_product(tmp_product));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d3_S dstMat_2_c_U
       (.E(start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_68),
        .S({dstMat_2_c_U_n_5,dstMat_2_c_U_n_6,dstMat_2_c_U_n_7,dstMat_2_c_U_n_8}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dstMat_2_c_empty_n(dstMat_2_c_empty_n),
        .dstMat_2_c_full_n(dstMat_2_c_full_n),
        .\dstMat_cols_read_reg_97_reg[11] ({dstMat_2_c_U_n_41,dstMat_2_c_U_n_42,dstMat_2_c_U_n_43,dstMat_2_c_U_n_44}),
        .\dstMat_cols_read_reg_97_reg[15] ({dstMat_2_c_U_n_45,dstMat_2_c_U_n_46,dstMat_2_c_U_n_47,dstMat_2_c_U_n_48}),
        .\dstMat_cols_read_reg_97_reg[19] ({dstMat_2_c_U_n_49,dstMat_2_c_U_n_50,dstMat_2_c_U_n_51,dstMat_2_c_U_n_52}),
        .\dstMat_cols_read_reg_97_reg[23] ({dstMat_2_c_U_n_53,dstMat_2_c_U_n_54,dstMat_2_c_U_n_55,dstMat_2_c_U_n_56}),
        .\dstMat_cols_read_reg_97_reg[27] ({dstMat_2_c_U_n_57,dstMat_2_c_U_n_58,dstMat_2_c_U_n_59,dstMat_2_c_U_n_60}),
        .\dstMat_cols_read_reg_97_reg[28] (dstMat_2_c_U_n_61),
        .\dstMat_cols_read_reg_97_reg[7] ({dstMat_2_c_U_n_37,dstMat_2_c_U_n_38,dstMat_2_c_U_n_39,dstMat_2_c_U_n_40}),
        .hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .out(dstMat_2_c_dout),
        .shiftReg_ce(shiftReg_ce_2),
        .sub_ln238_fu_211_p2_carry__6_i_1(p_reg[28:0]),
        .\sub_ln238_reg_868_reg[28] (cols_loc_c_dout[28:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_hlsStrm2xfMat_32_0_128_128_1_16384_s hlsStrm2xfMat_32_0_128_128_1_16384_U0
       (.D(D),
        .E(E),
        .Q(Q),
        .S({dstMat_2_c_U_n_5,dstMat_2_c_U_n_6,dstMat_2_c_U_n_7,dstMat_2_c_U_n_8}),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[5]_0 (hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done(ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done_reg(ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done_reg),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done_reg_0(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg_reg),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg(ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg),
        .cols_loc_c_empty_n(cols_loc_c_empty_n),
        .dstMat_1_c_empty_n(dstMat_1_c_empty_n),
        .dstMat_2_c_empty_n(dstMat_2_c_empty_n),
        .hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_start(hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_start),
        .hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .\icmp_ln251_reg_909_pp0_iter3_reg_reg[0]_0 (\icmp_ln251_reg_909_pp0_iter3_reg_reg[0] ),
        .\icmp_ln276_reg_925_reg[0]_0 (hlsStrm2xfMat_32_0_128_128_1_16384_U0_n_13),
        .\icmp_ln280_reg_974_reg[0]_0 (hlsStrm2xfMat_32_0_128_128_1_16384_U0_n_14),
        .in_mat_418_din(in_mat_418_din),
        .in_mat_data_full_n(in_mat_data_full_n),
        .internal_empty_n_reg(hlsStrm2xfMat_32_0_128_128_1_16384_U0_n_5),
        .out(dstMat_1_c_dout),
        .\p_Val2_s_fu_114_reg[0]_0 (strm_U_n_5),
        .\p_Val2_s_fu_114_reg[10]_0 (strm_U_n_15),
        .\p_Val2_s_fu_114_reg[11]_0 (strm_U_n_16),
        .\p_Val2_s_fu_114_reg[12]_0 (strm_U_n_17),
        .\p_Val2_s_fu_114_reg[13]_0 (strm_U_n_18),
        .\p_Val2_s_fu_114_reg[14]_0 (strm_U_n_19),
        .\p_Val2_s_fu_114_reg[15]_0 (strm_U_n_20),
        .\p_Val2_s_fu_114_reg[16]_0 (strm_U_n_21),
        .\p_Val2_s_fu_114_reg[17]_0 (strm_U_n_22),
        .\p_Val2_s_fu_114_reg[18]_0 (strm_U_n_23),
        .\p_Val2_s_fu_114_reg[19]_0 (strm_U_n_24),
        .\p_Val2_s_fu_114_reg[1]_0 (strm_U_n_6),
        .\p_Val2_s_fu_114_reg[20]_0 (strm_U_n_25),
        .\p_Val2_s_fu_114_reg[21]_0 (strm_U_n_26),
        .\p_Val2_s_fu_114_reg[22]_0 (strm_U_n_27),
        .\p_Val2_s_fu_114_reg[23]_0 (strm_U_n_28),
        .\p_Val2_s_fu_114_reg[24]_0 (strm_U_n_29),
        .\p_Val2_s_fu_114_reg[25]_0 (strm_U_n_30),
        .\p_Val2_s_fu_114_reg[26]_0 (strm_U_n_31),
        .\p_Val2_s_fu_114_reg[27]_0 (strm_U_n_32),
        .\p_Val2_s_fu_114_reg[28]_0 (strm_U_n_33),
        .\p_Val2_s_fu_114_reg[29]_0 (strm_U_n_34),
        .\p_Val2_s_fu_114_reg[2]_0 (strm_U_n_7),
        .\p_Val2_s_fu_114_reg[30]_0 (strm_U_n_35),
        .\p_Val2_s_fu_114_reg[31]_0 (strm_U_n_36),
        .\p_Val2_s_fu_114_reg[3]_0 (strm_U_n_8),
        .\p_Val2_s_fu_114_reg[4]_0 (strm_U_n_9),
        .\p_Val2_s_fu_114_reg[5]_0 (strm_U_n_10),
        .\p_Val2_s_fu_114_reg[6]_0 (strm_U_n_11),
        .\p_Val2_s_fu_114_reg[7]_0 (strm_U_n_12),
        .\p_Val2_s_fu_114_reg[8]_0 (strm_U_n_13),
        .\p_Val2_s_fu_114_reg[9]_0 (strm_U_n_14),
        .p_reg(cols_loc_c_dout),
        .shiftReg_ce(shiftReg_ce_2),
        .strm_empty_n(strm_empty_n),
        .\sub_ln238_reg_868_reg[11]_0 ({dstMat_2_c_U_n_41,dstMat_2_c_U_n_42,dstMat_2_c_U_n_43,dstMat_2_c_U_n_44}),
        .\sub_ln238_reg_868_reg[15]_0 ({dstMat_2_c_U_n_45,dstMat_2_c_U_n_46,dstMat_2_c_U_n_47,dstMat_2_c_U_n_48}),
        .\sub_ln238_reg_868_reg[19]_0 ({dstMat_2_c_U_n_49,dstMat_2_c_U_n_50,dstMat_2_c_U_n_51,dstMat_2_c_U_n_52}),
        .\sub_ln238_reg_868_reg[23]_0 ({dstMat_2_c_U_n_53,dstMat_2_c_U_n_54,dstMat_2_c_U_n_55,dstMat_2_c_U_n_56}),
        .\sub_ln238_reg_868_reg[27]_0 (dstMat_2_c_dout),
        .\sub_ln238_reg_868_reg[27]_1 ({dstMat_2_c_U_n_57,dstMat_2_c_U_n_58,dstMat_2_c_U_n_59,dstMat_2_c_U_n_60}),
        .\sub_ln238_reg_868_reg[28]_0 (dstMat_2_c_U_n_61),
        .\sub_ln238_reg_868_reg[7]_0 ({dstMat_2_c_U_n_37,dstMat_2_c_U_n_38,dstMat_2_c_U_n_39,dstMat_2_c_U_n_40}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d2_S_26 rows_cast_loc_channel_U
       (.A({rows_cast_loc_channel_U_n_6,rows_cast_loc_channel_U_n_7,rows_cast_loc_channel_U_n_8,rows_cast_loc_channel_U_n_9,rows_cast_loc_channel_U_n_10,rows_cast_loc_channel_U_n_11,rows_cast_loc_channel_U_n_12,rows_cast_loc_channel_U_n_13,rows_cast_loc_channel_U_n_14,rows_cast_loc_channel_U_n_15,rows_cast_loc_channel_U_n_16,rows_cast_loc_channel_U_n_17,rows_cast_loc_channel_U_n_18,rows_cast_loc_channel_U_n_19,rows_cast_loc_channel_U_n_20,rows_cast_loc_channel_U_n_21,rows_cast_loc_channel_U_n_22}),
        .B({rows_cast_loc_channel_U_n_23,rows_cast_loc_channel_U_n_24,rows_cast_loc_channel_U_n_25,rows_cast_loc_channel_U_n_26,rows_cast_loc_channel_U_n_27,rows_cast_loc_channel_U_n_28,rows_cast_loc_channel_U_n_29,rows_cast_loc_channel_U_n_30,rows_cast_loc_channel_U_n_31,rows_cast_loc_channel_U_n_32,rows_cast_loc_channel_U_n_33,rows_cast_loc_channel_U_n_34}),
        .D(data),
        .Q({axiStrm2hlsStrm_32_128_128_1_1_8_4096_U0_ap_ready,axiStrm2hlsStrm_32_128_128_1_1_8_4096_U0_n_6}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_cast_loc_channel_empty_n(cols_cast_loc_channel_empty_n),
        .internal_empty_n_reg_0(rows_cast_loc_channel_U_n_5),
        .rows_cast_loc_channel_empty_n(rows_cast_loc_channel_empty_n),
        .rows_cast_loc_channel_full_n(rows_cast_loc_channel_full_n),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0 start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U
       (.D({start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_7,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_8,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_9,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_10,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_11,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_12,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_13,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_14,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_15,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_16,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_17,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_18,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_19,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_20,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_21,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_22,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_23,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_24,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_25,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_26,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_27,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_28,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_29,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_30,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_31,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_32,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_33,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_34,start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_35}),
        .E(start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_68),
        .Q(Q[2:1]),
        .\SRL_SIG_reg[0][28] (p_reg[28:0]),
        .\SRL_SIG_reg[0][28]_0 (tmp_product[28:0]),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_4),
        .ap_return_0_preg(ap_return_0_preg),
        .ap_return_1_preg(ap_return_1_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_71),
        .ap_rst_n_1(start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_72),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_cols_cast_loc_channel(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .ap_sync_reg_channel_write_rows_cast_loc_channel_reg(ap_sync_reg_channel_write_rows_cast_loc_channel_reg_n_3),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg(ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg_0),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg_0(ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg),
        .cols_cast_loc_channel_full_n(cols_cast_loc_channel_full_n),
        .cols_loc_c_full_n(cols_loc_c_full_n),
        .dstMat_1_c_full_n(dstMat_1_c_full_n),
        .dstMat_2_c_full_n(dstMat_2_c_full_n),
        .\dstMat_rows_read_reg_92_reg[28] (data),
        .grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg),
        .grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg_reg(start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_U_n_69),
        .grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg_reg_0(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg_reg),
        .hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_start(hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_start),
        .hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .internal_empty_n4_out(internal_empty_n4_out),
        .\mOutPtr_reg[2]_0 (hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_ready),
        .rows_cast_loc_channel_full_n(rows_cast_loc_channel_full_n),
        .shiftReg_ce(shiftReg_ce_2),
        .shiftReg_ce_0(shiftReg_ce_1),
        .shiftReg_ce_1(shiftReg_ce_0),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S strm_U
       (.D(din_assign_reg_233),
        .\SRL_SIG_reg[0][0] (strm_U_n_5),
        .\SRL_SIG_reg[0][10] (strm_U_n_15),
        .\SRL_SIG_reg[0][11] (strm_U_n_16),
        .\SRL_SIG_reg[0][12] (strm_U_n_17),
        .\SRL_SIG_reg[0][13] (strm_U_n_18),
        .\SRL_SIG_reg[0][14] (strm_U_n_19),
        .\SRL_SIG_reg[0][15] (strm_U_n_20),
        .\SRL_SIG_reg[0][16] (strm_U_n_21),
        .\SRL_SIG_reg[0][17] (strm_U_n_22),
        .\SRL_SIG_reg[0][18] (strm_U_n_23),
        .\SRL_SIG_reg[0][19] (strm_U_n_24),
        .\SRL_SIG_reg[0][1] (strm_U_n_6),
        .\SRL_SIG_reg[0][20] (strm_U_n_25),
        .\SRL_SIG_reg[0][21] (strm_U_n_26),
        .\SRL_SIG_reg[0][22] (strm_U_n_27),
        .\SRL_SIG_reg[0][23] (strm_U_n_28),
        .\SRL_SIG_reg[0][24] (strm_U_n_29),
        .\SRL_SIG_reg[0][25] (strm_U_n_30),
        .\SRL_SIG_reg[0][26] (strm_U_n_31),
        .\SRL_SIG_reg[0][27] (strm_U_n_32),
        .\SRL_SIG_reg[0][28] (strm_U_n_33),
        .\SRL_SIG_reg[0][29] (strm_U_n_34),
        .\SRL_SIG_reg[0][2] (strm_U_n_7),
        .\SRL_SIG_reg[0][30] (strm_U_n_35),
        .\SRL_SIG_reg[0][31] (strm_U_n_36),
        .\SRL_SIG_reg[0][3] (strm_U_n_8),
        .\SRL_SIG_reg[0][4] (strm_U_n_9),
        .\SRL_SIG_reg[0][5] (strm_U_n_10),
        .\SRL_SIG_reg[0][6] (strm_U_n_11),
        .\SRL_SIG_reg[0][7] (strm_U_n_12),
        .\SRL_SIG_reg[0][8] (strm_U_n_13),
        .\SRL_SIG_reg[0][9] (strm_U_n_14),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(hlsStrm2xfMat_32_0_128_128_1_16384_U0_n_13),
        .\mOutPtr_reg[1]_0 (hlsStrm2xfMat_32_0_128_128_1_16384_U0_n_5),
        .\mOutPtr_reg[1]_1 (hlsStrm2xfMat_32_0_128_128_1_16384_U0_n_14),
        .shiftReg_ce(shiftReg_ce),
        .strm_empty_n(strm_empty_n),
        .strm_full_n(strm_full_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_axiStrm2xfMat_32_0_128_128_1_Block_split3_proc
   (ap_done_reg,
    start_once_reg,
    ap_return_0_preg,
    ap_return_1_preg,
    ap_done_reg_reg_0,
    ap_clk,
    ap_rst_n_inv,
    dstMat_2_c_full_n,
    cols_loc_c_full_n,
    dstMat_1_c_full_n,
    start_once_reg_reg_0,
    shiftReg_ce,
    \ap_return_0_preg_reg[28]_0 ,
    \ap_return_1_preg_reg[28]_0 );
  output ap_done_reg;
  output start_once_reg;
  output [28:0]ap_return_0_preg;
  output [28:0]ap_return_1_preg;
  input ap_done_reg_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input dstMat_2_c_full_n;
  input cols_loc_c_full_n;
  input dstMat_1_c_full_n;
  input start_once_reg_reg_0;
  input shiftReg_ce;
  input [28:0]\ap_return_0_preg_reg[28]_0 ;
  input [28:0]\ap_return_1_preg_reg[28]_0 ;

  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [28:0]ap_return_0_preg;
  wire [28:0]\ap_return_0_preg_reg[28]_0 ;
  wire [28:0]ap_return_1_preg;
  wire [28:0]\ap_return_1_preg_reg[28]_0 ;
  wire ap_rst_n_inv;
  wire cols_loc_c_full_n;
  wire dstMat_1_c_full_n;
  wire dstMat_2_c_full_n;
  wire shiftReg_ce;
  wire start_once_reg;
  wire start_once_reg_i_1_n_3;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [0]),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [10]),
        .Q(ap_return_0_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [11]),
        .Q(ap_return_0_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [12]),
        .Q(ap_return_0_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [13]),
        .Q(ap_return_0_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [14]),
        .Q(ap_return_0_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [15]),
        .Q(ap_return_0_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [16]),
        .Q(ap_return_0_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [17]),
        .Q(ap_return_0_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [18]),
        .Q(ap_return_0_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [19]),
        .Q(ap_return_0_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [1]),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [20]),
        .Q(ap_return_0_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [21]),
        .Q(ap_return_0_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [22]),
        .Q(ap_return_0_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [23]),
        .Q(ap_return_0_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [24]),
        .Q(ap_return_0_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [25]),
        .Q(ap_return_0_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [26]),
        .Q(ap_return_0_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [27]),
        .Q(ap_return_0_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [28]),
        .Q(ap_return_0_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [2]),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [3]),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [4]),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [5]),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [6]),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [7]),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [8]),
        .Q(ap_return_0_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [9]),
        .Q(ap_return_0_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [0]),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [10]),
        .Q(ap_return_1_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [11]),
        .Q(ap_return_1_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [12]),
        .Q(ap_return_1_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [13]),
        .Q(ap_return_1_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [14]),
        .Q(ap_return_1_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [15]),
        .Q(ap_return_1_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [16]),
        .Q(ap_return_1_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [17]),
        .Q(ap_return_1_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [18]),
        .Q(ap_return_1_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [19]),
        .Q(ap_return_1_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [1]),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [20]),
        .Q(ap_return_1_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [21]),
        .Q(ap_return_1_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [22]),
        .Q(ap_return_1_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [23]),
        .Q(ap_return_1_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [24]),
        .Q(ap_return_1_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [25]),
        .Q(ap_return_1_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [26]),
        .Q(ap_return_1_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [27]),
        .Q(ap_return_1_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [28]),
        .Q(ap_return_1_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [2]),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [3]),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [4]),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [5]),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [6]),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [7]),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [8]),
        .Q(ap_return_1_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [9]),
        .Q(ap_return_1_preg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFFFFFFFBFFF0000)) 
    start_once_reg_i_1
       (.I0(ap_done_reg),
        .I1(dstMat_2_c_full_n),
        .I2(cols_loc_c_full_n),
        .I3(dstMat_1_c_full_n),
        .I4(start_once_reg_reg_0),
        .I5(start_once_reg),
        .O(start_once_reg_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_3),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_axiStrm2xfMat_32_0_128_128_1_s
   (E,
    \icmp_ln251_reg_909_pp0_iter3_reg_reg[0] ,
    img_inp_TREADY,
    in_mat_418_din,
    Q,
    axiStrm2xfMat_32_0_128_128_1_U0_ap_ready,
    in_mat_data_full_n,
    ap_rst_n,
    img_inp_TVALID,
    ap_rst_n_inv,
    ap_clk,
    D,
    \dstMat_cols_read_reg_97_reg[31]_0 ,
    img_inp_TDATA,
    \ap_CS_fsm_reg[0]_0 );
  output [0:0]E;
  output \icmp_ln251_reg_909_pp0_iter3_reg_reg[0] ;
  output img_inp_TREADY;
  output [7:0]in_mat_418_din;
  output [0:0]Q;
  output axiStrm2xfMat_32_0_128_128_1_U0_ap_ready;
  input in_mat_data_full_n;
  input ap_rst_n;
  input img_inp_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]D;
  input [31:0]\dstMat_cols_read_reg_97_reg[31]_0 ;
  input [31:0]img_inp_TDATA;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;

  wire [31:0]B_V_data_1_data_out;
  wire B_V_data_1_sel;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg_n_3;
  wire axiStrm2xfMat_32_0_128_128_1_U0_ap_ready;
  wire [31:0]dstMat_cols_read_reg_97;
  wire [31:0]\dstMat_cols_read_reg_97_reg[31]_0 ;
  wire [31:0]dstMat_rows_read_reg_92;
  wire grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg;
  wire grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_img_inp_TREADY;
  wire grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_n_11;
  wire grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_n_12;
  wire grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_n_5;
  wire grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_n_7;
  wire \icmp_ln251_reg_909_pp0_iter3_reg_reg[0] ;
  wire [31:0]img_inp_TDATA;
  wire img_inp_TREADY;
  wire img_inp_TVALID;
  wire img_inp_TVALID_int_regslice;
  wire [7:0]in_mat_418_din;
  wire in_mat_data_full_n;

  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_n_5),
        .Q(ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_n_7),
        .Q(ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg_n_3),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [0]),
        .Q(dstMat_cols_read_reg_97[0]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [10]),
        .Q(dstMat_cols_read_reg_97[10]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [11]),
        .Q(dstMat_cols_read_reg_97[11]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [12]),
        .Q(dstMat_cols_read_reg_97[12]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [13]),
        .Q(dstMat_cols_read_reg_97[13]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [14]),
        .Q(dstMat_cols_read_reg_97[14]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [15]),
        .Q(dstMat_cols_read_reg_97[15]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [16]),
        .Q(dstMat_cols_read_reg_97[16]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [17]),
        .Q(dstMat_cols_read_reg_97[17]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [18]),
        .Q(dstMat_cols_read_reg_97[18]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [19]),
        .Q(dstMat_cols_read_reg_97[19]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [1]),
        .Q(dstMat_cols_read_reg_97[1]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [20]),
        .Q(dstMat_cols_read_reg_97[20]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [21]),
        .Q(dstMat_cols_read_reg_97[21]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [22]),
        .Q(dstMat_cols_read_reg_97[22]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [23]),
        .Q(dstMat_cols_read_reg_97[23]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [24]),
        .Q(dstMat_cols_read_reg_97[24]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [25]),
        .Q(dstMat_cols_read_reg_97[25]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [26]),
        .Q(dstMat_cols_read_reg_97[26]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [27]),
        .Q(dstMat_cols_read_reg_97[27]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [28]),
        .Q(dstMat_cols_read_reg_97[28]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [29]),
        .Q(dstMat_cols_read_reg_97[29]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [2]),
        .Q(dstMat_cols_read_reg_97[2]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [30]),
        .Q(dstMat_cols_read_reg_97[30]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [31]),
        .Q(dstMat_cols_read_reg_97[31]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [3]),
        .Q(dstMat_cols_read_reg_97[3]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [4]),
        .Q(dstMat_cols_read_reg_97[4]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [5]),
        .Q(dstMat_cols_read_reg_97[5]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [6]),
        .Q(dstMat_cols_read_reg_97[6]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [7]),
        .Q(dstMat_cols_read_reg_97[7]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [8]),
        .Q(dstMat_cols_read_reg_97[8]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_97_reg[31]_0 [9]),
        .Q(dstMat_cols_read_reg_97[9]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[0]),
        .Q(dstMat_rows_read_reg_92[0]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[10]),
        .Q(dstMat_rows_read_reg_92[10]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[11]),
        .Q(dstMat_rows_read_reg_92[11]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[12]),
        .Q(dstMat_rows_read_reg_92[12]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[13]),
        .Q(dstMat_rows_read_reg_92[13]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[14]),
        .Q(dstMat_rows_read_reg_92[14]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[15]),
        .Q(dstMat_rows_read_reg_92[15]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[16]),
        .Q(dstMat_rows_read_reg_92[16]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[17]),
        .Q(dstMat_rows_read_reg_92[17]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[18]),
        .Q(dstMat_rows_read_reg_92[18]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[19]),
        .Q(dstMat_rows_read_reg_92[19]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[1]),
        .Q(dstMat_rows_read_reg_92[1]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[20]),
        .Q(dstMat_rows_read_reg_92[20]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[21]),
        .Q(dstMat_rows_read_reg_92[21]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[22]),
        .Q(dstMat_rows_read_reg_92[22]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[23]),
        .Q(dstMat_rows_read_reg_92[23]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[24]),
        .Q(dstMat_rows_read_reg_92[24]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[25]),
        .Q(dstMat_rows_read_reg_92[25]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[26]),
        .Q(dstMat_rows_read_reg_92[26]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[27]),
        .Q(dstMat_rows_read_reg_92[27]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[28]),
        .Q(dstMat_rows_read_reg_92[28]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[29]),
        .Q(dstMat_rows_read_reg_92[29]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[2]),
        .Q(dstMat_rows_read_reg_92[2]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[30]),
        .Q(dstMat_rows_read_reg_92[30]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[31]),
        .Q(dstMat_rows_read_reg_92[31]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[3]),
        .Q(dstMat_rows_read_reg_92[3]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[4]),
        .Q(dstMat_rows_read_reg_92[4]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[5]),
        .Q(dstMat_rows_read_reg_92[5]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[6]),
        .Q(dstMat_rows_read_reg_92[6]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[7]),
        .Q(dstMat_rows_read_reg_92[7]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[8]),
        .Q(dstMat_rows_read_reg_92[8]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[9]),
        .Q(dstMat_rows_read_reg_92[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_axiStrm2xfMat_32_0_128_128_1_1 grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76
       (.B_V_data_1_sel(B_V_data_1_sel),
        .D({ap_NS_fsm[2],ap_NS_fsm[0]}),
        .E(E),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,Q}),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[2] (grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_n_11),
        .\ap_CS_fsm_reg[2]_0 (grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done(ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done_reg(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_n_5),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg(axiStrm2xfMat_32_0_128_128_1_U0_ap_ready),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg_0(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_n_7),
        .\din_assign_reg_233_reg[31] (B_V_data_1_data_out),
        .grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg),
        .grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg_reg(ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg_n_3),
        .grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_img_inp_TREADY(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_img_inp_TREADY),
        .\icmp_ln251_reg_909_pp0_iter3_reg_reg[0] (\icmp_ln251_reg_909_pp0_iter3_reg_reg[0] ),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice),
        .in_mat_418_din(in_mat_418_din),
        .in_mat_data_full_n(in_mat_data_full_n),
        .p_reg(dstMat_cols_read_reg_97),
        .tmp_product(dstMat_rows_read_reg_92));
  FDRE #(
    .INIT(1'b0)) 
    grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_n_11),
        .Q(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_regslice_both_24 regslice_both_srcPtr_V_data_V_U
       (.\B_V_data_1_payload_B_reg[31]_0 (B_V_data_1_data_out),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_n_12),
        .\B_V_data_1_state_reg[1]_0 (img_inp_TREADY),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_img_inp_TREADY(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_img_inp_TREADY),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TVALID(img_inp_TVALID),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_control_s_axi
   (int_ap_start_reg_0,
    Block_split1_proc_U0_ap_start,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    rows_in,
    cols_in,
    rows_out,
    cols_out,
    s_axi_control_RDATA,
    interrupt,
    s_axi_control_ARADDR,
    start_once_reg,
    start_for_resize_1_0_128_128_32_32_1_2_U0_full_n,
    start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    shiftReg_ce,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_AWVALID,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    ap_idle);
  output int_ap_start_reg_0;
  output Block_split1_proc_U0_ap_start;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [31:0]rows_in;
  output [31:0]cols_in;
  output [31:0]rows_out;
  output [31:0]cols_out;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input [5:0]s_axi_control_ARADDR;
  input start_once_reg;
  input start_for_resize_1_0_128_128_32_32_1_2_U0_full_n;
  input start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input shiftReg_ce;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input ap_idle;

  wire Block_split1_proc_U0_ap_start;
  wire \FSM_onehot_rstate[1]_i_1_n_3 ;
  wire \FSM_onehot_rstate[2]_i_1_n_3 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_3 ;
  wire \FSM_onehot_wstate[2]_i_1_n_3 ;
  wire \FSM_onehot_wstate[3]_i_1_n_3 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ar_hs;
  wire [31:0]cols_in;
  wire [31:0]cols_out;
  wire [7:1]data0;
  wire int_ap_done_i_1_n_3;
  wire int_ap_done_i_2_n_3;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_3;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_3;
  wire [31:0]int_cols_in0;
  wire \int_cols_in[31]_i_1_n_3 ;
  wire [31:0]int_cols_out0;
  wire \int_cols_out[31]_i_1_n_3 ;
  wire int_gie_i_1_n_3;
  wire int_gie_reg_n_3;
  wire \int_ier[0]_i_1_n_3 ;
  wire \int_ier[1]_i_1_n_3 ;
  wire \int_ier[1]_i_2_n_3 ;
  wire \int_ier_reg_n_3_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire \int_isr_reg_n_3_[0] ;
  wire [31:0]int_rows_in0;
  wire \int_rows_in[31]_i_1_n_3 ;
  wire \int_rows_in[31]_i_3_n_3 ;
  wire [31:0]int_rows_out0;
  wire \int_rows_out[31]_i_1_n_3 ;
  wire \int_rows_out[31]_i_3_n_3 ;
  wire interrupt;
  wire p_0_in;
  wire p_1_in;
  wire [7:2]rdata;
  wire \rdata[0]_i_1_n_3 ;
  wire \rdata[0]_i_3_n_3 ;
  wire \rdata[0]_i_4_n_3 ;
  wire \rdata[0]_i_5_n_3 ;
  wire \rdata[10]_i_1_n_3 ;
  wire \rdata[11]_i_1_n_3 ;
  wire \rdata[12]_i_1_n_3 ;
  wire \rdata[13]_i_1_n_3 ;
  wire \rdata[14]_i_1_n_3 ;
  wire \rdata[15]_i_1_n_3 ;
  wire \rdata[16]_i_1_n_3 ;
  wire \rdata[17]_i_1_n_3 ;
  wire \rdata[18]_i_1_n_3 ;
  wire \rdata[19]_i_1_n_3 ;
  wire \rdata[1]_i_1_n_3 ;
  wire \rdata[1]_i_3_n_3 ;
  wire \rdata[1]_i_4_n_3 ;
  wire \rdata[1]_i_5_n_3 ;
  wire \rdata[1]_i_6_n_3 ;
  wire \rdata[20]_i_1_n_3 ;
  wire \rdata[21]_i_1_n_3 ;
  wire \rdata[22]_i_1_n_3 ;
  wire \rdata[23]_i_1_n_3 ;
  wire \rdata[24]_i_1_n_3 ;
  wire \rdata[25]_i_1_n_3 ;
  wire \rdata[26]_i_1_n_3 ;
  wire \rdata[27]_i_1_n_3 ;
  wire \rdata[28]_i_1_n_3 ;
  wire \rdata[29]_i_1_n_3 ;
  wire \rdata[2]_i_2_n_3 ;
  wire \rdata[2]_i_3_n_3 ;
  wire \rdata[30]_i_1_n_3 ;
  wire \rdata[31]_i_1_n_3 ;
  wire \rdata[31]_i_3_n_3 ;
  wire \rdata[3]_i_2_n_3 ;
  wire \rdata[3]_i_3_n_3 ;
  wire \rdata[4]_i_1_n_3 ;
  wire \rdata[5]_i_1_n_3 ;
  wire \rdata[6]_i_1_n_3 ;
  wire \rdata[7]_i_2_n_3 ;
  wire \rdata[7]_i_3_n_3 ;
  wire \rdata[8]_i_1_n_3 ;
  wire \rdata[9]_i_1_n_3 ;
  wire \rdata_reg[0]_i_2_n_3 ;
  wire \rdata_reg[1]_i_2_n_3 ;
  wire [31:0]rows_in;
  wire [31:0]rows_out;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shiftReg_ce;
  wire start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n;
  wire start_for_resize_1_0_128_128_32_32_1_2_U0_full_n;
  wire start_once_reg;
  wire waddr;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_done;

  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[2]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_3 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_control_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_3 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_3 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    int_ap_done_i_1
       (.I0(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARVALID),
        .I3(int_ap_done_i_2_n_3),
        .I4(data0[1]),
        .O(int_ap_done_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_done_i_2
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(int_ap_done_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_3),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(shiftReg_ce),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(shiftReg_ce),
        .I2(int_ap_start3_out),
        .I3(Block_split1_proc_U0_ap_start),
        .O(int_ap_start_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\int_ier[1]_i_2_n_3 ),
        .I4(\waddr_reg_n_3_[3] ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(Block_split1_proc_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(data0[7]),
        .O(int_auto_restart_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols_in[0]),
        .O(int_cols_in0[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols_in[10]),
        .O(int_cols_in0[10]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols_in[11]),
        .O(int_cols_in0[11]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols_in[12]),
        .O(int_cols_in0[12]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols_in[13]),
        .O(int_cols_in0[13]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols_in[14]),
        .O(int_cols_in0[14]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols_in[15]),
        .O(int_cols_in0[15]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols_in[16]),
        .O(int_cols_in0[16]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols_in[17]),
        .O(int_cols_in0[17]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols_in[18]),
        .O(int_cols_in0[18]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols_in[19]),
        .O(int_cols_in0[19]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols_in[1]),
        .O(int_cols_in0[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols_in[20]),
        .O(int_cols_in0[20]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols_in[21]),
        .O(int_cols_in0[21]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols_in[22]),
        .O(int_cols_in0[22]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols_in[23]),
        .O(int_cols_in0[23]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols_in[24]),
        .O(int_cols_in0[24]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols_in[25]),
        .O(int_cols_in0[25]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols_in[26]),
        .O(int_cols_in0[26]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols_in[27]),
        .O(int_cols_in0[27]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols_in[28]),
        .O(int_cols_in0[28]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols_in[29]),
        .O(int_cols_in0[29]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols_in[2]),
        .O(int_cols_in0[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols_in[30]),
        .O(int_cols_in0[30]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_cols_in[31]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\int_rows_in[31]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[2] ),
        .O(\int_cols_in[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols_in[31]),
        .O(int_cols_in0[31]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols_in[3]),
        .O(int_cols_in0[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols_in[4]),
        .O(int_cols_in0[4]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols_in[5]),
        .O(int_cols_in0[5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols_in[6]),
        .O(int_cols_in0[6]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols_in[7]),
        .O(int_cols_in0[7]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols_in[8]),
        .O(int_cols_in0[8]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_in[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols_in[9]),
        .O(int_cols_in0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[0]),
        .Q(cols_in[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[10]),
        .Q(cols_in[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[11]),
        .Q(cols_in[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[12]),
        .Q(cols_in[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[13]),
        .Q(cols_in[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[14]),
        .Q(cols_in[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[15]),
        .Q(cols_in[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[16]),
        .Q(cols_in[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[17]),
        .Q(cols_in[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[18]),
        .Q(cols_in[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[19]),
        .Q(cols_in[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[1]),
        .Q(cols_in[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[20]),
        .Q(cols_in[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[21]),
        .Q(cols_in[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[22]),
        .Q(cols_in[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[23]),
        .Q(cols_in[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[24]),
        .Q(cols_in[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[25]),
        .Q(cols_in[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[26]),
        .Q(cols_in[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[27]),
        .Q(cols_in[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[28]),
        .Q(cols_in[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[29]),
        .Q(cols_in[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[2]),
        .Q(cols_in[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[30]),
        .Q(cols_in[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[31]),
        .Q(cols_in[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[3]),
        .Q(cols_in[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[4]),
        .Q(cols_in[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[5]),
        .Q(cols_in[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[6]),
        .Q(cols_in[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[7]),
        .Q(cols_in[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[8]),
        .Q(cols_in[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_in_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols_in[31]_i_1_n_3 ),
        .D(int_cols_in0[9]),
        .Q(cols_in[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols_out[0]),
        .O(int_cols_out0[0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols_out[10]),
        .O(int_cols_out0[10]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols_out[11]),
        .O(int_cols_out0[11]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols_out[12]),
        .O(int_cols_out0[12]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols_out[13]),
        .O(int_cols_out0[13]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols_out[14]),
        .O(int_cols_out0[14]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols_out[15]),
        .O(int_cols_out0[15]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols_out[16]),
        .O(int_cols_out0[16]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols_out[17]),
        .O(int_cols_out0[17]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols_out[18]),
        .O(int_cols_out0[18]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols_out[19]),
        .O(int_cols_out0[19]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols_out[1]),
        .O(int_cols_out0[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols_out[20]),
        .O(int_cols_out0[20]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols_out[21]),
        .O(int_cols_out0[21]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols_out[22]),
        .O(int_cols_out0[22]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols_out[23]),
        .O(int_cols_out0[23]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols_out[24]),
        .O(int_cols_out0[24]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols_out[25]),
        .O(int_cols_out0[25]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols_out[26]),
        .O(int_cols_out0[26]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols_out[27]),
        .O(int_cols_out0[27]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols_out[28]),
        .O(int_cols_out0[28]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols_out[29]),
        .O(int_cols_out0[29]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols_out[2]),
        .O(int_cols_out0[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols_out[30]),
        .O(int_cols_out0[30]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_cols_out[31]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\int_rows_out[31]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(\int_cols_out[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols_out[31]),
        .O(int_cols_out0[31]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols_out[3]),
        .O(int_cols_out0[3]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols_out[4]),
        .O(int_cols_out0[4]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols_out[5]),
        .O(int_cols_out0[5]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols_out[6]),
        .O(int_cols_out0[6]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols_out[7]),
        .O(int_cols_out0[7]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols_out[8]),
        .O(int_cols_out0[8]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols_out[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols_out[9]),
        .O(int_cols_out0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[0]),
        .Q(cols_out[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[10]),
        .Q(cols_out[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[11]),
        .Q(cols_out[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[12]),
        .Q(cols_out[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[13]),
        .Q(cols_out[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[14]),
        .Q(cols_out[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[15]),
        .Q(cols_out[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[16]),
        .Q(cols_out[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[17]),
        .Q(cols_out[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[18]),
        .Q(cols_out[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[19]),
        .Q(cols_out[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[1]),
        .Q(cols_out[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[20]),
        .Q(cols_out[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[21]),
        .Q(cols_out[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[22]),
        .Q(cols_out[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[23]),
        .Q(cols_out[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[24]),
        .Q(cols_out[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[25]),
        .Q(cols_out[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[26]),
        .Q(cols_out[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[27]),
        .Q(cols_out[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[28]),
        .Q(cols_out[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[29]),
        .Q(cols_out[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[2]),
        .Q(cols_out[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[30]),
        .Q(cols_out[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[31]),
        .Q(cols_out[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[3]),
        .Q(cols_out[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[4]),
        .Q(cols_out[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[5]),
        .Q(cols_out[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[6]),
        .Q(cols_out[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[7]),
        .Q(cols_out[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[8]),
        .Q(cols_out[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_out_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols_out[31]_i_1_n_3 ),
        .D(int_cols_out0[9]),
        .Q(cols_out[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .I5(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(\waddr_reg_n_3_[3] ),
        .I5(\int_ier_reg_n_3_[0] ),
        .O(\int_ier[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(\waddr_reg_n_3_[3] ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[0] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_control_WVALID),
        .I5(\waddr_reg_n_3_[1] ),
        .O(\int_ier[1]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_3 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_3_[0] ),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .I4(\int_isr_reg_n_3_[0] ),
        .O(\int_isr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\int_ier[1]_i_2_n_3 ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[3] ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(shiftReg_ce),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows_in[0]),
        .O(int_rows_in0[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows_in[10]),
        .O(int_rows_in0[10]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows_in[11]),
        .O(int_rows_in0[11]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows_in[12]),
        .O(int_rows_in0[12]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows_in[13]),
        .O(int_rows_in0[13]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows_in[14]),
        .O(int_rows_in0[14]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows_in[15]),
        .O(int_rows_in0[15]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows_in[16]),
        .O(int_rows_in0[16]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows_in[17]),
        .O(int_rows_in0[17]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows_in[18]),
        .O(int_rows_in0[18]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows_in[19]),
        .O(int_rows_in0[19]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows_in[1]),
        .O(int_rows_in0[1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows_in[20]),
        .O(int_rows_in0[20]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows_in[21]),
        .O(int_rows_in0[21]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows_in[22]),
        .O(int_rows_in0[22]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows_in[23]),
        .O(int_rows_in0[23]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows_in[24]),
        .O(int_rows_in0[24]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows_in[25]),
        .O(int_rows_in0[25]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows_in[26]),
        .O(int_rows_in0[26]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows_in[27]),
        .O(int_rows_in0[27]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows_in[28]),
        .O(int_rows_in0[28]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows_in[29]),
        .O(int_rows_in0[29]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows_in[2]),
        .O(int_rows_in0[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows_in[30]),
        .O(int_rows_in0[30]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_rows_in[31]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_rows_in[31]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[3] ),
        .O(\int_rows_in[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows_in[31]),
        .O(int_rows_in0[31]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_rows_in[31]_i_3 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(s_axi_control_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_3_[0] ),
        .I4(\waddr_reg_n_3_[5] ),
        .O(\int_rows_in[31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows_in[3]),
        .O(int_rows_in0[3]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows_in[4]),
        .O(int_rows_in0[4]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows_in[5]),
        .O(int_rows_in0[5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows_in[6]),
        .O(int_rows_in0[6]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows_in[7]),
        .O(int_rows_in0[7]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows_in[8]),
        .O(int_rows_in0[8]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_in[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows_in[9]),
        .O(int_rows_in0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[0]),
        .Q(rows_in[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[10]),
        .Q(rows_in[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[11]),
        .Q(rows_in[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[12]),
        .Q(rows_in[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[13]),
        .Q(rows_in[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[14]),
        .Q(rows_in[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[15]),
        .Q(rows_in[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[16]),
        .Q(rows_in[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[17]),
        .Q(rows_in[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[18]),
        .Q(rows_in[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[19]),
        .Q(rows_in[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[1]),
        .Q(rows_in[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[20]),
        .Q(rows_in[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[21]),
        .Q(rows_in[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[22]),
        .Q(rows_in[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[23]),
        .Q(rows_in[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[24]),
        .Q(rows_in[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[25]),
        .Q(rows_in[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[26]),
        .Q(rows_in[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[27]),
        .Q(rows_in[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[28]),
        .Q(rows_in[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[29]),
        .Q(rows_in[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[2]),
        .Q(rows_in[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[30]),
        .Q(rows_in[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[31]),
        .Q(rows_in[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[3]),
        .Q(rows_in[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[4]),
        .Q(rows_in[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[5]),
        .Q(rows_in[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[6]),
        .Q(rows_in[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[7]),
        .Q(rows_in[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[8]),
        .Q(rows_in[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_in_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows_in[31]_i_1_n_3 ),
        .D(int_rows_in0[9]),
        .Q(rows_in[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows_out[0]),
        .O(int_rows_out0[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows_out[10]),
        .O(int_rows_out0[10]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows_out[11]),
        .O(int_rows_out0[11]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows_out[12]),
        .O(int_rows_out0[12]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows_out[13]),
        .O(int_rows_out0[13]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows_out[14]),
        .O(int_rows_out0[14]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows_out[15]),
        .O(int_rows_out0[15]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows_out[16]),
        .O(int_rows_out0[16]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows_out[17]),
        .O(int_rows_out0[17]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows_out[18]),
        .O(int_rows_out0[18]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows_out[19]),
        .O(int_rows_out0[19]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows_out[1]),
        .O(int_rows_out0[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows_out[20]),
        .O(int_rows_out0[20]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows_out[21]),
        .O(int_rows_out0[21]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows_out[22]),
        .O(int_rows_out0[22]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows_out[23]),
        .O(int_rows_out0[23]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows_out[24]),
        .O(int_rows_out0[24]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows_out[25]),
        .O(int_rows_out0[25]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows_out[26]),
        .O(int_rows_out0[26]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows_out[27]),
        .O(int_rows_out0[27]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows_out[28]),
        .O(int_rows_out0[28]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows_out[29]),
        .O(int_rows_out0[29]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows_out[2]),
        .O(int_rows_out0[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows_out[30]),
        .O(int_rows_out0[30]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \int_rows_out[31]_i_1 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\int_rows_out[31]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[3] ),
        .O(\int_rows_out[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows_out[31]),
        .O(int_rows_out0[31]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \int_rows_out[31]_i_3 
       (.I0(\waddr_reg_n_3_[0] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_3_[1] ),
        .O(\int_rows_out[31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows_out[3]),
        .O(int_rows_out0[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows_out[4]),
        .O(int_rows_out0[4]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows_out[5]),
        .O(int_rows_out0[5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows_out[6]),
        .O(int_rows_out0[6]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows_out[7]),
        .O(int_rows_out0[7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows_out[8]),
        .O(int_rows_out0[8]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows_out[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows_out[9]),
        .O(int_rows_out0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[0]),
        .Q(rows_out[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[10]),
        .Q(rows_out[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[11]),
        .Q(rows_out[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[12]),
        .Q(rows_out[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[13]),
        .Q(rows_out[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[14]),
        .Q(rows_out[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[15]),
        .Q(rows_out[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[16]),
        .Q(rows_out[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[17]),
        .Q(rows_out[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[18]),
        .Q(rows_out[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[19]),
        .Q(rows_out[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[1]),
        .Q(rows_out[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[20]),
        .Q(rows_out[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[21]),
        .Q(rows_out[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[22]),
        .Q(rows_out[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[23]),
        .Q(rows_out[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[24]),
        .Q(rows_out[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[25]),
        .Q(rows_out[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[26]),
        .Q(rows_out[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[27]),
        .Q(rows_out[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[28]),
        .Q(rows_out[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[29]),
        .Q(rows_out[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[2]),
        .Q(rows_out[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[30]),
        .Q(rows_out[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[31]),
        .Q(rows_out[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[3]),
        .Q(rows_out[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[4]),
        .Q(rows_out[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[5]),
        .Q(rows_out[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[6]),
        .Q(rows_out[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[7]),
        .Q(rows_out[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[8]),
        .Q(rows_out[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_out_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows_out[31]_i_1_n_3 ),
        .D(int_rows_out0[9]),
        .Q(rows_out[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(p_1_in),
        .I1(\int_isr_reg_n_3_[0] ),
        .I2(int_gie_reg_n_3),
        .O(interrupt));
  LUT4 #(
    .INIT(16'h2000)) 
    \mOutPtr[1]_i_2__5 
       (.I0(Block_split1_proc_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_resize_1_0_128_128_32_32_1_2_U0_full_n),
        .I3(start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .O(\rdata[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(int_gie_reg_n_3),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_isr_reg_n_3_[0] ),
        .O(\rdata[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_4 
       (.I0(rows_in[0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(rows_out[0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(Block_split1_proc_U0_ap_start),
        .O(\rdata[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_5 
       (.I0(cols_in[0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(cols_out[0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\int_ier_reg_n_3_[0] ),
        .O(\rdata[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_1 
       (.I0(cols_in[10]),
        .I1(cols_out[10]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[10]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[10]),
        .O(\rdata[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_1 
       (.I0(cols_in[11]),
        .I1(cols_out[11]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[11]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[11]),
        .O(\rdata[11]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_1 
       (.I0(cols_in[12]),
        .I1(cols_out[12]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[12]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[12]),
        .O(\rdata[12]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_1 
       (.I0(cols_in[13]),
        .I1(cols_out[13]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[13]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[13]),
        .O(\rdata[13]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_1 
       (.I0(cols_in[14]),
        .I1(cols_out[14]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[14]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[14]),
        .O(\rdata[14]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_1 
       (.I0(cols_in[15]),
        .I1(cols_out[15]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[15]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[15]),
        .O(\rdata[15]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_1 
       (.I0(cols_in[16]),
        .I1(cols_out[16]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[16]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[16]),
        .O(\rdata[16]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_1 
       (.I0(cols_in[17]),
        .I1(cols_out[17]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[17]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[17]),
        .O(\rdata[17]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_1 
       (.I0(cols_in[18]),
        .I1(cols_out[18]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[18]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[18]),
        .O(\rdata[18]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_1 
       (.I0(cols_in[19]),
        .I1(cols_out[19]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[19]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[19]),
        .O(\rdata[19]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h000000002222E222)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(p_1_in),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\rdata[1]_i_3_n_3 ),
        .I5(\rdata[1]_i_4_n_3 ),
        .O(\rdata[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_4 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(\rdata[1]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_5 
       (.I0(rows_in[1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(rows_out[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(data0[1]),
        .O(\rdata[1]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_6 
       (.I0(cols_in[1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(cols_out[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(p_0_in),
        .O(\rdata[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_1 
       (.I0(cols_in[20]),
        .I1(cols_out[20]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[20]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[20]),
        .O(\rdata[20]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_1 
       (.I0(cols_in[21]),
        .I1(cols_out[21]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[21]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[21]),
        .O(\rdata[21]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_1 
       (.I0(cols_in[22]),
        .I1(cols_out[22]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[22]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[22]),
        .O(\rdata[22]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_1 
       (.I0(cols_in[23]),
        .I1(cols_out[23]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[23]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[23]),
        .O(\rdata[23]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_1 
       (.I0(cols_in[24]),
        .I1(cols_out[24]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[24]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[24]),
        .O(\rdata[24]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_1 
       (.I0(cols_in[25]),
        .I1(cols_out[25]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[25]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[25]),
        .O(\rdata[25]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_1 
       (.I0(cols_in[26]),
        .I1(cols_out[26]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[26]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[26]),
        .O(\rdata[26]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_1 
       (.I0(cols_in[27]),
        .I1(cols_out[27]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[27]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[27]),
        .O(\rdata[27]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_1 
       (.I0(cols_in[28]),
        .I1(cols_out[28]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[28]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[28]),
        .O(\rdata[28]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_1 
       (.I0(cols_in[29]),
        .I1(cols_out[29]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[29]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[29]),
        .O(\rdata[29]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[2]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[2]_i_2_n_3 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[2]_i_3_n_3 ),
        .O(rdata[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_2 
       (.I0(rows_in[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(rows_out[2]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(data0[2]),
        .O(\rdata[2]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[2]_i_3 
       (.I0(cols_in[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(cols_out[2]),
        .O(\rdata[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_1 
       (.I0(cols_in[30]),
        .I1(cols_out[30]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[30]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[30]),
        .O(\rdata[30]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA88A)) 
    \rdata[31]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_3 
       (.I0(cols_in[31]),
        .I1(cols_out[31]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[31]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[31]),
        .O(\rdata[31]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[3]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[3]_i_2_n_3 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[3]_i_3_n_3 ),
        .O(rdata[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_2 
       (.I0(rows_in[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(rows_out[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(data0[3]),
        .O(\rdata[3]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[3]_i_3 
       (.I0(cols_in[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(cols_out[3]),
        .O(\rdata[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_1 
       (.I0(cols_in[4]),
        .I1(cols_out[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[4]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[4]),
        .O(\rdata[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_1 
       (.I0(cols_in[5]),
        .I1(cols_out[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[5]),
        .O(\rdata[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_1 
       (.I0(cols_in[6]),
        .I1(cols_out[6]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[6]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[6]),
        .O(\rdata[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[7]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[7]_i_2_n_3 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[7]_i_3_n_3 ),
        .O(rdata[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_2 
       (.I0(rows_in[7]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(rows_out[7]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(data0[7]),
        .O(\rdata[7]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[7]_i_3 
       (.I0(cols_in[7]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(cols_out[7]),
        .O(\rdata[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_1 
       (.I0(cols_in[8]),
        .I1(cols_out[8]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[8]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[8]),
        .O(\rdata[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_1 
       (.I0(cols_in[9]),
        .I1(cols_out[9]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(rows_in[9]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows_out[9]),
        .O(\rdata[9]_i_1_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_2 
       (.I0(\rdata[0]_i_4_n_3 ),
        .I1(\rdata[0]_i_5_n_3 ),
        .O(\rdata_reg[0]_i_2_n_3 ),
        .S(s_axi_control_ARADDR[3]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_2 
       (.I0(\rdata[1]_i_5_n_3 ),
        .I1(\rdata[1]_i_6_n_3 ),
        .O(\rdata_reg[1]_i_2_n_3 ),
        .S(s_axi_control_ARADDR[3]));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_3 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_3_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d2_S
   (cols_cast_loc_channel_full_n,
    cols_cast_loc_channel_empty_n,
    ap_rst_n_0,
    \SRL_SIG_reg[0][16] ,
    \SRL_SIG_reg[0][28] ,
    ap_clk,
    ap_rst_n,
    ap_sync_reg_channel_write_cols_cast_loc_channel,
    rows_cast_loc_channel_full_n,
    ap_done_reg_reg,
    ap_done_reg_reg_0,
    shiftReg_ce,
    Q,
    ap_rst_n_inv,
    D);
  output cols_cast_loc_channel_full_n;
  output cols_cast_loc_channel_empty_n;
  output ap_rst_n_0;
  output [16:0]\SRL_SIG_reg[0][16] ;
  output [11:0]\SRL_SIG_reg[0][28] ;
  input ap_clk;
  input ap_rst_n;
  input ap_sync_reg_channel_write_cols_cast_loc_channel;
  input rows_cast_loc_channel_full_n;
  input ap_done_reg_reg;
  input ap_done_reg_reg_0;
  input shiftReg_ce;
  input [0:0]Q;
  input ap_rst_n_inv;
  input [28:0]D;

  wire [28:0]D;
  wire [0:0]Q;
  wire [16:0]\SRL_SIG_reg[0][16] ;
  wire [11:0]\SRL_SIG_reg[0][28] ;
  wire ap_clk;
  wire ap_done_reg_reg;
  wire ap_done_reg_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_cols_cast_loc_channel;
  wire cols_cast_loc_channel_empty_n;
  wire cols_cast_loc_channel_full_n;
  wire internal_empty_n_i_1__0_n_3;
  wire internal_full_n_i_1__0_n_3;
  wire internal_full_n_i_2__1_n_3;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire rows_cast_loc_channel_full_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d2_S_shiftReg_30 U_resize_accel_fifo_w29_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][16]_0 (\SRL_SIG_reg[0][16] ),
        .\SRL_SIG_reg[0][28]_0 (\SRL_SIG_reg[0][28] ),
        .ap_clk(ap_clk),
        .p_reg(\mOutPtr_reg_n_3_[1] ),
        .p_reg_0(\mOutPtr_reg_n_3_[0] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h00000202000002AA)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(cols_cast_loc_channel_full_n),
        .I2(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .I3(rows_cast_loc_channel_full_n),
        .I4(ap_done_reg_reg),
        .I5(ap_done_reg_reg_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(cols_cast_loc_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_3),
        .Q(cols_cast_loc_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__0
       (.I0(cols_cast_loc_channel_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_i_2__1_n_3),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__1
       (.I0(cols_cast_loc_channel_empty_n),
        .I1(Q),
        .O(internal_full_n_i_2__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_3),
        .Q(cols_cast_loc_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(cols_cast_loc_channel_empty_n),
        .I1(Q),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(Q),
        .I3(cols_cast_loc_channel_empty_n),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w29_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d2_S_26
   (rows_cast_loc_channel_full_n,
    rows_cast_loc_channel_empty_n,
    internal_empty_n_reg_0,
    A,
    B,
    ap_clk,
    shiftReg_ce,
    ap_rst_n,
    Q,
    cols_cast_loc_channel_empty_n,
    ap_rst_n_inv,
    D);
  output rows_cast_loc_channel_full_n;
  output rows_cast_loc_channel_empty_n;
  output internal_empty_n_reg_0;
  output [16:0]A;
  output [11:0]B;
  input ap_clk;
  input shiftReg_ce;
  input ap_rst_n;
  input [1:0]Q;
  input cols_cast_loc_channel_empty_n;
  input ap_rst_n_inv;
  input [28:0]D;

  wire [16:0]A;
  wire [11:0]B;
  wire [28:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_cast_loc_channel_empty_n;
  wire internal_empty_n_i_1_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1_n_3;
  wire internal_full_n_i_2__0_n_3;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire rows_cast_loc_channel_empty_n;
  wire rows_cast_loc_channel_full_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d2_S_shiftReg U_resize_accel_fifo_w29_d2_S_ram
       (.A(A),
        .B(B),
        .D(D),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce),
        .tmp_product(\mOutPtr_reg_n_3_[1] ),
        .tmp_product_0(\mOutPtr_reg_n_3_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(rows_cast_loc_channel_empty_n),
        .I1(cols_cast_loc_channel_empty_n),
        .I2(Q[0]),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(shiftReg_ce),
        .I4(rows_cast_loc_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_3),
        .Q(rows_cast_loc_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1
       (.I0(rows_cast_loc_channel_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_i_2__0_n_3),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__0
       (.I0(rows_cast_loc_channel_empty_n),
        .I1(Q[1]),
        .O(internal_full_n_i_2__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_3),
        .Q(rows_cast_loc_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(rows_cast_loc_channel_empty_n),
        .I1(Q[1]),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(Q[1]),
        .I3(rows_cast_loc_channel_empty_n),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d2_S_shiftReg
   (A,
    B,
    tmp_product,
    tmp_product_0,
    shiftReg_ce,
    D,
    ap_clk);
  output [16:0]A;
  output [11:0]B;
  input tmp_product;
  input tmp_product_0;
  input shiftReg_ce;
  input [28:0]D;
  input ap_clk;

  wire [16:0]A;
  wire [11:0]B;
  wire [28:0]D;
  wire [28:0]\SRL_SIG_reg[0]_0 ;
  wire [28:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;
  wire tmp_product;
  wire tmp_product_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_10
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_11
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_12
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_13
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_2
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(B[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_3
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(B[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_4
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(B[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_5
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(B[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_6
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_7
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_8
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_9
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_1
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(A[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_10
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_11
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(A[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_12
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_13
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_14
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_15
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_16
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_17
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(A[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_2
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(A[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_3
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(A[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_4
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(A[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_5
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(A[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_6
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(A[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_7
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(A[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_8
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(A[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_9
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(A[8]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w29_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d2_S_shiftReg_30
   (\SRL_SIG_reg[0][16]_0 ,
    \SRL_SIG_reg[0][28]_0 ,
    p_reg,
    p_reg_0,
    shiftReg_ce,
    D,
    ap_clk);
  output [16:0]\SRL_SIG_reg[0][16]_0 ;
  output [11:0]\SRL_SIG_reg[0][28]_0 ;
  input p_reg;
  input p_reg_0;
  input shiftReg_ce;
  input [28:0]D;
  input ap_clk;

  wire [28:0]D;
  wire [16:0]\SRL_SIG_reg[0][16]_0 ;
  wire [11:0]\SRL_SIG_reg[0][28]_0 ;
  wire \SRL_SIG_reg_n_3_[0][0] ;
  wire \SRL_SIG_reg_n_3_[0][10] ;
  wire \SRL_SIG_reg_n_3_[0][11] ;
  wire \SRL_SIG_reg_n_3_[0][12] ;
  wire \SRL_SIG_reg_n_3_[0][13] ;
  wire \SRL_SIG_reg_n_3_[0][14] ;
  wire \SRL_SIG_reg_n_3_[0][15] ;
  wire \SRL_SIG_reg_n_3_[0][16] ;
  wire \SRL_SIG_reg_n_3_[0][17] ;
  wire \SRL_SIG_reg_n_3_[0][18] ;
  wire \SRL_SIG_reg_n_3_[0][19] ;
  wire \SRL_SIG_reg_n_3_[0][1] ;
  wire \SRL_SIG_reg_n_3_[0][20] ;
  wire \SRL_SIG_reg_n_3_[0][21] ;
  wire \SRL_SIG_reg_n_3_[0][22] ;
  wire \SRL_SIG_reg_n_3_[0][23] ;
  wire \SRL_SIG_reg_n_3_[0][24] ;
  wire \SRL_SIG_reg_n_3_[0][25] ;
  wire \SRL_SIG_reg_n_3_[0][26] ;
  wire \SRL_SIG_reg_n_3_[0][27] ;
  wire \SRL_SIG_reg_n_3_[0][28] ;
  wire \SRL_SIG_reg_n_3_[0][2] ;
  wire \SRL_SIG_reg_n_3_[0][3] ;
  wire \SRL_SIG_reg_n_3_[0][4] ;
  wire \SRL_SIG_reg_n_3_[0][5] ;
  wire \SRL_SIG_reg_n_3_[0][6] ;
  wire \SRL_SIG_reg_n_3_[0][7] ;
  wire \SRL_SIG_reg_n_3_[0][8] ;
  wire \SRL_SIG_reg_n_3_[0][9] ;
  wire \SRL_SIG_reg_n_3_[1][0] ;
  wire \SRL_SIG_reg_n_3_[1][10] ;
  wire \SRL_SIG_reg_n_3_[1][11] ;
  wire \SRL_SIG_reg_n_3_[1][12] ;
  wire \SRL_SIG_reg_n_3_[1][13] ;
  wire \SRL_SIG_reg_n_3_[1][14] ;
  wire \SRL_SIG_reg_n_3_[1][15] ;
  wire \SRL_SIG_reg_n_3_[1][16] ;
  wire \SRL_SIG_reg_n_3_[1][17] ;
  wire \SRL_SIG_reg_n_3_[1][18] ;
  wire \SRL_SIG_reg_n_3_[1][19] ;
  wire \SRL_SIG_reg_n_3_[1][1] ;
  wire \SRL_SIG_reg_n_3_[1][20] ;
  wire \SRL_SIG_reg_n_3_[1][21] ;
  wire \SRL_SIG_reg_n_3_[1][22] ;
  wire \SRL_SIG_reg_n_3_[1][23] ;
  wire \SRL_SIG_reg_n_3_[1][24] ;
  wire \SRL_SIG_reg_n_3_[1][25] ;
  wire \SRL_SIG_reg_n_3_[1][26] ;
  wire \SRL_SIG_reg_n_3_[1][27] ;
  wire \SRL_SIG_reg_n_3_[1][28] ;
  wire \SRL_SIG_reg_n_3_[1][2] ;
  wire \SRL_SIG_reg_n_3_[1][3] ;
  wire \SRL_SIG_reg_n_3_[1][4] ;
  wire \SRL_SIG_reg_n_3_[1][5] ;
  wire \SRL_SIG_reg_n_3_[1][6] ;
  wire \SRL_SIG_reg_n_3_[1][7] ;
  wire \SRL_SIG_reg_n_3_[1][8] ;
  wire \SRL_SIG_reg_n_3_[1][9] ;
  wire ap_clk;
  wire p_reg;
  wire p_reg_0;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_3_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_3_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_3_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_3_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_3_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_3_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg_n_3_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg_n_3_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg_n_3_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg_n_3_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg_n_3_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_3_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg_n_3_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg_n_3_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg_n_3_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg_n_3_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg_n_3_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg_n_3_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg_n_3_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg_n_3_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg_n_3_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_3_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_3_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_3_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_3_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_3_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_3_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_3_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_3_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][0] ),
        .Q(\SRL_SIG_reg_n_3_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][10] ),
        .Q(\SRL_SIG_reg_n_3_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][11] ),
        .Q(\SRL_SIG_reg_n_3_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][12] ),
        .Q(\SRL_SIG_reg_n_3_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][13] ),
        .Q(\SRL_SIG_reg_n_3_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][14] ),
        .Q(\SRL_SIG_reg_n_3_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][15] ),
        .Q(\SRL_SIG_reg_n_3_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][16] ),
        .Q(\SRL_SIG_reg_n_3_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][17] ),
        .Q(\SRL_SIG_reg_n_3_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][18] ),
        .Q(\SRL_SIG_reg_n_3_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][19] ),
        .Q(\SRL_SIG_reg_n_3_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][1] ),
        .Q(\SRL_SIG_reg_n_3_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][20] ),
        .Q(\SRL_SIG_reg_n_3_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][21] ),
        .Q(\SRL_SIG_reg_n_3_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][22] ),
        .Q(\SRL_SIG_reg_n_3_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][23] ),
        .Q(\SRL_SIG_reg_n_3_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][24] ),
        .Q(\SRL_SIG_reg_n_3_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][25] ),
        .Q(\SRL_SIG_reg_n_3_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][26] ),
        .Q(\SRL_SIG_reg_n_3_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][27] ),
        .Q(\SRL_SIG_reg_n_3_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][28] ),
        .Q(\SRL_SIG_reg_n_3_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][2] ),
        .Q(\SRL_SIG_reg_n_3_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][3] ),
        .Q(\SRL_SIG_reg_n_3_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][4] ),
        .Q(\SRL_SIG_reg_n_3_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][5] ),
        .Q(\SRL_SIG_reg_n_3_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][6] ),
        .Q(\SRL_SIG_reg_n_3_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][7] ),
        .Q(\SRL_SIG_reg_n_3_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][8] ),
        .Q(\SRL_SIG_reg_n_3_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][9] ),
        .Q(\SRL_SIG_reg_n_3_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_1
       (.I0(\SRL_SIG_reg_n_3_[0][28] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][28] ),
        .O(\SRL_SIG_reg[0][28]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_10
       (.I0(\SRL_SIG_reg_n_3_[0][19] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][19] ),
        .O(\SRL_SIG_reg[0][28]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_11
       (.I0(\SRL_SIG_reg_n_3_[0][18] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][18] ),
        .O(\SRL_SIG_reg[0][28]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_12
       (.I0(\SRL_SIG_reg_n_3_[0][17] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][17] ),
        .O(\SRL_SIG_reg[0][28]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_2
       (.I0(\SRL_SIG_reg_n_3_[0][27] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][27] ),
        .O(\SRL_SIG_reg[0][28]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_3
       (.I0(\SRL_SIG_reg_n_3_[0][26] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][26] ),
        .O(\SRL_SIG_reg[0][28]_0 [9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_4
       (.I0(\SRL_SIG_reg_n_3_[0][25] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][25] ),
        .O(\SRL_SIG_reg[0][28]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_5
       (.I0(\SRL_SIG_reg_n_3_[0][24] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][24] ),
        .O(\SRL_SIG_reg[0][28]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_6
       (.I0(\SRL_SIG_reg_n_3_[0][23] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][23] ),
        .O(\SRL_SIG_reg[0][28]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_7
       (.I0(\SRL_SIG_reg_n_3_[0][22] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][22] ),
        .O(\SRL_SIG_reg[0][28]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_8
       (.I0(\SRL_SIG_reg_n_3_[0][21] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][21] ),
        .O(\SRL_SIG_reg[0][28]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_9
       (.I0(\SRL_SIG_reg_n_3_[0][20] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][20] ),
        .O(\SRL_SIG_reg[0][28]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_14
       (.I0(\SRL_SIG_reg_n_3_[0][16] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][16] ),
        .O(\SRL_SIG_reg[0][16]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_15
       (.I0(\SRL_SIG_reg_n_3_[0][15] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][15] ),
        .O(\SRL_SIG_reg[0][16]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_16
       (.I0(\SRL_SIG_reg_n_3_[0][14] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][14] ),
        .O(\SRL_SIG_reg[0][16]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_17
       (.I0(\SRL_SIG_reg_n_3_[0][13] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][13] ),
        .O(\SRL_SIG_reg[0][16]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_18
       (.I0(\SRL_SIG_reg_n_3_[0][12] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][12] ),
        .O(\SRL_SIG_reg[0][16]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_19
       (.I0(\SRL_SIG_reg_n_3_[0][11] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][11] ),
        .O(\SRL_SIG_reg[0][16]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_20
       (.I0(\SRL_SIG_reg_n_3_[0][10] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][10] ),
        .O(\SRL_SIG_reg[0][16]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_21
       (.I0(\SRL_SIG_reg_n_3_[0][9] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][9] ),
        .O(\SRL_SIG_reg[0][16]_0 [9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_22
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .O(\SRL_SIG_reg[0][16]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_23
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .O(\SRL_SIG_reg[0][16]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_24
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .O(\SRL_SIG_reg[0][16]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_25
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .O(\SRL_SIG_reg[0][16]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_26
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .O(\SRL_SIG_reg[0][16]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_27
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(\SRL_SIG_reg[0][16]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_28
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .O(\SRL_SIG_reg[0][16]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_29
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .O(\SRL_SIG_reg[0][16]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_30
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .O(\SRL_SIG_reg[0][16]_0 [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d2_S_x
   (srcMat_2_c_full_n,
    srcMat_2_c_empty_n,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[0][28] ,
    ap_clk,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg,
    start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n,
    start_once_reg,
    ap_rst_n,
    D,
    shiftReg_ce,
    Q,
    xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start,
    srcMat_1_c_empty_n,
    cols_cast_loc_c_full_n,
    srcMat_1_c_full_n,
    ap_done_reg,
    rows_cast_loc_c_full_n,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][28]_0 );
  output srcMat_2_c_full_n;
  output srcMat_2_c_empty_n;
  output grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg;
  output internal_empty_n_reg_0;
  output [28:0]\SRL_SIG_reg[0][28] ;
  input ap_clk;
  input grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg;
  input start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n;
  input start_once_reg;
  input ap_rst_n;
  input [0:0]D;
  input shiftReg_ce;
  input [0:0]Q;
  input xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;
  input srcMat_1_c_empty_n;
  input cols_cast_loc_c_full_n;
  input srcMat_1_c_full_n;
  input ap_done_reg;
  input rows_cast_loc_c_full_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [28:0]\SRL_SIG_reg[0][28]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [28:0]\SRL_SIG_reg[0][28] ;
  wire [28:0]\SRL_SIG_reg[0][28]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_cast_loc_c_full_n;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg;
  wire internal_empty_n_i_1__7_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__7_n_3;
  wire \mOutPtr[0]_i_1__3_n_3 ;
  wire \mOutPtr[1]_i_1__0_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire rows_cast_loc_c_full_n;
  wire shiftReg_ce;
  wire srcMat_1_c_empty_n;
  wire srcMat_1_c_full_n;
  wire srcMat_2_c_empty_n;
  wire srcMat_2_c_full_n;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_2_n_3;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d2_S_x_shiftReg U_resize_accel_fifo_w29_d2_S_x_ram
       (.Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][28]_0 (\SRL_SIG_reg[0][28] ),
        .\SRL_SIG_reg[0][28]_1 (\SRL_SIG_reg[0][28]_0 ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(D),
        .I3(shiftReg_ce),
        .I4(srcMat_2_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__7_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_3),
        .Q(srcMat_2_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__7
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(srcMat_2_c_full_n),
        .I3(ap_rst_n),
        .I4(D),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__7_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_3),
        .Q(srcMat_2_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__0 
       (.I0(internal_empty_n_reg_0),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[1]_i_3 
       (.I0(srcMat_2_c_empty_n),
        .I1(Q),
        .I2(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start),
        .I3(srcMat_1_c_empty_n),
        .I4(shiftReg_ce),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBB80)) 
    start_once_reg_i_1__1
       (.I0(start_once_reg_i_2_n_3),
        .I1(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .I2(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .I3(start_once_reg),
        .O(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    start_once_reg_i_2
       (.I0(srcMat_2_c_full_n),
        .I1(cols_cast_loc_c_full_n),
        .I2(srcMat_1_c_full_n),
        .I3(ap_done_reg),
        .I4(rows_cast_loc_c_full_n),
        .O(start_once_reg_i_2_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d2_S_x_shiftReg
   (\SRL_SIG_reg[0][28]_0 ,
    Q,
    shiftReg_ce,
    \SRL_SIG_reg[0][28]_1 ,
    ap_clk);
  output [28:0]\SRL_SIG_reg[0][28]_0 ;
  input [1:0]Q;
  input shiftReg_ce;
  input [28:0]\SRL_SIG_reg[0][28]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire [28:0]\SRL_SIG_reg[0][28]_0 ;
  wire [28:0]\SRL_SIG_reg[0][28]_1 ;
  wire \SRL_SIG_reg_n_3_[0][0] ;
  wire \SRL_SIG_reg_n_3_[0][10] ;
  wire \SRL_SIG_reg_n_3_[0][11] ;
  wire \SRL_SIG_reg_n_3_[0][12] ;
  wire \SRL_SIG_reg_n_3_[0][13] ;
  wire \SRL_SIG_reg_n_3_[0][14] ;
  wire \SRL_SIG_reg_n_3_[0][15] ;
  wire \SRL_SIG_reg_n_3_[0][16] ;
  wire \SRL_SIG_reg_n_3_[0][17] ;
  wire \SRL_SIG_reg_n_3_[0][18] ;
  wire \SRL_SIG_reg_n_3_[0][19] ;
  wire \SRL_SIG_reg_n_3_[0][1] ;
  wire \SRL_SIG_reg_n_3_[0][20] ;
  wire \SRL_SIG_reg_n_3_[0][21] ;
  wire \SRL_SIG_reg_n_3_[0][22] ;
  wire \SRL_SIG_reg_n_3_[0][23] ;
  wire \SRL_SIG_reg_n_3_[0][24] ;
  wire \SRL_SIG_reg_n_3_[0][25] ;
  wire \SRL_SIG_reg_n_3_[0][26] ;
  wire \SRL_SIG_reg_n_3_[0][27] ;
  wire \SRL_SIG_reg_n_3_[0][28] ;
  wire \SRL_SIG_reg_n_3_[0][2] ;
  wire \SRL_SIG_reg_n_3_[0][3] ;
  wire \SRL_SIG_reg_n_3_[0][4] ;
  wire \SRL_SIG_reg_n_3_[0][5] ;
  wire \SRL_SIG_reg_n_3_[0][6] ;
  wire \SRL_SIG_reg_n_3_[0][7] ;
  wire \SRL_SIG_reg_n_3_[0][8] ;
  wire \SRL_SIG_reg_n_3_[0][9] ;
  wire \SRL_SIG_reg_n_3_[1][0] ;
  wire \SRL_SIG_reg_n_3_[1][10] ;
  wire \SRL_SIG_reg_n_3_[1][11] ;
  wire \SRL_SIG_reg_n_3_[1][12] ;
  wire \SRL_SIG_reg_n_3_[1][13] ;
  wire \SRL_SIG_reg_n_3_[1][14] ;
  wire \SRL_SIG_reg_n_3_[1][15] ;
  wire \SRL_SIG_reg_n_3_[1][16] ;
  wire \SRL_SIG_reg_n_3_[1][17] ;
  wire \SRL_SIG_reg_n_3_[1][18] ;
  wire \SRL_SIG_reg_n_3_[1][19] ;
  wire \SRL_SIG_reg_n_3_[1][1] ;
  wire \SRL_SIG_reg_n_3_[1][20] ;
  wire \SRL_SIG_reg_n_3_[1][21] ;
  wire \SRL_SIG_reg_n_3_[1][22] ;
  wire \SRL_SIG_reg_n_3_[1][23] ;
  wire \SRL_SIG_reg_n_3_[1][24] ;
  wire \SRL_SIG_reg_n_3_[1][25] ;
  wire \SRL_SIG_reg_n_3_[1][26] ;
  wire \SRL_SIG_reg_n_3_[1][27] ;
  wire \SRL_SIG_reg_n_3_[1][28] ;
  wire \SRL_SIG_reg_n_3_[1][2] ;
  wire \SRL_SIG_reg_n_3_[1][3] ;
  wire \SRL_SIG_reg_n_3_[1][4] ;
  wire \SRL_SIG_reg_n_3_[1][5] ;
  wire \SRL_SIG_reg_n_3_[1][6] ;
  wire \SRL_SIG_reg_n_3_[1][7] ;
  wire \SRL_SIG_reg_n_3_[1][8] ;
  wire \SRL_SIG_reg_n_3_[1][9] ;
  wire ap_clk;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [0]),
        .Q(\SRL_SIG_reg_n_3_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [10]),
        .Q(\SRL_SIG_reg_n_3_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [11]),
        .Q(\SRL_SIG_reg_n_3_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [12]),
        .Q(\SRL_SIG_reg_n_3_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [13]),
        .Q(\SRL_SIG_reg_n_3_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [14]),
        .Q(\SRL_SIG_reg_n_3_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [15]),
        .Q(\SRL_SIG_reg_n_3_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [16]),
        .Q(\SRL_SIG_reg_n_3_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [17]),
        .Q(\SRL_SIG_reg_n_3_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [18]),
        .Q(\SRL_SIG_reg_n_3_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [19]),
        .Q(\SRL_SIG_reg_n_3_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [1]),
        .Q(\SRL_SIG_reg_n_3_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [20]),
        .Q(\SRL_SIG_reg_n_3_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [21]),
        .Q(\SRL_SIG_reg_n_3_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [22]),
        .Q(\SRL_SIG_reg_n_3_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [23]),
        .Q(\SRL_SIG_reg_n_3_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [24]),
        .Q(\SRL_SIG_reg_n_3_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [25]),
        .Q(\SRL_SIG_reg_n_3_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [26]),
        .Q(\SRL_SIG_reg_n_3_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [27]),
        .Q(\SRL_SIG_reg_n_3_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [28]),
        .Q(\SRL_SIG_reg_n_3_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [2]),
        .Q(\SRL_SIG_reg_n_3_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [3]),
        .Q(\SRL_SIG_reg_n_3_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [4]),
        .Q(\SRL_SIG_reg_n_3_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [5]),
        .Q(\SRL_SIG_reg_n_3_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [6]),
        .Q(\SRL_SIG_reg_n_3_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [7]),
        .Q(\SRL_SIG_reg_n_3_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [8]),
        .Q(\SRL_SIG_reg_n_3_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [9]),
        .Q(\SRL_SIG_reg_n_3_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][0] ),
        .Q(\SRL_SIG_reg_n_3_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][10] ),
        .Q(\SRL_SIG_reg_n_3_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][11] ),
        .Q(\SRL_SIG_reg_n_3_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][12] ),
        .Q(\SRL_SIG_reg_n_3_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][13] ),
        .Q(\SRL_SIG_reg_n_3_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][14] ),
        .Q(\SRL_SIG_reg_n_3_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][15] ),
        .Q(\SRL_SIG_reg_n_3_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][16] ),
        .Q(\SRL_SIG_reg_n_3_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][17] ),
        .Q(\SRL_SIG_reg_n_3_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][18] ),
        .Q(\SRL_SIG_reg_n_3_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][19] ),
        .Q(\SRL_SIG_reg_n_3_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][1] ),
        .Q(\SRL_SIG_reg_n_3_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][20] ),
        .Q(\SRL_SIG_reg_n_3_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][21] ),
        .Q(\SRL_SIG_reg_n_3_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][22] ),
        .Q(\SRL_SIG_reg_n_3_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][23] ),
        .Q(\SRL_SIG_reg_n_3_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][24] ),
        .Q(\SRL_SIG_reg_n_3_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][25] ),
        .Q(\SRL_SIG_reg_n_3_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][26] ),
        .Q(\SRL_SIG_reg_n_3_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][27] ),
        .Q(\SRL_SIG_reg_n_3_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][28] ),
        .Q(\SRL_SIG_reg_n_3_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][2] ),
        .Q(\SRL_SIG_reg_n_3_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][3] ),
        .Q(\SRL_SIG_reg_n_3_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][4] ),
        .Q(\SRL_SIG_reg_n_3_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][5] ),
        .Q(\SRL_SIG_reg_n_3_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][6] ),
        .Q(\SRL_SIG_reg_n_3_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][7] ),
        .Q(\SRL_SIG_reg_n_3_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][8] ),
        .Q(\SRL_SIG_reg_n_3_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][9] ),
        .Q(\SRL_SIG_reg_n_3_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[0]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .O(\SRL_SIG_reg[0][28]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[10]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][10] ),
        .O(\SRL_SIG_reg[0][28]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[11]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][11] ),
        .O(\SRL_SIG_reg[0][28]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[12]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][12] ),
        .O(\SRL_SIG_reg[0][28]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[13]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][13] ),
        .O(\SRL_SIG_reg[0][28]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[14]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][14] ),
        .O(\SRL_SIG_reg[0][28]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[15]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][15] ),
        .O(\SRL_SIG_reg[0][28]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[16]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][16] ),
        .O(\SRL_SIG_reg[0][28]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[17]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][17] ),
        .O(\SRL_SIG_reg[0][28]_0 [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[18]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][18] ),
        .O(\SRL_SIG_reg[0][28]_0 [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[19]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][19] ),
        .O(\SRL_SIG_reg[0][28]_0 [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[1]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .O(\SRL_SIG_reg[0][28]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[20]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][20] ),
        .O(\SRL_SIG_reg[0][28]_0 [20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[21]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][21] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][21] ),
        .O(\SRL_SIG_reg[0][28]_0 [21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[22]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][22] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][22] ),
        .O(\SRL_SIG_reg[0][28]_0 [22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[23]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][23] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][23] ),
        .O(\SRL_SIG_reg[0][28]_0 [23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[24]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][24] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][24] ),
        .O(\SRL_SIG_reg[0][28]_0 [24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[25]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][25] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][25] ),
        .O(\SRL_SIG_reg[0][28]_0 [25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[26]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][26] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][26] ),
        .O(\SRL_SIG_reg[0][28]_0 [26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[27]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][27] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][27] ),
        .O(\SRL_SIG_reg[0][28]_0 [27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[28]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][28] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][28] ),
        .O(\SRL_SIG_reg[0][28]_0 [28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[2]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .O(\SRL_SIG_reg[0][28]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[3]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(\SRL_SIG_reg[0][28]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[4]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .O(\SRL_SIG_reg[0][28]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[5]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .O(\SRL_SIG_reg[0][28]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[6]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .O(\SRL_SIG_reg[0][28]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[7]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .O(\SRL_SIG_reg[0][28]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[8]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .O(\SRL_SIG_reg[0][28]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[9]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_3_[1][9] ),
        .O(\SRL_SIG_reg[0][28]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d3_S
   (dstMat_2_c_full_n,
    dstMat_2_c_empty_n,
    S,
    out,
    \dstMat_cols_read_reg_97_reg[7] ,
    \dstMat_cols_read_reg_97_reg[11] ,
    \dstMat_cols_read_reg_97_reg[15] ,
    \dstMat_cols_read_reg_97_reg[19] ,
    \dstMat_cols_read_reg_97_reg[23] ,
    \dstMat_cols_read_reg_97_reg[27] ,
    \dstMat_cols_read_reg_97_reg[28] ,
    ap_clk,
    hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read,
    shiftReg_ce,
    \sub_ln238_reg_868_reg[28] ,
    ap_rst_n,
    sub_ln238_fu_211_p2_carry__6_i_1,
    ap_rst_n_inv,
    E);
  output dstMat_2_c_full_n;
  output dstMat_2_c_empty_n;
  output [3:0]S;
  output [27:0]out;
  output [3:0]\dstMat_cols_read_reg_97_reg[7] ;
  output [3:0]\dstMat_cols_read_reg_97_reg[11] ;
  output [3:0]\dstMat_cols_read_reg_97_reg[15] ;
  output [3:0]\dstMat_cols_read_reg_97_reg[19] ;
  output [3:0]\dstMat_cols_read_reg_97_reg[23] ;
  output [3:0]\dstMat_cols_read_reg_97_reg[27] ;
  output [0:0]\dstMat_cols_read_reg_97_reg[28] ;
  input ap_clk;
  input hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read;
  input shiftReg_ce;
  input [28:0]\sub_ln238_reg_868_reg[28] ;
  input ap_rst_n;
  input [28:0]sub_ln238_fu_211_p2_carry__6_i_1;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dstMat_2_c_empty_n;
  wire dstMat_2_c_full_n;
  wire [3:0]\dstMat_cols_read_reg_97_reg[11] ;
  wire [3:0]\dstMat_cols_read_reg_97_reg[15] ;
  wire [3:0]\dstMat_cols_read_reg_97_reg[19] ;
  wire [3:0]\dstMat_cols_read_reg_97_reg[23] ;
  wire [3:0]\dstMat_cols_read_reg_97_reg[27] ;
  wire [0:0]\dstMat_cols_read_reg_97_reg[28] ;
  wire [3:0]\dstMat_cols_read_reg_97_reg[7] ;
  wire hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read;
  wire internal_empty_n_i_1__3_n_3;
  wire internal_empty_n_i_2__0_n_3;
  wire internal_full_n_i_1__2_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__0_n_3 ;
  wire \mOutPtr[1]_i_1__10_n_3 ;
  wire \mOutPtr[2]_i_1__0_n_3 ;
  wire [27:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [28:0]sub_ln238_fu_211_p2_carry__6_i_1;
  wire [28:0]\sub_ln238_reg_868_reg[28] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d3_S_shiftReg U_resize_accel_fifo_w29_d3_S_ram
       (.Q(mOutPtr),
        .S(S),
        .ap_clk(ap_clk),
        .\dstMat_cols_read_reg_97_reg[11] (\dstMat_cols_read_reg_97_reg[11] ),
        .\dstMat_cols_read_reg_97_reg[15] (\dstMat_cols_read_reg_97_reg[15] ),
        .\dstMat_cols_read_reg_97_reg[19] (\dstMat_cols_read_reg_97_reg[19] ),
        .\dstMat_cols_read_reg_97_reg[23] (\dstMat_cols_read_reg_97_reg[23] ),
        .\dstMat_cols_read_reg_97_reg[27] (\dstMat_cols_read_reg_97_reg[27] ),
        .\dstMat_cols_read_reg_97_reg[28] (\dstMat_cols_read_reg_97_reg[28] ),
        .\dstMat_cols_read_reg_97_reg[7] (\dstMat_cols_read_reg_97_reg[7] ),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce),
        .sub_ln238_fu_211_p2_carry__6_i_1_0(sub_ln238_fu_211_p2_carry__6_i_1),
        .\sub_ln238_reg_868_reg[28] (\sub_ln238_reg_868_reg[28] ));
  LUT6 #(
    .INIT(64'hEEEE0E0000000000)) 
    internal_empty_n_i_1__3
       (.I0(internal_empty_n_i_2__0_n_3),
        .I1(mOutPtr[2]),
        .I2(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .I3(shiftReg_ce),
        .I4(dstMat_2_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr[0]),
        .I1(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .O(internal_empty_n_i_2__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_3),
        .Q(dstMat_2_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__2
       (.I0(shiftReg_addr),
        .I1(mOutPtr[1]),
        .I2(dstMat_2_c_full_n),
        .I3(ap_rst_n),
        .I4(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_3),
        .Q(dstMat_2_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \mOutPtr[1]_i_1__10 
       (.I0(mOutPtr[0]),
        .I1(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h66A6AA9A)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .I3(shiftReg_ce),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_1__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__0_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__10_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d3_S_shiftReg
   (S,
    out,
    \dstMat_cols_read_reg_97_reg[7] ,
    \dstMat_cols_read_reg_97_reg[11] ,
    \dstMat_cols_read_reg_97_reg[15] ,
    \dstMat_cols_read_reg_97_reg[19] ,
    \dstMat_cols_read_reg_97_reg[23] ,
    \dstMat_cols_read_reg_97_reg[27] ,
    \dstMat_cols_read_reg_97_reg[28] ,
    \mOutPtr_reg[0] ,
    \sub_ln238_reg_868_reg[28] ,
    Q,
    shiftReg_ce,
    sub_ln238_fu_211_p2_carry__6_i_1_0,
    ap_clk);
  output [3:0]S;
  output [27:0]out;
  output [3:0]\dstMat_cols_read_reg_97_reg[7] ;
  output [3:0]\dstMat_cols_read_reg_97_reg[11] ;
  output [3:0]\dstMat_cols_read_reg_97_reg[15] ;
  output [3:0]\dstMat_cols_read_reg_97_reg[19] ;
  output [3:0]\dstMat_cols_read_reg_97_reg[23] ;
  output [3:0]\dstMat_cols_read_reg_97_reg[27] ;
  output [0:0]\dstMat_cols_read_reg_97_reg[28] ;
  output [0:0]\mOutPtr_reg[0] ;
  input [28:0]\sub_ln238_reg_868_reg[28] ;
  input [2:0]Q;
  input shiftReg_ce;
  input [28:0]sub_ln238_fu_211_p2_carry__6_i_1_0;
  input ap_clk;

  wire [2:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire [28:28]dstMat_2_c_dout;
  wire [3:0]\dstMat_cols_read_reg_97_reg[11] ;
  wire [3:0]\dstMat_cols_read_reg_97_reg[15] ;
  wire [3:0]\dstMat_cols_read_reg_97_reg[19] ;
  wire [3:0]\dstMat_cols_read_reg_97_reg[23] ;
  wire [3:0]\dstMat_cols_read_reg_97_reg[27] ;
  wire [0:0]\dstMat_cols_read_reg_97_reg[28] ;
  wire [3:0]\dstMat_cols_read_reg_97_reg[7] ;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [27:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire [28:0]sub_ln238_fu_211_p2_carry__6_i_1_0;
  wire [28:0]\sub_ln238_reg_868_reg[28] ;

  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[28]),
        .Q(dstMat_2_c_dout));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_2_c_U/U_resize_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__0_i_1
       (.I0(out[7]),
        .I1(\sub_ln238_reg_868_reg[28] [7]),
        .O(\dstMat_cols_read_reg_97_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__0_i_2
       (.I0(out[6]),
        .I1(\sub_ln238_reg_868_reg[28] [6]),
        .O(\dstMat_cols_read_reg_97_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__0_i_3
       (.I0(out[5]),
        .I1(\sub_ln238_reg_868_reg[28] [5]),
        .O(\dstMat_cols_read_reg_97_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__0_i_4
       (.I0(out[4]),
        .I1(\sub_ln238_reg_868_reg[28] [4]),
        .O(\dstMat_cols_read_reg_97_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__1_i_1
       (.I0(out[11]),
        .I1(\sub_ln238_reg_868_reg[28] [11]),
        .O(\dstMat_cols_read_reg_97_reg[11] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__1_i_2
       (.I0(out[10]),
        .I1(\sub_ln238_reg_868_reg[28] [10]),
        .O(\dstMat_cols_read_reg_97_reg[11] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__1_i_3
       (.I0(out[9]),
        .I1(\sub_ln238_reg_868_reg[28] [9]),
        .O(\dstMat_cols_read_reg_97_reg[11] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__1_i_4
       (.I0(out[8]),
        .I1(\sub_ln238_reg_868_reg[28] [8]),
        .O(\dstMat_cols_read_reg_97_reg[11] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__2_i_1
       (.I0(out[15]),
        .I1(\sub_ln238_reg_868_reg[28] [15]),
        .O(\dstMat_cols_read_reg_97_reg[15] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__2_i_2
       (.I0(out[14]),
        .I1(\sub_ln238_reg_868_reg[28] [14]),
        .O(\dstMat_cols_read_reg_97_reg[15] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__2_i_3
       (.I0(out[13]),
        .I1(\sub_ln238_reg_868_reg[28] [13]),
        .O(\dstMat_cols_read_reg_97_reg[15] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__2_i_4
       (.I0(out[12]),
        .I1(\sub_ln238_reg_868_reg[28] [12]),
        .O(\dstMat_cols_read_reg_97_reg[15] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__3_i_1
       (.I0(out[19]),
        .I1(\sub_ln238_reg_868_reg[28] [19]),
        .O(\dstMat_cols_read_reg_97_reg[19] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__3_i_2
       (.I0(out[18]),
        .I1(\sub_ln238_reg_868_reg[28] [18]),
        .O(\dstMat_cols_read_reg_97_reg[19] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__3_i_3
       (.I0(out[17]),
        .I1(\sub_ln238_reg_868_reg[28] [17]),
        .O(\dstMat_cols_read_reg_97_reg[19] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__3_i_4
       (.I0(out[16]),
        .I1(\sub_ln238_reg_868_reg[28] [16]),
        .O(\dstMat_cols_read_reg_97_reg[19] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__4_i_1
       (.I0(out[23]),
        .I1(\sub_ln238_reg_868_reg[28] [23]),
        .O(\dstMat_cols_read_reg_97_reg[23] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__4_i_2
       (.I0(out[22]),
        .I1(\sub_ln238_reg_868_reg[28] [22]),
        .O(\dstMat_cols_read_reg_97_reg[23] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__4_i_3
       (.I0(out[21]),
        .I1(\sub_ln238_reg_868_reg[28] [21]),
        .O(\dstMat_cols_read_reg_97_reg[23] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__4_i_4
       (.I0(out[20]),
        .I1(\sub_ln238_reg_868_reg[28] [20]),
        .O(\dstMat_cols_read_reg_97_reg[23] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__5_i_1
       (.I0(out[27]),
        .I1(\sub_ln238_reg_868_reg[28] [27]),
        .O(\dstMat_cols_read_reg_97_reg[27] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__5_i_2
       (.I0(out[26]),
        .I1(\sub_ln238_reg_868_reg[28] [26]),
        .O(\dstMat_cols_read_reg_97_reg[27] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__5_i_3
       (.I0(out[25]),
        .I1(\sub_ln238_reg_868_reg[28] [25]),
        .O(\dstMat_cols_read_reg_97_reg[27] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__5_i_4
       (.I0(out[24]),
        .I1(\sub_ln238_reg_868_reg[28] [24]),
        .O(\dstMat_cols_read_reg_97_reg[27] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__6_i_1
       (.I0(dstMat_2_c_dout),
        .I1(\sub_ln238_reg_868_reg[28] [28]),
        .O(\dstMat_cols_read_reg_97_reg[28] ));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry_i_1
       (.I0(out[3]),
        .I1(\sub_ln238_reg_868_reg[28] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry_i_2
       (.I0(out[2]),
        .I1(\sub_ln238_reg_868_reg[28] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry_i_3
       (.I0(out[1]),
        .I1(\sub_ln238_reg_868_reg[28] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry_i_4
       (.I0(out[0]),
        .I1(\sub_ln238_reg_868_reg[28] [0]),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d3_S_x
   (cols_cast_loc_c_full_n,
    cols_cast_loc_c_empty_n,
    out,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    shiftReg_ce,
    internal_full_n_reg_0,
    ap_rst_n,
    internal_empty_n4_out,
    p_reg__0,
    ap_rst_n_inv,
    E);
  output cols_cast_loc_c_full_n;
  output cols_cast_loc_c_empty_n;
  output [28:0]out;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input internal_empty_n4_out;
  input [28:0]p_reg__0;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_cast_loc_c_empty_n;
  wire cols_cast_loc_c_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__9_n_3;
  wire internal_empty_n_i_2__2_n_3;
  wire internal_full_n_i_1__9_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__5_n_3 ;
  wire \mOutPtr[1]_i_1__12_n_3 ;
  wire \mOutPtr[2]_i_1__3_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire [28:0]out;
  wire [28:0]p_reg__0;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d3_S_x_shiftReg_12 U_resize_accel_fifo_w29_d3_S_x_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .p_reg__0(p_reg__0),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(internal_empty_n4_out),
        .I2(cols_cast_loc_c_empty_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_2__2_n_3),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__9_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr[1]),
        .I1(\mOutPtr_reg[1]_0 ),
        .O(internal_empty_n_i_2__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_3),
        .Q(cols_cast_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0F0FFFFFFFF)) 
    internal_full_n_i_1__9
       (.I0(shiftReg_addr),
        .I1(mOutPtr[1]),
        .I2(cols_cast_loc_c_full_n),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__9_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_3),
        .Q(cols_cast_loc_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__12 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr[2]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[2]_i_1__3_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__12_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__3_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w29_d3_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d3_S_x_7
   (rows_cast_loc_c_full_n,
    rows_cast_loc_c_empty_n,
    out,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    internal_empty_n4_out,
    shiftReg_ce,
    internal_full_n_reg_0,
    p_reg,
    ap_rst_n_inv,
    E);
  output rows_cast_loc_c_full_n;
  output rows_cast_loc_c_empty_n;
  output [28:0]out;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input internal_empty_n4_out;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [28:0]p_reg;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__8_n_3;
  wire internal_empty_n_i_3__0_n_3;
  wire internal_full_n_i_1__8_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__4_n_3 ;
  wire \mOutPtr[1]_i_1__13_n_3 ;
  wire \mOutPtr[2]_i_2__2_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire [28:0]out;
  wire [28:0]p_reg;
  wire rows_cast_loc_c_empty_n;
  wire rows_cast_loc_c_full_n;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d3_S_x_shiftReg U_resize_accel_fifo_w29_d3_S_x_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .p_reg(p_reg),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(internal_empty_n4_out),
        .I2(rows_cast_loc_c_empty_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_3__0_n_3),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__8_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_3__0
       (.I0(mOutPtr[1]),
        .I1(\mOutPtr_reg[1]_0 ),
        .O(internal_empty_n_i_3__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_3),
        .Q(rows_cast_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0F0FFFFFFFF)) 
    internal_full_n_i_1__8
       (.I0(shiftReg_addr),
        .I1(mOutPtr[1]),
        .I2(rows_cast_loc_c_full_n),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__8_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_3),
        .Q(rows_cast_loc_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__13 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_2__2 
       (.I0(mOutPtr[2]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__4_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__13_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__2_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d3_S_x_shiftReg
   (\mOutPtr_reg[0] ,
    out,
    Q,
    shiftReg_ce,
    p_reg,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [28:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [28:0]p_reg;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [28:0]out;
  wire [28:0]p_reg;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w29_d3_S_x_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d3_S_x_shiftReg_12
   (\mOutPtr_reg[0] ,
    out,
    Q,
    shiftReg_ce,
    p_reg__0,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [28:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [28:0]p_reg__0;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [28:0]out;
  wire [28:0]p_reg__0;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_resize_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S
   (strm_full_n,
    strm_empty_n,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][9] ,
    \SRL_SIG_reg[0][10] ,
    \SRL_SIG_reg[0][11] ,
    \SRL_SIG_reg[0][12] ,
    \SRL_SIG_reg[0][13] ,
    \SRL_SIG_reg[0][14] ,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][16] ,
    \SRL_SIG_reg[0][17] ,
    \SRL_SIG_reg[0][18] ,
    \SRL_SIG_reg[0][19] ,
    \SRL_SIG_reg[0][20] ,
    \SRL_SIG_reg[0][21] ,
    \SRL_SIG_reg[0][22] ,
    \SRL_SIG_reg[0][23] ,
    \SRL_SIG_reg[0][24] ,
    \SRL_SIG_reg[0][25] ,
    \SRL_SIG_reg[0][26] ,
    \SRL_SIG_reg[0][27] ,
    \SRL_SIG_reg[0][28] ,
    \SRL_SIG_reg[0][29] ,
    \SRL_SIG_reg[0][30] ,
    \SRL_SIG_reg[0][31] ,
    ap_clk,
    shiftReg_ce,
    internal_full_n_reg_0,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    ap_enable_reg_pp0_iter2,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv,
    D);
  output strm_full_n;
  output strm_empty_n;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][8] ;
  output \SRL_SIG_reg[0][9] ;
  output \SRL_SIG_reg[0][10] ;
  output \SRL_SIG_reg[0][11] ;
  output \SRL_SIG_reg[0][12] ;
  output \SRL_SIG_reg[0][13] ;
  output \SRL_SIG_reg[0][14] ;
  output \SRL_SIG_reg[0][15] ;
  output \SRL_SIG_reg[0][16] ;
  output \SRL_SIG_reg[0][17] ;
  output \SRL_SIG_reg[0][18] ;
  output \SRL_SIG_reg[0][19] ;
  output \SRL_SIG_reg[0][20] ;
  output \SRL_SIG_reg[0][21] ;
  output \SRL_SIG_reg[0][22] ;
  output \SRL_SIG_reg[0][23] ;
  output \SRL_SIG_reg[0][24] ;
  output \SRL_SIG_reg[0][25] ;
  output \SRL_SIG_reg[0][26] ;
  output \SRL_SIG_reg[0][27] ;
  output \SRL_SIG_reg[0][28] ;
  output \SRL_SIG_reg[0][29] ;
  output \SRL_SIG_reg[0][30] ;
  output \SRL_SIG_reg[0][31] ;
  input ap_clk;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input ap_enable_reg_pp0_iter2;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;
  input [31:0]D;

  wire [31:0]D;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][10] ;
  wire \SRL_SIG_reg[0][11] ;
  wire \SRL_SIG_reg[0][12] ;
  wire \SRL_SIG_reg[0][13] ;
  wire \SRL_SIG_reg[0][14] ;
  wire \SRL_SIG_reg[0][15] ;
  wire \SRL_SIG_reg[0][16] ;
  wire \SRL_SIG_reg[0][17] ;
  wire \SRL_SIG_reg[0][18] ;
  wire \SRL_SIG_reg[0][19] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][20] ;
  wire \SRL_SIG_reg[0][21] ;
  wire \SRL_SIG_reg[0][22] ;
  wire \SRL_SIG_reg[0][23] ;
  wire \SRL_SIG_reg[0][24] ;
  wire \SRL_SIG_reg[0][25] ;
  wire \SRL_SIG_reg[0][26] ;
  wire \SRL_SIG_reg[0][27] ;
  wire \SRL_SIG_reg[0][28] ;
  wire \SRL_SIG_reg[0][29] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][30] ;
  wire \SRL_SIG_reg[0][31] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire \SRL_SIG_reg[0][9] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__4_n_3;
  wire internal_full_n_i_1__5_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;
  wire strm_empty_n;
  wire strm_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_shiftReg U_resize_accel_fifo_w32_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[0][13]_0 (\SRL_SIG_reg[0][13] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][16]_0 (\SRL_SIG_reg[0][16] ),
        .\SRL_SIG_reg[0][17]_0 (\SRL_SIG_reg[0][17] ),
        .\SRL_SIG_reg[0][18]_0 (\SRL_SIG_reg[0][18] ),
        .\SRL_SIG_reg[0][19]_0 (\SRL_SIG_reg[0][19] ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][20]_0 (\SRL_SIG_reg[0][20] ),
        .\SRL_SIG_reg[0][21]_0 (\SRL_SIG_reg[0][21] ),
        .\SRL_SIG_reg[0][22]_0 (\SRL_SIG_reg[0][22] ),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .\SRL_SIG_reg[0][24]_0 (\SRL_SIG_reg[0][24] ),
        .\SRL_SIG_reg[0][25]_0 (\SRL_SIG_reg[0][25] ),
        .\SRL_SIG_reg[0][26]_0 (\SRL_SIG_reg[0][26] ),
        .\SRL_SIG_reg[0][27]_0 (\SRL_SIG_reg[0][27] ),
        .\SRL_SIG_reg[0][28]_0 (\SRL_SIG_reg[0][28] ),
        .\SRL_SIG_reg[0][29]_0 (\SRL_SIG_reg[0][29] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][30]_0 (\SRL_SIG_reg[0][30] ),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .ap_clk(ap_clk),
        .\p_Val2_s_fu_114_reg[0] (\mOutPtr_reg_n_3_[1] ),
        .\p_Val2_s_fu_114_reg[0]_0 (\mOutPtr_reg_n_3_[0] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__4
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(internal_full_n_reg_0),
        .I3(shiftReg_ce),
        .I4(strm_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_3),
        .Q(strm_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__5
       (.I0(strm_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__5_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_3),
        .Q(strm_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08F7F708)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7E77777781888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\mOutPtr_reg[1]_1 ),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_shiftReg
   (\SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][9]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[0][13]_0 ,
    \SRL_SIG_reg[0][14]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[0][16]_0 ,
    \SRL_SIG_reg[0][17]_0 ,
    \SRL_SIG_reg[0][18]_0 ,
    \SRL_SIG_reg[0][19]_0 ,
    \SRL_SIG_reg[0][20]_0 ,
    \SRL_SIG_reg[0][21]_0 ,
    \SRL_SIG_reg[0][22]_0 ,
    \SRL_SIG_reg[0][23]_0 ,
    \SRL_SIG_reg[0][24]_0 ,
    \SRL_SIG_reg[0][25]_0 ,
    \SRL_SIG_reg[0][26]_0 ,
    \SRL_SIG_reg[0][27]_0 ,
    \SRL_SIG_reg[0][28]_0 ,
    \SRL_SIG_reg[0][29]_0 ,
    \SRL_SIG_reg[0][30]_0 ,
    \SRL_SIG_reg[0][31]_0 ,
    \p_Val2_s_fu_114_reg[0] ,
    \p_Val2_s_fu_114_reg[0]_0 ,
    shiftReg_ce,
    D,
    ap_clk);
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][6]_0 ;
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[0][8]_0 ;
  output \SRL_SIG_reg[0][9]_0 ;
  output \SRL_SIG_reg[0][10]_0 ;
  output \SRL_SIG_reg[0][11]_0 ;
  output \SRL_SIG_reg[0][12]_0 ;
  output \SRL_SIG_reg[0][13]_0 ;
  output \SRL_SIG_reg[0][14]_0 ;
  output \SRL_SIG_reg[0][15]_0 ;
  output \SRL_SIG_reg[0][16]_0 ;
  output \SRL_SIG_reg[0][17]_0 ;
  output \SRL_SIG_reg[0][18]_0 ;
  output \SRL_SIG_reg[0][19]_0 ;
  output \SRL_SIG_reg[0][20]_0 ;
  output \SRL_SIG_reg[0][21]_0 ;
  output \SRL_SIG_reg[0][22]_0 ;
  output \SRL_SIG_reg[0][23]_0 ;
  output \SRL_SIG_reg[0][24]_0 ;
  output \SRL_SIG_reg[0][25]_0 ;
  output \SRL_SIG_reg[0][26]_0 ;
  output \SRL_SIG_reg[0][27]_0 ;
  output \SRL_SIG_reg[0][28]_0 ;
  output \SRL_SIG_reg[0][29]_0 ;
  output \SRL_SIG_reg[0][30]_0 ;
  output \SRL_SIG_reg[0][31]_0 ;
  input \p_Val2_s_fu_114_reg[0] ;
  input \p_Val2_s_fu_114_reg[0]_0 ;
  input shiftReg_ce;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire \SRL_SIG_reg[0][12]_0 ;
  wire \SRL_SIG_reg[0][13]_0 ;
  wire \SRL_SIG_reg[0][14]_0 ;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg[0][16]_0 ;
  wire \SRL_SIG_reg[0][17]_0 ;
  wire \SRL_SIG_reg[0][18]_0 ;
  wire \SRL_SIG_reg[0][19]_0 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][20]_0 ;
  wire \SRL_SIG_reg[0][21]_0 ;
  wire \SRL_SIG_reg[0][22]_0 ;
  wire \SRL_SIG_reg[0][23]_0 ;
  wire \SRL_SIG_reg[0][24]_0 ;
  wire \SRL_SIG_reg[0][25]_0 ;
  wire \SRL_SIG_reg[0][26]_0 ;
  wire \SRL_SIG_reg[0][27]_0 ;
  wire \SRL_SIG_reg[0][28]_0 ;
  wire \SRL_SIG_reg[0][29]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][30]_0 ;
  wire \SRL_SIG_reg[0][31]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg[0][9]_0 ;
  wire \SRL_SIG_reg_n_3_[0][0] ;
  wire \SRL_SIG_reg_n_3_[0][10] ;
  wire \SRL_SIG_reg_n_3_[0][11] ;
  wire \SRL_SIG_reg_n_3_[0][12] ;
  wire \SRL_SIG_reg_n_3_[0][13] ;
  wire \SRL_SIG_reg_n_3_[0][14] ;
  wire \SRL_SIG_reg_n_3_[0][15] ;
  wire \SRL_SIG_reg_n_3_[0][16] ;
  wire \SRL_SIG_reg_n_3_[0][17] ;
  wire \SRL_SIG_reg_n_3_[0][18] ;
  wire \SRL_SIG_reg_n_3_[0][19] ;
  wire \SRL_SIG_reg_n_3_[0][1] ;
  wire \SRL_SIG_reg_n_3_[0][20] ;
  wire \SRL_SIG_reg_n_3_[0][21] ;
  wire \SRL_SIG_reg_n_3_[0][22] ;
  wire \SRL_SIG_reg_n_3_[0][23] ;
  wire \SRL_SIG_reg_n_3_[0][24] ;
  wire \SRL_SIG_reg_n_3_[0][25] ;
  wire \SRL_SIG_reg_n_3_[0][26] ;
  wire \SRL_SIG_reg_n_3_[0][27] ;
  wire \SRL_SIG_reg_n_3_[0][28] ;
  wire \SRL_SIG_reg_n_3_[0][29] ;
  wire \SRL_SIG_reg_n_3_[0][2] ;
  wire \SRL_SIG_reg_n_3_[0][30] ;
  wire \SRL_SIG_reg_n_3_[0][31] ;
  wire \SRL_SIG_reg_n_3_[0][3] ;
  wire \SRL_SIG_reg_n_3_[0][4] ;
  wire \SRL_SIG_reg_n_3_[0][5] ;
  wire \SRL_SIG_reg_n_3_[0][6] ;
  wire \SRL_SIG_reg_n_3_[0][7] ;
  wire \SRL_SIG_reg_n_3_[0][8] ;
  wire \SRL_SIG_reg_n_3_[0][9] ;
  wire \SRL_SIG_reg_n_3_[1][0] ;
  wire \SRL_SIG_reg_n_3_[1][10] ;
  wire \SRL_SIG_reg_n_3_[1][11] ;
  wire \SRL_SIG_reg_n_3_[1][12] ;
  wire \SRL_SIG_reg_n_3_[1][13] ;
  wire \SRL_SIG_reg_n_3_[1][14] ;
  wire \SRL_SIG_reg_n_3_[1][15] ;
  wire \SRL_SIG_reg_n_3_[1][16] ;
  wire \SRL_SIG_reg_n_3_[1][17] ;
  wire \SRL_SIG_reg_n_3_[1][18] ;
  wire \SRL_SIG_reg_n_3_[1][19] ;
  wire \SRL_SIG_reg_n_3_[1][1] ;
  wire \SRL_SIG_reg_n_3_[1][20] ;
  wire \SRL_SIG_reg_n_3_[1][21] ;
  wire \SRL_SIG_reg_n_3_[1][22] ;
  wire \SRL_SIG_reg_n_3_[1][23] ;
  wire \SRL_SIG_reg_n_3_[1][24] ;
  wire \SRL_SIG_reg_n_3_[1][25] ;
  wire \SRL_SIG_reg_n_3_[1][26] ;
  wire \SRL_SIG_reg_n_3_[1][27] ;
  wire \SRL_SIG_reg_n_3_[1][28] ;
  wire \SRL_SIG_reg_n_3_[1][29] ;
  wire \SRL_SIG_reg_n_3_[1][2] ;
  wire \SRL_SIG_reg_n_3_[1][30] ;
  wire \SRL_SIG_reg_n_3_[1][31] ;
  wire \SRL_SIG_reg_n_3_[1][3] ;
  wire \SRL_SIG_reg_n_3_[1][4] ;
  wire \SRL_SIG_reg_n_3_[1][5] ;
  wire \SRL_SIG_reg_n_3_[1][6] ;
  wire \SRL_SIG_reg_n_3_[1][7] ;
  wire \SRL_SIG_reg_n_3_[1][8] ;
  wire \SRL_SIG_reg_n_3_[1][9] ;
  wire ap_clk;
  wire \p_Val2_s_fu_114_reg[0] ;
  wire \p_Val2_s_fu_114_reg[0]_0 ;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_3_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_3_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_3_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_3_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_3_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_3_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg_n_3_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg_n_3_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg_n_3_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg_n_3_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg_n_3_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_3_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg_n_3_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg_n_3_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg_n_3_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg_n_3_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg_n_3_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg_n_3_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg_n_3_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg_n_3_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg_n_3_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg_n_3_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_3_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg_n_3_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg_n_3_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_3_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_3_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_3_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_3_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_3_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_3_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_3_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][0] ),
        .Q(\SRL_SIG_reg_n_3_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][10] ),
        .Q(\SRL_SIG_reg_n_3_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][11] ),
        .Q(\SRL_SIG_reg_n_3_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][12] ),
        .Q(\SRL_SIG_reg_n_3_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][13] ),
        .Q(\SRL_SIG_reg_n_3_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][14] ),
        .Q(\SRL_SIG_reg_n_3_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][15] ),
        .Q(\SRL_SIG_reg_n_3_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][16] ),
        .Q(\SRL_SIG_reg_n_3_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][17] ),
        .Q(\SRL_SIG_reg_n_3_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][18] ),
        .Q(\SRL_SIG_reg_n_3_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][19] ),
        .Q(\SRL_SIG_reg_n_3_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][1] ),
        .Q(\SRL_SIG_reg_n_3_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][20] ),
        .Q(\SRL_SIG_reg_n_3_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][21] ),
        .Q(\SRL_SIG_reg_n_3_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][22] ),
        .Q(\SRL_SIG_reg_n_3_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][23] ),
        .Q(\SRL_SIG_reg_n_3_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][24] ),
        .Q(\SRL_SIG_reg_n_3_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][25] ),
        .Q(\SRL_SIG_reg_n_3_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][26] ),
        .Q(\SRL_SIG_reg_n_3_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][27] ),
        .Q(\SRL_SIG_reg_n_3_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][28] ),
        .Q(\SRL_SIG_reg_n_3_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][29] ),
        .Q(\SRL_SIG_reg_n_3_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][2] ),
        .Q(\SRL_SIG_reg_n_3_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][30] ),
        .Q(\SRL_SIG_reg_n_3_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][31] ),
        .Q(\SRL_SIG_reg_n_3_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][3] ),
        .Q(\SRL_SIG_reg_n_3_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][4] ),
        .Q(\SRL_SIG_reg_n_3_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][5] ),
        .Q(\SRL_SIG_reg_n_3_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][6] ),
        .Q(\SRL_SIG_reg_n_3_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][7] ),
        .Q(\SRL_SIG_reg_n_3_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][8] ),
        .Q(\SRL_SIG_reg_n_3_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][9] ),
        .Q(\SRL_SIG_reg_n_3_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[0]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[10]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][10] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][10] ),
        .O(\SRL_SIG_reg[0][10]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[11]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][11] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][11] ),
        .O(\SRL_SIG_reg[0][11]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[12]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][12] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][12] ),
        .O(\SRL_SIG_reg[0][12]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[13]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][13] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][13] ),
        .O(\SRL_SIG_reg[0][13]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[14]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][14] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][14] ),
        .O(\SRL_SIG_reg[0][14]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[15]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][15] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][15] ),
        .O(\SRL_SIG_reg[0][15]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[16]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][16] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][16] ),
        .O(\SRL_SIG_reg[0][16]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[17]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][17] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][17] ),
        .O(\SRL_SIG_reg[0][17]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[18]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][18] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][18] ),
        .O(\SRL_SIG_reg[0][18]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[19]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][19] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][19] ),
        .O(\SRL_SIG_reg[0][19]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[1]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[20]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][20] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][20] ),
        .O(\SRL_SIG_reg[0][20]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[21]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][21] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][21] ),
        .O(\SRL_SIG_reg[0][21]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[22]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][22] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][22] ),
        .O(\SRL_SIG_reg[0][22]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[23]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][23] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][23] ),
        .O(\SRL_SIG_reg[0][23]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[24]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][24] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][24] ),
        .O(\SRL_SIG_reg[0][24]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[25]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][25] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][25] ),
        .O(\SRL_SIG_reg[0][25]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[26]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][26] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][26] ),
        .O(\SRL_SIG_reg[0][26]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[27]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][27] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][27] ),
        .O(\SRL_SIG_reg[0][27]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[28]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][28] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][28] ),
        .O(\SRL_SIG_reg[0][28]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[29]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][29] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][29] ),
        .O(\SRL_SIG_reg[0][29]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[2]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[30]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][30] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][30] ),
        .O(\SRL_SIG_reg[0][30]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[31]_i_3 
       (.I0(\SRL_SIG_reg_n_3_[0][31] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][31] ),
        .O(\SRL_SIG_reg[0][31]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[3]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[4]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[5]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[6]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[7]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[8]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .O(\SRL_SIG_reg[0][8]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[9]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][9] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][9] ),
        .O(\SRL_SIG_reg[0][9]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x
   (xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start,
    S,
    \cols_reg_773_reg[7] ,
    \cols_reg_773_reg[11] ,
    \cols_reg_773_reg[15] ,
    \cols_reg_773_reg[19] ,
    \cols_reg_773_reg[23] ,
    \cols_reg_773_reg[27] ,
    \cols_reg_773_reg[28] ,
    internal_full_n_reg_0,
    D,
    cols_loc_channel_dout,
    \SRL_SIG_reg[1][4] ,
    \SRL_SIG_reg[1][8] ,
    \SRL_SIG_reg[1][12] ,
    \SRL_SIG_reg[1][16] ,
    \SRL_SIG_reg[1][20] ,
    \SRL_SIG_reg[1][24] ,
    \SRL_SIG_reg[1][28] ,
    \SRL_SIG_reg[1][31] ,
    DI,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][12] ,
    \SRL_SIG_reg[0][16] ,
    \SRL_SIG_reg[0][20] ,
    \SRL_SIG_reg[0][24] ,
    \SRL_SIG_reg[0][28] ,
    \SRL_SIG_reg[0][30] ,
    ap_clk,
    Q,
    ap_rst_n,
    shiftReg_ce,
    ap_done_reg,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][31] );
  output xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;
  output [3:0]S;
  output [3:0]\cols_reg_773_reg[7] ;
  output [3:0]\cols_reg_773_reg[11] ;
  output [3:0]\cols_reg_773_reg[15] ;
  output [3:0]\cols_reg_773_reg[19] ;
  output [3:0]\cols_reg_773_reg[23] ;
  output [3:0]\cols_reg_773_reg[27] ;
  output [0:0]\cols_reg_773_reg[28] ;
  output internal_full_n_reg_0;
  output [0:0]D;
  output [31:0]cols_loc_channel_dout;
  output [3:0]\SRL_SIG_reg[1][4] ;
  output [3:0]\SRL_SIG_reg[1][8] ;
  output [3:0]\SRL_SIG_reg[1][12] ;
  output [3:0]\SRL_SIG_reg[1][16] ;
  output [3:0]\SRL_SIG_reg[1][20] ;
  output [3:0]\SRL_SIG_reg[1][24] ;
  output [3:0]\SRL_SIG_reg[1][28] ;
  output [2:0]\SRL_SIG_reg[1][31] ;
  output [3:0]DI;
  output [3:0]\SRL_SIG_reg[0][8] ;
  output [3:0]\SRL_SIG_reg[0][12] ;
  output [3:0]\SRL_SIG_reg[0][16] ;
  output [3:0]\SRL_SIG_reg[0][20] ;
  output [3:0]\SRL_SIG_reg[0][24] ;
  output [3:0]\SRL_SIG_reg[0][28] ;
  output [1:0]\SRL_SIG_reg[0][30] ;
  input ap_clk;
  input [28:0]Q;
  input ap_rst_n;
  input shiftReg_ce;
  input ap_done_reg;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [0:0]D;
  wire [3:0]DI;
  wire [28:0]Q;
  wire [3:0]S;
  wire [3:0]\SRL_SIG_reg[0][12] ;
  wire [3:0]\SRL_SIG_reg[0][16] ;
  wire [3:0]\SRL_SIG_reg[0][20] ;
  wire [3:0]\SRL_SIG_reg[0][24] ;
  wire [3:0]\SRL_SIG_reg[0][28] ;
  wire [1:0]\SRL_SIG_reg[0][30] ;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [3:0]\SRL_SIG_reg[0][8] ;
  wire [3:0]\SRL_SIG_reg[1][12] ;
  wire [3:0]\SRL_SIG_reg[1][16] ;
  wire [3:0]\SRL_SIG_reg[1][20] ;
  wire [3:0]\SRL_SIG_reg[1][24] ;
  wire [3:0]\SRL_SIG_reg[1][28] ;
  wire [2:0]\SRL_SIG_reg[1][31] ;
  wire [3:0]\SRL_SIG_reg[1][4] ;
  wire [3:0]\SRL_SIG_reg[1][8] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]cols_loc_channel_dout;
  wire [3:0]\cols_reg_773_reg[11] ;
  wire [3:0]\cols_reg_773_reg[15] ;
  wire [3:0]\cols_reg_773_reg[19] ;
  wire [3:0]\cols_reg_773_reg[23] ;
  wire [3:0]\cols_reg_773_reg[27] ;
  wire [0:0]\cols_reg_773_reg[28] ;
  wire [3:0]\cols_reg_773_reg[7] ;
  wire internal_empty_n_i_1__10_n_3;
  wire internal_full_n_i_1__10_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x_shiftReg_11 U_resize_accel_fifo_w32_d2_S_x_ram
       (.D(D),
        .DI(DI),
        .E(shiftReg_ce_0),
        .Q(Q),
        .S(S),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[0][16]_0 (\SRL_SIG_reg[0][16] ),
        .\SRL_SIG_reg[0][20]_0 (\SRL_SIG_reg[0][20] ),
        .\SRL_SIG_reg[0][24]_0 (\SRL_SIG_reg[0][24] ),
        .\SRL_SIG_reg[0][28]_0 (\SRL_SIG_reg[0][28] ),
        .\SRL_SIG_reg[0][30]_0 (\SRL_SIG_reg[0][30] ),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[1][12]_0 (\SRL_SIG_reg[1][12] ),
        .\SRL_SIG_reg[1][16]_0 (\SRL_SIG_reg[1][16] ),
        .\SRL_SIG_reg[1][20]_0 (\SRL_SIG_reg[1][20] ),
        .\SRL_SIG_reg[1][24]_0 (\SRL_SIG_reg[1][24] ),
        .\SRL_SIG_reg[1][28]_0 (\SRL_SIG_reg[1][28] ),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .\SRL_SIG_reg[1][4]_0 (\SRL_SIG_reg[1][4] ),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .cols_loc_channel_dout(cols_loc_channel_dout),
        .\cols_reg_773_reg[11] (\cols_reg_773_reg[11] ),
        .\cols_reg_773_reg[15] (\cols_reg_773_reg[15] ),
        .\cols_reg_773_reg[19] (\cols_reg_773_reg[19] ),
        .\cols_reg_773_reg[23] (\cols_reg_773_reg[23] ),
        .\cols_reg_773_reg[27] (\cols_reg_773_reg[27] ),
        .\cols_reg_773_reg[28] (\cols_reg_773_reg[28] ),
        .\cols_reg_773_reg[7] (\cols_reg_773_reg[7] ),
        .shiftReg_ce(shiftReg_ce),
        .\sub13_i_i_reg_810_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\sub13_i_i_reg_810_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue(xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue));
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__1
       (.I0(xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(shiftReg_ce),
        .I3(ap_done_reg),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__10
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(shiftReg_ce_0),
        .I4(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__10_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_3),
        .Q(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDD5FFFFDDDD)) 
    internal_full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__10_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_3),
        .Q(xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h9995666A)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue),
        .I2(shiftReg_ce),
        .I3(ap_done_reg),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(ap_done_reg),
        .I2(shiftReg_ce),
        .I3(xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0
   (in_mat_cols_c10_full_n,
    resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read,
    mOutPtr110_out,
    E,
    D,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    internal_empty_n_reg_0,
    ap_clk,
    in_mat_rows_c9_empty_n,
    Q,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    in_mat_rows_c9_full_n,
    ap_rst_n,
    internal_empty_n_reg_1,
    out_mat_rows_c11_full_n,
    out_mat_cols_c12_full_n,
    out_mat_cols_c_empty_n,
    in_mat_cols_c_empty_n,
    in_mat_rows_c_empty_n,
    \SRL_SIG_reg[0][31] ,
    axiStrm2xfMat_32_0_128_128_1_U0_ap_start,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][31]_0 );
  output in_mat_cols_c10_full_n;
  output resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  output mOutPtr110_out;
  output [0:0]E;
  output [31:0]D;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output internal_empty_n_reg_0;
  input ap_clk;
  input in_mat_rows_c9_empty_n;
  input [0:0]Q;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input in_mat_rows_c9_full_n;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input out_mat_rows_c11_full_n;
  input out_mat_cols_c12_full_n;
  input out_mat_cols_c_empty_n;
  input in_mat_cols_c_empty_n;
  input in_mat_rows_c_empty_n;
  input [0:0]\SRL_SIG_reg[0][31] ;
  input axiStrm2xfMat_32_0_128_128_1_U0_ap_start;
  input ap_rst_n_inv;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]\SRL_SIG_reg[0][31] ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axiStrm2xfMat_32_0_128_128_1_U0_ap_start;
  wire in_mat_cols_c10_empty_n;
  wire in_mat_cols_c10_full_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_rows_c9_empty_n;
  wire in_mat_rows_c9_full_n;
  wire in_mat_rows_c_empty_n;
  wire internal_empty_n_i_1__17_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__17_n_3;
  wire internal_full_n_i_2__7_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr[0]_i_1__10_n_3 ;
  wire \mOutPtr[1]_i_1__5_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire out_mat_cols_c12_full_n;
  wire out_mat_cols_c_empty_n;
  wire out_mat_rows_c11_full_n;
  wire resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_shiftReg_23 U_resize_accel_fifo_w32_d2_S_x0_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][31]_0 (in_mat_cols_c10_full_n),
        .\SRL_SIG_reg[0][31]_1 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][31]_2 (\SRL_SIG_reg[0][31]_0 ),
        .ap_clk(ap_clk),
        .axiStrm2xfMat_32_0_128_128_1_U0_ap_start(axiStrm2xfMat_32_0_128_128_1_U0_ap_start),
        .in_mat_cols_c10_empty_n(in_mat_cols_c10_empty_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_rows_c9_empty_n(in_mat_rows_c9_empty_n),
        .in_mat_rows_c9_full_n(in_mat_rows_c9_full_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .internal_empty_n_reg(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .internal_full_n_reg(E),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_1 ),
        .\p_src_cols_read_reg_111_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\p_src_cols_read_reg_111_reg[0]_0 (\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__17
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(in_mat_cols_c10_empty_n),
        .I3(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__17_n_3));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__7
       (.I0(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I1(out_mat_rows_c11_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__8
       (.I0(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I1(out_mat_cols_c12_full_n),
        .O(internal_full_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_3),
        .Q(in_mat_cols_c10_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__17
       (.I0(internal_full_n_i_2__7_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(in_mat_cols_c10_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out_0),
        .O(internal_full_n_i_1__17_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__3
       (.I0(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I1(out_mat_cols_c_empty_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__7
       (.I0(in_mat_cols_c10_empty_n),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I2(in_mat_cols_c10_full_n),
        .I3(E),
        .O(internal_full_n_i_2__7_n_3));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__1
       (.I0(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I1(in_mat_rows_c9_empty_n),
        .I2(E),
        .I3(in_mat_rows_c9_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__2
       (.I0(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I1(in_mat_cols_c10_empty_n),
        .I2(E),
        .I3(in_mat_cols_c10_full_n),
        .O(mOutPtr110_out_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_3),
        .Q(in_mat_cols_c10_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__10 
       (.I0(in_mat_cols_c10_empty_n),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I2(in_mat_cols_c10_full_n),
        .I3(E),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(E),
        .I2(in_mat_cols_c10_full_n),
        .I3(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I4(in_mat_cols_c10_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_0
   (in_mat_cols_c_full_n,
    in_mat_cols_c_empty_n,
    \SRL_SIG_reg[1][31] ,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    E,
    shiftReg_ce,
    ap_rst_n_inv,
    D);
  output in_mat_cols_c_full_n;
  output in_mat_cols_c_empty_n;
  output [31:0]\SRL_SIG_reg[1][31] ;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]E;
  input shiftReg_ce;
  input ap_rst_n_inv;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire internal_empty_n_i_1__14_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__14_n_3;
  wire internal_full_n_i_2__9_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__7_n_3 ;
  wire \mOutPtr[1]_i_1__2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_shiftReg_22 U_resize_accel_fifo_w32_d2_S_x0_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_3_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_3_[1] ),
        .\SRL_SIG_reg[1][0]_0 (in_mat_cols_c_full_n),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(in_mat_cols_c_empty_n),
        .I3(E),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__14_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_3),
        .Q(in_mat_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__14
       (.I0(internal_full_n_i_2__9_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(in_mat_cols_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__14_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__9
       (.I0(in_mat_cols_c_empty_n),
        .I1(E),
        .I2(in_mat_cols_c_full_n),
        .I3(shiftReg_ce),
        .O(internal_full_n_i_2__9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__0
       (.I0(E),
        .I1(in_mat_cols_c_empty_n),
        .I2(shiftReg_ce),
        .I3(in_mat_cols_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_3),
        .Q(in_mat_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__7 
       (.I0(in_mat_cols_c_empty_n),
        .I1(E),
        .I2(in_mat_cols_c_full_n),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(in_mat_cols_c_full_n),
        .I3(E),
        .I4(in_mat_cols_c_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_1
   (in_mat_rows_c9_full_n,
    in_mat_rows_c9_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    internal_empty_n_reg_0,
    resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read,
    in_mat_cols_c10_full_n,
    in_mat_cols_c_empty_n,
    in_mat_rows_c_empty_n,
    Q,
    axiStrm2xfMat_32_0_128_128_1_U0_ap_start,
    E,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][31] );
  output in_mat_rows_c9_full_n;
  output in_mat_rows_c9_empty_n;
  output [31:0]D;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input internal_empty_n_reg_0;
  input resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  input in_mat_cols_c10_full_n;
  input in_mat_cols_c_empty_n;
  input in_mat_rows_c_empty_n;
  input [0:0]Q;
  input axiStrm2xfMat_32_0_128_128_1_U0_ap_start;
  input [0:0]E;
  input ap_rst_n_inv;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axiStrm2xfMat_32_0_128_128_1_U0_ap_start;
  wire in_mat_cols_c10_full_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_rows_c9_empty_n;
  wire in_mat_rows_c9_full_n;
  wire in_mat_rows_c_empty_n;
  wire internal_empty_n_i_1__16_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__16_n_3;
  wire internal_full_n_i_2__8_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__9_n_3 ;
  wire \mOutPtr[1]_i_1__4_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_shiftReg_20 U_resize_accel_fifo_w32_d2_S_x0_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[1][0]_0 (in_mat_rows_c9_full_n),
        .ap_clk(ap_clk),
        .axiStrm2xfMat_32_0_128_128_1_U0_ap_start(axiStrm2xfMat_32_0_128_128_1_U0_ap_start),
        .in_mat_cols_c10_full_n(in_mat_cols_c10_full_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .\p_src_rows_read_reg_106_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\p_src_rows_read_reg_106_reg[0]_0 (\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__16
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(in_mat_rows_c9_empty_n),
        .I3(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__16_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_3),
        .Q(in_mat_rows_c9_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__16
       (.I0(internal_full_n_i_2__8_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(in_mat_rows_c9_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__8
       (.I0(in_mat_rows_c9_empty_n),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I2(in_mat_rows_c9_full_n),
        .I3(E),
        .O(internal_full_n_i_2__8_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_3),
        .Q(in_mat_rows_c9_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__9 
       (.I0(in_mat_rows_c9_empty_n),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I2(in_mat_rows_c9_full_n),
        .I3(E),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(E),
        .I2(in_mat_rows_c9_full_n),
        .I3(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I4(in_mat_rows_c9_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__9_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_2
   (in_mat_rows_c_full_n,
    in_mat_rows_c_empty_n,
    \SRL_SIG_reg[1][31] ,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    E,
    shiftReg_ce,
    ap_rst_n_inv,
    D);
  output in_mat_rows_c_full_n;
  output in_mat_rows_c_empty_n;
  output [31:0]\SRL_SIG_reg[1][31] ;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]E;
  input shiftReg_ce;
  input ap_rst_n_inv;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire internal_empty_n_i_1__13_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__13_n_3;
  wire internal_full_n_i_2__10_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__6_n_3 ;
  wire \mOutPtr[1]_i_1__1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_shiftReg_19 U_resize_accel_fifo_w32_d2_S_x0_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_3_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_3_[1] ),
        .\SRL_SIG_reg[1][0]_0 (in_mat_rows_c_full_n),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(in_mat_rows_c_empty_n),
        .I3(E),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__13_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_3),
        .Q(in_mat_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__13
       (.I0(internal_full_n_i_2__10_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(in_mat_rows_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__13_n_3));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__10
       (.I0(in_mat_rows_c_empty_n),
        .I1(E),
        .I2(in_mat_rows_c_full_n),
        .I3(shiftReg_ce),
        .O(internal_full_n_i_2__10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3
       (.I0(E),
        .I1(in_mat_rows_c_empty_n),
        .I2(shiftReg_ce),
        .I3(in_mat_rows_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_3),
        .Q(in_mat_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__6 
       (.I0(in_mat_rows_c_empty_n),
        .I1(E),
        .I2(in_mat_rows_c_full_n),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(in_mat_rows_c_full_n),
        .I3(E),
        .I4(in_mat_rows_c_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_3
   (out_mat_cols_c12_full_n,
    out_mat_cols_c12_empty_n,
    internal_full_n_reg_0,
    D,
    ap_clk,
    out_mat_rows_c11_full_n,
    out_mat_cols_c_empty_n,
    out_mat_rows_c_empty_n,
    ap_rst_n,
    internal_empty_n_reg_0,
    xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read,
    resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read,
    out_mat_rows_c11_empty_n,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    Q,
    ap_rst_n_inv,
    out);
  output out_mat_cols_c12_full_n;
  output out_mat_cols_c12_empty_n;
  output internal_full_n_reg_0;
  output [31:0]D;
  input ap_clk;
  input out_mat_rows_c11_full_n;
  input out_mat_cols_c_empty_n;
  input out_mat_rows_c_empty_n;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;
  input resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  input out_mat_rows_c11_empty_n;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  input [0:0]Q;
  input ap_rst_n_inv;
  input [31:0]out;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__20_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__20_n_3;
  wire internal_full_n_i_2__11_n_3;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__13_n_3 ;
  wire \mOutPtr[1]_i_1__8_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [31:0]out;
  wire out_mat_cols_c12_empty_n;
  wire out_mat_cols_c12_full_n;
  wire out_mat_cols_c_empty_n;
  wire out_mat_rows_c11_empty_n;
  wire out_mat_rows_c11_full_n;
  wire out_mat_rows_c_empty_n;
  wire resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  wire xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_shiftReg_18 U_resize_accel_fifo_w32_d2_S_x0_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (out_mat_cols_c12_full_n),
        .ap_clk(ap_clk),
        .internal_full_n_reg(internal_full_n_reg_0),
        .out(out),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_rows_c11_full_n(out_mat_rows_c11_full_n),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .\srcMat_cols_read_reg_77_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\srcMat_cols_read_reg_77_reg[0]_0 (\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__20
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(out_mat_cols_c12_empty_n),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__20_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_3),
        .Q(out_mat_cols_c12_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__20
       (.I0(internal_full_n_i_2__11_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(out_mat_cols_c12_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__20_n_3));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__11
       (.I0(out_mat_cols_c12_empty_n),
        .I1(Q),
        .I2(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I3(out_mat_rows_c11_empty_n),
        .I4(out_mat_cols_c12_full_n),
        .I5(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .O(internal_full_n_i_2__11_n_3));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__4
       (.I0(out_mat_rows_c11_empty_n),
        .I1(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I2(Q),
        .I3(out_mat_cols_c12_empty_n),
        .I4(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I5(out_mat_cols_c12_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_3),
        .Q(out_mat_cols_c12_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__13 
       (.I0(out_mat_cols_c12_empty_n),
        .I1(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read),
        .I2(out_mat_cols_c12_full_n),
        .I3(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__8 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I2(out_mat_cols_c12_full_n),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read),
        .I4(out_mat_cols_c12_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__13_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_5
   (out_mat_rows_c11_full_n,
    out_mat_rows_c11_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read,
    resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    out_mat_cols_c12_empty_n,
    Q,
    ap_rst_n_inv,
    out);
  output out_mat_rows_c11_full_n;
  output out_mat_rows_c11_empty_n;
  output [31:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;
  input resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  input out_mat_cols_c12_empty_n;
  input [0:0]Q;
  input ap_rst_n_inv;
  input [31:0]out;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__19_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__19_n_3;
  wire internal_full_n_i_2__12_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__12_n_3 ;
  wire \mOutPtr[1]_i_1__7_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [31:0]out;
  wire out_mat_cols_c12_empty_n;
  wire out_mat_rows_c11_empty_n;
  wire out_mat_rows_c11_full_n;
  wire resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  wire xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_shiftReg U_resize_accel_fifo_w32_d2_S_x0_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (out_mat_rows_c11_full_n),
        .ap_clk(ap_clk),
        .out(out),
        .resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .\srcMat_rows_read_reg_72_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\srcMat_rows_read_reg_72_reg[0]_0 (\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__19
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(out_mat_rows_c11_empty_n),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__19_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_3),
        .Q(out_mat_rows_c11_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__19
       (.I0(internal_full_n_i_2__12_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(out_mat_rows_c11_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__19_n_3));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__12
       (.I0(out_mat_rows_c11_empty_n),
        .I1(Q),
        .I2(out_mat_cols_c12_empty_n),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I4(out_mat_rows_c11_full_n),
        .I5(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .O(internal_full_n_i_2__12_n_3));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__3
       (.I0(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I1(out_mat_cols_c12_empty_n),
        .I2(Q),
        .I3(out_mat_rows_c11_empty_n),
        .I4(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I5(out_mat_rows_c11_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_3),
        .Q(out_mat_rows_c11_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__12 
       (.I0(out_mat_rows_c11_empty_n),
        .I1(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read),
        .I2(out_mat_rows_c11_full_n),
        .I3(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I2(out_mat_rows_c11_full_n),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read),
        .I4(out_mat_rows_c11_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__12_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_shiftReg
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read,
    \srcMat_rows_read_reg_72_reg[0] ,
    \srcMat_rows_read_reg_72_reg[0]_0 ,
    out,
    ap_clk);
  output [31:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  input \srcMat_rows_read_reg_72_reg[0] ;
  input \srcMat_rows_read_reg_72_reg[0]_0 ;
  input [31:0]out;
  input ap_clk;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]out;
  wire resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  wire shiftReg_ce;
  wire \srcMat_rows_read_reg_72_reg[0] ;
  wire \srcMat_rows_read_reg_72_reg[0]_0 ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__5 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_rows_read_reg_72[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\srcMat_rows_read_reg_72_reg[0] ),
        .I3(\srcMat_rows_read_reg_72_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x0_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_shiftReg_18
   (internal_full_n_reg,
    D,
    \SRL_SIG_reg[1][0]_0 ,
    out_mat_rows_c11_full_n,
    out_mat_cols_c_empty_n,
    out_mat_rows_c_empty_n,
    resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read,
    \srcMat_cols_read_reg_77_reg[0] ,
    \srcMat_cols_read_reg_77_reg[0]_0 ,
    out,
    ap_clk);
  output internal_full_n_reg;
  output [31:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input out_mat_rows_c11_full_n;
  input out_mat_cols_c_empty_n;
  input out_mat_rows_c_empty_n;
  input resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  input \srcMat_cols_read_reg_77_reg[0] ;
  input \srcMat_cols_read_reg_77_reg[0]_0 ;
  input [31:0]out;
  input ap_clk;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire [31:0]out;
  wire out_mat_cols_c_empty_n;
  wire out_mat_rows_c11_full_n;
  wire out_mat_rows_c_empty_n;
  wire resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  wire shiftReg_ce;
  wire \srcMat_cols_read_reg_77_reg[0] ;
  wire \srcMat_cols_read_reg_77_reg[0]_0 ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__6 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_4__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(out_mat_rows_c11_full_n),
        .I2(out_mat_cols_c_empty_n),
        .I3(out_mat_rows_c_empty_n),
        .O(internal_full_n_reg));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcMat_cols_read_reg_77[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\srcMat_cols_read_reg_77_reg[0] ),
        .I3(\srcMat_cols_read_reg_77_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x0_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_shiftReg_19
   (\SRL_SIG_reg[1][31]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    shiftReg_ce,
    D,
    ap_clk);
  output [31:0]\SRL_SIG_reg[1][31]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input shiftReg_ce;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [10]),
        .Q(\SRL_SIG_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [11]),
        .Q(\SRL_SIG_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [12]),
        .Q(\SRL_SIG_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [13]),
        .Q(\SRL_SIG_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [14]),
        .Q(\SRL_SIG_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [15]),
        .Q(\SRL_SIG_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [16]),
        .Q(\SRL_SIG_reg[1]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [17]),
        .Q(\SRL_SIG_reg[1]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [18]),
        .Q(\SRL_SIG_reg[1]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [19]),
        .Q(\SRL_SIG_reg[1]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [20]),
        .Q(\SRL_SIG_reg[1]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [21]),
        .Q(\SRL_SIG_reg[1]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [22]),
        .Q(\SRL_SIG_reg[1]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [23]),
        .Q(\SRL_SIG_reg[1]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [24]),
        .Q(\SRL_SIG_reg[1]_2 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [25]),
        .Q(\SRL_SIG_reg[1]_2 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [26]),
        .Q(\SRL_SIG_reg[1]_2 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [27]),
        .Q(\SRL_SIG_reg[1]_2 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [28]),
        .Q(\SRL_SIG_reg[1]_2 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [29]),
        .Q(\SRL_SIG_reg[1]_2 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [30]),
        .Q(\SRL_SIG_reg[1]_2 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [31]),
        .Q(\SRL_SIG_reg[1]_2 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_2 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(\SRL_SIG_reg[0]_1 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [10]),
        .I1(\SRL_SIG_reg[0]_1 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [11]),
        .I1(\SRL_SIG_reg[0]_1 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [12]),
        .I1(\SRL_SIG_reg[0]_1 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [13]),
        .I1(\SRL_SIG_reg[0]_1 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [14]),
        .I1(\SRL_SIG_reg[0]_1 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [15]),
        .I1(\SRL_SIG_reg[0]_1 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [16]),
        .I1(\SRL_SIG_reg[0]_1 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [17]),
        .I1(\SRL_SIG_reg[0]_1 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [18]),
        .I1(\SRL_SIG_reg[0]_1 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [19]),
        .I1(\SRL_SIG_reg[0]_1 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(\SRL_SIG_reg[0]_1 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [20]),
        .I1(\SRL_SIG_reg[0]_1 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [21]),
        .I1(\SRL_SIG_reg[0]_1 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [22]),
        .I1(\SRL_SIG_reg[0]_1 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [23]),
        .I1(\SRL_SIG_reg[0]_1 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [24]),
        .I1(\SRL_SIG_reg[0]_1 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [25]),
        .I1(\SRL_SIG_reg[0]_1 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [26]),
        .I1(\SRL_SIG_reg[0]_1 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [27]),
        .I1(\SRL_SIG_reg[0]_1 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [28]),
        .I1(\SRL_SIG_reg[0]_1 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [29]),
        .I1(\SRL_SIG_reg[0]_1 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [30]),
        .I1(\SRL_SIG_reg[0]_1 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [31]),
        .I1(\SRL_SIG_reg[0]_1 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [8]),
        .I1(\SRL_SIG_reg[0]_1 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [9]),
        .I1(\SRL_SIG_reg[0]_1 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x0_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_shiftReg_20
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    in_mat_cols_c10_full_n,
    in_mat_cols_c_empty_n,
    in_mat_rows_c_empty_n,
    Q,
    axiStrm2xfMat_32_0_128_128_1_U0_ap_start,
    \p_src_rows_read_reg_106_reg[0] ,
    \p_src_rows_read_reg_106_reg[0]_0 ,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input in_mat_cols_c10_full_n;
  input in_mat_cols_c_empty_n;
  input in_mat_rows_c_empty_n;
  input [0:0]Q;
  input axiStrm2xfMat_32_0_128_128_1_U0_ap_start;
  input \p_src_rows_read_reg_106_reg[0] ;
  input \p_src_rows_read_reg_106_reg[0]_0 ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]D;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire axiStrm2xfMat_32_0_128_128_1_U0_ap_start;
  wire in_mat_cols_c10_full_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_rows_c_empty_n;
  wire \p_src_rows_read_reg_106_reg[0] ;
  wire \p_src_rows_read_reg_106_reg[0]_0 ;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][31]_i_1__4 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(in_mat_cols_c10_full_n),
        .I2(in_mat_cols_c_empty_n),
        .I3(in_mat_rows_c_empty_n),
        .I4(Q),
        .I5(axiStrm2xfMat_32_0_128_128_1_U0_ap_start),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_106[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\p_src_rows_read_reg_106_reg[0] ),
        .I3(\p_src_rows_read_reg_106_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x0_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_shiftReg_22
   (\SRL_SIG_reg[1][31]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    shiftReg_ce,
    D,
    ap_clk);
  output [31:0]\SRL_SIG_reg[1][31]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input shiftReg_ce;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__3 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [10]),
        .Q(\SRL_SIG_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [11]),
        .Q(\SRL_SIG_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [12]),
        .Q(\SRL_SIG_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [13]),
        .Q(\SRL_SIG_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [14]),
        .Q(\SRL_SIG_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [15]),
        .Q(\SRL_SIG_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [16]),
        .Q(\SRL_SIG_reg[1]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [17]),
        .Q(\SRL_SIG_reg[1]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [18]),
        .Q(\SRL_SIG_reg[1]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [19]),
        .Q(\SRL_SIG_reg[1]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [20]),
        .Q(\SRL_SIG_reg[1]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [21]),
        .Q(\SRL_SIG_reg[1]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [22]),
        .Q(\SRL_SIG_reg[1]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [23]),
        .Q(\SRL_SIG_reg[1]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [24]),
        .Q(\SRL_SIG_reg[1]_2 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [25]),
        .Q(\SRL_SIG_reg[1]_2 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [26]),
        .Q(\SRL_SIG_reg[1]_2 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [27]),
        .Q(\SRL_SIG_reg[1]_2 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [28]),
        .Q(\SRL_SIG_reg[1]_2 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [29]),
        .Q(\SRL_SIG_reg[1]_2 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [30]),
        .Q(\SRL_SIG_reg[1]_2 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [31]),
        .Q(\SRL_SIG_reg[1]_2 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_2 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(\SRL_SIG_reg[0]_1 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [10]),
        .I1(\SRL_SIG_reg[0]_1 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [11]),
        .I1(\SRL_SIG_reg[0]_1 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [12]),
        .I1(\SRL_SIG_reg[0]_1 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [13]),
        .I1(\SRL_SIG_reg[0]_1 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [14]),
        .I1(\SRL_SIG_reg[0]_1 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [15]),
        .I1(\SRL_SIG_reg[0]_1 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [16]),
        .I1(\SRL_SIG_reg[0]_1 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [17]),
        .I1(\SRL_SIG_reg[0]_1 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [18]),
        .I1(\SRL_SIG_reg[0]_1 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [19]),
        .I1(\SRL_SIG_reg[0]_1 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(\SRL_SIG_reg[0]_1 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [20]),
        .I1(\SRL_SIG_reg[0]_1 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [21]),
        .I1(\SRL_SIG_reg[0]_1 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [22]),
        .I1(\SRL_SIG_reg[0]_1 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [23]),
        .I1(\SRL_SIG_reg[0]_1 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [24]),
        .I1(\SRL_SIG_reg[0]_1 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [25]),
        .I1(\SRL_SIG_reg[0]_1 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [26]),
        .I1(\SRL_SIG_reg[0]_1 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [27]),
        .I1(\SRL_SIG_reg[0]_1 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [28]),
        .I1(\SRL_SIG_reg[0]_1 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [29]),
        .I1(\SRL_SIG_reg[0]_1 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [30]),
        .I1(\SRL_SIG_reg[0]_1 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [31]),
        .I1(\SRL_SIG_reg[0]_1 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [8]),
        .I1(\SRL_SIG_reg[0]_1 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [9]),
        .I1(\SRL_SIG_reg[0]_1 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x0_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x0_shiftReg_23
   (internal_empty_n_reg,
    D,
    internal_full_n_reg,
    in_mat_cols_c10_empty_n,
    in_mat_rows_c9_empty_n,
    Q,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \p_src_cols_read_reg_111_reg[0] ,
    \p_src_cols_read_reg_111_reg[0]_0 ,
    \SRL_SIG_reg[0][31]_0 ,
    in_mat_cols_c_empty_n,
    in_mat_rows_c9_full_n,
    in_mat_rows_c_empty_n,
    \SRL_SIG_reg[0][31]_1 ,
    axiStrm2xfMat_32_0_128_128_1_U0_ap_start,
    \SRL_SIG_reg[0][31]_2 ,
    ap_clk);
  output internal_empty_n_reg;
  output [31:0]D;
  output internal_full_n_reg;
  input in_mat_cols_c10_empty_n;
  input in_mat_rows_c9_empty_n;
  input [0:0]Q;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input \p_src_cols_read_reg_111_reg[0] ;
  input \p_src_cols_read_reg_111_reg[0]_0 ;
  input \SRL_SIG_reg[0][31]_0 ;
  input in_mat_cols_c_empty_n;
  input in_mat_rows_c9_full_n;
  input in_mat_rows_c_empty_n;
  input [0:0]\SRL_SIG_reg[0][31]_1 ;
  input axiStrm2xfMat_32_0_128_128_1_U0_ap_start;
  input [31:0]\SRL_SIG_reg[0][31]_2 ;
  input ap_clk;

  wire [31:0]D;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][31]_0 ;
  wire [0:0]\SRL_SIG_reg[0][31]_1 ;
  wire [31:0]\SRL_SIG_reg[0][31]_2 ;
  wire [31:0]\SRL_SIG_reg[0]_1 ;
  wire [31:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire axiStrm2xfMat_32_0_128_128_1_U0_ap_start;
  wire in_mat_cols_c10_empty_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_rows_c9_empty_n;
  wire in_mat_rows_c9_full_n;
  wire in_mat_rows_c_empty_n;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \p_src_cols_read_reg_111_reg[0] ;
  wire \p_src_cols_read_reg_111_reg[0]_0 ;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][31]_i_1__7 
       (.I0(\SRL_SIG_reg[0][31]_0 ),
        .I1(in_mat_cols_c_empty_n),
        .I2(in_mat_rows_c9_full_n),
        .I3(in_mat_rows_c_empty_n),
        .I4(\SRL_SIG_reg[0][31]_1 ),
        .I5(axiStrm2xfMat_32_0_128_128_1_U0_ap_start),
        .O(internal_full_n_reg));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [10]),
        .Q(\SRL_SIG_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [11]),
        .Q(\SRL_SIG_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [12]),
        .Q(\SRL_SIG_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [13]),
        .Q(\SRL_SIG_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [14]),
        .Q(\SRL_SIG_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [15]),
        .Q(\SRL_SIG_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [16]),
        .Q(\SRL_SIG_reg[0]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [17]),
        .Q(\SRL_SIG_reg[0]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [18]),
        .Q(\SRL_SIG_reg[0]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [19]),
        .Q(\SRL_SIG_reg[0]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [20]),
        .Q(\SRL_SIG_reg[0]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [21]),
        .Q(\SRL_SIG_reg[0]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [22]),
        .Q(\SRL_SIG_reg[0]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [23]),
        .Q(\SRL_SIG_reg[0]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [24]),
        .Q(\SRL_SIG_reg[0]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [25]),
        .Q(\SRL_SIG_reg[0]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [26]),
        .Q(\SRL_SIG_reg[0]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [27]),
        .Q(\SRL_SIG_reg[0]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [28]),
        .Q(\SRL_SIG_reg[0]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [29]),
        .Q(\SRL_SIG_reg[0]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [30]),
        .Q(\SRL_SIG_reg[0]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [31]),
        .Q(\SRL_SIG_reg[0]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0][31]_2 [9]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [10]),
        .Q(\SRL_SIG_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [11]),
        .Q(\SRL_SIG_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [12]),
        .Q(\SRL_SIG_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [13]),
        .Q(\SRL_SIG_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [14]),
        .Q(\SRL_SIG_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [15]),
        .Q(\SRL_SIG_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [16]),
        .Q(\SRL_SIG_reg[1]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [17]),
        .Q(\SRL_SIG_reg[1]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [18]),
        .Q(\SRL_SIG_reg[1]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [19]),
        .Q(\SRL_SIG_reg[1]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [20]),
        .Q(\SRL_SIG_reg[1]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [21]),
        .Q(\SRL_SIG_reg[1]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [22]),
        .Q(\SRL_SIG_reg[1]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [23]),
        .Q(\SRL_SIG_reg[1]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [24]),
        .Q(\SRL_SIG_reg[1]_2 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [25]),
        .Q(\SRL_SIG_reg[1]_2 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [26]),
        .Q(\SRL_SIG_reg[1]_2 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [27]),
        .Q(\SRL_SIG_reg[1]_2 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [28]),
        .Q(\SRL_SIG_reg[1]_2 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [29]),
        .Q(\SRL_SIG_reg[1]_2 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [30]),
        .Q(\SRL_SIG_reg[1]_2 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [31]),
        .Q(\SRL_SIG_reg[1]_2 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_2 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(in_mat_cols_c10_empty_n),
        .I1(in_mat_rows_c9_empty_n),
        .I2(Q),
        .I3(\mOutPtr_reg[0] ),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(\SRL_SIG_reg[0]_1 [0]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [10]),
        .I1(\SRL_SIG_reg[0]_1 [10]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [11]),
        .I1(\SRL_SIG_reg[0]_1 [11]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [12]),
        .I1(\SRL_SIG_reg[0]_1 [12]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [13]),
        .I1(\SRL_SIG_reg[0]_1 [13]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [14]),
        .I1(\SRL_SIG_reg[0]_1 [14]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [15]),
        .I1(\SRL_SIG_reg[0]_1 [15]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [16]),
        .I1(\SRL_SIG_reg[0]_1 [16]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [17]),
        .I1(\SRL_SIG_reg[0]_1 [17]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [18]),
        .I1(\SRL_SIG_reg[0]_1 [18]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [19]),
        .I1(\SRL_SIG_reg[0]_1 [19]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(\SRL_SIG_reg[0]_1 [1]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [20]),
        .I1(\SRL_SIG_reg[0]_1 [20]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [21]),
        .I1(\SRL_SIG_reg[0]_1 [21]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [22]),
        .I1(\SRL_SIG_reg[0]_1 [22]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [23]),
        .I1(\SRL_SIG_reg[0]_1 [23]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [24]),
        .I1(\SRL_SIG_reg[0]_1 [24]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [25]),
        .I1(\SRL_SIG_reg[0]_1 [25]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [26]),
        .I1(\SRL_SIG_reg[0]_1 [26]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [27]),
        .I1(\SRL_SIG_reg[0]_1 [27]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [28]),
        .I1(\SRL_SIG_reg[0]_1 [28]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [29]),
        .I1(\SRL_SIG_reg[0]_1 [29]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [30]),
        .I1(\SRL_SIG_reg[0]_1 [30]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [31]),
        .I1(\SRL_SIG_reg[0]_1 [31]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [8]),
        .I1(\SRL_SIG_reg[0]_1 [8]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_111[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [9]),
        .I1(\SRL_SIG_reg[0]_1 [9]),
        .I2(\p_src_cols_read_reg_111_reg[0] ),
        .I3(\p_src_cols_read_reg_111_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x_8
   (srcMat_1_c_full_n,
    srcMat_1_c_empty_n,
    ap_NS_fsm,
    srcMat_1_c_dout,
    ap_clk,
    shiftReg_ce,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start,
    Q,
    srcMat_2_c_empty_n,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][31] );
  output srcMat_1_c_full_n;
  output srcMat_1_c_empty_n;
  output [0:0]ap_NS_fsm;
  output [31:0]srcMat_1_c_dout;
  input ap_clk;
  input shiftReg_ce;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;
  input [0:0]Q;
  input srcMat_2_c_empty_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__6_n_3;
  wire internal_full_n_i_1__6_n_3;
  wire \mOutPtr[0]_i_1__2_n_3 ;
  wire \mOutPtr[1]_i_2__0_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;
  wire [31:0]srcMat_1_c_dout;
  wire srcMat_1_c_empty_n;
  wire srcMat_1_c_full_n;
  wire srcMat_2_c_empty_n;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x_shiftReg_10 U_resize_accel_fifo_w32_d2_S_x_ram
       (.Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce),
        .srcMat_1_c_dout(srcMat_1_c_dout));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(srcMat_1_c_empty_n),
        .I1(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start),
        .I2(Q),
        .I3(srcMat_2_c_empty_n),
        .O(ap_NS_fsm));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__6
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(ap_NS_fsm),
        .I3(shiftReg_ce),
        .I4(srcMat_1_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__6_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_3),
        .Q(srcMat_1_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__6
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(srcMat_1_c_full_n),
        .I3(ap_rst_n),
        .I4(ap_NS_fsm),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__6_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_3),
        .Q(srcMat_1_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x_9
   (strm_full_n,
    strm_empty_n,
    internal_full_n_reg_0,
    \SRL_SIG_reg[0][31] ,
    ap_clk,
    \ap_CS_fsm_reg[5] ,
    shiftReg_ce,
    internal_empty_n_reg_0,
    ap_rst_n,
    ap_rst_n_inv,
    D);
  output strm_full_n;
  output strm_empty_n;
  output internal_full_n_reg_0;
  output [31:0]\SRL_SIG_reg[0][31] ;
  input ap_clk;
  input \ap_CS_fsm_reg[5] ;
  input shiftReg_ce;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [31:0]D;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__11_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__12_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;
  wire strm_empty_n;
  wire strm_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x_shiftReg U_resize_accel_fifo_w32_d2_S_x_ram
       (.\B_V_data_1_payload_A_reg[0] (\mOutPtr_reg_n_3_[1] ),
        .\B_V_data_1_payload_A_reg[0]_0 (\mOutPtr_reg_n_3_[0] ),
        .D(D),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_2__1 
       (.I0(strm_full_n),
        .I1(\ap_CS_fsm_reg[5] ),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__11
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(internal_empty_n_reg_0),
        .I3(shiftReg_ce),
        .I4(strm_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__11_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_3),
        .Q(strm_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__12
       (.I0(strm_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_empty_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__12_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_3),
        .Q(strm_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(internal_empty_n_reg_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(shiftReg_ce),
        .I2(internal_empty_n_reg_0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x_shiftReg
   (\SRL_SIG_reg[0][31]_0 ,
    \B_V_data_1_payload_A_reg[0] ,
    \B_V_data_1_payload_A_reg[0]_0 ,
    shiftReg_ce,
    D,
    ap_clk);
  output [31:0]\SRL_SIG_reg[0][31]_0 ;
  input \B_V_data_1_payload_A_reg[0] ;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input shiftReg_ce;
  input [31:0]D;
  input ap_clk;

  wire \B_V_data_1_payload_A_reg[0] ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire \SRL_SIG_reg_n_3_[0][0] ;
  wire \SRL_SIG_reg_n_3_[0][10] ;
  wire \SRL_SIG_reg_n_3_[0][11] ;
  wire \SRL_SIG_reg_n_3_[0][12] ;
  wire \SRL_SIG_reg_n_3_[0][13] ;
  wire \SRL_SIG_reg_n_3_[0][14] ;
  wire \SRL_SIG_reg_n_3_[0][15] ;
  wire \SRL_SIG_reg_n_3_[0][16] ;
  wire \SRL_SIG_reg_n_3_[0][17] ;
  wire \SRL_SIG_reg_n_3_[0][18] ;
  wire \SRL_SIG_reg_n_3_[0][19] ;
  wire \SRL_SIG_reg_n_3_[0][1] ;
  wire \SRL_SIG_reg_n_3_[0][20] ;
  wire \SRL_SIG_reg_n_3_[0][21] ;
  wire \SRL_SIG_reg_n_3_[0][22] ;
  wire \SRL_SIG_reg_n_3_[0][23] ;
  wire \SRL_SIG_reg_n_3_[0][24] ;
  wire \SRL_SIG_reg_n_3_[0][25] ;
  wire \SRL_SIG_reg_n_3_[0][26] ;
  wire \SRL_SIG_reg_n_3_[0][27] ;
  wire \SRL_SIG_reg_n_3_[0][28] ;
  wire \SRL_SIG_reg_n_3_[0][29] ;
  wire \SRL_SIG_reg_n_3_[0][2] ;
  wire \SRL_SIG_reg_n_3_[0][30] ;
  wire \SRL_SIG_reg_n_3_[0][31] ;
  wire \SRL_SIG_reg_n_3_[0][3] ;
  wire \SRL_SIG_reg_n_3_[0][4] ;
  wire \SRL_SIG_reg_n_3_[0][5] ;
  wire \SRL_SIG_reg_n_3_[0][6] ;
  wire \SRL_SIG_reg_n_3_[0][7] ;
  wire \SRL_SIG_reg_n_3_[0][8] ;
  wire \SRL_SIG_reg_n_3_[0][9] ;
  wire \SRL_SIG_reg_n_3_[1][0] ;
  wire \SRL_SIG_reg_n_3_[1][10] ;
  wire \SRL_SIG_reg_n_3_[1][11] ;
  wire \SRL_SIG_reg_n_3_[1][12] ;
  wire \SRL_SIG_reg_n_3_[1][13] ;
  wire \SRL_SIG_reg_n_3_[1][14] ;
  wire \SRL_SIG_reg_n_3_[1][15] ;
  wire \SRL_SIG_reg_n_3_[1][16] ;
  wire \SRL_SIG_reg_n_3_[1][17] ;
  wire \SRL_SIG_reg_n_3_[1][18] ;
  wire \SRL_SIG_reg_n_3_[1][19] ;
  wire \SRL_SIG_reg_n_3_[1][1] ;
  wire \SRL_SIG_reg_n_3_[1][20] ;
  wire \SRL_SIG_reg_n_3_[1][21] ;
  wire \SRL_SIG_reg_n_3_[1][22] ;
  wire \SRL_SIG_reg_n_3_[1][23] ;
  wire \SRL_SIG_reg_n_3_[1][24] ;
  wire \SRL_SIG_reg_n_3_[1][25] ;
  wire \SRL_SIG_reg_n_3_[1][26] ;
  wire \SRL_SIG_reg_n_3_[1][27] ;
  wire \SRL_SIG_reg_n_3_[1][28] ;
  wire \SRL_SIG_reg_n_3_[1][29] ;
  wire \SRL_SIG_reg_n_3_[1][2] ;
  wire \SRL_SIG_reg_n_3_[1][30] ;
  wire \SRL_SIG_reg_n_3_[1][31] ;
  wire \SRL_SIG_reg_n_3_[1][3] ;
  wire \SRL_SIG_reg_n_3_[1][4] ;
  wire \SRL_SIG_reg_n_3_[1][5] ;
  wire \SRL_SIG_reg_n_3_[1][6] ;
  wire \SRL_SIG_reg_n_3_[1][7] ;
  wire \SRL_SIG_reg_n_3_[1][8] ;
  wire \SRL_SIG_reg_n_3_[1][9] ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][10] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][10] ),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][11] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][11] ),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][12] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][12] ),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][13] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][13] ),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][14] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][14] ),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][15] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][15] ),
        .O(\SRL_SIG_reg[0][31]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][16] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][16] ),
        .O(\SRL_SIG_reg[0][31]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][17] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][17] ),
        .O(\SRL_SIG_reg[0][31]_0 [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][18] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][18] ),
        .O(\SRL_SIG_reg[0][31]_0 [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][19] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][19] ),
        .O(\SRL_SIG_reg[0][31]_0 [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][20] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][20] ),
        .O(\SRL_SIG_reg[0][31]_0 [20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][21] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][21] ),
        .O(\SRL_SIG_reg[0][31]_0 [21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][22] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][22] ),
        .O(\SRL_SIG_reg[0][31]_0 [22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][23] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][23] ),
        .O(\SRL_SIG_reg[0][31]_0 [23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[24]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][24] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][24] ),
        .O(\SRL_SIG_reg[0][31]_0 [24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[25]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][25] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][25] ),
        .O(\SRL_SIG_reg[0][31]_0 [25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][26] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][26] ),
        .O(\SRL_SIG_reg[0][31]_0 [26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[27]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][27] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][27] ),
        .O(\SRL_SIG_reg[0][31]_0 [27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[28]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][28] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][28] ),
        .O(\SRL_SIG_reg[0][31]_0 [28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[29]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][29] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][29] ),
        .O(\SRL_SIG_reg[0][31]_0 [29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[30]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][30] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][30] ),
        .O(\SRL_SIG_reg[0][31]_0 [30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[31]_i_2 
       (.I0(\SRL_SIG_reg_n_3_[0][31] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][31] ),
        .O(\SRL_SIG_reg[0][31]_0 [31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][9] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][9] ),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_3_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_3_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_3_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_3_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_3_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_3_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg_n_3_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg_n_3_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg_n_3_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg_n_3_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg_n_3_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_3_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg_n_3_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg_n_3_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg_n_3_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg_n_3_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg_n_3_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg_n_3_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg_n_3_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg_n_3_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg_n_3_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg_n_3_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_3_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg_n_3_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg_n_3_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_3_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_3_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_3_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_3_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_3_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_3_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_3_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][0] ),
        .Q(\SRL_SIG_reg_n_3_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][10] ),
        .Q(\SRL_SIG_reg_n_3_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][11] ),
        .Q(\SRL_SIG_reg_n_3_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][12] ),
        .Q(\SRL_SIG_reg_n_3_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][13] ),
        .Q(\SRL_SIG_reg_n_3_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][14] ),
        .Q(\SRL_SIG_reg_n_3_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][15] ),
        .Q(\SRL_SIG_reg_n_3_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][16] ),
        .Q(\SRL_SIG_reg_n_3_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][17] ),
        .Q(\SRL_SIG_reg_n_3_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][18] ),
        .Q(\SRL_SIG_reg_n_3_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][19] ),
        .Q(\SRL_SIG_reg_n_3_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][1] ),
        .Q(\SRL_SIG_reg_n_3_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][20] ),
        .Q(\SRL_SIG_reg_n_3_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][21] ),
        .Q(\SRL_SIG_reg_n_3_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][22] ),
        .Q(\SRL_SIG_reg_n_3_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][23] ),
        .Q(\SRL_SIG_reg_n_3_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][24] ),
        .Q(\SRL_SIG_reg_n_3_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][25] ),
        .Q(\SRL_SIG_reg_n_3_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][26] ),
        .Q(\SRL_SIG_reg_n_3_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][27] ),
        .Q(\SRL_SIG_reg_n_3_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][28] ),
        .Q(\SRL_SIG_reg_n_3_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][29] ),
        .Q(\SRL_SIG_reg_n_3_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][2] ),
        .Q(\SRL_SIG_reg_n_3_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][30] ),
        .Q(\SRL_SIG_reg_n_3_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][31] ),
        .Q(\SRL_SIG_reg_n_3_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][3] ),
        .Q(\SRL_SIG_reg_n_3_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][4] ),
        .Q(\SRL_SIG_reg_n_3_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][5] ),
        .Q(\SRL_SIG_reg_n_3_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][6] ),
        .Q(\SRL_SIG_reg_n_3_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][7] ),
        .Q(\SRL_SIG_reg_n_3_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][8] ),
        .Q(\SRL_SIG_reg_n_3_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_3_[0][9] ),
        .Q(\SRL_SIG_reg_n_3_[1][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x_shiftReg_10
   (srcMat_1_c_dout,
    Q,
    shiftReg_ce,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]srcMat_1_c_dout;
  input [1:0]Q;
  input shiftReg_ce;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;
  wire [31:0]srcMat_1_c_dout;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_1
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(srcMat_1_c_dout[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_10
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(srcMat_1_c_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_11
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(srcMat_1_c_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_12
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(srcMat_1_c_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_13
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(srcMat_1_c_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_14
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(srcMat_1_c_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_15
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(srcMat_1_c_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_16
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(srcMat_1_c_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_17
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(srcMat_1_c_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_2
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(srcMat_1_c_dout[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_3
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(srcMat_1_c_dout[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_4
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(srcMat_1_c_dout[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_5
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(srcMat_1_c_dout[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_6
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(srcMat_1_c_dout[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_7
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(srcMat_1_c_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_8
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(srcMat_1_c_dout[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_9
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(srcMat_1_c_dout[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_10__0
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(srcMat_1_c_dout[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_11__0
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(srcMat_1_c_dout[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_12__0
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(srcMat_1_c_dout[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_13__0
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(srcMat_1_c_dout[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_14__0
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(srcMat_1_c_dout[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_15__0
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(srcMat_1_c_dout[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_1__0
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(srcMat_1_c_dout[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_2__0
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(srcMat_1_c_dout[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_3__0
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(srcMat_1_c_dout[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_4__0
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(srcMat_1_c_dout[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_5__0
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(srcMat_1_c_dout[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_6__0
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(srcMat_1_c_dout[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_7__0
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(srcMat_1_c_dout[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_8__0
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(srcMat_1_c_dout[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_9__0
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(srcMat_1_c_dout[23]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d2_S_x_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x_shiftReg_11
   (S,
    \cols_reg_773_reg[7] ,
    \cols_reg_773_reg[11] ,
    \cols_reg_773_reg[15] ,
    \cols_reg_773_reg[19] ,
    \cols_reg_773_reg[23] ,
    \cols_reg_773_reg[27] ,
    \cols_reg_773_reg[28] ,
    E,
    D,
    cols_loc_channel_dout,
    \SRL_SIG_reg[1][4]_0 ,
    \SRL_SIG_reg[1][8]_0 ,
    \SRL_SIG_reg[1][12]_0 ,
    \SRL_SIG_reg[1][16]_0 ,
    \SRL_SIG_reg[1][20]_0 ,
    \SRL_SIG_reg[1][24]_0 ,
    \SRL_SIG_reg[1][28]_0 ,
    \SRL_SIG_reg[1][31]_0 ,
    DI,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[0][16]_0 ,
    \SRL_SIG_reg[0][20]_0 ,
    \SRL_SIG_reg[0][24]_0 ,
    \SRL_SIG_reg[0][28]_0 ,
    \SRL_SIG_reg[0][30]_0 ,
    Q,
    \sub13_i_i_reg_810_reg[0] ,
    \sub13_i_i_reg_810_reg[0]_0 ,
    xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue,
    shiftReg_ce,
    ap_done_reg,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [3:0]S;
  output [3:0]\cols_reg_773_reg[7] ;
  output [3:0]\cols_reg_773_reg[11] ;
  output [3:0]\cols_reg_773_reg[15] ;
  output [3:0]\cols_reg_773_reg[19] ;
  output [3:0]\cols_reg_773_reg[23] ;
  output [3:0]\cols_reg_773_reg[27] ;
  output [0:0]\cols_reg_773_reg[28] ;
  output [0:0]E;
  output [0:0]D;
  output [31:0]cols_loc_channel_dout;
  output [3:0]\SRL_SIG_reg[1][4]_0 ;
  output [3:0]\SRL_SIG_reg[1][8]_0 ;
  output [3:0]\SRL_SIG_reg[1][12]_0 ;
  output [3:0]\SRL_SIG_reg[1][16]_0 ;
  output [3:0]\SRL_SIG_reg[1][20]_0 ;
  output [3:0]\SRL_SIG_reg[1][24]_0 ;
  output [3:0]\SRL_SIG_reg[1][28]_0 ;
  output [2:0]\SRL_SIG_reg[1][31]_0 ;
  output [3:0]DI;
  output [3:0]\SRL_SIG_reg[0][8]_0 ;
  output [3:0]\SRL_SIG_reg[0][12]_0 ;
  output [3:0]\SRL_SIG_reg[0][16]_0 ;
  output [3:0]\SRL_SIG_reg[0][20]_0 ;
  output [3:0]\SRL_SIG_reg[0][24]_0 ;
  output [3:0]\SRL_SIG_reg[0][28]_0 ;
  output [1:0]\SRL_SIG_reg[0][30]_0 ;
  input [28:0]Q;
  input \sub13_i_i_reg_810_reg[0] ;
  input \sub13_i_i_reg_810_reg[0]_0 ;
  input xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue;
  input shiftReg_ce;
  input ap_done_reg;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [0:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [28:0]Q;
  wire [3:0]S;
  wire [3:0]\SRL_SIG_reg[0][12]_0 ;
  wire [3:0]\SRL_SIG_reg[0][16]_0 ;
  wire [3:0]\SRL_SIG_reg[0][20]_0 ;
  wire [3:0]\SRL_SIG_reg[0][24]_0 ;
  wire [3:0]\SRL_SIG_reg[0][28]_0 ;
  wire [1:0]\SRL_SIG_reg[0][30]_0 ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [3:0]\SRL_SIG_reg[0][8]_0 ;
  wire [3:0]\SRL_SIG_reg[1][12]_0 ;
  wire [3:0]\SRL_SIG_reg[1][16]_0 ;
  wire [3:0]\SRL_SIG_reg[1][20]_0 ;
  wire [3:0]\SRL_SIG_reg[1][24]_0 ;
  wire [3:0]\SRL_SIG_reg[1][28]_0 ;
  wire [2:0]\SRL_SIG_reg[1][31]_0 ;
  wire [3:0]\SRL_SIG_reg[1][4]_0 ;
  wire [3:0]\SRL_SIG_reg[1][8]_0 ;
  wire \SRL_SIG_reg_n_3_[0][0] ;
  wire \SRL_SIG_reg_n_3_[0][10] ;
  wire \SRL_SIG_reg_n_3_[0][11] ;
  wire \SRL_SIG_reg_n_3_[0][12] ;
  wire \SRL_SIG_reg_n_3_[0][13] ;
  wire \SRL_SIG_reg_n_3_[0][14] ;
  wire \SRL_SIG_reg_n_3_[0][15] ;
  wire \SRL_SIG_reg_n_3_[0][16] ;
  wire \SRL_SIG_reg_n_3_[0][17] ;
  wire \SRL_SIG_reg_n_3_[0][18] ;
  wire \SRL_SIG_reg_n_3_[0][19] ;
  wire \SRL_SIG_reg_n_3_[0][1] ;
  wire \SRL_SIG_reg_n_3_[0][20] ;
  wire \SRL_SIG_reg_n_3_[0][21] ;
  wire \SRL_SIG_reg_n_3_[0][22] ;
  wire \SRL_SIG_reg_n_3_[0][23] ;
  wire \SRL_SIG_reg_n_3_[0][24] ;
  wire \SRL_SIG_reg_n_3_[0][25] ;
  wire \SRL_SIG_reg_n_3_[0][26] ;
  wire \SRL_SIG_reg_n_3_[0][27] ;
  wire \SRL_SIG_reg_n_3_[0][28] ;
  wire \SRL_SIG_reg_n_3_[0][29] ;
  wire \SRL_SIG_reg_n_3_[0][2] ;
  wire \SRL_SIG_reg_n_3_[0][30] ;
  wire \SRL_SIG_reg_n_3_[0][31] ;
  wire \SRL_SIG_reg_n_3_[0][3] ;
  wire \SRL_SIG_reg_n_3_[0][4] ;
  wire \SRL_SIG_reg_n_3_[0][5] ;
  wire \SRL_SIG_reg_n_3_[0][6] ;
  wire \SRL_SIG_reg_n_3_[0][7] ;
  wire \SRL_SIG_reg_n_3_[0][8] ;
  wire \SRL_SIG_reg_n_3_[0][9] ;
  wire \SRL_SIG_reg_n_3_[1][0] ;
  wire \SRL_SIG_reg_n_3_[1][10] ;
  wire \SRL_SIG_reg_n_3_[1][11] ;
  wire \SRL_SIG_reg_n_3_[1][12] ;
  wire \SRL_SIG_reg_n_3_[1][13] ;
  wire \SRL_SIG_reg_n_3_[1][14] ;
  wire \SRL_SIG_reg_n_3_[1][15] ;
  wire \SRL_SIG_reg_n_3_[1][16] ;
  wire \SRL_SIG_reg_n_3_[1][17] ;
  wire \SRL_SIG_reg_n_3_[1][18] ;
  wire \SRL_SIG_reg_n_3_[1][19] ;
  wire \SRL_SIG_reg_n_3_[1][1] ;
  wire \SRL_SIG_reg_n_3_[1][20] ;
  wire \SRL_SIG_reg_n_3_[1][21] ;
  wire \SRL_SIG_reg_n_3_[1][22] ;
  wire \SRL_SIG_reg_n_3_[1][23] ;
  wire \SRL_SIG_reg_n_3_[1][24] ;
  wire \SRL_SIG_reg_n_3_[1][25] ;
  wire \SRL_SIG_reg_n_3_[1][26] ;
  wire \SRL_SIG_reg_n_3_[1][27] ;
  wire \SRL_SIG_reg_n_3_[1][28] ;
  wire \SRL_SIG_reg_n_3_[1][29] ;
  wire \SRL_SIG_reg_n_3_[1][2] ;
  wire \SRL_SIG_reg_n_3_[1][30] ;
  wire \SRL_SIG_reg_n_3_[1][31] ;
  wire \SRL_SIG_reg_n_3_[1][3] ;
  wire \SRL_SIG_reg_n_3_[1][4] ;
  wire \SRL_SIG_reg_n_3_[1][5] ;
  wire \SRL_SIG_reg_n_3_[1][6] ;
  wire \SRL_SIG_reg_n_3_[1][7] ;
  wire \SRL_SIG_reg_n_3_[1][8] ;
  wire \SRL_SIG_reg_n_3_[1][9] ;
  wire ap_clk;
  wire ap_done_reg;
  wire [31:0]cols_loc_channel_dout;
  wire [3:0]\cols_reg_773_reg[11] ;
  wire [3:0]\cols_reg_773_reg[15] ;
  wire [3:0]\cols_reg_773_reg[19] ;
  wire [3:0]\cols_reg_773_reg[23] ;
  wire [3:0]\cols_reg_773_reg[27] ;
  wire [0:0]\cols_reg_773_reg[28] ;
  wire [3:0]\cols_reg_773_reg[7] ;
  wire shiftReg_ce;
  wire \sub13_i_i_reg_810_reg[0] ;
  wire \sub13_i_i_reg_810_reg[0]_0 ;
  wire xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue;

  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue),
        .I1(shiftReg_ce),
        .I2(ap_done_reg),
        .O(E));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg_n_3_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg_n_3_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg_n_3_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg_n_3_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg_n_3_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg_n_3_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg_n_3_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg_n_3_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg_n_3_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg_n_3_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg_n_3_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg_n_3_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg_n_3_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg_n_3_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg_n_3_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg_n_3_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg_n_3_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg_n_3_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg_n_3_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg_n_3_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg_n_3_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg_n_3_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg_n_3_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg_n_3_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg_n_3_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg_n_3_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg_n_3_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg_n_3_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg_n_3_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg_n_3_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg_n_3_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg_n_3_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][0] ),
        .Q(\SRL_SIG_reg_n_3_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][10] ),
        .Q(\SRL_SIG_reg_n_3_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][11] ),
        .Q(\SRL_SIG_reg_n_3_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][12] ),
        .Q(\SRL_SIG_reg_n_3_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][13] ),
        .Q(\SRL_SIG_reg_n_3_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][14] ),
        .Q(\SRL_SIG_reg_n_3_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][15] ),
        .Q(\SRL_SIG_reg_n_3_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][16] ),
        .Q(\SRL_SIG_reg_n_3_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][17] ),
        .Q(\SRL_SIG_reg_n_3_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][18] ),
        .Q(\SRL_SIG_reg_n_3_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][19] ),
        .Q(\SRL_SIG_reg_n_3_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][1] ),
        .Q(\SRL_SIG_reg_n_3_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][20] ),
        .Q(\SRL_SIG_reg_n_3_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][21] ),
        .Q(\SRL_SIG_reg_n_3_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][22] ),
        .Q(\SRL_SIG_reg_n_3_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][23] ),
        .Q(\SRL_SIG_reg_n_3_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][24] ),
        .Q(\SRL_SIG_reg_n_3_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][25] ),
        .Q(\SRL_SIG_reg_n_3_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][26] ),
        .Q(\SRL_SIG_reg_n_3_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][27] ),
        .Q(\SRL_SIG_reg_n_3_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][28] ),
        .Q(\SRL_SIG_reg_n_3_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][29] ),
        .Q(\SRL_SIG_reg_n_3_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][2] ),
        .Q(\SRL_SIG_reg_n_3_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][30] ),
        .Q(\SRL_SIG_reg_n_3_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][31] ),
        .Q(\SRL_SIG_reg_n_3_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][3] ),
        .Q(\SRL_SIG_reg_n_3_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][4] ),
        .Q(\SRL_SIG_reg_n_3_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][5] ),
        .Q(\SRL_SIG_reg_n_3_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][6] ),
        .Q(\SRL_SIG_reg_n_3_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][7] ),
        .Q(\SRL_SIG_reg_n_3_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][8] ),
        .Q(\SRL_SIG_reg_n_3_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_3_[0][9] ),
        .Q(\SRL_SIG_reg_n_3_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_10__0
       (.I0(\SRL_SIG_reg_n_3_[0][22] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][22] ),
        .O(cols_loc_channel_dout[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_11__0
       (.I0(\SRL_SIG_reg_n_3_[0][21] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][21] ),
        .O(cols_loc_channel_dout[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_12__0
       (.I0(\SRL_SIG_reg_n_3_[0][20] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][20] ),
        .O(cols_loc_channel_dout[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_13__0
       (.I0(\SRL_SIG_reg_n_3_[0][19] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][19] ),
        .O(cols_loc_channel_dout[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_14__0
       (.I0(\SRL_SIG_reg_n_3_[0][18] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][18] ),
        .O(cols_loc_channel_dout[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_15__0
       (.I0(\SRL_SIG_reg_n_3_[0][17] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][17] ),
        .O(cols_loc_channel_dout[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_1__0
       (.I0(\SRL_SIG_reg_n_3_[0][31] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][31] ),
        .O(cols_loc_channel_dout[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_2__0
       (.I0(\SRL_SIG_reg_n_3_[0][30] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][30] ),
        .O(cols_loc_channel_dout[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_3__0
       (.I0(\SRL_SIG_reg_n_3_[0][29] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][29] ),
        .O(cols_loc_channel_dout[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_4__0
       (.I0(\SRL_SIG_reg_n_3_[0][28] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][28] ),
        .O(cols_loc_channel_dout[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_5__0
       (.I0(\SRL_SIG_reg_n_3_[0][27] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][27] ),
        .O(cols_loc_channel_dout[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_6__0
       (.I0(\SRL_SIG_reg_n_3_[0][26] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][26] ),
        .O(cols_loc_channel_dout[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_7__0
       (.I0(\SRL_SIG_reg_n_3_[0][25] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][25] ),
        .O(cols_loc_channel_dout[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_8__0
       (.I0(\SRL_SIG_reg_n_3_[0][24] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][24] ),
        .O(cols_loc_channel_dout[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_9__0
       (.I0(\SRL_SIG_reg_n_3_[0][23] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][23] ),
        .O(cols_loc_channel_dout[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .O(\SRL_SIG_reg[0][8]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__0_i_2
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .O(\SRL_SIG_reg[0][8]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__0_i_3
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .O(\SRL_SIG_reg[0][8]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__0_i_4
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .O(\SRL_SIG_reg[0][8]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__0_i_5
       (.I0(\SRL_SIG_reg_n_3_[1][8] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][8] ),
        .O(\SRL_SIG_reg[1][8]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__0_i_6
       (.I0(\SRL_SIG_reg_n_3_[1][7] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][7] ),
        .O(\SRL_SIG_reg[1][8]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__0_i_7
       (.I0(\SRL_SIG_reg_n_3_[1][6] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][6] ),
        .O(\SRL_SIG_reg[1][8]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__0_i_8
       (.I0(\SRL_SIG_reg_n_3_[1][5] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][5] ),
        .O(\SRL_SIG_reg[1][8]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__1_i_1
       (.I0(\SRL_SIG_reg_n_3_[0][12] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][12] ),
        .O(\SRL_SIG_reg[0][12]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__1_i_2
       (.I0(\SRL_SIG_reg_n_3_[0][11] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][11] ),
        .O(\SRL_SIG_reg[0][12]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__1_i_3
       (.I0(\SRL_SIG_reg_n_3_[0][10] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][10] ),
        .O(\SRL_SIG_reg[0][12]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__1_i_4
       (.I0(\SRL_SIG_reg_n_3_[0][9] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][9] ),
        .O(\SRL_SIG_reg[0][12]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__1_i_5
       (.I0(\SRL_SIG_reg_n_3_[1][12] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][12] ),
        .O(\SRL_SIG_reg[1][12]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__1_i_6
       (.I0(\SRL_SIG_reg_n_3_[1][11] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][11] ),
        .O(\SRL_SIG_reg[1][12]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__1_i_7
       (.I0(\SRL_SIG_reg_n_3_[1][10] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][10] ),
        .O(\SRL_SIG_reg[1][12]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__1_i_8
       (.I0(\SRL_SIG_reg_n_3_[1][9] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][9] ),
        .O(\SRL_SIG_reg[1][12]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__2_i_1
       (.I0(\SRL_SIG_reg_n_3_[0][16] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][16] ),
        .O(\SRL_SIG_reg[0][16]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__2_i_2
       (.I0(\SRL_SIG_reg_n_3_[0][15] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][15] ),
        .O(\SRL_SIG_reg[0][16]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__2_i_3
       (.I0(\SRL_SIG_reg_n_3_[0][14] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][14] ),
        .O(\SRL_SIG_reg[0][16]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__2_i_4
       (.I0(\SRL_SIG_reg_n_3_[0][13] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][13] ),
        .O(\SRL_SIG_reg[0][16]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__2_i_5
       (.I0(\SRL_SIG_reg_n_3_[1][16] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][16] ),
        .O(\SRL_SIG_reg[1][16]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__2_i_6
       (.I0(\SRL_SIG_reg_n_3_[1][15] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][15] ),
        .O(\SRL_SIG_reg[1][16]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__2_i_7
       (.I0(\SRL_SIG_reg_n_3_[1][14] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][14] ),
        .O(\SRL_SIG_reg[1][16]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__2_i_8
       (.I0(\SRL_SIG_reg_n_3_[1][13] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][13] ),
        .O(\SRL_SIG_reg[1][16]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__3_i_1
       (.I0(\SRL_SIG_reg_n_3_[0][20] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][20] ),
        .O(\SRL_SIG_reg[0][20]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__3_i_2
       (.I0(\SRL_SIG_reg_n_3_[0][19] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][19] ),
        .O(\SRL_SIG_reg[0][20]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__3_i_3
       (.I0(\SRL_SIG_reg_n_3_[0][18] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][18] ),
        .O(\SRL_SIG_reg[0][20]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__3_i_4
       (.I0(\SRL_SIG_reg_n_3_[0][17] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][17] ),
        .O(\SRL_SIG_reg[0][20]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__3_i_5
       (.I0(\SRL_SIG_reg_n_3_[1][20] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][20] ),
        .O(\SRL_SIG_reg[1][20]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__3_i_6
       (.I0(\SRL_SIG_reg_n_3_[1][19] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][19] ),
        .O(\SRL_SIG_reg[1][20]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__3_i_7
       (.I0(\SRL_SIG_reg_n_3_[1][18] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][18] ),
        .O(\SRL_SIG_reg[1][20]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__3_i_8
       (.I0(\SRL_SIG_reg_n_3_[1][17] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][17] ),
        .O(\SRL_SIG_reg[1][20]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__4_i_1
       (.I0(\SRL_SIG_reg_n_3_[0][24] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][24] ),
        .O(\SRL_SIG_reg[0][24]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__4_i_2
       (.I0(\SRL_SIG_reg_n_3_[0][23] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][23] ),
        .O(\SRL_SIG_reg[0][24]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__4_i_3
       (.I0(\SRL_SIG_reg_n_3_[0][22] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][22] ),
        .O(\SRL_SIG_reg[0][24]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__4_i_4
       (.I0(\SRL_SIG_reg_n_3_[0][21] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][21] ),
        .O(\SRL_SIG_reg[0][24]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__4_i_5
       (.I0(\SRL_SIG_reg_n_3_[1][24] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][24] ),
        .O(\SRL_SIG_reg[1][24]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__4_i_6
       (.I0(\SRL_SIG_reg_n_3_[1][23] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][23] ),
        .O(\SRL_SIG_reg[1][24]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__4_i_7
       (.I0(\SRL_SIG_reg_n_3_[1][22] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][22] ),
        .O(\SRL_SIG_reg[1][24]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__4_i_8
       (.I0(\SRL_SIG_reg_n_3_[1][21] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][21] ),
        .O(\SRL_SIG_reg[1][24]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__5_i_1
       (.I0(\SRL_SIG_reg_n_3_[0][28] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][28] ),
        .O(\SRL_SIG_reg[0][28]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__5_i_2
       (.I0(\SRL_SIG_reg_n_3_[0][27] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][27] ),
        .O(\SRL_SIG_reg[0][28]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__5_i_3
       (.I0(\SRL_SIG_reg_n_3_[0][26] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][26] ),
        .O(\SRL_SIG_reg[0][28]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__5_i_4
       (.I0(\SRL_SIG_reg_n_3_[0][25] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][25] ),
        .O(\SRL_SIG_reg[0][28]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__5_i_5
       (.I0(\SRL_SIG_reg_n_3_[1][28] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][28] ),
        .O(\SRL_SIG_reg[1][28]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__5_i_6
       (.I0(\SRL_SIG_reg_n_3_[1][27] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][27] ),
        .O(\SRL_SIG_reg[1][28]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__5_i_7
       (.I0(\SRL_SIG_reg_n_3_[1][26] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][26] ),
        .O(\SRL_SIG_reg[1][28]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__5_i_8
       (.I0(\SRL_SIG_reg_n_3_[1][25] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][25] ),
        .O(\SRL_SIG_reg[1][28]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__6_i_1
       (.I0(\SRL_SIG_reg_n_3_[0][30] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][30] ),
        .O(\SRL_SIG_reg[0][30]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__6_i_2
       (.I0(\SRL_SIG_reg_n_3_[0][29] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][29] ),
        .O(\SRL_SIG_reg[0][30]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__6_i_3
       (.I0(\SRL_SIG_reg_n_3_[1][31] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][31] ),
        .O(\SRL_SIG_reg[1][31]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__6_i_4
       (.I0(\SRL_SIG_reg_n_3_[1][30] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][30] ),
        .O(\SRL_SIG_reg[1][31]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__6_i_5
       (.I0(\SRL_SIG_reg_n_3_[1][29] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][29] ),
        .O(\SRL_SIG_reg[1][31]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry_i_1
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry_i_2
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry_i_3
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry_i_4
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry_i_5
       (.I0(\SRL_SIG_reg_n_3_[1][4] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][4] ),
        .O(\SRL_SIG_reg[1][4]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry_i_6
       (.I0(\SRL_SIG_reg_n_3_[1][3] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][3] ),
        .O(\SRL_SIG_reg[1][4]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry_i_7
       (.I0(\SRL_SIG_reg_n_3_[1][2] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][2] ),
        .O(\SRL_SIG_reg[1][4]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry_i_8
       (.I0(\SRL_SIG_reg_n_3_[1][1] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][1] ),
        .O(\SRL_SIG_reg[1][4]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    \sub13_i_i_reg_810[0]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[1][0] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[0][0] ),
        .O(D));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__0_i_1
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg_n_3_[1][7] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][7] ),
        .O(\cols_reg_773_reg[7] [3]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__0_i_2
       (.I0(Q[6]),
        .I1(\SRL_SIG_reg_n_3_[1][6] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][6] ),
        .O(\cols_reg_773_reg[7] [2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__0_i_3
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg_n_3_[1][5] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][5] ),
        .O(\cols_reg_773_reg[7] [1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__0_i_4
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg_n_3_[1][4] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][4] ),
        .O(\cols_reg_773_reg[7] [0]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(\SRL_SIG_reg_n_3_[1][11] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][11] ),
        .O(\cols_reg_773_reg[11] [3]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(\SRL_SIG_reg_n_3_[1][10] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][10] ),
        .O(\cols_reg_773_reg[11] [2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg_n_3_[1][9] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][9] ),
        .O(\cols_reg_773_reg[11] [1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__1_i_4
       (.I0(Q[8]),
        .I1(\SRL_SIG_reg_n_3_[1][8] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][8] ),
        .O(\cols_reg_773_reg[11] [0]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__2_i_1
       (.I0(Q[15]),
        .I1(\SRL_SIG_reg_n_3_[1][15] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][15] ),
        .O(\cols_reg_773_reg[15] [3]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__2_i_2
       (.I0(Q[14]),
        .I1(\SRL_SIG_reg_n_3_[1][14] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][14] ),
        .O(\cols_reg_773_reg[15] [2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__2_i_3
       (.I0(Q[13]),
        .I1(\SRL_SIG_reg_n_3_[1][13] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][13] ),
        .O(\cols_reg_773_reg[15] [1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__2_i_4
       (.I0(Q[12]),
        .I1(\SRL_SIG_reg_n_3_[1][12] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][12] ),
        .O(\cols_reg_773_reg[15] [0]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__3_i_1
       (.I0(Q[19]),
        .I1(\SRL_SIG_reg_n_3_[1][19] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][19] ),
        .O(\cols_reg_773_reg[19] [3]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__3_i_2
       (.I0(Q[18]),
        .I1(\SRL_SIG_reg_n_3_[1][18] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][18] ),
        .O(\cols_reg_773_reg[19] [2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__3_i_3
       (.I0(Q[17]),
        .I1(\SRL_SIG_reg_n_3_[1][17] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][17] ),
        .O(\cols_reg_773_reg[19] [1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__3_i_4
       (.I0(Q[16]),
        .I1(\SRL_SIG_reg_n_3_[1][16] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][16] ),
        .O(\cols_reg_773_reg[19] [0]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__4_i_1
       (.I0(Q[23]),
        .I1(\SRL_SIG_reg_n_3_[1][23] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][23] ),
        .O(\cols_reg_773_reg[23] [3]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__4_i_2
       (.I0(Q[22]),
        .I1(\SRL_SIG_reg_n_3_[1][22] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][22] ),
        .O(\cols_reg_773_reg[23] [2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__4_i_3
       (.I0(Q[21]),
        .I1(\SRL_SIG_reg_n_3_[1][21] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][21] ),
        .O(\cols_reg_773_reg[23] [1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__4_i_4
       (.I0(Q[20]),
        .I1(\SRL_SIG_reg_n_3_[1][20] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][20] ),
        .O(\cols_reg_773_reg[23] [0]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__5_i_1
       (.I0(Q[27]),
        .I1(\SRL_SIG_reg_n_3_[1][27] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][27] ),
        .O(\cols_reg_773_reg[27] [3]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__5_i_2
       (.I0(Q[26]),
        .I1(\SRL_SIG_reg_n_3_[1][26] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][26] ),
        .O(\cols_reg_773_reg[27] [2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__5_i_3
       (.I0(Q[25]),
        .I1(\SRL_SIG_reg_n_3_[1][25] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][25] ),
        .O(\cols_reg_773_reg[27] [1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__5_i_4
       (.I0(Q[24]),
        .I1(\SRL_SIG_reg_n_3_[1][24] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][24] ),
        .O(\cols_reg_773_reg[27] [0]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__6_i_1
       (.I0(Q[28]),
        .I1(\SRL_SIG_reg_n_3_[1][28] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][28] ),
        .O(\cols_reg_773_reg[28] ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry_i_1
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg_n_3_[1][3] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][3] ),
        .O(S[3]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry_i_2
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg_n_3_[1][2] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][2] ),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry_i_3
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg_n_3_[1][1] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][1] ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry_i_4
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg_n_3_[1][0] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_3_[0][0] ),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_16__0
       (.I0(\SRL_SIG_reg_n_3_[0][16] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][16] ),
        .O(cols_loc_channel_dout[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_17__0
       (.I0(\SRL_SIG_reg_n_3_[0][15] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][15] ),
        .O(cols_loc_channel_dout[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_18
       (.I0(\SRL_SIG_reg_n_3_[0][14] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][14] ),
        .O(cols_loc_channel_dout[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_19
       (.I0(\SRL_SIG_reg_n_3_[0][13] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][13] ),
        .O(cols_loc_channel_dout[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_20
       (.I0(\SRL_SIG_reg_n_3_[0][12] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][12] ),
        .O(cols_loc_channel_dout[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_21
       (.I0(\SRL_SIG_reg_n_3_[0][11] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][11] ),
        .O(cols_loc_channel_dout[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_22
       (.I0(\SRL_SIG_reg_n_3_[0][10] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][10] ),
        .O(cols_loc_channel_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_23
       (.I0(\SRL_SIG_reg_n_3_[0][9] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][9] ),
        .O(cols_loc_channel_dout[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_24
       (.I0(\SRL_SIG_reg_n_3_[0][8] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][8] ),
        .O(cols_loc_channel_dout[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_25
       (.I0(\SRL_SIG_reg_n_3_[0][7] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][7] ),
        .O(cols_loc_channel_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_26
       (.I0(\SRL_SIG_reg_n_3_[0][6] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][6] ),
        .O(cols_loc_channel_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_27
       (.I0(\SRL_SIG_reg_n_3_[0][5] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][5] ),
        .O(cols_loc_channel_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_28
       (.I0(\SRL_SIG_reg_n_3_[0][4] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][4] ),
        .O(cols_loc_channel_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_29
       (.I0(\SRL_SIG_reg_n_3_[0][3] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][3] ),
        .O(cols_loc_channel_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_30
       (.I0(\SRL_SIG_reg_n_3_[0][2] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][2] ),
        .O(cols_loc_channel_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_31
       (.I0(\SRL_SIG_reg_n_3_[0][1] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][1] ),
        .O(cols_loc_channel_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_32
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .O(cols_loc_channel_dout[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S
   (cols_loc_c_full_n,
    cols_loc_c_empty_n,
    out,
    ap_clk,
    hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read,
    shiftReg_ce,
    ap_rst_n,
    internal_empty_n4_out,
    p_reg,
    ap_rst_n_inv,
    E);
  output cols_loc_c_full_n;
  output cols_loc_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read;
  input shiftReg_ce;
  input ap_rst_n;
  input internal_empty_n4_out;
  input [31:0]p_reg;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_loc_c_empty_n;
  wire cols_loc_c_full_n;
  wire hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__2_n_3;
  wire internal_empty_n_i_2__11_n_3;
  wire internal_full_n_i_1__3_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__1_n_3 ;
  wire \mOutPtr[1]_i_1__9_n_3 ;
  wire \mOutPtr[2]_i_1__2_n_3 ;
  wire [31:0]out;
  wire [31:0]p_reg;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S_shiftReg_29 U_resize_accel_fifo_w32_d3_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .p_reg(p_reg),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(internal_empty_n4_out),
        .I2(cols_loc_c_empty_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_2__11_n_3),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__2_n_3));
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_2__11
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce),
        .I2(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .O(internal_empty_n_i_2__11_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_3),
        .Q(cols_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__3
       (.I0(shiftReg_addr),
        .I1(mOutPtr[1]),
        .I2(cols_loc_c_full_n),
        .I3(ap_rst_n),
        .I4(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__3_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_3),
        .Q(cols_loc_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \mOutPtr[1]_i_1__9 
       (.I0(mOutPtr[0]),
        .I1(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h59AAAAA6)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr[2]),
        .I1(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_1__2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__9_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S_25
   (dstMat_1_c_full_n,
    dstMat_1_c_empty_n,
    out,
    ap_clk,
    hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read,
    shiftReg_ce,
    ap_rst_n,
    internal_empty_n4_out,
    tmp_product,
    ap_rst_n_inv,
    E);
  output dstMat_1_c_full_n;
  output dstMat_1_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read;
  input shiftReg_ce;
  input ap_rst_n;
  input internal_empty_n4_out;
  input [31:0]tmp_product;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dstMat_1_c_empty_n;
  wire dstMat_1_c_full_n;
  wire hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__1_n_3;
  wire internal_empty_n_i_3__2_n_3;
  wire internal_full_n_i_1__1_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1__11_n_3 ;
  wire \mOutPtr[2]_i_2__1_n_3 ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [31:0]tmp_product;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S_shiftReg U_resize_accel_fifo_w32_d3_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce),
        .tmp_product(tmp_product));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(internal_empty_n4_out),
        .I2(dstMat_1_c_empty_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_3__2_n_3),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__1_n_3));
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_3__2
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce),
        .I2(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .O(internal_empty_n_i_3__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_3),
        .Q(dstMat_1_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__1
       (.I0(shiftReg_addr),
        .I1(mOutPtr[1]),
        .I2(dstMat_1_c_full_n),
        .I3(ap_rst_n),
        .I4(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_3),
        .Q(dstMat_1_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \mOutPtr[1]_i_1__11 
       (.I0(mOutPtr[0]),
        .I1(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h59AAAAA6)) 
    \mOutPtr[2]_i_2__1 
       (.I0(mOutPtr[2]),
        .I1(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__11_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S_shiftReg
   (\mOutPtr_reg[0] ,
    out,
    Q,
    shiftReg_ce,
    tmp_product,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]tmp_product;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire [31:0]tmp_product;

  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/dstMat_1_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S_shiftReg_29
   (\mOutPtr_reg[0] ,
    out,
    Q,
    shiftReg_ce,
    p_reg,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]p_reg;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [31:0]out;
  wire [31:0]p_reg;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_128_128_1_U0/grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76/cols_loc_c_U/U_resize_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S_x
   (out_mat_cols_c_full_n,
    out_mat_cols_c_empty_n,
    out,
    ap_clk,
    resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read,
    shiftReg_ce,
    ap_rst_n,
    internal_full_n_reg_0,
    in,
    ap_rst_n_inv);
  output out_mat_cols_c_full_n;
  output out_mat_cols_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  input shiftReg_ce;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input [31:0]in;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n_i_1__24_n_3;
  wire internal_empty_n_i_2__10_n_3;
  wire internal_full_n_i_1__24_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire [31:0]out;
  wire out_mat_cols_c_empty_n;
  wire out_mat_cols_c_full_n;
  wire resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S_x_shiftReg_17 U_resize_accel_fifo_w32_d3_S_x_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hFBF00000)) 
    internal_empty_n_i_1__24
       (.I0(internal_empty_n_i_2__10_n_3),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I2(shiftReg_ce),
        .I3(out_mat_cols_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__24_n_3));
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_2__10
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n_i_2__10_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__24_n_3),
        .Q(out_mat_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__24
       (.I0(ap_rst_n),
        .I1(out_mat_cols_c_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__24_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__24_n_3),
        .Q(out_mat_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I1(out_mat_cols_c_empty_n),
        .I2(shiftReg_ce),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(out_mat_cols_c_empty_n),
        .I3(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(out_mat_cols_c_empty_n),
        .I4(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d3_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S_x_6
   (out_mat_rows_c_full_n,
    out_mat_rows_c_empty_n,
    out,
    ap_clk,
    resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read,
    shiftReg_ce,
    ap_rst_n,
    in,
    ap_rst_n_inv);
  output out_mat_rows_c_full_n;
  output out_mat_rows_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  input shiftReg_ce;
  input ap_rst_n;
  input [31:0]in;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n_i_1__23_n_3;
  wire internal_empty_n_i_2__9_n_3;
  wire internal_full_n_i_1__23_n_3;
  wire internal_full_n_i_2__2_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire [31:0]out;
  wire out_mat_rows_c_empty_n;
  wire out_mat_rows_c_full_n;
  wire resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S_x_shiftReg U_resize_accel_fifo_w32_d3_S_x_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hFBF00000)) 
    internal_empty_n_i_1__23
       (.I0(internal_empty_n_i_2__9_n_3),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I2(shiftReg_ce),
        .I3(out_mat_rows_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__23_n_3));
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_2__9
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n_i_2__9_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_3),
        .Q(out_mat_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__23
       (.I0(ap_rst_n),
        .I1(out_mat_rows_c_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_i_2__2_n_3),
        .O(internal_full_n_i_1__23_n_3));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__2
       (.I0(out_mat_rows_c_empty_n),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .O(internal_full_n_i_2__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_3),
        .Q(out_mat_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(out_mat_rows_c_empty_n),
        .I1(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I3(out_mat_rows_c_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I4(out_mat_rows_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S_x_shiftReg
   (\mOutPtr_reg[0] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [31:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire ap_clk;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__4 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w32_d3_S_x_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d3_S_x_shiftReg_17
   (\mOutPtr_reg[0] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [31:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire ap_clk;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__5 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__5 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_resize_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w8_d2_S
   (\mOutPtr_reg[0]_0 ,
    in_mat_data_full_n,
    in_mat_data_empty_n,
    d0,
    D,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    Q,
    ap_enable_reg_pp1_iter8,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    E,
    \SRL_SIG_reg[0][7] );
  output \mOutPtr_reg[0]_0 ;
  output in_mat_data_full_n;
  output in_mat_data_empty_n;
  output [7:0]d0;
  output [7:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input [7:0]Q;
  input ap_enable_reg_pp1_iter8;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter8;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]d0;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire internal_empty_n_i_1__15_n_3;
  wire internal_full_n_i_1__15_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__3_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w8_d2_S_shiftReg_21 U_resize_accel_fifo_w8_d2_S_ram
       (.D(D),
        .E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter8(ap_enable_reg_pp1_iter8),
        .d0(d0),
        .ram1_reg(\mOutPtr_reg_n_3_[1] ),
        .\read_pixel_fu_162_reg[7] (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__15
       (.I0(in_mat_data_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__15_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_3),
        .Q(in_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__15
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(in_mat_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__15_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_3),
        .Q(in_mat_data_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w8_d2_S_4
   (\mOutPtr_reg[0]_0 ,
    out_mat_data_full_n,
    out_mat_data_empty_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    \SRL_SIG_reg[1][7] ,
    \mOutPtr_reg[1]_1 ,
    \mOutPtr_reg[1]_2 ,
    \SRL_SIG_reg[1][0] ,
    shiftReg_addr,
    \SRL_SIG_reg[1][7]_0 ,
    D,
    \mOutPtr_reg[1]_3 ,
    \mOutPtr_reg[1]_4 ,
    \mOutPtr_reg[1]_5 ,
    \mOutPtr_reg[1]_6 ,
    \mOutPtr_reg[1]_7 ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    trunc_ln414_2_reg_872,
    icmp_ln414_1_reg_864,
    mOutPtr110_out,
    \mOutPtr_reg[1]_8 ,
    ap_rst_n,
    E,
    \SRL_SIG_reg[0][7] );
  output \mOutPtr_reg[0]_0 ;
  output out_mat_data_full_n;
  output out_mat_data_empty_n;
  output \mOutPtr_reg[1]_0 ;
  output [1:0]Q;
  output [1:0]\SRL_SIG_reg[1][7] ;
  output \mOutPtr_reg[1]_1 ;
  output \mOutPtr_reg[1]_2 ;
  output \SRL_SIG_reg[1][0] ;
  output shiftReg_addr;
  output \SRL_SIG_reg[1][7]_0 ;
  output [7:0]D;
  output [0:0]\mOutPtr_reg[1]_3 ;
  output \mOutPtr_reg[1]_4 ;
  output \mOutPtr_reg[1]_5 ;
  output \mOutPtr_reg[1]_6 ;
  output \mOutPtr_reg[1]_7 ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input [1:0]trunc_ln414_2_reg_872;
  input icmp_ln414_1_reg_864;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_8 ;
  input ap_rst_n;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[1][0] ;
  wire [1:0]\SRL_SIG_reg[1][7] ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire icmp_ln414_1_reg_864;
  wire internal_empty_n_i_1__18_n_3;
  wire internal_full_n_i_1__18_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__6_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg[1]_2 ;
  wire [0:0]\mOutPtr_reg[1]_3 ;
  wire \mOutPtr_reg[1]_4 ;
  wire \mOutPtr_reg[1]_5 ;
  wire \mOutPtr_reg[1]_6 ;
  wire \mOutPtr_reg[1]_7 ;
  wire \mOutPtr_reg[1]_8 ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire out_mat_data_empty_n;
  wire out_mat_data_full_n;
  wire shiftReg_addr;
  wire [1:0]trunc_ln414_2_reg_872;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w8_d2_S_shiftReg U_resize_accel_fifo_w8_d2_S_ram
       (.D(D),
        .E(E),
        .Q(\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[0][7]_0 (Q),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7]_0 ),
        .ap_clk(ap_clk),
        .icmp_ln414_1_reg_864(icmp_ln414_1_reg_864),
        .\lshr_ln674_1_reg_955_reg[6] (\mOutPtr_reg_n_3_[1] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_1 ),
        .\mOutPtr_reg[1]_1 (\mOutPtr_reg[1]_2 ),
        .\mOutPtr_reg[1]_2 (\mOutPtr_reg[1]_3 ),
        .\mOutPtr_reg[1]_3 (\mOutPtr_reg[1]_4 ),
        .\mOutPtr_reg[1]_4 (\mOutPtr_reg[1]_5 ),
        .\mOutPtr_reg[1]_5 (\mOutPtr_reg[1]_6 ),
        .\mOutPtr_reg[1]_6 (\mOutPtr_reg[1]_7 ),
        .shiftReg_addr(shiftReg_addr),
        .\tmp_V_reg_933_reg[7] (\mOutPtr_reg[0]_0 ),
        .trunc_ln414_2_reg_872(trunc_ln414_2_reg_872));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__18
       (.I0(out_mat_data_empty_n),
        .I1(\mOutPtr_reg[1]_8 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__18_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_3),
        .Q(out_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__18
       (.I0(\mOutPtr_reg[1]_8 ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(out_mat_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__18_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_3),
        .Q(out_mat_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_8 ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \shl_ln414_2_reg_938[31]_i_3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(shiftReg_addr));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w8_d2_S_shiftReg
   (\mOutPtr_reg[1] ,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    Q,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    D,
    \mOutPtr_reg[1]_2 ,
    \mOutPtr_reg[1]_3 ,
    \mOutPtr_reg[1]_4 ,
    \mOutPtr_reg[1]_5 ,
    \mOutPtr_reg[1]_6 ,
    \lshr_ln674_1_reg_955_reg[6] ,
    \tmp_V_reg_933_reg[7] ,
    trunc_ln414_2_reg_872,
    shiftReg_addr,
    icmp_ln414_1_reg_864,
    E,
    \SRL_SIG_reg[0][7]_1 ,
    ap_clk);
  output \mOutPtr_reg[1] ;
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[1]_1 ;
  output \SRL_SIG_reg[1][0]_0 ;
  output [1:0]Q;
  output [1:0]\SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[1][7]_0 ;
  output [7:0]D;
  output [0:0]\mOutPtr_reg[1]_2 ;
  output \mOutPtr_reg[1]_3 ;
  output \mOutPtr_reg[1]_4 ;
  output \mOutPtr_reg[1]_5 ;
  output \mOutPtr_reg[1]_6 ;
  input \lshr_ln674_1_reg_955_reg[6] ;
  input \tmp_V_reg_933_reg[7] ;
  input [1:0]trunc_ln414_2_reg_872;
  input shiftReg_addr;
  input icmp_ln414_1_reg_864;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7]_1 ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_1 ;
  wire [6:1]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire [6:1]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire icmp_ln414_1_reg_864;
  wire \lshr_ln674_1_reg_955_reg[6] ;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire [0:0]\mOutPtr_reg[1]_2 ;
  wire \mOutPtr_reg[1]_3 ;
  wire \mOutPtr_reg[1]_4 ;
  wire \mOutPtr_reg[1]_5 ;
  wire \mOutPtr_reg[1]_6 ;
  wire shiftReg_addr;
  wire \tmp_V_reg_933_reg[7] ;
  wire [1:0]trunc_ln414_2_reg_872;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_1 [0]),
        .Q(\SRL_SIG_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_1 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_1 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_1 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_1 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_1 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_1 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_1 [7]),
        .Q(\SRL_SIG_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    \lshr_ln674_1_reg_955[0]_i_1 
       (.I0(\lshr_ln674_1_reg_955_reg[6] ),
        .I1(\tmp_V_reg_933_reg[7] ),
        .I2(\SRL_SIG_reg[0][7]_0 [0]),
        .I3(Q[0]),
        .I4(trunc_ln414_2_reg_872[0]),
        .O(\mOutPtr_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    \lshr_ln674_1_reg_955[1]_i_1 
       (.I0(\lshr_ln674_1_reg_955_reg[6] ),
        .I1(\tmp_V_reg_933_reg[7] ),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(trunc_ln414_2_reg_872[0]),
        .O(\mOutPtr_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    \lshr_ln674_1_reg_955[2]_i_1 
       (.I0(\lshr_ln674_1_reg_955_reg[6] ),
        .I1(\tmp_V_reg_933_reg[7] ),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(trunc_ln414_2_reg_872[0]),
        .O(\mOutPtr_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    \lshr_ln674_1_reg_955[3]_i_1 
       (.I0(\lshr_ln674_1_reg_955_reg[6] ),
        .I1(\tmp_V_reg_933_reg[7] ),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(trunc_ln414_2_reg_872[0]),
        .O(\mOutPtr_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    \lshr_ln674_1_reg_955[4]_i_1 
       (.I0(\lshr_ln674_1_reg_955_reg[6] ),
        .I1(\tmp_V_reg_933_reg[7] ),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(trunc_ln414_2_reg_872[0]),
        .O(\mOutPtr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    \lshr_ln674_1_reg_955[5]_i_1 
       (.I0(\lshr_ln674_1_reg_955_reg[6] ),
        .I1(\tmp_V_reg_933_reg[7] ),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(trunc_ln414_2_reg_872[0]),
        .O(\mOutPtr_reg[1]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    \lshr_ln674_1_reg_955[6]_i_1 
       (.I0(\lshr_ln674_1_reg_955_reg[6] ),
        .I1(\tmp_V_reg_933_reg[7] ),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(trunc_ln414_2_reg_872[0]),
        .O(\mOutPtr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    \lshr_ln674_1_reg_955[7]_i_2 
       (.I0(\lshr_ln674_1_reg_955_reg[6] ),
        .I1(\tmp_V_reg_933_reg[7] ),
        .I2(\SRL_SIG_reg[0][7]_0 [1]),
        .I3(Q[1]),
        .I4(trunc_ln414_2_reg_872[0]),
        .O(\mOutPtr_reg[1]_6 ));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \shl_ln414_2_reg_938[15]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][7]_0 [1]),
        .I2(shiftReg_addr),
        .I3(trunc_ln414_2_reg_872[0]),
        .I4(trunc_ln414_2_reg_872[1]),
        .I5(icmp_ln414_1_reg_864),
        .O(\SRL_SIG_reg[1][7]_0 ));
  LUT6 #(
    .INIT(64'h0000AC0000000000)) 
    \shl_ln414_2_reg_938[23]_i_1 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][7]_0 [0]),
        .I2(shiftReg_addr),
        .I3(trunc_ln414_2_reg_872[0]),
        .I4(trunc_ln414_2_reg_872[1]),
        .I5(icmp_ln414_1_reg_864),
        .O(\SRL_SIG_reg[1][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_933[0]_i_1 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][7]_0 [0]),
        .I2(\tmp_V_reg_933_reg[7] ),
        .I3(\lshr_ln674_1_reg_955_reg[6] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_933[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\tmp_V_reg_933_reg[7] ),
        .I3(\lshr_ln674_1_reg_955_reg[6] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_933[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\tmp_V_reg_933_reg[7] ),
        .I3(\lshr_ln674_1_reg_955_reg[6] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_933[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\tmp_V_reg_933_reg[7] ),
        .I3(\lshr_ln674_1_reg_955_reg[6] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_933[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\tmp_V_reg_933_reg[7] ),
        .I3(\lshr_ln674_1_reg_955_reg[6] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_933[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\tmp_V_reg_933_reg[7] ),
        .I3(\lshr_ln674_1_reg_955_reg[6] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_933[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\tmp_V_reg_933_reg[7] ),
        .I3(\lshr_ln674_1_reg_955_reg[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_933[7]_i_2 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][7]_0 [1]),
        .I2(\tmp_V_reg_933_reg[7] ),
        .I3(\lshr_ln674_1_reg_955_reg[6] ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "resize_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w8_d2_S_shiftReg_21
   (d0,
    D,
    Q,
    ap_enable_reg_pp1_iter8,
    \read_pixel_fu_162_reg[7] ,
    ram1_reg,
    E,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]d0;
  output [7:0]D;
  input [7:0]Q;
  input ap_enable_reg_pp1_iter8;
  input \read_pixel_fu_162_reg[7] ;
  input ram1_reg;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter8;
  wire [7:0]d0;
  wire ram1_reg;
  wire \read_pixel_fu_162_reg[7] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram0_reg_i_17
       (.I0(Q[7]),
        .I1(ap_enable_reg_pp1_iter8),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\read_pixel_fu_162_reg[7] ),
        .I5(ram1_reg),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram0_reg_i_18
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp1_iter8),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\read_pixel_fu_162_reg[7] ),
        .I5(ram1_reg),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram0_reg_i_19
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp1_iter8),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\read_pixel_fu_162_reg[7] ),
        .I5(ram1_reg),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram0_reg_i_20
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp1_iter8),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\read_pixel_fu_162_reg[7] ),
        .I5(ram1_reg),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram0_reg_i_21
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp1_iter8),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\read_pixel_fu_162_reg[7] ),
        .I5(ram1_reg),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram0_reg_i_22
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp1_iter8),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\read_pixel_fu_162_reg[7] ),
        .I5(ram1_reg),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram0_reg_i_23
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp1_iter8),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\read_pixel_fu_162_reg[7] ),
        .I5(ram1_reg),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram0_reg_i_24
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp1_iter8),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\read_pixel_fu_162_reg[7] ),
        .I5(ram1_reg),
        .O(d0[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \read_pixel_fu_162[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\read_pixel_fu_162_reg[7] ),
        .I3(ram1_reg),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \read_pixel_fu_162[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\read_pixel_fu_162_reg[7] ),
        .I3(ram1_reg),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \read_pixel_fu_162[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\read_pixel_fu_162_reg[7] ),
        .I3(ram1_reg),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \read_pixel_fu_162[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\read_pixel_fu_162_reg[7] ),
        .I3(ram1_reg),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \read_pixel_fu_162[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\read_pixel_fu_162_reg[7] ),
        .I3(ram1_reg),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \read_pixel_fu_162[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\read_pixel_fu_162_reg[7] ),
        .I3(ram1_reg),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \read_pixel_fu_162[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\read_pixel_fu_162_reg[7] ),
        .I3(ram1_reg),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \read_pixel_fu_162[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\read_pixel_fu_162_reg[7] ),
        .I3(ram1_reg),
        .O(D[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_hlsStrm2axiStrm_32_32_32_1_1_8_256_s
   (Q,
    ap_done_reg,
    B_V_data_1_sel_wr_reg,
    \icmp_ln479_reg_244_reg[0]_0 ,
    ap_rst_n_0,
    \ap_CS_fsm_reg[1]_0 ,
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg,
    ap_done_reg_reg_0,
    ap_clk,
    out,
    p_reg__0,
    B_V_data_1_sel_wr,
    ap_rst_n,
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done,
    out_mat_cols_c12_empty_n,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    out_mat_rows_c11_empty_n,
    \ap_CS_fsm_reg[2]_0 ,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
    shiftReg_ce,
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg_0,
    strm_empty_n,
    img_out_TREADY_int_regslice,
    rows_cast_loc_c_empty_n,
    cols_cast_loc_c_empty_n,
    hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start,
    ap_rst_n_inv);
  output [1:0]Q;
  output ap_done_reg;
  output B_V_data_1_sel_wr_reg;
  output \icmp_ln479_reg_244_reg[0]_0 ;
  output ap_rst_n_0;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg;
  output ap_done_reg_reg_0;
  input ap_clk;
  input [28:0]out;
  input [28:0]p_reg__0;
  input B_V_data_1_sel_wr;
  input ap_rst_n;
  input ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done;
  input out_mat_cols_c12_empty_n;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  input out_mat_rows_c11_empty_n;
  input [1:0]\ap_CS_fsm_reg[2]_0 ;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  input shiftReg_ce;
  input ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg_0;
  input strm_empty_n;
  input img_out_TREADY_int_regslice;
  input rows_cast_loc_c_empty_n;
  input cols_cast_loc_c_empty_n;
  input hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start;
  input ap_rst_n_inv;

  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg;
  wire [1:0]Q;
  wire _carry__0_i_1__0_n_3;
  wire _carry__0_i_2__0_n_3;
  wire _carry__0_i_3__0_n_3;
  wire _carry__0_i_4__0_n_3;
  wire _carry__0_i_5__0_n_3;
  wire _carry__0_i_5__0_n_4;
  wire _carry__0_i_5__0_n_5;
  wire _carry__0_i_5__0_n_6;
  wire _carry__0_i_6__0_n_3;
  wire _carry__0_i_7__0_n_3;
  wire _carry__0_i_8__0_n_3;
  wire _carry__0_i_9__0_n_3;
  wire _carry__0_n_3;
  wire _carry__0_n_4;
  wire _carry__0_n_5;
  wire _carry__0_n_6;
  wire _carry__1_i_1__0_n_3;
  wire _carry__1_i_2__0_n_3;
  wire _carry__1_i_3__0_n_3;
  wire _carry__1_i_4__0_n_3;
  wire _carry__1_i_5__0_n_3;
  wire _carry__1_i_5__0_n_4;
  wire _carry__1_i_5__0_n_5;
  wire _carry__1_i_5__0_n_6;
  wire _carry__1_i_6__0_n_3;
  wire _carry__1_i_7__0_n_3;
  wire _carry__1_i_8__0_n_3;
  wire _carry__1_i_9__0_n_3;
  wire _carry__1_n_3;
  wire _carry__1_n_4;
  wire _carry__1_n_5;
  wire _carry__1_n_6;
  wire _carry__2_i_1__0_n_3;
  wire _carry__2_i_2__0_n_3;
  wire _carry__2_i_3__0_n_3;
  wire _carry__2_i_4__0_n_3;
  wire _carry__2_i_5__0_n_3;
  wire _carry__2_i_5__0_n_4;
  wire _carry__2_i_5__0_n_5;
  wire _carry__2_i_5__0_n_6;
  wire _carry__2_i_6__0_n_3;
  wire _carry__2_i_7__0_n_3;
  wire _carry__2_i_8__0_n_3;
  wire _carry__2_i_9__0_n_3;
  wire _carry__2_n_3;
  wire _carry__2_n_4;
  wire _carry__2_n_5;
  wire _carry__2_n_6;
  wire _carry__3_i_1__0_n_3;
  wire _carry__3_i_2__0_n_3;
  wire _carry__3_i_3__0_n_3;
  wire _carry__3_i_4__0_n_3;
  wire _carry__3_i_5__0_n_3;
  wire _carry__3_i_5__0_n_4;
  wire _carry__3_i_5__0_n_5;
  wire _carry__3_i_5__0_n_6;
  wire _carry__3_i_6__0_n_3;
  wire _carry__3_i_7__0_n_3;
  wire _carry__3_i_8__0_n_3;
  wire _carry__3_i_9__0_n_3;
  wire _carry__3_n_3;
  wire _carry__3_n_4;
  wire _carry__3_n_5;
  wire _carry__3_n_6;
  wire _carry__4_i_1__0_n_3;
  wire _carry__4_i_2__0_n_3;
  wire _carry__4_i_3__0_n_3;
  wire _carry__4_i_4__0_n_3;
  wire _carry__4_i_5__0_n_3;
  wire _carry__4_i_5__0_n_4;
  wire _carry__4_i_5__0_n_5;
  wire _carry__4_i_5__0_n_6;
  wire _carry__4_i_6__0_n_3;
  wire _carry__4_i_7__0_n_3;
  wire _carry__4_i_8__0_n_3;
  wire _carry__4_i_9__0_n_3;
  wire _carry__4_n_3;
  wire _carry__4_n_4;
  wire _carry__4_n_5;
  wire _carry__4_n_6;
  wire _carry__5_i_1__0_n_3;
  wire _carry__5_i_2__0_n_3;
  wire _carry__5_i_3__0_n_6;
  wire _carry__5_i_4__0_n_3;
  wire _carry__5_n_4;
  wire _carry__5_n_6;
  wire _carry_i_10__0_n_3;
  wire _carry_i_1__0_n_3;
  wire _carry_i_2__0_n_3;
  wire _carry_i_3__0_n_3;
  wire _carry_i_4__0_n_3;
  wire _carry_i_5__0_n_3;
  wire _carry_i_6__0_n_3;
  wire _carry_i_6__0_n_4;
  wire _carry_i_6__0_n_5;
  wire _carry_i_6__0_n_6;
  wire _carry_i_7__0_n_3;
  wire _carry_i_8__0_n_3;
  wire _carry_i_9__0_n_3;
  wire _carry_n_3;
  wire _carry_n_4;
  wire _carry_n_5;
  wire _carry_n_6;
  wire [31:5]add_ln477_fu_142_p2;
  wire \ap_CS_fsm[2]_i_2__0_n_3 ;
  wire \ap_CS_fsm[5]_i_2__0_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_3_[1] ;
  wire ap_CS_fsm_state3__0;
  wire ap_CS_fsm_state4;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__2_n_3;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done;
  wire ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg;
  wire ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg_0;
  wire cols_cast_loc_c_empty_n;
  wire [28:16]grp_fu_131_p2;
  wire hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start;
  wire i_reg_120;
  wire i_reg_1200;
  wire \i_reg_120[0]_i_4_n_3 ;
  wire [26:0]i_reg_120_reg;
  wire \i_reg_120_reg[0]_i_3_n_10 ;
  wire \i_reg_120_reg[0]_i_3_n_3 ;
  wire \i_reg_120_reg[0]_i_3_n_4 ;
  wire \i_reg_120_reg[0]_i_3_n_5 ;
  wire \i_reg_120_reg[0]_i_3_n_6 ;
  wire \i_reg_120_reg[0]_i_3_n_7 ;
  wire \i_reg_120_reg[0]_i_3_n_8 ;
  wire \i_reg_120_reg[0]_i_3_n_9 ;
  wire \i_reg_120_reg[12]_i_1_n_10 ;
  wire \i_reg_120_reg[12]_i_1_n_3 ;
  wire \i_reg_120_reg[12]_i_1_n_4 ;
  wire \i_reg_120_reg[12]_i_1_n_5 ;
  wire \i_reg_120_reg[12]_i_1_n_6 ;
  wire \i_reg_120_reg[12]_i_1_n_7 ;
  wire \i_reg_120_reg[12]_i_1_n_8 ;
  wire \i_reg_120_reg[12]_i_1_n_9 ;
  wire \i_reg_120_reg[16]_i_1_n_10 ;
  wire \i_reg_120_reg[16]_i_1_n_3 ;
  wire \i_reg_120_reg[16]_i_1_n_4 ;
  wire \i_reg_120_reg[16]_i_1_n_5 ;
  wire \i_reg_120_reg[16]_i_1_n_6 ;
  wire \i_reg_120_reg[16]_i_1_n_7 ;
  wire \i_reg_120_reg[16]_i_1_n_8 ;
  wire \i_reg_120_reg[16]_i_1_n_9 ;
  wire \i_reg_120_reg[20]_i_1_n_10 ;
  wire \i_reg_120_reg[20]_i_1_n_3 ;
  wire \i_reg_120_reg[20]_i_1_n_4 ;
  wire \i_reg_120_reg[20]_i_1_n_5 ;
  wire \i_reg_120_reg[20]_i_1_n_6 ;
  wire \i_reg_120_reg[20]_i_1_n_7 ;
  wire \i_reg_120_reg[20]_i_1_n_8 ;
  wire \i_reg_120_reg[20]_i_1_n_9 ;
  wire \i_reg_120_reg[24]_i_1_n_10 ;
  wire \i_reg_120_reg[24]_i_1_n_5 ;
  wire \i_reg_120_reg[24]_i_1_n_6 ;
  wire \i_reg_120_reg[24]_i_1_n_8 ;
  wire \i_reg_120_reg[24]_i_1_n_9 ;
  wire \i_reg_120_reg[4]_i_1_n_10 ;
  wire \i_reg_120_reg[4]_i_1_n_3 ;
  wire \i_reg_120_reg[4]_i_1_n_4 ;
  wire \i_reg_120_reg[4]_i_1_n_5 ;
  wire \i_reg_120_reg[4]_i_1_n_6 ;
  wire \i_reg_120_reg[4]_i_1_n_7 ;
  wire \i_reg_120_reg[4]_i_1_n_8 ;
  wire \i_reg_120_reg[4]_i_1_n_9 ;
  wire \i_reg_120_reg[8]_i_1_n_10 ;
  wire \i_reg_120_reg[8]_i_1_n_3 ;
  wire \i_reg_120_reg[8]_i_1_n_4 ;
  wire \i_reg_120_reg[8]_i_1_n_5 ;
  wire \i_reg_120_reg[8]_i_1_n_6 ;
  wire \i_reg_120_reg[8]_i_1_n_7 ;
  wire \i_reg_120_reg[8]_i_1_n_8 ;
  wire \i_reg_120_reg[8]_i_1_n_9 ;
  wire icmp_ln479_fu_214_p2;
  wire icmp_ln479_fu_214_p2_carry__0_i_1_n_3;
  wire icmp_ln479_fu_214_p2_carry__0_i_2_n_3;
  wire icmp_ln479_fu_214_p2_carry__0_i_3_n_3;
  wire icmp_ln479_fu_214_p2_carry__0_i_4_n_3;
  wire icmp_ln479_fu_214_p2_carry__0_i_5_n_3;
  wire icmp_ln479_fu_214_p2_carry__0_i_6_n_3;
  wire icmp_ln479_fu_214_p2_carry__0_i_7_n_3;
  wire icmp_ln479_fu_214_p2_carry__0_i_8_n_3;
  wire icmp_ln479_fu_214_p2_carry__0_n_3;
  wire icmp_ln479_fu_214_p2_carry__0_n_4;
  wire icmp_ln479_fu_214_p2_carry__0_n_5;
  wire icmp_ln479_fu_214_p2_carry__0_n_6;
  wire icmp_ln479_fu_214_p2_carry__1_i_1_n_3;
  wire icmp_ln479_fu_214_p2_carry__1_i_2_n_3;
  wire icmp_ln479_fu_214_p2_carry__1_i_3_n_3;
  wire icmp_ln479_fu_214_p2_carry__1_i_4_n_3;
  wire icmp_ln479_fu_214_p2_carry__1_i_5_n_3;
  wire icmp_ln479_fu_214_p2_carry__1_i_6_n_3;
  wire icmp_ln479_fu_214_p2_carry__1_i_7_n_3;
  wire icmp_ln479_fu_214_p2_carry__1_i_8_n_3;
  wire icmp_ln479_fu_214_p2_carry__1_n_3;
  wire icmp_ln479_fu_214_p2_carry__1_n_4;
  wire icmp_ln479_fu_214_p2_carry__1_n_5;
  wire icmp_ln479_fu_214_p2_carry__1_n_6;
  wire icmp_ln479_fu_214_p2_carry__2_i_1_n_3;
  wire icmp_ln479_fu_214_p2_carry__2_i_2_n_3;
  wire icmp_ln479_fu_214_p2_carry__2_i_3_n_3;
  wire icmp_ln479_fu_214_p2_carry__2_i_4_n_3;
  wire icmp_ln479_fu_214_p2_carry__2_n_6;
  wire icmp_ln479_fu_214_p2_carry_i_1_n_3;
  wire icmp_ln479_fu_214_p2_carry_i_2_n_3;
  wire icmp_ln479_fu_214_p2_carry_i_3_n_3;
  wire icmp_ln479_fu_214_p2_carry_i_4_n_3;
  wire icmp_ln479_fu_214_p2_carry_i_5_n_3;
  wire icmp_ln479_fu_214_p2_carry_i_6_n_3;
  wire icmp_ln479_fu_214_p2_carry_i_7_n_3;
  wire icmp_ln479_fu_214_p2_carry_i_8_n_3;
  wire icmp_ln479_fu_214_p2_carry_n_3;
  wire icmp_ln479_fu_214_p2_carry_n_4;
  wire icmp_ln479_fu_214_p2_carry_n_5;
  wire icmp_ln479_fu_214_p2_carry_n_6;
  wire icmp_ln479_reg_244;
  wire \icmp_ln479_reg_244[0]_i_1_n_3 ;
  wire \icmp_ln479_reg_244_reg[0]_0 ;
  wire img_out_TREADY_int_regslice;
  wire [26:0]loop_count_fu_196_p3;
  wire \loop_count_reg_234[0]_i_4_n_3 ;
  wire \loop_count_reg_234[0]_i_5_n_3 ;
  wire \loop_count_reg_234[0]_i_6_n_3 ;
  wire \loop_count_reg_234[0]_i_7_n_3 ;
  wire \loop_count_reg_234[0]_i_8_n_3 ;
  wire \loop_count_reg_234[27]_i_1_n_3 ;
  wire \loop_count_reg_234_reg[0]_i_2_n_3 ;
  wire \loop_count_reg_234_reg[0]_i_2_n_4 ;
  wire \loop_count_reg_234_reg[0]_i_2_n_5 ;
  wire \loop_count_reg_234_reg[0]_i_2_n_6 ;
  wire \loop_count_reg_234_reg[0]_i_3_n_3 ;
  wire \loop_count_reg_234_reg[0]_i_3_n_4 ;
  wire \loop_count_reg_234_reg[0]_i_3_n_5 ;
  wire \loop_count_reg_234_reg[0]_i_3_n_6 ;
  wire \loop_count_reg_234_reg[12]_i_2_n_3 ;
  wire \loop_count_reg_234_reg[12]_i_2_n_4 ;
  wire \loop_count_reg_234_reg[12]_i_2_n_5 ;
  wire \loop_count_reg_234_reg[12]_i_2_n_6 ;
  wire \loop_count_reg_234_reg[16]_i_2_n_3 ;
  wire \loop_count_reg_234_reg[16]_i_2_n_4 ;
  wire \loop_count_reg_234_reg[16]_i_2_n_5 ;
  wire \loop_count_reg_234_reg[16]_i_2_n_6 ;
  wire \loop_count_reg_234_reg[20]_i_2_n_3 ;
  wire \loop_count_reg_234_reg[20]_i_2_n_4 ;
  wire \loop_count_reg_234_reg[20]_i_2_n_5 ;
  wire \loop_count_reg_234_reg[20]_i_2_n_6 ;
  wire \loop_count_reg_234_reg[24]_i_2_n_3 ;
  wire \loop_count_reg_234_reg[24]_i_2_n_4 ;
  wire \loop_count_reg_234_reg[24]_i_2_n_5 ;
  wire \loop_count_reg_234_reg[24]_i_2_n_6 ;
  wire \loop_count_reg_234_reg[26]_i_2_n_6 ;
  wire \loop_count_reg_234_reg[4]_i_2_n_3 ;
  wire \loop_count_reg_234_reg[4]_i_2_n_4 ;
  wire \loop_count_reg_234_reg[4]_i_2_n_5 ;
  wire \loop_count_reg_234_reg[4]_i_2_n_6 ;
  wire \loop_count_reg_234_reg[8]_i_2_n_3 ;
  wire \loop_count_reg_234_reg[8]_i_2_n_4 ;
  wire \loop_count_reg_234_reg[8]_i_2_n_5 ;
  wire \loop_count_reg_234_reg[8]_i_2_n_6 ;
  wire \loop_count_reg_234_reg_n_3_[0] ;
  wire \loop_count_reg_234_reg_n_3_[10] ;
  wire \loop_count_reg_234_reg_n_3_[11] ;
  wire \loop_count_reg_234_reg_n_3_[12] ;
  wire \loop_count_reg_234_reg_n_3_[13] ;
  wire \loop_count_reg_234_reg_n_3_[14] ;
  wire \loop_count_reg_234_reg_n_3_[15] ;
  wire \loop_count_reg_234_reg_n_3_[16] ;
  wire \loop_count_reg_234_reg_n_3_[17] ;
  wire \loop_count_reg_234_reg_n_3_[18] ;
  wire \loop_count_reg_234_reg_n_3_[19] ;
  wire \loop_count_reg_234_reg_n_3_[1] ;
  wire \loop_count_reg_234_reg_n_3_[20] ;
  wire \loop_count_reg_234_reg_n_3_[21] ;
  wire \loop_count_reg_234_reg_n_3_[22] ;
  wire \loop_count_reg_234_reg_n_3_[23] ;
  wire \loop_count_reg_234_reg_n_3_[24] ;
  wire \loop_count_reg_234_reg_n_3_[25] ;
  wire \loop_count_reg_234_reg_n_3_[26] ;
  wire \loop_count_reg_234_reg_n_3_[27] ;
  wire \loop_count_reg_234_reg_n_3_[2] ;
  wire \loop_count_reg_234_reg_n_3_[3] ;
  wire \loop_count_reg_234_reg_n_3_[4] ;
  wire \loop_count_reg_234_reg_n_3_[5] ;
  wire \loop_count_reg_234_reg_n_3_[6] ;
  wire \loop_count_reg_234_reg_n_3_[7] ;
  wire \loop_count_reg_234_reg_n_3_[8] ;
  wire \loop_count_reg_234_reg_n_3_[9] ;
  wire [28:0]out;
  wire out_mat_cols_c12_empty_n;
  wire out_mat_rows_c11_empty_n;
  wire [15:0]p_1_in;
  wire [28:0]p_reg__0;
  wire rows_cast_loc_c_empty_n;
  wire shiftReg_ce;
  wire [31:3]shl_ln_fu_135_p3;
  wire strm_empty_n;
  wire [26:1]sub_ln477_1_fu_176_p2;
  wire [31:5]sub_ln477_fu_156_p2;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  wire [3:1]NLW__carry__5_CO_UNCONNECTED;
  wire [3:2]NLW__carry__5_O_UNCONNECTED;
  wire [3:1]NLW__carry__5_i_3__0_CO_UNCONNECTED;
  wire [3:2]NLW__carry__5_i_3__0_O_UNCONNECTED;
  wire [3:2]\NLW_i_reg_120_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_reg_120_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln479_fu_214_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln479_fu_214_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln479_fu_214_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln479_fu_214_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln479_fu_214_p2_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_loop_count_reg_234_reg[0]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_loop_count_reg_234_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_loop_count_reg_234_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_loop_count_reg_234_reg[26]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\icmp_ln479_reg_244_reg[0]_0 ),
        .I1(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_reg));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(icmp_ln479_reg_244),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\ap_CS_fsm_reg[2]_0 [1]),
        .I3(strm_empty_n),
        .I4(img_out_TREADY_int_regslice),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\icmp_ln479_reg_244_reg[0]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry
       (.CI(1'b0),
        .CO({_carry_n_3,_carry_n_4,_carry_n_5,_carry_n_6}),
        .CYINIT(_carry_i_1__0_n_3),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln477_1_fu_176_p2[4:1]),
        .S({_carry_i_2__0_n_3,_carry_i_3__0_n_3,_carry_i_4__0_n_3,_carry_i_5__0_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__0
       (.CI(_carry_n_3),
        .CO({_carry__0_n_3,_carry__0_n_4,_carry__0_n_5,_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln477_1_fu_176_p2[8:5]),
        .S({_carry__0_i_1__0_n_3,_carry__0_i_2__0_n_3,_carry__0_i_3__0_n_3,_carry__0_i_4__0_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_1__0
       (.I0(sub_ln477_fu_156_p2[13]),
        .O(_carry__0_i_1__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_2__0
       (.I0(sub_ln477_fu_156_p2[12]),
        .O(_carry__0_i_2__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_3__0
       (.I0(sub_ln477_fu_156_p2[11]),
        .O(_carry__0_i_3__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_4__0
       (.I0(sub_ln477_fu_156_p2[10]),
        .O(_carry__0_i_4__0_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__0_i_5__0
       (.CI(_carry_i_6__0_n_3),
        .CO({_carry__0_i_5__0_n_3,_carry__0_i_5__0_n_4,_carry__0_i_5__0_n_5,_carry__0_i_5__0_n_6}),
        .CYINIT(1'b0),
        .DI({_carry__0_i_6__0_n_3,_carry__0_i_7__0_n_3,_carry__0_i_8__0_n_3,_carry__0_i_9__0_n_3}),
        .O(sub_ln477_fu_156_p2[13:10]),
        .S(shl_ln_fu_135_p3[13:10]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_6__0
       (.I0(shl_ln_fu_135_p3[13]),
        .O(_carry__0_i_6__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_7__0
       (.I0(shl_ln_fu_135_p3[12]),
        .O(_carry__0_i_7__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_8__0
       (.I0(shl_ln_fu_135_p3[11]),
        .O(_carry__0_i_8__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_9__0
       (.I0(shl_ln_fu_135_p3[10]),
        .O(_carry__0_i_9__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__1
       (.CI(_carry__0_n_3),
        .CO({_carry__1_n_3,_carry__1_n_4,_carry__1_n_5,_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln477_1_fu_176_p2[12:9]),
        .S({_carry__1_i_1__0_n_3,_carry__1_i_2__0_n_3,_carry__1_i_3__0_n_3,_carry__1_i_4__0_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_1__0
       (.I0(sub_ln477_fu_156_p2[17]),
        .O(_carry__1_i_1__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_2__0
       (.I0(sub_ln477_fu_156_p2[16]),
        .O(_carry__1_i_2__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_3__0
       (.I0(sub_ln477_fu_156_p2[15]),
        .O(_carry__1_i_3__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_4__0
       (.I0(sub_ln477_fu_156_p2[14]),
        .O(_carry__1_i_4__0_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__1_i_5__0
       (.CI(_carry__0_i_5__0_n_3),
        .CO({_carry__1_i_5__0_n_3,_carry__1_i_5__0_n_4,_carry__1_i_5__0_n_5,_carry__1_i_5__0_n_6}),
        .CYINIT(1'b0),
        .DI({_carry__1_i_6__0_n_3,_carry__1_i_7__0_n_3,_carry__1_i_8__0_n_3,_carry__1_i_9__0_n_3}),
        .O(sub_ln477_fu_156_p2[17:14]),
        .S(shl_ln_fu_135_p3[17:14]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_6__0
       (.I0(shl_ln_fu_135_p3[17]),
        .O(_carry__1_i_6__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_7__0
       (.I0(shl_ln_fu_135_p3[16]),
        .O(_carry__1_i_7__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_8__0
       (.I0(shl_ln_fu_135_p3[15]),
        .O(_carry__1_i_8__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_9__0
       (.I0(shl_ln_fu_135_p3[14]),
        .O(_carry__1_i_9__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__2
       (.CI(_carry__1_n_3),
        .CO({_carry__2_n_3,_carry__2_n_4,_carry__2_n_5,_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln477_1_fu_176_p2[16:13]),
        .S({_carry__2_i_1__0_n_3,_carry__2_i_2__0_n_3,_carry__2_i_3__0_n_3,_carry__2_i_4__0_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_1__0
       (.I0(sub_ln477_fu_156_p2[21]),
        .O(_carry__2_i_1__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_2__0
       (.I0(sub_ln477_fu_156_p2[20]),
        .O(_carry__2_i_2__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_3__0
       (.I0(sub_ln477_fu_156_p2[19]),
        .O(_carry__2_i_3__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_4__0
       (.I0(sub_ln477_fu_156_p2[18]),
        .O(_carry__2_i_4__0_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__2_i_5__0
       (.CI(_carry__1_i_5__0_n_3),
        .CO({_carry__2_i_5__0_n_3,_carry__2_i_5__0_n_4,_carry__2_i_5__0_n_5,_carry__2_i_5__0_n_6}),
        .CYINIT(1'b0),
        .DI({_carry__2_i_6__0_n_3,_carry__2_i_7__0_n_3,_carry__2_i_8__0_n_3,_carry__2_i_9__0_n_3}),
        .O(sub_ln477_fu_156_p2[21:18]),
        .S(shl_ln_fu_135_p3[21:18]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_6__0
       (.I0(shl_ln_fu_135_p3[21]),
        .O(_carry__2_i_6__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_7__0
       (.I0(shl_ln_fu_135_p3[20]),
        .O(_carry__2_i_7__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_8__0
       (.I0(shl_ln_fu_135_p3[19]),
        .O(_carry__2_i_8__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_9__0
       (.I0(shl_ln_fu_135_p3[18]),
        .O(_carry__2_i_9__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__3
       (.CI(_carry__2_n_3),
        .CO({_carry__3_n_3,_carry__3_n_4,_carry__3_n_5,_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln477_1_fu_176_p2[20:17]),
        .S({_carry__3_i_1__0_n_3,_carry__3_i_2__0_n_3,_carry__3_i_3__0_n_3,_carry__3_i_4__0_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_1__0
       (.I0(sub_ln477_fu_156_p2[25]),
        .O(_carry__3_i_1__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_2__0
       (.I0(sub_ln477_fu_156_p2[24]),
        .O(_carry__3_i_2__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_3__0
       (.I0(sub_ln477_fu_156_p2[23]),
        .O(_carry__3_i_3__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_4__0
       (.I0(sub_ln477_fu_156_p2[22]),
        .O(_carry__3_i_4__0_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__3_i_5__0
       (.CI(_carry__2_i_5__0_n_3),
        .CO({_carry__3_i_5__0_n_3,_carry__3_i_5__0_n_4,_carry__3_i_5__0_n_5,_carry__3_i_5__0_n_6}),
        .CYINIT(1'b0),
        .DI({_carry__3_i_6__0_n_3,_carry__3_i_7__0_n_3,_carry__3_i_8__0_n_3,_carry__3_i_9__0_n_3}),
        .O(sub_ln477_fu_156_p2[25:22]),
        .S(shl_ln_fu_135_p3[25:22]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_6__0
       (.I0(shl_ln_fu_135_p3[25]),
        .O(_carry__3_i_6__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_7__0
       (.I0(shl_ln_fu_135_p3[24]),
        .O(_carry__3_i_7__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_8__0
       (.I0(shl_ln_fu_135_p3[23]),
        .O(_carry__3_i_8__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_9__0
       (.I0(shl_ln_fu_135_p3[22]),
        .O(_carry__3_i_9__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__4
       (.CI(_carry__3_n_3),
        .CO({_carry__4_n_3,_carry__4_n_4,_carry__4_n_5,_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln477_1_fu_176_p2[24:21]),
        .S({_carry__4_i_1__0_n_3,_carry__4_i_2__0_n_3,_carry__4_i_3__0_n_3,_carry__4_i_4__0_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_1__0
       (.I0(sub_ln477_fu_156_p2[29]),
        .O(_carry__4_i_1__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_2__0
       (.I0(sub_ln477_fu_156_p2[28]),
        .O(_carry__4_i_2__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_3__0
       (.I0(sub_ln477_fu_156_p2[27]),
        .O(_carry__4_i_3__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_4__0
       (.I0(sub_ln477_fu_156_p2[26]),
        .O(_carry__4_i_4__0_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__4_i_5__0
       (.CI(_carry__3_i_5__0_n_3),
        .CO({_carry__4_i_5__0_n_3,_carry__4_i_5__0_n_4,_carry__4_i_5__0_n_5,_carry__4_i_5__0_n_6}),
        .CYINIT(1'b0),
        .DI({_carry__4_i_6__0_n_3,_carry__4_i_7__0_n_3,_carry__4_i_8__0_n_3,_carry__4_i_9__0_n_3}),
        .O(sub_ln477_fu_156_p2[29:26]),
        .S(shl_ln_fu_135_p3[29:26]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_6__0
       (.I0(shl_ln_fu_135_p3[29]),
        .O(_carry__4_i_6__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_7__0
       (.I0(shl_ln_fu_135_p3[28]),
        .O(_carry__4_i_7__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_8__0
       (.I0(shl_ln_fu_135_p3[27]),
        .O(_carry__4_i_8__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_9__0
       (.I0(shl_ln_fu_135_p3[26]),
        .O(_carry__4_i_9__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__5
       (.CI(_carry__4_n_3),
        .CO({NLW__carry__5_CO_UNCONNECTED[3],_carry__5_n_4,NLW__carry__5_CO_UNCONNECTED[1],_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW__carry__5_O_UNCONNECTED[3:2],sub_ln477_1_fu_176_p2[26:25]}),
        .S({1'b0,1'b1,_carry__5_i_1__0_n_3,_carry__5_i_2__0_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__5_i_1__0
       (.I0(sub_ln477_fu_156_p2[31]),
        .O(_carry__5_i_1__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__5_i_2__0
       (.I0(sub_ln477_fu_156_p2[30]),
        .O(_carry__5_i_2__0_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__5_i_3__0
       (.CI(_carry__4_i_5__0_n_3),
        .CO({NLW__carry__5_i_3__0_CO_UNCONNECTED[3:1],_carry__5_i_3__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,_carry__5_i_4__0_n_3}),
        .O({NLW__carry__5_i_3__0_O_UNCONNECTED[3:2],sub_ln477_fu_156_p2[31:30]}),
        .S({1'b0,1'b0,shl_ln_fu_135_p3[31:30]}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__5_i_4__0
       (.I0(shl_ln_fu_135_p3[30]),
        .O(_carry__5_i_4__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_10__0
       (.I0(shl_ln_fu_135_p3[6]),
        .O(_carry_i_10__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_1__0
       (.I0(sub_ln477_fu_156_p2[5]),
        .O(_carry_i_1__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_2__0
       (.I0(sub_ln477_fu_156_p2[9]),
        .O(_carry_i_2__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_3__0
       (.I0(sub_ln477_fu_156_p2[8]),
        .O(_carry_i_3__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_4__0
       (.I0(sub_ln477_fu_156_p2[7]),
        .O(_carry_i_4__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_5__0
       (.I0(sub_ln477_fu_156_p2[6]),
        .O(_carry_i_5__0_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry_i_6__0
       (.CI(\loop_count_reg_234_reg[0]_i_2_n_3 ),
        .CO({_carry_i_6__0_n_3,_carry_i_6__0_n_4,_carry_i_6__0_n_5,_carry_i_6__0_n_6}),
        .CYINIT(1'b0),
        .DI({_carry_i_7__0_n_3,_carry_i_8__0_n_3,_carry_i_9__0_n_3,_carry_i_10__0_n_3}),
        .O(sub_ln477_fu_156_p2[9:6]),
        .S(shl_ln_fu_135_p3[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_7__0
       (.I0(shl_ln_fu_135_p3[9]),
        .O(_carry_i_7__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_8__0
       (.I0(shl_ln_fu_135_p3[8]),
        .O(_carry_i_8__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_9__0
       (.I0(shl_ln_fu_135_p3[7]),
        .O(_carry_i_9__0_n_3));
  LUT6 #(
    .INIT(64'hEFFFAAAAFFFFAAAA)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(Q[1]),
        .I1(ap_done_reg),
        .I2(rows_cast_loc_c_empty_n),
        .I3(cols_cast_loc_c_empty_n),
        .I4(Q[0]),
        .I5(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFF800000FF80FF00)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(out_mat_cols_c12_empty_n),
        .I1(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I2(out_mat_rows_c11_empty_n),
        .I3(\ap_CS_fsm_reg[2]_0 [1]),
        .I4(\ap_CS_fsm_reg[2]_0 [0]),
        .I5(\ap_CS_fsm[2]_i_2__0_n_3 ),
        .O(\ap_CS_fsm_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(ap_done_reg_reg_0),
        .I1(ap_CS_fsm_state3__0),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(Q[1]),
        .I5(\ap_CS_fsm_reg_n_3_[1] ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h40000000)) 
    \ap_CS_fsm[1]_i_2__3 
       (.I0(ap_done_reg),
        .I1(rows_cast_loc_c_empty_n),
        .I2(cols_cast_loc_c_empty_n),
        .I3(Q[0]),
        .I4(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .O(ap_done_reg_reg_0));
  LUT4 #(
    .INIT(16'h0A0B)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_3 ),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(\ap_CS_fsm_reg[2]_0 [0]),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .O(\ap_CS_fsm_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(shiftReg_ce),
        .I1(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg_0),
        .I2(\ap_CS_fsm_reg[2]_0 [1]),
        .I3(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done),
        .I4(Q[1]),
        .I5(ap_done_reg),
        .O(\ap_CS_fsm[2]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'hEEEEEECE)) 
    \ap_CS_fsm[4]_i_1__3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_CS_fsm_state4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln479_fu_214_p2),
        .I4(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \ap_CS_fsm[5]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln479_fu_214_p2),
        .I2(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'h08888888)) 
    \ap_CS_fsm[5]_i_2__0 
       (.I0(icmp_ln479_reg_244),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\ap_CS_fsm_reg[2]_0 [1]),
        .I3(strm_empty_n),
        .I4(img_out_TREADY_int_regslice),
        .O(\ap_CS_fsm[5]_i_2__0_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[1] ),
        .Q(ap_CS_fsm_state3__0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3__0),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__2
       (.I0(\ap_CS_fsm[2]_i_2__0_n_3 ),
        .I1(ap_rst_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__2_n_3),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFEFEF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(icmp_ln479_fu_214_p2),
        .I1(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F40404000000000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(icmp_ln479_fu_214_p2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h44444440)) 
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_i_1
       (.I0(\ap_CS_fsm[2]_i_2__0_n_3 ),
        .I1(ap_rst_n),
        .I2(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done),
        .I3(Q[1]),
        .I4(ap_done_reg),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_i_2
       (.I0(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .O(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg));
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \i_reg_120[0]_i_1 
       (.I0(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln479_fu_214_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_state4),
        .O(i_reg_120));
  LUT4 #(
    .INIT(16'h4000)) 
    \i_reg_120[0]_i_2 
       (.I0(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln479_fu_214_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(i_reg_1200));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_120[0]_i_4 
       (.I0(i_reg_120_reg[0]),
        .O(\i_reg_120[0]_i_4_n_3 ));
  FDRE \i_reg_120_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[0]_i_3_n_10 ),
        .Q(i_reg_120_reg[0]),
        .R(i_reg_120));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_120_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_reg_120_reg[0]_i_3_n_3 ,\i_reg_120_reg[0]_i_3_n_4 ,\i_reg_120_reg[0]_i_3_n_5 ,\i_reg_120_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_120_reg[0]_i_3_n_7 ,\i_reg_120_reg[0]_i_3_n_8 ,\i_reg_120_reg[0]_i_3_n_9 ,\i_reg_120_reg[0]_i_3_n_10 }),
        .S({i_reg_120_reg[3:1],\i_reg_120[0]_i_4_n_3 }));
  FDRE \i_reg_120_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[8]_i_1_n_8 ),
        .Q(i_reg_120_reg[10]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[8]_i_1_n_7 ),
        .Q(i_reg_120_reg[11]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[12]_i_1_n_10 ),
        .Q(i_reg_120_reg[12]),
        .R(i_reg_120));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_120_reg[12]_i_1 
       (.CI(\i_reg_120_reg[8]_i_1_n_3 ),
        .CO({\i_reg_120_reg[12]_i_1_n_3 ,\i_reg_120_reg[12]_i_1_n_4 ,\i_reg_120_reg[12]_i_1_n_5 ,\i_reg_120_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_120_reg[12]_i_1_n_7 ,\i_reg_120_reg[12]_i_1_n_8 ,\i_reg_120_reg[12]_i_1_n_9 ,\i_reg_120_reg[12]_i_1_n_10 }),
        .S(i_reg_120_reg[15:12]));
  FDRE \i_reg_120_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[12]_i_1_n_9 ),
        .Q(i_reg_120_reg[13]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[12]_i_1_n_8 ),
        .Q(i_reg_120_reg[14]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[12]_i_1_n_7 ),
        .Q(i_reg_120_reg[15]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[16]_i_1_n_10 ),
        .Q(i_reg_120_reg[16]),
        .R(i_reg_120));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_120_reg[16]_i_1 
       (.CI(\i_reg_120_reg[12]_i_1_n_3 ),
        .CO({\i_reg_120_reg[16]_i_1_n_3 ,\i_reg_120_reg[16]_i_1_n_4 ,\i_reg_120_reg[16]_i_1_n_5 ,\i_reg_120_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_120_reg[16]_i_1_n_7 ,\i_reg_120_reg[16]_i_1_n_8 ,\i_reg_120_reg[16]_i_1_n_9 ,\i_reg_120_reg[16]_i_1_n_10 }),
        .S(i_reg_120_reg[19:16]));
  FDRE \i_reg_120_reg[17] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[16]_i_1_n_9 ),
        .Q(i_reg_120_reg[17]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[18] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[16]_i_1_n_8 ),
        .Q(i_reg_120_reg[18]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[19] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[16]_i_1_n_7 ),
        .Q(i_reg_120_reg[19]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[0]_i_3_n_9 ),
        .Q(i_reg_120_reg[1]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[20] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[20]_i_1_n_10 ),
        .Q(i_reg_120_reg[20]),
        .R(i_reg_120));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_120_reg[20]_i_1 
       (.CI(\i_reg_120_reg[16]_i_1_n_3 ),
        .CO({\i_reg_120_reg[20]_i_1_n_3 ,\i_reg_120_reg[20]_i_1_n_4 ,\i_reg_120_reg[20]_i_1_n_5 ,\i_reg_120_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_120_reg[20]_i_1_n_7 ,\i_reg_120_reg[20]_i_1_n_8 ,\i_reg_120_reg[20]_i_1_n_9 ,\i_reg_120_reg[20]_i_1_n_10 }),
        .S(i_reg_120_reg[23:20]));
  FDRE \i_reg_120_reg[21] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[20]_i_1_n_9 ),
        .Q(i_reg_120_reg[21]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[22] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[20]_i_1_n_8 ),
        .Q(i_reg_120_reg[22]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[23] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[20]_i_1_n_7 ),
        .Q(i_reg_120_reg[23]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[24] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[24]_i_1_n_10 ),
        .Q(i_reg_120_reg[24]),
        .R(i_reg_120));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_120_reg[24]_i_1 
       (.CI(\i_reg_120_reg[20]_i_1_n_3 ),
        .CO({\NLW_i_reg_120_reg[24]_i_1_CO_UNCONNECTED [3:2],\i_reg_120_reg[24]_i_1_n_5 ,\i_reg_120_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_120_reg[24]_i_1_O_UNCONNECTED [3],\i_reg_120_reg[24]_i_1_n_8 ,\i_reg_120_reg[24]_i_1_n_9 ,\i_reg_120_reg[24]_i_1_n_10 }),
        .S({1'b0,i_reg_120_reg[26:24]}));
  FDRE \i_reg_120_reg[25] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[24]_i_1_n_9 ),
        .Q(i_reg_120_reg[25]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[26] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[24]_i_1_n_8 ),
        .Q(i_reg_120_reg[26]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[0]_i_3_n_8 ),
        .Q(i_reg_120_reg[2]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[0]_i_3_n_7 ),
        .Q(i_reg_120_reg[3]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[4]_i_1_n_10 ),
        .Q(i_reg_120_reg[4]),
        .R(i_reg_120));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_120_reg[4]_i_1 
       (.CI(\i_reg_120_reg[0]_i_3_n_3 ),
        .CO({\i_reg_120_reg[4]_i_1_n_3 ,\i_reg_120_reg[4]_i_1_n_4 ,\i_reg_120_reg[4]_i_1_n_5 ,\i_reg_120_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_120_reg[4]_i_1_n_7 ,\i_reg_120_reg[4]_i_1_n_8 ,\i_reg_120_reg[4]_i_1_n_9 ,\i_reg_120_reg[4]_i_1_n_10 }),
        .S(i_reg_120_reg[7:4]));
  FDRE \i_reg_120_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[4]_i_1_n_9 ),
        .Q(i_reg_120_reg[5]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[4]_i_1_n_8 ),
        .Q(i_reg_120_reg[6]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[4]_i_1_n_7 ),
        .Q(i_reg_120_reg[7]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[8]_i_1_n_10 ),
        .Q(i_reg_120_reg[8]),
        .R(i_reg_120));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_120_reg[8]_i_1 
       (.CI(\i_reg_120_reg[4]_i_1_n_3 ),
        .CO({\i_reg_120_reg[8]_i_1_n_3 ,\i_reg_120_reg[8]_i_1_n_4 ,\i_reg_120_reg[8]_i_1_n_5 ,\i_reg_120_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_120_reg[8]_i_1_n_7 ,\i_reg_120_reg[8]_i_1_n_8 ,\i_reg_120_reg[8]_i_1_n_9 ,\i_reg_120_reg[8]_i_1_n_10 }),
        .S(i_reg_120_reg[11:8]));
  FDRE \i_reg_120_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[8]_i_1_n_9 ),
        .Q(i_reg_120_reg[9]),
        .R(i_reg_120));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln479_fu_214_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln479_fu_214_p2_carry_n_3,icmp_ln479_fu_214_p2_carry_n_4,icmp_ln479_fu_214_p2_carry_n_5,icmp_ln479_fu_214_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln479_fu_214_p2_carry_i_1_n_3,icmp_ln479_fu_214_p2_carry_i_2_n_3,icmp_ln479_fu_214_p2_carry_i_3_n_3,icmp_ln479_fu_214_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln479_fu_214_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln479_fu_214_p2_carry_i_5_n_3,icmp_ln479_fu_214_p2_carry_i_6_n_3,icmp_ln479_fu_214_p2_carry_i_7_n_3,icmp_ln479_fu_214_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln479_fu_214_p2_carry__0
       (.CI(icmp_ln479_fu_214_p2_carry_n_3),
        .CO({icmp_ln479_fu_214_p2_carry__0_n_3,icmp_ln479_fu_214_p2_carry__0_n_4,icmp_ln479_fu_214_p2_carry__0_n_5,icmp_ln479_fu_214_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln479_fu_214_p2_carry__0_i_1_n_3,icmp_ln479_fu_214_p2_carry__0_i_2_n_3,icmp_ln479_fu_214_p2_carry__0_i_3_n_3,icmp_ln479_fu_214_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln479_fu_214_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln479_fu_214_p2_carry__0_i_5_n_3,icmp_ln479_fu_214_p2_carry__0_i_6_n_3,icmp_ln479_fu_214_p2_carry__0_i_7_n_3,icmp_ln479_fu_214_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry__0_i_1
       (.I0(\loop_count_reg_234_reg_n_3_[15] ),
        .I1(i_reg_120_reg[15]),
        .I2(\loop_count_reg_234_reg_n_3_[14] ),
        .I3(i_reg_120_reg[14]),
        .O(icmp_ln479_fu_214_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry__0_i_2
       (.I0(\loop_count_reg_234_reg_n_3_[13] ),
        .I1(i_reg_120_reg[13]),
        .I2(\loop_count_reg_234_reg_n_3_[12] ),
        .I3(i_reg_120_reg[12]),
        .O(icmp_ln479_fu_214_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry__0_i_3
       (.I0(\loop_count_reg_234_reg_n_3_[11] ),
        .I1(i_reg_120_reg[11]),
        .I2(\loop_count_reg_234_reg_n_3_[10] ),
        .I3(i_reg_120_reg[10]),
        .O(icmp_ln479_fu_214_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry__0_i_4
       (.I0(\loop_count_reg_234_reg_n_3_[9] ),
        .I1(i_reg_120_reg[9]),
        .I2(\loop_count_reg_234_reg_n_3_[8] ),
        .I3(i_reg_120_reg[8]),
        .O(icmp_ln479_fu_214_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry__0_i_5
       (.I0(i_reg_120_reg[15]),
        .I1(\loop_count_reg_234_reg_n_3_[15] ),
        .I2(i_reg_120_reg[14]),
        .I3(\loop_count_reg_234_reg_n_3_[14] ),
        .O(icmp_ln479_fu_214_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry__0_i_6
       (.I0(i_reg_120_reg[13]),
        .I1(\loop_count_reg_234_reg_n_3_[13] ),
        .I2(i_reg_120_reg[12]),
        .I3(\loop_count_reg_234_reg_n_3_[12] ),
        .O(icmp_ln479_fu_214_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry__0_i_7
       (.I0(i_reg_120_reg[11]),
        .I1(\loop_count_reg_234_reg_n_3_[11] ),
        .I2(i_reg_120_reg[10]),
        .I3(\loop_count_reg_234_reg_n_3_[10] ),
        .O(icmp_ln479_fu_214_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry__0_i_8
       (.I0(i_reg_120_reg[9]),
        .I1(\loop_count_reg_234_reg_n_3_[9] ),
        .I2(i_reg_120_reg[8]),
        .I3(\loop_count_reg_234_reg_n_3_[8] ),
        .O(icmp_ln479_fu_214_p2_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln479_fu_214_p2_carry__1
       (.CI(icmp_ln479_fu_214_p2_carry__0_n_3),
        .CO({icmp_ln479_fu_214_p2_carry__1_n_3,icmp_ln479_fu_214_p2_carry__1_n_4,icmp_ln479_fu_214_p2_carry__1_n_5,icmp_ln479_fu_214_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln479_fu_214_p2_carry__1_i_1_n_3,icmp_ln479_fu_214_p2_carry__1_i_2_n_3,icmp_ln479_fu_214_p2_carry__1_i_3_n_3,icmp_ln479_fu_214_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln479_fu_214_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln479_fu_214_p2_carry__1_i_5_n_3,icmp_ln479_fu_214_p2_carry__1_i_6_n_3,icmp_ln479_fu_214_p2_carry__1_i_7_n_3,icmp_ln479_fu_214_p2_carry__1_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry__1_i_1
       (.I0(\loop_count_reg_234_reg_n_3_[23] ),
        .I1(i_reg_120_reg[23]),
        .I2(\loop_count_reg_234_reg_n_3_[22] ),
        .I3(i_reg_120_reg[22]),
        .O(icmp_ln479_fu_214_p2_carry__1_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry__1_i_2
       (.I0(\loop_count_reg_234_reg_n_3_[21] ),
        .I1(i_reg_120_reg[21]),
        .I2(\loop_count_reg_234_reg_n_3_[20] ),
        .I3(i_reg_120_reg[20]),
        .O(icmp_ln479_fu_214_p2_carry__1_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry__1_i_3
       (.I0(\loop_count_reg_234_reg_n_3_[19] ),
        .I1(i_reg_120_reg[19]),
        .I2(\loop_count_reg_234_reg_n_3_[18] ),
        .I3(i_reg_120_reg[18]),
        .O(icmp_ln479_fu_214_p2_carry__1_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry__1_i_4
       (.I0(\loop_count_reg_234_reg_n_3_[17] ),
        .I1(i_reg_120_reg[17]),
        .I2(\loop_count_reg_234_reg_n_3_[16] ),
        .I3(i_reg_120_reg[16]),
        .O(icmp_ln479_fu_214_p2_carry__1_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry__1_i_5
       (.I0(i_reg_120_reg[23]),
        .I1(\loop_count_reg_234_reg_n_3_[23] ),
        .I2(i_reg_120_reg[22]),
        .I3(\loop_count_reg_234_reg_n_3_[22] ),
        .O(icmp_ln479_fu_214_p2_carry__1_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry__1_i_6
       (.I0(i_reg_120_reg[21]),
        .I1(\loop_count_reg_234_reg_n_3_[21] ),
        .I2(i_reg_120_reg[20]),
        .I3(\loop_count_reg_234_reg_n_3_[20] ),
        .O(icmp_ln479_fu_214_p2_carry__1_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry__1_i_7
       (.I0(i_reg_120_reg[19]),
        .I1(\loop_count_reg_234_reg_n_3_[19] ),
        .I2(i_reg_120_reg[18]),
        .I3(\loop_count_reg_234_reg_n_3_[18] ),
        .O(icmp_ln479_fu_214_p2_carry__1_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry__1_i_8
       (.I0(i_reg_120_reg[17]),
        .I1(\loop_count_reg_234_reg_n_3_[17] ),
        .I2(i_reg_120_reg[16]),
        .I3(\loop_count_reg_234_reg_n_3_[16] ),
        .O(icmp_ln479_fu_214_p2_carry__1_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln479_fu_214_p2_carry__2
       (.CI(icmp_ln479_fu_214_p2_carry__1_n_3),
        .CO({NLW_icmp_ln479_fu_214_p2_carry__2_CO_UNCONNECTED[3:2],icmp_ln479_fu_214_p2,icmp_ln479_fu_214_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln479_fu_214_p2_carry__2_i_1_n_3,icmp_ln479_fu_214_p2_carry__2_i_2_n_3}),
        .O(NLW_icmp_ln479_fu_214_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln479_fu_214_p2_carry__2_i_3_n_3,icmp_ln479_fu_214_p2_carry__2_i_4_n_3}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln479_fu_214_p2_carry__2_i_1
       (.I0(\loop_count_reg_234_reg_n_3_[27] ),
        .I1(\loop_count_reg_234_reg_n_3_[26] ),
        .I2(i_reg_120_reg[26]),
        .O(icmp_ln479_fu_214_p2_carry__2_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry__2_i_2
       (.I0(\loop_count_reg_234_reg_n_3_[25] ),
        .I1(i_reg_120_reg[25]),
        .I2(\loop_count_reg_234_reg_n_3_[24] ),
        .I3(i_reg_120_reg[24]),
        .O(icmp_ln479_fu_214_p2_carry__2_i_2_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln479_fu_214_p2_carry__2_i_3
       (.I0(\loop_count_reg_234_reg_n_3_[27] ),
        .I1(i_reg_120_reg[26]),
        .I2(\loop_count_reg_234_reg_n_3_[26] ),
        .O(icmp_ln479_fu_214_p2_carry__2_i_3_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry__2_i_4
       (.I0(i_reg_120_reg[25]),
        .I1(\loop_count_reg_234_reg_n_3_[25] ),
        .I2(i_reg_120_reg[24]),
        .I3(\loop_count_reg_234_reg_n_3_[24] ),
        .O(icmp_ln479_fu_214_p2_carry__2_i_4_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry_i_1
       (.I0(\loop_count_reg_234_reg_n_3_[7] ),
        .I1(i_reg_120_reg[7]),
        .I2(\loop_count_reg_234_reg_n_3_[6] ),
        .I3(i_reg_120_reg[6]),
        .O(icmp_ln479_fu_214_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry_i_2
       (.I0(\loop_count_reg_234_reg_n_3_[5] ),
        .I1(i_reg_120_reg[5]),
        .I2(\loop_count_reg_234_reg_n_3_[4] ),
        .I3(i_reg_120_reg[4]),
        .O(icmp_ln479_fu_214_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry_i_3
       (.I0(\loop_count_reg_234_reg_n_3_[3] ),
        .I1(i_reg_120_reg[3]),
        .I2(\loop_count_reg_234_reg_n_3_[2] ),
        .I3(i_reg_120_reg[2]),
        .O(icmp_ln479_fu_214_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry_i_4
       (.I0(\loop_count_reg_234_reg_n_3_[1] ),
        .I1(i_reg_120_reg[1]),
        .I2(\loop_count_reg_234_reg_n_3_[0] ),
        .I3(i_reg_120_reg[0]),
        .O(icmp_ln479_fu_214_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry_i_5
       (.I0(i_reg_120_reg[7]),
        .I1(\loop_count_reg_234_reg_n_3_[7] ),
        .I2(i_reg_120_reg[6]),
        .I3(\loop_count_reg_234_reg_n_3_[6] ),
        .O(icmp_ln479_fu_214_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry_i_6
       (.I0(i_reg_120_reg[5]),
        .I1(\loop_count_reg_234_reg_n_3_[5] ),
        .I2(i_reg_120_reg[4]),
        .I3(\loop_count_reg_234_reg_n_3_[4] ),
        .O(icmp_ln479_fu_214_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry_i_7
       (.I0(i_reg_120_reg[3]),
        .I1(\loop_count_reg_234_reg_n_3_[3] ),
        .I2(i_reg_120_reg[2]),
        .I3(\loop_count_reg_234_reg_n_3_[2] ),
        .O(icmp_ln479_fu_214_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry_i_8
       (.I0(i_reg_120_reg[1]),
        .I1(\loop_count_reg_234_reg_n_3_[1] ),
        .I2(i_reg_120_reg[0]),
        .I3(\loop_count_reg_234_reg_n_3_[0] ),
        .O(icmp_ln479_fu_214_p2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln479_reg_244[0]_i_1 
       (.I0(icmp_ln479_fu_214_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .I3(icmp_ln479_reg_244),
        .O(\icmp_ln479_reg_244[0]_i_1_n_3 ));
  FDRE \icmp_ln479_reg_244_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln479_reg_244[0]_i_1_n_3 ),
        .Q(icmp_ln479_reg_244),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[0]_i_1 
       (.I0(sub_ln477_fu_156_p2[5]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[5]),
        .O(loop_count_fu_196_p3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_234[0]_i_4 
       (.I0(shl_ln_fu_135_p3[5]),
        .O(\loop_count_reg_234[0]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_234[0]_i_5 
       (.I0(shl_ln_fu_135_p3[3]),
        .O(\loop_count_reg_234[0]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_234[0]_i_6 
       (.I0(shl_ln_fu_135_p3[4]),
        .O(\loop_count_reg_234[0]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_234[0]_i_7 
       (.I0(shl_ln_fu_135_p3[4]),
        .O(\loop_count_reg_234[0]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_234[0]_i_8 
       (.I0(shl_ln_fu_135_p3[3]),
        .O(\loop_count_reg_234[0]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[10]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[10]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[15]),
        .O(loop_count_fu_196_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[11]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[11]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[16]),
        .O(loop_count_fu_196_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[12]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[12]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[17]),
        .O(loop_count_fu_196_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[13]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[13]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[18]),
        .O(loop_count_fu_196_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[14]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[14]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[19]),
        .O(loop_count_fu_196_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[15]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[15]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[20]),
        .O(loop_count_fu_196_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[16]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[16]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[21]),
        .O(loop_count_fu_196_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[17]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[17]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[22]),
        .O(loop_count_fu_196_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[18]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[18]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[23]),
        .O(loop_count_fu_196_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[19]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[19]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[24]),
        .O(loop_count_fu_196_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[1]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[1]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[6]),
        .O(loop_count_fu_196_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[20]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[20]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[25]),
        .O(loop_count_fu_196_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[21]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[21]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[26]),
        .O(loop_count_fu_196_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[22]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[22]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[27]),
        .O(loop_count_fu_196_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[23]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[23]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[28]),
        .O(loop_count_fu_196_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[24]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[24]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[29]),
        .O(loop_count_fu_196_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[25]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[25]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[30]),
        .O(loop_count_fu_196_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop_count_reg_234[26]_i_1 
       (.I0(add_ln477_fu_142_p2[31]),
        .I1(sub_ln477_1_fu_176_p2[26]),
        .O(loop_count_fu_196_p3[26]));
  LUT4 #(
    .INIT(16'h30AA)) 
    \loop_count_reg_234[27]_i_1 
       (.I0(\loop_count_reg_234_reg_n_3_[27] ),
        .I1(_carry__5_n_4),
        .I2(add_ln477_fu_142_p2[31]),
        .I3(ap_CS_fsm_state4),
        .O(\loop_count_reg_234[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[2]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[2]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[7]),
        .O(loop_count_fu_196_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[3]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[3]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[8]),
        .O(loop_count_fu_196_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[4]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[4]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[9]),
        .O(loop_count_fu_196_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[5]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[5]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[10]),
        .O(loop_count_fu_196_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[6]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[6]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[11]),
        .O(loop_count_fu_196_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[7]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[7]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[12]),
        .O(loop_count_fu_196_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[8]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[8]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[13]),
        .O(loop_count_fu_196_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[9]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[9]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[14]),
        .O(loop_count_fu_196_p3[9]));
  FDRE \loop_count_reg_234_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[0]),
        .Q(\loop_count_reg_234_reg_n_3_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_234_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\loop_count_reg_234_reg[0]_i_2_n_3 ,\loop_count_reg_234_reg[0]_i_2_n_4 ,\loop_count_reg_234_reg[0]_i_2_n_5 ,\loop_count_reg_234_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop_count_reg_234[0]_i_4_n_3 ,1'b0,\loop_count_reg_234[0]_i_5_n_3 ,1'b0}),
        .O({sub_ln477_fu_156_p2[5],\NLW_loop_count_reg_234_reg[0]_i_2_O_UNCONNECTED [2:0]}),
        .S({shl_ln_fu_135_p3[5],\loop_count_reg_234[0]_i_6_n_3 ,shl_ln_fu_135_p3[3],1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_234_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\loop_count_reg_234_reg[0]_i_3_n_3 ,\loop_count_reg_234_reg[0]_i_3_n_4 ,\loop_count_reg_234_reg[0]_i_3_n_5 ,\loop_count_reg_234_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,shl_ln_fu_135_p3[4:3],1'b0}),
        .O({add_ln477_fu_142_p2[5],\NLW_loop_count_reg_234_reg[0]_i_3_O_UNCONNECTED [2:0]}),
        .S({shl_ln_fu_135_p3[5],\loop_count_reg_234[0]_i_7_n_3 ,\loop_count_reg_234[0]_i_8_n_3 ,1'b1}));
  FDRE \loop_count_reg_234_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[10]),
        .Q(\loop_count_reg_234_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[11]),
        .Q(\loop_count_reg_234_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[12]),
        .Q(\loop_count_reg_234_reg_n_3_[12] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_234_reg[12]_i_2 
       (.CI(\loop_count_reg_234_reg[8]_i_2_n_3 ),
        .CO({\loop_count_reg_234_reg[12]_i_2_n_3 ,\loop_count_reg_234_reg[12]_i_2_n_4 ,\loop_count_reg_234_reg[12]_i_2_n_5 ,\loop_count_reg_234_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln477_fu_142_p2[17:14]),
        .S(shl_ln_fu_135_p3[17:14]));
  FDRE \loop_count_reg_234_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[13]),
        .Q(\loop_count_reg_234_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[14]),
        .Q(\loop_count_reg_234_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[15]),
        .Q(\loop_count_reg_234_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[16]),
        .Q(\loop_count_reg_234_reg_n_3_[16] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_234_reg[16]_i_2 
       (.CI(\loop_count_reg_234_reg[12]_i_2_n_3 ),
        .CO({\loop_count_reg_234_reg[16]_i_2_n_3 ,\loop_count_reg_234_reg[16]_i_2_n_4 ,\loop_count_reg_234_reg[16]_i_2_n_5 ,\loop_count_reg_234_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln477_fu_142_p2[21:18]),
        .S(shl_ln_fu_135_p3[21:18]));
  FDRE \loop_count_reg_234_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[17]),
        .Q(\loop_count_reg_234_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[18]),
        .Q(\loop_count_reg_234_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[19]),
        .Q(\loop_count_reg_234_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[1]),
        .Q(\loop_count_reg_234_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[20]),
        .Q(\loop_count_reg_234_reg_n_3_[20] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_234_reg[20]_i_2 
       (.CI(\loop_count_reg_234_reg[16]_i_2_n_3 ),
        .CO({\loop_count_reg_234_reg[20]_i_2_n_3 ,\loop_count_reg_234_reg[20]_i_2_n_4 ,\loop_count_reg_234_reg[20]_i_2_n_5 ,\loop_count_reg_234_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln477_fu_142_p2[25:22]),
        .S(shl_ln_fu_135_p3[25:22]));
  FDRE \loop_count_reg_234_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[21]),
        .Q(\loop_count_reg_234_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[22]),
        .Q(\loop_count_reg_234_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[23]),
        .Q(\loop_count_reg_234_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[24]),
        .Q(\loop_count_reg_234_reg_n_3_[24] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_234_reg[24]_i_2 
       (.CI(\loop_count_reg_234_reg[20]_i_2_n_3 ),
        .CO({\loop_count_reg_234_reg[24]_i_2_n_3 ,\loop_count_reg_234_reg[24]_i_2_n_4 ,\loop_count_reg_234_reg[24]_i_2_n_5 ,\loop_count_reg_234_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln477_fu_142_p2[29:26]),
        .S(shl_ln_fu_135_p3[29:26]));
  FDRE \loop_count_reg_234_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[25]),
        .Q(\loop_count_reg_234_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[26]),
        .Q(\loop_count_reg_234_reg_n_3_[26] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_234_reg[26]_i_2 
       (.CI(\loop_count_reg_234_reg[24]_i_2_n_3 ),
        .CO({\NLW_loop_count_reg_234_reg[26]_i_2_CO_UNCONNECTED [3:1],\loop_count_reg_234_reg[26]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop_count_reg_234_reg[26]_i_2_O_UNCONNECTED [3:2],add_ln477_fu_142_p2[31:30]}),
        .S({1'b0,1'b0,shl_ln_fu_135_p3[31:30]}));
  FDRE \loop_count_reg_234_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop_count_reg_234[27]_i_1_n_3 ),
        .Q(\loop_count_reg_234_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[2]),
        .Q(\loop_count_reg_234_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[3]),
        .Q(\loop_count_reg_234_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[4]),
        .Q(\loop_count_reg_234_reg_n_3_[4] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_234_reg[4]_i_2 
       (.CI(\loop_count_reg_234_reg[0]_i_3_n_3 ),
        .CO({\loop_count_reg_234_reg[4]_i_2_n_3 ,\loop_count_reg_234_reg[4]_i_2_n_4 ,\loop_count_reg_234_reg[4]_i_2_n_5 ,\loop_count_reg_234_reg[4]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln477_fu_142_p2[9:6]),
        .S(shl_ln_fu_135_p3[9:6]));
  FDRE \loop_count_reg_234_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[5]),
        .Q(\loop_count_reg_234_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[6]),
        .Q(\loop_count_reg_234_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[7]),
        .Q(\loop_count_reg_234_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[8]),
        .Q(\loop_count_reg_234_reg_n_3_[8] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_234_reg[8]_i_2 
       (.CI(\loop_count_reg_234_reg[4]_i_2_n_3 ),
        .CO({\loop_count_reg_234_reg[8]_i_2_n_3 ,\loop_count_reg_234_reg[8]_i_2_n_4 ,\loop_count_reg_234_reg[8]_i_2_n_5 ,\loop_count_reg_234_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln477_fu_142_p2[13:10]),
        .S(shl_ln_fu_135_p3[13:10]));
  FDRE \loop_count_reg_234_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[9]),
        .Q(\loop_count_reg_234_reg_n_3_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_29s_29s_29_2_1 mul_29s_29s_29_2_1_U100
       (.D({grp_fu_131_p2,p_1_in}),
        .Q(Q[0]),
        .ap_clk(ap_clk),
        .out(out),
        .p_reg__0(p_reg__0));
  FDRE \mul_ln477_reg_229_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[0]),
        .Q(shl_ln_fu_135_p3[3]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[10]),
        .Q(shl_ln_fu_135_p3[13]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[11]),
        .Q(shl_ln_fu_135_p3[14]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[12]),
        .Q(shl_ln_fu_135_p3[15]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[13]),
        .Q(shl_ln_fu_135_p3[16]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[14]),
        .Q(shl_ln_fu_135_p3[17]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[15]),
        .Q(shl_ln_fu_135_p3[18]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[16]),
        .Q(shl_ln_fu_135_p3[19]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[17]),
        .Q(shl_ln_fu_135_p3[20]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[18]),
        .Q(shl_ln_fu_135_p3[21]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[19]),
        .Q(shl_ln_fu_135_p3[22]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[1]),
        .Q(shl_ln_fu_135_p3[4]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[20]),
        .Q(shl_ln_fu_135_p3[23]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[21]),
        .Q(shl_ln_fu_135_p3[24]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[22]),
        .Q(shl_ln_fu_135_p3[25]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[23]),
        .Q(shl_ln_fu_135_p3[26]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[24]),
        .Q(shl_ln_fu_135_p3[27]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[25]),
        .Q(shl_ln_fu_135_p3[28]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[26]),
        .Q(shl_ln_fu_135_p3[29]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[27]),
        .Q(shl_ln_fu_135_p3[30]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[28]),
        .Q(shl_ln_fu_135_p3[31]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[2]),
        .Q(shl_ln_fu_135_p3[5]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[3]),
        .Q(shl_ln_fu_135_p3[6]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[4]),
        .Q(shl_ln_fu_135_p3[7]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[5]),
        .Q(shl_ln_fu_135_p3[8]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[6]),
        .Q(shl_ln_fu_135_p3[9]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[7]),
        .Q(shl_ln_fu_135_p3[10]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[8]),
        .Q(shl_ln_fu_135_p3[11]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[9]),
        .Q(shl_ln_fu_135_p3[12]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_hlsStrm2xfMat_32_0_128_128_1_16384_s
   (ap_enable_reg_pp0_iter2,
    E,
    internal_empty_n_reg,
    \icmp_ln251_reg_909_pp0_iter3_reg_reg[0]_0 ,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done_reg,
    \ap_CS_fsm_reg[5]_0 ,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg,
    D,
    hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read,
    \icmp_ln276_reg_925_reg[0]_0 ,
    \icmp_ln280_reg_974_reg[0]_0 ,
    in_mat_418_din,
    ap_clk,
    out,
    p_reg,
    ap_rst_n_inv,
    in_mat_data_full_n,
    Q,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_0 ,
    shiftReg_ce,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done_reg_0,
    dstMat_2_c_empty_n,
    hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_start,
    dstMat_1_c_empty_n,
    cols_loc_c_empty_n,
    strm_empty_n,
    \p_Val2_s_fu_114_reg[31]_0 ,
    \p_Val2_s_fu_114_reg[30]_0 ,
    \p_Val2_s_fu_114_reg[29]_0 ,
    \p_Val2_s_fu_114_reg[28]_0 ,
    \p_Val2_s_fu_114_reg[27]_0 ,
    \p_Val2_s_fu_114_reg[26]_0 ,
    \p_Val2_s_fu_114_reg[25]_0 ,
    \p_Val2_s_fu_114_reg[24]_0 ,
    \p_Val2_s_fu_114_reg[23]_0 ,
    \p_Val2_s_fu_114_reg[22]_0 ,
    \p_Val2_s_fu_114_reg[21]_0 ,
    \p_Val2_s_fu_114_reg[20]_0 ,
    \p_Val2_s_fu_114_reg[19]_0 ,
    \p_Val2_s_fu_114_reg[18]_0 ,
    \p_Val2_s_fu_114_reg[17]_0 ,
    \p_Val2_s_fu_114_reg[16]_0 ,
    \p_Val2_s_fu_114_reg[15]_0 ,
    \p_Val2_s_fu_114_reg[14]_0 ,
    \p_Val2_s_fu_114_reg[13]_0 ,
    \p_Val2_s_fu_114_reg[12]_0 ,
    \p_Val2_s_fu_114_reg[11]_0 ,
    \p_Val2_s_fu_114_reg[10]_0 ,
    \p_Val2_s_fu_114_reg[9]_0 ,
    \p_Val2_s_fu_114_reg[8]_0 ,
    \p_Val2_s_fu_114_reg[7]_0 ,
    \p_Val2_s_fu_114_reg[6]_0 ,
    \p_Val2_s_fu_114_reg[5]_0 ,
    \p_Val2_s_fu_114_reg[4]_0 ,
    \p_Val2_s_fu_114_reg[3]_0 ,
    \p_Val2_s_fu_114_reg[2]_0 ,
    \p_Val2_s_fu_114_reg[1]_0 ,
    \p_Val2_s_fu_114_reg[0]_0 ,
    \sub_ln238_reg_868_reg[27]_0 ,
    S,
    \sub_ln238_reg_868_reg[7]_0 ,
    \sub_ln238_reg_868_reg[11]_0 ,
    \sub_ln238_reg_868_reg[15]_0 ,
    \sub_ln238_reg_868_reg[19]_0 ,
    \sub_ln238_reg_868_reg[23]_0 ,
    \sub_ln238_reg_868_reg[27]_1 ,
    \sub_ln238_reg_868_reg[28]_0 );
  output ap_enable_reg_pp0_iter2;
  output [0:0]E;
  output internal_empty_n_reg;
  output \icmp_ln251_reg_909_pp0_iter3_reg_reg[0]_0 ;
  output ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done_reg;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg;
  output [1:0]D;
  output hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read;
  output \icmp_ln276_reg_925_reg[0]_0 ;
  output \icmp_ln280_reg_974_reg[0]_0 ;
  output [7:0]in_mat_418_din;
  input ap_clk;
  input [31:0]out;
  input [31:0]p_reg;
  input ap_rst_n_inv;
  input in_mat_data_full_n;
  input [2:0]Q;
  input ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done;
  input ap_rst_n;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input shiftReg_ce;
  input ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done_reg_0;
  input dstMat_2_c_empty_n;
  input hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_start;
  input dstMat_1_c_empty_n;
  input cols_loc_c_empty_n;
  input strm_empty_n;
  input \p_Val2_s_fu_114_reg[31]_0 ;
  input \p_Val2_s_fu_114_reg[30]_0 ;
  input \p_Val2_s_fu_114_reg[29]_0 ;
  input \p_Val2_s_fu_114_reg[28]_0 ;
  input \p_Val2_s_fu_114_reg[27]_0 ;
  input \p_Val2_s_fu_114_reg[26]_0 ;
  input \p_Val2_s_fu_114_reg[25]_0 ;
  input \p_Val2_s_fu_114_reg[24]_0 ;
  input \p_Val2_s_fu_114_reg[23]_0 ;
  input \p_Val2_s_fu_114_reg[22]_0 ;
  input \p_Val2_s_fu_114_reg[21]_0 ;
  input \p_Val2_s_fu_114_reg[20]_0 ;
  input \p_Val2_s_fu_114_reg[19]_0 ;
  input \p_Val2_s_fu_114_reg[18]_0 ;
  input \p_Val2_s_fu_114_reg[17]_0 ;
  input \p_Val2_s_fu_114_reg[16]_0 ;
  input \p_Val2_s_fu_114_reg[15]_0 ;
  input \p_Val2_s_fu_114_reg[14]_0 ;
  input \p_Val2_s_fu_114_reg[13]_0 ;
  input \p_Val2_s_fu_114_reg[12]_0 ;
  input \p_Val2_s_fu_114_reg[11]_0 ;
  input \p_Val2_s_fu_114_reg[10]_0 ;
  input \p_Val2_s_fu_114_reg[9]_0 ;
  input \p_Val2_s_fu_114_reg[8]_0 ;
  input \p_Val2_s_fu_114_reg[7]_0 ;
  input \p_Val2_s_fu_114_reg[6]_0 ;
  input \p_Val2_s_fu_114_reg[5]_0 ;
  input \p_Val2_s_fu_114_reg[4]_0 ;
  input \p_Val2_s_fu_114_reg[3]_0 ;
  input \p_Val2_s_fu_114_reg[2]_0 ;
  input \p_Val2_s_fu_114_reg[1]_0 ;
  input \p_Val2_s_fu_114_reg[0]_0 ;
  input [27:0]\sub_ln238_reg_868_reg[27]_0 ;
  input [3:0]S;
  input [3:0]\sub_ln238_reg_868_reg[7]_0 ;
  input [3:0]\sub_ln238_reg_868_reg[11]_0 ;
  input [3:0]\sub_ln238_reg_868_reg[15]_0 ;
  input [3:0]\sub_ln238_reg_868_reg[19]_0 ;
  input [3:0]\sub_ln238_reg_868_reg[23]_0 ;
  input [3:0]\sub_ln238_reg_868_reg[27]_1 ;
  input [0:0]\sub_ln238_reg_868_reg[28]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [30:3]K_size_fu_370_p3;
  wire [31:4]PTR_WIDTH_min_last_N_fu_315_p2;
  wire \PTR_WIDTH_min_last_N_reg_889[11]_i_2_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[11]_i_3_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[11]_i_4_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[11]_i_5_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[15]_i_2_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[15]_i_3_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[15]_i_4_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[15]_i_5_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[19]_i_2_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[19]_i_3_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[19]_i_4_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[19]_i_5_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[23]_i_2_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[23]_i_3_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[23]_i_4_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[23]_i_5_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[27]_i_2_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[27]_i_3_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[27]_i_4_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[27]_i_5_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[31]_i_2_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[31]_i_3_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[31]_i_4_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[31]_i_5_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[3]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[7]_i_2_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[7]_i_3_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[7]_i_4_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889[7]_i_5_n_3 ;
  wire [28:0]PTR_WIDTH_min_last_N_reg_889_reg;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[11]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[11]_i_1_n_4 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[11]_i_1_n_5 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[11]_i_1_n_6 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[15]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[15]_i_1_n_4 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[15]_i_1_n_5 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[15]_i_1_n_6 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[19]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[19]_i_1_n_4 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[19]_i_1_n_5 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[19]_i_1_n_6 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[23]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[23]_i_1_n_4 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[23]_i_1_n_5 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[23]_i_1_n_6 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[27]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[27]_i_1_n_4 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[27]_i_1_n_5 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[27]_i_1_n_6 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[31]_i_1_n_4 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[31]_i_1_n_5 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[31]_i_1_n_6 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[7]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[7]_i_1_n_4 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[7]_i_1_n_5 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[7]_i_1_n_6 ;
  wire [30:5]PTR_WIDTH_plus_Ksize_fu_382_p3;
  wire [31:3]PTR_WIDTH_plus_last_N_fu_321_p2;
  wire \PTR_WIDTH_plus_last_N_reg_894[5]_i_2_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_894[5]_i_3_n_3 ;
  wire [28:0]PTR_WIDTH_plus_last_N_reg_894_reg;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[13]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[13]_i_1_n_4 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[13]_i_1_n_5 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[13]_i_1_n_6 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[17]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[17]_i_1_n_4 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[17]_i_1_n_5 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[17]_i_1_n_6 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[21]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[21]_i_1_n_4 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[21]_i_1_n_5 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[21]_i_1_n_6 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[25]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[25]_i_1_n_4 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[25]_i_1_n_5 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[25]_i_1_n_6 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[29]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[29]_i_1_n_4 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[29]_i_1_n_5 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[29]_i_1_n_6 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[31]_i_1_n_6 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_n_4 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_n_5 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_n_6 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[9]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[9]_i_1_n_4 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[9]_i_1_n_5 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[9]_i_1_n_6 ;
  wire [2:0]Q;
  wire [3:0]S;
  wire [31:5]add_ln233_fu_236_p2;
  wire add_ln286_fu_489_p2_carry_i_2_n_3;
  wire add_ln286_fu_489_p2_carry_i_3_n_3;
  wire add_ln286_fu_489_p2_carry_i_4_n_3;
  wire add_ln286_fu_489_p2_carry_i_5_n_3;
  wire add_ln286_fu_489_p2_carry_n_5;
  wire add_ln286_fu_489_p2_carry_n_6;
  wire add_ln289_fu_400_p2_carry__0_i_2_n_3;
  wire add_ln289_fu_400_p2_carry__0_i_4_n_3;
  wire add_ln289_fu_400_p2_carry__0_i_5_n_3;
  wire add_ln289_fu_400_p2_carry__0_i_6_n_3;
  wire add_ln289_fu_400_p2_carry__0_i_7_n_3;
  wire add_ln289_fu_400_p2_carry__0_i_8_n_3;
  wire add_ln289_fu_400_p2_carry__0_n_10;
  wire add_ln289_fu_400_p2_carry__0_n_3;
  wire add_ln289_fu_400_p2_carry__0_n_4;
  wire add_ln289_fu_400_p2_carry__0_n_5;
  wire add_ln289_fu_400_p2_carry__0_n_6;
  wire add_ln289_fu_400_p2_carry__0_n_7;
  wire add_ln289_fu_400_p2_carry__0_n_8;
  wire add_ln289_fu_400_p2_carry__0_n_9;
  wire add_ln289_fu_400_p2_carry__1_i_2_n_3;
  wire add_ln289_fu_400_p2_carry__1_i_4_n_3;
  wire add_ln289_fu_400_p2_carry__1_i_5_n_3;
  wire add_ln289_fu_400_p2_carry__1_i_6_n_3;
  wire add_ln289_fu_400_p2_carry__1_i_7_n_3;
  wire add_ln289_fu_400_p2_carry__1_i_8_n_3;
  wire add_ln289_fu_400_p2_carry__1_n_10;
  wire add_ln289_fu_400_p2_carry__1_n_3;
  wire add_ln289_fu_400_p2_carry__1_n_4;
  wire add_ln289_fu_400_p2_carry__1_n_5;
  wire add_ln289_fu_400_p2_carry__1_n_6;
  wire add_ln289_fu_400_p2_carry__1_n_7;
  wire add_ln289_fu_400_p2_carry__1_n_8;
  wire add_ln289_fu_400_p2_carry__1_n_9;
  wire add_ln289_fu_400_p2_carry__2_i_2_n_3;
  wire add_ln289_fu_400_p2_carry__2_i_4_n_3;
  wire add_ln289_fu_400_p2_carry__2_i_5_n_3;
  wire add_ln289_fu_400_p2_carry__2_i_6_n_3;
  wire add_ln289_fu_400_p2_carry__2_i_7_n_3;
  wire add_ln289_fu_400_p2_carry__2_i_8_n_3;
  wire add_ln289_fu_400_p2_carry__2_n_10;
  wire add_ln289_fu_400_p2_carry__2_n_3;
  wire add_ln289_fu_400_p2_carry__2_n_4;
  wire add_ln289_fu_400_p2_carry__2_n_5;
  wire add_ln289_fu_400_p2_carry__2_n_6;
  wire add_ln289_fu_400_p2_carry__2_n_7;
  wire add_ln289_fu_400_p2_carry__2_n_8;
  wire add_ln289_fu_400_p2_carry__2_n_9;
  wire add_ln289_fu_400_p2_carry__3_i_2_n_3;
  wire add_ln289_fu_400_p2_carry__3_i_4_n_3;
  wire add_ln289_fu_400_p2_carry__3_i_5_n_3;
  wire add_ln289_fu_400_p2_carry__3_i_6_n_3;
  wire add_ln289_fu_400_p2_carry__3_i_7_n_3;
  wire add_ln289_fu_400_p2_carry__3_i_8_n_3;
  wire add_ln289_fu_400_p2_carry__3_n_10;
  wire add_ln289_fu_400_p2_carry__3_n_3;
  wire add_ln289_fu_400_p2_carry__3_n_4;
  wire add_ln289_fu_400_p2_carry__3_n_5;
  wire add_ln289_fu_400_p2_carry__3_n_6;
  wire add_ln289_fu_400_p2_carry__3_n_7;
  wire add_ln289_fu_400_p2_carry__3_n_8;
  wire add_ln289_fu_400_p2_carry__3_n_9;
  wire add_ln289_fu_400_p2_carry__4_i_2_n_3;
  wire add_ln289_fu_400_p2_carry__4_i_4_n_3;
  wire add_ln289_fu_400_p2_carry__4_i_5_n_3;
  wire add_ln289_fu_400_p2_carry__4_i_6_n_3;
  wire add_ln289_fu_400_p2_carry__4_i_7_n_3;
  wire add_ln289_fu_400_p2_carry__4_i_8_n_3;
  wire add_ln289_fu_400_p2_carry__4_n_10;
  wire add_ln289_fu_400_p2_carry__4_n_3;
  wire add_ln289_fu_400_p2_carry__4_n_4;
  wire add_ln289_fu_400_p2_carry__4_n_5;
  wire add_ln289_fu_400_p2_carry__4_n_6;
  wire add_ln289_fu_400_p2_carry__4_n_7;
  wire add_ln289_fu_400_p2_carry__4_n_8;
  wire add_ln289_fu_400_p2_carry__4_n_9;
  wire add_ln289_fu_400_p2_carry__5_i_2_n_3;
  wire add_ln289_fu_400_p2_carry__5_i_4_n_3;
  wire add_ln289_fu_400_p2_carry__5_i_5_n_3;
  wire add_ln289_fu_400_p2_carry__5_i_6_n_3;
  wire add_ln289_fu_400_p2_carry__5_i_7_n_3;
  wire add_ln289_fu_400_p2_carry__5_i_8_n_3;
  wire add_ln289_fu_400_p2_carry__5_n_10;
  wire add_ln289_fu_400_p2_carry__5_n_3;
  wire add_ln289_fu_400_p2_carry__5_n_4;
  wire add_ln289_fu_400_p2_carry__5_n_5;
  wire add_ln289_fu_400_p2_carry__5_n_6;
  wire add_ln289_fu_400_p2_carry__5_n_7;
  wire add_ln289_fu_400_p2_carry__5_n_8;
  wire add_ln289_fu_400_p2_carry__5_n_9;
  wire add_ln289_fu_400_p2_carry__6_i_1_n_3;
  wire add_ln289_fu_400_p2_carry__6_n_10;
  wire add_ln289_fu_400_p2_carry_i_3_n_3;
  wire add_ln289_fu_400_p2_carry_i_4_n_3;
  wire add_ln289_fu_400_p2_carry_i_5_n_3;
  wire add_ln289_fu_400_p2_carry_i_6_n_3;
  wire add_ln289_fu_400_p2_carry_i_7_n_3;
  wire add_ln289_fu_400_p2_carry_i_8_n_3;
  wire add_ln289_fu_400_p2_carry_n_3;
  wire add_ln289_fu_400_p2_carry_n_4;
  wire add_ln289_fu_400_p2_carry_n_5;
  wire add_ln289_fu_400_p2_carry_n_6;
  wire add_ln289_fu_400_p2_carry_n_7;
  wire add_ln289_fu_400_p2_carry_n_8;
  wire add_ln289_fu_400_p2_carry_n_9;
  wire \ap_CS_fsm[5]_i_2_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_3_[1] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [5:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter1_i_1_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_3;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_3;
  wire ap_enable_reg_pp0_iter4_i_1_n_3;
  wire ap_enable_reg_pp0_iter4_reg_n_3;
  wire ap_phi_reg_pp0_iter4_out_V_4_reg_1840;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[0]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_4_n_3 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_4_n_3 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5_n_3 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done_reg;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done_reg_0;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg;
  wire clk_cnt_reg_1600;
  wire \clk_cnt_reg_160[0]_i_1_n_3 ;
  wire [31:0]clk_cnt_reg_160_reg;
  wire cols_loc_c_empty_n;
  wire [31:0]cols_loc_read_reg_857;
  wire ddr_read_cnt_fu_1100;
  wire \ddr_read_cnt_fu_110[0]_i_3_n_3 ;
  wire [31:0]ddr_read_cnt_fu_110_reg;
  wire \ddr_read_cnt_fu_110_reg[0]_i_2_n_10 ;
  wire \ddr_read_cnt_fu_110_reg[0]_i_2_n_3 ;
  wire \ddr_read_cnt_fu_110_reg[0]_i_2_n_4 ;
  wire \ddr_read_cnt_fu_110_reg[0]_i_2_n_5 ;
  wire \ddr_read_cnt_fu_110_reg[0]_i_2_n_6 ;
  wire \ddr_read_cnt_fu_110_reg[0]_i_2_n_7 ;
  wire \ddr_read_cnt_fu_110_reg[0]_i_2_n_8 ;
  wire \ddr_read_cnt_fu_110_reg[0]_i_2_n_9 ;
  wire \ddr_read_cnt_fu_110_reg[12]_i_1_n_10 ;
  wire \ddr_read_cnt_fu_110_reg[12]_i_1_n_3 ;
  wire \ddr_read_cnt_fu_110_reg[12]_i_1_n_4 ;
  wire \ddr_read_cnt_fu_110_reg[12]_i_1_n_5 ;
  wire \ddr_read_cnt_fu_110_reg[12]_i_1_n_6 ;
  wire \ddr_read_cnt_fu_110_reg[12]_i_1_n_7 ;
  wire \ddr_read_cnt_fu_110_reg[12]_i_1_n_8 ;
  wire \ddr_read_cnt_fu_110_reg[12]_i_1_n_9 ;
  wire \ddr_read_cnt_fu_110_reg[16]_i_1_n_10 ;
  wire \ddr_read_cnt_fu_110_reg[16]_i_1_n_3 ;
  wire \ddr_read_cnt_fu_110_reg[16]_i_1_n_4 ;
  wire \ddr_read_cnt_fu_110_reg[16]_i_1_n_5 ;
  wire \ddr_read_cnt_fu_110_reg[16]_i_1_n_6 ;
  wire \ddr_read_cnt_fu_110_reg[16]_i_1_n_7 ;
  wire \ddr_read_cnt_fu_110_reg[16]_i_1_n_8 ;
  wire \ddr_read_cnt_fu_110_reg[16]_i_1_n_9 ;
  wire \ddr_read_cnt_fu_110_reg[20]_i_1_n_10 ;
  wire \ddr_read_cnt_fu_110_reg[20]_i_1_n_3 ;
  wire \ddr_read_cnt_fu_110_reg[20]_i_1_n_4 ;
  wire \ddr_read_cnt_fu_110_reg[20]_i_1_n_5 ;
  wire \ddr_read_cnt_fu_110_reg[20]_i_1_n_6 ;
  wire \ddr_read_cnt_fu_110_reg[20]_i_1_n_7 ;
  wire \ddr_read_cnt_fu_110_reg[20]_i_1_n_8 ;
  wire \ddr_read_cnt_fu_110_reg[20]_i_1_n_9 ;
  wire \ddr_read_cnt_fu_110_reg[24]_i_1_n_10 ;
  wire \ddr_read_cnt_fu_110_reg[24]_i_1_n_3 ;
  wire \ddr_read_cnt_fu_110_reg[24]_i_1_n_4 ;
  wire \ddr_read_cnt_fu_110_reg[24]_i_1_n_5 ;
  wire \ddr_read_cnt_fu_110_reg[24]_i_1_n_6 ;
  wire \ddr_read_cnt_fu_110_reg[24]_i_1_n_7 ;
  wire \ddr_read_cnt_fu_110_reg[24]_i_1_n_8 ;
  wire \ddr_read_cnt_fu_110_reg[24]_i_1_n_9 ;
  wire \ddr_read_cnt_fu_110_reg[28]_i_1_n_10 ;
  wire \ddr_read_cnt_fu_110_reg[28]_i_1_n_4 ;
  wire \ddr_read_cnt_fu_110_reg[28]_i_1_n_5 ;
  wire \ddr_read_cnt_fu_110_reg[28]_i_1_n_6 ;
  wire \ddr_read_cnt_fu_110_reg[28]_i_1_n_7 ;
  wire \ddr_read_cnt_fu_110_reg[28]_i_1_n_8 ;
  wire \ddr_read_cnt_fu_110_reg[28]_i_1_n_9 ;
  wire \ddr_read_cnt_fu_110_reg[4]_i_1_n_10 ;
  wire \ddr_read_cnt_fu_110_reg[4]_i_1_n_3 ;
  wire \ddr_read_cnt_fu_110_reg[4]_i_1_n_4 ;
  wire \ddr_read_cnt_fu_110_reg[4]_i_1_n_5 ;
  wire \ddr_read_cnt_fu_110_reg[4]_i_1_n_6 ;
  wire \ddr_read_cnt_fu_110_reg[4]_i_1_n_7 ;
  wire \ddr_read_cnt_fu_110_reg[4]_i_1_n_8 ;
  wire \ddr_read_cnt_fu_110_reg[4]_i_1_n_9 ;
  wire \ddr_read_cnt_fu_110_reg[8]_i_1_n_10 ;
  wire \ddr_read_cnt_fu_110_reg[8]_i_1_n_3 ;
  wire \ddr_read_cnt_fu_110_reg[8]_i_1_n_4 ;
  wire \ddr_read_cnt_fu_110_reg[8]_i_1_n_5 ;
  wire \ddr_read_cnt_fu_110_reg[8]_i_1_n_6 ;
  wire \ddr_read_cnt_fu_110_reg[8]_i_1_n_7 ;
  wire \ddr_read_cnt_fu_110_reg[8]_i_1_n_8 ;
  wire \ddr_read_cnt_fu_110_reg[8]_i_1_n_9 ;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_1_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_2_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_3_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_4_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_5_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_5_n_4;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_5_n_5;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_5_n_6;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_6_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_7_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_8_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_9_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__0_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__0_n_4;
  wire ddr_read_cycles_fu_290_p30_carry__0_n_5;
  wire ddr_read_cycles_fu_290_p30_carry__0_n_6;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_1_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_2_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_3_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_4_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_5_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_5_n_4;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_5_n_5;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_5_n_6;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_6_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_7_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_8_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_9_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__1_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__1_n_4;
  wire ddr_read_cycles_fu_290_p30_carry__1_n_5;
  wire ddr_read_cycles_fu_290_p30_carry__1_n_6;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_1_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_2_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_3_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_4_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_5_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_5_n_4;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_5_n_5;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_5_n_6;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_6_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_7_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_8_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_9_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__2_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__2_n_4;
  wire ddr_read_cycles_fu_290_p30_carry__2_n_5;
  wire ddr_read_cycles_fu_290_p30_carry__2_n_6;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_1_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_2_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_3_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_4_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_5_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_5_n_4;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_5_n_5;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_5_n_6;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_6_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_7_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_8_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_9_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__3_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__3_n_4;
  wire ddr_read_cycles_fu_290_p30_carry__3_n_5;
  wire ddr_read_cycles_fu_290_p30_carry__3_n_6;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_1_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_2_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_3_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_4_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_5_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_5_n_4;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_5_n_5;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_5_n_6;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_6_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_7_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_8_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_9_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__4_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__4_n_4;
  wire ddr_read_cycles_fu_290_p30_carry__4_n_5;
  wire ddr_read_cycles_fu_290_p30_carry__4_n_6;
  wire ddr_read_cycles_fu_290_p30_carry__5_i_1_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__5_i_2_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__5_i_3_n_6;
  wire ddr_read_cycles_fu_290_p30_carry__5_i_4_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__5_n_4;
  wire ddr_read_cycles_fu_290_p30_carry__5_n_6;
  wire ddr_read_cycles_fu_290_p30_carry_i_10_n_3;
  wire ddr_read_cycles_fu_290_p30_carry_i_1_n_3;
  wire ddr_read_cycles_fu_290_p30_carry_i_2_n_3;
  wire ddr_read_cycles_fu_290_p30_carry_i_3_n_3;
  wire ddr_read_cycles_fu_290_p30_carry_i_4_n_3;
  wire ddr_read_cycles_fu_290_p30_carry_i_5_n_3;
  wire ddr_read_cycles_fu_290_p30_carry_i_6_n_3;
  wire ddr_read_cycles_fu_290_p30_carry_i_6_n_4;
  wire ddr_read_cycles_fu_290_p30_carry_i_6_n_5;
  wire ddr_read_cycles_fu_290_p30_carry_i_6_n_6;
  wire ddr_read_cycles_fu_290_p30_carry_i_7_n_3;
  wire ddr_read_cycles_fu_290_p30_carry_i_8_n_3;
  wire ddr_read_cycles_fu_290_p30_carry_i_9_n_3;
  wire ddr_read_cycles_fu_290_p30_carry_n_3;
  wire ddr_read_cycles_fu_290_p30_carry_n_4;
  wire ddr_read_cycles_fu_290_p30_carry_n_5;
  wire ddr_read_cycles_fu_290_p30_carry_n_6;
  wire dstMat_1_c_empty_n;
  wire dstMat_2_c_empty_n;
  wire hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_start;
  wire hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read;
  wire \i_/i_/i__carry__0_n_10 ;
  wire \i_/i_/i__carry__0_n_3 ;
  wire \i_/i_/i__carry__0_n_4 ;
  wire \i_/i_/i__carry__0_n_5 ;
  wire \i_/i_/i__carry__0_n_6 ;
  wire \i_/i_/i__carry__0_n_7 ;
  wire \i_/i_/i__carry__0_n_8 ;
  wire \i_/i_/i__carry__0_n_9 ;
  wire \i_/i_/i__carry__1_n_10 ;
  wire \i_/i_/i__carry__1_n_3 ;
  wire \i_/i_/i__carry__1_n_4 ;
  wire \i_/i_/i__carry__1_n_5 ;
  wire \i_/i_/i__carry__1_n_6 ;
  wire \i_/i_/i__carry__1_n_7 ;
  wire \i_/i_/i__carry__1_n_8 ;
  wire \i_/i_/i__carry__1_n_9 ;
  wire \i_/i_/i__carry__2_n_10 ;
  wire \i_/i_/i__carry__2_n_3 ;
  wire \i_/i_/i__carry__2_n_4 ;
  wire \i_/i_/i__carry__2_n_5 ;
  wire \i_/i_/i__carry__2_n_6 ;
  wire \i_/i_/i__carry__2_n_7 ;
  wire \i_/i_/i__carry__2_n_8 ;
  wire \i_/i_/i__carry__2_n_9 ;
  wire \i_/i_/i__carry__3_n_10 ;
  wire \i_/i_/i__carry__3_n_3 ;
  wire \i_/i_/i__carry__3_n_4 ;
  wire \i_/i_/i__carry__3_n_5 ;
  wire \i_/i_/i__carry__3_n_6 ;
  wire \i_/i_/i__carry__3_n_7 ;
  wire \i_/i_/i__carry__3_n_8 ;
  wire \i_/i_/i__carry__3_n_9 ;
  wire \i_/i_/i__carry__4_n_10 ;
  wire \i_/i_/i__carry__4_n_3 ;
  wire \i_/i_/i__carry__4_n_4 ;
  wire \i_/i_/i__carry__4_n_5 ;
  wire \i_/i_/i__carry__4_n_6 ;
  wire \i_/i_/i__carry__4_n_7 ;
  wire \i_/i_/i__carry__4_n_8 ;
  wire \i_/i_/i__carry__4_n_9 ;
  wire \i_/i_/i__carry__5_n_10 ;
  wire \i_/i_/i__carry__5_n_3 ;
  wire \i_/i_/i__carry__5_n_4 ;
  wire \i_/i_/i__carry__5_n_5 ;
  wire \i_/i_/i__carry__5_n_6 ;
  wire \i_/i_/i__carry__5_n_7 ;
  wire \i_/i_/i__carry__5_n_8 ;
  wire \i_/i_/i__carry__5_n_9 ;
  wire \i_/i_/i__carry__6_n_10 ;
  wire \i_/i_/i__carry__6_n_4 ;
  wire \i_/i_/i__carry__6_n_5 ;
  wire \i_/i_/i__carry__6_n_6 ;
  wire \i_/i_/i__carry__6_n_7 ;
  wire \i_/i_/i__carry__6_n_8 ;
  wire \i_/i_/i__carry__6_n_9 ;
  wire \i_/i_/i__carry_n_10 ;
  wire \i_/i_/i__carry_n_3 ;
  wire \i_/i_/i__carry_n_4 ;
  wire \i_/i_/i__carry_n_5 ;
  wire \i_/i_/i__carry_n_6 ;
  wire \i_/i_/i__carry_n_7 ;
  wire \i_/i_/i__carry_n_8 ;
  wire \i_/i_/i__carry_n_9 ;
  wire i__carry__0_i_1__0_n_3;
  wire i__carry__0_i_2__0_n_3;
  wire i__carry__0_i_3__0_n_3;
  wire i__carry__0_i_4__0_n_3;
  wire i__carry__1_i_1__0_n_3;
  wire i__carry__1_i_2__0_n_3;
  wire i__carry__1_i_3__0_n_3;
  wire i__carry__1_i_4__0_n_3;
  wire i__carry__2_i_1__0_n_3;
  wire i__carry__2_i_2__0_n_3;
  wire i__carry__2_i_3__0_n_3;
  wire i__carry__2_i_4__0_n_3;
  wire i__carry__3_i_1__0_n_3;
  wire i__carry__3_i_2__0_n_3;
  wire i__carry__3_i_3__0_n_3;
  wire i__carry__3_i_4__0_n_3;
  wire i__carry__4_i_1__0_n_3;
  wire i__carry__4_i_2__0_n_3;
  wire i__carry__4_i_3__0_n_3;
  wire i__carry__4_i_4__0_n_3;
  wire i__carry__5_i_1__0_n_3;
  wire i__carry__5_i_2__0_n_3;
  wire i__carry__5_i_3__0_n_3;
  wire i__carry__5_i_4__0_n_3;
  wire i__carry__6_i_1__0_n_3;
  wire i__carry_i_1__0_n_3;
  wire i__carry_i_1_n_3;
  wire i__carry_i_2__0_n_3;
  wire i__carry_i_3__0_n_3;
  wire i__carry_i_4__0_n_3;
  wire i__carry_i_5__0_n_3;
  wire i_reg_149;
  wire \i_reg_149[0]_i_4_n_3 ;
  wire [30:0]i_reg_149_reg;
  wire \i_reg_149_reg[0]_i_3_n_10 ;
  wire \i_reg_149_reg[0]_i_3_n_3 ;
  wire \i_reg_149_reg[0]_i_3_n_4 ;
  wire \i_reg_149_reg[0]_i_3_n_5 ;
  wire \i_reg_149_reg[0]_i_3_n_6 ;
  wire \i_reg_149_reg[0]_i_3_n_7 ;
  wire \i_reg_149_reg[0]_i_3_n_8 ;
  wire \i_reg_149_reg[0]_i_3_n_9 ;
  wire \i_reg_149_reg[12]_i_1_n_10 ;
  wire \i_reg_149_reg[12]_i_1_n_3 ;
  wire \i_reg_149_reg[12]_i_1_n_4 ;
  wire \i_reg_149_reg[12]_i_1_n_5 ;
  wire \i_reg_149_reg[12]_i_1_n_6 ;
  wire \i_reg_149_reg[12]_i_1_n_7 ;
  wire \i_reg_149_reg[12]_i_1_n_8 ;
  wire \i_reg_149_reg[12]_i_1_n_9 ;
  wire \i_reg_149_reg[16]_i_1_n_10 ;
  wire \i_reg_149_reg[16]_i_1_n_3 ;
  wire \i_reg_149_reg[16]_i_1_n_4 ;
  wire \i_reg_149_reg[16]_i_1_n_5 ;
  wire \i_reg_149_reg[16]_i_1_n_6 ;
  wire \i_reg_149_reg[16]_i_1_n_7 ;
  wire \i_reg_149_reg[16]_i_1_n_8 ;
  wire \i_reg_149_reg[16]_i_1_n_9 ;
  wire \i_reg_149_reg[20]_i_1_n_10 ;
  wire \i_reg_149_reg[20]_i_1_n_3 ;
  wire \i_reg_149_reg[20]_i_1_n_4 ;
  wire \i_reg_149_reg[20]_i_1_n_5 ;
  wire \i_reg_149_reg[20]_i_1_n_6 ;
  wire \i_reg_149_reg[20]_i_1_n_7 ;
  wire \i_reg_149_reg[20]_i_1_n_8 ;
  wire \i_reg_149_reg[20]_i_1_n_9 ;
  wire \i_reg_149_reg[24]_i_1_n_10 ;
  wire \i_reg_149_reg[24]_i_1_n_3 ;
  wire \i_reg_149_reg[24]_i_1_n_4 ;
  wire \i_reg_149_reg[24]_i_1_n_5 ;
  wire \i_reg_149_reg[24]_i_1_n_6 ;
  wire \i_reg_149_reg[24]_i_1_n_7 ;
  wire \i_reg_149_reg[24]_i_1_n_8 ;
  wire \i_reg_149_reg[24]_i_1_n_9 ;
  wire \i_reg_149_reg[28]_i_1_n_10 ;
  wire \i_reg_149_reg[28]_i_1_n_5 ;
  wire \i_reg_149_reg[28]_i_1_n_6 ;
  wire \i_reg_149_reg[28]_i_1_n_8 ;
  wire \i_reg_149_reg[28]_i_1_n_9 ;
  wire \i_reg_149_reg[4]_i_1_n_10 ;
  wire \i_reg_149_reg[4]_i_1_n_3 ;
  wire \i_reg_149_reg[4]_i_1_n_4 ;
  wire \i_reg_149_reg[4]_i_1_n_5 ;
  wire \i_reg_149_reg[4]_i_1_n_6 ;
  wire \i_reg_149_reg[4]_i_1_n_7 ;
  wire \i_reg_149_reg[4]_i_1_n_8 ;
  wire \i_reg_149_reg[4]_i_1_n_9 ;
  wire \i_reg_149_reg[8]_i_1_n_10 ;
  wire \i_reg_149_reg[8]_i_1_n_3 ;
  wire \i_reg_149_reg[8]_i_1_n_4 ;
  wire \i_reg_149_reg[8]_i_1_n_5 ;
  wire \i_reg_149_reg[8]_i_1_n_6 ;
  wire \i_reg_149_reg[8]_i_1_n_7 ;
  wire \i_reg_149_reg[8]_i_1_n_8 ;
  wire \i_reg_149_reg[8]_i_1_n_9 ;
  wire icmp_ln251_fu_342_p2;
  wire icmp_ln251_fu_342_p2_carry__0_i_1_n_3;
  wire icmp_ln251_fu_342_p2_carry__0_i_2_n_3;
  wire icmp_ln251_fu_342_p2_carry__0_i_3_n_3;
  wire icmp_ln251_fu_342_p2_carry__0_i_4_n_3;
  wire icmp_ln251_fu_342_p2_carry__0_i_5_n_3;
  wire icmp_ln251_fu_342_p2_carry__0_i_6_n_3;
  wire icmp_ln251_fu_342_p2_carry__0_i_7_n_3;
  wire icmp_ln251_fu_342_p2_carry__0_i_8_n_3;
  wire icmp_ln251_fu_342_p2_carry__0_n_3;
  wire icmp_ln251_fu_342_p2_carry__0_n_4;
  wire icmp_ln251_fu_342_p2_carry__0_n_5;
  wire icmp_ln251_fu_342_p2_carry__0_n_6;
  wire icmp_ln251_fu_342_p2_carry__1_i_1_n_3;
  wire icmp_ln251_fu_342_p2_carry__1_i_2_n_3;
  wire icmp_ln251_fu_342_p2_carry__1_i_3_n_3;
  wire icmp_ln251_fu_342_p2_carry__1_i_4_n_3;
  wire icmp_ln251_fu_342_p2_carry__1_i_5_n_3;
  wire icmp_ln251_fu_342_p2_carry__1_i_6_n_3;
  wire icmp_ln251_fu_342_p2_carry__1_i_7_n_3;
  wire icmp_ln251_fu_342_p2_carry__1_i_8_n_3;
  wire icmp_ln251_fu_342_p2_carry__1_n_3;
  wire icmp_ln251_fu_342_p2_carry__1_n_4;
  wire icmp_ln251_fu_342_p2_carry__1_n_5;
  wire icmp_ln251_fu_342_p2_carry__1_n_6;
  wire icmp_ln251_fu_342_p2_carry__2_i_1_n_3;
  wire icmp_ln251_fu_342_p2_carry__2_i_2_n_3;
  wire icmp_ln251_fu_342_p2_carry__2_i_3_n_3;
  wire icmp_ln251_fu_342_p2_carry__2_i_4_n_3;
  wire icmp_ln251_fu_342_p2_carry__2_i_5_n_3;
  wire icmp_ln251_fu_342_p2_carry__2_i_6_n_3;
  wire icmp_ln251_fu_342_p2_carry__2_i_7_n_3;
  wire icmp_ln251_fu_342_p2_carry__2_i_8_n_3;
  wire icmp_ln251_fu_342_p2_carry__2_n_4;
  wire icmp_ln251_fu_342_p2_carry__2_n_5;
  wire icmp_ln251_fu_342_p2_carry__2_n_6;
  wire icmp_ln251_fu_342_p2_carry_i_1_n_3;
  wire icmp_ln251_fu_342_p2_carry_i_2_n_3;
  wire icmp_ln251_fu_342_p2_carry_i_3_n_3;
  wire icmp_ln251_fu_342_p2_carry_i_4_n_3;
  wire icmp_ln251_fu_342_p2_carry_i_5_n_3;
  wire icmp_ln251_fu_342_p2_carry_i_6_n_3;
  wire icmp_ln251_fu_342_p2_carry_i_7_n_3;
  wire icmp_ln251_fu_342_p2_carry_i_8_n_3;
  wire icmp_ln251_fu_342_p2_carry_n_3;
  wire icmp_ln251_fu_342_p2_carry_n_4;
  wire icmp_ln251_fu_342_p2_carry_n_5;
  wire icmp_ln251_fu_342_p2_carry_n_6;
  wire icmp_ln251_reg_909;
  wire \icmp_ln251_reg_909[0]_i_1_n_3 ;
  wire icmp_ln251_reg_909_pp0_iter1_reg;
  wire \icmp_ln251_reg_909_pp0_iter1_reg[0]_i_1_n_3 ;
  wire icmp_ln251_reg_909_pp0_iter2_reg;
  wire icmp_ln251_reg_909_pp0_iter3_reg;
  wire \icmp_ln251_reg_909_pp0_iter3_reg_reg[0]_0 ;
  wire icmp_ln260_fu_347_p2_carry__0_i_1_n_3;
  wire icmp_ln260_fu_347_p2_carry__0_i_2_n_3;
  wire icmp_ln260_fu_347_p2_carry__0_i_3_n_3;
  wire icmp_ln260_fu_347_p2_carry__0_i_4_n_3;
  wire icmp_ln260_fu_347_p2_carry__0_n_3;
  wire icmp_ln260_fu_347_p2_carry__0_n_4;
  wire icmp_ln260_fu_347_p2_carry__0_n_5;
  wire icmp_ln260_fu_347_p2_carry__0_n_6;
  wire icmp_ln260_fu_347_p2_carry__1_i_1_n_3;
  wire icmp_ln260_fu_347_p2_carry__1_i_2_n_3;
  wire icmp_ln260_fu_347_p2_carry__1_i_3_n_3;
  wire icmp_ln260_fu_347_p2_carry__1_n_5;
  wire icmp_ln260_fu_347_p2_carry__1_n_6;
  wire icmp_ln260_fu_347_p2_carry_i_1_n_3;
  wire icmp_ln260_fu_347_p2_carry_i_2_n_3;
  wire icmp_ln260_fu_347_p2_carry_i_3_n_3;
  wire icmp_ln260_fu_347_p2_carry_i_4_n_3;
  wire icmp_ln260_fu_347_p2_carry_n_3;
  wire icmp_ln260_fu_347_p2_carry_n_4;
  wire icmp_ln260_fu_347_p2_carry_n_5;
  wire icmp_ln260_fu_347_p2_carry_n_6;
  wire icmp_ln260_reg_913;
  wire \icmp_ln260_reg_913[0]_i_1_n_3 ;
  wire icmp_ln276_fu_388_p2;
  wire icmp_ln276_fu_388_p2__0_carry__0_i_1_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__0_i_2_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__0_i_3_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__0_i_4_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__0_i_5_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__0_i_6_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__0_i_7_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__0_i_8_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__0_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__0_n_4;
  wire icmp_ln276_fu_388_p2__0_carry__0_n_5;
  wire icmp_ln276_fu_388_p2__0_carry__0_n_6;
  wire icmp_ln276_fu_388_p2__0_carry__1_i_1_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__1_i_2_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__1_i_3_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__1_i_4_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__1_i_5_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__1_i_6_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__1_i_7_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__1_i_8_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__1_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__1_n_4;
  wire icmp_ln276_fu_388_p2__0_carry__1_n_5;
  wire icmp_ln276_fu_388_p2__0_carry__1_n_6;
  wire icmp_ln276_fu_388_p2__0_carry__2_i_1_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__2_i_2_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__2_i_3_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__2_i_4_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__2_i_5_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__2_i_6_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__2_n_5;
  wire icmp_ln276_fu_388_p2__0_carry__2_n_6;
  wire icmp_ln276_fu_388_p2__0_carry_i_1_n_3;
  wire icmp_ln276_fu_388_p2__0_carry_i_2_n_3;
  wire icmp_ln276_fu_388_p2__0_carry_i_3_n_3;
  wire icmp_ln276_fu_388_p2__0_carry_i_4_n_3;
  wire icmp_ln276_fu_388_p2__0_carry_i_5_n_3;
  wire icmp_ln276_fu_388_p2__0_carry_i_6_n_3;
  wire icmp_ln276_fu_388_p2__0_carry_i_7_n_3;
  wire icmp_ln276_fu_388_p2__0_carry_i_8_n_3;
  wire icmp_ln276_fu_388_p2__0_carry_n_3;
  wire icmp_ln276_fu_388_p2__0_carry_n_4;
  wire icmp_ln276_fu_388_p2__0_carry_n_5;
  wire icmp_ln276_fu_388_p2__0_carry_n_6;
  wire icmp_ln276_reg_925;
  wire \icmp_ln276_reg_925[0]_i_1_n_3 ;
  wire icmp_ln276_reg_925_pp0_iter2_reg;
  wire \icmp_ln276_reg_925_reg[0]_0 ;
  wire icmp_ln277_reg_9500;
  wire \icmp_ln277_reg_950[0]_i_1_n_3 ;
  wire \icmp_ln277_reg_950[0]_i_2_n_3 ;
  wire \icmp_ln277_reg_950[0]_i_3_n_3 ;
  wire \icmp_ln277_reg_950[0]_i_4_n_3 ;
  wire \icmp_ln277_reg_950[0]_i_5_n_3 ;
  wire \icmp_ln277_reg_950[0]_i_6_n_3 ;
  wire \icmp_ln277_reg_950[0]_i_7_n_3 ;
  wire \icmp_ln277_reg_950[0]_i_8_n_3 ;
  wire icmp_ln277_reg_950_pp0_iter2_reg;
  wire \icmp_ln277_reg_950_reg_n_3_[0] ;
  wire icmp_ln280_fu_464_p2;
  wire icmp_ln280_fu_464_p2_carry__0_i_1_n_3;
  wire icmp_ln280_fu_464_p2_carry__0_i_2_n_3;
  wire icmp_ln280_fu_464_p2_carry__0_i_3_n_3;
  wire icmp_ln280_fu_464_p2_carry__0_i_4_n_3;
  wire icmp_ln280_fu_464_p2_carry__0_i_5_n_3;
  wire icmp_ln280_fu_464_p2_carry__0_i_6_n_3;
  wire icmp_ln280_fu_464_p2_carry__0_i_7_n_3;
  wire icmp_ln280_fu_464_p2_carry__0_i_8_n_3;
  wire icmp_ln280_fu_464_p2_carry__0_n_3;
  wire icmp_ln280_fu_464_p2_carry__0_n_4;
  wire icmp_ln280_fu_464_p2_carry__0_n_5;
  wire icmp_ln280_fu_464_p2_carry__0_n_6;
  wire icmp_ln280_fu_464_p2_carry__1_i_1_n_3;
  wire icmp_ln280_fu_464_p2_carry__1_i_2_n_3;
  wire icmp_ln280_fu_464_p2_carry__1_i_3_n_3;
  wire icmp_ln280_fu_464_p2_carry__1_i_4_n_3;
  wire icmp_ln280_fu_464_p2_carry__1_i_5_n_3;
  wire icmp_ln280_fu_464_p2_carry__1_i_6_n_3;
  wire icmp_ln280_fu_464_p2_carry__1_i_7_n_3;
  wire icmp_ln280_fu_464_p2_carry__1_i_8_n_3;
  wire icmp_ln280_fu_464_p2_carry__1_n_3;
  wire icmp_ln280_fu_464_p2_carry__1_n_4;
  wire icmp_ln280_fu_464_p2_carry__1_n_5;
  wire icmp_ln280_fu_464_p2_carry__1_n_6;
  wire icmp_ln280_fu_464_p2_carry__2_i_1_n_3;
  wire icmp_ln280_fu_464_p2_carry__2_i_2_n_3;
  wire icmp_ln280_fu_464_p2_carry__2_i_3_n_3;
  wire icmp_ln280_fu_464_p2_carry__2_i_4_n_3;
  wire icmp_ln280_fu_464_p2_carry__2_i_5_n_3;
  wire icmp_ln280_fu_464_p2_carry__2_i_6_n_3;
  wire icmp_ln280_fu_464_p2_carry__2_i_7_n_3;
  wire icmp_ln280_fu_464_p2_carry__2_i_8_n_3;
  wire icmp_ln280_fu_464_p2_carry__2_n_4;
  wire icmp_ln280_fu_464_p2_carry__2_n_5;
  wire icmp_ln280_fu_464_p2_carry__2_n_6;
  wire icmp_ln280_fu_464_p2_carry_i_1_n_3;
  wire icmp_ln280_fu_464_p2_carry_i_2_n_3;
  wire icmp_ln280_fu_464_p2_carry_i_3_n_3;
  wire icmp_ln280_fu_464_p2_carry_i_4_n_3;
  wire icmp_ln280_fu_464_p2_carry_i_5_n_3;
  wire icmp_ln280_fu_464_p2_carry_i_6_n_3;
  wire icmp_ln280_fu_464_p2_carry_i_7_n_3;
  wire icmp_ln280_fu_464_p2_carry_i_8_n_3;
  wire icmp_ln280_fu_464_p2_carry_n_3;
  wire icmp_ln280_fu_464_p2_carry_n_4;
  wire icmp_ln280_fu_464_p2_carry_n_5;
  wire icmp_ln280_fu_464_p2_carry_n_6;
  wire icmp_ln280_reg_974;
  wire \icmp_ln280_reg_974_reg[0]_0 ;
  wire icmp_ln414_fu_505_p2;
  wire icmp_ln414_fu_505_p2_carry__0_i_10_n_3;
  wire icmp_ln414_fu_505_p2_carry__0_i_10_n_4;
  wire icmp_ln414_fu_505_p2_carry__0_i_10_n_5;
  wire icmp_ln414_fu_505_p2_carry__0_i_10_n_6;
  wire icmp_ln414_fu_505_p2_carry__0_i_15_n_3;
  wire icmp_ln414_fu_505_p2_carry__0_i_16_n_3;
  wire icmp_ln414_fu_505_p2_carry__0_i_17_n_3;
  wire icmp_ln414_fu_505_p2_carry__0_i_18_n_3;
  wire icmp_ln414_fu_505_p2_carry__0_i_1_n_3;
  wire icmp_ln414_fu_505_p2_carry__0_i_23_n_3;
  wire icmp_ln414_fu_505_p2_carry__0_i_24_n_3;
  wire icmp_ln414_fu_505_p2_carry__0_i_25_n_3;
  wire icmp_ln414_fu_505_p2_carry__0_i_26_n_3;
  wire icmp_ln414_fu_505_p2_carry__0_i_2_n_3;
  wire icmp_ln414_fu_505_p2_carry__0_i_3_n_3;
  wire icmp_ln414_fu_505_p2_carry__0_i_4_n_3;
  wire icmp_ln414_fu_505_p2_carry__0_i_5_n_3;
  wire icmp_ln414_fu_505_p2_carry__0_i_6_n_3;
  wire icmp_ln414_fu_505_p2_carry__0_i_7_n_3;
  wire icmp_ln414_fu_505_p2_carry__0_i_8_n_3;
  wire icmp_ln414_fu_505_p2_carry__0_i_9_n_3;
  wire icmp_ln414_fu_505_p2_carry__0_i_9_n_4;
  wire icmp_ln414_fu_505_p2_carry__0_i_9_n_5;
  wire icmp_ln414_fu_505_p2_carry__0_i_9_n_6;
  wire icmp_ln414_fu_505_p2_carry__0_n_3;
  wire icmp_ln414_fu_505_p2_carry__0_n_4;
  wire icmp_ln414_fu_505_p2_carry__0_n_5;
  wire icmp_ln414_fu_505_p2_carry__0_n_6;
  wire icmp_ln414_fu_505_p2_carry__1_i_10_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_i_10_n_4;
  wire icmp_ln414_fu_505_p2_carry__1_i_10_n_5;
  wire icmp_ln414_fu_505_p2_carry__1_i_10_n_6;
  wire icmp_ln414_fu_505_p2_carry__1_i_15_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_i_16_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_i_17_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_i_18_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_i_1_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_i_23_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_i_24_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_i_25_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_i_26_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_i_2_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_i_3_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_i_4_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_i_5_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_i_6_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_i_7_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_i_8_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_i_9_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_i_9_n_4;
  wire icmp_ln414_fu_505_p2_carry__1_i_9_n_5;
  wire icmp_ln414_fu_505_p2_carry__1_i_9_n_6;
  wire icmp_ln414_fu_505_p2_carry__1_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_n_4;
  wire icmp_ln414_fu_505_p2_carry__1_n_5;
  wire icmp_ln414_fu_505_p2_carry__1_n_6;
  wire icmp_ln414_fu_505_p2_carry__2_i_10_n_3;
  wire icmp_ln414_fu_505_p2_carry__2_i_11_n_3;
  wire icmp_ln414_fu_505_p2_carry__2_i_12_n_3;
  wire icmp_ln414_fu_505_p2_carry__2_i_1_n_3;
  wire icmp_ln414_fu_505_p2_carry__2_i_2_n_3;
  wire icmp_ln414_fu_505_p2_carry__2_i_3_n_3;
  wire icmp_ln414_fu_505_p2_carry__2_i_4_n_3;
  wire icmp_ln414_fu_505_p2_carry__2_i_5_n_4;
  wire icmp_ln414_fu_505_p2_carry__2_i_5_n_5;
  wire icmp_ln414_fu_505_p2_carry__2_i_5_n_6;
  wire icmp_ln414_fu_505_p2_carry__2_i_9_n_3;
  wire icmp_ln414_fu_505_p2_carry__2_n_6;
  wire icmp_ln414_fu_505_p2_carry_i_10_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_10_n_4;
  wire icmp_ln414_fu_505_p2_carry_i_10_n_5;
  wire icmp_ln414_fu_505_p2_carry_i_10_n_6;
  wire icmp_ln414_fu_505_p2_carry_i_11_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_11_n_4;
  wire icmp_ln414_fu_505_p2_carry_i_11_n_5;
  wire icmp_ln414_fu_505_p2_carry_i_11_n_6;
  wire icmp_ln414_fu_505_p2_carry_i_16_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_17_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_18_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_19_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_1_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_24_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_25_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_26_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_27_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_28_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_2_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_3_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_4_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_5_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_6_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_7_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_8_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_9_n_3;
  wire icmp_ln414_fu_505_p2_carry_n_3;
  wire icmp_ln414_fu_505_p2_carry_n_4;
  wire icmp_ln414_fu_505_p2_carry_n_5;
  wire icmp_ln414_fu_505_p2_carry_n_6;
  wire icmp_ln414_reg_983;
  wire icmp_ln414_reg_983_pp0_iter2_reg;
  wire icmp_ln674_1_fu_406_p2;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_10_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_11_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_12_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_13_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_1_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_2_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_3_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_4_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_5_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_6_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_7_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_8_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_9_n_10;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_9_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_9_n_4;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_9_n_5;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_9_n_6;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_9_n_7;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_9_n_8;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_9_n_9;
  wire icmp_ln674_1_fu_406_p2_carry__0_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__0_n_4;
  wire icmp_ln674_1_fu_406_p2_carry__0_n_5;
  wire icmp_ln674_1_fu_406_p2_carry__0_n_6;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_10_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_11_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_12_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_13_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_1_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_2_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_3_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_4_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_5_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_6_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_7_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_8_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_9_n_10;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_9_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_9_n_4;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_9_n_5;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_9_n_6;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_9_n_7;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_9_n_8;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_9_n_9;
  wire icmp_ln674_1_fu_406_p2_carry__1_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__1_n_4;
  wire icmp_ln674_1_fu_406_p2_carry__1_n_5;
  wire icmp_ln674_1_fu_406_p2_carry__1_n_6;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_1_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_2_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_3_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_4_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_5_n_10;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_5_n_4;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_5_n_5;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_5_n_6;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_5_n_7;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_5_n_8;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_5_n_9;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_6_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_7_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_8_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_9_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__2_n_6;
  wire icmp_ln674_1_fu_406_p2_carry_i_1_n_3;
  wire icmp_ln674_1_fu_406_p2_carry_i_2_n_3;
  wire icmp_ln674_1_fu_406_p2_carry_i_3_n_3;
  wire icmp_ln674_1_fu_406_p2_carry_i_4_n_3;
  wire icmp_ln674_1_fu_406_p2_carry_i_5_n_3;
  wire icmp_ln674_1_fu_406_p2_carry_i_6_n_3;
  wire icmp_ln674_1_fu_406_p2_carry_i_7_n_3;
  wire icmp_ln674_1_fu_406_p2_carry_i_8_n_3;
  wire icmp_ln674_1_fu_406_p2_carry_i_9_n_3;
  wire icmp_ln674_1_fu_406_p2_carry_n_3;
  wire icmp_ln674_1_fu_406_p2_carry_n_4;
  wire icmp_ln674_1_fu_406_p2_carry_n_5;
  wire icmp_ln674_1_fu_406_p2_carry_n_6;
  wire icmp_ln674_1_reg_929;
  wire icmp_ln674_1_reg_9290;
  wire icmp_ln674_fu_454_p2;
  wire icmp_ln674_reg_960;
  wire \icmp_ln674_reg_960[0]_i_10_n_3 ;
  wire \icmp_ln674_reg_960[0]_i_11_n_3 ;
  wire \icmp_ln674_reg_960[0]_i_12_n_3 ;
  wire \icmp_ln674_reg_960[0]_i_13_n_3 ;
  wire \icmp_ln674_reg_960[0]_i_14_n_3 ;
  wire \icmp_ln674_reg_960[0]_i_15_n_3 ;
  wire \icmp_ln674_reg_960[0]_i_16_n_3 ;
  wire \icmp_ln674_reg_960[0]_i_17_n_3 ;
  wire \icmp_ln674_reg_960[0]_i_18_n_3 ;
  wire \icmp_ln674_reg_960[0]_i_19_n_3 ;
  wire \icmp_ln674_reg_960[0]_i_20_n_3 ;
  wire \icmp_ln674_reg_960[0]_i_21_n_3 ;
  wire \icmp_ln674_reg_960[0]_i_22_n_3 ;
  wire \icmp_ln674_reg_960[0]_i_2_n_3 ;
  wire \icmp_ln674_reg_960[0]_i_6_n_3 ;
  wire \icmp_ln674_reg_960[0]_i_7_n_3 ;
  wire \icmp_ln674_reg_960[0]_i_8_n_3 ;
  wire \icmp_ln674_reg_960[0]_i_9_n_3 ;
  wire \icmp_ln674_reg_960_reg[0]_i_3_n_10 ;
  wire \icmp_ln674_reg_960_reg[0]_i_3_n_3 ;
  wire \icmp_ln674_reg_960_reg[0]_i_3_n_4 ;
  wire \icmp_ln674_reg_960_reg[0]_i_3_n_5 ;
  wire \icmp_ln674_reg_960_reg[0]_i_3_n_6 ;
  wire \icmp_ln674_reg_960_reg[0]_i_3_n_7 ;
  wire \icmp_ln674_reg_960_reg[0]_i_3_n_8 ;
  wire \icmp_ln674_reg_960_reg[0]_i_3_n_9 ;
  wire \icmp_ln674_reg_960_reg[0]_i_4_n_10 ;
  wire \icmp_ln674_reg_960_reg[0]_i_4_n_3 ;
  wire \icmp_ln674_reg_960_reg[0]_i_4_n_4 ;
  wire \icmp_ln674_reg_960_reg[0]_i_4_n_5 ;
  wire \icmp_ln674_reg_960_reg[0]_i_4_n_6 ;
  wire \icmp_ln674_reg_960_reg[0]_i_4_n_7 ;
  wire \icmp_ln674_reg_960_reg[0]_i_4_n_8 ;
  wire \icmp_ln674_reg_960_reg[0]_i_4_n_9 ;
  wire \icmp_ln674_reg_960_reg[0]_i_5_n_10 ;
  wire \icmp_ln674_reg_960_reg[0]_i_5_n_3 ;
  wire \icmp_ln674_reg_960_reg[0]_i_5_n_4 ;
  wire \icmp_ln674_reg_960_reg[0]_i_5_n_5 ;
  wire \icmp_ln674_reg_960_reg[0]_i_5_n_6 ;
  wire \icmp_ln674_reg_960_reg[0]_i_5_n_7 ;
  wire \icmp_ln674_reg_960_reg[0]_i_5_n_8 ;
  wire \icmp_ln674_reg_960_reg[0]_i_5_n_9 ;
  wire [7:0]in_mat_418_din;
  wire in_mat_data_full_n;
  wire [31:3]in_size_bits_fu_231_p2;
  wire internal_empty_n_reg;
  wire \last_N_size_reg_884[5]_i_2_n_3 ;
  wire \last_N_size_reg_884_reg[13]_i_1_n_3 ;
  wire \last_N_size_reg_884_reg[13]_i_1_n_4 ;
  wire \last_N_size_reg_884_reg[13]_i_1_n_5 ;
  wire \last_N_size_reg_884_reg[13]_i_1_n_6 ;
  wire \last_N_size_reg_884_reg[17]_i_1_n_3 ;
  wire \last_N_size_reg_884_reg[17]_i_1_n_4 ;
  wire \last_N_size_reg_884_reg[17]_i_1_n_5 ;
  wire \last_N_size_reg_884_reg[17]_i_1_n_6 ;
  wire \last_N_size_reg_884_reg[21]_i_1_n_3 ;
  wire \last_N_size_reg_884_reg[21]_i_1_n_4 ;
  wire \last_N_size_reg_884_reg[21]_i_1_n_5 ;
  wire \last_N_size_reg_884_reg[21]_i_1_n_6 ;
  wire \last_N_size_reg_884_reg[25]_i_1_n_3 ;
  wire \last_N_size_reg_884_reg[25]_i_1_n_4 ;
  wire \last_N_size_reg_884_reg[25]_i_1_n_5 ;
  wire \last_N_size_reg_884_reg[25]_i_1_n_6 ;
  wire \last_N_size_reg_884_reg[29]_i_1_n_3 ;
  wire \last_N_size_reg_884_reg[29]_i_1_n_4 ;
  wire \last_N_size_reg_884_reg[29]_i_1_n_5 ;
  wire \last_N_size_reg_884_reg[29]_i_1_n_6 ;
  wire \last_N_size_reg_884_reg[31]_i_1_n_6 ;
  wire \last_N_size_reg_884_reg[5]_i_1_n_3 ;
  wire \last_N_size_reg_884_reg[5]_i_1_n_4 ;
  wire \last_N_size_reg_884_reg[5]_i_1_n_5 ;
  wire \last_N_size_reg_884_reg[5]_i_1_n_6 ;
  wire \last_N_size_reg_884_reg[9]_i_1_n_3 ;
  wire \last_N_size_reg_884_reg[9]_i_1_n_4 ;
  wire \last_N_size_reg_884_reg[9]_i_1_n_5 ;
  wire \last_N_size_reg_884_reg[9]_i_1_n_6 ;
  wire \last_N_size_reg_884_reg_n_3_[10] ;
  wire \last_N_size_reg_884_reg_n_3_[11] ;
  wire \last_N_size_reg_884_reg_n_3_[12] ;
  wire \last_N_size_reg_884_reg_n_3_[13] ;
  wire \last_N_size_reg_884_reg_n_3_[14] ;
  wire \last_N_size_reg_884_reg_n_3_[15] ;
  wire \last_N_size_reg_884_reg_n_3_[16] ;
  wire \last_N_size_reg_884_reg_n_3_[17] ;
  wire \last_N_size_reg_884_reg_n_3_[18] ;
  wire \last_N_size_reg_884_reg_n_3_[19] ;
  wire \last_N_size_reg_884_reg_n_3_[20] ;
  wire \last_N_size_reg_884_reg_n_3_[21] ;
  wire \last_N_size_reg_884_reg_n_3_[22] ;
  wire \last_N_size_reg_884_reg_n_3_[23] ;
  wire \last_N_size_reg_884_reg_n_3_[24] ;
  wire \last_N_size_reg_884_reg_n_3_[25] ;
  wire \last_N_size_reg_884_reg_n_3_[26] ;
  wire \last_N_size_reg_884_reg_n_3_[27] ;
  wire \last_N_size_reg_884_reg_n_3_[28] ;
  wire \last_N_size_reg_884_reg_n_3_[29] ;
  wire \last_N_size_reg_884_reg_n_3_[30] ;
  wire \last_N_size_reg_884_reg_n_3_[31] ;
  wire \last_N_size_reg_884_reg_n_3_[3] ;
  wire \last_N_size_reg_884_reg_n_3_[4] ;
  wire \last_N_size_reg_884_reg_n_3_[5] ;
  wire \last_N_size_reg_884_reg_n_3_[6] ;
  wire \last_N_size_reg_884_reg_n_3_[7] ;
  wire \last_N_size_reg_884_reg_n_3_[8] ;
  wire \last_N_size_reg_884_reg_n_3_[9] ;
  wire \loop_count_reg_873_reg_n_3_[29] ;
  wire \loop_count_reg_873_reg_n_3_[30] ;
  wire \loop_count_reg_873_reg_n_3_[31] ;
  wire [7:0]lshr_ln674_4_reg_1010;
  wire lshr_ln674_4_reg_10100;
  wire \lshr_ln674_4_reg_1010[0]_i_1_n_3 ;
  wire \lshr_ln674_4_reg_1010[1]_i_2_n_3 ;
  wire \lshr_ln674_4_reg_1010[1]_i_3_n_3 ;
  wire \lshr_ln674_4_reg_1010[2]_i_2_n_3 ;
  wire \lshr_ln674_4_reg_1010[2]_i_3_n_3 ;
  wire \lshr_ln674_4_reg_1010[3]_i_2_n_3 ;
  wire \lshr_ln674_4_reg_1010[3]_i_3_n_3 ;
  wire \lshr_ln674_4_reg_1010[4]_i_1_n_3 ;
  wire \lshr_ln674_4_reg_1010[4]_i_2_n_3 ;
  wire \lshr_ln674_4_reg_1010[5]_i_2_n_3 ;
  wire \lshr_ln674_4_reg_1010[5]_i_3_n_3 ;
  wire \lshr_ln674_4_reg_1010[6]_i_2_n_3 ;
  wire \lshr_ln674_4_reg_1010[6]_i_3_n_3 ;
  wire \lshr_ln674_4_reg_1010[7]_i_1_n_3 ;
  wire \lshr_ln674_4_reg_1010[7]_i_4_n_3 ;
  wire \lshr_ln674_4_reg_1010[7]_i_5_n_3 ;
  wire \lshr_ln674_4_reg_1010_reg[1]_i_1_n_3 ;
  wire \lshr_ln674_4_reg_1010_reg[2]_i_1_n_3 ;
  wire \lshr_ln674_4_reg_1010_reg[3]_i_1_n_3 ;
  wire \lshr_ln674_4_reg_1010_reg[5]_i_1_n_3 ;
  wire \lshr_ln674_4_reg_1010_reg[6]_i_1_n_3 ;
  wire \lshr_ln674_4_reg_1010_reg[7]_i_3_n_3 ;
  wire [7:0]lshr_ln674_reg_1020;
  wire lshr_ln674_reg_10200;
  wire \lshr_ln674_reg_1020[0]_i_1_n_3 ;
  wire \lshr_ln674_reg_1020[1]_i_2_n_3 ;
  wire \lshr_ln674_reg_1020[1]_i_3_n_3 ;
  wire \lshr_ln674_reg_1020[2]_i_2_n_3 ;
  wire \lshr_ln674_reg_1020[2]_i_3_n_3 ;
  wire \lshr_ln674_reg_1020[3]_i_2_n_3 ;
  wire \lshr_ln674_reg_1020[3]_i_3_n_3 ;
  wire \lshr_ln674_reg_1020[4]_i_1_n_3 ;
  wire \lshr_ln674_reg_1020[4]_i_2_n_3 ;
  wire \lshr_ln674_reg_1020[5]_i_2_n_3 ;
  wire \lshr_ln674_reg_1020[5]_i_3_n_3 ;
  wire \lshr_ln674_reg_1020[6]_i_2_n_3 ;
  wire \lshr_ln674_reg_1020[6]_i_3_n_3 ;
  wire \lshr_ln674_reg_1020[7]_i_1_n_3 ;
  wire \lshr_ln674_reg_1020[7]_i_3_n_3 ;
  wire \lshr_ln674_reg_1020[7]_i_4_n_3 ;
  wire \lshr_ln674_reg_1020_reg[1]_i_1_n_3 ;
  wire \lshr_ln674_reg_1020_reg[2]_i_1_n_3 ;
  wire \lshr_ln674_reg_1020_reg[3]_i_1_n_3 ;
  wire \lshr_ln674_reg_1020_reg[5]_i_1_n_3 ;
  wire \lshr_ln674_reg_1020_reg[6]_i_1_n_3 ;
  wire \lshr_ln674_reg_1020_reg[7]_i_2_n_3 ;
  wire mul_32s_32s_32_2_1_U23_n_19;
  wire mul_32s_32s_32_2_1_U23_n_20;
  wire mul_32s_32s_32_2_1_U23_n_21;
  wire mul_32s_32s_32_2_1_U23_n_22;
  wire mul_32s_32s_32_2_1_U23_n_23;
  wire mul_32s_32s_32_2_1_U23_n_24;
  wire mul_32s_32s_32_2_1_U23_n_25;
  wire mul_32s_32s_32_2_1_U23_n_26;
  wire mul_32s_32s_32_2_1_U23_n_27;
  wire mul_32s_32s_32_2_1_U23_n_28;
  wire mul_32s_32s_32_2_1_U23_n_29;
  wire mul_32s_32s_32_2_1_U23_n_30;
  wire mul_32s_32s_32_2_1_U23_n_31;
  wire mul_32s_32s_32_2_1_U23_n_32;
  wire mul_32s_32s_32_2_1_U23_n_33;
  wire mul_32s_32s_32_2_1_U23_n_34;
  wire [31:0]out;
  wire [28:0]p_0_in;
  wire p_1_in;
  wire p_26_in;
  wire p_Val2_s_fu_1140;
  wire \p_Val2_s_fu_114[31]_i_1_n_3 ;
  wire \p_Val2_s_fu_114_reg[0]_0 ;
  wire \p_Val2_s_fu_114_reg[10]_0 ;
  wire \p_Val2_s_fu_114_reg[11]_0 ;
  wire \p_Val2_s_fu_114_reg[12]_0 ;
  wire \p_Val2_s_fu_114_reg[13]_0 ;
  wire \p_Val2_s_fu_114_reg[14]_0 ;
  wire \p_Val2_s_fu_114_reg[15]_0 ;
  wire \p_Val2_s_fu_114_reg[16]_0 ;
  wire \p_Val2_s_fu_114_reg[17]_0 ;
  wire \p_Val2_s_fu_114_reg[18]_0 ;
  wire \p_Val2_s_fu_114_reg[19]_0 ;
  wire \p_Val2_s_fu_114_reg[1]_0 ;
  wire \p_Val2_s_fu_114_reg[20]_0 ;
  wire \p_Val2_s_fu_114_reg[21]_0 ;
  wire \p_Val2_s_fu_114_reg[22]_0 ;
  wire \p_Val2_s_fu_114_reg[23]_0 ;
  wire \p_Val2_s_fu_114_reg[24]_0 ;
  wire \p_Val2_s_fu_114_reg[25]_0 ;
  wire \p_Val2_s_fu_114_reg[26]_0 ;
  wire \p_Val2_s_fu_114_reg[27]_0 ;
  wire \p_Val2_s_fu_114_reg[28]_0 ;
  wire \p_Val2_s_fu_114_reg[29]_0 ;
  wire \p_Val2_s_fu_114_reg[2]_0 ;
  wire \p_Val2_s_fu_114_reg[30]_0 ;
  wire \p_Val2_s_fu_114_reg[31]_0 ;
  wire \p_Val2_s_fu_114_reg[3]_0 ;
  wire \p_Val2_s_fu_114_reg[4]_0 ;
  wire \p_Val2_s_fu_114_reg[5]_0 ;
  wire \p_Val2_s_fu_114_reg[6]_0 ;
  wire \p_Val2_s_fu_114_reg[7]_0 ;
  wire \p_Val2_s_fu_114_reg[8]_0 ;
  wire \p_Val2_s_fu_114_reg[9]_0 ;
  wire [31:0]p_reg;
  wire [7:0]r_V_reg_171;
  wire \r_V_reg_171[7]_i_1_n_3 ;
  wire [31:16]\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 ;
  wire [5:5]select_ln674_fu_604_p3;
  wire [27:0]sext_ln233_fu_298_p1;
  wire [27:0]sext_ln233_reg_879;
  wire \sext_ln233_reg_879[0]_i_4_n_3 ;
  wire \sext_ln233_reg_879[0]_i_5_n_3 ;
  wire \sext_ln233_reg_879[0]_i_6_n_3 ;
  wire \sext_ln233_reg_879[0]_i_7_n_3 ;
  wire \sext_ln233_reg_879[0]_i_8_n_3 ;
  wire \sext_ln233_reg_879_reg[0]_i_2_n_3 ;
  wire \sext_ln233_reg_879_reg[0]_i_2_n_4 ;
  wire \sext_ln233_reg_879_reg[0]_i_2_n_5 ;
  wire \sext_ln233_reg_879_reg[0]_i_2_n_6 ;
  wire \sext_ln233_reg_879_reg[0]_i_3_n_3 ;
  wire \sext_ln233_reg_879_reg[0]_i_3_n_4 ;
  wire \sext_ln233_reg_879_reg[0]_i_3_n_5 ;
  wire \sext_ln233_reg_879_reg[0]_i_3_n_6 ;
  wire \sext_ln233_reg_879_reg[12]_i_2_n_3 ;
  wire \sext_ln233_reg_879_reg[12]_i_2_n_4 ;
  wire \sext_ln233_reg_879_reg[12]_i_2_n_5 ;
  wire \sext_ln233_reg_879_reg[12]_i_2_n_6 ;
  wire \sext_ln233_reg_879_reg[16]_i_2_n_3 ;
  wire \sext_ln233_reg_879_reg[16]_i_2_n_4 ;
  wire \sext_ln233_reg_879_reg[16]_i_2_n_5 ;
  wire \sext_ln233_reg_879_reg[16]_i_2_n_6 ;
  wire \sext_ln233_reg_879_reg[20]_i_2_n_3 ;
  wire \sext_ln233_reg_879_reg[20]_i_2_n_4 ;
  wire \sext_ln233_reg_879_reg[20]_i_2_n_5 ;
  wire \sext_ln233_reg_879_reg[20]_i_2_n_6 ;
  wire \sext_ln233_reg_879_reg[24]_i_2_n_3 ;
  wire \sext_ln233_reg_879_reg[24]_i_2_n_4 ;
  wire \sext_ln233_reg_879_reg[24]_i_2_n_5 ;
  wire \sext_ln233_reg_879_reg[24]_i_2_n_6 ;
  wire \sext_ln233_reg_879_reg[27]_i_2_n_6 ;
  wire \sext_ln233_reg_879_reg[4]_i_2_n_3 ;
  wire \sext_ln233_reg_879_reg[4]_i_2_n_4 ;
  wire \sext_ln233_reg_879_reg[4]_i_2_n_5 ;
  wire \sext_ln233_reg_879_reg[4]_i_2_n_6 ;
  wire \sext_ln233_reg_879_reg[8]_i_2_n_3 ;
  wire \sext_ln233_reg_879_reg[8]_i_2_n_4 ;
  wire \sext_ln233_reg_879_reg[8]_i_2_n_5 ;
  wire \sext_ln233_reg_879_reg[8]_i_2_n_6 ;
  wire shiftReg_ce;
  wire [31:3]shl_ln_fu_302_p3;
  wire strm_empty_n;
  wire [31:0]sub13_i_i_fu_327_p2;
  wire [31:0]sub13_i_i_reg_899;
  wire \sub13_i_i_reg_899[12]_i_2_n_3 ;
  wire \sub13_i_i_reg_899[12]_i_3_n_3 ;
  wire \sub13_i_i_reg_899[12]_i_4_n_3 ;
  wire \sub13_i_i_reg_899[12]_i_5_n_3 ;
  wire \sub13_i_i_reg_899[16]_i_2_n_3 ;
  wire \sub13_i_i_reg_899[16]_i_3_n_3 ;
  wire \sub13_i_i_reg_899[16]_i_4_n_3 ;
  wire \sub13_i_i_reg_899[16]_i_5_n_3 ;
  wire \sub13_i_i_reg_899[20]_i_2_n_3 ;
  wire \sub13_i_i_reg_899[20]_i_3_n_3 ;
  wire \sub13_i_i_reg_899[20]_i_4_n_3 ;
  wire \sub13_i_i_reg_899[20]_i_5_n_3 ;
  wire \sub13_i_i_reg_899[24]_i_2_n_3 ;
  wire \sub13_i_i_reg_899[24]_i_3_n_3 ;
  wire \sub13_i_i_reg_899[24]_i_4_n_3 ;
  wire \sub13_i_i_reg_899[24]_i_5_n_3 ;
  wire \sub13_i_i_reg_899[28]_i_2_n_3 ;
  wire \sub13_i_i_reg_899[28]_i_3_n_3 ;
  wire \sub13_i_i_reg_899[28]_i_4_n_3 ;
  wire \sub13_i_i_reg_899[28]_i_5_n_3 ;
  wire \sub13_i_i_reg_899[31]_i_2_n_3 ;
  wire \sub13_i_i_reg_899[31]_i_3_n_3 ;
  wire \sub13_i_i_reg_899[31]_i_4_n_3 ;
  wire \sub13_i_i_reg_899[4]_i_2_n_3 ;
  wire \sub13_i_i_reg_899[4]_i_3_n_3 ;
  wire \sub13_i_i_reg_899[4]_i_4_n_3 ;
  wire \sub13_i_i_reg_899[4]_i_5_n_3 ;
  wire \sub13_i_i_reg_899[8]_i_2_n_3 ;
  wire \sub13_i_i_reg_899[8]_i_3_n_3 ;
  wire \sub13_i_i_reg_899[8]_i_4_n_3 ;
  wire \sub13_i_i_reg_899[8]_i_5_n_3 ;
  wire \sub13_i_i_reg_899_reg[12]_i_1_n_3 ;
  wire \sub13_i_i_reg_899_reg[12]_i_1_n_4 ;
  wire \sub13_i_i_reg_899_reg[12]_i_1_n_5 ;
  wire \sub13_i_i_reg_899_reg[12]_i_1_n_6 ;
  wire \sub13_i_i_reg_899_reg[16]_i_1_n_3 ;
  wire \sub13_i_i_reg_899_reg[16]_i_1_n_4 ;
  wire \sub13_i_i_reg_899_reg[16]_i_1_n_5 ;
  wire \sub13_i_i_reg_899_reg[16]_i_1_n_6 ;
  wire \sub13_i_i_reg_899_reg[20]_i_1_n_3 ;
  wire \sub13_i_i_reg_899_reg[20]_i_1_n_4 ;
  wire \sub13_i_i_reg_899_reg[20]_i_1_n_5 ;
  wire \sub13_i_i_reg_899_reg[20]_i_1_n_6 ;
  wire \sub13_i_i_reg_899_reg[24]_i_1_n_3 ;
  wire \sub13_i_i_reg_899_reg[24]_i_1_n_4 ;
  wire \sub13_i_i_reg_899_reg[24]_i_1_n_5 ;
  wire \sub13_i_i_reg_899_reg[24]_i_1_n_6 ;
  wire \sub13_i_i_reg_899_reg[28]_i_1_n_3 ;
  wire \sub13_i_i_reg_899_reg[28]_i_1_n_4 ;
  wire \sub13_i_i_reg_899_reg[28]_i_1_n_5 ;
  wire \sub13_i_i_reg_899_reg[28]_i_1_n_6 ;
  wire \sub13_i_i_reg_899_reg[31]_i_1_n_5 ;
  wire \sub13_i_i_reg_899_reg[31]_i_1_n_6 ;
  wire \sub13_i_i_reg_899_reg[4]_i_1_n_3 ;
  wire \sub13_i_i_reg_899_reg[4]_i_1_n_4 ;
  wire \sub13_i_i_reg_899_reg[4]_i_1_n_5 ;
  wire \sub13_i_i_reg_899_reg[4]_i_1_n_6 ;
  wire \sub13_i_i_reg_899_reg[8]_i_1_n_3 ;
  wire \sub13_i_i_reg_899_reg[8]_i_1_n_4 ;
  wire \sub13_i_i_reg_899_reg[8]_i_1_n_5 ;
  wire \sub13_i_i_reg_899_reg[8]_i_1_n_6 ;
  wire [26:1]sub_ln233_1_fu_270_p2;
  wire [31:5]sub_ln233_fu_250_p2;
  wire [28:0]sub_ln238_fu_211_p2;
  wire sub_ln238_fu_211_p2_carry__0_n_3;
  wire sub_ln238_fu_211_p2_carry__0_n_4;
  wire sub_ln238_fu_211_p2_carry__0_n_5;
  wire sub_ln238_fu_211_p2_carry__0_n_6;
  wire sub_ln238_fu_211_p2_carry__1_n_3;
  wire sub_ln238_fu_211_p2_carry__1_n_4;
  wire sub_ln238_fu_211_p2_carry__1_n_5;
  wire sub_ln238_fu_211_p2_carry__1_n_6;
  wire sub_ln238_fu_211_p2_carry__2_n_3;
  wire sub_ln238_fu_211_p2_carry__2_n_4;
  wire sub_ln238_fu_211_p2_carry__2_n_5;
  wire sub_ln238_fu_211_p2_carry__2_n_6;
  wire sub_ln238_fu_211_p2_carry__3_n_3;
  wire sub_ln238_fu_211_p2_carry__3_n_4;
  wire sub_ln238_fu_211_p2_carry__3_n_5;
  wire sub_ln238_fu_211_p2_carry__3_n_6;
  wire sub_ln238_fu_211_p2_carry__4_n_3;
  wire sub_ln238_fu_211_p2_carry__4_n_4;
  wire sub_ln238_fu_211_p2_carry__4_n_5;
  wire sub_ln238_fu_211_p2_carry__4_n_6;
  wire sub_ln238_fu_211_p2_carry__5_n_3;
  wire sub_ln238_fu_211_p2_carry__5_n_4;
  wire sub_ln238_fu_211_p2_carry__5_n_5;
  wire sub_ln238_fu_211_p2_carry__5_n_6;
  wire sub_ln238_fu_211_p2_carry_n_3;
  wire sub_ln238_fu_211_p2_carry_n_4;
  wire sub_ln238_fu_211_p2_carry_n_5;
  wire sub_ln238_fu_211_p2_carry_n_6;
  wire [3:0]\sub_ln238_reg_868_reg[11]_0 ;
  wire [3:0]\sub_ln238_reg_868_reg[15]_0 ;
  wire [3:0]\sub_ln238_reg_868_reg[19]_0 ;
  wire [3:0]\sub_ln238_reg_868_reg[23]_0 ;
  wire [27:0]\sub_ln238_reg_868_reg[27]_0 ;
  wire [3:0]\sub_ln238_reg_868_reg[27]_1 ;
  wire [0:0]\sub_ln238_reg_868_reg[28]_0 ;
  wire [3:0]\sub_ln238_reg_868_reg[7]_0 ;
  wire [3:3]sub_ln414_reg_1025;
  wire \sub_ln414_reg_1025[3]_i_1_n_3 ;
  wire [5:3]sub_ln674_10_fu_573_p2;
  wire sub_ln674_10_fu_573_p2_carry_i_1_n_3;
  wire sub_ln674_10_fu_573_p2_carry_i_2_n_3;
  wire sub_ln674_10_fu_573_p2_carry_i_3_n_3;
  wire sub_ln674_10_fu_573_p2_carry_i_4_n_3;
  wire sub_ln674_10_fu_573_p2_carry_i_5_n_3;
  wire sub_ln674_10_fu_573_p2_carry_n_5;
  wire sub_ln674_10_fu_573_p2_carry_n_6;
  wire [5:1]sub_ln674_10_reg_1005;
  wire [5:5]sub_ln674_11_reg_1030;
  wire \sub_ln674_11_reg_1030[5]_i_1_n_3 ;
  wire [5:1]sub_ln674_6_reg_1015;
  wire \sub_ln674_6_reg_1015[3]_i_1_n_3 ;
  wire \sub_ln674_6_reg_1015[4]_i_1_n_3 ;
  wire [31:0]tmp_14_fu_589_p4;
  wire [3:3]trunc_ln414_4_fu_515_p1;
  wire [31:4]trunc_ln414_4_fu_515_p1__0;
  wire [3:3]trunc_ln414_4_reg_999_pp0_iter2_reg;
  wire trunc_ln414_4_reg_999_reg;
  wire [3:3]trunc_ln414_reg_991;
  wire [3:3]trunc_ln414_reg_991_pp0_iter2_reg;
  wire [5:3]trunc_ln674_2_reg_936;
  wire [5:3]trunc_ln674_3_reg_944;
  wire \trunc_ln674_3_reg_944[3]_i_1_n_3 ;
  wire [5:5]trunc_ln674_4_fu_501_p1;
  wire [5:5]trunc_ln674_4_reg_978;
  wire [5:4]trunc_ln674_reg_967;
  wire \trunc_ln674_reg_967[5]_i_2_n_3 ;
  wire \trunc_ln674_reg_967[5]_i_3_n_3 ;
  wire \trunc_ln674_reg_967[5]_i_4_n_3 ;
  wire \trunc_ln674_reg_967[5]_i_5_n_3 ;
  wire \trunc_ln674_reg_967[5]_i_6_n_3 ;
  wire \trunc_ln674_reg_967_reg[5]_i_1_n_10 ;
  wire \trunc_ln674_reg_967_reg[5]_i_1_n_3 ;
  wire \trunc_ln674_reg_967_reg[5]_i_1_n_4 ;
  wire \trunc_ln674_reg_967_reg[5]_i_1_n_5 ;
  wire \trunc_ln674_reg_967_reg[5]_i_1_n_6 ;
  wire \trunc_ln674_reg_967_reg[5]_i_1_n_7 ;
  wire \trunc_ln674_reg_967_reg[5]_i_1_n_8 ;
  wire \trunc_ln674_reg_967_reg[5]_i_1_n_9 ;
  wire [31:3]valid_bits_fu_106;
  wire \valid_bits_fu_1060_inferred__0/i__carry__0_n_3 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__0_n_4 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__0_n_5 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__0_n_6 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__1_n_3 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__1_n_4 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__1_n_5 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__1_n_6 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__2_n_3 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__2_n_4 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__2_n_5 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__2_n_6 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__3_n_3 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__3_n_4 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__3_n_5 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__3_n_6 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__4_n_3 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__4_n_4 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__4_n_5 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__4_n_6 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__5_n_3 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__5_n_4 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__5_n_5 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__5_n_6 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry_n_3 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry_n_4 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry_n_5 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry_n_6 ;
  wire \valid_bits_fu_106[31]_i_2_n_3 ;
  wire \valid_bits_fu_106_reg_n_3_[10] ;
  wire \valid_bits_fu_106_reg_n_3_[11] ;
  wire \valid_bits_fu_106_reg_n_3_[12] ;
  wire \valid_bits_fu_106_reg_n_3_[13] ;
  wire \valid_bits_fu_106_reg_n_3_[14] ;
  wire \valid_bits_fu_106_reg_n_3_[15] ;
  wire \valid_bits_fu_106_reg_n_3_[16] ;
  wire \valid_bits_fu_106_reg_n_3_[17] ;
  wire \valid_bits_fu_106_reg_n_3_[18] ;
  wire \valid_bits_fu_106_reg_n_3_[19] ;
  wire \valid_bits_fu_106_reg_n_3_[20] ;
  wire \valid_bits_fu_106_reg_n_3_[21] ;
  wire \valid_bits_fu_106_reg_n_3_[22] ;
  wire \valid_bits_fu_106_reg_n_3_[23] ;
  wire \valid_bits_fu_106_reg_n_3_[24] ;
  wire \valid_bits_fu_106_reg_n_3_[25] ;
  wire \valid_bits_fu_106_reg_n_3_[26] ;
  wire \valid_bits_fu_106_reg_n_3_[27] ;
  wire \valid_bits_fu_106_reg_n_3_[28] ;
  wire \valid_bits_fu_106_reg_n_3_[29] ;
  wire \valid_bits_fu_106_reg_n_3_[30] ;
  wire \valid_bits_fu_106_reg_n_3_[31] ;
  wire \valid_bits_fu_106_reg_n_3_[3] ;
  wire \valid_bits_fu_106_reg_n_3_[4] ;
  wire \valid_bits_fu_106_reg_n_3_[5] ;
  wire \valid_bits_fu_106_reg_n_3_[6] ;
  wire \valid_bits_fu_106_reg_n_3_[7] ;
  wire \valid_bits_fu_106_reg_n_3_[8] ;
  wire \valid_bits_fu_106_reg_n_3_[9] ;
  wire [3:3]\NLW_PTR_WIDTH_min_last_N_reg_889_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_PTR_WIDTH_plus_last_N_reg_894_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_PTR_WIDTH_plus_last_N_reg_894_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_add_ln286_fu_489_p2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_add_ln286_fu_489_p2_carry_O_UNCONNECTED;
  wire [0:0]NLW_add_ln289_fu_400_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln289_fu_400_p2_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln289_fu_400_p2_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_ddr_read_cnt_fu_110_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]NLW_ddr_read_cycles_fu_290_p30_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_ddr_read_cycles_fu_290_p30_carry__5_O_UNCONNECTED;
  wire [3:1]NLW_ddr_read_cycles_fu_290_p30_carry__5_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_ddr_read_cycles_fu_290_p30_carry__5_i_3_O_UNCONNECTED;
  wire [3:3]\NLW_i_/i_/i__carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_reg_149_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_reg_149_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln251_fu_342_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln251_fu_342_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln251_fu_342_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln251_fu_342_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln260_fu_347_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln260_fu_347_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln260_fu_347_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln260_fu_347_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln276_fu_388_p2__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln276_fu_388_p2__0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln276_fu_388_p2__0_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln276_fu_388_p2__0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln276_fu_388_p2__0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln280_fu_464_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln280_fu_464_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln280_fu_464_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln280_fu_464_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_505_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_505_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_505_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln414_fu_505_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_505_p2_carry__2_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln414_fu_505_p2_carry__2_i_5_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_1_fu_406_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_1_fu_406_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_1_fu_406_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln674_1_fu_406_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_1_fu_406_p2_carry__2_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln674_1_fu_406_p2_carry__2_i_5_CO_UNCONNECTED;
  wire [3:1]\NLW_last_N_size_reg_884_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_last_N_size_reg_884_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_last_N_size_reg_884_reg[5]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_sext_ln233_reg_879_reg[0]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_sext_ln233_reg_879_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_sext_ln233_reg_879_reg[27]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sext_ln233_reg_879_reg[27]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_sub13_i_i_reg_899_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub13_i_i_reg_899_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_sub_ln238_fu_211_p2_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_sub_ln238_fu_211_p2_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_sub_ln674_10_fu_573_p2_carry_CO_UNCONNECTED;
  wire [3:3]NLW_sub_ln674_10_fu_573_p2_carry_O_UNCONNECTED;
  wire [3:0]\NLW_valid_bits_fu_1060_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_valid_bits_fu_1060_inferred__0/i__carry__6_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[11]_i_2 
       (.I0(shl_ln_fu_302_p3[11]),
        .O(\PTR_WIDTH_min_last_N_reg_889[11]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[11]_i_3 
       (.I0(shl_ln_fu_302_p3[10]),
        .O(\PTR_WIDTH_min_last_N_reg_889[11]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[11]_i_4 
       (.I0(shl_ln_fu_302_p3[9]),
        .O(\PTR_WIDTH_min_last_N_reg_889[11]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[11]_i_5 
       (.I0(shl_ln_fu_302_p3[8]),
        .O(\PTR_WIDTH_min_last_N_reg_889[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[15]_i_2 
       (.I0(shl_ln_fu_302_p3[15]),
        .O(\PTR_WIDTH_min_last_N_reg_889[15]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[15]_i_3 
       (.I0(shl_ln_fu_302_p3[14]),
        .O(\PTR_WIDTH_min_last_N_reg_889[15]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[15]_i_4 
       (.I0(shl_ln_fu_302_p3[13]),
        .O(\PTR_WIDTH_min_last_N_reg_889[15]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[15]_i_5 
       (.I0(shl_ln_fu_302_p3[12]),
        .O(\PTR_WIDTH_min_last_N_reg_889[15]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[19]_i_2 
       (.I0(shl_ln_fu_302_p3[19]),
        .O(\PTR_WIDTH_min_last_N_reg_889[19]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[19]_i_3 
       (.I0(shl_ln_fu_302_p3[18]),
        .O(\PTR_WIDTH_min_last_N_reg_889[19]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[19]_i_4 
       (.I0(shl_ln_fu_302_p3[17]),
        .O(\PTR_WIDTH_min_last_N_reg_889[19]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[19]_i_5 
       (.I0(shl_ln_fu_302_p3[16]),
        .O(\PTR_WIDTH_min_last_N_reg_889[19]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[23]_i_2 
       (.I0(shl_ln_fu_302_p3[23]),
        .O(\PTR_WIDTH_min_last_N_reg_889[23]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[23]_i_3 
       (.I0(shl_ln_fu_302_p3[22]),
        .O(\PTR_WIDTH_min_last_N_reg_889[23]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[23]_i_4 
       (.I0(shl_ln_fu_302_p3[21]),
        .O(\PTR_WIDTH_min_last_N_reg_889[23]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[23]_i_5 
       (.I0(shl_ln_fu_302_p3[20]),
        .O(\PTR_WIDTH_min_last_N_reg_889[23]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[27]_i_2 
       (.I0(shl_ln_fu_302_p3[27]),
        .O(\PTR_WIDTH_min_last_N_reg_889[27]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[27]_i_3 
       (.I0(shl_ln_fu_302_p3[26]),
        .O(\PTR_WIDTH_min_last_N_reg_889[27]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[27]_i_4 
       (.I0(shl_ln_fu_302_p3[25]),
        .O(\PTR_WIDTH_min_last_N_reg_889[27]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[27]_i_5 
       (.I0(shl_ln_fu_302_p3[24]),
        .O(\PTR_WIDTH_min_last_N_reg_889[27]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[31]_i_2 
       (.I0(shl_ln_fu_302_p3[31]),
        .O(\PTR_WIDTH_min_last_N_reg_889[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[31]_i_3 
       (.I0(shl_ln_fu_302_p3[30]),
        .O(\PTR_WIDTH_min_last_N_reg_889[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[31]_i_4 
       (.I0(shl_ln_fu_302_p3[29]),
        .O(\PTR_WIDTH_min_last_N_reg_889[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[31]_i_5 
       (.I0(shl_ln_fu_302_p3[28]),
        .O(\PTR_WIDTH_min_last_N_reg_889[31]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[3]_i_1 
       (.I0(shl_ln_fu_302_p3[3]),
        .O(\PTR_WIDTH_min_last_N_reg_889[3]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[7]_i_2 
       (.I0(shl_ln_fu_302_p3[5]),
        .O(\PTR_WIDTH_min_last_N_reg_889[7]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[7]_i_3 
       (.I0(shl_ln_fu_302_p3[7]),
        .O(\PTR_WIDTH_min_last_N_reg_889[7]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[7]_i_4 
       (.I0(shl_ln_fu_302_p3[6]),
        .O(\PTR_WIDTH_min_last_N_reg_889[7]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[7]_i_5 
       (.I0(shl_ln_fu_302_p3[4]),
        .O(\PTR_WIDTH_min_last_N_reg_889[7]_i_5_n_3 ));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[10]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[7]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[11]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_889_reg[11]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_889_reg[7]_i_1_n_3 ),
        .CO({\PTR_WIDTH_min_last_N_reg_889_reg[11]_i_1_n_3 ,\PTR_WIDTH_min_last_N_reg_889_reg[11]_i_1_n_4 ,\PTR_WIDTH_min_last_N_reg_889_reg[11]_i_1_n_5 ,\PTR_WIDTH_min_last_N_reg_889_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_315_p2[11:8]),
        .S({\PTR_WIDTH_min_last_N_reg_889[11]_i_2_n_3 ,\PTR_WIDTH_min_last_N_reg_889[11]_i_3_n_3 ,\PTR_WIDTH_min_last_N_reg_889[11]_i_4_n_3 ,\PTR_WIDTH_min_last_N_reg_889[11]_i_5_n_3 }));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[12]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[9]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[13]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[10]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[14]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[11]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[15]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_889_reg[15]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_889_reg[11]_i_1_n_3 ),
        .CO({\PTR_WIDTH_min_last_N_reg_889_reg[15]_i_1_n_3 ,\PTR_WIDTH_min_last_N_reg_889_reg[15]_i_1_n_4 ,\PTR_WIDTH_min_last_N_reg_889_reg[15]_i_1_n_5 ,\PTR_WIDTH_min_last_N_reg_889_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_315_p2[15:12]),
        .S({\PTR_WIDTH_min_last_N_reg_889[15]_i_2_n_3 ,\PTR_WIDTH_min_last_N_reg_889[15]_i_3_n_3 ,\PTR_WIDTH_min_last_N_reg_889[15]_i_4_n_3 ,\PTR_WIDTH_min_last_N_reg_889[15]_i_5_n_3 }));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[16]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[13]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[17]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[14]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[18]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[15]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[19]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_889_reg[19]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_889_reg[15]_i_1_n_3 ),
        .CO({\PTR_WIDTH_min_last_N_reg_889_reg[19]_i_1_n_3 ,\PTR_WIDTH_min_last_N_reg_889_reg[19]_i_1_n_4 ,\PTR_WIDTH_min_last_N_reg_889_reg[19]_i_1_n_5 ,\PTR_WIDTH_min_last_N_reg_889_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_315_p2[19:16]),
        .S({\PTR_WIDTH_min_last_N_reg_889[19]_i_2_n_3 ,\PTR_WIDTH_min_last_N_reg_889[19]_i_3_n_3 ,\PTR_WIDTH_min_last_N_reg_889[19]_i_4_n_3 ,\PTR_WIDTH_min_last_N_reg_889[19]_i_5_n_3 }));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[20]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[17]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[21]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[18]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[22]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[19]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[23]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_889_reg[23]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_889_reg[19]_i_1_n_3 ),
        .CO({\PTR_WIDTH_min_last_N_reg_889_reg[23]_i_1_n_3 ,\PTR_WIDTH_min_last_N_reg_889_reg[23]_i_1_n_4 ,\PTR_WIDTH_min_last_N_reg_889_reg[23]_i_1_n_5 ,\PTR_WIDTH_min_last_N_reg_889_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_315_p2[23:20]),
        .S({\PTR_WIDTH_min_last_N_reg_889[23]_i_2_n_3 ,\PTR_WIDTH_min_last_N_reg_889[23]_i_3_n_3 ,\PTR_WIDTH_min_last_N_reg_889[23]_i_4_n_3 ,\PTR_WIDTH_min_last_N_reg_889[23]_i_5_n_3 }));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[24]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[21]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[25]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[22]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[26]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[23]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[27]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_889_reg[27]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_889_reg[23]_i_1_n_3 ),
        .CO({\PTR_WIDTH_min_last_N_reg_889_reg[27]_i_1_n_3 ,\PTR_WIDTH_min_last_N_reg_889_reg[27]_i_1_n_4 ,\PTR_WIDTH_min_last_N_reg_889_reg[27]_i_1_n_5 ,\PTR_WIDTH_min_last_N_reg_889_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_315_p2[27:24]),
        .S({\PTR_WIDTH_min_last_N_reg_889[27]_i_2_n_3 ,\PTR_WIDTH_min_last_N_reg_889[27]_i_3_n_3 ,\PTR_WIDTH_min_last_N_reg_889[27]_i_4_n_3 ,\PTR_WIDTH_min_last_N_reg_889[27]_i_5_n_3 }));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[28]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[25]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[29]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[26]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[30]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[27]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[31]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_889_reg[31]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_889_reg[27]_i_1_n_3 ),
        .CO({\NLW_PTR_WIDTH_min_last_N_reg_889_reg[31]_i_1_CO_UNCONNECTED [3],\PTR_WIDTH_min_last_N_reg_889_reg[31]_i_1_n_4 ,\PTR_WIDTH_min_last_N_reg_889_reg[31]_i_1_n_5 ,\PTR_WIDTH_min_last_N_reg_889_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_315_p2[31:28]),
        .S({\PTR_WIDTH_min_last_N_reg_889[31]_i_2_n_3 ,\PTR_WIDTH_min_last_N_reg_889[31]_i_3_n_3 ,\PTR_WIDTH_min_last_N_reg_889[31]_i_4_n_3 ,\PTR_WIDTH_min_last_N_reg_889[31]_i_5_n_3 }));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\PTR_WIDTH_min_last_N_reg_889[3]_i_1_n_3 ),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[0]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[4]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[1]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[5]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[2]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[6]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[3]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[7]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_889_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\PTR_WIDTH_min_last_N_reg_889_reg[7]_i_1_n_3 ,\PTR_WIDTH_min_last_N_reg_889_reg[7]_i_1_n_4 ,\PTR_WIDTH_min_last_N_reg_889_reg[7]_i_1_n_5 ,\PTR_WIDTH_min_last_N_reg_889_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\PTR_WIDTH_min_last_N_reg_889[7]_i_2_n_3 ,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_315_p2[7:4]),
        .S({\PTR_WIDTH_min_last_N_reg_889[7]_i_3_n_3 ,\PTR_WIDTH_min_last_N_reg_889[7]_i_4_n_3 ,shl_ln_fu_302_p3[5],\PTR_WIDTH_min_last_N_reg_889[7]_i_5_n_3 }));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[8]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[5]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[9]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_plus_last_N_reg_894[5]_i_2 
       (.I0(shl_ln_fu_302_p3[5]),
        .O(\PTR_WIDTH_plus_last_N_reg_894[5]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_plus_last_N_reg_894[5]_i_3 
       (.I0(shl_ln_fu_302_p3[3]),
        .O(\PTR_WIDTH_plus_last_N_reg_894[5]_i_3_n_3 ));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[10]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[7]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[11]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[8]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[12]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[9]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[13]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_894_reg[13]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_894_reg[9]_i_1_n_3 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_894_reg[13]_i_1_n_3 ,\PTR_WIDTH_plus_last_N_reg_894_reg[13]_i_1_n_4 ,\PTR_WIDTH_plus_last_N_reg_894_reg[13]_i_1_n_5 ,\PTR_WIDTH_plus_last_N_reg_894_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_321_p2[13:10]),
        .S(shl_ln_fu_302_p3[13:10]));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[14]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[11]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[15]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[12]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[16]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[13]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[17]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_894_reg[17]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_894_reg[13]_i_1_n_3 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_894_reg[17]_i_1_n_3 ,\PTR_WIDTH_plus_last_N_reg_894_reg[17]_i_1_n_4 ,\PTR_WIDTH_plus_last_N_reg_894_reg[17]_i_1_n_5 ,\PTR_WIDTH_plus_last_N_reg_894_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_321_p2[17:14]),
        .S(shl_ln_fu_302_p3[17:14]));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[18]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[15]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[19]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[16]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[20]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[17]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[21]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_894_reg[21]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_894_reg[17]_i_1_n_3 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_894_reg[21]_i_1_n_3 ,\PTR_WIDTH_plus_last_N_reg_894_reg[21]_i_1_n_4 ,\PTR_WIDTH_plus_last_N_reg_894_reg[21]_i_1_n_5 ,\PTR_WIDTH_plus_last_N_reg_894_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_321_p2[21:18]),
        .S(shl_ln_fu_302_p3[21:18]));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[22]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[19]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[23]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[20]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[24]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[21]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[25]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_894_reg[25]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_894_reg[21]_i_1_n_3 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_894_reg[25]_i_1_n_3 ,\PTR_WIDTH_plus_last_N_reg_894_reg[25]_i_1_n_4 ,\PTR_WIDTH_plus_last_N_reg_894_reg[25]_i_1_n_5 ,\PTR_WIDTH_plus_last_N_reg_894_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_321_p2[25:22]),
        .S(shl_ln_fu_302_p3[25:22]));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[26]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[23]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[27]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[24]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[28]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[25]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[29]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_894_reg[29]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_894_reg[25]_i_1_n_3 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_894_reg[29]_i_1_n_3 ,\PTR_WIDTH_plus_last_N_reg_894_reg[29]_i_1_n_4 ,\PTR_WIDTH_plus_last_N_reg_894_reg[29]_i_1_n_5 ,\PTR_WIDTH_plus_last_N_reg_894_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_321_p2[29:26]),
        .S(shl_ln_fu_302_p3[29:26]));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[30]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[27]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[31]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_894_reg[31]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_894_reg[29]_i_1_n_3 ),
        .CO({\NLW_PTR_WIDTH_plus_last_N_reg_894_reg[31]_i_1_CO_UNCONNECTED [3:1],\PTR_WIDTH_plus_last_N_reg_894_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_PTR_WIDTH_plus_last_N_reg_894_reg[31]_i_1_O_UNCONNECTED [3:2],PTR_WIDTH_plus_last_N_fu_321_p2[31:30]}),
        .S({1'b0,1'b0,shl_ln_fu_302_p3[31:30]}));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[3]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[0]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[4]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[1]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[5]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_n_3 ,\PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_n_4 ,\PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_n_5 ,\PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({shl_ln_fu_302_p3[5],1'b0,shl_ln_fu_302_p3[3],1'b0}),
        .O({PTR_WIDTH_plus_last_N_fu_321_p2[5:3],\NLW_PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\PTR_WIDTH_plus_last_N_reg_894[5]_i_2_n_3 ,shl_ln_fu_302_p3[4],\PTR_WIDTH_plus_last_N_reg_894[5]_i_3_n_3 ,1'b0}));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[6]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[3]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[7]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[4]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[8]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[5]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[9]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_894_reg[9]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_n_3 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_894_reg[9]_i_1_n_3 ,\PTR_WIDTH_plus_last_N_reg_894_reg[9]_i_1_n_4 ,\PTR_WIDTH_plus_last_N_reg_894_reg[9]_i_1_n_5 ,\PTR_WIDTH_plus_last_N_reg_894_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_321_p2[9:6]),
        .S(shl_ln_fu_302_p3[9:6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(in_mat_data_full_n),
        .I1(internal_empty_n_reg),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(icmp_ln251_reg_909_pp0_iter3_reg),
        .O(E));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln286_fu_489_p2_carry
       (.CI(1'b0),
        .CO({NLW_add_ln286_fu_489_p2_carry_CO_UNCONNECTED[3:2],add_ln286_fu_489_p2_carry_n_5,add_ln286_fu_489_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,K_size_fu_370_p3[4],add_ln286_fu_489_p2_carry_i_2_n_3}),
        .O({NLW_add_ln286_fu_489_p2_carry_O_UNCONNECTED[3],trunc_ln674_4_fu_501_p1,NLW_add_ln286_fu_489_p2_carry_O_UNCONNECTED[1:0]}),
        .S({1'b0,add_ln286_fu_489_p2_carry_i_3_n_3,add_ln286_fu_489_p2_carry_i_4_n_3,add_ln286_fu_489_p2_carry_i_5_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln286_fu_489_p2_carry_i_1
       (.I0(\last_N_size_reg_884_reg_n_3_[4] ),
        .I1(icmp_ln260_reg_913),
        .O(K_size_fu_370_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln286_fu_489_p2_carry_i_2
       (.I0(\valid_bits_fu_106_reg_n_3_[3] ),
        .O(add_ln286_fu_489_p2_carry_i_2_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln286_fu_489_p2_carry_i_3
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[5] ),
        .I2(\valid_bits_fu_106_reg_n_3_[5] ),
        .O(add_ln286_fu_489_p2_carry_i_3_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln286_fu_489_p2_carry_i_4
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[4] ),
        .I2(\valid_bits_fu_106_reg_n_3_[4] ),
        .O(add_ln286_fu_489_p2_carry_i_4_n_3));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln286_fu_489_p2_carry_i_5
       (.I0(\last_N_size_reg_884_reg_n_3_[3] ),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[3] ),
        .O(add_ln286_fu_489_p2_carry_i_5_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln289_fu_400_p2_carry
       (.CI(1'b0),
        .CO({add_ln289_fu_400_p2_carry_n_3,add_ln289_fu_400_p2_carry_n_4,add_ln289_fu_400_p2_carry_n_5,add_ln289_fu_400_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_382_p3[6:5],add_ln289_fu_400_p2_carry_i_3_n_3,add_ln289_fu_400_p2_carry_i_4_n_3}),
        .O({add_ln289_fu_400_p2_carry_n_7,add_ln289_fu_400_p2_carry_n_8,add_ln289_fu_400_p2_carry_n_9,NLW_add_ln289_fu_400_p2_carry_O_UNCONNECTED[0]}),
        .S({add_ln289_fu_400_p2_carry_i_5_n_3,add_ln289_fu_400_p2_carry_i_6_n_3,add_ln289_fu_400_p2_carry_i_7_n_3,add_ln289_fu_400_p2_carry_i_8_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln289_fu_400_p2_carry__0
       (.CI(add_ln289_fu_400_p2_carry_n_3),
        .CO({add_ln289_fu_400_p2_carry__0_n_3,add_ln289_fu_400_p2_carry__0_n_4,add_ln289_fu_400_p2_carry__0_n_5,add_ln289_fu_400_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_382_p3[10],add_ln289_fu_400_p2_carry__0_i_2_n_3,PTR_WIDTH_plus_Ksize_fu_382_p3[8],add_ln289_fu_400_p2_carry__0_i_4_n_3}),
        .O({add_ln289_fu_400_p2_carry__0_n_7,add_ln289_fu_400_p2_carry__0_n_8,add_ln289_fu_400_p2_carry__0_n_9,add_ln289_fu_400_p2_carry__0_n_10}),
        .S({add_ln289_fu_400_p2_carry__0_i_5_n_3,add_ln289_fu_400_p2_carry__0_i_6_n_3,add_ln289_fu_400_p2_carry__0_i_7_n_3,add_ln289_fu_400_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__0_i_1
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[7]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[10]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__0_i_2
       (.I0(\valid_bits_fu_106_reg_n_3_[9] ),
        .O(add_ln289_fu_400_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__0_i_3
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[5]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__0_i_4
       (.I0(\valid_bits_fu_106_reg_n_3_[7] ),
        .O(add_ln289_fu_400_p2_carry__0_i_4_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__0_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[7]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[10] ),
        .O(add_ln289_fu_400_p2_carry__0_i_5_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__0_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[6]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[9] ),
        .O(add_ln289_fu_400_p2_carry__0_i_6_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__0_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[5]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[8] ),
        .O(add_ln289_fu_400_p2_carry__0_i_7_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__0_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[4]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[7] ),
        .O(add_ln289_fu_400_p2_carry__0_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln289_fu_400_p2_carry__1
       (.CI(add_ln289_fu_400_p2_carry__0_n_3),
        .CO({add_ln289_fu_400_p2_carry__1_n_3,add_ln289_fu_400_p2_carry__1_n_4,add_ln289_fu_400_p2_carry__1_n_5,add_ln289_fu_400_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_382_p3[14],add_ln289_fu_400_p2_carry__1_i_2_n_3,PTR_WIDTH_plus_Ksize_fu_382_p3[12],add_ln289_fu_400_p2_carry__1_i_4_n_3}),
        .O({add_ln289_fu_400_p2_carry__1_n_7,add_ln289_fu_400_p2_carry__1_n_8,add_ln289_fu_400_p2_carry__1_n_9,add_ln289_fu_400_p2_carry__1_n_10}),
        .S({add_ln289_fu_400_p2_carry__1_i_5_n_3,add_ln289_fu_400_p2_carry__1_i_6_n_3,add_ln289_fu_400_p2_carry__1_i_7_n_3,add_ln289_fu_400_p2_carry__1_i_8_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__1_i_1
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[11]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[14]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__1_i_2
       (.I0(\valid_bits_fu_106_reg_n_3_[13] ),
        .O(add_ln289_fu_400_p2_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__1_i_3
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[9]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[12]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__1_i_4
       (.I0(\valid_bits_fu_106_reg_n_3_[11] ),
        .O(add_ln289_fu_400_p2_carry__1_i_4_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__1_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[11]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[14] ),
        .O(add_ln289_fu_400_p2_carry__1_i_5_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__1_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[10]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[13] ),
        .O(add_ln289_fu_400_p2_carry__1_i_6_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__1_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[9]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[12] ),
        .O(add_ln289_fu_400_p2_carry__1_i_7_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__1_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[8]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[11] ),
        .O(add_ln289_fu_400_p2_carry__1_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln289_fu_400_p2_carry__2
       (.CI(add_ln289_fu_400_p2_carry__1_n_3),
        .CO({add_ln289_fu_400_p2_carry__2_n_3,add_ln289_fu_400_p2_carry__2_n_4,add_ln289_fu_400_p2_carry__2_n_5,add_ln289_fu_400_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_382_p3[18],add_ln289_fu_400_p2_carry__2_i_2_n_3,PTR_WIDTH_plus_Ksize_fu_382_p3[16],add_ln289_fu_400_p2_carry__2_i_4_n_3}),
        .O({add_ln289_fu_400_p2_carry__2_n_7,add_ln289_fu_400_p2_carry__2_n_8,add_ln289_fu_400_p2_carry__2_n_9,add_ln289_fu_400_p2_carry__2_n_10}),
        .S({add_ln289_fu_400_p2_carry__2_i_5_n_3,add_ln289_fu_400_p2_carry__2_i_6_n_3,add_ln289_fu_400_p2_carry__2_i_7_n_3,add_ln289_fu_400_p2_carry__2_i_8_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__2_i_1
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[15]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[18]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__2_i_2
       (.I0(\valid_bits_fu_106_reg_n_3_[17] ),
        .O(add_ln289_fu_400_p2_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__2_i_3
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[13]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[16]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__2_i_4
       (.I0(\valid_bits_fu_106_reg_n_3_[15] ),
        .O(add_ln289_fu_400_p2_carry__2_i_4_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__2_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[15]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[18] ),
        .O(add_ln289_fu_400_p2_carry__2_i_5_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__2_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[14]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[17] ),
        .O(add_ln289_fu_400_p2_carry__2_i_6_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__2_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[13]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[16] ),
        .O(add_ln289_fu_400_p2_carry__2_i_7_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__2_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[12]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[15] ),
        .O(add_ln289_fu_400_p2_carry__2_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln289_fu_400_p2_carry__3
       (.CI(add_ln289_fu_400_p2_carry__2_n_3),
        .CO({add_ln289_fu_400_p2_carry__3_n_3,add_ln289_fu_400_p2_carry__3_n_4,add_ln289_fu_400_p2_carry__3_n_5,add_ln289_fu_400_p2_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_382_p3[22],add_ln289_fu_400_p2_carry__3_i_2_n_3,PTR_WIDTH_plus_Ksize_fu_382_p3[20],add_ln289_fu_400_p2_carry__3_i_4_n_3}),
        .O({add_ln289_fu_400_p2_carry__3_n_7,add_ln289_fu_400_p2_carry__3_n_8,add_ln289_fu_400_p2_carry__3_n_9,add_ln289_fu_400_p2_carry__3_n_10}),
        .S({add_ln289_fu_400_p2_carry__3_i_5_n_3,add_ln289_fu_400_p2_carry__3_i_6_n_3,add_ln289_fu_400_p2_carry__3_i_7_n_3,add_ln289_fu_400_p2_carry__3_i_8_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__3_i_1
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[19]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[22]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__3_i_2
       (.I0(\valid_bits_fu_106_reg_n_3_[21] ),
        .O(add_ln289_fu_400_p2_carry__3_i_2_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__3_i_3
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[17]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[20]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__3_i_4
       (.I0(\valid_bits_fu_106_reg_n_3_[19] ),
        .O(add_ln289_fu_400_p2_carry__3_i_4_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__3_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[19]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[22] ),
        .O(add_ln289_fu_400_p2_carry__3_i_5_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__3_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[18]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[21] ),
        .O(add_ln289_fu_400_p2_carry__3_i_6_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__3_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[17]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[20] ),
        .O(add_ln289_fu_400_p2_carry__3_i_7_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__3_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[16]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[19] ),
        .O(add_ln289_fu_400_p2_carry__3_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln289_fu_400_p2_carry__4
       (.CI(add_ln289_fu_400_p2_carry__3_n_3),
        .CO({add_ln289_fu_400_p2_carry__4_n_3,add_ln289_fu_400_p2_carry__4_n_4,add_ln289_fu_400_p2_carry__4_n_5,add_ln289_fu_400_p2_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_382_p3[26],add_ln289_fu_400_p2_carry__4_i_2_n_3,PTR_WIDTH_plus_Ksize_fu_382_p3[24],add_ln289_fu_400_p2_carry__4_i_4_n_3}),
        .O({add_ln289_fu_400_p2_carry__4_n_7,add_ln289_fu_400_p2_carry__4_n_8,add_ln289_fu_400_p2_carry__4_n_9,add_ln289_fu_400_p2_carry__4_n_10}),
        .S({add_ln289_fu_400_p2_carry__4_i_5_n_3,add_ln289_fu_400_p2_carry__4_i_6_n_3,add_ln289_fu_400_p2_carry__4_i_7_n_3,add_ln289_fu_400_p2_carry__4_i_8_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__4_i_1
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[23]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[26]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__4_i_2
       (.I0(\valid_bits_fu_106_reg_n_3_[25] ),
        .O(add_ln289_fu_400_p2_carry__4_i_2_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__4_i_3
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[21]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[24]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__4_i_4
       (.I0(\valid_bits_fu_106_reg_n_3_[23] ),
        .O(add_ln289_fu_400_p2_carry__4_i_4_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__4_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[23]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[26] ),
        .O(add_ln289_fu_400_p2_carry__4_i_5_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__4_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[22]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[25] ),
        .O(add_ln289_fu_400_p2_carry__4_i_6_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__4_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[21]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[24] ),
        .O(add_ln289_fu_400_p2_carry__4_i_7_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__4_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[20]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[23] ),
        .O(add_ln289_fu_400_p2_carry__4_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln289_fu_400_p2_carry__5
       (.CI(add_ln289_fu_400_p2_carry__4_n_3),
        .CO({add_ln289_fu_400_p2_carry__5_n_3,add_ln289_fu_400_p2_carry__5_n_4,add_ln289_fu_400_p2_carry__5_n_5,add_ln289_fu_400_p2_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_382_p3[30],add_ln289_fu_400_p2_carry__5_i_2_n_3,PTR_WIDTH_plus_Ksize_fu_382_p3[28],add_ln289_fu_400_p2_carry__5_i_4_n_3}),
        .O({add_ln289_fu_400_p2_carry__5_n_7,add_ln289_fu_400_p2_carry__5_n_8,add_ln289_fu_400_p2_carry__5_n_9,add_ln289_fu_400_p2_carry__5_n_10}),
        .S({add_ln289_fu_400_p2_carry__5_i_5_n_3,add_ln289_fu_400_p2_carry__5_i_6_n_3,add_ln289_fu_400_p2_carry__5_i_7_n_3,add_ln289_fu_400_p2_carry__5_i_8_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__5_i_1
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[27]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[30]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__5_i_2
       (.I0(\valid_bits_fu_106_reg_n_3_[29] ),
        .O(add_ln289_fu_400_p2_carry__5_i_2_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__5_i_3
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[25]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[28]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__5_i_4
       (.I0(\valid_bits_fu_106_reg_n_3_[27] ),
        .O(add_ln289_fu_400_p2_carry__5_i_4_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__5_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[27]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[30] ),
        .O(add_ln289_fu_400_p2_carry__5_i_5_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__5_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[26]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[29] ),
        .O(add_ln289_fu_400_p2_carry__5_i_6_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__5_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[25]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[28] ),
        .O(add_ln289_fu_400_p2_carry__5_i_7_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__5_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[24]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[27] ),
        .O(add_ln289_fu_400_p2_carry__5_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln289_fu_400_p2_carry__6
       (.CI(add_ln289_fu_400_p2_carry__5_n_3),
        .CO(NLW_add_ln289_fu_400_p2_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln289_fu_400_p2_carry__6_O_UNCONNECTED[3:1],add_ln289_fu_400_p2_carry__6_n_10}),
        .S({1'b0,1'b0,1'b0,add_ln289_fu_400_p2_carry__6_i_1_n_3}));
  LUT3 #(
    .INIT(8'h95)) 
    add_ln289_fu_400_p2_carry__6_i_1
       (.I0(\valid_bits_fu_106_reg_n_3_[31] ),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[28]),
        .I2(icmp_ln260_reg_913),
        .O(add_ln289_fu_400_p2_carry__6_i_1_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry_i_1
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[3]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[6]));
  LUT2 #(
    .INIT(4'hB)) 
    add_ln289_fu_400_p2_carry_i_2
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[2]),
        .I1(icmp_ln260_reg_913),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[5]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry_i_3
       (.I0(\valid_bits_fu_106_reg_n_3_[4] ),
        .O(add_ln289_fu_400_p2_carry_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry_i_4
       (.I0(\valid_bits_fu_106_reg_n_3_[3] ),
        .O(add_ln289_fu_400_p2_carry_i_4_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[3]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[6] ),
        .O(add_ln289_fu_400_p2_carry_i_5_n_3));
  LUT3 #(
    .INIT(8'hD2)) 
    add_ln289_fu_400_p2_carry_i_6
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[2]),
        .I2(\valid_bits_fu_106_reg_n_3_[5] ),
        .O(add_ln289_fu_400_p2_carry_i_6_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[1]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_3_[4] ),
        .O(add_ln289_fu_400_p2_carry_i_7_n_3));
  LUT3 #(
    .INIT(8'hD2)) 
    add_ln289_fu_400_p2_carry_i_8
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[0]),
        .I2(\valid_bits_fu_106_reg_n_3_[3] ),
        .O(add_ln289_fu_400_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(Q[1]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .I2(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .I1(\ap_CS_fsm_reg_n_3_[1] ),
        .I2(ap_CS_fsm_state3),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_CS_fsm_state4),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(shiftReg_ce),
        .I1(ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done_reg_0),
        .I2(Q[2]),
        .I3(ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ap_done_reg),
        .O(ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_state4),
        .I1(\ap_CS_fsm[5]_i_2_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[5]_i_2_n_3 ),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(icmp_ln251_fu_342_p2),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_enable_reg_pp0_iter4_reg_n_3),
        .I5(internal_empty_n_reg),
        .O(\ap_CS_fsm[5]_i_2_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[1] ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(\ap_CS_fsm_reg[5]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_done_reg_i_1__0
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(ap_done_reg),
        .I2(ap_rst_n),
        .I3(ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg),
        .O(ap_done_reg_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__0_n_3),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFBFB0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(internal_empty_n_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln251_fu_342_p2),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88A08800)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(internal_empty_n_reg),
        .I4(icmp_ln251_fu_342_p2),
        .O(ap_enable_reg_pp0_iter1_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(internal_empty_n_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(internal_empty_n_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(internal_empty_n_reg),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter4_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter4_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[0]_i_2_n_3 ),
        .I1(lshr_ln674_4_reg_1010[0]),
        .I2(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5_n_3 ),
        .I3(r_V_reg_171[0]),
        .I4(lshr_ln674_reg_1020[0]),
        .I5(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[0]_i_2 
       (.I0(sub_ln674_10_reg_1005[5]),
        .I1(icmp_ln251_reg_909_pp0_iter2_reg),
        .I2(icmp_ln276_reg_925_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_1 
       (.I0(lshr_ln674_reg_1020[1]),
        .I1(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_2_n_3 ),
        .I2(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5_n_3 ),
        .I3(r_V_reg_171[1]),
        .I4(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_2 
       (.I0(icmp_ln277_reg_950_pp0_iter2_reg),
        .I1(sub_ln674_6_reg_1015[5]),
        .I2(icmp_ln276_reg_925_pp0_iter2_reg),
        .I3(icmp_ln251_reg_909_pp0_iter2_reg),
        .I4(sub_ln414_reg_1025),
        .I5(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_4_n_3 ),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hAABA0000)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_2_n_3 ),
        .I1(sub_ln674_10_reg_1005[5]),
        .I2(icmp_ln251_reg_909_pp0_iter2_reg),
        .I3(icmp_ln276_reg_925_pp0_iter2_reg),
        .I4(lshr_ln674_4_reg_1010[1]),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_4 
       (.I0(icmp_ln414_reg_983_pp0_iter2_reg),
        .I1(trunc_ln414_4_reg_999_pp0_iter2_reg),
        .I2(trunc_ln414_reg_991_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_2_n_3 ),
        .I1(lshr_ln674_4_reg_1010[2]),
        .I2(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5_n_3 ),
        .I3(r_V_reg_171[2]),
        .I4(lshr_ln674_reg_1020[2]),
        .I5(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_2_n_3 ),
        .I1(lshr_ln674_4_reg_1010[3]),
        .I2(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5_n_3 ),
        .I3(r_V_reg_171[3]),
        .I4(lshr_ln674_reg_1020[3]),
        .I5(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_2_n_3 ),
        .I1(lshr_ln674_4_reg_1010[4]),
        .I2(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5_n_3 ),
        .I3(r_V_reg_171[4]),
        .I4(lshr_ln674_reg_1020[4]),
        .I5(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_2_n_3 ),
        .I1(lshr_ln674_4_reg_1010[5]),
        .I2(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5_n_3 ),
        .I3(r_V_reg_171[5]),
        .I4(lshr_ln674_reg_1020[5]),
        .I5(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_2_n_3 ),
        .I1(lshr_ln674_4_reg_1010[6]),
        .I2(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5_n_3 ),
        .I3(r_V_reg_171[6]),
        .I4(lshr_ln674_reg_1020[6]),
        .I5(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0004040404040404)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_2 
       (.I0(icmp_ln276_reg_925_pp0_iter2_reg),
        .I1(icmp_ln251_reg_909_pp0_iter2_reg),
        .I2(sub_ln674_10_reg_1005[5]),
        .I3(sub_ln674_10_reg_1005[1]),
        .I4(sub_ln674_10_reg_1005[3]),
        .I5(sub_ln674_10_reg_1005[4]),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(internal_empty_n_reg),
        .O(ap_phi_reg_pp0_iter4_out_V_4_reg_1840));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_2 
       (.I0(lshr_ln674_reg_1020[7]),
        .I1(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_3_n_3 ),
        .I2(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_4_n_3 ),
        .I3(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5_n_3 ),
        .I4(r_V_reg_171[7]),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_2_n_3 ),
        .I1(sub_ln674_6_reg_1015[1]),
        .I2(sub_ln674_6_reg_1015[3]),
        .I3(sub_ln674_6_reg_1015[4]),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h08888888)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_4 
       (.I0(lshr_ln674_4_reg_1010[7]),
        .I1(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[0]_i_2_n_3 ),
        .I2(sub_ln674_10_reg_1005[1]),
        .I3(sub_ln674_10_reg_1005[3]),
        .I4(sub_ln674_10_reg_1005[4]),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5 
       (.I0(sub_ln674_11_reg_1030),
        .I1(icmp_ln251_reg_909_pp0_iter2_reg),
        .I2(icmp_ln276_reg_925_pp0_iter2_reg),
        .I3(trunc_ln414_reg_991_pp0_iter2_reg),
        .I4(trunc_ln414_4_reg_999_pp0_iter2_reg),
        .I5(icmp_ln414_reg_983_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5_n_3 ));
  FDRE \ap_phi_reg_pp0_iter4_out_V_4_reg_184_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_out_V_4_reg_1840),
        .D(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[0]_i_1_n_3 ),
        .Q(in_mat_418_din[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_out_V_4_reg_184_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_out_V_4_reg_1840),
        .D(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_1_n_3 ),
        .Q(in_mat_418_din[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_out_V_4_reg_184_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_out_V_4_reg_1840),
        .D(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[2]_i_1_n_3 ),
        .Q(in_mat_418_din[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_out_V_4_reg_184_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_out_V_4_reg_1840),
        .D(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[3]_i_1_n_3 ),
        .Q(in_mat_418_din[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_out_V_4_reg_184_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_out_V_4_reg_1840),
        .D(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[4]_i_1_n_3 ),
        .Q(in_mat_418_din[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_out_V_4_reg_184_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_out_V_4_reg_1840),
        .D(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[5]_i_1_n_3 ),
        .Q(in_mat_418_din[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_out_V_4_reg_184_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_out_V_4_reg_1840),
        .D(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_1_n_3 ),
        .Q(in_mat_418_din[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_out_V_4_reg_184_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_out_V_4_reg_1840),
        .D(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_2_n_3 ),
        .Q(in_mat_418_din[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h0000FE00)) 
    ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done_i_1
       (.I0(ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_done_reg),
        .I3(ap_rst_n),
        .I4(ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg),
        .O(ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_done_reg));
  LUT6 #(
    .INIT(64'hFFFFDFFF20000000)) 
    \clk_cnt_reg_160[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(internal_empty_n_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln251_fu_342_p2),
        .I4(p_1_in),
        .I5(ap_CS_fsm_state4),
        .O(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry_n_10 ),
        .Q(clk_cnt_reg_160_reg[0]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__1_n_8 ),
        .Q(clk_cnt_reg_160_reg[10]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__1_n_7 ),
        .Q(clk_cnt_reg_160_reg[11]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[12] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__2_n_10 ),
        .Q(clk_cnt_reg_160_reg[12]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[13] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__2_n_9 ),
        .Q(clk_cnt_reg_160_reg[13]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[14] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__2_n_8 ),
        .Q(clk_cnt_reg_160_reg[14]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[15] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__2_n_7 ),
        .Q(clk_cnt_reg_160_reg[15]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[16] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__3_n_10 ),
        .Q(clk_cnt_reg_160_reg[16]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[17] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__3_n_9 ),
        .Q(clk_cnt_reg_160_reg[17]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[18] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__3_n_8 ),
        .Q(clk_cnt_reg_160_reg[18]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[19] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__3_n_7 ),
        .Q(clk_cnt_reg_160_reg[19]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry_n_9 ),
        .Q(clk_cnt_reg_160_reg[1]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[20] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__4_n_10 ),
        .Q(clk_cnt_reg_160_reg[20]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[21] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__4_n_9 ),
        .Q(clk_cnt_reg_160_reg[21]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[22] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__4_n_8 ),
        .Q(clk_cnt_reg_160_reg[22]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[23] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__4_n_7 ),
        .Q(clk_cnt_reg_160_reg[23]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[24] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__5_n_10 ),
        .Q(clk_cnt_reg_160_reg[24]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[25] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__5_n_9 ),
        .Q(clk_cnt_reg_160_reg[25]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[26] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__5_n_8 ),
        .Q(clk_cnt_reg_160_reg[26]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[27] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__5_n_7 ),
        .Q(clk_cnt_reg_160_reg[27]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[28] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__6_n_10 ),
        .Q(clk_cnt_reg_160_reg[28]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[29] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__6_n_9 ),
        .Q(clk_cnt_reg_160_reg[29]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry_n_8 ),
        .Q(clk_cnt_reg_160_reg[2]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[30] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__6_n_8 ),
        .Q(clk_cnt_reg_160_reg[30]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[31] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__6_n_7 ),
        .Q(clk_cnt_reg_160_reg[31]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry_n_7 ),
        .Q(clk_cnt_reg_160_reg[3]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__0_n_10 ),
        .Q(clk_cnt_reg_160_reg[4]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__0_n_9 ),
        .Q(clk_cnt_reg_160_reg[5]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__0_n_8 ),
        .Q(clk_cnt_reg_160_reg[6]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__0_n_7 ),
        .Q(clk_cnt_reg_160_reg[7]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__1_n_10 ),
        .Q(clk_cnt_reg_160_reg[8]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__1_n_9 ),
        .Q(clk_cnt_reg_160_reg[9]),
        .R(\clk_cnt_reg_160[0]_i_1_n_3 ));
  FDRE \cols_loc_read_reg_857_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[0]),
        .Q(cols_loc_read_reg_857[0]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[10]),
        .Q(cols_loc_read_reg_857[10]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[11]),
        .Q(cols_loc_read_reg_857[11]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[12]),
        .Q(cols_loc_read_reg_857[12]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[13]),
        .Q(cols_loc_read_reg_857[13]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[14]),
        .Q(cols_loc_read_reg_857[14]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[15]),
        .Q(cols_loc_read_reg_857[15]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[16]),
        .Q(cols_loc_read_reg_857[16]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[17]),
        .Q(cols_loc_read_reg_857[17]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[18]),
        .Q(cols_loc_read_reg_857[18]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[19]),
        .Q(cols_loc_read_reg_857[19]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[1]),
        .Q(cols_loc_read_reg_857[1]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[20]),
        .Q(cols_loc_read_reg_857[20]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[21]),
        .Q(cols_loc_read_reg_857[21]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[22]),
        .Q(cols_loc_read_reg_857[22]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[23]),
        .Q(cols_loc_read_reg_857[23]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[24]),
        .Q(cols_loc_read_reg_857[24]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[25]),
        .Q(cols_loc_read_reg_857[25]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[26]),
        .Q(cols_loc_read_reg_857[26]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[27]),
        .Q(cols_loc_read_reg_857[27]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[28]),
        .Q(cols_loc_read_reg_857[28]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[29]),
        .Q(cols_loc_read_reg_857[29]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[2]),
        .Q(cols_loc_read_reg_857[2]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[30]),
        .Q(cols_loc_read_reg_857[30]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[31]),
        .Q(cols_loc_read_reg_857[31]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[3]),
        .Q(cols_loc_read_reg_857[3]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[4]),
        .Q(cols_loc_read_reg_857[4]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[5]),
        .Q(cols_loc_read_reg_857[5]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[6]),
        .Q(cols_loc_read_reg_857[6]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[7]),
        .Q(cols_loc_read_reg_857[7]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[8]),
        .Q(cols_loc_read_reg_857[8]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[9]),
        .Q(cols_loc_read_reg_857[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \ddr_read_cnt_fu_110[0]_i_1 
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(icmp_ln280_fu_464_p2),
        .O(ddr_read_cnt_fu_1100));
  LUT1 #(
    .INIT(2'h1)) 
    \ddr_read_cnt_fu_110[0]_i_3 
       (.I0(ddr_read_cnt_fu_110_reg[0]),
        .O(\ddr_read_cnt_fu_110[0]_i_3_n_3 ));
  FDRE \ddr_read_cnt_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[0]_i_2_n_10 ),
        .Q(ddr_read_cnt_fu_110_reg[0]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ddr_read_cnt_fu_110_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\ddr_read_cnt_fu_110_reg[0]_i_2_n_3 ,\ddr_read_cnt_fu_110_reg[0]_i_2_n_4 ,\ddr_read_cnt_fu_110_reg[0]_i_2_n_5 ,\ddr_read_cnt_fu_110_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\ddr_read_cnt_fu_110_reg[0]_i_2_n_7 ,\ddr_read_cnt_fu_110_reg[0]_i_2_n_8 ,\ddr_read_cnt_fu_110_reg[0]_i_2_n_9 ,\ddr_read_cnt_fu_110_reg[0]_i_2_n_10 }),
        .S({ddr_read_cnt_fu_110_reg[3:1],\ddr_read_cnt_fu_110[0]_i_3_n_3 }));
  FDRE \ddr_read_cnt_fu_110_reg[10] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[8]_i_1_n_8 ),
        .Q(ddr_read_cnt_fu_110_reg[10]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[11] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[8]_i_1_n_7 ),
        .Q(ddr_read_cnt_fu_110_reg[11]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[12] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[12]_i_1_n_10 ),
        .Q(ddr_read_cnt_fu_110_reg[12]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ddr_read_cnt_fu_110_reg[12]_i_1 
       (.CI(\ddr_read_cnt_fu_110_reg[8]_i_1_n_3 ),
        .CO({\ddr_read_cnt_fu_110_reg[12]_i_1_n_3 ,\ddr_read_cnt_fu_110_reg[12]_i_1_n_4 ,\ddr_read_cnt_fu_110_reg[12]_i_1_n_5 ,\ddr_read_cnt_fu_110_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ddr_read_cnt_fu_110_reg[12]_i_1_n_7 ,\ddr_read_cnt_fu_110_reg[12]_i_1_n_8 ,\ddr_read_cnt_fu_110_reg[12]_i_1_n_9 ,\ddr_read_cnt_fu_110_reg[12]_i_1_n_10 }),
        .S(ddr_read_cnt_fu_110_reg[15:12]));
  FDRE \ddr_read_cnt_fu_110_reg[13] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[12]_i_1_n_9 ),
        .Q(ddr_read_cnt_fu_110_reg[13]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[14] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[12]_i_1_n_8 ),
        .Q(ddr_read_cnt_fu_110_reg[14]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[15] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[12]_i_1_n_7 ),
        .Q(ddr_read_cnt_fu_110_reg[15]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[16] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[16]_i_1_n_10 ),
        .Q(ddr_read_cnt_fu_110_reg[16]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ddr_read_cnt_fu_110_reg[16]_i_1 
       (.CI(\ddr_read_cnt_fu_110_reg[12]_i_1_n_3 ),
        .CO({\ddr_read_cnt_fu_110_reg[16]_i_1_n_3 ,\ddr_read_cnt_fu_110_reg[16]_i_1_n_4 ,\ddr_read_cnt_fu_110_reg[16]_i_1_n_5 ,\ddr_read_cnt_fu_110_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ddr_read_cnt_fu_110_reg[16]_i_1_n_7 ,\ddr_read_cnt_fu_110_reg[16]_i_1_n_8 ,\ddr_read_cnt_fu_110_reg[16]_i_1_n_9 ,\ddr_read_cnt_fu_110_reg[16]_i_1_n_10 }),
        .S(ddr_read_cnt_fu_110_reg[19:16]));
  FDRE \ddr_read_cnt_fu_110_reg[17] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[16]_i_1_n_9 ),
        .Q(ddr_read_cnt_fu_110_reg[17]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[18] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[16]_i_1_n_8 ),
        .Q(ddr_read_cnt_fu_110_reg[18]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[19] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[16]_i_1_n_7 ),
        .Q(ddr_read_cnt_fu_110_reg[19]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[0]_i_2_n_9 ),
        .Q(ddr_read_cnt_fu_110_reg[1]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[20] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[20]_i_1_n_10 ),
        .Q(ddr_read_cnt_fu_110_reg[20]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ddr_read_cnt_fu_110_reg[20]_i_1 
       (.CI(\ddr_read_cnt_fu_110_reg[16]_i_1_n_3 ),
        .CO({\ddr_read_cnt_fu_110_reg[20]_i_1_n_3 ,\ddr_read_cnt_fu_110_reg[20]_i_1_n_4 ,\ddr_read_cnt_fu_110_reg[20]_i_1_n_5 ,\ddr_read_cnt_fu_110_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ddr_read_cnt_fu_110_reg[20]_i_1_n_7 ,\ddr_read_cnt_fu_110_reg[20]_i_1_n_8 ,\ddr_read_cnt_fu_110_reg[20]_i_1_n_9 ,\ddr_read_cnt_fu_110_reg[20]_i_1_n_10 }),
        .S(ddr_read_cnt_fu_110_reg[23:20]));
  FDRE \ddr_read_cnt_fu_110_reg[21] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[20]_i_1_n_9 ),
        .Q(ddr_read_cnt_fu_110_reg[21]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[22] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[20]_i_1_n_8 ),
        .Q(ddr_read_cnt_fu_110_reg[22]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[23] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[20]_i_1_n_7 ),
        .Q(ddr_read_cnt_fu_110_reg[23]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[24] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[24]_i_1_n_10 ),
        .Q(ddr_read_cnt_fu_110_reg[24]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ddr_read_cnt_fu_110_reg[24]_i_1 
       (.CI(\ddr_read_cnt_fu_110_reg[20]_i_1_n_3 ),
        .CO({\ddr_read_cnt_fu_110_reg[24]_i_1_n_3 ,\ddr_read_cnt_fu_110_reg[24]_i_1_n_4 ,\ddr_read_cnt_fu_110_reg[24]_i_1_n_5 ,\ddr_read_cnt_fu_110_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ddr_read_cnt_fu_110_reg[24]_i_1_n_7 ,\ddr_read_cnt_fu_110_reg[24]_i_1_n_8 ,\ddr_read_cnt_fu_110_reg[24]_i_1_n_9 ,\ddr_read_cnt_fu_110_reg[24]_i_1_n_10 }),
        .S(ddr_read_cnt_fu_110_reg[27:24]));
  FDRE \ddr_read_cnt_fu_110_reg[25] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[24]_i_1_n_9 ),
        .Q(ddr_read_cnt_fu_110_reg[25]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[26] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[24]_i_1_n_8 ),
        .Q(ddr_read_cnt_fu_110_reg[26]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[27] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[24]_i_1_n_7 ),
        .Q(ddr_read_cnt_fu_110_reg[27]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[28] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[28]_i_1_n_10 ),
        .Q(ddr_read_cnt_fu_110_reg[28]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ddr_read_cnt_fu_110_reg[28]_i_1 
       (.CI(\ddr_read_cnt_fu_110_reg[24]_i_1_n_3 ),
        .CO({\NLW_ddr_read_cnt_fu_110_reg[28]_i_1_CO_UNCONNECTED [3],\ddr_read_cnt_fu_110_reg[28]_i_1_n_4 ,\ddr_read_cnt_fu_110_reg[28]_i_1_n_5 ,\ddr_read_cnt_fu_110_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ddr_read_cnt_fu_110_reg[28]_i_1_n_7 ,\ddr_read_cnt_fu_110_reg[28]_i_1_n_8 ,\ddr_read_cnt_fu_110_reg[28]_i_1_n_9 ,\ddr_read_cnt_fu_110_reg[28]_i_1_n_10 }),
        .S(ddr_read_cnt_fu_110_reg[31:28]));
  FDRE \ddr_read_cnt_fu_110_reg[29] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[28]_i_1_n_9 ),
        .Q(ddr_read_cnt_fu_110_reg[29]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[0]_i_2_n_8 ),
        .Q(ddr_read_cnt_fu_110_reg[2]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[30] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[28]_i_1_n_8 ),
        .Q(ddr_read_cnt_fu_110_reg[30]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[31] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[28]_i_1_n_7 ),
        .Q(ddr_read_cnt_fu_110_reg[31]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[0]_i_2_n_7 ),
        .Q(ddr_read_cnt_fu_110_reg[3]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[4]_i_1_n_10 ),
        .Q(ddr_read_cnt_fu_110_reg[4]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ddr_read_cnt_fu_110_reg[4]_i_1 
       (.CI(\ddr_read_cnt_fu_110_reg[0]_i_2_n_3 ),
        .CO({\ddr_read_cnt_fu_110_reg[4]_i_1_n_3 ,\ddr_read_cnt_fu_110_reg[4]_i_1_n_4 ,\ddr_read_cnt_fu_110_reg[4]_i_1_n_5 ,\ddr_read_cnt_fu_110_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ddr_read_cnt_fu_110_reg[4]_i_1_n_7 ,\ddr_read_cnt_fu_110_reg[4]_i_1_n_8 ,\ddr_read_cnt_fu_110_reg[4]_i_1_n_9 ,\ddr_read_cnt_fu_110_reg[4]_i_1_n_10 }),
        .S(ddr_read_cnt_fu_110_reg[7:4]));
  FDRE \ddr_read_cnt_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[4]_i_1_n_9 ),
        .Q(ddr_read_cnt_fu_110_reg[5]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[4]_i_1_n_8 ),
        .Q(ddr_read_cnt_fu_110_reg[6]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[4]_i_1_n_7 ),
        .Q(ddr_read_cnt_fu_110_reg[7]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[8] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[8]_i_1_n_10 ),
        .Q(ddr_read_cnt_fu_110_reg[8]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ddr_read_cnt_fu_110_reg[8]_i_1 
       (.CI(\ddr_read_cnt_fu_110_reg[4]_i_1_n_3 ),
        .CO({\ddr_read_cnt_fu_110_reg[8]_i_1_n_3 ,\ddr_read_cnt_fu_110_reg[8]_i_1_n_4 ,\ddr_read_cnt_fu_110_reg[8]_i_1_n_5 ,\ddr_read_cnt_fu_110_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ddr_read_cnt_fu_110_reg[8]_i_1_n_7 ,\ddr_read_cnt_fu_110_reg[8]_i_1_n_8 ,\ddr_read_cnt_fu_110_reg[8]_i_1_n_9 ,\ddr_read_cnt_fu_110_reg[8]_i_1_n_10 }),
        .S(ddr_read_cnt_fu_110_reg[11:8]));
  FDRE \ddr_read_cnt_fu_110_reg[9] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[8]_i_1_n_9 ),
        .Q(ddr_read_cnt_fu_110_reg[9]),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry
       (.CI(1'b0),
        .CO({ddr_read_cycles_fu_290_p30_carry_n_3,ddr_read_cycles_fu_290_p30_carry_n_4,ddr_read_cycles_fu_290_p30_carry_n_5,ddr_read_cycles_fu_290_p30_carry_n_6}),
        .CYINIT(ddr_read_cycles_fu_290_p30_carry_i_1_n_3),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln233_1_fu_270_p2[4:1]),
        .S({ddr_read_cycles_fu_290_p30_carry_i_2_n_3,ddr_read_cycles_fu_290_p30_carry_i_3_n_3,ddr_read_cycles_fu_290_p30_carry_i_4_n_3,ddr_read_cycles_fu_290_p30_carry_i_5_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__0
       (.CI(ddr_read_cycles_fu_290_p30_carry_n_3),
        .CO({ddr_read_cycles_fu_290_p30_carry__0_n_3,ddr_read_cycles_fu_290_p30_carry__0_n_4,ddr_read_cycles_fu_290_p30_carry__0_n_5,ddr_read_cycles_fu_290_p30_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln233_1_fu_270_p2[8:5]),
        .S({ddr_read_cycles_fu_290_p30_carry__0_i_1_n_3,ddr_read_cycles_fu_290_p30_carry__0_i_2_n_3,ddr_read_cycles_fu_290_p30_carry__0_i_3_n_3,ddr_read_cycles_fu_290_p30_carry__0_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__0_i_1
       (.I0(sub_ln233_fu_250_p2[13]),
        .O(ddr_read_cycles_fu_290_p30_carry__0_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__0_i_2
       (.I0(sub_ln233_fu_250_p2[12]),
        .O(ddr_read_cycles_fu_290_p30_carry__0_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__0_i_3
       (.I0(sub_ln233_fu_250_p2[11]),
        .O(ddr_read_cycles_fu_290_p30_carry__0_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__0_i_4
       (.I0(sub_ln233_fu_250_p2[10]),
        .O(ddr_read_cycles_fu_290_p30_carry__0_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__0_i_5
       (.CI(ddr_read_cycles_fu_290_p30_carry_i_6_n_3),
        .CO({ddr_read_cycles_fu_290_p30_carry__0_i_5_n_3,ddr_read_cycles_fu_290_p30_carry__0_i_5_n_4,ddr_read_cycles_fu_290_p30_carry__0_i_5_n_5,ddr_read_cycles_fu_290_p30_carry__0_i_5_n_6}),
        .CYINIT(1'b0),
        .DI({ddr_read_cycles_fu_290_p30_carry__0_i_6_n_3,ddr_read_cycles_fu_290_p30_carry__0_i_7_n_3,ddr_read_cycles_fu_290_p30_carry__0_i_8_n_3,ddr_read_cycles_fu_290_p30_carry__0_i_9_n_3}),
        .O(sub_ln233_fu_250_p2[13:10]),
        .S(in_size_bits_fu_231_p2[13:10]));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__0_i_6
       (.I0(in_size_bits_fu_231_p2[13]),
        .O(ddr_read_cycles_fu_290_p30_carry__0_i_6_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__0_i_7
       (.I0(in_size_bits_fu_231_p2[12]),
        .O(ddr_read_cycles_fu_290_p30_carry__0_i_7_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__0_i_8
       (.I0(in_size_bits_fu_231_p2[11]),
        .O(ddr_read_cycles_fu_290_p30_carry__0_i_8_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__0_i_9
       (.I0(in_size_bits_fu_231_p2[10]),
        .O(ddr_read_cycles_fu_290_p30_carry__0_i_9_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__1
       (.CI(ddr_read_cycles_fu_290_p30_carry__0_n_3),
        .CO({ddr_read_cycles_fu_290_p30_carry__1_n_3,ddr_read_cycles_fu_290_p30_carry__1_n_4,ddr_read_cycles_fu_290_p30_carry__1_n_5,ddr_read_cycles_fu_290_p30_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln233_1_fu_270_p2[12:9]),
        .S({ddr_read_cycles_fu_290_p30_carry__1_i_1_n_3,ddr_read_cycles_fu_290_p30_carry__1_i_2_n_3,ddr_read_cycles_fu_290_p30_carry__1_i_3_n_3,ddr_read_cycles_fu_290_p30_carry__1_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__1_i_1
       (.I0(sub_ln233_fu_250_p2[17]),
        .O(ddr_read_cycles_fu_290_p30_carry__1_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__1_i_2
       (.I0(sub_ln233_fu_250_p2[16]),
        .O(ddr_read_cycles_fu_290_p30_carry__1_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__1_i_3
       (.I0(sub_ln233_fu_250_p2[15]),
        .O(ddr_read_cycles_fu_290_p30_carry__1_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__1_i_4
       (.I0(sub_ln233_fu_250_p2[14]),
        .O(ddr_read_cycles_fu_290_p30_carry__1_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__1_i_5
       (.CI(ddr_read_cycles_fu_290_p30_carry__0_i_5_n_3),
        .CO({ddr_read_cycles_fu_290_p30_carry__1_i_5_n_3,ddr_read_cycles_fu_290_p30_carry__1_i_5_n_4,ddr_read_cycles_fu_290_p30_carry__1_i_5_n_5,ddr_read_cycles_fu_290_p30_carry__1_i_5_n_6}),
        .CYINIT(1'b0),
        .DI({ddr_read_cycles_fu_290_p30_carry__1_i_6_n_3,ddr_read_cycles_fu_290_p30_carry__1_i_7_n_3,ddr_read_cycles_fu_290_p30_carry__1_i_8_n_3,ddr_read_cycles_fu_290_p30_carry__1_i_9_n_3}),
        .O(sub_ln233_fu_250_p2[17:14]),
        .S(in_size_bits_fu_231_p2[17:14]));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__1_i_6
       (.I0(in_size_bits_fu_231_p2[17]),
        .O(ddr_read_cycles_fu_290_p30_carry__1_i_6_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__1_i_7
       (.I0(in_size_bits_fu_231_p2[16]),
        .O(ddr_read_cycles_fu_290_p30_carry__1_i_7_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__1_i_8
       (.I0(in_size_bits_fu_231_p2[15]),
        .O(ddr_read_cycles_fu_290_p30_carry__1_i_8_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__1_i_9
       (.I0(in_size_bits_fu_231_p2[14]),
        .O(ddr_read_cycles_fu_290_p30_carry__1_i_9_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__2
       (.CI(ddr_read_cycles_fu_290_p30_carry__1_n_3),
        .CO({ddr_read_cycles_fu_290_p30_carry__2_n_3,ddr_read_cycles_fu_290_p30_carry__2_n_4,ddr_read_cycles_fu_290_p30_carry__2_n_5,ddr_read_cycles_fu_290_p30_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln233_1_fu_270_p2[16:13]),
        .S({ddr_read_cycles_fu_290_p30_carry__2_i_1_n_3,ddr_read_cycles_fu_290_p30_carry__2_i_2_n_3,ddr_read_cycles_fu_290_p30_carry__2_i_3_n_3,ddr_read_cycles_fu_290_p30_carry__2_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__2_i_1
       (.I0(sub_ln233_fu_250_p2[21]),
        .O(ddr_read_cycles_fu_290_p30_carry__2_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__2_i_2
       (.I0(sub_ln233_fu_250_p2[20]),
        .O(ddr_read_cycles_fu_290_p30_carry__2_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__2_i_3
       (.I0(sub_ln233_fu_250_p2[19]),
        .O(ddr_read_cycles_fu_290_p30_carry__2_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__2_i_4
       (.I0(sub_ln233_fu_250_p2[18]),
        .O(ddr_read_cycles_fu_290_p30_carry__2_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__2_i_5
       (.CI(ddr_read_cycles_fu_290_p30_carry__1_i_5_n_3),
        .CO({ddr_read_cycles_fu_290_p30_carry__2_i_5_n_3,ddr_read_cycles_fu_290_p30_carry__2_i_5_n_4,ddr_read_cycles_fu_290_p30_carry__2_i_5_n_5,ddr_read_cycles_fu_290_p30_carry__2_i_5_n_6}),
        .CYINIT(1'b0),
        .DI({ddr_read_cycles_fu_290_p30_carry__2_i_6_n_3,ddr_read_cycles_fu_290_p30_carry__2_i_7_n_3,ddr_read_cycles_fu_290_p30_carry__2_i_8_n_3,ddr_read_cycles_fu_290_p30_carry__2_i_9_n_3}),
        .O(sub_ln233_fu_250_p2[21:18]),
        .S(in_size_bits_fu_231_p2[21:18]));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__2_i_6
       (.I0(in_size_bits_fu_231_p2[21]),
        .O(ddr_read_cycles_fu_290_p30_carry__2_i_6_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__2_i_7
       (.I0(in_size_bits_fu_231_p2[20]),
        .O(ddr_read_cycles_fu_290_p30_carry__2_i_7_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__2_i_8
       (.I0(in_size_bits_fu_231_p2[19]),
        .O(ddr_read_cycles_fu_290_p30_carry__2_i_8_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__2_i_9
       (.I0(in_size_bits_fu_231_p2[18]),
        .O(ddr_read_cycles_fu_290_p30_carry__2_i_9_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__3
       (.CI(ddr_read_cycles_fu_290_p30_carry__2_n_3),
        .CO({ddr_read_cycles_fu_290_p30_carry__3_n_3,ddr_read_cycles_fu_290_p30_carry__3_n_4,ddr_read_cycles_fu_290_p30_carry__3_n_5,ddr_read_cycles_fu_290_p30_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln233_1_fu_270_p2[20:17]),
        .S({ddr_read_cycles_fu_290_p30_carry__3_i_1_n_3,ddr_read_cycles_fu_290_p30_carry__3_i_2_n_3,ddr_read_cycles_fu_290_p30_carry__3_i_3_n_3,ddr_read_cycles_fu_290_p30_carry__3_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__3_i_1
       (.I0(sub_ln233_fu_250_p2[25]),
        .O(ddr_read_cycles_fu_290_p30_carry__3_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__3_i_2
       (.I0(sub_ln233_fu_250_p2[24]),
        .O(ddr_read_cycles_fu_290_p30_carry__3_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__3_i_3
       (.I0(sub_ln233_fu_250_p2[23]),
        .O(ddr_read_cycles_fu_290_p30_carry__3_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__3_i_4
       (.I0(sub_ln233_fu_250_p2[22]),
        .O(ddr_read_cycles_fu_290_p30_carry__3_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__3_i_5
       (.CI(ddr_read_cycles_fu_290_p30_carry__2_i_5_n_3),
        .CO({ddr_read_cycles_fu_290_p30_carry__3_i_5_n_3,ddr_read_cycles_fu_290_p30_carry__3_i_5_n_4,ddr_read_cycles_fu_290_p30_carry__3_i_5_n_5,ddr_read_cycles_fu_290_p30_carry__3_i_5_n_6}),
        .CYINIT(1'b0),
        .DI({ddr_read_cycles_fu_290_p30_carry__3_i_6_n_3,ddr_read_cycles_fu_290_p30_carry__3_i_7_n_3,ddr_read_cycles_fu_290_p30_carry__3_i_8_n_3,ddr_read_cycles_fu_290_p30_carry__3_i_9_n_3}),
        .O(sub_ln233_fu_250_p2[25:22]),
        .S(in_size_bits_fu_231_p2[25:22]));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__3_i_6
       (.I0(in_size_bits_fu_231_p2[25]),
        .O(ddr_read_cycles_fu_290_p30_carry__3_i_6_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__3_i_7
       (.I0(in_size_bits_fu_231_p2[24]),
        .O(ddr_read_cycles_fu_290_p30_carry__3_i_7_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__3_i_8
       (.I0(in_size_bits_fu_231_p2[23]),
        .O(ddr_read_cycles_fu_290_p30_carry__3_i_8_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__3_i_9
       (.I0(in_size_bits_fu_231_p2[22]),
        .O(ddr_read_cycles_fu_290_p30_carry__3_i_9_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__4
       (.CI(ddr_read_cycles_fu_290_p30_carry__3_n_3),
        .CO({ddr_read_cycles_fu_290_p30_carry__4_n_3,ddr_read_cycles_fu_290_p30_carry__4_n_4,ddr_read_cycles_fu_290_p30_carry__4_n_5,ddr_read_cycles_fu_290_p30_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln233_1_fu_270_p2[24:21]),
        .S({ddr_read_cycles_fu_290_p30_carry__4_i_1_n_3,ddr_read_cycles_fu_290_p30_carry__4_i_2_n_3,ddr_read_cycles_fu_290_p30_carry__4_i_3_n_3,ddr_read_cycles_fu_290_p30_carry__4_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__4_i_1
       (.I0(sub_ln233_fu_250_p2[29]),
        .O(ddr_read_cycles_fu_290_p30_carry__4_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__4_i_2
       (.I0(sub_ln233_fu_250_p2[28]),
        .O(ddr_read_cycles_fu_290_p30_carry__4_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__4_i_3
       (.I0(sub_ln233_fu_250_p2[27]),
        .O(ddr_read_cycles_fu_290_p30_carry__4_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__4_i_4
       (.I0(sub_ln233_fu_250_p2[26]),
        .O(ddr_read_cycles_fu_290_p30_carry__4_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__4_i_5
       (.CI(ddr_read_cycles_fu_290_p30_carry__3_i_5_n_3),
        .CO({ddr_read_cycles_fu_290_p30_carry__4_i_5_n_3,ddr_read_cycles_fu_290_p30_carry__4_i_5_n_4,ddr_read_cycles_fu_290_p30_carry__4_i_5_n_5,ddr_read_cycles_fu_290_p30_carry__4_i_5_n_6}),
        .CYINIT(1'b0),
        .DI({ddr_read_cycles_fu_290_p30_carry__4_i_6_n_3,ddr_read_cycles_fu_290_p30_carry__4_i_7_n_3,ddr_read_cycles_fu_290_p30_carry__4_i_8_n_3,ddr_read_cycles_fu_290_p30_carry__4_i_9_n_3}),
        .O(sub_ln233_fu_250_p2[29:26]),
        .S(in_size_bits_fu_231_p2[29:26]));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__4_i_6
       (.I0(in_size_bits_fu_231_p2[29]),
        .O(ddr_read_cycles_fu_290_p30_carry__4_i_6_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__4_i_7
       (.I0(in_size_bits_fu_231_p2[28]),
        .O(ddr_read_cycles_fu_290_p30_carry__4_i_7_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__4_i_8
       (.I0(in_size_bits_fu_231_p2[27]),
        .O(ddr_read_cycles_fu_290_p30_carry__4_i_8_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__4_i_9
       (.I0(in_size_bits_fu_231_p2[26]),
        .O(ddr_read_cycles_fu_290_p30_carry__4_i_9_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__5
       (.CI(ddr_read_cycles_fu_290_p30_carry__4_n_3),
        .CO({NLW_ddr_read_cycles_fu_290_p30_carry__5_CO_UNCONNECTED[3],ddr_read_cycles_fu_290_p30_carry__5_n_4,NLW_ddr_read_cycles_fu_290_p30_carry__5_CO_UNCONNECTED[1],ddr_read_cycles_fu_290_p30_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ddr_read_cycles_fu_290_p30_carry__5_O_UNCONNECTED[3:2],sub_ln233_1_fu_270_p2[26:25]}),
        .S({1'b0,1'b1,ddr_read_cycles_fu_290_p30_carry__5_i_1_n_3,ddr_read_cycles_fu_290_p30_carry__5_i_2_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__5_i_1
       (.I0(sub_ln233_fu_250_p2[31]),
        .O(ddr_read_cycles_fu_290_p30_carry__5_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__5_i_2
       (.I0(sub_ln233_fu_250_p2[30]),
        .O(ddr_read_cycles_fu_290_p30_carry__5_i_2_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__5_i_3
       (.CI(ddr_read_cycles_fu_290_p30_carry__4_i_5_n_3),
        .CO({NLW_ddr_read_cycles_fu_290_p30_carry__5_i_3_CO_UNCONNECTED[3:1],ddr_read_cycles_fu_290_p30_carry__5_i_3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ddr_read_cycles_fu_290_p30_carry__5_i_4_n_3}),
        .O({NLW_ddr_read_cycles_fu_290_p30_carry__5_i_3_O_UNCONNECTED[3:2],sub_ln233_fu_250_p2[31:30]}),
        .S({1'b0,1'b0,in_size_bits_fu_231_p2[31:30]}));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__5_i_4
       (.I0(in_size_bits_fu_231_p2[30]),
        .O(ddr_read_cycles_fu_290_p30_carry__5_i_4_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry_i_1
       (.I0(sub_ln233_fu_250_p2[5]),
        .O(ddr_read_cycles_fu_290_p30_carry_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry_i_10
       (.I0(in_size_bits_fu_231_p2[6]),
        .O(ddr_read_cycles_fu_290_p30_carry_i_10_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry_i_2
       (.I0(sub_ln233_fu_250_p2[9]),
        .O(ddr_read_cycles_fu_290_p30_carry_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry_i_3
       (.I0(sub_ln233_fu_250_p2[8]),
        .O(ddr_read_cycles_fu_290_p30_carry_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry_i_4
       (.I0(sub_ln233_fu_250_p2[7]),
        .O(ddr_read_cycles_fu_290_p30_carry_i_4_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry_i_5
       (.I0(sub_ln233_fu_250_p2[6]),
        .O(ddr_read_cycles_fu_290_p30_carry_i_5_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry_i_6
       (.CI(\sext_ln233_reg_879_reg[0]_i_2_n_3 ),
        .CO({ddr_read_cycles_fu_290_p30_carry_i_6_n_3,ddr_read_cycles_fu_290_p30_carry_i_6_n_4,ddr_read_cycles_fu_290_p30_carry_i_6_n_5,ddr_read_cycles_fu_290_p30_carry_i_6_n_6}),
        .CYINIT(1'b0),
        .DI({ddr_read_cycles_fu_290_p30_carry_i_7_n_3,ddr_read_cycles_fu_290_p30_carry_i_8_n_3,ddr_read_cycles_fu_290_p30_carry_i_9_n_3,ddr_read_cycles_fu_290_p30_carry_i_10_n_3}),
        .O(sub_ln233_fu_250_p2[9:6]),
        .S(in_size_bits_fu_231_p2[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry_i_7
       (.I0(in_size_bits_fu_231_p2[9]),
        .O(ddr_read_cycles_fu_290_p30_carry_i_7_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry_i_8
       (.I0(in_size_bits_fu_231_p2[8]),
        .O(ddr_read_cycles_fu_290_p30_carry_i_8_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry_i_9
       (.I0(in_size_bits_fu_231_p2[7]),
        .O(ddr_read_cycles_fu_290_p30_carry_i_9_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry 
       (.CI(1'b0),
        .CO({\i_/i_/i__carry_n_3 ,\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i__carry_n_7 ,\i_/i_/i__carry_n_8 ,\i_/i_/i__carry_n_9 ,\i_/i_/i__carry_n_10 }),
        .S({clk_cnt_reg_160_reg[3:1],i__carry_i_1__0_n_3}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__0 
       (.CI(\i_/i_/i__carry_n_3 ),
        .CO({\i_/i_/i__carry__0_n_3 ,\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__0_n_7 ,\i_/i_/i__carry__0_n_8 ,\i_/i_/i__carry__0_n_9 ,\i_/i_/i__carry__0_n_10 }),
        .S(clk_cnt_reg_160_reg[7:4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__1 
       (.CI(\i_/i_/i__carry__0_n_3 ),
        .CO({\i_/i_/i__carry__1_n_3 ,\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__1_n_7 ,\i_/i_/i__carry__1_n_8 ,\i_/i_/i__carry__1_n_9 ,\i_/i_/i__carry__1_n_10 }),
        .S(clk_cnt_reg_160_reg[11:8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__2 
       (.CI(\i_/i_/i__carry__1_n_3 ),
        .CO({\i_/i_/i__carry__2_n_3 ,\i_/i_/i__carry__2_n_4 ,\i_/i_/i__carry__2_n_5 ,\i_/i_/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__2_n_7 ,\i_/i_/i__carry__2_n_8 ,\i_/i_/i__carry__2_n_9 ,\i_/i_/i__carry__2_n_10 }),
        .S(clk_cnt_reg_160_reg[15:12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__3 
       (.CI(\i_/i_/i__carry__2_n_3 ),
        .CO({\i_/i_/i__carry__3_n_3 ,\i_/i_/i__carry__3_n_4 ,\i_/i_/i__carry__3_n_5 ,\i_/i_/i__carry__3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__3_n_7 ,\i_/i_/i__carry__3_n_8 ,\i_/i_/i__carry__3_n_9 ,\i_/i_/i__carry__3_n_10 }),
        .S(clk_cnt_reg_160_reg[19:16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__4 
       (.CI(\i_/i_/i__carry__3_n_3 ),
        .CO({\i_/i_/i__carry__4_n_3 ,\i_/i_/i__carry__4_n_4 ,\i_/i_/i__carry__4_n_5 ,\i_/i_/i__carry__4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__4_n_7 ,\i_/i_/i__carry__4_n_8 ,\i_/i_/i__carry__4_n_9 ,\i_/i_/i__carry__4_n_10 }),
        .S(clk_cnt_reg_160_reg[23:20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__5 
       (.CI(\i_/i_/i__carry__4_n_3 ),
        .CO({\i_/i_/i__carry__5_n_3 ,\i_/i_/i__carry__5_n_4 ,\i_/i_/i__carry__5_n_5 ,\i_/i_/i__carry__5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__5_n_7 ,\i_/i_/i__carry__5_n_8 ,\i_/i_/i__carry__5_n_9 ,\i_/i_/i__carry__5_n_10 }),
        .S(clk_cnt_reg_160_reg[27:24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__6 
       (.CI(\i_/i_/i__carry__5_n_3 ),
        .CO({\NLW_i_/i_/i__carry__6_CO_UNCONNECTED [3],\i_/i_/i__carry__6_n_4 ,\i_/i_/i__carry__6_n_5 ,\i_/i_/i__carry__6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__6_n_7 ,\i_/i_/i__carry__6_n_8 ,\i_/i_/i__carry__6_n_9 ,\i_/i_/i__carry__6_n_10 }),
        .S(clk_cnt_reg_160_reg[31:28]));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__0_i_1__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[7]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[10] ),
        .I5(\valid_bits_fu_106_reg_n_3_[10] ),
        .O(i__carry__0_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__0_i_2__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[6]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[9] ),
        .I5(\valid_bits_fu_106_reg_n_3_[9] ),
        .O(i__carry__0_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__0_i_3__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[5]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[8] ),
        .I5(\valid_bits_fu_106_reg_n_3_[8] ),
        .O(i__carry__0_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__0_i_4__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[4]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[7] ),
        .I5(\valid_bits_fu_106_reg_n_3_[7] ),
        .O(i__carry__0_i_4__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__1_i_1__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[11]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[14] ),
        .I5(\valid_bits_fu_106_reg_n_3_[14] ),
        .O(i__carry__1_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__1_i_2__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[10]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[13] ),
        .I5(\valid_bits_fu_106_reg_n_3_[13] ),
        .O(i__carry__1_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__1_i_3__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[9]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[12] ),
        .I5(\valid_bits_fu_106_reg_n_3_[12] ),
        .O(i__carry__1_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__1_i_4__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[8]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[11] ),
        .I5(\valid_bits_fu_106_reg_n_3_[11] ),
        .O(i__carry__1_i_4__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__2_i_1__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[15]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[18] ),
        .I5(\valid_bits_fu_106_reg_n_3_[18] ),
        .O(i__carry__2_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__2_i_2__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[14]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[17] ),
        .I5(\valid_bits_fu_106_reg_n_3_[17] ),
        .O(i__carry__2_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__2_i_3__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[13]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[16] ),
        .I5(\valid_bits_fu_106_reg_n_3_[16] ),
        .O(i__carry__2_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__2_i_4__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[12]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[15] ),
        .I5(\valid_bits_fu_106_reg_n_3_[15] ),
        .O(i__carry__2_i_4__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__3_i_1__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[19]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[22] ),
        .I5(\valid_bits_fu_106_reg_n_3_[22] ),
        .O(i__carry__3_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__3_i_2__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[18]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[21] ),
        .I5(\valid_bits_fu_106_reg_n_3_[21] ),
        .O(i__carry__3_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__3_i_3__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[17]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[20] ),
        .I5(\valid_bits_fu_106_reg_n_3_[20] ),
        .O(i__carry__3_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__3_i_4__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[16]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[19] ),
        .I5(\valid_bits_fu_106_reg_n_3_[19] ),
        .O(i__carry__3_i_4__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__4_i_1__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[23]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[26] ),
        .I5(\valid_bits_fu_106_reg_n_3_[26] ),
        .O(i__carry__4_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__4_i_2__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[22]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[25] ),
        .I5(\valid_bits_fu_106_reg_n_3_[25] ),
        .O(i__carry__4_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__4_i_3__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[21]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[24] ),
        .I5(\valid_bits_fu_106_reg_n_3_[24] ),
        .O(i__carry__4_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__4_i_4__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[20]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[23] ),
        .I5(\valid_bits_fu_106_reg_n_3_[23] ),
        .O(i__carry__4_i_4__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__5_i_1__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[27]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[30] ),
        .I5(\valid_bits_fu_106_reg_n_3_[30] ),
        .O(i__carry__5_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__5_i_2__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[26]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[29] ),
        .I5(\valid_bits_fu_106_reg_n_3_[29] ),
        .O(i__carry__5_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__5_i_3__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[25]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[28] ),
        .I5(\valid_bits_fu_106_reg_n_3_[28] ),
        .O(i__carry__5_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__5_i_4__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[24]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[27] ),
        .I5(\valid_bits_fu_106_reg_n_3_[27] ),
        .O(i__carry__5_i_4__0_n_3));
  LUT6 #(
    .INIT(64'h78F087870F878787)) 
    i__carry__6_i_1__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(\valid_bits_fu_106_reg_n_3_[31] ),
        .I3(PTR_WIDTH_min_last_N_reg_889_reg[28]),
        .I4(icmp_ln260_reg_913),
        .I5(\last_N_size_reg_884_reg_n_3_[31] ),
        .O(i__carry__6_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_1
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .O(i__carry_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__0
       (.I0(clk_cnt_reg_160_reg[0]),
        .O(i__carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry_i_2__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[3]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[6] ),
        .I5(\valid_bits_fu_106_reg_n_3_[6] ),
        .O(i__carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry_i_3__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[2]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_3_[5] ),
        .I5(\valid_bits_fu_106_reg_n_3_[5] ),
        .O(i__carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h70F000808F0FFF7F)) 
    i__carry_i_4__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(icmp_ln260_reg_913),
        .I3(PTR_WIDTH_min_last_N_reg_889_reg[1]),
        .I4(\last_N_size_reg_884_reg_n_3_[4] ),
        .I5(\valid_bits_fu_106_reg_n_3_[4] ),
        .O(i__carry_i_4__0_n_3));
  LUT6 #(
    .INIT(64'h77F707878808F878)) 
    i__carry_i_5__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_3 ),
        .I2(icmp_ln260_reg_913),
        .I3(PTR_WIDTH_min_last_N_reg_889_reg[0]),
        .I4(\last_N_size_reg_884_reg_n_3_[3] ),
        .I5(\valid_bits_fu_106_reg_n_3_[3] ),
        .O(i__carry_i_5__0_n_3));
  LUT5 #(
    .INIT(32'hDFFF0000)) 
    \i_reg_149[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(internal_empty_n_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln251_fu_342_p2),
        .I4(ap_CS_fsm_state4),
        .O(i_reg_149));
  LUT4 #(
    .INIT(16'h2000)) 
    \i_reg_149[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(internal_empty_n_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln251_fu_342_p2),
        .O(clk_cnt_reg_1600));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_149[0]_i_4 
       (.I0(i_reg_149_reg[0]),
        .O(\i_reg_149[0]_i_4_n_3 ));
  FDRE \i_reg_149_reg[0] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[0]_i_3_n_10 ),
        .Q(i_reg_149_reg[0]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_reg_149_reg[0]_i_3_n_3 ,\i_reg_149_reg[0]_i_3_n_4 ,\i_reg_149_reg[0]_i_3_n_5 ,\i_reg_149_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_149_reg[0]_i_3_n_7 ,\i_reg_149_reg[0]_i_3_n_8 ,\i_reg_149_reg[0]_i_3_n_9 ,\i_reg_149_reg[0]_i_3_n_10 }),
        .S({i_reg_149_reg[3:1],\i_reg_149[0]_i_4_n_3 }));
  FDRE \i_reg_149_reg[10] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[8]_i_1_n_8 ),
        .Q(i_reg_149_reg[10]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[11] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[8]_i_1_n_7 ),
        .Q(i_reg_149_reg[11]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[12] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[12]_i_1_n_10 ),
        .Q(i_reg_149_reg[12]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[12]_i_1 
       (.CI(\i_reg_149_reg[8]_i_1_n_3 ),
        .CO({\i_reg_149_reg[12]_i_1_n_3 ,\i_reg_149_reg[12]_i_1_n_4 ,\i_reg_149_reg[12]_i_1_n_5 ,\i_reg_149_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_149_reg[12]_i_1_n_7 ,\i_reg_149_reg[12]_i_1_n_8 ,\i_reg_149_reg[12]_i_1_n_9 ,\i_reg_149_reg[12]_i_1_n_10 }),
        .S(i_reg_149_reg[15:12]));
  FDRE \i_reg_149_reg[13] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[12]_i_1_n_9 ),
        .Q(i_reg_149_reg[13]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[14] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[12]_i_1_n_8 ),
        .Q(i_reg_149_reg[14]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[15] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[12]_i_1_n_7 ),
        .Q(i_reg_149_reg[15]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[16] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[16]_i_1_n_10 ),
        .Q(i_reg_149_reg[16]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[16]_i_1 
       (.CI(\i_reg_149_reg[12]_i_1_n_3 ),
        .CO({\i_reg_149_reg[16]_i_1_n_3 ,\i_reg_149_reg[16]_i_1_n_4 ,\i_reg_149_reg[16]_i_1_n_5 ,\i_reg_149_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_149_reg[16]_i_1_n_7 ,\i_reg_149_reg[16]_i_1_n_8 ,\i_reg_149_reg[16]_i_1_n_9 ,\i_reg_149_reg[16]_i_1_n_10 }),
        .S(i_reg_149_reg[19:16]));
  FDRE \i_reg_149_reg[17] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[16]_i_1_n_9 ),
        .Q(i_reg_149_reg[17]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[18] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[16]_i_1_n_8 ),
        .Q(i_reg_149_reg[18]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[19] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[16]_i_1_n_7 ),
        .Q(i_reg_149_reg[19]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[1] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[0]_i_3_n_9 ),
        .Q(i_reg_149_reg[1]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[20] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[20]_i_1_n_10 ),
        .Q(i_reg_149_reg[20]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[20]_i_1 
       (.CI(\i_reg_149_reg[16]_i_1_n_3 ),
        .CO({\i_reg_149_reg[20]_i_1_n_3 ,\i_reg_149_reg[20]_i_1_n_4 ,\i_reg_149_reg[20]_i_1_n_5 ,\i_reg_149_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_149_reg[20]_i_1_n_7 ,\i_reg_149_reg[20]_i_1_n_8 ,\i_reg_149_reg[20]_i_1_n_9 ,\i_reg_149_reg[20]_i_1_n_10 }),
        .S(i_reg_149_reg[23:20]));
  FDRE \i_reg_149_reg[21] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[20]_i_1_n_9 ),
        .Q(i_reg_149_reg[21]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[22] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[20]_i_1_n_8 ),
        .Q(i_reg_149_reg[22]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[23] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[20]_i_1_n_7 ),
        .Q(i_reg_149_reg[23]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[24] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[24]_i_1_n_10 ),
        .Q(i_reg_149_reg[24]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[24]_i_1 
       (.CI(\i_reg_149_reg[20]_i_1_n_3 ),
        .CO({\i_reg_149_reg[24]_i_1_n_3 ,\i_reg_149_reg[24]_i_1_n_4 ,\i_reg_149_reg[24]_i_1_n_5 ,\i_reg_149_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_149_reg[24]_i_1_n_7 ,\i_reg_149_reg[24]_i_1_n_8 ,\i_reg_149_reg[24]_i_1_n_9 ,\i_reg_149_reg[24]_i_1_n_10 }),
        .S(i_reg_149_reg[27:24]));
  FDRE \i_reg_149_reg[25] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[24]_i_1_n_9 ),
        .Q(i_reg_149_reg[25]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[26] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[24]_i_1_n_8 ),
        .Q(i_reg_149_reg[26]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[27] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[24]_i_1_n_7 ),
        .Q(i_reg_149_reg[27]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[28] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[28]_i_1_n_10 ),
        .Q(i_reg_149_reg[28]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[28]_i_1 
       (.CI(\i_reg_149_reg[24]_i_1_n_3 ),
        .CO({\NLW_i_reg_149_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_reg_149_reg[28]_i_1_n_5 ,\i_reg_149_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_149_reg[28]_i_1_O_UNCONNECTED [3],\i_reg_149_reg[28]_i_1_n_8 ,\i_reg_149_reg[28]_i_1_n_9 ,\i_reg_149_reg[28]_i_1_n_10 }),
        .S({1'b0,i_reg_149_reg[30:28]}));
  FDRE \i_reg_149_reg[29] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[28]_i_1_n_9 ),
        .Q(i_reg_149_reg[29]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[2] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[0]_i_3_n_8 ),
        .Q(i_reg_149_reg[2]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[30] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[28]_i_1_n_8 ),
        .Q(i_reg_149_reg[30]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[3] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[0]_i_3_n_7 ),
        .Q(i_reg_149_reg[3]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[4] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[4]_i_1_n_10 ),
        .Q(i_reg_149_reg[4]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[4]_i_1 
       (.CI(\i_reg_149_reg[0]_i_3_n_3 ),
        .CO({\i_reg_149_reg[4]_i_1_n_3 ,\i_reg_149_reg[4]_i_1_n_4 ,\i_reg_149_reg[4]_i_1_n_5 ,\i_reg_149_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_149_reg[4]_i_1_n_7 ,\i_reg_149_reg[4]_i_1_n_8 ,\i_reg_149_reg[4]_i_1_n_9 ,\i_reg_149_reg[4]_i_1_n_10 }),
        .S(i_reg_149_reg[7:4]));
  FDRE \i_reg_149_reg[5] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[4]_i_1_n_9 ),
        .Q(i_reg_149_reg[5]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[6] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[4]_i_1_n_8 ),
        .Q(i_reg_149_reg[6]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[7] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[4]_i_1_n_7 ),
        .Q(i_reg_149_reg[7]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[8] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[8]_i_1_n_10 ),
        .Q(i_reg_149_reg[8]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[8]_i_1 
       (.CI(\i_reg_149_reg[4]_i_1_n_3 ),
        .CO({\i_reg_149_reg[8]_i_1_n_3 ,\i_reg_149_reg[8]_i_1_n_4 ,\i_reg_149_reg[8]_i_1_n_5 ,\i_reg_149_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_149_reg[8]_i_1_n_7 ,\i_reg_149_reg[8]_i_1_n_8 ,\i_reg_149_reg[8]_i_1_n_9 ,\i_reg_149_reg[8]_i_1_n_10 }),
        .S(i_reg_149_reg[11:8]));
  FDRE \i_reg_149_reg[9] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[8]_i_1_n_9 ),
        .Q(i_reg_149_reg[9]),
        .R(i_reg_149));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln251_fu_342_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln251_fu_342_p2_carry_n_3,icmp_ln251_fu_342_p2_carry_n_4,icmp_ln251_fu_342_p2_carry_n_5,icmp_ln251_fu_342_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln251_fu_342_p2_carry_i_1_n_3,icmp_ln251_fu_342_p2_carry_i_2_n_3,icmp_ln251_fu_342_p2_carry_i_3_n_3,icmp_ln251_fu_342_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln251_fu_342_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln251_fu_342_p2_carry_i_5_n_3,icmp_ln251_fu_342_p2_carry_i_6_n_3,icmp_ln251_fu_342_p2_carry_i_7_n_3,icmp_ln251_fu_342_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln251_fu_342_p2_carry__0
       (.CI(icmp_ln251_fu_342_p2_carry_n_3),
        .CO({icmp_ln251_fu_342_p2_carry__0_n_3,icmp_ln251_fu_342_p2_carry__0_n_4,icmp_ln251_fu_342_p2_carry__0_n_5,icmp_ln251_fu_342_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln251_fu_342_p2_carry__0_i_1_n_3,icmp_ln251_fu_342_p2_carry__0_i_2_n_3,icmp_ln251_fu_342_p2_carry__0_i_3_n_3,icmp_ln251_fu_342_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln251_fu_342_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln251_fu_342_p2_carry__0_i_5_n_3,icmp_ln251_fu_342_p2_carry__0_i_6_n_3,icmp_ln251_fu_342_p2_carry__0_i_7_n_3,icmp_ln251_fu_342_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__0_i_1
       (.I0(in_size_bits_fu_231_p2[18]),
        .I1(i_reg_149_reg[15]),
        .I2(in_size_bits_fu_231_p2[17]),
        .I3(i_reg_149_reg[14]),
        .O(icmp_ln251_fu_342_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__0_i_2
       (.I0(in_size_bits_fu_231_p2[16]),
        .I1(i_reg_149_reg[13]),
        .I2(in_size_bits_fu_231_p2[15]),
        .I3(i_reg_149_reg[12]),
        .O(icmp_ln251_fu_342_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__0_i_3
       (.I0(in_size_bits_fu_231_p2[14]),
        .I1(i_reg_149_reg[11]),
        .I2(in_size_bits_fu_231_p2[13]),
        .I3(i_reg_149_reg[10]),
        .O(icmp_ln251_fu_342_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__0_i_4
       (.I0(in_size_bits_fu_231_p2[12]),
        .I1(i_reg_149_reg[9]),
        .I2(in_size_bits_fu_231_p2[11]),
        .I3(i_reg_149_reg[8]),
        .O(icmp_ln251_fu_342_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__0_i_5
       (.I0(i_reg_149_reg[15]),
        .I1(in_size_bits_fu_231_p2[18]),
        .I2(i_reg_149_reg[14]),
        .I3(in_size_bits_fu_231_p2[17]),
        .O(icmp_ln251_fu_342_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__0_i_6
       (.I0(i_reg_149_reg[13]),
        .I1(in_size_bits_fu_231_p2[16]),
        .I2(i_reg_149_reg[12]),
        .I3(in_size_bits_fu_231_p2[15]),
        .O(icmp_ln251_fu_342_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__0_i_7
       (.I0(i_reg_149_reg[11]),
        .I1(in_size_bits_fu_231_p2[14]),
        .I2(i_reg_149_reg[10]),
        .I3(in_size_bits_fu_231_p2[13]),
        .O(icmp_ln251_fu_342_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__0_i_8
       (.I0(i_reg_149_reg[9]),
        .I1(in_size_bits_fu_231_p2[12]),
        .I2(i_reg_149_reg[8]),
        .I3(in_size_bits_fu_231_p2[11]),
        .O(icmp_ln251_fu_342_p2_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln251_fu_342_p2_carry__1
       (.CI(icmp_ln251_fu_342_p2_carry__0_n_3),
        .CO({icmp_ln251_fu_342_p2_carry__1_n_3,icmp_ln251_fu_342_p2_carry__1_n_4,icmp_ln251_fu_342_p2_carry__1_n_5,icmp_ln251_fu_342_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln251_fu_342_p2_carry__1_i_1_n_3,icmp_ln251_fu_342_p2_carry__1_i_2_n_3,icmp_ln251_fu_342_p2_carry__1_i_3_n_3,icmp_ln251_fu_342_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln251_fu_342_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln251_fu_342_p2_carry__1_i_5_n_3,icmp_ln251_fu_342_p2_carry__1_i_6_n_3,icmp_ln251_fu_342_p2_carry__1_i_7_n_3,icmp_ln251_fu_342_p2_carry__1_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__1_i_1
       (.I0(in_size_bits_fu_231_p2[26]),
        .I1(i_reg_149_reg[23]),
        .I2(in_size_bits_fu_231_p2[25]),
        .I3(i_reg_149_reg[22]),
        .O(icmp_ln251_fu_342_p2_carry__1_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__1_i_2
       (.I0(in_size_bits_fu_231_p2[24]),
        .I1(i_reg_149_reg[21]),
        .I2(in_size_bits_fu_231_p2[23]),
        .I3(i_reg_149_reg[20]),
        .O(icmp_ln251_fu_342_p2_carry__1_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__1_i_3
       (.I0(in_size_bits_fu_231_p2[22]),
        .I1(i_reg_149_reg[19]),
        .I2(in_size_bits_fu_231_p2[21]),
        .I3(i_reg_149_reg[18]),
        .O(icmp_ln251_fu_342_p2_carry__1_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__1_i_4
       (.I0(in_size_bits_fu_231_p2[20]),
        .I1(i_reg_149_reg[17]),
        .I2(in_size_bits_fu_231_p2[19]),
        .I3(i_reg_149_reg[16]),
        .O(icmp_ln251_fu_342_p2_carry__1_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__1_i_5
       (.I0(i_reg_149_reg[23]),
        .I1(in_size_bits_fu_231_p2[26]),
        .I2(i_reg_149_reg[22]),
        .I3(in_size_bits_fu_231_p2[25]),
        .O(icmp_ln251_fu_342_p2_carry__1_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__1_i_6
       (.I0(i_reg_149_reg[21]),
        .I1(in_size_bits_fu_231_p2[24]),
        .I2(i_reg_149_reg[20]),
        .I3(in_size_bits_fu_231_p2[23]),
        .O(icmp_ln251_fu_342_p2_carry__1_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__1_i_7
       (.I0(i_reg_149_reg[19]),
        .I1(in_size_bits_fu_231_p2[22]),
        .I2(i_reg_149_reg[18]),
        .I3(in_size_bits_fu_231_p2[21]),
        .O(icmp_ln251_fu_342_p2_carry__1_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__1_i_8
       (.I0(i_reg_149_reg[17]),
        .I1(in_size_bits_fu_231_p2[20]),
        .I2(i_reg_149_reg[16]),
        .I3(in_size_bits_fu_231_p2[19]),
        .O(icmp_ln251_fu_342_p2_carry__1_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln251_fu_342_p2_carry__2
       (.CI(icmp_ln251_fu_342_p2_carry__1_n_3),
        .CO({icmp_ln251_fu_342_p2,icmp_ln251_fu_342_p2_carry__2_n_4,icmp_ln251_fu_342_p2_carry__2_n_5,icmp_ln251_fu_342_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln251_fu_342_p2_carry__2_i_1_n_3,icmp_ln251_fu_342_p2_carry__2_i_2_n_3,icmp_ln251_fu_342_p2_carry__2_i_3_n_3,icmp_ln251_fu_342_p2_carry__2_i_4_n_3}),
        .O(NLW_icmp_ln251_fu_342_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln251_fu_342_p2_carry__2_i_5_n_3,icmp_ln251_fu_342_p2_carry__2_i_6_n_3,icmp_ln251_fu_342_p2_carry__2_i_7_n_3,icmp_ln251_fu_342_p2_carry__2_i_8_n_3}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln251_fu_342_p2_carry__2_i_1
       (.I0(\loop_count_reg_873_reg_n_3_[31] ),
        .I1(\loop_count_reg_873_reg_n_3_[30] ),
        .I2(i_reg_149_reg[30]),
        .O(icmp_ln251_fu_342_p2_carry__2_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__2_i_2
       (.I0(\loop_count_reg_873_reg_n_3_[29] ),
        .I1(i_reg_149_reg[29]),
        .I2(in_size_bits_fu_231_p2[31]),
        .I3(i_reg_149_reg[28]),
        .O(icmp_ln251_fu_342_p2_carry__2_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__2_i_3
       (.I0(in_size_bits_fu_231_p2[30]),
        .I1(i_reg_149_reg[27]),
        .I2(in_size_bits_fu_231_p2[29]),
        .I3(i_reg_149_reg[26]),
        .O(icmp_ln251_fu_342_p2_carry__2_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__2_i_4
       (.I0(in_size_bits_fu_231_p2[28]),
        .I1(i_reg_149_reg[25]),
        .I2(in_size_bits_fu_231_p2[27]),
        .I3(i_reg_149_reg[24]),
        .O(icmp_ln251_fu_342_p2_carry__2_i_4_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln251_fu_342_p2_carry__2_i_5
       (.I0(\loop_count_reg_873_reg_n_3_[31] ),
        .I1(i_reg_149_reg[30]),
        .I2(\loop_count_reg_873_reg_n_3_[30] ),
        .O(icmp_ln251_fu_342_p2_carry__2_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__2_i_6
       (.I0(i_reg_149_reg[29]),
        .I1(\loop_count_reg_873_reg_n_3_[29] ),
        .I2(i_reg_149_reg[28]),
        .I3(in_size_bits_fu_231_p2[31]),
        .O(icmp_ln251_fu_342_p2_carry__2_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__2_i_7
       (.I0(i_reg_149_reg[27]),
        .I1(in_size_bits_fu_231_p2[30]),
        .I2(i_reg_149_reg[26]),
        .I3(in_size_bits_fu_231_p2[29]),
        .O(icmp_ln251_fu_342_p2_carry__2_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__2_i_8
       (.I0(i_reg_149_reg[25]),
        .I1(in_size_bits_fu_231_p2[28]),
        .I2(i_reg_149_reg[24]),
        .I3(in_size_bits_fu_231_p2[27]),
        .O(icmp_ln251_fu_342_p2_carry__2_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry_i_1
       (.I0(in_size_bits_fu_231_p2[10]),
        .I1(i_reg_149_reg[7]),
        .I2(in_size_bits_fu_231_p2[9]),
        .I3(i_reg_149_reg[6]),
        .O(icmp_ln251_fu_342_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry_i_2
       (.I0(in_size_bits_fu_231_p2[8]),
        .I1(i_reg_149_reg[5]),
        .I2(in_size_bits_fu_231_p2[7]),
        .I3(i_reg_149_reg[4]),
        .O(icmp_ln251_fu_342_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry_i_3
       (.I0(in_size_bits_fu_231_p2[6]),
        .I1(i_reg_149_reg[3]),
        .I2(in_size_bits_fu_231_p2[5]),
        .I3(i_reg_149_reg[2]),
        .O(icmp_ln251_fu_342_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry_i_4
       (.I0(in_size_bits_fu_231_p2[4]),
        .I1(i_reg_149_reg[1]),
        .I2(in_size_bits_fu_231_p2[3]),
        .I3(i_reg_149_reg[0]),
        .O(icmp_ln251_fu_342_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry_i_5
       (.I0(i_reg_149_reg[7]),
        .I1(in_size_bits_fu_231_p2[10]),
        .I2(i_reg_149_reg[6]),
        .I3(in_size_bits_fu_231_p2[9]),
        .O(icmp_ln251_fu_342_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry_i_6
       (.I0(i_reg_149_reg[5]),
        .I1(in_size_bits_fu_231_p2[8]),
        .I2(i_reg_149_reg[4]),
        .I3(in_size_bits_fu_231_p2[7]),
        .O(icmp_ln251_fu_342_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry_i_7
       (.I0(i_reg_149_reg[3]),
        .I1(in_size_bits_fu_231_p2[6]),
        .I2(i_reg_149_reg[2]),
        .I3(in_size_bits_fu_231_p2[5]),
        .O(icmp_ln251_fu_342_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry_i_8
       (.I0(i_reg_149_reg[1]),
        .I1(in_size_bits_fu_231_p2[4]),
        .I2(i_reg_149_reg[0]),
        .I3(in_size_bits_fu_231_p2[3]),
        .O(icmp_ln251_fu_342_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln251_reg_909[0]_i_1 
       (.I0(icmp_ln251_fu_342_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(internal_empty_n_reg),
        .I3(icmp_ln251_reg_909),
        .O(\icmp_ln251_reg_909[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln251_reg_909_pp0_iter1_reg[0]_i_1 
       (.I0(icmp_ln251_reg_909),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(internal_empty_n_reg),
        .I3(icmp_ln251_reg_909_pp0_iter1_reg),
        .O(\icmp_ln251_reg_909_pp0_iter1_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln251_reg_909_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln251_reg_909_pp0_iter1_reg[0]_i_1_n_3 ),
        .Q(icmp_ln251_reg_909_pp0_iter1_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln251_reg_909_pp0_iter2_reg[0]_i_1 
       (.I0(internal_empty_n_reg),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln251_reg_909_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln251_reg_909_pp0_iter1_reg),
        .Q(icmp_ln251_reg_909_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln251_reg_909_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln251_reg_909_pp0_iter2_reg),
        .Q(icmp_ln251_reg_909_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln251_reg_909_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln251_reg_909[0]_i_1_n_3 ),
        .Q(icmp_ln251_reg_909),
        .R(1'b0));
  CARRY4 icmp_ln260_fu_347_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln260_fu_347_p2_carry_n_3,icmp_ln260_fu_347_p2_carry_n_4,icmp_ln260_fu_347_p2_carry_n_5,icmp_ln260_fu_347_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln260_fu_347_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln260_fu_347_p2_carry_i_1_n_3,icmp_ln260_fu_347_p2_carry_i_2_n_3,icmp_ln260_fu_347_p2_carry_i_3_n_3,icmp_ln260_fu_347_p2_carry_i_4_n_3}));
  CARRY4 icmp_ln260_fu_347_p2_carry__0
       (.CI(icmp_ln260_fu_347_p2_carry_n_3),
        .CO({icmp_ln260_fu_347_p2_carry__0_n_3,icmp_ln260_fu_347_p2_carry__0_n_4,icmp_ln260_fu_347_p2_carry__0_n_5,icmp_ln260_fu_347_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln260_fu_347_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln260_fu_347_p2_carry__0_i_1_n_3,icmp_ln260_fu_347_p2_carry__0_i_2_n_3,icmp_ln260_fu_347_p2_carry__0_i_3_n_3,icmp_ln260_fu_347_p2_carry__0_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_347_p2_carry__0_i_1
       (.I0(clk_cnt_reg_160_reg[21]),
        .I1(sub13_i_i_reg_899[21]),
        .I2(clk_cnt_reg_160_reg[22]),
        .I3(sub13_i_i_reg_899[22]),
        .I4(sub13_i_i_reg_899[23]),
        .I5(clk_cnt_reg_160_reg[23]),
        .O(icmp_ln260_fu_347_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_347_p2_carry__0_i_2
       (.I0(clk_cnt_reg_160_reg[18]),
        .I1(sub13_i_i_reg_899[18]),
        .I2(clk_cnt_reg_160_reg[19]),
        .I3(sub13_i_i_reg_899[19]),
        .I4(sub13_i_i_reg_899[20]),
        .I5(clk_cnt_reg_160_reg[20]),
        .O(icmp_ln260_fu_347_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_347_p2_carry__0_i_3
       (.I0(clk_cnt_reg_160_reg[15]),
        .I1(sub13_i_i_reg_899[15]),
        .I2(clk_cnt_reg_160_reg[16]),
        .I3(sub13_i_i_reg_899[16]),
        .I4(sub13_i_i_reg_899[17]),
        .I5(clk_cnt_reg_160_reg[17]),
        .O(icmp_ln260_fu_347_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_347_p2_carry__0_i_4
       (.I0(clk_cnt_reg_160_reg[13]),
        .I1(sub13_i_i_reg_899[13]),
        .I2(clk_cnt_reg_160_reg[12]),
        .I3(sub13_i_i_reg_899[12]),
        .I4(sub13_i_i_reg_899[14]),
        .I5(clk_cnt_reg_160_reg[14]),
        .O(icmp_ln260_fu_347_p2_carry__0_i_4_n_3));
  CARRY4 icmp_ln260_fu_347_p2_carry__1
       (.CI(icmp_ln260_fu_347_p2_carry__0_n_3),
        .CO({NLW_icmp_ln260_fu_347_p2_carry__1_CO_UNCONNECTED[3],p_1_in,icmp_ln260_fu_347_p2_carry__1_n_5,icmp_ln260_fu_347_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln260_fu_347_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln260_fu_347_p2_carry__1_i_1_n_3,icmp_ln260_fu_347_p2_carry__1_i_2_n_3,icmp_ln260_fu_347_p2_carry__1_i_3_n_3}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln260_fu_347_p2_carry__1_i_1
       (.I0(sub13_i_i_reg_899[31]),
        .I1(clk_cnt_reg_160_reg[31]),
        .I2(sub13_i_i_reg_899[30]),
        .I3(clk_cnt_reg_160_reg[30]),
        .O(icmp_ln260_fu_347_p2_carry__1_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_347_p2_carry__1_i_2
       (.I0(clk_cnt_reg_160_reg[28]),
        .I1(sub13_i_i_reg_899[28]),
        .I2(clk_cnt_reg_160_reg[27]),
        .I3(sub13_i_i_reg_899[27]),
        .I4(sub13_i_i_reg_899[29]),
        .I5(clk_cnt_reg_160_reg[29]),
        .O(icmp_ln260_fu_347_p2_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_347_p2_carry__1_i_3
       (.I0(clk_cnt_reg_160_reg[24]),
        .I1(sub13_i_i_reg_899[24]),
        .I2(clk_cnt_reg_160_reg[25]),
        .I3(sub13_i_i_reg_899[25]),
        .I4(sub13_i_i_reg_899[26]),
        .I5(clk_cnt_reg_160_reg[26]),
        .O(icmp_ln260_fu_347_p2_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_347_p2_carry_i_1
       (.I0(clk_cnt_reg_160_reg[10]),
        .I1(sub13_i_i_reg_899[10]),
        .I2(clk_cnt_reg_160_reg[9]),
        .I3(sub13_i_i_reg_899[9]),
        .I4(sub13_i_i_reg_899[11]),
        .I5(clk_cnt_reg_160_reg[11]),
        .O(icmp_ln260_fu_347_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_347_p2_carry_i_2
       (.I0(clk_cnt_reg_160_reg[6]),
        .I1(sub13_i_i_reg_899[6]),
        .I2(clk_cnt_reg_160_reg[7]),
        .I3(sub13_i_i_reg_899[7]),
        .I4(sub13_i_i_reg_899[8]),
        .I5(clk_cnt_reg_160_reg[8]),
        .O(icmp_ln260_fu_347_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_347_p2_carry_i_3
       (.I0(clk_cnt_reg_160_reg[3]),
        .I1(sub13_i_i_reg_899[3]),
        .I2(clk_cnt_reg_160_reg[4]),
        .I3(sub13_i_i_reg_899[4]),
        .I4(sub13_i_i_reg_899[5]),
        .I5(clk_cnt_reg_160_reg[5]),
        .O(icmp_ln260_fu_347_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_347_p2_carry_i_4
       (.I0(clk_cnt_reg_160_reg[0]),
        .I1(sub13_i_i_reg_899[0]),
        .I2(clk_cnt_reg_160_reg[1]),
        .I3(sub13_i_i_reg_899[1]),
        .I4(sub13_i_i_reg_899[2]),
        .I5(clk_cnt_reg_160_reg[2]),
        .O(icmp_ln260_fu_347_p2_carry_i_4_n_3));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln260_reg_913[0]_i_1 
       (.I0(p_1_in),
        .I1(icmp_ln251_fu_342_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(internal_empty_n_reg),
        .I4(icmp_ln260_reg_913),
        .O(\icmp_ln260_reg_913[0]_i_1_n_3 ));
  FDRE \icmp_ln260_reg_913_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln260_reg_913[0]_i_1_n_3 ),
        .Q(icmp_ln260_reg_913),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln276_fu_388_p2__0_carry
       (.CI(1'b0),
        .CO({icmp_ln276_fu_388_p2__0_carry_n_3,icmp_ln276_fu_388_p2__0_carry_n_4,icmp_ln276_fu_388_p2__0_carry_n_5,icmp_ln276_fu_388_p2__0_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln276_fu_388_p2__0_carry_i_1_n_3,icmp_ln276_fu_388_p2__0_carry_i_2_n_3,icmp_ln276_fu_388_p2__0_carry_i_3_n_3,icmp_ln276_fu_388_p2__0_carry_i_4_n_3}),
        .O(NLW_icmp_ln276_fu_388_p2__0_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln276_fu_388_p2__0_carry_i_5_n_3,icmp_ln276_fu_388_p2__0_carry_i_6_n_3,icmp_ln276_fu_388_p2__0_carry_i_7_n_3,icmp_ln276_fu_388_p2__0_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln276_fu_388_p2__0_carry__0
       (.CI(icmp_ln276_fu_388_p2__0_carry_n_3),
        .CO({icmp_ln276_fu_388_p2__0_carry__0_n_3,icmp_ln276_fu_388_p2__0_carry__0_n_4,icmp_ln276_fu_388_p2__0_carry__0_n_5,icmp_ln276_fu_388_p2__0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln276_fu_388_p2__0_carry__0_i_1_n_3,icmp_ln276_fu_388_p2__0_carry__0_i_2_n_3,icmp_ln276_fu_388_p2__0_carry__0_i_3_n_3,icmp_ln276_fu_388_p2__0_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln276_fu_388_p2__0_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln276_fu_388_p2__0_carry__0_i_5_n_3,icmp_ln276_fu_388_p2__0_carry__0_i_6_n_3,icmp_ln276_fu_388_p2__0_carry__0_i_7_n_3,icmp_ln276_fu_388_p2__0_carry__0_i_8_n_3}));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry__0_i_1
       (.I0(\valid_bits_fu_106_reg_n_3_[17] ),
        .I1(\last_N_size_reg_884_reg_n_3_[17] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[16] ),
        .I4(\valid_bits_fu_106_reg_n_3_[16] ),
        .O(icmp_ln276_fu_388_p2__0_carry__0_i_1_n_3));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry__0_i_2
       (.I0(\valid_bits_fu_106_reg_n_3_[15] ),
        .I1(\last_N_size_reg_884_reg_n_3_[15] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[14] ),
        .I4(\valid_bits_fu_106_reg_n_3_[14] ),
        .O(icmp_ln276_fu_388_p2__0_carry__0_i_2_n_3));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry__0_i_3
       (.I0(\valid_bits_fu_106_reg_n_3_[13] ),
        .I1(\last_N_size_reg_884_reg_n_3_[13] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[12] ),
        .I4(\valid_bits_fu_106_reg_n_3_[12] ),
        .O(icmp_ln276_fu_388_p2__0_carry__0_i_3_n_3));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry__0_i_4
       (.I0(\valid_bits_fu_106_reg_n_3_[11] ),
        .I1(\last_N_size_reg_884_reg_n_3_[11] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[10] ),
        .I4(\valid_bits_fu_106_reg_n_3_[10] ),
        .O(icmp_ln276_fu_388_p2__0_carry__0_i_4_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__0_i_5
       (.I0(\last_N_size_reg_884_reg_n_3_[17] ),
        .I1(\valid_bits_fu_106_reg_n_3_[17] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[16] ),
        .I4(\valid_bits_fu_106_reg_n_3_[16] ),
        .O(icmp_ln276_fu_388_p2__0_carry__0_i_5_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__0_i_6
       (.I0(\last_N_size_reg_884_reg_n_3_[15] ),
        .I1(\valid_bits_fu_106_reg_n_3_[15] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[14] ),
        .I4(\valid_bits_fu_106_reg_n_3_[14] ),
        .O(icmp_ln276_fu_388_p2__0_carry__0_i_6_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__0_i_7
       (.I0(\last_N_size_reg_884_reg_n_3_[13] ),
        .I1(\valid_bits_fu_106_reg_n_3_[13] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[12] ),
        .I4(\valid_bits_fu_106_reg_n_3_[12] ),
        .O(icmp_ln276_fu_388_p2__0_carry__0_i_7_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__0_i_8
       (.I0(\last_N_size_reg_884_reg_n_3_[11] ),
        .I1(\valid_bits_fu_106_reg_n_3_[11] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[10] ),
        .I4(\valid_bits_fu_106_reg_n_3_[10] ),
        .O(icmp_ln276_fu_388_p2__0_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln276_fu_388_p2__0_carry__1
       (.CI(icmp_ln276_fu_388_p2__0_carry__0_n_3),
        .CO({icmp_ln276_fu_388_p2__0_carry__1_n_3,icmp_ln276_fu_388_p2__0_carry__1_n_4,icmp_ln276_fu_388_p2__0_carry__1_n_5,icmp_ln276_fu_388_p2__0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln276_fu_388_p2__0_carry__1_i_1_n_3,icmp_ln276_fu_388_p2__0_carry__1_i_2_n_3,icmp_ln276_fu_388_p2__0_carry__1_i_3_n_3,icmp_ln276_fu_388_p2__0_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln276_fu_388_p2__0_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln276_fu_388_p2__0_carry__1_i_5_n_3,icmp_ln276_fu_388_p2__0_carry__1_i_6_n_3,icmp_ln276_fu_388_p2__0_carry__1_i_7_n_3,icmp_ln276_fu_388_p2__0_carry__1_i_8_n_3}));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry__1_i_1
       (.I0(\valid_bits_fu_106_reg_n_3_[25] ),
        .I1(\last_N_size_reg_884_reg_n_3_[25] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[24] ),
        .I4(\valid_bits_fu_106_reg_n_3_[24] ),
        .O(icmp_ln276_fu_388_p2__0_carry__1_i_1_n_3));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry__1_i_2
       (.I0(\valid_bits_fu_106_reg_n_3_[23] ),
        .I1(\last_N_size_reg_884_reg_n_3_[23] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[22] ),
        .I4(\valid_bits_fu_106_reg_n_3_[22] ),
        .O(icmp_ln276_fu_388_p2__0_carry__1_i_2_n_3));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry__1_i_3
       (.I0(\valid_bits_fu_106_reg_n_3_[21] ),
        .I1(\last_N_size_reg_884_reg_n_3_[21] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[20] ),
        .I4(\valid_bits_fu_106_reg_n_3_[20] ),
        .O(icmp_ln276_fu_388_p2__0_carry__1_i_3_n_3));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry__1_i_4
       (.I0(\valid_bits_fu_106_reg_n_3_[19] ),
        .I1(\last_N_size_reg_884_reg_n_3_[19] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[18] ),
        .I4(\valid_bits_fu_106_reg_n_3_[18] ),
        .O(icmp_ln276_fu_388_p2__0_carry__1_i_4_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__1_i_5
       (.I0(\last_N_size_reg_884_reg_n_3_[25] ),
        .I1(\valid_bits_fu_106_reg_n_3_[25] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[24] ),
        .I4(\valid_bits_fu_106_reg_n_3_[24] ),
        .O(icmp_ln276_fu_388_p2__0_carry__1_i_5_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__1_i_6
       (.I0(\last_N_size_reg_884_reg_n_3_[23] ),
        .I1(\valid_bits_fu_106_reg_n_3_[23] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[22] ),
        .I4(\valid_bits_fu_106_reg_n_3_[22] ),
        .O(icmp_ln276_fu_388_p2__0_carry__1_i_6_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__1_i_7
       (.I0(\last_N_size_reg_884_reg_n_3_[21] ),
        .I1(\valid_bits_fu_106_reg_n_3_[21] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[20] ),
        .I4(\valid_bits_fu_106_reg_n_3_[20] ),
        .O(icmp_ln276_fu_388_p2__0_carry__1_i_7_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__1_i_8
       (.I0(\last_N_size_reg_884_reg_n_3_[19] ),
        .I1(\valid_bits_fu_106_reg_n_3_[19] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[18] ),
        .I4(\valid_bits_fu_106_reg_n_3_[18] ),
        .O(icmp_ln276_fu_388_p2__0_carry__1_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln276_fu_388_p2__0_carry__2
       (.CI(icmp_ln276_fu_388_p2__0_carry__1_n_3),
        .CO({NLW_icmp_ln276_fu_388_p2__0_carry__2_CO_UNCONNECTED[3],icmp_ln276_fu_388_p2,icmp_ln276_fu_388_p2__0_carry__2_n_5,icmp_ln276_fu_388_p2__0_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln276_fu_388_p2__0_carry__2_i_1_n_3,icmp_ln276_fu_388_p2__0_carry__2_i_2_n_3,icmp_ln276_fu_388_p2__0_carry__2_i_3_n_3}),
        .O(NLW_icmp_ln276_fu_388_p2__0_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln276_fu_388_p2__0_carry__2_i_4_n_3,icmp_ln276_fu_388_p2__0_carry__2_i_5_n_3,icmp_ln276_fu_388_p2__0_carry__2_i_6_n_3}));
  LUT5 #(
    .INIT(32'h2A2ABA2A)) 
    icmp_ln276_fu_388_p2__0_carry__2_i_1
       (.I0(\valid_bits_fu_106_reg_n_3_[31] ),
        .I1(\last_N_size_reg_884_reg_n_3_[31] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[30] ),
        .I4(\valid_bits_fu_106_reg_n_3_[30] ),
        .O(icmp_ln276_fu_388_p2__0_carry__2_i_1_n_3));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry__2_i_2
       (.I0(\valid_bits_fu_106_reg_n_3_[29] ),
        .I1(\last_N_size_reg_884_reg_n_3_[29] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[28] ),
        .I4(\valid_bits_fu_106_reg_n_3_[28] ),
        .O(icmp_ln276_fu_388_p2__0_carry__2_i_2_n_3));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry__2_i_3
       (.I0(\valid_bits_fu_106_reg_n_3_[27] ),
        .I1(\last_N_size_reg_884_reg_n_3_[27] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[26] ),
        .I4(\valid_bits_fu_106_reg_n_3_[26] ),
        .O(icmp_ln276_fu_388_p2__0_carry__2_i_3_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__2_i_4
       (.I0(\last_N_size_reg_884_reg_n_3_[31] ),
        .I1(\valid_bits_fu_106_reg_n_3_[31] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[30] ),
        .I4(\valid_bits_fu_106_reg_n_3_[30] ),
        .O(icmp_ln276_fu_388_p2__0_carry__2_i_4_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__2_i_5
       (.I0(\last_N_size_reg_884_reg_n_3_[29] ),
        .I1(\valid_bits_fu_106_reg_n_3_[29] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[28] ),
        .I4(\valid_bits_fu_106_reg_n_3_[28] ),
        .O(icmp_ln276_fu_388_p2__0_carry__2_i_5_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__2_i_6
       (.I0(\last_N_size_reg_884_reg_n_3_[27] ),
        .I1(\valid_bits_fu_106_reg_n_3_[27] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[26] ),
        .I4(\valid_bits_fu_106_reg_n_3_[26] ),
        .O(icmp_ln276_fu_388_p2__0_carry__2_i_6_n_3));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry_i_1
       (.I0(\valid_bits_fu_106_reg_n_3_[9] ),
        .I1(\last_N_size_reg_884_reg_n_3_[9] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[8] ),
        .I4(\valid_bits_fu_106_reg_n_3_[8] ),
        .O(icmp_ln276_fu_388_p2__0_carry_i_1_n_3));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry_i_2
       (.I0(\valid_bits_fu_106_reg_n_3_[7] ),
        .I1(\last_N_size_reg_884_reg_n_3_[7] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[6] ),
        .I4(\valid_bits_fu_106_reg_n_3_[6] ),
        .O(icmp_ln276_fu_388_p2__0_carry_i_2_n_3));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry_i_3
       (.I0(\valid_bits_fu_106_reg_n_3_[5] ),
        .I1(\last_N_size_reg_884_reg_n_3_[5] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[4] ),
        .I4(\valid_bits_fu_106_reg_n_3_[4] ),
        .O(icmp_ln276_fu_388_p2__0_carry_i_3_n_3));
  LUT3 #(
    .INIT(8'h45)) 
    icmp_ln276_fu_388_p2__0_carry_i_4
       (.I0(\valid_bits_fu_106_reg_n_3_[3] ),
        .I1(\last_N_size_reg_884_reg_n_3_[3] ),
        .I2(icmp_ln260_reg_913),
        .O(icmp_ln276_fu_388_p2__0_carry_i_4_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry_i_5
       (.I0(\last_N_size_reg_884_reg_n_3_[9] ),
        .I1(\valid_bits_fu_106_reg_n_3_[9] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[8] ),
        .I4(\valid_bits_fu_106_reg_n_3_[8] ),
        .O(icmp_ln276_fu_388_p2__0_carry_i_5_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry_i_6
       (.I0(\last_N_size_reg_884_reg_n_3_[7] ),
        .I1(\valid_bits_fu_106_reg_n_3_[7] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[6] ),
        .I4(\valid_bits_fu_106_reg_n_3_[6] ),
        .O(icmp_ln276_fu_388_p2__0_carry_i_6_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry_i_7
       (.I0(\last_N_size_reg_884_reg_n_3_[4] ),
        .I1(\valid_bits_fu_106_reg_n_3_[4] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_3_[5] ),
        .I4(\valid_bits_fu_106_reg_n_3_[5] ),
        .O(icmp_ln276_fu_388_p2__0_carry_i_7_n_3));
  LUT3 #(
    .INIT(8'h9A)) 
    icmp_ln276_fu_388_p2__0_carry_i_8
       (.I0(\valid_bits_fu_106_reg_n_3_[3] ),
        .I1(\last_N_size_reg_884_reg_n_3_[3] ),
        .I2(icmp_ln260_reg_913),
        .O(icmp_ln276_fu_388_p2__0_carry_i_8_n_3));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \icmp_ln276_reg_925[0]_i_1 
       (.I0(icmp_ln276_reg_925),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(internal_empty_n_reg),
        .I3(icmp_ln251_reg_909),
        .I4(icmp_ln276_fu_388_p2),
        .O(\icmp_ln276_reg_925[0]_i_1_n_3 ));
  FDRE \icmp_ln276_reg_925_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln276_reg_925),
        .Q(icmp_ln276_reg_925_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln276_reg_925_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln276_reg_925[0]_i_1_n_3 ),
        .Q(icmp_ln276_reg_925),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA3AAAAAAAAAAA)) 
    \icmp_ln277_reg_950[0]_i_1 
       (.I0(\icmp_ln277_reg_950_reg_n_3_[0] ),
        .I1(\icmp_ln277_reg_950[0]_i_2_n_3 ),
        .I2(icmp_ln276_fu_388_p2),
        .I3(icmp_ln251_reg_909),
        .I4(internal_empty_n_reg),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\icmp_ln277_reg_950[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln277_reg_950[0]_i_2 
       (.I0(\valid_bits_fu_106_reg_n_3_[4] ),
        .I1(\valid_bits_fu_106_reg_n_3_[3] ),
        .I2(\valid_bits_fu_106_reg_n_3_[31] ),
        .I3(\icmp_ln277_reg_950[0]_i_3_n_3 ),
        .I4(\icmp_ln277_reg_950[0]_i_4_n_3 ),
        .I5(\icmp_ln277_reg_950[0]_i_5_n_3 ),
        .O(\icmp_ln277_reg_950[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln277_reg_950[0]_i_3 
       (.I0(\valid_bits_fu_106_reg_n_3_[18] ),
        .I1(\valid_bits_fu_106_reg_n_3_[17] ),
        .I2(\valid_bits_fu_106_reg_n_3_[7] ),
        .I3(\valid_bits_fu_106_reg_n_3_[5] ),
        .O(\icmp_ln277_reg_950[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln277_reg_950[0]_i_4 
       (.I0(\valid_bits_fu_106_reg_n_3_[19] ),
        .I1(\valid_bits_fu_106_reg_n_3_[23] ),
        .I2(\valid_bits_fu_106_reg_n_3_[21] ),
        .I3(\valid_bits_fu_106_reg_n_3_[27] ),
        .I4(\icmp_ln277_reg_950[0]_i_6_n_3 ),
        .O(\icmp_ln277_reg_950[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln277_reg_950[0]_i_5 
       (.I0(\icmp_ln277_reg_950[0]_i_7_n_3 ),
        .I1(\icmp_ln277_reg_950[0]_i_8_n_3 ),
        .I2(\valid_bits_fu_106_reg_n_3_[11] ),
        .I3(\valid_bits_fu_106_reg_n_3_[10] ),
        .I4(\valid_bits_fu_106_reg_n_3_[30] ),
        .I5(\valid_bits_fu_106_reg_n_3_[8] ),
        .O(\icmp_ln277_reg_950[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln277_reg_950[0]_i_6 
       (.I0(\valid_bits_fu_106_reg_n_3_[14] ),
        .I1(\valid_bits_fu_106_reg_n_3_[6] ),
        .I2(\valid_bits_fu_106_reg_n_3_[12] ),
        .I3(\valid_bits_fu_106_reg_n_3_[9] ),
        .O(\icmp_ln277_reg_950[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln277_reg_950[0]_i_7 
       (.I0(\valid_bits_fu_106_reg_n_3_[29] ),
        .I1(\valid_bits_fu_106_reg_n_3_[20] ),
        .I2(\valid_bits_fu_106_reg_n_3_[24] ),
        .I3(\valid_bits_fu_106_reg_n_3_[25] ),
        .I4(\valid_bits_fu_106_reg_n_3_[22] ),
        .I5(\valid_bits_fu_106_reg_n_3_[28] ),
        .O(\icmp_ln277_reg_950[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln277_reg_950[0]_i_8 
       (.I0(\valid_bits_fu_106_reg_n_3_[26] ),
        .I1(\valid_bits_fu_106_reg_n_3_[15] ),
        .I2(\valid_bits_fu_106_reg_n_3_[16] ),
        .I3(\valid_bits_fu_106_reg_n_3_[13] ),
        .O(\icmp_ln277_reg_950[0]_i_8_n_3 ));
  FDRE \icmp_ln277_reg_950_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln277_reg_950_reg_n_3_[0] ),
        .Q(icmp_ln277_reg_950_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln277_reg_950_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln277_reg_950[0]_i_1_n_3 ),
        .Q(\icmp_ln277_reg_950_reg_n_3_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln280_fu_464_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln280_fu_464_p2_carry_n_3,icmp_ln280_fu_464_p2_carry_n_4,icmp_ln280_fu_464_p2_carry_n_5,icmp_ln280_fu_464_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln280_fu_464_p2_carry_i_1_n_3,icmp_ln280_fu_464_p2_carry_i_2_n_3,icmp_ln280_fu_464_p2_carry_i_3_n_3,icmp_ln280_fu_464_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln280_fu_464_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln280_fu_464_p2_carry_i_5_n_3,icmp_ln280_fu_464_p2_carry_i_6_n_3,icmp_ln280_fu_464_p2_carry_i_7_n_3,icmp_ln280_fu_464_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln280_fu_464_p2_carry__0
       (.CI(icmp_ln280_fu_464_p2_carry_n_3),
        .CO({icmp_ln280_fu_464_p2_carry__0_n_3,icmp_ln280_fu_464_p2_carry__0_n_4,icmp_ln280_fu_464_p2_carry__0_n_5,icmp_ln280_fu_464_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln280_fu_464_p2_carry__0_i_1_n_3,icmp_ln280_fu_464_p2_carry__0_i_2_n_3,icmp_ln280_fu_464_p2_carry__0_i_3_n_3,icmp_ln280_fu_464_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln280_fu_464_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln280_fu_464_p2_carry__0_i_5_n_3,icmp_ln280_fu_464_p2_carry__0_i_6_n_3,icmp_ln280_fu_464_p2_carry__0_i_7_n_3,icmp_ln280_fu_464_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry__0_i_1
       (.I0(sext_ln233_reg_879[15]),
        .I1(ddr_read_cnt_fu_110_reg[15]),
        .I2(sext_ln233_reg_879[14]),
        .I3(ddr_read_cnt_fu_110_reg[14]),
        .O(icmp_ln280_fu_464_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry__0_i_2
       (.I0(sext_ln233_reg_879[13]),
        .I1(ddr_read_cnt_fu_110_reg[13]),
        .I2(sext_ln233_reg_879[12]),
        .I3(ddr_read_cnt_fu_110_reg[12]),
        .O(icmp_ln280_fu_464_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry__0_i_3
       (.I0(sext_ln233_reg_879[11]),
        .I1(ddr_read_cnt_fu_110_reg[11]),
        .I2(sext_ln233_reg_879[10]),
        .I3(ddr_read_cnt_fu_110_reg[10]),
        .O(icmp_ln280_fu_464_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry__0_i_4
       (.I0(sext_ln233_reg_879[9]),
        .I1(ddr_read_cnt_fu_110_reg[9]),
        .I2(sext_ln233_reg_879[8]),
        .I3(ddr_read_cnt_fu_110_reg[8]),
        .O(icmp_ln280_fu_464_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry__0_i_5
       (.I0(ddr_read_cnt_fu_110_reg[15]),
        .I1(sext_ln233_reg_879[15]),
        .I2(ddr_read_cnt_fu_110_reg[14]),
        .I3(sext_ln233_reg_879[14]),
        .O(icmp_ln280_fu_464_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry__0_i_6
       (.I0(ddr_read_cnt_fu_110_reg[13]),
        .I1(sext_ln233_reg_879[13]),
        .I2(ddr_read_cnt_fu_110_reg[12]),
        .I3(sext_ln233_reg_879[12]),
        .O(icmp_ln280_fu_464_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry__0_i_7
       (.I0(ddr_read_cnt_fu_110_reg[11]),
        .I1(sext_ln233_reg_879[11]),
        .I2(ddr_read_cnt_fu_110_reg[10]),
        .I3(sext_ln233_reg_879[10]),
        .O(icmp_ln280_fu_464_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry__0_i_8
       (.I0(ddr_read_cnt_fu_110_reg[9]),
        .I1(sext_ln233_reg_879[9]),
        .I2(ddr_read_cnt_fu_110_reg[8]),
        .I3(sext_ln233_reg_879[8]),
        .O(icmp_ln280_fu_464_p2_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln280_fu_464_p2_carry__1
       (.CI(icmp_ln280_fu_464_p2_carry__0_n_3),
        .CO({icmp_ln280_fu_464_p2_carry__1_n_3,icmp_ln280_fu_464_p2_carry__1_n_4,icmp_ln280_fu_464_p2_carry__1_n_5,icmp_ln280_fu_464_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln280_fu_464_p2_carry__1_i_1_n_3,icmp_ln280_fu_464_p2_carry__1_i_2_n_3,icmp_ln280_fu_464_p2_carry__1_i_3_n_3,icmp_ln280_fu_464_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln280_fu_464_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln280_fu_464_p2_carry__1_i_5_n_3,icmp_ln280_fu_464_p2_carry__1_i_6_n_3,icmp_ln280_fu_464_p2_carry__1_i_7_n_3,icmp_ln280_fu_464_p2_carry__1_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry__1_i_1
       (.I0(sext_ln233_reg_879[23]),
        .I1(ddr_read_cnt_fu_110_reg[23]),
        .I2(sext_ln233_reg_879[22]),
        .I3(ddr_read_cnt_fu_110_reg[22]),
        .O(icmp_ln280_fu_464_p2_carry__1_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry__1_i_2
       (.I0(sext_ln233_reg_879[21]),
        .I1(ddr_read_cnt_fu_110_reg[21]),
        .I2(sext_ln233_reg_879[20]),
        .I3(ddr_read_cnt_fu_110_reg[20]),
        .O(icmp_ln280_fu_464_p2_carry__1_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry__1_i_3
       (.I0(sext_ln233_reg_879[19]),
        .I1(ddr_read_cnt_fu_110_reg[19]),
        .I2(sext_ln233_reg_879[18]),
        .I3(ddr_read_cnt_fu_110_reg[18]),
        .O(icmp_ln280_fu_464_p2_carry__1_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry__1_i_4
       (.I0(sext_ln233_reg_879[17]),
        .I1(ddr_read_cnt_fu_110_reg[17]),
        .I2(sext_ln233_reg_879[16]),
        .I3(ddr_read_cnt_fu_110_reg[16]),
        .O(icmp_ln280_fu_464_p2_carry__1_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry__1_i_5
       (.I0(ddr_read_cnt_fu_110_reg[23]),
        .I1(sext_ln233_reg_879[23]),
        .I2(ddr_read_cnt_fu_110_reg[22]),
        .I3(sext_ln233_reg_879[22]),
        .O(icmp_ln280_fu_464_p2_carry__1_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry__1_i_6
       (.I0(ddr_read_cnt_fu_110_reg[21]),
        .I1(sext_ln233_reg_879[21]),
        .I2(ddr_read_cnt_fu_110_reg[20]),
        .I3(sext_ln233_reg_879[20]),
        .O(icmp_ln280_fu_464_p2_carry__1_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry__1_i_7
       (.I0(ddr_read_cnt_fu_110_reg[19]),
        .I1(sext_ln233_reg_879[19]),
        .I2(ddr_read_cnt_fu_110_reg[18]),
        .I3(sext_ln233_reg_879[18]),
        .O(icmp_ln280_fu_464_p2_carry__1_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry__1_i_8
       (.I0(ddr_read_cnt_fu_110_reg[17]),
        .I1(sext_ln233_reg_879[17]),
        .I2(ddr_read_cnt_fu_110_reg[16]),
        .I3(sext_ln233_reg_879[16]),
        .O(icmp_ln280_fu_464_p2_carry__1_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln280_fu_464_p2_carry__2
       (.CI(icmp_ln280_fu_464_p2_carry__1_n_3),
        .CO({icmp_ln280_fu_464_p2,icmp_ln280_fu_464_p2_carry__2_n_4,icmp_ln280_fu_464_p2_carry__2_n_5,icmp_ln280_fu_464_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln280_fu_464_p2_carry__2_i_1_n_3,icmp_ln280_fu_464_p2_carry__2_i_2_n_3,icmp_ln280_fu_464_p2_carry__2_i_3_n_3,icmp_ln280_fu_464_p2_carry__2_i_4_n_3}),
        .O(NLW_icmp_ln280_fu_464_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln280_fu_464_p2_carry__2_i_5_n_3,icmp_ln280_fu_464_p2_carry__2_i_6_n_3,icmp_ln280_fu_464_p2_carry__2_i_7_n_3,icmp_ln280_fu_464_p2_carry__2_i_8_n_3}));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln280_fu_464_p2_carry__2_i_1
       (.I0(ddr_read_cnt_fu_110_reg[31]),
        .I1(ddr_read_cnt_fu_110_reg[30]),
        .I2(sext_ln233_reg_879[27]),
        .O(icmp_ln280_fu_464_p2_carry__2_i_1_n_3));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln280_fu_464_p2_carry__2_i_2
       (.I0(sext_ln233_reg_879[27]),
        .I1(ddr_read_cnt_fu_110_reg[29]),
        .I2(ddr_read_cnt_fu_110_reg[28]),
        .O(icmp_ln280_fu_464_p2_carry__2_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry__2_i_3
       (.I0(sext_ln233_reg_879[27]),
        .I1(ddr_read_cnt_fu_110_reg[27]),
        .I2(sext_ln233_reg_879[26]),
        .I3(ddr_read_cnt_fu_110_reg[26]),
        .O(icmp_ln280_fu_464_p2_carry__2_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry__2_i_4
       (.I0(sext_ln233_reg_879[25]),
        .I1(ddr_read_cnt_fu_110_reg[25]),
        .I2(sext_ln233_reg_879[24]),
        .I3(ddr_read_cnt_fu_110_reg[24]),
        .O(icmp_ln280_fu_464_p2_carry__2_i_4_n_3));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln280_fu_464_p2_carry__2_i_5
       (.I0(ddr_read_cnt_fu_110_reg[31]),
        .I1(ddr_read_cnt_fu_110_reg[30]),
        .I2(sext_ln233_reg_879[27]),
        .O(icmp_ln280_fu_464_p2_carry__2_i_5_n_3));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln280_fu_464_p2_carry__2_i_6
       (.I0(ddr_read_cnt_fu_110_reg[29]),
        .I1(ddr_read_cnt_fu_110_reg[28]),
        .I2(sext_ln233_reg_879[27]),
        .O(icmp_ln280_fu_464_p2_carry__2_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry__2_i_7
       (.I0(ddr_read_cnt_fu_110_reg[27]),
        .I1(sext_ln233_reg_879[27]),
        .I2(ddr_read_cnt_fu_110_reg[26]),
        .I3(sext_ln233_reg_879[26]),
        .O(icmp_ln280_fu_464_p2_carry__2_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry__2_i_8
       (.I0(ddr_read_cnt_fu_110_reg[25]),
        .I1(sext_ln233_reg_879[25]),
        .I2(ddr_read_cnt_fu_110_reg[24]),
        .I3(sext_ln233_reg_879[24]),
        .O(icmp_ln280_fu_464_p2_carry__2_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry_i_1
       (.I0(sext_ln233_reg_879[7]),
        .I1(ddr_read_cnt_fu_110_reg[7]),
        .I2(sext_ln233_reg_879[6]),
        .I3(ddr_read_cnt_fu_110_reg[6]),
        .O(icmp_ln280_fu_464_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry_i_2
       (.I0(sext_ln233_reg_879[5]),
        .I1(ddr_read_cnt_fu_110_reg[5]),
        .I2(sext_ln233_reg_879[4]),
        .I3(ddr_read_cnt_fu_110_reg[4]),
        .O(icmp_ln280_fu_464_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry_i_3
       (.I0(sext_ln233_reg_879[3]),
        .I1(ddr_read_cnt_fu_110_reg[3]),
        .I2(sext_ln233_reg_879[2]),
        .I3(ddr_read_cnt_fu_110_reg[2]),
        .O(icmp_ln280_fu_464_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry_i_4
       (.I0(sext_ln233_reg_879[1]),
        .I1(ddr_read_cnt_fu_110_reg[1]),
        .I2(sext_ln233_reg_879[0]),
        .I3(ddr_read_cnt_fu_110_reg[0]),
        .O(icmp_ln280_fu_464_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry_i_5
       (.I0(ddr_read_cnt_fu_110_reg[7]),
        .I1(sext_ln233_reg_879[7]),
        .I2(ddr_read_cnt_fu_110_reg[6]),
        .I3(sext_ln233_reg_879[6]),
        .O(icmp_ln280_fu_464_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry_i_6
       (.I0(ddr_read_cnt_fu_110_reg[5]),
        .I1(sext_ln233_reg_879[5]),
        .I2(ddr_read_cnt_fu_110_reg[4]),
        .I3(sext_ln233_reg_879[4]),
        .O(icmp_ln280_fu_464_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry_i_7
       (.I0(ddr_read_cnt_fu_110_reg[3]),
        .I1(sext_ln233_reg_879[3]),
        .I2(ddr_read_cnt_fu_110_reg[2]),
        .I3(sext_ln233_reg_879[2]),
        .O(icmp_ln280_fu_464_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry_i_8
       (.I0(ddr_read_cnt_fu_110_reg[1]),
        .I1(sext_ln233_reg_879[1]),
        .I2(ddr_read_cnt_fu_110_reg[0]),
        .I3(sext_ln233_reg_879[0]),
        .O(icmp_ln280_fu_464_p2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'h0800)) 
    \icmp_ln280_reg_974[0]_i_1 
       (.I0(icmp_ln276_fu_388_p2),
        .I1(icmp_ln251_reg_909),
        .I2(internal_empty_n_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(icmp_ln277_reg_9500));
  FDRE \icmp_ln280_reg_974_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9500),
        .D(icmp_ln280_fu_464_p2),
        .Q(icmp_ln280_reg_974),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln414_fu_505_p2_carry_n_3,icmp_ln414_fu_505_p2_carry_n_4,icmp_ln414_fu_505_p2_carry_n_5,icmp_ln414_fu_505_p2_carry_n_6}),
        .CYINIT(icmp_ln414_fu_505_p2_carry_i_1_n_3),
        .DI({icmp_ln414_fu_505_p2_carry_i_2_n_3,icmp_ln414_fu_505_p2_carry_i_3_n_3,icmp_ln414_fu_505_p2_carry_i_4_n_3,icmp_ln414_fu_505_p2_carry_i_5_n_3}),
        .O(NLW_icmp_ln414_fu_505_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_505_p2_carry_i_6_n_3,icmp_ln414_fu_505_p2_carry_i_7_n_3,icmp_ln414_fu_505_p2_carry_i_8_n_3,icmp_ln414_fu_505_p2_carry_i_9_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry__0
       (.CI(icmp_ln414_fu_505_p2_carry_n_3),
        .CO({icmp_ln414_fu_505_p2_carry__0_n_3,icmp_ln414_fu_505_p2_carry__0_n_4,icmp_ln414_fu_505_p2_carry__0_n_5,icmp_ln414_fu_505_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_505_p2_carry__0_i_1_n_3,icmp_ln414_fu_505_p2_carry__0_i_2_n_3,icmp_ln414_fu_505_p2_carry__0_i_3_n_3,icmp_ln414_fu_505_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln414_fu_505_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_505_p2_carry__0_i_5_n_3,icmp_ln414_fu_505_p2_carry__0_i_6_n_3,icmp_ln414_fu_505_p2_carry__0_i_7_n_3,icmp_ln414_fu_505_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry__0_i_1
       (.I0(\valid_bits_fu_106_reg_n_3_[19] ),
        .I1(trunc_ln414_4_fu_515_p1__0[19]),
        .I2(\valid_bits_fu_106_reg_n_3_[18] ),
        .I3(trunc_ln414_4_fu_515_p1__0[18]),
        .O(icmp_ln414_fu_505_p2_carry__0_i_1_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry__0_i_10
       (.CI(icmp_ln414_fu_505_p2_carry_i_10_n_3),
        .CO({icmp_ln414_fu_505_p2_carry__0_i_10_n_3,icmp_ln414_fu_505_p2_carry__0_i_10_n_4,icmp_ln414_fu_505_p2_carry__0_i_10_n_5,icmp_ln414_fu_505_p2_carry__0_i_10_n_6}),
        .CYINIT(1'b0),
        .DI(K_size_fu_370_p3[15:12]),
        .O(trunc_ln414_4_fu_515_p1__0[15:12]),
        .S({icmp_ln414_fu_505_p2_carry__0_i_23_n_3,icmp_ln414_fu_505_p2_carry__0_i_24_n_3,icmp_ln414_fu_505_p2_carry__0_i_25_n_3,icmp_ln414_fu_505_p2_carry__0_i_26_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__0_i_11
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[19] ),
        .O(K_size_fu_370_p3[19]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__0_i_12
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[18] ),
        .O(K_size_fu_370_p3[18]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__0_i_13
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[17] ),
        .O(K_size_fu_370_p3[17]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__0_i_14
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[16] ),
        .O(K_size_fu_370_p3[16]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__0_i_15
       (.I0(\last_N_size_reg_884_reg_n_3_[19] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__0_i_15_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__0_i_16
       (.I0(\last_N_size_reg_884_reg_n_3_[18] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__0_i_16_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__0_i_17
       (.I0(\last_N_size_reg_884_reg_n_3_[17] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__0_i_17_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__0_i_18
       (.I0(\last_N_size_reg_884_reg_n_3_[16] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__0_i_18_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__0_i_19
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[15] ),
        .O(K_size_fu_370_p3[15]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry__0_i_2
       (.I0(\valid_bits_fu_106_reg_n_3_[17] ),
        .I1(trunc_ln414_4_fu_515_p1__0[17]),
        .I2(\valid_bits_fu_106_reg_n_3_[16] ),
        .I3(trunc_ln414_4_fu_515_p1__0[16]),
        .O(icmp_ln414_fu_505_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__0_i_20
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[14] ),
        .O(K_size_fu_370_p3[14]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__0_i_21
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[13] ),
        .O(K_size_fu_370_p3[13]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__0_i_22
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[12] ),
        .O(K_size_fu_370_p3[12]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__0_i_23
       (.I0(\last_N_size_reg_884_reg_n_3_[15] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__0_i_23_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__0_i_24
       (.I0(\last_N_size_reg_884_reg_n_3_[14] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__0_i_24_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__0_i_25
       (.I0(\last_N_size_reg_884_reg_n_3_[13] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__0_i_25_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__0_i_26
       (.I0(\last_N_size_reg_884_reg_n_3_[12] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__0_i_26_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry__0_i_3
       (.I0(\valid_bits_fu_106_reg_n_3_[15] ),
        .I1(trunc_ln414_4_fu_515_p1__0[15]),
        .I2(\valid_bits_fu_106_reg_n_3_[14] ),
        .I3(trunc_ln414_4_fu_515_p1__0[14]),
        .O(icmp_ln414_fu_505_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry__0_i_4
       (.I0(\valid_bits_fu_106_reg_n_3_[13] ),
        .I1(trunc_ln414_4_fu_515_p1__0[13]),
        .I2(\valid_bits_fu_106_reg_n_3_[12] ),
        .I3(trunc_ln414_4_fu_515_p1__0[12]),
        .O(icmp_ln414_fu_505_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry__0_i_5
       (.I0(trunc_ln414_4_fu_515_p1__0[19]),
        .I1(\valid_bits_fu_106_reg_n_3_[19] ),
        .I2(trunc_ln414_4_fu_515_p1__0[18]),
        .I3(\valid_bits_fu_106_reg_n_3_[18] ),
        .O(icmp_ln414_fu_505_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry__0_i_6
       (.I0(trunc_ln414_4_fu_515_p1__0[17]),
        .I1(\valid_bits_fu_106_reg_n_3_[17] ),
        .I2(trunc_ln414_4_fu_515_p1__0[16]),
        .I3(\valid_bits_fu_106_reg_n_3_[16] ),
        .O(icmp_ln414_fu_505_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry__0_i_7
       (.I0(trunc_ln414_4_fu_515_p1__0[15]),
        .I1(\valid_bits_fu_106_reg_n_3_[15] ),
        .I2(trunc_ln414_4_fu_515_p1__0[14]),
        .I3(\valid_bits_fu_106_reg_n_3_[14] ),
        .O(icmp_ln414_fu_505_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry__0_i_8
       (.I0(trunc_ln414_4_fu_515_p1__0[13]),
        .I1(\valid_bits_fu_106_reg_n_3_[13] ),
        .I2(trunc_ln414_4_fu_515_p1__0[12]),
        .I3(\valid_bits_fu_106_reg_n_3_[12] ),
        .O(icmp_ln414_fu_505_p2_carry__0_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry__0_i_9
       (.CI(icmp_ln414_fu_505_p2_carry__0_i_10_n_3),
        .CO({icmp_ln414_fu_505_p2_carry__0_i_9_n_3,icmp_ln414_fu_505_p2_carry__0_i_9_n_4,icmp_ln414_fu_505_p2_carry__0_i_9_n_5,icmp_ln414_fu_505_p2_carry__0_i_9_n_6}),
        .CYINIT(1'b0),
        .DI(K_size_fu_370_p3[19:16]),
        .O(trunc_ln414_4_fu_515_p1__0[19:16]),
        .S({icmp_ln414_fu_505_p2_carry__0_i_15_n_3,icmp_ln414_fu_505_p2_carry__0_i_16_n_3,icmp_ln414_fu_505_p2_carry__0_i_17_n_3,icmp_ln414_fu_505_p2_carry__0_i_18_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry__1
       (.CI(icmp_ln414_fu_505_p2_carry__0_n_3),
        .CO({icmp_ln414_fu_505_p2_carry__1_n_3,icmp_ln414_fu_505_p2_carry__1_n_4,icmp_ln414_fu_505_p2_carry__1_n_5,icmp_ln414_fu_505_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_505_p2_carry__1_i_1_n_3,icmp_ln414_fu_505_p2_carry__1_i_2_n_3,icmp_ln414_fu_505_p2_carry__1_i_3_n_3,icmp_ln414_fu_505_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln414_fu_505_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_505_p2_carry__1_i_5_n_3,icmp_ln414_fu_505_p2_carry__1_i_6_n_3,icmp_ln414_fu_505_p2_carry__1_i_7_n_3,icmp_ln414_fu_505_p2_carry__1_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry__1_i_1
       (.I0(\valid_bits_fu_106_reg_n_3_[27] ),
        .I1(trunc_ln414_4_fu_515_p1__0[27]),
        .I2(\valid_bits_fu_106_reg_n_3_[26] ),
        .I3(trunc_ln414_4_fu_515_p1__0[26]),
        .O(icmp_ln414_fu_505_p2_carry__1_i_1_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry__1_i_10
       (.CI(icmp_ln414_fu_505_p2_carry__0_i_9_n_3),
        .CO({icmp_ln414_fu_505_p2_carry__1_i_10_n_3,icmp_ln414_fu_505_p2_carry__1_i_10_n_4,icmp_ln414_fu_505_p2_carry__1_i_10_n_5,icmp_ln414_fu_505_p2_carry__1_i_10_n_6}),
        .CYINIT(1'b0),
        .DI(K_size_fu_370_p3[23:20]),
        .O(trunc_ln414_4_fu_515_p1__0[23:20]),
        .S({icmp_ln414_fu_505_p2_carry__1_i_23_n_3,icmp_ln414_fu_505_p2_carry__1_i_24_n_3,icmp_ln414_fu_505_p2_carry__1_i_25_n_3,icmp_ln414_fu_505_p2_carry__1_i_26_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__1_i_11
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[27] ),
        .O(K_size_fu_370_p3[27]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__1_i_12
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[26] ),
        .O(K_size_fu_370_p3[26]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__1_i_13
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[25] ),
        .O(K_size_fu_370_p3[25]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__1_i_14
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[24] ),
        .O(K_size_fu_370_p3[24]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__1_i_15
       (.I0(\last_N_size_reg_884_reg_n_3_[27] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__1_i_15_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__1_i_16
       (.I0(\last_N_size_reg_884_reg_n_3_[26] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__1_i_16_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__1_i_17
       (.I0(\last_N_size_reg_884_reg_n_3_[25] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__1_i_17_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__1_i_18
       (.I0(\last_N_size_reg_884_reg_n_3_[24] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__1_i_18_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__1_i_19
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[23] ),
        .O(K_size_fu_370_p3[23]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry__1_i_2
       (.I0(\valid_bits_fu_106_reg_n_3_[25] ),
        .I1(trunc_ln414_4_fu_515_p1__0[25]),
        .I2(\valid_bits_fu_106_reg_n_3_[24] ),
        .I3(trunc_ln414_4_fu_515_p1__0[24]),
        .O(icmp_ln414_fu_505_p2_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__1_i_20
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[22] ),
        .O(K_size_fu_370_p3[22]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__1_i_21
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[21] ),
        .O(K_size_fu_370_p3[21]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__1_i_22
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[20] ),
        .O(K_size_fu_370_p3[20]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__1_i_23
       (.I0(\last_N_size_reg_884_reg_n_3_[23] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__1_i_23_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__1_i_24
       (.I0(\last_N_size_reg_884_reg_n_3_[22] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__1_i_24_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__1_i_25
       (.I0(\last_N_size_reg_884_reg_n_3_[21] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__1_i_25_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__1_i_26
       (.I0(\last_N_size_reg_884_reg_n_3_[20] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__1_i_26_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry__1_i_3
       (.I0(\valid_bits_fu_106_reg_n_3_[23] ),
        .I1(trunc_ln414_4_fu_515_p1__0[23]),
        .I2(\valid_bits_fu_106_reg_n_3_[22] ),
        .I3(trunc_ln414_4_fu_515_p1__0[22]),
        .O(icmp_ln414_fu_505_p2_carry__1_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry__1_i_4
       (.I0(\valid_bits_fu_106_reg_n_3_[21] ),
        .I1(trunc_ln414_4_fu_515_p1__0[21]),
        .I2(\valid_bits_fu_106_reg_n_3_[20] ),
        .I3(trunc_ln414_4_fu_515_p1__0[20]),
        .O(icmp_ln414_fu_505_p2_carry__1_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry__1_i_5
       (.I0(trunc_ln414_4_fu_515_p1__0[27]),
        .I1(\valid_bits_fu_106_reg_n_3_[27] ),
        .I2(trunc_ln414_4_fu_515_p1__0[26]),
        .I3(\valid_bits_fu_106_reg_n_3_[26] ),
        .O(icmp_ln414_fu_505_p2_carry__1_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry__1_i_6
       (.I0(trunc_ln414_4_fu_515_p1__0[25]),
        .I1(\valid_bits_fu_106_reg_n_3_[25] ),
        .I2(trunc_ln414_4_fu_515_p1__0[24]),
        .I3(\valid_bits_fu_106_reg_n_3_[24] ),
        .O(icmp_ln414_fu_505_p2_carry__1_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry__1_i_7
       (.I0(trunc_ln414_4_fu_515_p1__0[23]),
        .I1(\valid_bits_fu_106_reg_n_3_[23] ),
        .I2(trunc_ln414_4_fu_515_p1__0[22]),
        .I3(\valid_bits_fu_106_reg_n_3_[22] ),
        .O(icmp_ln414_fu_505_p2_carry__1_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry__1_i_8
       (.I0(trunc_ln414_4_fu_515_p1__0[21]),
        .I1(\valid_bits_fu_106_reg_n_3_[21] ),
        .I2(trunc_ln414_4_fu_515_p1__0[20]),
        .I3(\valid_bits_fu_106_reg_n_3_[20] ),
        .O(icmp_ln414_fu_505_p2_carry__1_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry__1_i_9
       (.CI(icmp_ln414_fu_505_p2_carry__1_i_10_n_3),
        .CO({icmp_ln414_fu_505_p2_carry__1_i_9_n_3,icmp_ln414_fu_505_p2_carry__1_i_9_n_4,icmp_ln414_fu_505_p2_carry__1_i_9_n_5,icmp_ln414_fu_505_p2_carry__1_i_9_n_6}),
        .CYINIT(1'b0),
        .DI(K_size_fu_370_p3[27:24]),
        .O(trunc_ln414_4_fu_515_p1__0[27:24]),
        .S({icmp_ln414_fu_505_p2_carry__1_i_15_n_3,icmp_ln414_fu_505_p2_carry__1_i_16_n_3,icmp_ln414_fu_505_p2_carry__1_i_17_n_3,icmp_ln414_fu_505_p2_carry__1_i_18_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry__2
       (.CI(icmp_ln414_fu_505_p2_carry__1_n_3),
        .CO({NLW_icmp_ln414_fu_505_p2_carry__2_CO_UNCONNECTED[3:2],icmp_ln414_fu_505_p2,icmp_ln414_fu_505_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln414_fu_505_p2_carry__2_i_1_n_3,icmp_ln414_fu_505_p2_carry__2_i_2_n_3}),
        .O(NLW_icmp_ln414_fu_505_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln414_fu_505_p2_carry__2_i_3_n_3,icmp_ln414_fu_505_p2_carry__2_i_4_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry__2_i_1
       (.I0(\valid_bits_fu_106_reg_n_3_[31] ),
        .I1(trunc_ln414_4_fu_515_p1__0[31]),
        .I2(\valid_bits_fu_106_reg_n_3_[30] ),
        .I3(trunc_ln414_4_fu_515_p1__0[30]),
        .O(icmp_ln414_fu_505_p2_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__2_i_10
       (.I0(\last_N_size_reg_884_reg_n_3_[30] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__2_i_10_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__2_i_11
       (.I0(\last_N_size_reg_884_reg_n_3_[29] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__2_i_11_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__2_i_12
       (.I0(\last_N_size_reg_884_reg_n_3_[28] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__2_i_12_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry__2_i_2
       (.I0(\valid_bits_fu_106_reg_n_3_[29] ),
        .I1(trunc_ln414_4_fu_515_p1__0[29]),
        .I2(\valid_bits_fu_106_reg_n_3_[28] ),
        .I3(trunc_ln414_4_fu_515_p1__0[28]),
        .O(icmp_ln414_fu_505_p2_carry__2_i_2_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry__2_i_3
       (.I0(trunc_ln414_4_fu_515_p1__0[31]),
        .I1(\valid_bits_fu_106_reg_n_3_[31] ),
        .I2(trunc_ln414_4_fu_515_p1__0[30]),
        .I3(\valid_bits_fu_106_reg_n_3_[30] ),
        .O(icmp_ln414_fu_505_p2_carry__2_i_3_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry__2_i_4
       (.I0(trunc_ln414_4_fu_515_p1__0[29]),
        .I1(\valid_bits_fu_106_reg_n_3_[29] ),
        .I2(trunc_ln414_4_fu_515_p1__0[28]),
        .I3(\valid_bits_fu_106_reg_n_3_[28] ),
        .O(icmp_ln414_fu_505_p2_carry__2_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry__2_i_5
       (.CI(icmp_ln414_fu_505_p2_carry__1_i_9_n_3),
        .CO({NLW_icmp_ln414_fu_505_p2_carry__2_i_5_CO_UNCONNECTED[3],icmp_ln414_fu_505_p2_carry__2_i_5_n_4,icmp_ln414_fu_505_p2_carry__2_i_5_n_5,icmp_ln414_fu_505_p2_carry__2_i_5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,K_size_fu_370_p3[30:28]}),
        .O(trunc_ln414_4_fu_515_p1__0[31:28]),
        .S({icmp_ln414_fu_505_p2_carry__2_i_9_n_3,icmp_ln414_fu_505_p2_carry__2_i_10_n_3,icmp_ln414_fu_505_p2_carry__2_i_11_n_3,icmp_ln414_fu_505_p2_carry__2_i_12_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__2_i_6
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[30] ),
        .O(K_size_fu_370_p3[30]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__2_i_7
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[29] ),
        .O(K_size_fu_370_p3[29]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__2_i_8
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[28] ),
        .O(K_size_fu_370_p3[28]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__2_i_9
       (.I0(\last_N_size_reg_884_reg_n_3_[31] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__2_i_9_n_3));
  LUT3 #(
    .INIT(8'h8A)) 
    icmp_ln414_fu_505_p2_carry_i_1
       (.I0(\valid_bits_fu_106_reg_n_3_[3] ),
        .I1(\last_N_size_reg_884_reg_n_3_[3] ),
        .I2(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry_i_1_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry_i_10
       (.CI(icmp_ln414_fu_505_p2_carry_i_11_n_3),
        .CO({icmp_ln414_fu_505_p2_carry_i_10_n_3,icmp_ln414_fu_505_p2_carry_i_10_n_4,icmp_ln414_fu_505_p2_carry_i_10_n_5,icmp_ln414_fu_505_p2_carry_i_10_n_6}),
        .CYINIT(1'b0),
        .DI(K_size_fu_370_p3[11:8]),
        .O(trunc_ln414_4_fu_515_p1__0[11:8]),
        .S({icmp_ln414_fu_505_p2_carry_i_16_n_3,icmp_ln414_fu_505_p2_carry_i_17_n_3,icmp_ln414_fu_505_p2_carry_i_18_n_3,icmp_ln414_fu_505_p2_carry_i_19_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry_i_11
       (.CI(1'b0),
        .CO({icmp_ln414_fu_505_p2_carry_i_11_n_3,icmp_ln414_fu_505_p2_carry_i_11_n_4,icmp_ln414_fu_505_p2_carry_i_11_n_5,icmp_ln414_fu_505_p2_carry_i_11_n_6}),
        .CYINIT(K_size_fu_370_p3[3]),
        .DI({K_size_fu_370_p3[7:5],icmp_ln414_fu_505_p2_carry_i_24_n_3}),
        .O(trunc_ln414_4_fu_515_p1__0[7:4]),
        .S({icmp_ln414_fu_505_p2_carry_i_25_n_3,icmp_ln414_fu_505_p2_carry_i_26_n_3,icmp_ln414_fu_505_p2_carry_i_27_n_3,icmp_ln414_fu_505_p2_carry_i_28_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry_i_12
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[11] ),
        .O(K_size_fu_370_p3[11]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry_i_13
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[10] ),
        .O(K_size_fu_370_p3[10]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry_i_14
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[9] ),
        .O(K_size_fu_370_p3[9]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry_i_15
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[8] ),
        .O(K_size_fu_370_p3[8]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry_i_16
       (.I0(\last_N_size_reg_884_reg_n_3_[11] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry_i_16_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry_i_17
       (.I0(\last_N_size_reg_884_reg_n_3_[10] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry_i_17_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry_i_18
       (.I0(\last_N_size_reg_884_reg_n_3_[9] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry_i_18_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry_i_19
       (.I0(\last_N_size_reg_884_reg_n_3_[8] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry_i_19_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry_i_2
       (.I0(\valid_bits_fu_106_reg_n_3_[11] ),
        .I1(trunc_ln414_4_fu_515_p1__0[11]),
        .I2(\valid_bits_fu_106_reg_n_3_[10] ),
        .I3(trunc_ln414_4_fu_515_p1__0[10]),
        .O(icmp_ln414_fu_505_p2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln414_fu_505_p2_carry_i_20
       (.I0(\last_N_size_reg_884_reg_n_3_[3] ),
        .I1(icmp_ln260_reg_913),
        .O(K_size_fu_370_p3[3]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry_i_21
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[7] ),
        .O(K_size_fu_370_p3[7]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry_i_22
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[6] ),
        .O(K_size_fu_370_p3[6]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry_i_23
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[5] ),
        .O(K_size_fu_370_p3[5]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry_i_24
       (.I0(\last_N_size_reg_884_reg_n_3_[4] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry_i_24_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry_i_25
       (.I0(\last_N_size_reg_884_reg_n_3_[7] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry_i_25_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry_i_26
       (.I0(\last_N_size_reg_884_reg_n_3_[6] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry_i_26_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry_i_27
       (.I0(\last_N_size_reg_884_reg_n_3_[5] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry_i_27_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry_i_28
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[4] ),
        .O(icmp_ln414_fu_505_p2_carry_i_28_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry_i_3
       (.I0(\valid_bits_fu_106_reg_n_3_[9] ),
        .I1(trunc_ln414_4_fu_515_p1__0[9]),
        .I2(\valid_bits_fu_106_reg_n_3_[8] ),
        .I3(trunc_ln414_4_fu_515_p1__0[8]),
        .O(icmp_ln414_fu_505_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry_i_4
       (.I0(\valid_bits_fu_106_reg_n_3_[7] ),
        .I1(trunc_ln414_4_fu_515_p1__0[7]),
        .I2(\valid_bits_fu_106_reg_n_3_[6] ),
        .I3(trunc_ln414_4_fu_515_p1__0[6]),
        .O(icmp_ln414_fu_505_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry_i_5
       (.I0(\valid_bits_fu_106_reg_n_3_[5] ),
        .I1(trunc_ln414_4_fu_515_p1__0[5]),
        .I2(\valid_bits_fu_106_reg_n_3_[4] ),
        .I3(trunc_ln414_4_fu_515_p1__0[4]),
        .O(icmp_ln414_fu_505_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry_i_6
       (.I0(trunc_ln414_4_fu_515_p1__0[11]),
        .I1(\valid_bits_fu_106_reg_n_3_[11] ),
        .I2(trunc_ln414_4_fu_515_p1__0[10]),
        .I3(\valid_bits_fu_106_reg_n_3_[10] ),
        .O(icmp_ln414_fu_505_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry_i_7
       (.I0(trunc_ln414_4_fu_515_p1__0[9]),
        .I1(\valid_bits_fu_106_reg_n_3_[9] ),
        .I2(trunc_ln414_4_fu_515_p1__0[8]),
        .I3(\valid_bits_fu_106_reg_n_3_[8] ),
        .O(icmp_ln414_fu_505_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry_i_8
       (.I0(trunc_ln414_4_fu_515_p1__0[7]),
        .I1(\valid_bits_fu_106_reg_n_3_[7] ),
        .I2(trunc_ln414_4_fu_515_p1__0[6]),
        .I3(\valid_bits_fu_106_reg_n_3_[6] ),
        .O(icmp_ln414_fu_505_p2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry_i_9
       (.I0(trunc_ln414_4_fu_515_p1__0[5]),
        .I1(\valid_bits_fu_106_reg_n_3_[5] ),
        .I2(trunc_ln414_4_fu_515_p1__0[4]),
        .I3(\valid_bits_fu_106_reg_n_3_[4] ),
        .O(icmp_ln414_fu_505_p2_carry_i_9_n_3));
  FDRE \icmp_ln414_reg_983_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln414_reg_983),
        .Q(icmp_ln414_reg_983_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln414_reg_983_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9500),
        .D(icmp_ln414_fu_505_p2),
        .Q(icmp_ln414_reg_983),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_1_fu_406_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln674_1_fu_406_p2_carry_n_3,icmp_ln674_1_fu_406_p2_carry_n_4,icmp_ln674_1_fu_406_p2_carry_n_5,icmp_ln674_1_fu_406_p2_carry_n_6}),
        .CYINIT(icmp_ln674_1_fu_406_p2_carry_i_1_n_3),
        .DI({icmp_ln674_1_fu_406_p2_carry_i_2_n_3,icmp_ln674_1_fu_406_p2_carry_i_3_n_3,icmp_ln674_1_fu_406_p2_carry_i_4_n_3,icmp_ln674_1_fu_406_p2_carry_i_5_n_3}),
        .O(NLW_icmp_ln674_1_fu_406_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_1_fu_406_p2_carry_i_6_n_3,icmp_ln674_1_fu_406_p2_carry_i_7_n_3,icmp_ln674_1_fu_406_p2_carry_i_8_n_3,icmp_ln674_1_fu_406_p2_carry_i_9_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_1_fu_406_p2_carry__0
       (.CI(icmp_ln674_1_fu_406_p2_carry_n_3),
        .CO({icmp_ln674_1_fu_406_p2_carry__0_n_3,icmp_ln674_1_fu_406_p2_carry__0_n_4,icmp_ln674_1_fu_406_p2_carry__0_n_5,icmp_ln674_1_fu_406_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln674_1_fu_406_p2_carry__0_i_1_n_3,icmp_ln674_1_fu_406_p2_carry__0_i_2_n_3,icmp_ln674_1_fu_406_p2_carry__0_i_3_n_3,icmp_ln674_1_fu_406_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln674_1_fu_406_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_1_fu_406_p2_carry__0_i_5_n_3,icmp_ln674_1_fu_406_p2_carry__0_i_6_n_3,icmp_ln674_1_fu_406_p2_carry__0_i_7_n_3,icmp_ln674_1_fu_406_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_1
       (.I0(\icmp_ln674_reg_960_reg[0]_i_3_n_7 ),
        .I1(add_ln289_fu_400_p2_carry__3_n_10),
        .I2(\icmp_ln674_reg_960_reg[0]_i_3_n_8 ),
        .I3(add_ln289_fu_400_p2_carry__2_n_7),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_10
       (.I0(\valid_bits_fu_106_reg_n_3_[15] ),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_10_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_11
       (.I0(\valid_bits_fu_106_reg_n_3_[14] ),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_11_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_12
       (.I0(\valid_bits_fu_106_reg_n_3_[13] ),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_12_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_13
       (.I0(\valid_bits_fu_106_reg_n_3_[12] ),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_13_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_2
       (.I0(\icmp_ln674_reg_960_reg[0]_i_3_n_9 ),
        .I1(add_ln289_fu_400_p2_carry__2_n_8),
        .I2(\icmp_ln674_reg_960_reg[0]_i_3_n_10 ),
        .I3(add_ln289_fu_400_p2_carry__2_n_9),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_3
       (.I0(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_7),
        .I1(add_ln289_fu_400_p2_carry__2_n_10),
        .I2(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_8),
        .I3(add_ln289_fu_400_p2_carry__1_n_7),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_4
       (.I0(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_9),
        .I1(add_ln289_fu_400_p2_carry__1_n_8),
        .I2(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_10),
        .I3(add_ln289_fu_400_p2_carry__1_n_9),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_5
       (.I0(add_ln289_fu_400_p2_carry__3_n_10),
        .I1(\icmp_ln674_reg_960_reg[0]_i_3_n_7 ),
        .I2(add_ln289_fu_400_p2_carry__2_n_7),
        .I3(\icmp_ln674_reg_960_reg[0]_i_3_n_8 ),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_6
       (.I0(add_ln289_fu_400_p2_carry__2_n_8),
        .I1(\icmp_ln674_reg_960_reg[0]_i_3_n_9 ),
        .I2(add_ln289_fu_400_p2_carry__2_n_9),
        .I3(\icmp_ln674_reg_960_reg[0]_i_3_n_10 ),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_7
       (.I0(add_ln289_fu_400_p2_carry__2_n_10),
        .I1(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_7),
        .I2(add_ln289_fu_400_p2_carry__1_n_7),
        .I3(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_8),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_8
       (.I0(add_ln289_fu_400_p2_carry__1_n_8),
        .I1(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_9),
        .I2(add_ln289_fu_400_p2_carry__1_n_9),
        .I3(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_10),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_1_fu_406_p2_carry__0_i_9
       (.CI(\icmp_ln674_reg_960_reg[0]_i_5_n_3 ),
        .CO({icmp_ln674_1_fu_406_p2_carry__0_i_9_n_3,icmp_ln674_1_fu_406_p2_carry__0_i_9_n_4,icmp_ln674_1_fu_406_p2_carry__0_i_9_n_5,icmp_ln674_1_fu_406_p2_carry__0_i_9_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_406_p2_carry__0_i_9_n_7,icmp_ln674_1_fu_406_p2_carry__0_i_9_n_8,icmp_ln674_1_fu_406_p2_carry__0_i_9_n_9,icmp_ln674_1_fu_406_p2_carry__0_i_9_n_10}),
        .S({icmp_ln674_1_fu_406_p2_carry__0_i_10_n_3,icmp_ln674_1_fu_406_p2_carry__0_i_11_n_3,icmp_ln674_1_fu_406_p2_carry__0_i_12_n_3,icmp_ln674_1_fu_406_p2_carry__0_i_13_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_1_fu_406_p2_carry__1
       (.CI(icmp_ln674_1_fu_406_p2_carry__0_n_3),
        .CO({icmp_ln674_1_fu_406_p2_carry__1_n_3,icmp_ln674_1_fu_406_p2_carry__1_n_4,icmp_ln674_1_fu_406_p2_carry__1_n_5,icmp_ln674_1_fu_406_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln674_1_fu_406_p2_carry__1_i_1_n_3,icmp_ln674_1_fu_406_p2_carry__1_i_2_n_3,icmp_ln674_1_fu_406_p2_carry__1_i_3_n_3,icmp_ln674_1_fu_406_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln674_1_fu_406_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_1_fu_406_p2_carry__1_i_5_n_3,icmp_ln674_1_fu_406_p2_carry__1_i_6_n_3,icmp_ln674_1_fu_406_p2_carry__1_i_7_n_3,icmp_ln674_1_fu_406_p2_carry__1_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_1
       (.I0(\icmp_ln674_reg_960_reg[0]_i_4_n_7 ),
        .I1(add_ln289_fu_400_p2_carry__5_n_10),
        .I2(\icmp_ln674_reg_960_reg[0]_i_4_n_8 ),
        .I3(add_ln289_fu_400_p2_carry__4_n_7),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_10
       (.I0(\valid_bits_fu_106_reg_n_3_[23] ),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_10_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_11
       (.I0(\valid_bits_fu_106_reg_n_3_[22] ),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_11_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_12
       (.I0(\valid_bits_fu_106_reg_n_3_[21] ),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_12_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_13
       (.I0(\valid_bits_fu_106_reg_n_3_[20] ),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_13_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_2
       (.I0(\icmp_ln674_reg_960_reg[0]_i_4_n_9 ),
        .I1(add_ln289_fu_400_p2_carry__4_n_8),
        .I2(\icmp_ln674_reg_960_reg[0]_i_4_n_10 ),
        .I3(add_ln289_fu_400_p2_carry__4_n_9),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_3
       (.I0(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_7),
        .I1(add_ln289_fu_400_p2_carry__4_n_10),
        .I2(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_8),
        .I3(add_ln289_fu_400_p2_carry__3_n_7),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_4
       (.I0(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_9),
        .I1(add_ln289_fu_400_p2_carry__3_n_8),
        .I2(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_10),
        .I3(add_ln289_fu_400_p2_carry__3_n_9),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_5
       (.I0(add_ln289_fu_400_p2_carry__5_n_10),
        .I1(\icmp_ln674_reg_960_reg[0]_i_4_n_7 ),
        .I2(add_ln289_fu_400_p2_carry__4_n_7),
        .I3(\icmp_ln674_reg_960_reg[0]_i_4_n_8 ),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_6
       (.I0(add_ln289_fu_400_p2_carry__4_n_8),
        .I1(\icmp_ln674_reg_960_reg[0]_i_4_n_9 ),
        .I2(add_ln289_fu_400_p2_carry__4_n_9),
        .I3(\icmp_ln674_reg_960_reg[0]_i_4_n_10 ),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_7
       (.I0(add_ln289_fu_400_p2_carry__4_n_10),
        .I1(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_7),
        .I2(add_ln289_fu_400_p2_carry__3_n_7),
        .I3(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_8),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_8
       (.I0(add_ln289_fu_400_p2_carry__3_n_8),
        .I1(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_9),
        .I2(add_ln289_fu_400_p2_carry__3_n_9),
        .I3(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_10),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_1_fu_406_p2_carry__1_i_9
       (.CI(\icmp_ln674_reg_960_reg[0]_i_3_n_3 ),
        .CO({icmp_ln674_1_fu_406_p2_carry__1_i_9_n_3,icmp_ln674_1_fu_406_p2_carry__1_i_9_n_4,icmp_ln674_1_fu_406_p2_carry__1_i_9_n_5,icmp_ln674_1_fu_406_p2_carry__1_i_9_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_406_p2_carry__1_i_9_n_7,icmp_ln674_1_fu_406_p2_carry__1_i_9_n_8,icmp_ln674_1_fu_406_p2_carry__1_i_9_n_9,icmp_ln674_1_fu_406_p2_carry__1_i_9_n_10}),
        .S({icmp_ln674_1_fu_406_p2_carry__1_i_10_n_3,icmp_ln674_1_fu_406_p2_carry__1_i_11_n_3,icmp_ln674_1_fu_406_p2_carry__1_i_12_n_3,icmp_ln674_1_fu_406_p2_carry__1_i_13_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_1_fu_406_p2_carry__2
       (.CI(icmp_ln674_1_fu_406_p2_carry__1_n_3),
        .CO({NLW_icmp_ln674_1_fu_406_p2_carry__2_CO_UNCONNECTED[3:2],icmp_ln674_1_fu_406_p2,icmp_ln674_1_fu_406_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln674_1_fu_406_p2_carry__2_i_1_n_3,icmp_ln674_1_fu_406_p2_carry__2_i_2_n_3}),
        .O(NLW_icmp_ln674_1_fu_406_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln674_1_fu_406_p2_carry__2_i_3_n_3,icmp_ln674_1_fu_406_p2_carry__2_i_4_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry__2_i_1
       (.I0(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_7),
        .I1(add_ln289_fu_400_p2_carry__6_n_10),
        .I2(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_8),
        .I3(add_ln289_fu_400_p2_carry__5_n_7),
        .O(icmp_ln674_1_fu_406_p2_carry__2_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry__2_i_2
       (.I0(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_9),
        .I1(add_ln289_fu_400_p2_carry__5_n_8),
        .I2(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_10),
        .I3(add_ln289_fu_400_p2_carry__5_n_9),
        .O(icmp_ln674_1_fu_406_p2_carry__2_i_2_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry__2_i_3
       (.I0(add_ln289_fu_400_p2_carry__6_n_10),
        .I1(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_7),
        .I2(add_ln289_fu_400_p2_carry__5_n_7),
        .I3(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_8),
        .O(icmp_ln674_1_fu_406_p2_carry__2_i_3_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry__2_i_4
       (.I0(add_ln289_fu_400_p2_carry__5_n_8),
        .I1(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_9),
        .I2(add_ln289_fu_400_p2_carry__5_n_9),
        .I3(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_10),
        .O(icmp_ln674_1_fu_406_p2_carry__2_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_1_fu_406_p2_carry__2_i_5
       (.CI(\icmp_ln674_reg_960_reg[0]_i_4_n_3 ),
        .CO({NLW_icmp_ln674_1_fu_406_p2_carry__2_i_5_CO_UNCONNECTED[3],icmp_ln674_1_fu_406_p2_carry__2_i_5_n_4,icmp_ln674_1_fu_406_p2_carry__2_i_5_n_5,icmp_ln674_1_fu_406_p2_carry__2_i_5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_406_p2_carry__2_i_5_n_7,icmp_ln674_1_fu_406_p2_carry__2_i_5_n_8,icmp_ln674_1_fu_406_p2_carry__2_i_5_n_9,icmp_ln674_1_fu_406_p2_carry__2_i_5_n_10}),
        .S({icmp_ln674_1_fu_406_p2_carry__2_i_6_n_3,icmp_ln674_1_fu_406_p2_carry__2_i_7_n_3,icmp_ln674_1_fu_406_p2_carry__2_i_8_n_3,icmp_ln674_1_fu_406_p2_carry__2_i_9_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__2_i_6
       (.I0(\valid_bits_fu_106_reg_n_3_[31] ),
        .O(icmp_ln674_1_fu_406_p2_carry__2_i_6_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__2_i_7
       (.I0(\valid_bits_fu_106_reg_n_3_[30] ),
        .O(icmp_ln674_1_fu_406_p2_carry__2_i_7_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__2_i_8
       (.I0(\valid_bits_fu_106_reg_n_3_[29] ),
        .O(icmp_ln674_1_fu_406_p2_carry__2_i_8_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__2_i_9
       (.I0(\valid_bits_fu_106_reg_n_3_[28] ),
        .O(icmp_ln674_1_fu_406_p2_carry__2_i_9_n_3));
  LUT3 #(
    .INIT(8'h20)) 
    icmp_ln674_1_fu_406_p2_carry_i_1
       (.I0(\valid_bits_fu_106_reg_n_3_[3] ),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[0]),
        .I2(icmp_ln260_reg_913),
        .O(icmp_ln674_1_fu_406_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry_i_2
       (.I0(\icmp_ln674_reg_960_reg[0]_i_5_n_7 ),
        .I1(add_ln289_fu_400_p2_carry__1_n_10),
        .I2(\icmp_ln674_reg_960_reg[0]_i_5_n_8 ),
        .I3(add_ln289_fu_400_p2_carry__0_n_7),
        .O(icmp_ln674_1_fu_406_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry_i_3
       (.I0(\icmp_ln674_reg_960_reg[0]_i_5_n_9 ),
        .I1(add_ln289_fu_400_p2_carry__0_n_8),
        .I2(\icmp_ln674_reg_960_reg[0]_i_5_n_10 ),
        .I3(add_ln289_fu_400_p2_carry__0_n_9),
        .O(icmp_ln674_1_fu_406_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry_i_4
       (.I0(\trunc_ln674_reg_967_reg[5]_i_1_n_7 ),
        .I1(add_ln289_fu_400_p2_carry__0_n_10),
        .I2(\trunc_ln674_reg_967_reg[5]_i_1_n_8 ),
        .I3(add_ln289_fu_400_p2_carry_n_7),
        .O(icmp_ln674_1_fu_406_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry_i_5
       (.I0(\trunc_ln674_reg_967_reg[5]_i_1_n_9 ),
        .I1(add_ln289_fu_400_p2_carry_n_8),
        .I2(\trunc_ln674_reg_967_reg[5]_i_1_n_10 ),
        .I3(add_ln289_fu_400_p2_carry_n_9),
        .O(icmp_ln674_1_fu_406_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry_i_6
       (.I0(add_ln289_fu_400_p2_carry__1_n_10),
        .I1(\icmp_ln674_reg_960_reg[0]_i_5_n_7 ),
        .I2(add_ln289_fu_400_p2_carry__0_n_7),
        .I3(\icmp_ln674_reg_960_reg[0]_i_5_n_8 ),
        .O(icmp_ln674_1_fu_406_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry_i_7
       (.I0(add_ln289_fu_400_p2_carry__0_n_8),
        .I1(\icmp_ln674_reg_960_reg[0]_i_5_n_9 ),
        .I2(add_ln289_fu_400_p2_carry__0_n_9),
        .I3(\icmp_ln674_reg_960_reg[0]_i_5_n_10 ),
        .O(icmp_ln674_1_fu_406_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry_i_8
       (.I0(add_ln289_fu_400_p2_carry__0_n_10),
        .I1(\trunc_ln674_reg_967_reg[5]_i_1_n_7 ),
        .I2(add_ln289_fu_400_p2_carry_n_7),
        .I3(\trunc_ln674_reg_967_reg[5]_i_1_n_8 ),
        .O(icmp_ln674_1_fu_406_p2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry_i_9
       (.I0(add_ln289_fu_400_p2_carry_n_8),
        .I1(\trunc_ln674_reg_967_reg[5]_i_1_n_9 ),
        .I2(add_ln289_fu_400_p2_carry_n_9),
        .I3(\trunc_ln674_reg_967_reg[5]_i_1_n_10 ),
        .O(icmp_ln674_1_fu_406_p2_carry_i_9_n_3));
  LUT4 #(
    .INIT(16'h0400)) 
    \icmp_ln674_1_reg_929[0]_i_1 
       (.I0(icmp_ln276_fu_388_p2),
        .I1(icmp_ln251_reg_909),
        .I2(internal_empty_n_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(icmp_ln674_1_reg_9290));
  FDRE \icmp_ln674_1_reg_929_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_9290),
        .D(icmp_ln674_1_fu_406_p2),
        .Q(icmp_ln674_1_reg_929),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln674_reg_960[0]_i_1 
       (.I0(\icmp_ln674_reg_960[0]_i_2_n_3 ),
        .I1(\icmp_ln674_reg_960_reg[0]_i_3_n_8 ),
        .I2(\icmp_ln674_reg_960_reg[0]_i_4_n_7 ),
        .I3(\icmp_ln674_reg_960_reg[0]_i_5_n_7 ),
        .I4(\icmp_ln674_reg_960[0]_i_6_n_3 ),
        .I5(\icmp_ln674_reg_960[0]_i_7_n_3 ),
        .O(icmp_ln674_fu_454_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_10 
       (.I0(\valid_bits_fu_106_reg_n_3_[18] ),
        .O(\icmp_ln674_reg_960[0]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_11 
       (.I0(\valid_bits_fu_106_reg_n_3_[17] ),
        .O(\icmp_ln674_reg_960[0]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_12 
       (.I0(\valid_bits_fu_106_reg_n_3_[16] ),
        .O(\icmp_ln674_reg_960[0]_i_12_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_13 
       (.I0(\valid_bits_fu_106_reg_n_3_[27] ),
        .O(\icmp_ln674_reg_960[0]_i_13_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_14 
       (.I0(\valid_bits_fu_106_reg_n_3_[26] ),
        .O(\icmp_ln674_reg_960[0]_i_14_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_15 
       (.I0(\valid_bits_fu_106_reg_n_3_[25] ),
        .O(\icmp_ln674_reg_960[0]_i_15_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_16 
       (.I0(\valid_bits_fu_106_reg_n_3_[24] ),
        .O(\icmp_ln674_reg_960[0]_i_16_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_17 
       (.I0(\valid_bits_fu_106_reg_n_3_[11] ),
        .O(\icmp_ln674_reg_960[0]_i_17_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_18 
       (.I0(\valid_bits_fu_106_reg_n_3_[10] ),
        .O(\icmp_ln674_reg_960[0]_i_18_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_19 
       (.I0(\valid_bits_fu_106_reg_n_3_[9] ),
        .O(\icmp_ln674_reg_960[0]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln674_reg_960[0]_i_2 
       (.I0(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_10),
        .I1(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_9),
        .I2(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_7),
        .I3(\icmp_ln674_reg_960_reg[0]_i_4_n_10 ),
        .I4(\icmp_ln674_reg_960[0]_i_8_n_3 ),
        .O(\icmp_ln674_reg_960[0]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_20 
       (.I0(\valid_bits_fu_106_reg_n_3_[8] ),
        .O(\icmp_ln674_reg_960[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln674_reg_960[0]_i_21 
       (.I0(\icmp_ln674_reg_960_reg[0]_i_5_n_8 ),
        .I1(\trunc_ln674_reg_967_reg[5]_i_1_n_7 ),
        .I2(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_9),
        .I3(\icmp_ln674_reg_960_reg[0]_i_3_n_7 ),
        .O(\icmp_ln674_reg_960[0]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln674_reg_960[0]_i_22 
       (.I0(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_7),
        .I1(\trunc_ln674_reg_967_reg[5]_i_1_n_9 ),
        .I2(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_7),
        .I3(\icmp_ln674_reg_960_reg[0]_i_5_n_9 ),
        .O(\icmp_ln674_reg_960[0]_i_22_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln674_reg_960[0]_i_6 
       (.I0(\trunc_ln674_reg_967_reg[5]_i_1_n_8 ),
        .I1(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_8),
        .I2(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_10),
        .I3(\icmp_ln674_reg_960_reg[0]_i_4_n_8 ),
        .I4(\icmp_ln674_reg_960[0]_i_21_n_3 ),
        .O(\icmp_ln674_reg_960[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln674_reg_960[0]_i_7 
       (.I0(\icmp_ln674_reg_960_reg[0]_i_3_n_9 ),
        .I1(\icmp_ln674_reg_960_reg[0]_i_4_n_9 ),
        .I2(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_9),
        .I3(\icmp_ln674_reg_960_reg[0]_i_3_n_10 ),
        .I4(\icmp_ln674_reg_960[0]_i_22_n_3 ),
        .O(\icmp_ln674_reg_960[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln674_reg_960[0]_i_8 
       (.I0(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_10),
        .I1(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_8),
        .I2(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_8),
        .I3(\icmp_ln674_reg_960_reg[0]_i_5_n_10 ),
        .O(\icmp_ln674_reg_960[0]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_9 
       (.I0(\valid_bits_fu_106_reg_n_3_[19] ),
        .O(\icmp_ln674_reg_960[0]_i_9_n_3 ));
  FDRE \icmp_ln674_reg_960_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9500),
        .D(icmp_ln674_fu_454_p2),
        .Q(icmp_ln674_reg_960),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln674_reg_960_reg[0]_i_3 
       (.CI(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_3),
        .CO({\icmp_ln674_reg_960_reg[0]_i_3_n_3 ,\icmp_ln674_reg_960_reg[0]_i_3_n_4 ,\icmp_ln674_reg_960_reg[0]_i_3_n_5 ,\icmp_ln674_reg_960_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\icmp_ln674_reg_960_reg[0]_i_3_n_7 ,\icmp_ln674_reg_960_reg[0]_i_3_n_8 ,\icmp_ln674_reg_960_reg[0]_i_3_n_9 ,\icmp_ln674_reg_960_reg[0]_i_3_n_10 }),
        .S({\icmp_ln674_reg_960[0]_i_9_n_3 ,\icmp_ln674_reg_960[0]_i_10_n_3 ,\icmp_ln674_reg_960[0]_i_11_n_3 ,\icmp_ln674_reg_960[0]_i_12_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln674_reg_960_reg[0]_i_4 
       (.CI(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_3),
        .CO({\icmp_ln674_reg_960_reg[0]_i_4_n_3 ,\icmp_ln674_reg_960_reg[0]_i_4_n_4 ,\icmp_ln674_reg_960_reg[0]_i_4_n_5 ,\icmp_ln674_reg_960_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\icmp_ln674_reg_960_reg[0]_i_4_n_7 ,\icmp_ln674_reg_960_reg[0]_i_4_n_8 ,\icmp_ln674_reg_960_reg[0]_i_4_n_9 ,\icmp_ln674_reg_960_reg[0]_i_4_n_10 }),
        .S({\icmp_ln674_reg_960[0]_i_13_n_3 ,\icmp_ln674_reg_960[0]_i_14_n_3 ,\icmp_ln674_reg_960[0]_i_15_n_3 ,\icmp_ln674_reg_960[0]_i_16_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln674_reg_960_reg[0]_i_5 
       (.CI(\trunc_ln674_reg_967_reg[5]_i_1_n_3 ),
        .CO({\icmp_ln674_reg_960_reg[0]_i_5_n_3 ,\icmp_ln674_reg_960_reg[0]_i_5_n_4 ,\icmp_ln674_reg_960_reg[0]_i_5_n_5 ,\icmp_ln674_reg_960_reg[0]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\icmp_ln674_reg_960_reg[0]_i_5_n_7 ,\icmp_ln674_reg_960_reg[0]_i_5_n_8 ,\icmp_ln674_reg_960_reg[0]_i_5_n_9 ,\icmp_ln674_reg_960_reg[0]_i_5_n_10 }),
        .S({\icmp_ln674_reg_960[0]_i_17_n_3 ,\icmp_ln674_reg_960[0]_i_18_n_3 ,\icmp_ln674_reg_960[0]_i_19_n_3 ,\icmp_ln674_reg_960[0]_i_20_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    internal_full_n_i_2
       (.I0(icmp_ln276_reg_925),
        .I1(icmp_ln251_reg_909_pp0_iter1_reg),
        .I2(icmp_ln280_reg_974),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(internal_empty_n_reg),
        .O(\icmp_ln276_reg_925_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \last_N_size_reg_884[5]_i_2 
       (.I0(shl_ln_fu_302_p3[3]),
        .O(\last_N_size_reg_884[5]_i_2_n_3 ));
  FDRE \last_N_size_reg_884_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[7]),
        .Q(\last_N_size_reg_884_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[8]),
        .Q(\last_N_size_reg_884_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[9]),
        .Q(\last_N_size_reg_884_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[10]),
        .Q(\last_N_size_reg_884_reg_n_3_[13] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_884_reg[13]_i_1 
       (.CI(\last_N_size_reg_884_reg[9]_i_1_n_3 ),
        .CO({\last_N_size_reg_884_reg[13]_i_1_n_3 ,\last_N_size_reg_884_reg[13]_i_1_n_4 ,\last_N_size_reg_884_reg[13]_i_1_n_5 ,\last_N_size_reg_884_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[10:7]),
        .S(shl_ln_fu_302_p3[13:10]));
  FDRE \last_N_size_reg_884_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[11]),
        .Q(\last_N_size_reg_884_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[12]),
        .Q(\last_N_size_reg_884_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[13]),
        .Q(\last_N_size_reg_884_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[14]),
        .Q(\last_N_size_reg_884_reg_n_3_[17] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_884_reg[17]_i_1 
       (.CI(\last_N_size_reg_884_reg[13]_i_1_n_3 ),
        .CO({\last_N_size_reg_884_reg[17]_i_1_n_3 ,\last_N_size_reg_884_reg[17]_i_1_n_4 ,\last_N_size_reg_884_reg[17]_i_1_n_5 ,\last_N_size_reg_884_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[14:11]),
        .S(shl_ln_fu_302_p3[17:14]));
  FDRE \last_N_size_reg_884_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[15]),
        .Q(\last_N_size_reg_884_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[16]),
        .Q(\last_N_size_reg_884_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[17]),
        .Q(\last_N_size_reg_884_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[18]),
        .Q(\last_N_size_reg_884_reg_n_3_[21] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_884_reg[21]_i_1 
       (.CI(\last_N_size_reg_884_reg[17]_i_1_n_3 ),
        .CO({\last_N_size_reg_884_reg[21]_i_1_n_3 ,\last_N_size_reg_884_reg[21]_i_1_n_4 ,\last_N_size_reg_884_reg[21]_i_1_n_5 ,\last_N_size_reg_884_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[18:15]),
        .S(shl_ln_fu_302_p3[21:18]));
  FDRE \last_N_size_reg_884_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[19]),
        .Q(\last_N_size_reg_884_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[20]),
        .Q(\last_N_size_reg_884_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[21]),
        .Q(\last_N_size_reg_884_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[22]),
        .Q(\last_N_size_reg_884_reg_n_3_[25] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_884_reg[25]_i_1 
       (.CI(\last_N_size_reg_884_reg[21]_i_1_n_3 ),
        .CO({\last_N_size_reg_884_reg[25]_i_1_n_3 ,\last_N_size_reg_884_reg[25]_i_1_n_4 ,\last_N_size_reg_884_reg[25]_i_1_n_5 ,\last_N_size_reg_884_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[22:19]),
        .S(shl_ln_fu_302_p3[25:22]));
  FDRE \last_N_size_reg_884_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[23]),
        .Q(\last_N_size_reg_884_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[24]),
        .Q(\last_N_size_reg_884_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[25]),
        .Q(\last_N_size_reg_884_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[26]),
        .Q(\last_N_size_reg_884_reg_n_3_[29] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_884_reg[29]_i_1 
       (.CI(\last_N_size_reg_884_reg[25]_i_1_n_3 ),
        .CO({\last_N_size_reg_884_reg[29]_i_1_n_3 ,\last_N_size_reg_884_reg[29]_i_1_n_4 ,\last_N_size_reg_884_reg[29]_i_1_n_5 ,\last_N_size_reg_884_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[26:23]),
        .S(shl_ln_fu_302_p3[29:26]));
  FDRE \last_N_size_reg_884_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[27]),
        .Q(\last_N_size_reg_884_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[28]),
        .Q(\last_N_size_reg_884_reg_n_3_[31] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_884_reg[31]_i_1 
       (.CI(\last_N_size_reg_884_reg[29]_i_1_n_3 ),
        .CO({\NLW_last_N_size_reg_884_reg[31]_i_1_CO_UNCONNECTED [3:1],\last_N_size_reg_884_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_last_N_size_reg_884_reg[31]_i_1_O_UNCONNECTED [3:2],p_0_in[28:27]}),
        .S({1'b0,1'b0,shl_ln_fu_302_p3[31:30]}));
  FDRE \last_N_size_reg_884_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[0]),
        .Q(\last_N_size_reg_884_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[1]),
        .Q(\last_N_size_reg_884_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[2]),
        .Q(\last_N_size_reg_884_reg_n_3_[5] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_884_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\last_N_size_reg_884_reg[5]_i_1_n_3 ,\last_N_size_reg_884_reg[5]_i_1_n_4 ,\last_N_size_reg_884_reg[5]_i_1_n_5 ,\last_N_size_reg_884_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,shl_ln_fu_302_p3[3],1'b0}),
        .O({p_0_in[2:0],\NLW_last_N_size_reg_884_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({shl_ln_fu_302_p3[5:4],\last_N_size_reg_884[5]_i_2_n_3 ,1'b0}));
  FDRE \last_N_size_reg_884_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[3]),
        .Q(\last_N_size_reg_884_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[4]),
        .Q(\last_N_size_reg_884_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[5]),
        .Q(\last_N_size_reg_884_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[6]),
        .Q(\last_N_size_reg_884_reg_n_3_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_884_reg[9]_i_1 
       (.CI(\last_N_size_reg_884_reg[5]_i_1_n_3 ),
        .CO({\last_N_size_reg_884_reg[9]_i_1_n_3 ,\last_N_size_reg_884_reg[9]_i_1_n_4 ,\last_N_size_reg_884_reg[9]_i_1_n_5 ,\last_N_size_reg_884_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[6:3]),
        .S(shl_ln_fu_302_p3[9:6]));
  FDRE \loop_count_reg_873_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_34),
        .Q(in_size_bits_fu_231_p2[3]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_24),
        .Q(in_size_bits_fu_231_p2[13]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_23),
        .Q(in_size_bits_fu_231_p2[14]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_22),
        .Q(in_size_bits_fu_231_p2[15]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_21),
        .Q(in_size_bits_fu_231_p2[16]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_20),
        .Q(in_size_bits_fu_231_p2[17]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_19),
        .Q(in_size_bits_fu_231_p2[18]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [16]),
        .Q(in_size_bits_fu_231_p2[19]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [17]),
        .Q(in_size_bits_fu_231_p2[20]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [18]),
        .Q(in_size_bits_fu_231_p2[21]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [19]),
        .Q(in_size_bits_fu_231_p2[22]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_33),
        .Q(in_size_bits_fu_231_p2[4]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [20]),
        .Q(in_size_bits_fu_231_p2[23]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [21]),
        .Q(in_size_bits_fu_231_p2[24]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [22]),
        .Q(in_size_bits_fu_231_p2[25]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [23]),
        .Q(in_size_bits_fu_231_p2[26]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [24]),
        .Q(in_size_bits_fu_231_p2[27]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [25]),
        .Q(in_size_bits_fu_231_p2[28]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [26]),
        .Q(in_size_bits_fu_231_p2[29]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [27]),
        .Q(in_size_bits_fu_231_p2[30]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [28]),
        .Q(in_size_bits_fu_231_p2[31]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [29]),
        .Q(\loop_count_reg_873_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_32),
        .Q(in_size_bits_fu_231_p2[5]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [30]),
        .Q(\loop_count_reg_873_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [31]),
        .Q(\loop_count_reg_873_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_31),
        .Q(in_size_bits_fu_231_p2[6]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_30),
        .Q(in_size_bits_fu_231_p2[7]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_29),
        .Q(in_size_bits_fu_231_p2[8]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_28),
        .Q(in_size_bits_fu_231_p2[9]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_27),
        .Q(in_size_bits_fu_231_p2[10]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_26),
        .Q(in_size_bits_fu_231_p2[11]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_25),
        .Q(in_size_bits_fu_231_p2[12]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[0]_i_1 
       (.I0(tmp_14_fu_589_p4[7]),
        .I1(tmp_14_fu_589_p4[23]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_14_fu_589_p4[15]),
        .I4(trunc_ln674_2_reg_936[4]),
        .I5(tmp_14_fu_589_p4[31]),
        .O(\lshr_ln674_4_reg_1010[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[1]_i_2 
       (.I0(tmp_14_fu_589_p4[6]),
        .I1(tmp_14_fu_589_p4[22]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_14_fu_589_p4[14]),
        .I4(trunc_ln674_2_reg_936[4]),
        .I5(tmp_14_fu_589_p4[30]),
        .O(\lshr_ln674_4_reg_1010[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[1]_i_3 
       (.I0(tmp_14_fu_589_p4[8]),
        .I1(tmp_14_fu_589_p4[24]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_14_fu_589_p4[16]),
        .I4(trunc_ln674_2_reg_936[4]),
        .O(\lshr_ln674_4_reg_1010[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[2]_i_2 
       (.I0(tmp_14_fu_589_p4[5]),
        .I1(tmp_14_fu_589_p4[21]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_14_fu_589_p4[13]),
        .I4(trunc_ln674_2_reg_936[4]),
        .I5(tmp_14_fu_589_p4[29]),
        .O(\lshr_ln674_4_reg_1010[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[2]_i_3 
       (.I0(tmp_14_fu_589_p4[9]),
        .I1(tmp_14_fu_589_p4[25]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_14_fu_589_p4[17]),
        .I4(trunc_ln674_2_reg_936[4]),
        .O(\lshr_ln674_4_reg_1010[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[3]_i_2 
       (.I0(tmp_14_fu_589_p4[4]),
        .I1(tmp_14_fu_589_p4[20]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_14_fu_589_p4[12]),
        .I4(trunc_ln674_2_reg_936[4]),
        .I5(tmp_14_fu_589_p4[28]),
        .O(\lshr_ln674_4_reg_1010[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[3]_i_3 
       (.I0(tmp_14_fu_589_p4[10]),
        .I1(tmp_14_fu_589_p4[26]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_14_fu_589_p4[18]),
        .I4(trunc_ln674_2_reg_936[4]),
        .O(\lshr_ln674_4_reg_1010[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hEFEAF5554540A000)) 
    \lshr_ln674_4_reg_1010[4]_i_1 
       (.I0(icmp_ln674_1_reg_929),
        .I1(tmp_14_fu_589_p4[3]),
        .I2(trunc_ln674_2_reg_936[4]),
        .I3(tmp_14_fu_589_p4[19]),
        .I4(trunc_ln674_2_reg_936[3]),
        .I5(\lshr_ln674_4_reg_1010[4]_i_2_n_3 ),
        .O(\lshr_ln674_4_reg_1010[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_4_reg_1010[4]_i_2 
       (.I0(tmp_14_fu_589_p4[11]),
        .I1(trunc_ln674_2_reg_936[4]),
        .I2(tmp_14_fu_589_p4[27]),
        .O(\lshr_ln674_4_reg_1010[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[5]_i_2 
       (.I0(tmp_14_fu_589_p4[2]),
        .I1(tmp_14_fu_589_p4[18]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_14_fu_589_p4[10]),
        .I4(trunc_ln674_2_reg_936[4]),
        .I5(tmp_14_fu_589_p4[26]),
        .O(\lshr_ln674_4_reg_1010[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[5]_i_3 
       (.I0(tmp_14_fu_589_p4[12]),
        .I1(tmp_14_fu_589_p4[28]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_14_fu_589_p4[20]),
        .I4(trunc_ln674_2_reg_936[4]),
        .O(\lshr_ln674_4_reg_1010[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[6]_i_2 
       (.I0(tmp_14_fu_589_p4[1]),
        .I1(tmp_14_fu_589_p4[17]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_14_fu_589_p4[9]),
        .I4(trunc_ln674_2_reg_936[4]),
        .I5(tmp_14_fu_589_p4[25]),
        .O(\lshr_ln674_4_reg_1010[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[6]_i_3 
       (.I0(tmp_14_fu_589_p4[13]),
        .I1(tmp_14_fu_589_p4[29]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_14_fu_589_p4[21]),
        .I4(trunc_ln674_2_reg_936[4]),
        .O(\lshr_ln674_4_reg_1010[6]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \lshr_ln674_4_reg_1010[7]_i_1 
       (.I0(internal_empty_n_reg),
        .I1(icmp_ln251_reg_909_pp0_iter1_reg),
        .I2(icmp_ln276_reg_925),
        .I3(trunc_ln674_2_reg_936[5]),
        .O(\lshr_ln674_4_reg_1010[7]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h04)) 
    \lshr_ln674_4_reg_1010[7]_i_2 
       (.I0(internal_empty_n_reg),
        .I1(icmp_ln251_reg_909_pp0_iter1_reg),
        .I2(icmp_ln276_reg_925),
        .O(lshr_ln674_4_reg_10100));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[7]_i_4 
       (.I0(tmp_14_fu_589_p4[0]),
        .I1(tmp_14_fu_589_p4[16]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_14_fu_589_p4[8]),
        .I4(trunc_ln674_2_reg_936[4]),
        .I5(tmp_14_fu_589_p4[24]),
        .O(\lshr_ln674_4_reg_1010[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[7]_i_5 
       (.I0(tmp_14_fu_589_p4[14]),
        .I1(tmp_14_fu_589_p4[30]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_14_fu_589_p4[22]),
        .I4(trunc_ln674_2_reg_936[4]),
        .O(\lshr_ln674_4_reg_1010[7]_i_5_n_3 ));
  FDRE \lshr_ln674_4_reg_1010_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(\lshr_ln674_4_reg_1010[0]_i_1_n_3 ),
        .Q(lshr_ln674_4_reg_1010[0]),
        .R(\lshr_ln674_4_reg_1010[7]_i_1_n_3 ));
  FDRE \lshr_ln674_4_reg_1010_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(\lshr_ln674_4_reg_1010_reg[1]_i_1_n_3 ),
        .Q(lshr_ln674_4_reg_1010[1]),
        .R(\lshr_ln674_4_reg_1010[7]_i_1_n_3 ));
  MUXF7 \lshr_ln674_4_reg_1010_reg[1]_i_1 
       (.I0(\lshr_ln674_4_reg_1010[1]_i_2_n_3 ),
        .I1(\lshr_ln674_4_reg_1010[1]_i_3_n_3 ),
        .O(\lshr_ln674_4_reg_1010_reg[1]_i_1_n_3 ),
        .S(icmp_ln674_1_reg_929));
  FDRE \lshr_ln674_4_reg_1010_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(\lshr_ln674_4_reg_1010_reg[2]_i_1_n_3 ),
        .Q(lshr_ln674_4_reg_1010[2]),
        .R(\lshr_ln674_4_reg_1010[7]_i_1_n_3 ));
  MUXF7 \lshr_ln674_4_reg_1010_reg[2]_i_1 
       (.I0(\lshr_ln674_4_reg_1010[2]_i_2_n_3 ),
        .I1(\lshr_ln674_4_reg_1010[2]_i_3_n_3 ),
        .O(\lshr_ln674_4_reg_1010_reg[2]_i_1_n_3 ),
        .S(icmp_ln674_1_reg_929));
  FDRE \lshr_ln674_4_reg_1010_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(\lshr_ln674_4_reg_1010_reg[3]_i_1_n_3 ),
        .Q(lshr_ln674_4_reg_1010[3]),
        .R(\lshr_ln674_4_reg_1010[7]_i_1_n_3 ));
  MUXF7 \lshr_ln674_4_reg_1010_reg[3]_i_1 
       (.I0(\lshr_ln674_4_reg_1010[3]_i_2_n_3 ),
        .I1(\lshr_ln674_4_reg_1010[3]_i_3_n_3 ),
        .O(\lshr_ln674_4_reg_1010_reg[3]_i_1_n_3 ),
        .S(icmp_ln674_1_reg_929));
  FDRE \lshr_ln674_4_reg_1010_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(\lshr_ln674_4_reg_1010[4]_i_1_n_3 ),
        .Q(lshr_ln674_4_reg_1010[4]),
        .R(\lshr_ln674_4_reg_1010[7]_i_1_n_3 ));
  FDRE \lshr_ln674_4_reg_1010_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(\lshr_ln674_4_reg_1010_reg[5]_i_1_n_3 ),
        .Q(lshr_ln674_4_reg_1010[5]),
        .R(\lshr_ln674_4_reg_1010[7]_i_1_n_3 ));
  MUXF7 \lshr_ln674_4_reg_1010_reg[5]_i_1 
       (.I0(\lshr_ln674_4_reg_1010[5]_i_2_n_3 ),
        .I1(\lshr_ln674_4_reg_1010[5]_i_3_n_3 ),
        .O(\lshr_ln674_4_reg_1010_reg[5]_i_1_n_3 ),
        .S(icmp_ln674_1_reg_929));
  FDRE \lshr_ln674_4_reg_1010_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(\lshr_ln674_4_reg_1010_reg[6]_i_1_n_3 ),
        .Q(lshr_ln674_4_reg_1010[6]),
        .R(\lshr_ln674_4_reg_1010[7]_i_1_n_3 ));
  MUXF7 \lshr_ln674_4_reg_1010_reg[6]_i_1 
       (.I0(\lshr_ln674_4_reg_1010[6]_i_2_n_3 ),
        .I1(\lshr_ln674_4_reg_1010[6]_i_3_n_3 ),
        .O(\lshr_ln674_4_reg_1010_reg[6]_i_1_n_3 ),
        .S(icmp_ln674_1_reg_929));
  FDRE \lshr_ln674_4_reg_1010_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(\lshr_ln674_4_reg_1010_reg[7]_i_3_n_3 ),
        .Q(lshr_ln674_4_reg_1010[7]),
        .R(\lshr_ln674_4_reg_1010[7]_i_1_n_3 ));
  MUXF7 \lshr_ln674_4_reg_1010_reg[7]_i_3 
       (.I0(\lshr_ln674_4_reg_1010[7]_i_4_n_3 ),
        .I1(\lshr_ln674_4_reg_1010[7]_i_5_n_3 ),
        .O(\lshr_ln674_4_reg_1010_reg[7]_i_3_n_3 ),
        .S(icmp_ln674_1_reg_929));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1020[0]_i_1 
       (.I0(tmp_14_fu_589_p4[7]),
        .I1(tmp_14_fu_589_p4[23]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_14_fu_589_p4[15]),
        .I4(trunc_ln674_reg_967[4]),
        .I5(tmp_14_fu_589_p4[31]),
        .O(\lshr_ln674_reg_1020[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1020[1]_i_2 
       (.I0(tmp_14_fu_589_p4[6]),
        .I1(tmp_14_fu_589_p4[22]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_14_fu_589_p4[14]),
        .I4(trunc_ln674_reg_967[4]),
        .I5(tmp_14_fu_589_p4[30]),
        .O(\lshr_ln674_reg_1020[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_reg_1020[1]_i_3 
       (.I0(tmp_14_fu_589_p4[8]),
        .I1(tmp_14_fu_589_p4[24]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_14_fu_589_p4[16]),
        .I4(trunc_ln674_reg_967[4]),
        .O(\lshr_ln674_reg_1020[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1020[2]_i_2 
       (.I0(tmp_14_fu_589_p4[5]),
        .I1(tmp_14_fu_589_p4[21]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_14_fu_589_p4[13]),
        .I4(trunc_ln674_reg_967[4]),
        .I5(tmp_14_fu_589_p4[29]),
        .O(\lshr_ln674_reg_1020[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_reg_1020[2]_i_3 
       (.I0(tmp_14_fu_589_p4[9]),
        .I1(tmp_14_fu_589_p4[25]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_14_fu_589_p4[17]),
        .I4(trunc_ln674_reg_967[4]),
        .O(\lshr_ln674_reg_1020[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1020[3]_i_2 
       (.I0(tmp_14_fu_589_p4[4]),
        .I1(tmp_14_fu_589_p4[20]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_14_fu_589_p4[12]),
        .I4(trunc_ln674_reg_967[4]),
        .I5(tmp_14_fu_589_p4[28]),
        .O(\lshr_ln674_reg_1020[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_reg_1020[3]_i_3 
       (.I0(tmp_14_fu_589_p4[10]),
        .I1(tmp_14_fu_589_p4[26]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_14_fu_589_p4[18]),
        .I4(trunc_ln674_reg_967[4]),
        .O(\lshr_ln674_reg_1020[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hEFEAF5554540A000)) 
    \lshr_ln674_reg_1020[4]_i_1 
       (.I0(icmp_ln674_reg_960),
        .I1(tmp_14_fu_589_p4[3]),
        .I2(trunc_ln674_reg_967[4]),
        .I3(tmp_14_fu_589_p4[19]),
        .I4(trunc_ln414_reg_991),
        .I5(\lshr_ln674_reg_1020[4]_i_2_n_3 ),
        .O(\lshr_ln674_reg_1020[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_reg_1020[4]_i_2 
       (.I0(tmp_14_fu_589_p4[11]),
        .I1(trunc_ln674_reg_967[4]),
        .I2(tmp_14_fu_589_p4[27]),
        .O(\lshr_ln674_reg_1020[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1020[5]_i_2 
       (.I0(tmp_14_fu_589_p4[2]),
        .I1(tmp_14_fu_589_p4[18]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_14_fu_589_p4[10]),
        .I4(trunc_ln674_reg_967[4]),
        .I5(tmp_14_fu_589_p4[26]),
        .O(\lshr_ln674_reg_1020[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_reg_1020[5]_i_3 
       (.I0(tmp_14_fu_589_p4[12]),
        .I1(tmp_14_fu_589_p4[28]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_14_fu_589_p4[20]),
        .I4(trunc_ln674_reg_967[4]),
        .O(\lshr_ln674_reg_1020[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1020[6]_i_2 
       (.I0(tmp_14_fu_589_p4[1]),
        .I1(tmp_14_fu_589_p4[17]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_14_fu_589_p4[9]),
        .I4(trunc_ln674_reg_967[4]),
        .I5(tmp_14_fu_589_p4[25]),
        .O(\lshr_ln674_reg_1020[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_reg_1020[6]_i_3 
       (.I0(tmp_14_fu_589_p4[13]),
        .I1(tmp_14_fu_589_p4[29]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_14_fu_589_p4[21]),
        .I4(trunc_ln674_reg_967[4]),
        .O(\lshr_ln674_reg_1020[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \lshr_ln674_reg_1020[7]_i_1 
       (.I0(\icmp_ln277_reg_950_reg_n_3_[0] ),
        .I1(internal_empty_n_reg),
        .I2(icmp_ln276_reg_925),
        .I3(icmp_ln251_reg_909_pp0_iter1_reg),
        .I4(trunc_ln674_reg_967[5]),
        .O(\lshr_ln674_reg_1020[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1020[7]_i_3 
       (.I0(tmp_14_fu_589_p4[0]),
        .I1(tmp_14_fu_589_p4[16]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_14_fu_589_p4[8]),
        .I4(trunc_ln674_reg_967[4]),
        .I5(tmp_14_fu_589_p4[24]),
        .O(\lshr_ln674_reg_1020[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_reg_1020[7]_i_4 
       (.I0(tmp_14_fu_589_p4[14]),
        .I1(tmp_14_fu_589_p4[30]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_14_fu_589_p4[22]),
        .I4(trunc_ln674_reg_967[4]),
        .O(\lshr_ln674_reg_1020[7]_i_4_n_3 ));
  FDRE \lshr_ln674_reg_1020_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\lshr_ln674_reg_1020[0]_i_1_n_3 ),
        .Q(lshr_ln674_reg_1020[0]),
        .R(\lshr_ln674_reg_1020[7]_i_1_n_3 ));
  FDRE \lshr_ln674_reg_1020_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\lshr_ln674_reg_1020_reg[1]_i_1_n_3 ),
        .Q(lshr_ln674_reg_1020[1]),
        .R(\lshr_ln674_reg_1020[7]_i_1_n_3 ));
  MUXF7 \lshr_ln674_reg_1020_reg[1]_i_1 
       (.I0(\lshr_ln674_reg_1020[1]_i_2_n_3 ),
        .I1(\lshr_ln674_reg_1020[1]_i_3_n_3 ),
        .O(\lshr_ln674_reg_1020_reg[1]_i_1_n_3 ),
        .S(icmp_ln674_reg_960));
  FDRE \lshr_ln674_reg_1020_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\lshr_ln674_reg_1020_reg[2]_i_1_n_3 ),
        .Q(lshr_ln674_reg_1020[2]),
        .R(\lshr_ln674_reg_1020[7]_i_1_n_3 ));
  MUXF7 \lshr_ln674_reg_1020_reg[2]_i_1 
       (.I0(\lshr_ln674_reg_1020[2]_i_2_n_3 ),
        .I1(\lshr_ln674_reg_1020[2]_i_3_n_3 ),
        .O(\lshr_ln674_reg_1020_reg[2]_i_1_n_3 ),
        .S(icmp_ln674_reg_960));
  FDRE \lshr_ln674_reg_1020_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\lshr_ln674_reg_1020_reg[3]_i_1_n_3 ),
        .Q(lshr_ln674_reg_1020[3]),
        .R(\lshr_ln674_reg_1020[7]_i_1_n_3 ));
  MUXF7 \lshr_ln674_reg_1020_reg[3]_i_1 
       (.I0(\lshr_ln674_reg_1020[3]_i_2_n_3 ),
        .I1(\lshr_ln674_reg_1020[3]_i_3_n_3 ),
        .O(\lshr_ln674_reg_1020_reg[3]_i_1_n_3 ),
        .S(icmp_ln674_reg_960));
  FDRE \lshr_ln674_reg_1020_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\lshr_ln674_reg_1020[4]_i_1_n_3 ),
        .Q(lshr_ln674_reg_1020[4]),
        .R(\lshr_ln674_reg_1020[7]_i_1_n_3 ));
  FDRE \lshr_ln674_reg_1020_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\lshr_ln674_reg_1020_reg[5]_i_1_n_3 ),
        .Q(lshr_ln674_reg_1020[5]),
        .R(\lshr_ln674_reg_1020[7]_i_1_n_3 ));
  MUXF7 \lshr_ln674_reg_1020_reg[5]_i_1 
       (.I0(\lshr_ln674_reg_1020[5]_i_2_n_3 ),
        .I1(\lshr_ln674_reg_1020[5]_i_3_n_3 ),
        .O(\lshr_ln674_reg_1020_reg[5]_i_1_n_3 ),
        .S(icmp_ln674_reg_960));
  FDRE \lshr_ln674_reg_1020_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\lshr_ln674_reg_1020_reg[6]_i_1_n_3 ),
        .Q(lshr_ln674_reg_1020[6]),
        .R(\lshr_ln674_reg_1020[7]_i_1_n_3 ));
  MUXF7 \lshr_ln674_reg_1020_reg[6]_i_1 
       (.I0(\lshr_ln674_reg_1020[6]_i_2_n_3 ),
        .I1(\lshr_ln674_reg_1020[6]_i_3_n_3 ),
        .O(\lshr_ln674_reg_1020_reg[6]_i_1_n_3 ),
        .S(icmp_ln674_reg_960));
  FDRE \lshr_ln674_reg_1020_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\lshr_ln674_reg_1020_reg[7]_i_2_n_3 ),
        .Q(lshr_ln674_reg_1020[7]),
        .R(\lshr_ln674_reg_1020[7]_i_1_n_3 ));
  MUXF7 \lshr_ln674_reg_1020_reg[7]_i_2 
       (.I0(\lshr_ln674_reg_1020[7]_i_3_n_3 ),
        .I1(\lshr_ln674_reg_1020[7]_i_4_n_3 ),
        .O(\lshr_ln674_reg_1020_reg[7]_i_2_n_3 ),
        .S(icmp_ln674_reg_960));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \mOutPtr[0]_i_3 
       (.I0(icmp_ln251_reg_909_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4_reg_n_3),
        .I2(Q[2]),
        .I3(internal_empty_n_reg),
        .I4(in_mat_data_full_n),
        .O(\icmp_ln251_reg_909_pp0_iter3_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[1]_i_2 
       (.I0(icmp_ln280_reg_974),
        .I1(icmp_ln251_reg_909_pp0_iter1_reg),
        .I2(icmp_ln276_reg_925),
        .O(\icmp_ln280_reg_974_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_32s_32s_32_2_1_27 mul_32s_32s_32_2_1_U23
       (.D({\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 ,mul_32s_32s_32_2_1_U23_n_19,mul_32s_32s_32_2_1_U23_n_20,mul_32s_32s_32_2_1_U23_n_21,mul_32s_32s_32_2_1_U23_n_22,mul_32s_32s_32_2_1_U23_n_23,mul_32s_32s_32_2_1_U23_n_24,mul_32s_32s_32_2_1_U23_n_25,mul_32s_32s_32_2_1_U23_n_26,mul_32s_32s_32_2_1_U23_n_27,mul_32s_32s_32_2_1_U23_n_28,mul_32s_32s_32_2_1_U23_n_29,mul_32s_32s_32_2_1_U23_n_30,mul_32s_32s_32_2_1_U23_n_31,mul_32s_32s_32_2_1_U23_n_32,mul_32s_32s_32_2_1_U23_n_33,mul_32s_32s_32_2_1_U23_n_34}),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .out(out),
        .p_reg(p_reg));
  LUT5 #(
    .INIT(32'h00002000)) 
    \p_Val2_s_fu_114[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(internal_empty_n_reg),
        .I2(icmp_ln276_reg_925),
        .I3(icmp_ln251_reg_909_pp0_iter1_reg),
        .I4(icmp_ln280_reg_974),
        .O(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \p_Val2_s_fu_114[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(internal_empty_n_reg),
        .I2(icmp_ln276_reg_925),
        .I3(icmp_ln251_reg_909_pp0_iter1_reg),
        .O(p_Val2_s_fu_1140));
  FDRE \p_Val2_s_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[0]_0 ),
        .Q(tmp_14_fu_589_p4[31]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[10]_0 ),
        .Q(tmp_14_fu_589_p4[21]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[11]_0 ),
        .Q(tmp_14_fu_589_p4[20]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[12]_0 ),
        .Q(tmp_14_fu_589_p4[19]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[13]_0 ),
        .Q(tmp_14_fu_589_p4[18]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[14]_0 ),
        .Q(tmp_14_fu_589_p4[17]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[15]_0 ),
        .Q(tmp_14_fu_589_p4[16]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[16] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[16]_0 ),
        .Q(tmp_14_fu_589_p4[15]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[17] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[17]_0 ),
        .Q(tmp_14_fu_589_p4[14]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[18] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[18]_0 ),
        .Q(tmp_14_fu_589_p4[13]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[19] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[19]_0 ),
        .Q(tmp_14_fu_589_p4[12]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[1]_0 ),
        .Q(tmp_14_fu_589_p4[30]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[20] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[20]_0 ),
        .Q(tmp_14_fu_589_p4[11]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[21]_0 ),
        .Q(tmp_14_fu_589_p4[10]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[22] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[22]_0 ),
        .Q(tmp_14_fu_589_p4[9]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[23] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[23]_0 ),
        .Q(tmp_14_fu_589_p4[8]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[24] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[24]_0 ),
        .Q(tmp_14_fu_589_p4[7]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[25] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[25]_0 ),
        .Q(tmp_14_fu_589_p4[6]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[26] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[26]_0 ),
        .Q(tmp_14_fu_589_p4[5]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[27] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[27]_0 ),
        .Q(tmp_14_fu_589_p4[4]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[28] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[28]_0 ),
        .Q(tmp_14_fu_589_p4[3]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[29] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[29]_0 ),
        .Q(tmp_14_fu_589_p4[2]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[2]_0 ),
        .Q(tmp_14_fu_589_p4[29]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[30] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[30]_0 ),
        .Q(tmp_14_fu_589_p4[1]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[31] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[31]_0 ),
        .Q(tmp_14_fu_589_p4[0]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[3]_0 ),
        .Q(tmp_14_fu_589_p4[28]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[4]_0 ),
        .Q(tmp_14_fu_589_p4[27]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[5]_0 ),
        .Q(tmp_14_fu_589_p4[26]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[6]_0 ),
        .Q(tmp_14_fu_589_p4[25]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[7]_0 ),
        .Q(tmp_14_fu_589_p4[24]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[8]_0 ),
        .Q(tmp_14_fu_589_p4[23]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  FDRE \p_Val2_s_fu_114_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[9]_0 ),
        .Q(tmp_14_fu_589_p4[22]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00007F00)) 
    \r_V_reg_171[7]_i_1 
       (.I0(icmp_ln276_reg_925),
        .I1(icmp_ln251_reg_909_pp0_iter1_reg),
        .I2(icmp_ln280_reg_974),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(internal_empty_n_reg),
        .O(\r_V_reg_171[7]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \r_V_reg_171[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(internal_empty_n_reg),
        .O(p_26_in));
  FDRE \r_V_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\p_Val2_s_fu_114_reg[0]_0 ),
        .Q(r_V_reg_171[0]),
        .R(\r_V_reg_171[7]_i_1_n_3 ));
  FDRE \r_V_reg_171_reg[1] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\p_Val2_s_fu_114_reg[1]_0 ),
        .Q(r_V_reg_171[1]),
        .R(\r_V_reg_171[7]_i_1_n_3 ));
  FDRE \r_V_reg_171_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\p_Val2_s_fu_114_reg[2]_0 ),
        .Q(r_V_reg_171[2]),
        .R(\r_V_reg_171[7]_i_1_n_3 ));
  FDRE \r_V_reg_171_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\p_Val2_s_fu_114_reg[3]_0 ),
        .Q(r_V_reg_171[3]),
        .R(\r_V_reg_171[7]_i_1_n_3 ));
  FDRE \r_V_reg_171_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\p_Val2_s_fu_114_reg[4]_0 ),
        .Q(r_V_reg_171[4]),
        .R(\r_V_reg_171[7]_i_1_n_3 ));
  FDRE \r_V_reg_171_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\p_Val2_s_fu_114_reg[5]_0 ),
        .Q(r_V_reg_171[5]),
        .R(\r_V_reg_171[7]_i_1_n_3 ));
  FDRE \r_V_reg_171_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\p_Val2_s_fu_114_reg[6]_0 ),
        .Q(r_V_reg_171[6]),
        .R(\r_V_reg_171[7]_i_1_n_3 ));
  FDRE \r_V_reg_171_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\p_Val2_s_fu_114_reg[7]_0 ),
        .Q(r_V_reg_171[7]),
        .R(\r_V_reg_171[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[0]_i_1 
       (.I0(sub_ln233_fu_250_p2[5]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[5]),
        .O(sext_ln233_fu_298_p1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_879[0]_i_4 
       (.I0(in_size_bits_fu_231_p2[5]),
        .O(\sext_ln233_reg_879[0]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_879[0]_i_5 
       (.I0(in_size_bits_fu_231_p2[3]),
        .O(\sext_ln233_reg_879[0]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_879[0]_i_6 
       (.I0(in_size_bits_fu_231_p2[4]),
        .O(\sext_ln233_reg_879[0]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_879[0]_i_7 
       (.I0(in_size_bits_fu_231_p2[4]),
        .O(\sext_ln233_reg_879[0]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_879[0]_i_8 
       (.I0(in_size_bits_fu_231_p2[3]),
        .O(\sext_ln233_reg_879[0]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[10]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[10]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[15]),
        .O(sext_ln233_fu_298_p1[10]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[11]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[11]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[16]),
        .O(sext_ln233_fu_298_p1[11]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[12]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[12]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[17]),
        .O(sext_ln233_fu_298_p1[12]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[13]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[13]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[18]),
        .O(sext_ln233_fu_298_p1[13]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[14]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[14]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[19]),
        .O(sext_ln233_fu_298_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[15]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[15]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[20]),
        .O(sext_ln233_fu_298_p1[15]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[16]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[16]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[21]),
        .O(sext_ln233_fu_298_p1[16]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[17]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[17]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[22]),
        .O(sext_ln233_fu_298_p1[17]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[18]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[18]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[23]),
        .O(sext_ln233_fu_298_p1[18]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[19]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[19]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[24]),
        .O(sext_ln233_fu_298_p1[19]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[1]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[1]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[6]),
        .O(sext_ln233_fu_298_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[20]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[20]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[25]),
        .O(sext_ln233_fu_298_p1[20]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[21]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[21]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[26]),
        .O(sext_ln233_fu_298_p1[21]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[22]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[22]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[27]),
        .O(sext_ln233_fu_298_p1[22]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[23]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[23]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[28]),
        .O(sext_ln233_fu_298_p1[23]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[24]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[24]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[29]),
        .O(sext_ln233_fu_298_p1[24]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[25]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[25]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[30]),
        .O(sext_ln233_fu_298_p1[25]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sext_ln233_reg_879[26]_i_1 
       (.I0(add_ln233_fu_236_p2[31]),
        .I1(sub_ln233_1_fu_270_p2[26]),
        .O(sext_ln233_fu_298_p1[26]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sext_ln233_reg_879[27]_i_1 
       (.I0(add_ln233_fu_236_p2[31]),
        .I1(ddr_read_cycles_fu_290_p30_carry__5_n_4),
        .O(sext_ln233_fu_298_p1[27]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[2]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[2]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[7]),
        .O(sext_ln233_fu_298_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[3]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[3]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[8]),
        .O(sext_ln233_fu_298_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[4]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[4]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[9]),
        .O(sext_ln233_fu_298_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[5]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[5]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[10]),
        .O(sext_ln233_fu_298_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[6]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[6]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[11]),
        .O(sext_ln233_fu_298_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[7]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[7]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[12]),
        .O(sext_ln233_fu_298_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[8]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[8]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[13]),
        .O(sext_ln233_fu_298_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[9]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[9]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[14]),
        .O(sext_ln233_fu_298_p1[9]));
  FDRE \sext_ln233_reg_879_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[0]),
        .Q(sext_ln233_reg_879[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sext_ln233_reg_879_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sext_ln233_reg_879_reg[0]_i_2_n_3 ,\sext_ln233_reg_879_reg[0]_i_2_n_4 ,\sext_ln233_reg_879_reg[0]_i_2_n_5 ,\sext_ln233_reg_879_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\sext_ln233_reg_879[0]_i_4_n_3 ,1'b0,\sext_ln233_reg_879[0]_i_5_n_3 ,1'b0}),
        .O({sub_ln233_fu_250_p2[5],\NLW_sext_ln233_reg_879_reg[0]_i_2_O_UNCONNECTED [2:0]}),
        .S({in_size_bits_fu_231_p2[5],\sext_ln233_reg_879[0]_i_6_n_3 ,in_size_bits_fu_231_p2[3],1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sext_ln233_reg_879_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\sext_ln233_reg_879_reg[0]_i_3_n_3 ,\sext_ln233_reg_879_reg[0]_i_3_n_4 ,\sext_ln233_reg_879_reg[0]_i_3_n_5 ,\sext_ln233_reg_879_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,in_size_bits_fu_231_p2[4:3],1'b0}),
        .O({add_ln233_fu_236_p2[5],\NLW_sext_ln233_reg_879_reg[0]_i_3_O_UNCONNECTED [2:0]}),
        .S({in_size_bits_fu_231_p2[5],\sext_ln233_reg_879[0]_i_7_n_3 ,\sext_ln233_reg_879[0]_i_8_n_3 ,1'b1}));
  FDRE \sext_ln233_reg_879_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[10]),
        .Q(sext_ln233_reg_879[10]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[11]),
        .Q(sext_ln233_reg_879[11]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[12]),
        .Q(sext_ln233_reg_879[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sext_ln233_reg_879_reg[12]_i_2 
       (.CI(\sext_ln233_reg_879_reg[8]_i_2_n_3 ),
        .CO({\sext_ln233_reg_879_reg[12]_i_2_n_3 ,\sext_ln233_reg_879_reg[12]_i_2_n_4 ,\sext_ln233_reg_879_reg[12]_i_2_n_5 ,\sext_ln233_reg_879_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln233_fu_236_p2[17:14]),
        .S(in_size_bits_fu_231_p2[17:14]));
  FDRE \sext_ln233_reg_879_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[13]),
        .Q(sext_ln233_reg_879[13]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[14]),
        .Q(sext_ln233_reg_879[14]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[15]),
        .Q(sext_ln233_reg_879[15]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[16]),
        .Q(sext_ln233_reg_879[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sext_ln233_reg_879_reg[16]_i_2 
       (.CI(\sext_ln233_reg_879_reg[12]_i_2_n_3 ),
        .CO({\sext_ln233_reg_879_reg[16]_i_2_n_3 ,\sext_ln233_reg_879_reg[16]_i_2_n_4 ,\sext_ln233_reg_879_reg[16]_i_2_n_5 ,\sext_ln233_reg_879_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln233_fu_236_p2[21:18]),
        .S(in_size_bits_fu_231_p2[21:18]));
  FDRE \sext_ln233_reg_879_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[17]),
        .Q(sext_ln233_reg_879[17]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[18]),
        .Q(sext_ln233_reg_879[18]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[19]),
        .Q(sext_ln233_reg_879[19]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[1]),
        .Q(sext_ln233_reg_879[1]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[20]),
        .Q(sext_ln233_reg_879[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sext_ln233_reg_879_reg[20]_i_2 
       (.CI(\sext_ln233_reg_879_reg[16]_i_2_n_3 ),
        .CO({\sext_ln233_reg_879_reg[20]_i_2_n_3 ,\sext_ln233_reg_879_reg[20]_i_2_n_4 ,\sext_ln233_reg_879_reg[20]_i_2_n_5 ,\sext_ln233_reg_879_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln233_fu_236_p2[25:22]),
        .S(in_size_bits_fu_231_p2[25:22]));
  FDRE \sext_ln233_reg_879_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[21]),
        .Q(sext_ln233_reg_879[21]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[22]),
        .Q(sext_ln233_reg_879[22]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[23]),
        .Q(sext_ln233_reg_879[23]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[24]),
        .Q(sext_ln233_reg_879[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sext_ln233_reg_879_reg[24]_i_2 
       (.CI(\sext_ln233_reg_879_reg[20]_i_2_n_3 ),
        .CO({\sext_ln233_reg_879_reg[24]_i_2_n_3 ,\sext_ln233_reg_879_reg[24]_i_2_n_4 ,\sext_ln233_reg_879_reg[24]_i_2_n_5 ,\sext_ln233_reg_879_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln233_fu_236_p2[29:26]),
        .S(in_size_bits_fu_231_p2[29:26]));
  FDRE \sext_ln233_reg_879_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[25]),
        .Q(sext_ln233_reg_879[25]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[26]),
        .Q(sext_ln233_reg_879[26]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[27]),
        .Q(sext_ln233_reg_879[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sext_ln233_reg_879_reg[27]_i_2 
       (.CI(\sext_ln233_reg_879_reg[24]_i_2_n_3 ),
        .CO({\NLW_sext_ln233_reg_879_reg[27]_i_2_CO_UNCONNECTED [3:1],\sext_ln233_reg_879_reg[27]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sext_ln233_reg_879_reg[27]_i_2_O_UNCONNECTED [3:2],add_ln233_fu_236_p2[31:30]}),
        .S({1'b0,1'b0,in_size_bits_fu_231_p2[31:30]}));
  FDRE \sext_ln233_reg_879_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[2]),
        .Q(sext_ln233_reg_879[2]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[3]),
        .Q(sext_ln233_reg_879[3]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[4]),
        .Q(sext_ln233_reg_879[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sext_ln233_reg_879_reg[4]_i_2 
       (.CI(\sext_ln233_reg_879_reg[0]_i_3_n_3 ),
        .CO({\sext_ln233_reg_879_reg[4]_i_2_n_3 ,\sext_ln233_reg_879_reg[4]_i_2_n_4 ,\sext_ln233_reg_879_reg[4]_i_2_n_5 ,\sext_ln233_reg_879_reg[4]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln233_fu_236_p2[9:6]),
        .S(in_size_bits_fu_231_p2[9:6]));
  FDRE \sext_ln233_reg_879_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[5]),
        .Q(sext_ln233_reg_879[5]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[6]),
        .Q(sext_ln233_reg_879[6]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[7]),
        .Q(sext_ln233_reg_879[7]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[8]),
        .Q(sext_ln233_reg_879[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sext_ln233_reg_879_reg[8]_i_2 
       (.CI(\sext_ln233_reg_879_reg[4]_i_2_n_3 ),
        .CO({\sext_ln233_reg_879_reg[8]_i_2_n_3 ,\sext_ln233_reg_879_reg[8]_i_2_n_4 ,\sext_ln233_reg_879_reg[8]_i_2_n_5 ,\sext_ln233_reg_879_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln233_fu_236_p2[13:10]),
        .S(in_size_bits_fu_231_p2[13:10]));
  FDRE \sext_ln233_reg_879_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[9]),
        .Q(sext_ln233_reg_879[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[0]_i_1 
       (.I0(cols_loc_read_reg_857[0]),
        .O(sub13_i_i_fu_327_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[12]_i_2 
       (.I0(cols_loc_read_reg_857[12]),
        .O(\sub13_i_i_reg_899[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[12]_i_3 
       (.I0(cols_loc_read_reg_857[11]),
        .O(\sub13_i_i_reg_899[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[12]_i_4 
       (.I0(cols_loc_read_reg_857[10]),
        .O(\sub13_i_i_reg_899[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[12]_i_5 
       (.I0(cols_loc_read_reg_857[9]),
        .O(\sub13_i_i_reg_899[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[16]_i_2 
       (.I0(cols_loc_read_reg_857[16]),
        .O(\sub13_i_i_reg_899[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[16]_i_3 
       (.I0(cols_loc_read_reg_857[15]),
        .O(\sub13_i_i_reg_899[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[16]_i_4 
       (.I0(cols_loc_read_reg_857[14]),
        .O(\sub13_i_i_reg_899[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[16]_i_5 
       (.I0(cols_loc_read_reg_857[13]),
        .O(\sub13_i_i_reg_899[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[20]_i_2 
       (.I0(cols_loc_read_reg_857[20]),
        .O(\sub13_i_i_reg_899[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[20]_i_3 
       (.I0(cols_loc_read_reg_857[19]),
        .O(\sub13_i_i_reg_899[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[20]_i_4 
       (.I0(cols_loc_read_reg_857[18]),
        .O(\sub13_i_i_reg_899[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[20]_i_5 
       (.I0(cols_loc_read_reg_857[17]),
        .O(\sub13_i_i_reg_899[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[24]_i_2 
       (.I0(cols_loc_read_reg_857[24]),
        .O(\sub13_i_i_reg_899[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[24]_i_3 
       (.I0(cols_loc_read_reg_857[23]),
        .O(\sub13_i_i_reg_899[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[24]_i_4 
       (.I0(cols_loc_read_reg_857[22]),
        .O(\sub13_i_i_reg_899[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[24]_i_5 
       (.I0(cols_loc_read_reg_857[21]),
        .O(\sub13_i_i_reg_899[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[28]_i_2 
       (.I0(cols_loc_read_reg_857[28]),
        .O(\sub13_i_i_reg_899[28]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[28]_i_3 
       (.I0(cols_loc_read_reg_857[27]),
        .O(\sub13_i_i_reg_899[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[28]_i_4 
       (.I0(cols_loc_read_reg_857[26]),
        .O(\sub13_i_i_reg_899[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[28]_i_5 
       (.I0(cols_loc_read_reg_857[25]),
        .O(\sub13_i_i_reg_899[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[31]_i_2 
       (.I0(cols_loc_read_reg_857[31]),
        .O(\sub13_i_i_reg_899[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[31]_i_3 
       (.I0(cols_loc_read_reg_857[30]),
        .O(\sub13_i_i_reg_899[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[31]_i_4 
       (.I0(cols_loc_read_reg_857[29]),
        .O(\sub13_i_i_reg_899[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[4]_i_2 
       (.I0(cols_loc_read_reg_857[4]),
        .O(\sub13_i_i_reg_899[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[4]_i_3 
       (.I0(cols_loc_read_reg_857[3]),
        .O(\sub13_i_i_reg_899[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[4]_i_4 
       (.I0(cols_loc_read_reg_857[2]),
        .O(\sub13_i_i_reg_899[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[4]_i_5 
       (.I0(cols_loc_read_reg_857[1]),
        .O(\sub13_i_i_reg_899[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[8]_i_2 
       (.I0(cols_loc_read_reg_857[8]),
        .O(\sub13_i_i_reg_899[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[8]_i_3 
       (.I0(cols_loc_read_reg_857[7]),
        .O(\sub13_i_i_reg_899[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[8]_i_4 
       (.I0(cols_loc_read_reg_857[6]),
        .O(\sub13_i_i_reg_899[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[8]_i_5 
       (.I0(cols_loc_read_reg_857[5]),
        .O(\sub13_i_i_reg_899[8]_i_5_n_3 ));
  FDRE \sub13_i_i_reg_899_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[0]),
        .Q(sub13_i_i_reg_899[0]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[10]),
        .Q(sub13_i_i_reg_899[10]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[11]),
        .Q(sub13_i_i_reg_899[11]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[12]),
        .Q(sub13_i_i_reg_899[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_i_i_reg_899_reg[12]_i_1 
       (.CI(\sub13_i_i_reg_899_reg[8]_i_1_n_3 ),
        .CO({\sub13_i_i_reg_899_reg[12]_i_1_n_3 ,\sub13_i_i_reg_899_reg[12]_i_1_n_4 ,\sub13_i_i_reg_899_reg[12]_i_1_n_5 ,\sub13_i_i_reg_899_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_loc_read_reg_857[12:9]),
        .O(sub13_i_i_fu_327_p2[12:9]),
        .S({\sub13_i_i_reg_899[12]_i_2_n_3 ,\sub13_i_i_reg_899[12]_i_3_n_3 ,\sub13_i_i_reg_899[12]_i_4_n_3 ,\sub13_i_i_reg_899[12]_i_5_n_3 }));
  FDRE \sub13_i_i_reg_899_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[13]),
        .Q(sub13_i_i_reg_899[13]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[14]),
        .Q(sub13_i_i_reg_899[14]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[15]),
        .Q(sub13_i_i_reg_899[15]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[16]),
        .Q(sub13_i_i_reg_899[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_i_i_reg_899_reg[16]_i_1 
       (.CI(\sub13_i_i_reg_899_reg[12]_i_1_n_3 ),
        .CO({\sub13_i_i_reg_899_reg[16]_i_1_n_3 ,\sub13_i_i_reg_899_reg[16]_i_1_n_4 ,\sub13_i_i_reg_899_reg[16]_i_1_n_5 ,\sub13_i_i_reg_899_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_loc_read_reg_857[16:13]),
        .O(sub13_i_i_fu_327_p2[16:13]),
        .S({\sub13_i_i_reg_899[16]_i_2_n_3 ,\sub13_i_i_reg_899[16]_i_3_n_3 ,\sub13_i_i_reg_899[16]_i_4_n_3 ,\sub13_i_i_reg_899[16]_i_5_n_3 }));
  FDRE \sub13_i_i_reg_899_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[17]),
        .Q(sub13_i_i_reg_899[17]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[18]),
        .Q(sub13_i_i_reg_899[18]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[19]),
        .Q(sub13_i_i_reg_899[19]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[1]),
        .Q(sub13_i_i_reg_899[1]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[20]),
        .Q(sub13_i_i_reg_899[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_i_i_reg_899_reg[20]_i_1 
       (.CI(\sub13_i_i_reg_899_reg[16]_i_1_n_3 ),
        .CO({\sub13_i_i_reg_899_reg[20]_i_1_n_3 ,\sub13_i_i_reg_899_reg[20]_i_1_n_4 ,\sub13_i_i_reg_899_reg[20]_i_1_n_5 ,\sub13_i_i_reg_899_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_loc_read_reg_857[20:17]),
        .O(sub13_i_i_fu_327_p2[20:17]),
        .S({\sub13_i_i_reg_899[20]_i_2_n_3 ,\sub13_i_i_reg_899[20]_i_3_n_3 ,\sub13_i_i_reg_899[20]_i_4_n_3 ,\sub13_i_i_reg_899[20]_i_5_n_3 }));
  FDRE \sub13_i_i_reg_899_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[21]),
        .Q(sub13_i_i_reg_899[21]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[22]),
        .Q(sub13_i_i_reg_899[22]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[23]),
        .Q(sub13_i_i_reg_899[23]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[24]),
        .Q(sub13_i_i_reg_899[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_i_i_reg_899_reg[24]_i_1 
       (.CI(\sub13_i_i_reg_899_reg[20]_i_1_n_3 ),
        .CO({\sub13_i_i_reg_899_reg[24]_i_1_n_3 ,\sub13_i_i_reg_899_reg[24]_i_1_n_4 ,\sub13_i_i_reg_899_reg[24]_i_1_n_5 ,\sub13_i_i_reg_899_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_loc_read_reg_857[24:21]),
        .O(sub13_i_i_fu_327_p2[24:21]),
        .S({\sub13_i_i_reg_899[24]_i_2_n_3 ,\sub13_i_i_reg_899[24]_i_3_n_3 ,\sub13_i_i_reg_899[24]_i_4_n_3 ,\sub13_i_i_reg_899[24]_i_5_n_3 }));
  FDRE \sub13_i_i_reg_899_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[25]),
        .Q(sub13_i_i_reg_899[25]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[26]),
        .Q(sub13_i_i_reg_899[26]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[27]),
        .Q(sub13_i_i_reg_899[27]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[28]),
        .Q(sub13_i_i_reg_899[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_i_i_reg_899_reg[28]_i_1 
       (.CI(\sub13_i_i_reg_899_reg[24]_i_1_n_3 ),
        .CO({\sub13_i_i_reg_899_reg[28]_i_1_n_3 ,\sub13_i_i_reg_899_reg[28]_i_1_n_4 ,\sub13_i_i_reg_899_reg[28]_i_1_n_5 ,\sub13_i_i_reg_899_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_loc_read_reg_857[28:25]),
        .O(sub13_i_i_fu_327_p2[28:25]),
        .S({\sub13_i_i_reg_899[28]_i_2_n_3 ,\sub13_i_i_reg_899[28]_i_3_n_3 ,\sub13_i_i_reg_899[28]_i_4_n_3 ,\sub13_i_i_reg_899[28]_i_5_n_3 }));
  FDRE \sub13_i_i_reg_899_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[29]),
        .Q(sub13_i_i_reg_899[29]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[2]),
        .Q(sub13_i_i_reg_899[2]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[30]),
        .Q(sub13_i_i_reg_899[30]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[31]),
        .Q(sub13_i_i_reg_899[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_i_i_reg_899_reg[31]_i_1 
       (.CI(\sub13_i_i_reg_899_reg[28]_i_1_n_3 ),
        .CO({\NLW_sub13_i_i_reg_899_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub13_i_i_reg_899_reg[31]_i_1_n_5 ,\sub13_i_i_reg_899_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cols_loc_read_reg_857[30:29]}),
        .O({\NLW_sub13_i_i_reg_899_reg[31]_i_1_O_UNCONNECTED [3],sub13_i_i_fu_327_p2[31:29]}),
        .S({1'b0,\sub13_i_i_reg_899[31]_i_2_n_3 ,\sub13_i_i_reg_899[31]_i_3_n_3 ,\sub13_i_i_reg_899[31]_i_4_n_3 }));
  FDRE \sub13_i_i_reg_899_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[3]),
        .Q(sub13_i_i_reg_899[3]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[4]),
        .Q(sub13_i_i_reg_899[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_i_i_reg_899_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub13_i_i_reg_899_reg[4]_i_1_n_3 ,\sub13_i_i_reg_899_reg[4]_i_1_n_4 ,\sub13_i_i_reg_899_reg[4]_i_1_n_5 ,\sub13_i_i_reg_899_reg[4]_i_1_n_6 }),
        .CYINIT(cols_loc_read_reg_857[0]),
        .DI(cols_loc_read_reg_857[4:1]),
        .O(sub13_i_i_fu_327_p2[4:1]),
        .S({\sub13_i_i_reg_899[4]_i_2_n_3 ,\sub13_i_i_reg_899[4]_i_3_n_3 ,\sub13_i_i_reg_899[4]_i_4_n_3 ,\sub13_i_i_reg_899[4]_i_5_n_3 }));
  FDRE \sub13_i_i_reg_899_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[5]),
        .Q(sub13_i_i_reg_899[5]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[6]),
        .Q(sub13_i_i_reg_899[6]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[7]),
        .Q(sub13_i_i_reg_899[7]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[8]),
        .Q(sub13_i_i_reg_899[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_i_i_reg_899_reg[8]_i_1 
       (.CI(\sub13_i_i_reg_899_reg[4]_i_1_n_3 ),
        .CO({\sub13_i_i_reg_899_reg[8]_i_1_n_3 ,\sub13_i_i_reg_899_reg[8]_i_1_n_4 ,\sub13_i_i_reg_899_reg[8]_i_1_n_5 ,\sub13_i_i_reg_899_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_loc_read_reg_857[8:5]),
        .O(sub13_i_i_fu_327_p2[8:5]),
        .S({\sub13_i_i_reg_899[8]_i_2_n_3 ,\sub13_i_i_reg_899[8]_i_3_n_3 ,\sub13_i_i_reg_899[8]_i_4_n_3 ,\sub13_i_i_reg_899[8]_i_5_n_3 }));
  FDRE \sub13_i_i_reg_899_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[9]),
        .Q(sub13_i_i_reg_899[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_211_p2_carry
       (.CI(1'b0),
        .CO({sub_ln238_fu_211_p2_carry_n_3,sub_ln238_fu_211_p2_carry_n_4,sub_ln238_fu_211_p2_carry_n_5,sub_ln238_fu_211_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI(\sub_ln238_reg_868_reg[27]_0 [3:0]),
        .O(sub_ln238_fu_211_p2[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_211_p2_carry__0
       (.CI(sub_ln238_fu_211_p2_carry_n_3),
        .CO({sub_ln238_fu_211_p2_carry__0_n_3,sub_ln238_fu_211_p2_carry__0_n_4,sub_ln238_fu_211_p2_carry__0_n_5,sub_ln238_fu_211_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(\sub_ln238_reg_868_reg[27]_0 [7:4]),
        .O(sub_ln238_fu_211_p2[7:4]),
        .S(\sub_ln238_reg_868_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_211_p2_carry__1
       (.CI(sub_ln238_fu_211_p2_carry__0_n_3),
        .CO({sub_ln238_fu_211_p2_carry__1_n_3,sub_ln238_fu_211_p2_carry__1_n_4,sub_ln238_fu_211_p2_carry__1_n_5,sub_ln238_fu_211_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(\sub_ln238_reg_868_reg[27]_0 [11:8]),
        .O(sub_ln238_fu_211_p2[11:8]),
        .S(\sub_ln238_reg_868_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_211_p2_carry__2
       (.CI(sub_ln238_fu_211_p2_carry__1_n_3),
        .CO({sub_ln238_fu_211_p2_carry__2_n_3,sub_ln238_fu_211_p2_carry__2_n_4,sub_ln238_fu_211_p2_carry__2_n_5,sub_ln238_fu_211_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(\sub_ln238_reg_868_reg[27]_0 [15:12]),
        .O(sub_ln238_fu_211_p2[15:12]),
        .S(\sub_ln238_reg_868_reg[15]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_211_p2_carry__3
       (.CI(sub_ln238_fu_211_p2_carry__2_n_3),
        .CO({sub_ln238_fu_211_p2_carry__3_n_3,sub_ln238_fu_211_p2_carry__3_n_4,sub_ln238_fu_211_p2_carry__3_n_5,sub_ln238_fu_211_p2_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI(\sub_ln238_reg_868_reg[27]_0 [19:16]),
        .O(sub_ln238_fu_211_p2[19:16]),
        .S(\sub_ln238_reg_868_reg[19]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_211_p2_carry__4
       (.CI(sub_ln238_fu_211_p2_carry__3_n_3),
        .CO({sub_ln238_fu_211_p2_carry__4_n_3,sub_ln238_fu_211_p2_carry__4_n_4,sub_ln238_fu_211_p2_carry__4_n_5,sub_ln238_fu_211_p2_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI(\sub_ln238_reg_868_reg[27]_0 [23:20]),
        .O(sub_ln238_fu_211_p2[23:20]),
        .S(\sub_ln238_reg_868_reg[23]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_211_p2_carry__5
       (.CI(sub_ln238_fu_211_p2_carry__4_n_3),
        .CO({sub_ln238_fu_211_p2_carry__5_n_3,sub_ln238_fu_211_p2_carry__5_n_4,sub_ln238_fu_211_p2_carry__5_n_5,sub_ln238_fu_211_p2_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI(\sub_ln238_reg_868_reg[27]_0 [27:24]),
        .O(sub_ln238_fu_211_p2[27:24]),
        .S(\sub_ln238_reg_868_reg[27]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_211_p2_carry__6
       (.CI(sub_ln238_fu_211_p2_carry__5_n_3),
        .CO(NLW_sub_ln238_fu_211_p2_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln238_fu_211_p2_carry__6_O_UNCONNECTED[3:1],sub_ln238_fu_211_p2[28]}),
        .S({1'b0,1'b0,1'b0,\sub_ln238_reg_868_reg[28]_0 }));
  FDRE \sub_ln238_reg_868_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[0]),
        .Q(shl_ln_fu_302_p3[3]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[10]),
        .Q(shl_ln_fu_302_p3[13]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[11]),
        .Q(shl_ln_fu_302_p3[14]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[12]),
        .Q(shl_ln_fu_302_p3[15]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[13]),
        .Q(shl_ln_fu_302_p3[16]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[14]),
        .Q(shl_ln_fu_302_p3[17]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[15]),
        .Q(shl_ln_fu_302_p3[18]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[16]),
        .Q(shl_ln_fu_302_p3[19]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[17]),
        .Q(shl_ln_fu_302_p3[20]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[18]),
        .Q(shl_ln_fu_302_p3[21]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[19]),
        .Q(shl_ln_fu_302_p3[22]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[1]),
        .Q(shl_ln_fu_302_p3[4]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[20]),
        .Q(shl_ln_fu_302_p3[23]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[21]),
        .Q(shl_ln_fu_302_p3[24]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[22]),
        .Q(shl_ln_fu_302_p3[25]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[23]),
        .Q(shl_ln_fu_302_p3[26]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[24]),
        .Q(shl_ln_fu_302_p3[27]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[25]),
        .Q(shl_ln_fu_302_p3[28]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[26]),
        .Q(shl_ln_fu_302_p3[29]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[27]),
        .Q(shl_ln_fu_302_p3[30]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[28]),
        .Q(shl_ln_fu_302_p3[31]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[2]),
        .Q(shl_ln_fu_302_p3[5]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[3]),
        .Q(shl_ln_fu_302_p3[6]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[4]),
        .Q(shl_ln_fu_302_p3[7]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[5]),
        .Q(shl_ln_fu_302_p3[8]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[6]),
        .Q(shl_ln_fu_302_p3[9]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[7]),
        .Q(shl_ln_fu_302_p3[10]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[8]),
        .Q(shl_ln_fu_302_p3[11]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[9]),
        .Q(shl_ln_fu_302_p3[12]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_reg_1025[3]_i_1 
       (.I0(trunc_ln414_reg_991),
        .O(\sub_ln414_reg_1025[3]_i_1_n_3 ));
  FDRE \sub_ln414_reg_1025_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\sub_ln414_reg_1025[3]_i_1_n_3 ),
        .Q(sub_ln414_reg_1025),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln674_10_fu_573_p2_carry
       (.CI(1'b0),
        .CO({NLW_sub_ln674_10_fu_573_p2_carry_CO_UNCONNECTED[3:2],sub_ln674_10_fu_573_p2_carry_n_5,sub_ln674_10_fu_573_p2_carry_n_6}),
        .CYINIT(icmp_ln674_1_reg_929),
        .DI({1'b0,1'b0,sub_ln674_10_fu_573_p2_carry_i_1_n_3,sub_ln674_10_fu_573_p2_carry_i_2_n_3}),
        .O({NLW_sub_ln674_10_fu_573_p2_carry_O_UNCONNECTED[3],sub_ln674_10_fu_573_p2}),
        .S({1'b0,sub_ln674_10_fu_573_p2_carry_i_3_n_3,sub_ln674_10_fu_573_p2_carry_i_4_n_3,sub_ln674_10_fu_573_p2_carry_i_5_n_3}));
  LUT3 #(
    .INIT(8'hB8)) 
    sub_ln674_10_fu_573_p2_carry_i_1
       (.I0(trunc_ln674_3_reg_944[4]),
        .I1(icmp_ln674_1_reg_929),
        .I2(trunc_ln674_2_reg_936[4]),
        .O(sub_ln674_10_fu_573_p2_carry_i_1_n_3));
  LUT3 #(
    .INIT(8'hB8)) 
    sub_ln674_10_fu_573_p2_carry_i_2
       (.I0(trunc_ln674_3_reg_944[3]),
        .I1(icmp_ln674_1_reg_929),
        .I2(trunc_ln674_2_reg_936[3]),
        .O(sub_ln674_10_fu_573_p2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    sub_ln674_10_fu_573_p2_carry_i_3
       (.I0(trunc_ln674_3_reg_944[5]),
        .I1(trunc_ln674_2_reg_936[5]),
        .O(sub_ln674_10_fu_573_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln674_10_fu_573_p2_carry_i_4
       (.I0(trunc_ln674_3_reg_944[4]),
        .I1(trunc_ln674_2_reg_936[4]),
        .O(sub_ln674_10_fu_573_p2_carry_i_4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln674_10_fu_573_p2_carry_i_5
       (.I0(trunc_ln674_3_reg_944[3]),
        .I1(trunc_ln674_2_reg_936[3]),
        .O(sub_ln674_10_fu_573_p2_carry_i_5_n_3));
  FDRE \sub_ln674_10_reg_1005_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(icmp_ln674_1_reg_929),
        .Q(sub_ln674_10_reg_1005[1]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1005_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(sub_ln674_10_fu_573_p2[3]),
        .Q(sub_ln674_10_reg_1005[3]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1005_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(sub_ln674_10_fu_573_p2[4]),
        .Q(sub_ln674_10_reg_1005[4]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1005_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(sub_ln674_10_fu_573_p2[5]),
        .Q(sub_ln674_10_reg_1005[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \sub_ln674_11_reg_1030[5]_i_1 
       (.I0(trunc_ln674_4_reg_978),
        .I1(internal_empty_n_reg),
        .I2(icmp_ln276_reg_925),
        .I3(icmp_ln251_reg_909_pp0_iter1_reg),
        .I4(sub_ln674_11_reg_1030),
        .O(\sub_ln674_11_reg_1030[5]_i_1_n_3 ));
  FDRE \sub_ln674_11_reg_1030_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln674_11_reg_1030[5]_i_1_n_3 ),
        .Q(sub_ln674_11_reg_1030),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln674_6_reg_1015[3]_i_1 
       (.I0(icmp_ln674_reg_960),
        .I1(trunc_ln414_reg_991),
        .O(\sub_ln674_6_reg_1015[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln674_6_reg_1015[4]_i_1 
       (.I0(icmp_ln674_reg_960),
        .I1(trunc_ln674_reg_967[4]),
        .O(\sub_ln674_6_reg_1015[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \sub_ln674_6_reg_1015[5]_i_1 
       (.I0(\icmp_ln277_reg_950_reg_n_3_[0] ),
        .I1(internal_empty_n_reg),
        .I2(icmp_ln276_reg_925),
        .I3(icmp_ln251_reg_909_pp0_iter1_reg),
        .O(lshr_ln674_reg_10200));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln674_6_reg_1015[5]_i_2 
       (.I0(trunc_ln674_reg_967[5]),
        .I1(icmp_ln674_reg_960),
        .O(select_ln674_fu_604_p3));
  FDRE \sub_ln674_6_reg_1015_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(icmp_ln674_reg_960),
        .Q(sub_ln674_6_reg_1015[1]),
        .R(1'b0));
  FDRE \sub_ln674_6_reg_1015_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\sub_ln674_6_reg_1015[3]_i_1_n_3 ),
        .Q(sub_ln674_6_reg_1015[3]),
        .R(1'b0));
  FDRE \sub_ln674_6_reg_1015_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\sub_ln674_6_reg_1015[4]_i_1_n_3 ),
        .Q(sub_ln674_6_reg_1015[4]),
        .R(1'b0));
  FDRE \sub_ln674_6_reg_1015_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(select_ln674_fu_604_p3),
        .Q(sub_ln674_6_reg_1015[5]),
        .R(1'b0));
  FDRE \trunc_ln278_reg_955_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9500),
        .D(\valid_bits_fu_106_reg_n_3_[3] ),
        .Q(trunc_ln414_reg_991),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln414_4_reg_999[3]_i_1 
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_3_[3] ),
        .O(trunc_ln414_4_fu_515_p1));
  FDRE \trunc_ln414_4_reg_999_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_4_reg_999_reg),
        .Q(trunc_ln414_4_reg_999_pp0_iter2_reg),
        .R(1'b0));
  FDRE \trunc_ln414_4_reg_999_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9500),
        .D(trunc_ln414_4_fu_515_p1),
        .Q(trunc_ln414_4_reg_999_reg),
        .R(1'b0));
  FDRE \trunc_ln414_reg_991_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_991),
        .Q(trunc_ln414_reg_991_pp0_iter2_reg),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_936_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_9290),
        .D(\valid_bits_fu_106_reg_n_3_[3] ),
        .Q(trunc_ln674_2_reg_936[3]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_936_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_9290),
        .D(\trunc_ln674_reg_967_reg[5]_i_1_n_10 ),
        .Q(trunc_ln674_2_reg_936[4]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_936_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_9290),
        .D(\trunc_ln674_reg_967_reg[5]_i_1_n_9 ),
        .Q(trunc_ln674_2_reg_936[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD2)) 
    \trunc_ln674_3_reg_944[3]_i_1 
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[0]),
        .I2(\valid_bits_fu_106_reg_n_3_[3] ),
        .O(\trunc_ln674_3_reg_944[3]_i_1_n_3 ));
  FDRE \trunc_ln674_3_reg_944_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_9290),
        .D(\trunc_ln674_3_reg_944[3]_i_1_n_3 ),
        .Q(trunc_ln674_3_reg_944[3]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_944_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_9290),
        .D(add_ln289_fu_400_p2_carry_n_9),
        .Q(trunc_ln674_3_reg_944[4]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_944_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_9290),
        .D(add_ln289_fu_400_p2_carry_n_8),
        .Q(trunc_ln674_3_reg_944[5]),
        .R(1'b0));
  FDRE \trunc_ln674_4_reg_978_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9500),
        .D(trunc_ln674_4_fu_501_p1),
        .Q(trunc_ln674_4_reg_978),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_967[5]_i_2 
       (.I0(\valid_bits_fu_106_reg_n_3_[3] ),
        .O(\trunc_ln674_reg_967[5]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_967[5]_i_3 
       (.I0(\valid_bits_fu_106_reg_n_3_[5] ),
        .O(\trunc_ln674_reg_967[5]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_967[5]_i_4 
       (.I0(\valid_bits_fu_106_reg_n_3_[7] ),
        .O(\trunc_ln674_reg_967[5]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_967[5]_i_5 
       (.I0(\valid_bits_fu_106_reg_n_3_[6] ),
        .O(\trunc_ln674_reg_967[5]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_967[5]_i_6 
       (.I0(\valid_bits_fu_106_reg_n_3_[4] ),
        .O(\trunc_ln674_reg_967[5]_i_6_n_3 ));
  FDRE \trunc_ln674_reg_967_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9500),
        .D(\trunc_ln674_reg_967_reg[5]_i_1_n_10 ),
        .Q(trunc_ln674_reg_967[4]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_967_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9500),
        .D(\trunc_ln674_reg_967_reg[5]_i_1_n_9 ),
        .Q(trunc_ln674_reg_967[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \trunc_ln674_reg_967_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln674_reg_967_reg[5]_i_1_n_3 ,\trunc_ln674_reg_967_reg[5]_i_1_n_4 ,\trunc_ln674_reg_967_reg[5]_i_1_n_5 ,\trunc_ln674_reg_967_reg[5]_i_1_n_6 }),
        .CYINIT(\trunc_ln674_reg_967[5]_i_2_n_3 ),
        .DI({1'b0,1'b0,\trunc_ln674_reg_967[5]_i_3_n_3 ,1'b0}),
        .O({\trunc_ln674_reg_967_reg[5]_i_1_n_7 ,\trunc_ln674_reg_967_reg[5]_i_1_n_8 ,\trunc_ln674_reg_967_reg[5]_i_1_n_9 ,\trunc_ln674_reg_967_reg[5]_i_1_n_10 }),
        .S({\trunc_ln674_reg_967[5]_i_4_n_3 ,\trunc_ln674_reg_967[5]_i_5_n_3 ,\valid_bits_fu_106_reg_n_3_[5] ,\trunc_ln674_reg_967[5]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \valid_bits_fu_1060_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\valid_bits_fu_1060_inferred__0/i__carry_n_3 ,\valid_bits_fu_1060_inferred__0/i__carry_n_4 ,\valid_bits_fu_1060_inferred__0/i__carry_n_5 ,\valid_bits_fu_1060_inferred__0/i__carry_n_6 }),
        .CYINIT(i__carry_i_1_n_3),
        .DI({\valid_bits_fu_106_reg_n_3_[6] ,\valid_bits_fu_106_reg_n_3_[5] ,\valid_bits_fu_106_reg_n_3_[4] ,\valid_bits_fu_106_reg_n_3_[3] }),
        .O(valid_bits_fu_106[6:3]),
        .S({i__carry_i_2__0_n_3,i__carry_i_3__0_n_3,i__carry_i_4__0_n_3,i__carry_i_5__0_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \valid_bits_fu_1060_inferred__0/i__carry__0 
       (.CI(\valid_bits_fu_1060_inferred__0/i__carry_n_3 ),
        .CO({\valid_bits_fu_1060_inferred__0/i__carry__0_n_3 ,\valid_bits_fu_1060_inferred__0/i__carry__0_n_4 ,\valid_bits_fu_1060_inferred__0/i__carry__0_n_5 ,\valid_bits_fu_1060_inferred__0/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\valid_bits_fu_106_reg_n_3_[10] ,\valid_bits_fu_106_reg_n_3_[9] ,\valid_bits_fu_106_reg_n_3_[8] ,\valid_bits_fu_106_reg_n_3_[7] }),
        .O(valid_bits_fu_106[10:7]),
        .S({i__carry__0_i_1__0_n_3,i__carry__0_i_2__0_n_3,i__carry__0_i_3__0_n_3,i__carry__0_i_4__0_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \valid_bits_fu_1060_inferred__0/i__carry__1 
       (.CI(\valid_bits_fu_1060_inferred__0/i__carry__0_n_3 ),
        .CO({\valid_bits_fu_1060_inferred__0/i__carry__1_n_3 ,\valid_bits_fu_1060_inferred__0/i__carry__1_n_4 ,\valid_bits_fu_1060_inferred__0/i__carry__1_n_5 ,\valid_bits_fu_1060_inferred__0/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({\valid_bits_fu_106_reg_n_3_[14] ,\valid_bits_fu_106_reg_n_3_[13] ,\valid_bits_fu_106_reg_n_3_[12] ,\valid_bits_fu_106_reg_n_3_[11] }),
        .O(valid_bits_fu_106[14:11]),
        .S({i__carry__1_i_1__0_n_3,i__carry__1_i_2__0_n_3,i__carry__1_i_3__0_n_3,i__carry__1_i_4__0_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \valid_bits_fu_1060_inferred__0/i__carry__2 
       (.CI(\valid_bits_fu_1060_inferred__0/i__carry__1_n_3 ),
        .CO({\valid_bits_fu_1060_inferred__0/i__carry__2_n_3 ,\valid_bits_fu_1060_inferred__0/i__carry__2_n_4 ,\valid_bits_fu_1060_inferred__0/i__carry__2_n_5 ,\valid_bits_fu_1060_inferred__0/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI({\valid_bits_fu_106_reg_n_3_[18] ,\valid_bits_fu_106_reg_n_3_[17] ,\valid_bits_fu_106_reg_n_3_[16] ,\valid_bits_fu_106_reg_n_3_[15] }),
        .O(valid_bits_fu_106[18:15]),
        .S({i__carry__2_i_1__0_n_3,i__carry__2_i_2__0_n_3,i__carry__2_i_3__0_n_3,i__carry__2_i_4__0_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \valid_bits_fu_1060_inferred__0/i__carry__3 
       (.CI(\valid_bits_fu_1060_inferred__0/i__carry__2_n_3 ),
        .CO({\valid_bits_fu_1060_inferred__0/i__carry__3_n_3 ,\valid_bits_fu_1060_inferred__0/i__carry__3_n_4 ,\valid_bits_fu_1060_inferred__0/i__carry__3_n_5 ,\valid_bits_fu_1060_inferred__0/i__carry__3_n_6 }),
        .CYINIT(1'b0),
        .DI({\valid_bits_fu_106_reg_n_3_[22] ,\valid_bits_fu_106_reg_n_3_[21] ,\valid_bits_fu_106_reg_n_3_[20] ,\valid_bits_fu_106_reg_n_3_[19] }),
        .O(valid_bits_fu_106[22:19]),
        .S({i__carry__3_i_1__0_n_3,i__carry__3_i_2__0_n_3,i__carry__3_i_3__0_n_3,i__carry__3_i_4__0_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \valid_bits_fu_1060_inferred__0/i__carry__4 
       (.CI(\valid_bits_fu_1060_inferred__0/i__carry__3_n_3 ),
        .CO({\valid_bits_fu_1060_inferred__0/i__carry__4_n_3 ,\valid_bits_fu_1060_inferred__0/i__carry__4_n_4 ,\valid_bits_fu_1060_inferred__0/i__carry__4_n_5 ,\valid_bits_fu_1060_inferred__0/i__carry__4_n_6 }),
        .CYINIT(1'b0),
        .DI({\valid_bits_fu_106_reg_n_3_[26] ,\valid_bits_fu_106_reg_n_3_[25] ,\valid_bits_fu_106_reg_n_3_[24] ,\valid_bits_fu_106_reg_n_3_[23] }),
        .O(valid_bits_fu_106[26:23]),
        .S({i__carry__4_i_1__0_n_3,i__carry__4_i_2__0_n_3,i__carry__4_i_3__0_n_3,i__carry__4_i_4__0_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \valid_bits_fu_1060_inferred__0/i__carry__5 
       (.CI(\valid_bits_fu_1060_inferred__0/i__carry__4_n_3 ),
        .CO({\valid_bits_fu_1060_inferred__0/i__carry__5_n_3 ,\valid_bits_fu_1060_inferred__0/i__carry__5_n_4 ,\valid_bits_fu_1060_inferred__0/i__carry__5_n_5 ,\valid_bits_fu_1060_inferred__0/i__carry__5_n_6 }),
        .CYINIT(1'b0),
        .DI({\valid_bits_fu_106_reg_n_3_[30] ,\valid_bits_fu_106_reg_n_3_[29] ,\valid_bits_fu_106_reg_n_3_[28] ,\valid_bits_fu_106_reg_n_3_[27] }),
        .O(valid_bits_fu_106[30:27]),
        .S({i__carry__5_i_1__0_n_3,i__carry__5_i_2__0_n_3,i__carry__5_i_3__0_n_3,i__carry__5_i_4__0_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \valid_bits_fu_1060_inferred__0/i__carry__6 
       (.CI(\valid_bits_fu_1060_inferred__0/i__carry__5_n_3 ),
        .CO(\NLW_valid_bits_fu_1060_inferred__0/i__carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_valid_bits_fu_1060_inferred__0/i__carry__6_O_UNCONNECTED [3:1],valid_bits_fu_106[31]}),
        .S({1'b0,1'b0,1'b0,i__carry__6_i_1__0_n_3}));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \valid_bits_fu_106[31]_i_1 
       (.I0(ap_done_reg),
        .I1(ap_CS_fsm_state1),
        .I2(dstMat_2_c_empty_n),
        .I3(hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_start),
        .I4(dstMat_1_c_empty_n),
        .I5(cols_loc_c_empty_n),
        .O(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  LUT4 #(
    .INIT(16'h2000)) 
    \valid_bits_fu_106[31]_i_2 
       (.I0(icmp_ln251_reg_909),
        .I1(internal_empty_n_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\valid_bits_fu_106[31]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    \valid_bits_fu_106[31]_i_3 
       (.I0(strm_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln280_reg_974_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter4_reg_n_3),
        .I4(icmp_ln251_reg_909_pp0_iter3_reg),
        .I5(in_mat_data_full_n),
        .O(internal_empty_n_reg));
  FDRE \valid_bits_fu_106_reg[10] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[10]),
        .Q(\valid_bits_fu_106_reg_n_3_[10] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[11] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[11]),
        .Q(\valid_bits_fu_106_reg_n_3_[11] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[12] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[12]),
        .Q(\valid_bits_fu_106_reg_n_3_[12] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[13] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[13]),
        .Q(\valid_bits_fu_106_reg_n_3_[13] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[14] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[14]),
        .Q(\valid_bits_fu_106_reg_n_3_[14] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[15] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[15]),
        .Q(\valid_bits_fu_106_reg_n_3_[15] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[16] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[16]),
        .Q(\valid_bits_fu_106_reg_n_3_[16] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[17] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[17]),
        .Q(\valid_bits_fu_106_reg_n_3_[17] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[18] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[18]),
        .Q(\valid_bits_fu_106_reg_n_3_[18] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[19] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[19]),
        .Q(\valid_bits_fu_106_reg_n_3_[19] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[20] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[20]),
        .Q(\valid_bits_fu_106_reg_n_3_[20] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[21] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[21]),
        .Q(\valid_bits_fu_106_reg_n_3_[21] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[22] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[22]),
        .Q(\valid_bits_fu_106_reg_n_3_[22] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[23] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[23]),
        .Q(\valid_bits_fu_106_reg_n_3_[23] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[24] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[24]),
        .Q(\valid_bits_fu_106_reg_n_3_[24] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[25] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[25]),
        .Q(\valid_bits_fu_106_reg_n_3_[25] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[26] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[26]),
        .Q(\valid_bits_fu_106_reg_n_3_[26] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[27] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[27]),
        .Q(\valid_bits_fu_106_reg_n_3_[27] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[28] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[28]),
        .Q(\valid_bits_fu_106_reg_n_3_[28] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[29] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[29]),
        .Q(\valid_bits_fu_106_reg_n_3_[29] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[30] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[30]),
        .Q(\valid_bits_fu_106_reg_n_3_[30] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[31] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[31]),
        .Q(\valid_bits_fu_106_reg_n_3_[31] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[3]),
        .Q(\valid_bits_fu_106_reg_n_3_[3] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[4]),
        .Q(\valid_bits_fu_106_reg_n_3_[4] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[5]),
        .Q(\valid_bits_fu_106_reg_n_3_[5] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[6]),
        .Q(\valid_bits_fu_106_reg_n_3_[6] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[7]),
        .Q(\valid_bits_fu_106_reg_n_3_[7] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[8] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[8]),
        .Q(\valid_bits_fu_106_reg_n_3_[8] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[9] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_3 ),
        .D(valid_bits_fu_106[9]),
        .Q(\valid_bits_fu_106_reg_n_3_[9] ),
        .R(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mac_muladd_12ns_10s_22s_23_4_1
   (grp_fu_1630_ce,
    ap_block_pp1_stage0_subdone,
    icmp_ln851_3_fu_1468_p2,
    trunc_ln851_2_fu_1464_p1,
    ap_clk,
    Q,
    P,
    p_reg_reg,
    p_reg_reg_0,
    ap_block_pp1_stage0_11001,
    p_Val2_s_reg_2082_pp1_iter15_reg);
  output grp_fu_1630_ce;
  output ap_block_pp1_stage0_subdone;
  output icmp_ln851_3_fu_1468_p2;
  output [8:0]trunc_ln851_2_fu_1464_p1;
  input ap_clk;
  input [9:0]Q;
  input [11:0]P;
  input [21:0]p_reg_reg;
  input [0:0]p_reg_reg_0;
  input ap_block_pp1_stage0_11001;
  input [7:0]p_Val2_s_reg_2082_pp1_iter15_reg;

  wire [11:0]P;
  wire [9:0]Q;
  wire ap_block_pp1_stage0_11001;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1630_ce;
  wire icmp_ln851_3_fu_1468_p2;
  wire [7:0]p_Val2_s_reg_2082_pp1_iter15_reg;
  wire [21:0]p_reg_reg;
  wire [0:0]p_reg_reg_0;
  wire [8:0]trunc_ln851_2_fu_1464_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3 resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U
       (.P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[16] (grp_fu_1630_ce),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .icmp_ln851_3_fu_1468_p2(icmp_ln851_3_fu_1468_p2),
        .p_Val2_s_reg_2082_pp1_iter15_reg(p_Val2_s_reg_2082_pp1_iter15_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .trunc_ln851_2_fu_1464_p1(trunc_ln851_2_fu_1464_p1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3
   (\ap_CS_fsm_reg[16] ,
    ap_block_pp1_stage0_subdone,
    icmp_ln851_3_fu_1468_p2,
    trunc_ln851_2_fu_1464_p1,
    ap_clk,
    Q,
    P,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_block_pp1_stage0_11001,
    p_Val2_s_reg_2082_pp1_iter15_reg);
  output \ap_CS_fsm_reg[16] ;
  output ap_block_pp1_stage0_subdone;
  output icmp_ln851_3_fu_1468_p2;
  output [8:0]trunc_ln851_2_fu_1464_p1;
  input ap_clk;
  input [9:0]Q;
  input [11:0]P;
  input [21:0]p_reg_reg_0;
  input [0:0]p_reg_reg_1;
  input ap_block_pp1_stage0_11001;
  input [7:0]p_Val2_s_reg_2082_pp1_iter15_reg;

  wire [11:0]P;
  wire [9:0]Q;
  wire \ap_CS_fsm_reg[16] ;
  wire ap_block_pp1_stage0_11001;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire icmp_ln851_3_fu_1468_p2;
  wire \icmp_ln851_3_reg_2149[0]_i_3_n_3 ;
  wire [7:0]p_Val2_s_reg_2082_pp1_iter15_reg;
  wire [21:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \ret_V_11_reg_2137_reg[23]_i_1_n_5 ;
  wire \ret_V_11_reg_2137_reg[23]_i_1_n_6 ;
  wire \trunc_ln831_2_reg_2142[2]_i_2_n_3 ;
  wire \trunc_ln831_2_reg_2142[2]_i_3_n_3 ;
  wire \trunc_ln831_2_reg_2142[2]_i_4_n_3 ;
  wire \trunc_ln831_2_reg_2142[6]_i_2_n_3 ;
  wire \trunc_ln831_2_reg_2142[6]_i_3_n_3 ;
  wire \trunc_ln831_2_reg_2142[6]_i_4_n_3 ;
  wire \trunc_ln831_2_reg_2142[6]_i_5_n_3 ;
  wire \trunc_ln831_2_reg_2142[7]_i_2_n_3 ;
  wire \trunc_ln831_2_reg_2142_reg[2]_i_1_n_10 ;
  wire \trunc_ln831_2_reg_2142_reg[2]_i_1_n_3 ;
  wire \trunc_ln831_2_reg_2142_reg[2]_i_1_n_4 ;
  wire \trunc_ln831_2_reg_2142_reg[2]_i_1_n_5 ;
  wire \trunc_ln831_2_reg_2142_reg[2]_i_1_n_6 ;
  wire \trunc_ln831_2_reg_2142_reg[6]_i_1_n_3 ;
  wire \trunc_ln831_2_reg_2142_reg[6]_i_1_n_4 ;
  wire \trunc_ln831_2_reg_2142_reg[6]_i_1_n_5 ;
  wire \trunc_ln831_2_reg_2142_reg[6]_i_1_n_6 ;
  wire \trunc_ln831_2_reg_2142_reg[7]_i_1_n_3 ;
  wire \trunc_ln831_2_reg_2142_reg[7]_i_1_n_4 ;
  wire \trunc_ln831_2_reg_2142_reg[7]_i_1_n_5 ;
  wire \trunc_ln831_2_reg_2142_reg[7]_i_1_n_6 ;
  wire [8:0]trunc_ln851_2_fu_1464_p1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_ret_V_11_reg_2137_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ret_V_11_reg_2137_reg[23]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln831_2_reg_2142_reg[7]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp1_iter8_i_1
       (.I0(ap_block_pp1_stage0_11001),
        .O(ap_block_pp1_stage0_subdone));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln389_reg_1943[0]_i_1 
       (.I0(p_reg_reg_1),
        .I1(ap_block_pp1_stage0_11001),
        .O(\ap_CS_fsm_reg[16] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln851_3_reg_2149[0]_i_2 
       (.I0(p_reg_reg_n_101),
        .I1(p_reg_reg_n_102),
        .I2(p_reg_reg_n_103),
        .I3(\trunc_ln831_2_reg_2142_reg[2]_i_1_n_10 ),
        .I4(p_reg_reg_n_100),
        .I5(\icmp_ln851_3_reg_2149[0]_i_3_n_3 ),
        .O(icmp_ln851_3_fu_1468_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln851_3_reg_2149[0]_i_3 
       (.I0(p_reg_reg_n_106),
        .I1(p_reg_reg_n_108),
        .I2(p_reg_reg_n_107),
        .I3(p_reg_reg_n_104),
        .I4(p_reg_reg_n_105),
        .O(\icmp_ln851_3_reg_2149[0]_i_3_n_3 ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0[21],p_reg_reg_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[16] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp1_stage0_subdone),
        .CEB2(\ap_CS_fsm_reg[16] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[16] ),
        .CEP(\ap_CS_fsm_reg[16] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:23],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 \ret_V_11_reg_2137_reg[23]_i_1 
       (.CI(\trunc_ln831_2_reg_2142_reg[7]_i_1_n_3 ),
        .CO({\NLW_ret_V_11_reg_2137_reg[23]_i_1_CO_UNCONNECTED [3:2],\ret_V_11_reg_2137_reg[23]_i_1_n_5 ,\ret_V_11_reg_2137_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({\NLW_ret_V_11_reg_2137_reg[23]_i_1_O_UNCONNECTED [3],trunc_ln851_2_fu_1464_p1[8],\NLW_ret_V_11_reg_2137_reg[23]_i_1_O_UNCONNECTED [1:0]}),
        .S({1'b0,1'b1,p_reg_reg_n_86,p_reg_reg_n_87}));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln831_2_reg_2142[2]_i_2 
       (.I0(p_reg_reg_n_96),
        .I1(p_Val2_s_reg_2082_pp1_iter15_reg[2]),
        .O(\trunc_ln831_2_reg_2142[2]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln831_2_reg_2142[2]_i_3 
       (.I0(p_reg_reg_n_97),
        .I1(p_Val2_s_reg_2082_pp1_iter15_reg[1]),
        .O(\trunc_ln831_2_reg_2142[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln831_2_reg_2142[2]_i_4 
       (.I0(p_reg_reg_n_98),
        .I1(p_Val2_s_reg_2082_pp1_iter15_reg[0]),
        .O(\trunc_ln831_2_reg_2142[2]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln831_2_reg_2142[6]_i_2 
       (.I0(p_reg_reg_n_92),
        .I1(p_Val2_s_reg_2082_pp1_iter15_reg[6]),
        .O(\trunc_ln831_2_reg_2142[6]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln831_2_reg_2142[6]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(p_Val2_s_reg_2082_pp1_iter15_reg[5]),
        .O(\trunc_ln831_2_reg_2142[6]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln831_2_reg_2142[6]_i_4 
       (.I0(p_reg_reg_n_94),
        .I1(p_Val2_s_reg_2082_pp1_iter15_reg[4]),
        .O(\trunc_ln831_2_reg_2142[6]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln831_2_reg_2142[6]_i_5 
       (.I0(p_reg_reg_n_95),
        .I1(p_Val2_s_reg_2082_pp1_iter15_reg[3]),
        .O(\trunc_ln831_2_reg_2142[6]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln831_2_reg_2142[7]_i_2 
       (.I0(p_reg_reg_n_91),
        .I1(p_Val2_s_reg_2082_pp1_iter15_reg[7]),
        .O(\trunc_ln831_2_reg_2142[7]_i_2_n_3 ));
  CARRY4 \trunc_ln831_2_reg_2142_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln831_2_reg_2142_reg[2]_i_1_n_3 ,\trunc_ln831_2_reg_2142_reg[2]_i_1_n_4 ,\trunc_ln831_2_reg_2142_reg[2]_i_1_n_5 ,\trunc_ln831_2_reg_2142_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,1'b0}),
        .O({trunc_ln851_2_fu_1464_p1[2:0],\trunc_ln831_2_reg_2142_reg[2]_i_1_n_10 }),
        .S({\trunc_ln831_2_reg_2142[2]_i_2_n_3 ,\trunc_ln831_2_reg_2142[2]_i_3_n_3 ,\trunc_ln831_2_reg_2142[2]_i_4_n_3 ,p_reg_reg_n_99}));
  CARRY4 \trunc_ln831_2_reg_2142_reg[6]_i_1 
       (.CI(\trunc_ln831_2_reg_2142_reg[2]_i_1_n_3 ),
        .CO({\trunc_ln831_2_reg_2142_reg[6]_i_1_n_3 ,\trunc_ln831_2_reg_2142_reg[6]_i_1_n_4 ,\trunc_ln831_2_reg_2142_reg[6]_i_1_n_5 ,\trunc_ln831_2_reg_2142_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95}),
        .O(trunc_ln851_2_fu_1464_p1[6:3]),
        .S({\trunc_ln831_2_reg_2142[6]_i_2_n_3 ,\trunc_ln831_2_reg_2142[6]_i_3_n_3 ,\trunc_ln831_2_reg_2142[6]_i_4_n_3 ,\trunc_ln831_2_reg_2142[6]_i_5_n_3 }));
  CARRY4 \trunc_ln831_2_reg_2142_reg[7]_i_1 
       (.CI(\trunc_ln831_2_reg_2142_reg[6]_i_1_n_3 ),
        .CO({\trunc_ln831_2_reg_2142_reg[7]_i_1_n_3 ,\trunc_ln831_2_reg_2142_reg[7]_i_1_n_4 ,\trunc_ln831_2_reg_2142_reg[7]_i_1_n_5 ,\trunc_ln831_2_reg_2142_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_91}),
        .O({\NLW_trunc_ln831_2_reg_2142_reg[7]_i_1_O_UNCONNECTED [3:1],trunc_ln851_2_fu_1464_p1[7]}),
        .S({p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,\trunc_ln831_2_reg_2142[7]_i_2_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mac_muladd_12ns_9s_21s_22_4_1
   (p_reg_reg,
    E,
    ap_block_pp1_stage0_subdone,
    grp_fu_1630_ce,
    ap_clk,
    Q,
    P,
    p_reg_reg_0,
    p_reg_reg_1,
    icmp_ln870_2_reg_1971_pp1_iter10_reg,
    p_reg_reg_2,
    p_reg_reg_3,
    ap_block_pp1_stage0_11001,
    p_reg_reg_4,
    icmp_ln489_reg_1951_pp1_iter10_reg,
    and_ln486_reg_1981_pp1_iter10_reg,
    and_ln487_reg_1977_pp1_iter10_reg);
  output [21:0]p_reg_reg;
  output [0:0]E;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1630_ce;
  input ap_clk;
  input [11:0]Q;
  input [20:0]P;
  input [7:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input icmp_ln870_2_reg_1971_pp1_iter10_reg;
  input [7:0]p_reg_reg_2;
  input [7:0]p_reg_reg_3;
  input ap_block_pp1_stage0_11001;
  input p_reg_reg_4;
  input icmp_ln489_reg_1951_pp1_iter10_reg;
  input and_ln486_reg_1981_pp1_iter10_reg;
  input and_ln487_reg_1977_pp1_iter10_reg;

  wire [0:0]E;
  wire [20:0]P;
  wire [11:0]Q;
  wire and_ln486_reg_1981_pp1_iter10_reg;
  wire and_ln487_reg_1977_pp1_iter10_reg;
  wire ap_block_pp1_stage0_11001;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1630_ce;
  wire icmp_ln489_reg_1951_pp1_iter10_reg;
  wire icmp_ln870_2_reg_1971_pp1_iter10_reg;
  wire [21:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire p_reg_reg_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2 resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U
       (.E(E),
        .P(P),
        .Q(Q),
        .and_ln486_reg_1981_pp1_iter10_reg(and_ln486_reg_1981_pp1_iter10_reg),
        .and_ln487_reg_1977_pp1_iter10_reg(and_ln487_reg_1977_pp1_iter10_reg),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1630_ce(grp_fu_1630_ce),
        .icmp_ln489_reg_1951_pp1_iter10_reg(icmp_ln489_reg_1951_pp1_iter10_reg),
        .icmp_ln870_2_reg_1971_pp1_iter10_reg(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2
   (p_reg_reg_0,
    E,
    ap_block_pp1_stage0_subdone,
    grp_fu_1630_ce,
    ap_clk,
    Q,
    P,
    p_reg_reg_1,
    p_reg_reg_2,
    icmp_ln870_2_reg_1971_pp1_iter10_reg,
    p_reg_reg_3,
    p_reg_reg_4,
    ap_block_pp1_stage0_11001,
    p_reg_reg_5,
    icmp_ln489_reg_1951_pp1_iter10_reg,
    and_ln486_reg_1981_pp1_iter10_reg,
    and_ln487_reg_1977_pp1_iter10_reg);
  output [21:0]p_reg_reg_0;
  output [0:0]E;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1630_ce;
  input ap_clk;
  input [11:0]Q;
  input [20:0]P;
  input [7:0]p_reg_reg_1;
  input [7:0]p_reg_reg_2;
  input icmp_ln870_2_reg_1971_pp1_iter10_reg;
  input [7:0]p_reg_reg_3;
  input [7:0]p_reg_reg_4;
  input ap_block_pp1_stage0_11001;
  input p_reg_reg_5;
  input icmp_ln489_reg_1951_pp1_iter10_reg;
  input and_ln486_reg_1981_pp1_iter10_reg;
  input and_ln487_reg_1977_pp1_iter10_reg;

  wire [0:0]E;
  wire [20:0]P;
  wire [11:0]Q;
  wire and_ln486_reg_1981_pp1_iter10_reg;
  wire and_ln487_reg_1977_pp1_iter10_reg;
  wire ap_block_pp1_stage0_11001;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1630_ce;
  wire icmp_ln489_reg_1951_pp1_iter10_reg;
  wire icmp_ln870_2_reg_1971_pp1_iter10_reg;
  wire [21:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire [7:0]p_reg_reg_4;
  wire p_reg_reg_5;
  wire p_reg_reg_i_10__0_n_3;
  wire p_reg_reg_i_11__0_n_3;
  wire p_reg_reg_i_16_n_3;
  wire p_reg_reg_i_17_n_3;
  wire p_reg_reg_i_18_n_3;
  wire p_reg_reg_i_19_n_3;
  wire p_reg_reg_i_2__0_n_3;
  wire p_reg_reg_i_2__0_n_4;
  wire p_reg_reg_i_2__0_n_5;
  wire p_reg_reg_i_2__0_n_6;
  wire p_reg_reg_i_3__0_n_3;
  wire p_reg_reg_i_3__0_n_4;
  wire p_reg_reg_i_3__0_n_5;
  wire p_reg_reg_i_3__0_n_6;
  wire p_reg_reg_i_8__0_n_3;
  wire p_reg_reg_i_9__0_n_3;
  wire [8:0]ret_10_fu_1393_p2;
  wire [7:0]zext_ln215_5_fu_1363_p1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h10101100)) 
    \p_Val2_s_reg_2082[7]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(p_reg_reg_5),
        .I2(icmp_ln489_reg_1951_pp1_iter10_reg),
        .I3(and_ln486_reg_1981_pp1_iter10_reg),
        .I4(and_ln487_reg_1977_pp1_iter10_reg),
        .O(E));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({ret_10_fu_1393_p2[8],ret_10_fu_1393_p2[8],ret_10_fu_1393_p2[8],ret_10_fu_1393_p2[8],ret_10_fu_1393_p2[8],ret_10_fu_1393_p2[8],ret_10_fu_1393_p2[8],ret_10_fu_1393_p2[8],ret_10_fu_1393_p2[8],ret_10_fu_1393_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P[20],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp1_stage0_subdone),
        .CEA2(grp_fu_1630_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_1630_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1630_ce),
        .CEP(grp_fu_1630_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:22],p_reg_reg_0}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 p_reg_reg_i_1
       (.CI(p_reg_reg_i_2__0_n_3),
        .CO(NLW_p_reg_reg_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_1_O_UNCONNECTED[3:1],ret_10_fu_1393_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    p_reg_reg_i_10__0
       (.I0(p_reg_reg_1[5]),
        .I1(p_reg_reg_2[5]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I3(p_reg_reg_3[5]),
        .I4(p_reg_reg_4[5]),
        .O(p_reg_reg_i_10__0_n_3));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    p_reg_reg_i_11__0
       (.I0(p_reg_reg_1[4]),
        .I1(p_reg_reg_2[4]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I3(p_reg_reg_3[4]),
        .I4(p_reg_reg_4[4]),
        .O(p_reg_reg_i_11__0_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_12
       (.I0(p_reg_reg_2[3]),
        .I1(p_reg_reg_1[3]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_5_fu_1363_p1[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_13
       (.I0(p_reg_reg_2[2]),
        .I1(p_reg_reg_1[2]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_5_fu_1363_p1[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_14
       (.I0(p_reg_reg_2[1]),
        .I1(p_reg_reg_1[1]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_5_fu_1363_p1[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_15
       (.I0(p_reg_reg_2[0]),
        .I1(p_reg_reg_1[0]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_5_fu_1363_p1[0]));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    p_reg_reg_i_16
       (.I0(p_reg_reg_1[3]),
        .I1(p_reg_reg_2[3]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I3(p_reg_reg_3[3]),
        .I4(p_reg_reg_4[3]),
        .O(p_reg_reg_i_16_n_3));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    p_reg_reg_i_17
       (.I0(p_reg_reg_1[2]),
        .I1(p_reg_reg_2[2]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I3(p_reg_reg_3[2]),
        .I4(p_reg_reg_4[2]),
        .O(p_reg_reg_i_17_n_3));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    p_reg_reg_i_18
       (.I0(p_reg_reg_1[1]),
        .I1(p_reg_reg_2[1]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I3(p_reg_reg_3[1]),
        .I4(p_reg_reg_4[1]),
        .O(p_reg_reg_i_18_n_3));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    p_reg_reg_i_19
       (.I0(p_reg_reg_1[0]),
        .I1(p_reg_reg_2[0]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I3(p_reg_reg_3[0]),
        .I4(p_reg_reg_4[0]),
        .O(p_reg_reg_i_19_n_3));
  CARRY4 p_reg_reg_i_2__0
       (.CI(p_reg_reg_i_3__0_n_3),
        .CO({p_reg_reg_i_2__0_n_3,p_reg_reg_i_2__0_n_4,p_reg_reg_i_2__0_n_5,p_reg_reg_i_2__0_n_6}),
        .CYINIT(1'b0),
        .DI(zext_ln215_5_fu_1363_p1[7:4]),
        .O(ret_10_fu_1393_p2[7:4]),
        .S({p_reg_reg_i_8__0_n_3,p_reg_reg_i_9__0_n_3,p_reg_reg_i_10__0_n_3,p_reg_reg_i_11__0_n_3}));
  CARRY4 p_reg_reg_i_3__0
       (.CI(1'b0),
        .CO({p_reg_reg_i_3__0_n_3,p_reg_reg_i_3__0_n_4,p_reg_reg_i_3__0_n_5,p_reg_reg_i_3__0_n_6}),
        .CYINIT(1'b1),
        .DI(zext_ln215_5_fu_1363_p1[3:0]),
        .O(ret_10_fu_1393_p2[3:0]),
        .S({p_reg_reg_i_16_n_3,p_reg_reg_i_17_n_3,p_reg_reg_i_18_n_3,p_reg_reg_i_19_n_3}));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4
       (.I0(p_reg_reg_2[7]),
        .I1(p_reg_reg_1[7]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_5_fu_1363_p1[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__0
       (.I0(p_reg_reg_2[6]),
        .I1(p_reg_reg_1[6]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_5_fu_1363_p1[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__0
       (.I0(p_reg_reg_2[5]),
        .I1(p_reg_reg_1[5]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_5_fu_1363_p1[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7
       (.I0(p_reg_reg_2[4]),
        .I1(p_reg_reg_1[4]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_5_fu_1363_p1[4]));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    p_reg_reg_i_8__0
       (.I0(p_reg_reg_1[7]),
        .I1(p_reg_reg_2[7]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I3(p_reg_reg_3[7]),
        .I4(p_reg_reg_4[7]),
        .O(p_reg_reg_i_8__0_n_3));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    p_reg_reg_i_9__0
       (.I0(p_reg_reg_1[6]),
        .I1(p_reg_reg_2[6]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I3(p_reg_reg_3[6]),
        .I4(p_reg_reg_4[6]),
        .O(p_reg_reg_i_9__0_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_29s_29s_29_2_1
   (D,
    Q,
    ap_clk,
    out,
    p_reg__0);
  output [28:0]D;
  input [0:0]Q;
  input ap_clk;
  input [28:0]out;
  input [28:0]p_reg__0;

  wire [28:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [28:0]out;
  wire [28:0]p_reg__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_29s_29s_29_2_1_Multiplier_0 resize_accel_mul_29s_29s_29_2_1_Multiplier_0_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .out(out),
        .p_reg__0_0(p_reg__0));
endmodule

(* ORIG_REF_NAME = "resize_accel_mul_29s_29s_29_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_29s_29s_29_2_1_31
   (D,
    ap_clk,
    B,
    p_reg,
    A,
    p_reg__0,
    Q,
    cols_cast_loc_channel_empty_n,
    rows_cast_loc_channel_empty_n);
  output [28:0]D;
  input ap_clk;
  input [11:0]B;
  input [16:0]p_reg;
  input [16:0]A;
  input [11:0]p_reg__0;
  input [1:0]Q;
  input cols_cast_loc_channel_empty_n;
  input rows_cast_loc_channel_empty_n;

  wire [16:0]A;
  wire [11:0]B;
  wire [28:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire cols_cast_loc_channel_empty_n;
  wire [16:0]p_reg;
  wire [11:0]p_reg__0;
  wire rows_cast_loc_channel_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_29s_29s_29_2_1_Multiplier_0_32 resize_accel_mul_29s_29s_29_2_1_Multiplier_0_U
       (.A(A),
        .B(B),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .cols_cast_loc_channel_empty_n(cols_cast_loc_channel_empty_n),
        .p_reg_0(p_reg),
        .p_reg__0_0(p_reg__0),
        .rows_cast_loc_channel_empty_n(rows_cast_loc_channel_empty_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_29s_29s_29_2_1_Multiplier_0
   (D,
    Q,
    ap_clk,
    out,
    p_reg__0_0);
  output [28:0]D;
  input [0:0]Q;
  input ap_clk;
  input [28:0]out;
  input [28:0]p_reg__0_0;

  wire [28:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \mul_ln477_reg_229[19]_i_2_n_3 ;
  wire \mul_ln477_reg_229[19]_i_3_n_3 ;
  wire \mul_ln477_reg_229[19]_i_4_n_3 ;
  wire \mul_ln477_reg_229[23]_i_2_n_3 ;
  wire \mul_ln477_reg_229[23]_i_3_n_3 ;
  wire \mul_ln477_reg_229[23]_i_4_n_3 ;
  wire \mul_ln477_reg_229[23]_i_5_n_3 ;
  wire \mul_ln477_reg_229[27]_i_2_n_3 ;
  wire \mul_ln477_reg_229[27]_i_3_n_3 ;
  wire \mul_ln477_reg_229[27]_i_4_n_3 ;
  wire \mul_ln477_reg_229[27]_i_5_n_3 ;
  wire \mul_ln477_reg_229[28]_i_2_n_3 ;
  wire \mul_ln477_reg_229_reg[19]_i_1_n_3 ;
  wire \mul_ln477_reg_229_reg[19]_i_1_n_4 ;
  wire \mul_ln477_reg_229_reg[19]_i_1_n_5 ;
  wire \mul_ln477_reg_229_reg[19]_i_1_n_6 ;
  wire \mul_ln477_reg_229_reg[23]_i_1_n_3 ;
  wire \mul_ln477_reg_229_reg[23]_i_1_n_4 ;
  wire \mul_ln477_reg_229_reg[23]_i_1_n_5 ;
  wire \mul_ln477_reg_229_reg[23]_i_1_n_6 ;
  wire \mul_ln477_reg_229_reg[27]_i_1_n_3 ;
  wire \mul_ln477_reg_229_reg[27]_i_1_n_4 ;
  wire \mul_ln477_reg_229_reg[27]_i_1_n_5 ;
  wire \mul_ln477_reg_229_reg[27]_i_1_n_6 ;
  wire [28:0]out;
  wire [28:16]p_1_in;
  wire [28:0]p_reg__0_0;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_106;
  wire p_reg_n_107;
  wire p_reg_n_108;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:0]\NLW_mul_ln477_reg_229_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln477_reg_229_reg[28]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg__0_P_UNCONNECTED;
  wire [47:0]NLW_p_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[19]_i_2 
       (.I0(p_1_in[19]),
        .I1(p_reg_n_106),
        .O(\mul_ln477_reg_229[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[19]_i_3 
       (.I0(p_1_in[18]),
        .I1(p_reg_n_107),
        .O(\mul_ln477_reg_229[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[19]_i_4 
       (.I0(p_1_in[17]),
        .I1(p_reg_n_108),
        .O(\mul_ln477_reg_229[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[23]_i_2 
       (.I0(p_1_in[23]),
        .I1(p_reg_n_102),
        .O(\mul_ln477_reg_229[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[23]_i_3 
       (.I0(p_1_in[22]),
        .I1(p_reg_n_103),
        .O(\mul_ln477_reg_229[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[23]_i_4 
       (.I0(p_1_in[21]),
        .I1(p_reg_n_104),
        .O(\mul_ln477_reg_229[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[23]_i_5 
       (.I0(p_1_in[20]),
        .I1(p_reg_n_105),
        .O(\mul_ln477_reg_229[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[27]_i_2 
       (.I0(p_1_in[27]),
        .I1(p_reg_n_98),
        .O(\mul_ln477_reg_229[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[27]_i_3 
       (.I0(p_1_in[26]),
        .I1(p_reg_n_99),
        .O(\mul_ln477_reg_229[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[27]_i_4 
       (.I0(p_1_in[25]),
        .I1(p_reg_n_100),
        .O(\mul_ln477_reg_229[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[27]_i_5 
       (.I0(p_1_in[24]),
        .I1(p_reg_n_101),
        .O(\mul_ln477_reg_229[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[28]_i_2 
       (.I0(p_1_in[28]),
        .I1(p_reg_n_97),
        .O(\mul_ln477_reg_229[28]_i_2_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln477_reg_229_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln477_reg_229_reg[19]_i_1_n_3 ,\mul_ln477_reg_229_reg[19]_i_1_n_4 ,\mul_ln477_reg_229_reg[19]_i_1_n_5 ,\mul_ln477_reg_229_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_1_in[19:17],1'b0}),
        .O(D[19:16]),
        .S({\mul_ln477_reg_229[19]_i_2_n_3 ,\mul_ln477_reg_229[19]_i_3_n_3 ,\mul_ln477_reg_229[19]_i_4_n_3 ,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln477_reg_229_reg[23]_i_1 
       (.CI(\mul_ln477_reg_229_reg[19]_i_1_n_3 ),
        .CO({\mul_ln477_reg_229_reg[23]_i_1_n_3 ,\mul_ln477_reg_229_reg[23]_i_1_n_4 ,\mul_ln477_reg_229_reg[23]_i_1_n_5 ,\mul_ln477_reg_229_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(p_1_in[23:20]),
        .O(D[23:20]),
        .S({\mul_ln477_reg_229[23]_i_2_n_3 ,\mul_ln477_reg_229[23]_i_3_n_3 ,\mul_ln477_reg_229[23]_i_4_n_3 ,\mul_ln477_reg_229[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln477_reg_229_reg[27]_i_1 
       (.CI(\mul_ln477_reg_229_reg[23]_i_1_n_3 ),
        .CO({\mul_ln477_reg_229_reg[27]_i_1_n_3 ,\mul_ln477_reg_229_reg[27]_i_1_n_4 ,\mul_ln477_reg_229_reg[27]_i_1_n_5 ,\mul_ln477_reg_229_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(p_1_in[27:24]),
        .O(D[27:24]),
        .S({\mul_ln477_reg_229[27]_i_2_n_3 ,\mul_ln477_reg_229[27]_i_3_n_3 ,\mul_ln477_reg_229[27]_i_4_n_3 ,\mul_ln477_reg_229[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln477_reg_229_reg[28]_i_1 
       (.CI(\mul_ln477_reg_229_reg[27]_i_1_n_3 ),
        .CO(\NLW_mul_ln477_reg_229_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln477_reg_229_reg[28]_i_1_O_UNCONNECTED [3:1],D[28]}),
        .S({1'b0,1'b0,1'b0,\mul_ln477_reg_229[28]_i_2_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg__0_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({out[28],out[28],out[28],out[28],out[28],out[28],out[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_P_UNCONNECTED[47:12],p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105,p_reg_n_106,p_reg_n_107,p_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(p_1_in[16]),
        .R(1'b0));
  FDRE \p_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__0
       (.A({out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg__0_0[28],p_reg__0_0[28],p_reg__0_0[28],p_reg__0_0[28],p_reg__0_0[28],p_reg__0_0[28],p_reg__0_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__0_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg__0_P_UNCONNECTED[47:12],p_1_in[28:17]}),
        .PATTERNBDETECT(NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .PCOUT(NLW_p_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_reg__0_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "resize_accel_mul_29s_29s_29_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_29s_29s_29_2_1_Multiplier_0_32
   (D,
    ap_clk,
    B,
    p_reg_0,
    A,
    p_reg__0_0,
    Q,
    cols_cast_loc_channel_empty_n,
    rows_cast_loc_channel_empty_n);
  output [28:0]D;
  input ap_clk;
  input [11:0]B;
  input [16:0]p_reg_0;
  input [16:0]A;
  input [11:0]p_reg__0_0;
  input [1:0]Q;
  input cols_cast_loc_channel_empty_n;
  input rows_cast_loc_channel_empty_n;

  wire [16:0]A;
  wire [11:0]B;
  wire [28:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire cols_cast_loc_channel_empty_n;
  wire grp_fu_110_ce;
  wire \mul_ln328_reg_214[19]_i_2_n_3 ;
  wire \mul_ln328_reg_214[19]_i_3_n_3 ;
  wire \mul_ln328_reg_214[19]_i_4_n_3 ;
  wire \mul_ln328_reg_214[23]_i_2_n_3 ;
  wire \mul_ln328_reg_214[23]_i_3_n_3 ;
  wire \mul_ln328_reg_214[23]_i_4_n_3 ;
  wire \mul_ln328_reg_214[23]_i_5_n_3 ;
  wire \mul_ln328_reg_214[27]_i_2_n_3 ;
  wire \mul_ln328_reg_214[27]_i_3_n_3 ;
  wire \mul_ln328_reg_214[27]_i_4_n_3 ;
  wire \mul_ln328_reg_214[27]_i_5_n_3 ;
  wire \mul_ln328_reg_214[28]_i_2_n_3 ;
  wire \mul_ln328_reg_214_reg[19]_i_1_n_3 ;
  wire \mul_ln328_reg_214_reg[19]_i_1_n_4 ;
  wire \mul_ln328_reg_214_reg[19]_i_1_n_5 ;
  wire \mul_ln328_reg_214_reg[19]_i_1_n_6 ;
  wire \mul_ln328_reg_214_reg[23]_i_1_n_3 ;
  wire \mul_ln328_reg_214_reg[23]_i_1_n_4 ;
  wire \mul_ln328_reg_214_reg[23]_i_1_n_5 ;
  wire \mul_ln328_reg_214_reg[23]_i_1_n_6 ;
  wire \mul_ln328_reg_214_reg[27]_i_1_n_3 ;
  wire \mul_ln328_reg_214_reg[27]_i_1_n_4 ;
  wire \mul_ln328_reg_214_reg[27]_i_1_n_5 ;
  wire \mul_ln328_reg_214_reg[27]_i_1_n_6 ;
  wire [28:16]p_1_in;
  wire [16:0]p_reg_0;
  wire [11:0]p_reg__0_0;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_106;
  wire p_reg_n_107;
  wire p_reg_n_108;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire rows_cast_loc_channel_empty_n;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:0]\NLW_mul_ln328_reg_214_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln328_reg_214_reg[28]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg__0_P_UNCONNECTED;
  wire [47:0]NLW_p_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[19]_i_2 
       (.I0(p_1_in[19]),
        .I1(p_reg_n_106),
        .O(\mul_ln328_reg_214[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[19]_i_3 
       (.I0(p_1_in[18]),
        .I1(p_reg_n_107),
        .O(\mul_ln328_reg_214[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[19]_i_4 
       (.I0(p_1_in[17]),
        .I1(p_reg_n_108),
        .O(\mul_ln328_reg_214[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[23]_i_2 
       (.I0(p_1_in[23]),
        .I1(p_reg_n_102),
        .O(\mul_ln328_reg_214[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[23]_i_3 
       (.I0(p_1_in[22]),
        .I1(p_reg_n_103),
        .O(\mul_ln328_reg_214[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[23]_i_4 
       (.I0(p_1_in[21]),
        .I1(p_reg_n_104),
        .O(\mul_ln328_reg_214[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[23]_i_5 
       (.I0(p_1_in[20]),
        .I1(p_reg_n_105),
        .O(\mul_ln328_reg_214[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[27]_i_2 
       (.I0(p_1_in[27]),
        .I1(p_reg_n_98),
        .O(\mul_ln328_reg_214[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[27]_i_3 
       (.I0(p_1_in[26]),
        .I1(p_reg_n_99),
        .O(\mul_ln328_reg_214[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[27]_i_4 
       (.I0(p_1_in[25]),
        .I1(p_reg_n_100),
        .O(\mul_ln328_reg_214[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[27]_i_5 
       (.I0(p_1_in[24]),
        .I1(p_reg_n_101),
        .O(\mul_ln328_reg_214[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[28]_i_2 
       (.I0(p_1_in[28]),
        .I1(p_reg_n_97),
        .O(\mul_ln328_reg_214[28]_i_2_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln328_reg_214_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln328_reg_214_reg[19]_i_1_n_3 ,\mul_ln328_reg_214_reg[19]_i_1_n_4 ,\mul_ln328_reg_214_reg[19]_i_1_n_5 ,\mul_ln328_reg_214_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_1_in[19:17],1'b0}),
        .O(D[19:16]),
        .S({\mul_ln328_reg_214[19]_i_2_n_3 ,\mul_ln328_reg_214[19]_i_3_n_3 ,\mul_ln328_reg_214[19]_i_4_n_3 ,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln328_reg_214_reg[23]_i_1 
       (.CI(\mul_ln328_reg_214_reg[19]_i_1_n_3 ),
        .CO({\mul_ln328_reg_214_reg[23]_i_1_n_3 ,\mul_ln328_reg_214_reg[23]_i_1_n_4 ,\mul_ln328_reg_214_reg[23]_i_1_n_5 ,\mul_ln328_reg_214_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(p_1_in[23:20]),
        .O(D[23:20]),
        .S({\mul_ln328_reg_214[23]_i_2_n_3 ,\mul_ln328_reg_214[23]_i_3_n_3 ,\mul_ln328_reg_214[23]_i_4_n_3 ,\mul_ln328_reg_214[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln328_reg_214_reg[27]_i_1 
       (.CI(\mul_ln328_reg_214_reg[23]_i_1_n_3 ),
        .CO({\mul_ln328_reg_214_reg[27]_i_1_n_3 ,\mul_ln328_reg_214_reg[27]_i_1_n_4 ,\mul_ln328_reg_214_reg[27]_i_1_n_5 ,\mul_ln328_reg_214_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(p_1_in[27:24]),
        .O(D[27:24]),
        .S({\mul_ln328_reg_214[27]_i_2_n_3 ,\mul_ln328_reg_214[27]_i_3_n_3 ,\mul_ln328_reg_214[27]_i_4_n_3 ,\mul_ln328_reg_214[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln328_reg_214_reg[28]_i_1 
       (.CI(\mul_ln328_reg_214_reg[27]_i_1_n_3 ),
        .CO(\NLW_mul_ln328_reg_214_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln328_reg_214_reg[28]_i_1_O_UNCONNECTED [3:1],D[28]}),
        .S({1'b0,1'b0,1'b0,\mul_ln328_reg_214[28]_i_2_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[11],B[11],B[11],B[11],B[11],B[11],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_110_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_P_UNCONNECTED[47:12],p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105,p_reg_n_106,p_reg_n_107,p_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_92),
        .Q(p_1_in[16]),
        .R(1'b0));
  FDRE \p_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_99),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__0
       (.A({A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg__0_0[11],p_reg__0_0[11],p_reg__0_0[11],p_reg__0_0[11],p_reg__0_0[11],p_reg__0_0[11],p_reg__0_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_110_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__0_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg__0_P_UNCONNECTED[47:12],p_1_in[28:17]}),
        .PATTERNBDETECT(NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .PCOUT(NLW_p_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__0_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hEAAA)) 
    p_reg_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(cols_cast_loc_channel_empty_n),
        .I3(rows_cast_loc_channel_empty_n),
        .O(grp_fu_110_ce));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_32s_32s_32_2_1
   (D,
    Q,
    ap_clk,
    srcMat_1_c_dout,
    cols_loc_channel_dout);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]srcMat_1_c_dout;
  input [31:0]cols_loc_channel_dout;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]cols_loc_channel_dout;
  wire [31:0]srcMat_1_c_dout;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_32s_32s_32_2_1_Multiplier_1 resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .cols_loc_channel_dout(cols_loc_channel_dout),
        .srcMat_1_c_dout(srcMat_1_c_dout));
endmodule

(* ORIG_REF_NAME = "resize_accel_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_32s_32s_32_2_1_27
   (D,
    Q,
    ap_clk,
    out,
    p_reg);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]out;
  input [31:0]p_reg;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]out;
  wire [31:0]p_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_32s_32s_32_2_1_Multiplier_1_28 resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .out(out),
        .p_reg_0(p_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_32s_32s_32_2_1_Multiplier_1
   (D,
    Q,
    ap_clk,
    srcMat_1_c_dout,
    cols_loc_channel_dout);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]srcMat_1_c_dout;
  input [31:0]cols_loc_channel_dout;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]cols_loc_channel_dout;
  wire \loop_count_reg_789[19]_i_2_n_3 ;
  wire \loop_count_reg_789[19]_i_3_n_3 ;
  wire \loop_count_reg_789[19]_i_4_n_3 ;
  wire \loop_count_reg_789[23]_i_2_n_3 ;
  wire \loop_count_reg_789[23]_i_3_n_3 ;
  wire \loop_count_reg_789[23]_i_4_n_3 ;
  wire \loop_count_reg_789[23]_i_5_n_3 ;
  wire \loop_count_reg_789[27]_i_2_n_3 ;
  wire \loop_count_reg_789[27]_i_3_n_3 ;
  wire \loop_count_reg_789[27]_i_4_n_3 ;
  wire \loop_count_reg_789[27]_i_5_n_3 ;
  wire \loop_count_reg_789[31]_i_2_n_3 ;
  wire \loop_count_reg_789[31]_i_3_n_3 ;
  wire \loop_count_reg_789[31]_i_4_n_3 ;
  wire \loop_count_reg_789[31]_i_5_n_3 ;
  wire \loop_count_reg_789_reg[19]_i_1_n_3 ;
  wire \loop_count_reg_789_reg[19]_i_1_n_4 ;
  wire \loop_count_reg_789_reg[19]_i_1_n_5 ;
  wire \loop_count_reg_789_reg[19]_i_1_n_6 ;
  wire \loop_count_reg_789_reg[23]_i_1_n_3 ;
  wire \loop_count_reg_789_reg[23]_i_1_n_4 ;
  wire \loop_count_reg_789_reg[23]_i_1_n_5 ;
  wire \loop_count_reg_789_reg[23]_i_1_n_6 ;
  wire \loop_count_reg_789_reg[27]_i_1_n_3 ;
  wire \loop_count_reg_789_reg[27]_i_1_n_4 ;
  wire \loop_count_reg_789_reg[27]_i_1_n_5 ;
  wire \loop_count_reg_789_reg[27]_i_1_n_6 ;
  wire \loop_count_reg_789_reg[31]_i_1_n_4 ;
  wire \loop_count_reg_789_reg[31]_i_1_n_5 ;
  wire \loop_count_reg_789_reg[31]_i_1_n_6 ;
  wire \p_reg[16]__0_n_3 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_106;
  wire p_reg_n_107;
  wire p_reg_n_108;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]srcMat_1_c_dout;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_54;
  wire tmp_product__0_n_55;
  wire tmp_product__0_n_56;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_loop_count_reg_789_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[19]_i_2 
       (.I0(p_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\loop_count_reg_789[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[19]_i_3 
       (.I0(p_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\loop_count_reg_789[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[19]_i_4 
       (.I0(p_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\loop_count_reg_789[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[23]_i_2 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\loop_count_reg_789[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[23]_i_3 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\loop_count_reg_789[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[23]_i_4 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\loop_count_reg_789[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[23]_i_5 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\loop_count_reg_789[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[27]_i_2 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\loop_count_reg_789[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[27]_i_3 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\loop_count_reg_789[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[27]_i_4 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\loop_count_reg_789[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[27]_i_5 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\loop_count_reg_789[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[31]_i_2 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\loop_count_reg_789[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[31]_i_3 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\loop_count_reg_789[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[31]_i_4 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\loop_count_reg_789[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[31]_i_5 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\loop_count_reg_789[31]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loop_count_reg_789_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\loop_count_reg_789_reg[19]_i_1_n_3 ,\loop_count_reg_789_reg[19]_i_1_n_4 ,\loop_count_reg_789_reg[19]_i_1_n_5 ,\loop_count_reg_789_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_106,p_reg_n_107,p_reg_n_108,1'b0}),
        .O(D[19:16]),
        .S({\loop_count_reg_789[19]_i_2_n_3 ,\loop_count_reg_789[19]_i_3_n_3 ,\loop_count_reg_789[19]_i_4_n_3 ,\p_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loop_count_reg_789_reg[23]_i_1 
       (.CI(\loop_count_reg_789_reg[19]_i_1_n_3 ),
        .CO({\loop_count_reg_789_reg[23]_i_1_n_3 ,\loop_count_reg_789_reg[23]_i_1_n_4 ,\loop_count_reg_789_reg[23]_i_1_n_5 ,\loop_count_reg_789_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .O(D[23:20]),
        .S({\loop_count_reg_789[23]_i_2_n_3 ,\loop_count_reg_789[23]_i_3_n_3 ,\loop_count_reg_789[23]_i_4_n_3 ,\loop_count_reg_789[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loop_count_reg_789_reg[27]_i_1 
       (.CI(\loop_count_reg_789_reg[23]_i_1_n_3 ),
        .CO({\loop_count_reg_789_reg[27]_i_1_n_3 ,\loop_count_reg_789_reg[27]_i_1_n_4 ,\loop_count_reg_789_reg[27]_i_1_n_5 ,\loop_count_reg_789_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101}),
        .O(D[27:24]),
        .S({\loop_count_reg_789[27]_i_2_n_3 ,\loop_count_reg_789[27]_i_3_n_3 ,\loop_count_reg_789[27]_i_4_n_3 ,\loop_count_reg_789[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loop_count_reg_789_reg[31]_i_1 
       (.CI(\loop_count_reg_789_reg[27]_i_1_n_3 ),
        .CO({\NLW_loop_count_reg_789_reg[31]_i_1_CO_UNCONNECTED [3],\loop_count_reg_789_reg[31]_i_1_n_4 ,\loop_count_reg_789_reg[31]_i_1_n_5 ,\loop_count_reg_789_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_95,p_reg_n_96,p_reg_n_97}),
        .O(D[31:28]),
        .S({\loop_count_reg_789[31]_i_2_n_3 ,\loop_count_reg_789[31]_i_3_n_3 ,\loop_count_reg_789[31]_i_4_n_3 ,\loop_count_reg_789[31]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55,tmp_product__0_n_56}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({cols_loc_channel_dout[31],cols_loc_channel_dout[31],cols_loc_channel_dout[31],cols_loc_channel_dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105,p_reg_n_106,p_reg_n_107,p_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\p_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cols_loc_channel_dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({srcMat_1_c_dout[31],srcMat_1_c_dout[31],srcMat_1_c_dout[31],srcMat_1_c_dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,srcMat_1_c_dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55,tmp_product__0_n_56}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,cols_loc_channel_dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "resize_accel_mul_32s_32s_32_2_1_Multiplier_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_32s_32s_32_2_1_Multiplier_1_28
   (D,
    Q,
    ap_clk,
    out,
    p_reg_0);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]out;
  input [31:0]p_reg_0;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \loop_count_reg_873[19]_i_2_n_3 ;
  wire \loop_count_reg_873[19]_i_3_n_3 ;
  wire \loop_count_reg_873[19]_i_4_n_3 ;
  wire \loop_count_reg_873[23]_i_2_n_3 ;
  wire \loop_count_reg_873[23]_i_3_n_3 ;
  wire \loop_count_reg_873[23]_i_4_n_3 ;
  wire \loop_count_reg_873[23]_i_5_n_3 ;
  wire \loop_count_reg_873[27]_i_2_n_3 ;
  wire \loop_count_reg_873[27]_i_3_n_3 ;
  wire \loop_count_reg_873[27]_i_4_n_3 ;
  wire \loop_count_reg_873[27]_i_5_n_3 ;
  wire \loop_count_reg_873[31]_i_2_n_3 ;
  wire \loop_count_reg_873[31]_i_3_n_3 ;
  wire \loop_count_reg_873[31]_i_4_n_3 ;
  wire \loop_count_reg_873[31]_i_5_n_3 ;
  wire \loop_count_reg_873_reg[19]_i_1_n_3 ;
  wire \loop_count_reg_873_reg[19]_i_1_n_4 ;
  wire \loop_count_reg_873_reg[19]_i_1_n_5 ;
  wire \loop_count_reg_873_reg[19]_i_1_n_6 ;
  wire \loop_count_reg_873_reg[23]_i_1_n_3 ;
  wire \loop_count_reg_873_reg[23]_i_1_n_4 ;
  wire \loop_count_reg_873_reg[23]_i_1_n_5 ;
  wire \loop_count_reg_873_reg[23]_i_1_n_6 ;
  wire \loop_count_reg_873_reg[27]_i_1_n_3 ;
  wire \loop_count_reg_873_reg[27]_i_1_n_4 ;
  wire \loop_count_reg_873_reg[27]_i_1_n_5 ;
  wire \loop_count_reg_873_reg[27]_i_1_n_6 ;
  wire \loop_count_reg_873_reg[31]_i_1_n_4 ;
  wire \loop_count_reg_873_reg[31]_i_1_n_5 ;
  wire \loop_count_reg_873_reg[31]_i_1_n_6 ;
  wire [31:0]out;
  wire \p_reg[16]__0_n_3 ;
  wire [31:0]p_reg_0;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_106;
  wire p_reg_n_107;
  wire p_reg_n_108;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_54;
  wire tmp_product__0_n_55;
  wire tmp_product__0_n_56;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_loop_count_reg_873_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[19]_i_2 
       (.I0(p_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\loop_count_reg_873[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[19]_i_3 
       (.I0(p_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\loop_count_reg_873[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[19]_i_4 
       (.I0(p_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\loop_count_reg_873[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[23]_i_2 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\loop_count_reg_873[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[23]_i_3 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\loop_count_reg_873[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[23]_i_4 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\loop_count_reg_873[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[23]_i_5 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\loop_count_reg_873[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[27]_i_2 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\loop_count_reg_873[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[27]_i_3 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\loop_count_reg_873[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[27]_i_4 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\loop_count_reg_873[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[27]_i_5 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\loop_count_reg_873[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[31]_i_2 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\loop_count_reg_873[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[31]_i_3 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\loop_count_reg_873[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[31]_i_4 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\loop_count_reg_873[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[31]_i_5 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\loop_count_reg_873[31]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loop_count_reg_873_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\loop_count_reg_873_reg[19]_i_1_n_3 ,\loop_count_reg_873_reg[19]_i_1_n_4 ,\loop_count_reg_873_reg[19]_i_1_n_5 ,\loop_count_reg_873_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_106,p_reg_n_107,p_reg_n_108,1'b0}),
        .O(D[19:16]),
        .S({\loop_count_reg_873[19]_i_2_n_3 ,\loop_count_reg_873[19]_i_3_n_3 ,\loop_count_reg_873[19]_i_4_n_3 ,\p_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loop_count_reg_873_reg[23]_i_1 
       (.CI(\loop_count_reg_873_reg[19]_i_1_n_3 ),
        .CO({\loop_count_reg_873_reg[23]_i_1_n_3 ,\loop_count_reg_873_reg[23]_i_1_n_4 ,\loop_count_reg_873_reg[23]_i_1_n_5 ,\loop_count_reg_873_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .O(D[23:20]),
        .S({\loop_count_reg_873[23]_i_2_n_3 ,\loop_count_reg_873[23]_i_3_n_3 ,\loop_count_reg_873[23]_i_4_n_3 ,\loop_count_reg_873[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loop_count_reg_873_reg[27]_i_1 
       (.CI(\loop_count_reg_873_reg[23]_i_1_n_3 ),
        .CO({\loop_count_reg_873_reg[27]_i_1_n_3 ,\loop_count_reg_873_reg[27]_i_1_n_4 ,\loop_count_reg_873_reg[27]_i_1_n_5 ,\loop_count_reg_873_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101}),
        .O(D[27:24]),
        .S({\loop_count_reg_873[27]_i_2_n_3 ,\loop_count_reg_873[27]_i_3_n_3 ,\loop_count_reg_873[27]_i_4_n_3 ,\loop_count_reg_873[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loop_count_reg_873_reg[31]_i_1 
       (.CI(\loop_count_reg_873_reg[27]_i_1_n_3 ),
        .CO({\NLW_loop_count_reg_873_reg[31]_i_1_CO_UNCONNECTED [3],\loop_count_reg_873_reg[31]_i_1_n_4 ,\loop_count_reg_873_reg[31]_i_1_n_5 ,\loop_count_reg_873_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_95,p_reg_n_96,p_reg_n_97}),
        .O(D[31:28]),
        .S({\loop_count_reg_873[31]_i_2_n_3 ,\loop_count_reg_873[31]_i_3_n_3 ,\loop_count_reg_873[31]_i_4_n_3 ,\loop_count_reg_873[31]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55,tmp_product__0_n_56}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_0[31],p_reg_0[31],p_reg_0[31],p_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105,p_reg_n_106,p_reg_n_107,p_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\p_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({out[31],out[31],out[31],out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55,tmp_product__0_n_56}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_reg_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_48ns_42s_74_5_0
   (E,
    D,
    PCOUT,
    \a_reg0_reg[47] ,
    \ap_CS_fsm_reg[16] ,
    \buff2_reg[16]__0 ,
    \b_reg0_reg[41] ,
    ap_ce_reg,
    ap_clk,
    Q,
    \a_reg0_reg[47]_0 ,
    grp_fu_1630_ce,
    buff1_reg,
    buff1_reg_0,
    buff1_reg_1,
    buff1_reg_2,
    buff1_reg_3,
    buff1_reg_4);
  output [0:0]E;
  output [16:0]D;
  output [47:0]PCOUT;
  output [13:0]\a_reg0_reg[47] ;
  output \ap_CS_fsm_reg[16] ;
  output [1:0]\buff2_reg[16]__0 ;
  output [19:0]\b_reg0_reg[41] ;
  input ap_ce_reg;
  input ap_clk;
  input [19:0]Q;
  input [30:0]\a_reg0_reg[47]_0 ;
  input grp_fu_1630_ce;
  input [7:0]buff1_reg;
  input [16:0]buff1_reg_0;
  input [9:0]buff1_reg_1;
  input [6:0]buff1_reg_2;
  input buff1_reg_3;
  input buff1_reg_4;

  wire [16:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [19:0]Q;
  wire [13:0]\a_reg0_reg[47] ;
  wire [30:0]\a_reg0_reg[47]_0 ;
  wire \ap_CS_fsm_reg[16] ;
  wire ap_ce_reg;
  wire ap_clk;
  wire [19:0]\b_reg0_reg[41] ;
  wire [7:0]buff1_reg;
  wire [16:0]buff1_reg_0;
  wire [9:0]buff1_reg_1;
  wire [6:0]buff1_reg_2;
  wire buff1_reg_3;
  wire buff1_reg_4;
  wire [1:0]\buff2_reg[16]__0 ;
  wire grp_fu_1630_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_48ns_42s_74_5_0_Multiplier_2 resize_accel_mul_48ns_42s_74_5_0_Multiplier_2_U
       (.D(D),
        .E(E),
        .PCOUT(PCOUT),
        .Q(Q),
        .\a_reg0_reg[47]_0 (\a_reg0_reg[47] ),
        .\a_reg0_reg[47]_1 (\a_reg0_reg[47]_0 ),
        .\ap_CS_fsm_reg[16] (\ap_CS_fsm_reg[16] ),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\b_reg0_reg[41]_0 (\b_reg0_reg[41] ),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff1_reg_2(buff1_reg_1),
        .buff1_reg_3(buff1_reg_2),
        .buff1_reg_4(buff1_reg_3),
        .buff1_reg_5(buff1_reg_4),
        .\buff2_reg[16]__0_0 (\buff2_reg[16]__0 ),
        .grp_fu_1630_ce(grp_fu_1630_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_48ns_42s_74_5_0_Multiplier_2
   (E,
    D,
    PCOUT,
    \a_reg0_reg[47]_0 ,
    \ap_CS_fsm_reg[16] ,
    \buff2_reg[16]__0_0 ,
    \b_reg0_reg[41]_0 ,
    ap_ce_reg,
    ap_clk,
    Q,
    \a_reg0_reg[47]_1 ,
    grp_fu_1630_ce,
    buff1_reg_0,
    buff1_reg_1,
    buff1_reg_2,
    buff1_reg_3,
    buff1_reg_4,
    buff1_reg_5);
  output [0:0]E;
  output [16:0]D;
  output [47:0]PCOUT;
  output [13:0]\a_reg0_reg[47]_0 ;
  output \ap_CS_fsm_reg[16] ;
  output [1:0]\buff2_reg[16]__0_0 ;
  output [19:0]\b_reg0_reg[41]_0 ;
  input ap_ce_reg;
  input ap_clk;
  input [19:0]Q;
  input [30:0]\a_reg0_reg[47]_1 ;
  input grp_fu_1630_ce;
  input [7:0]buff1_reg_0;
  input [16:0]buff1_reg_1;
  input [9:0]buff1_reg_2;
  input [6:0]buff1_reg_3;
  input buff1_reg_4;
  input buff1_reg_5;

  wire [16:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [19:0]Q;
  wire [13:0]\a_reg0_reg[47]_0 ;
  wire [30:0]\a_reg0_reg[47]_1 ;
  wire \ap_CS_fsm_reg[16] ;
  wire ap_ce_reg;
  wire ap_ce_reg_i_2_n_3;
  wire ap_clk;
  wire [19:0]\b_reg0_reg[41]_0 ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [7:0]buff1_reg_0;
  wire [16:0]buff1_reg_1;
  wire [9:0]buff1_reg_2;
  wire [6:0]buff1_reg_3;
  wire buff1_reg_4;
  wire buff1_reg_5;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire [1:0]\buff2_reg[16]__0_0 ;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff2_reg_n_154;
  wire buff2_reg_n_155;
  wire buff2_reg_n_156;
  wire grp_fu_1630_ce;
  wire [16:0]grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_P_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  FDRE \a_reg0_reg[34] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [17]),
        .Q(\a_reg0_reg[47]_0 [0]),
        .R(1'b0));
  FDRE \a_reg0_reg[35] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [18]),
        .Q(\a_reg0_reg[47]_0 [1]),
        .R(1'b0));
  FDRE \a_reg0_reg[36] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [19]),
        .Q(\a_reg0_reg[47]_0 [2]),
        .R(1'b0));
  FDRE \a_reg0_reg[37] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [20]),
        .Q(\a_reg0_reg[47]_0 [3]),
        .R(1'b0));
  FDRE \a_reg0_reg[38] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [21]),
        .Q(\a_reg0_reg[47]_0 [4]),
        .R(1'b0));
  FDRE \a_reg0_reg[39] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [22]),
        .Q(\a_reg0_reg[47]_0 [5]),
        .R(1'b0));
  FDRE \a_reg0_reg[40] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [23]),
        .Q(\a_reg0_reg[47]_0 [6]),
        .R(1'b0));
  FDRE \a_reg0_reg[41] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [24]),
        .Q(\a_reg0_reg[47]_0 [7]),
        .R(1'b0));
  FDRE \a_reg0_reg[42] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [25]),
        .Q(\a_reg0_reg[47]_0 [8]),
        .R(1'b0));
  FDRE \a_reg0_reg[43] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [26]),
        .Q(\a_reg0_reg[47]_0 [9]),
        .R(1'b0));
  FDRE \a_reg0_reg[44] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [27]),
        .Q(\a_reg0_reg[47]_0 [10]),
        .R(1'b0));
  FDRE \a_reg0_reg[45] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [28]),
        .Q(\a_reg0_reg[47]_0 [11]),
        .R(1'b0));
  FDRE \a_reg0_reg[46] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [29]),
        .Q(\a_reg0_reg[47]_0 [12]),
        .R(1'b0));
  FDRE \a_reg0_reg[47] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\a_reg0_reg[47]_1 [30]),
        .Q(\a_reg0_reg[47]_0 [13]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ap_ce_reg_i_1
       (.I0(ap_ce_reg_i_2_n_3),
        .I1(grp_fu_1630_ce),
        .I2(buff1_reg_0[2]),
        .I3(buff1_reg_0[6]),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ap_ce_reg_i_2
       (.I0(buff1_reg_0[3]),
        .I1(buff1_reg_0[0]),
        .I2(buff1_reg_0[5]),
        .I3(buff1_reg_0[1]),
        .I4(buff1_reg_0[4]),
        .O(ap_ce_reg_i_2_n_3));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[0]),
        .Q(\b_reg0_reg[41]_0 [0]),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[1]),
        .Q(\b_reg0_reg[41]_0 [1]),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[2]),
        .Q(\b_reg0_reg[41]_0 [2]),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[3]),
        .Q(\b_reg0_reg[41]_0 [3]),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[4]),
        .Q(\b_reg0_reg[41]_0 [4]),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[5]),
        .Q(\b_reg0_reg[41]_0 [5]),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[6]),
        .Q(\b_reg0_reg[41]_0 [6]),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[7]),
        .Q(\b_reg0_reg[41]_0 [7]),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[8]),
        .Q(\b_reg0_reg[41]_0 [8]),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[9]),
        .Q(\b_reg0_reg[41]_0 [9]),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[10]),
        .Q(\b_reg0_reg[41]_0 [10]),
        .R(1'b0));
  FDRE \b_reg0_reg[33] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[11]),
        .Q(\b_reg0_reg[41]_0 [11]),
        .R(1'b0));
  FDRE \b_reg0_reg[34] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[12]),
        .Q(\b_reg0_reg[41]_0 [12]),
        .R(1'b0));
  FDRE \b_reg0_reg[35] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[13]),
        .Q(\b_reg0_reg[41]_0 [13]),
        .R(1'b0));
  FDRE \b_reg0_reg[36] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[14]),
        .Q(\b_reg0_reg[41]_0 [14]),
        .R(1'b0));
  FDRE \b_reg0_reg[37] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[15]),
        .Q(\b_reg0_reg[41]_0 [15]),
        .R(1'b0));
  FDRE \b_reg0_reg[38] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[16]),
        .Q(\b_reg0_reg[41]_0 [16]),
        .R(1'b0));
  FDRE \b_reg0_reg[39] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[17]),
        .Q(\b_reg0_reg[41]_0 [17]),
        .R(1'b0));
  FDRE \b_reg0_reg[40] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[18]),
        .Q(\b_reg0_reg[41]_0 [18]),
        .R(1'b0));
  FDRE \b_reg0_reg[41] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(Q[19]),
        .Q(\b_reg0_reg[41]_0 [19]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_1
       (.I0(buff1_reg_1[16]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_3[6]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_10
       (.I0(buff1_reg_1[7]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_2[7]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_11
       (.I0(buff1_reg_1[6]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_2[6]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_12
       (.I0(buff1_reg_1[5]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_2[5]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_13
       (.I0(buff1_reg_1[4]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_2[4]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_14
       (.I0(buff1_reg_1[3]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_2[3]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_15
       (.I0(buff1_reg_1[2]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_2[2]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_16
       (.I0(buff1_reg_1[1]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_2[1]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_17
       (.I0(buff1_reg_1[0]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_2[0]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_2
       (.I0(buff1_reg_1[15]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_3[5]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_3
       (.I0(buff1_reg_1[14]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_3[4]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_4
       (.I0(buff1_reg_1[13]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_3[3]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_5
       (.I0(buff1_reg_1[12]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_3[2]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_6
       (.I0(buff1_reg_1[11]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_3[1]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_7
       (.I0(buff1_reg_1[10]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_3[0]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_8
       (.I0(buff1_reg_1[9]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_2[9]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_9
       (.I0(buff1_reg_1[8]),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(buff1_reg_2[8]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[8]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({Q[19],Q[19],Q[19],Q[19],Q[19],Q,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156}),
        .PCOUT({buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({Q[19],Q[19],Q[19],Q[19],Q[19],Q,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\a_reg0_reg[47]_1 [16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_ce_reg),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_ce_reg),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .PCOUT({buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153,buff2_reg_n_154,buff2_reg_n_155,buff2_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product_n_93),
        .Q(\buff2_reg[16]__0_0 [0]),
        .R(1'b0));
  FDRE \buff2_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product_n_92),
        .Q(\buff2_reg[16]__0_0 [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \currindex_int_reg[19]_i_2 
       (.I0(buff1_reg_0[7]),
        .I1(buff1_reg_4),
        .I2(buff1_reg_5),
        .O(\ap_CS_fsm_reg[16] ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\a_reg0_reg[47]_1 [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_ce_reg),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_ce_reg),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,\a_reg0_reg[47]_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_ce_reg),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_ce_reg),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,D}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153,buff2_reg_n_154,buff2_reg_n_155,buff2_reg_n_156}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_12ns_12ns_24_4_1
   (P,
    B,
    ap_block_pp1_stage0_subdone,
    grp_fu_1630_ce,
    ap_clk,
    trunc_ln389_reg_1922,
    D,
    trunc_ln728_reg_1966_pp1_iter9_reg);
  output [11:0]P;
  output [1:0]B;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1630_ce;
  input ap_clk;
  input [11:0]trunc_ln389_reg_1922;
  input [11:0]D;
  input [1:0]trunc_ln728_reg_1966_pp1_iter9_reg;

  wire [1:0]B;
  wire [11:0]D;
  wire [11:0]P;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1630_ce;
  wire [11:0]trunc_ln389_reg_1922;
  wire [1:0]trunc_ln728_reg_1966_pp1_iter9_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_0 resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .P(P),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1630_ce(grp_fu_1630_ce),
        .trunc_ln389_reg_1922(trunc_ln389_reg_1922),
        .trunc_ln728_reg_1966_pp1_iter9_reg(trunc_ln728_reg_1966_pp1_iter9_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_0
   (P,
    B,
    ap_block_pp1_stage0_subdone,
    grp_fu_1630_ce,
    ap_clk,
    trunc_ln389_reg_1922,
    D,
    trunc_ln728_reg_1966_pp1_iter9_reg);
  output [11:0]P;
  output [1:0]B;
  input ap_block_pp1_stage0_subdone;
  input grp_fu_1630_ce;
  input ap_clk;
  input [11:0]trunc_ln389_reg_1922;
  input [11:0]D;
  input [1:0]trunc_ln728_reg_1966_pp1_iter9_reg;

  wire [1:0]B;
  wire [11:0]D;
  wire [11:0]P;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire grp_fu_1630_ce;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_99;
  wire [11:0]trunc_ln389_reg_1922;
  wire [1:0]trunc_ln728_reg_1966_pp1_iter9_reg;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B,trunc_ln389_reg_1922[9:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp1_stage0_subdone),
        .CEA2(grp_fu_1630_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1630_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1630_ce),
        .CEP(grp_fu_1630_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:22],P,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h2DD2)) 
    p_reg_reg_i_5
       (.I0(trunc_ln728_reg_1966_pp1_iter9_reg[0]),
        .I1(trunc_ln389_reg_1922[10]),
        .I2(trunc_ln728_reg_1966_pp1_iter9_reg[1]),
        .I3(trunc_ln389_reg_1922[11]),
        .O(B[1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_6
       (.I0(trunc_ln389_reg_1922[10]),
        .I1(trunc_ln728_reg_1966_pp1_iter9_reg[0]),
        .O(B[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_12ns_9s_21_4_1
   (P,
    grp_fu_1630_ce,
    ap_clk,
    A,
    icmp_ln870_2_reg_1971_pp1_iter10_reg,
    Q,
    p_reg_reg,
    ap_block_pp1_stage0_11001,
    p_reg_reg_0,
    icmp_ln489_reg_1951_pp1_iter9_reg,
    and_ln486_reg_1981_pp1_iter9_reg,
    and_ln487_reg_1977_pp1_iter9_reg);
  output [20:0]P;
  input grp_fu_1630_ce;
  input ap_clk;
  input [11:0]A;
  input icmp_ln870_2_reg_1971_pp1_iter10_reg;
  input [7:0]Q;
  input [7:0]p_reg_reg;
  input ap_block_pp1_stage0_11001;
  input p_reg_reg_0;
  input icmp_ln489_reg_1951_pp1_iter9_reg;
  input and_ln486_reg_1981_pp1_iter9_reg;
  input and_ln487_reg_1977_pp1_iter9_reg;

  wire [11:0]A;
  wire [20:0]P;
  wire [7:0]Q;
  wire and_ln486_reg_1981_pp1_iter9_reg;
  wire and_ln487_reg_1977_pp1_iter9_reg;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire grp_fu_1630_ce;
  wire icmp_ln489_reg_1951_pp1_iter9_reg;
  wire icmp_ln870_2_reg_1971_pp1_iter10_reg;
  wire [7:0]p_reg_reg;
  wire p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1 resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U
       (.A(A),
        .P(P),
        .Q(Q),
        .and_ln486_reg_1981_pp1_iter9_reg(and_ln486_reg_1981_pp1_iter9_reg),
        .and_ln487_reg_1977_pp1_iter9_reg(and_ln487_reg_1977_pp1_iter9_reg),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .grp_fu_1630_ce(grp_fu_1630_ce),
        .icmp_ln489_reg_1951_pp1_iter9_reg(icmp_ln489_reg_1951_pp1_iter9_reg),
        .icmp_ln870_2_reg_1971_pp1_iter10_reg(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1
   (P,
    grp_fu_1630_ce,
    ap_clk,
    A,
    icmp_ln870_2_reg_1971_pp1_iter10_reg,
    Q,
    p_reg_reg_0,
    ap_block_pp1_stage0_11001,
    p_reg_reg_1,
    icmp_ln489_reg_1951_pp1_iter9_reg,
    and_ln486_reg_1981_pp1_iter9_reg,
    and_ln487_reg_1977_pp1_iter9_reg);
  output [20:0]P;
  input grp_fu_1630_ce;
  input ap_clk;
  input [11:0]A;
  input icmp_ln870_2_reg_1971_pp1_iter10_reg;
  input [7:0]Q;
  input [7:0]p_reg_reg_0;
  input ap_block_pp1_stage0_11001;
  input p_reg_reg_1;
  input icmp_ln489_reg_1951_pp1_iter9_reg;
  input and_ln486_reg_1981_pp1_iter9_reg;
  input and_ln487_reg_1977_pp1_iter9_reg;

  wire [11:0]A;
  wire [20:0]P;
  wire [7:0]Q;
  wire Wy_V_reg_20670;
  wire and_ln486_reg_1981_pp1_iter9_reg;
  wire and_ln487_reg_1977_pp1_iter9_reg;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire grp_fu_1630_ce;
  wire icmp_ln489_reg_1951_pp1_iter9_reg;
  wire icmp_ln870_2_reg_1971_pp1_iter10_reg;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_i_10_n_3;
  wire p_reg_reg_i_11_n_3;
  wire p_reg_reg_i_12__0_n_3;
  wire p_reg_reg_i_13__0_n_3;
  wire p_reg_reg_i_14__0_n_3;
  wire p_reg_reg_i_3_n_3;
  wire p_reg_reg_i_3_n_4;
  wire p_reg_reg_i_3_n_5;
  wire p_reg_reg_i_3_n_6;
  wire p_reg_reg_i_4__0_n_3;
  wire p_reg_reg_i_4__0_n_4;
  wire p_reg_reg_i_4__0_n_5;
  wire p_reg_reg_i_4__0_n_6;
  wire p_reg_reg_i_7__0_n_3;
  wire p_reg_reg_i_8_n_3;
  wire p_reg_reg_i_9_n_3;
  wire [8:0]ret_6_fu_1387_p2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_2_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_2_O_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({ret_6_fu_1387_p2[8],ret_6_fu_1387_p2[8],ret_6_fu_1387_p2[8],ret_6_fu_1387_p2[8],ret_6_fu_1387_p2[8],ret_6_fu_1387_p2[8],ret_6_fu_1387_p2[8],ret_6_fu_1387_p2[8],ret_6_fu_1387_p2[8],ret_6_fu_1387_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Wy_V_reg_20670),
        .CEA2(grp_fu_1630_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1630_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1630_ce),
        .CEP(grp_fu_1630_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:21],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hEB)) 
    p_reg_reg_i_10
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(Q[4]),
        .I2(p_reg_reg_0[4]),
        .O(p_reg_reg_i_10_n_3));
  LUT3 #(
    .INIT(8'hEB)) 
    p_reg_reg_i_11
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(Q[3]),
        .I2(p_reg_reg_0[3]),
        .O(p_reg_reg_i_11_n_3));
  LUT3 #(
    .INIT(8'hEB)) 
    p_reg_reg_i_12__0
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(Q[2]),
        .I2(p_reg_reg_0[2]),
        .O(p_reg_reg_i_12__0_n_3));
  LUT3 #(
    .INIT(8'hEB)) 
    p_reg_reg_i_13__0
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(Q[1]),
        .I2(p_reg_reg_0[1]),
        .O(p_reg_reg_i_13__0_n_3));
  LUT3 #(
    .INIT(8'hEB)) 
    p_reg_reg_i_14__0
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(Q[0]),
        .I2(p_reg_reg_0[0]),
        .O(p_reg_reg_i_14__0_n_3));
  LUT5 #(
    .INIT(32'h10101100)) 
    p_reg_reg_i_1__0
       (.I0(ap_block_pp1_stage0_11001),
        .I1(p_reg_reg_1),
        .I2(icmp_ln489_reg_1951_pp1_iter9_reg),
        .I3(and_ln486_reg_1981_pp1_iter9_reg),
        .I4(and_ln487_reg_1977_pp1_iter9_reg),
        .O(Wy_V_reg_20670));
  CARRY4 p_reg_reg_i_2
       (.CI(p_reg_reg_i_3_n_3),
        .CO(NLW_p_reg_reg_i_2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_2_O_UNCONNECTED[3:1],ret_6_fu_1387_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_3
       (.CI(p_reg_reg_i_4__0_n_3),
        .CO({p_reg_reg_i_3_n_3,p_reg_reg_i_3_n_4,p_reg_reg_i_3_n_5,p_reg_reg_i_3_n_6}),
        .CYINIT(1'b0),
        .DI(p_reg_reg_0[7:4]),
        .O(ret_6_fu_1387_p2[7:4]),
        .S({p_reg_reg_i_7__0_n_3,p_reg_reg_i_8_n_3,p_reg_reg_i_9_n_3,p_reg_reg_i_10_n_3}));
  CARRY4 p_reg_reg_i_4__0
       (.CI(1'b0),
        .CO({p_reg_reg_i_4__0_n_3,p_reg_reg_i_4__0_n_4,p_reg_reg_i_4__0_n_5,p_reg_reg_i_4__0_n_6}),
        .CYINIT(1'b1),
        .DI(p_reg_reg_0[3:0]),
        .O(ret_6_fu_1387_p2[3:0]),
        .S({p_reg_reg_i_11_n_3,p_reg_reg_i_12__0_n_3,p_reg_reg_i_13__0_n_3,p_reg_reg_i_14__0_n_3}));
  LUT3 #(
    .INIT(8'hEB)) 
    p_reg_reg_i_7__0
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(Q[7]),
        .I2(p_reg_reg_0[7]),
        .O(p_reg_reg_i_7__0_n_3));
  LUT3 #(
    .INIT(8'hEB)) 
    p_reg_reg_i_8
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(Q[6]),
        .I2(p_reg_reg_0[6]),
        .O(p_reg_reg_i_8_n_3));
  LUT3 #(
    .INIT(8'hEB)) 
    p_reg_reg_i_9
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(Q[5]),
        .I2(p_reg_reg_0[5]),
        .O(p_reg_reg_i_9_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_regslice_both
   (img_out_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    internal_empty_n_reg,
    D,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
    img_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    img_out_TREADY,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    Q,
    ap_rst_n,
    B_V_data_1_sel_wr01_out,
    out_mat_cols_c12_empty_n,
    out_mat_rows_c11_empty_n,
    \B_V_data_1_payload_A_reg[31]_0 );
  output img_out_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output internal_empty_n_reg;
  output [0:0]D;
  output xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  output [31:0]img_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input img_out_TREADY;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  input [2:0]Q;
  input ap_rst_n;
  input B_V_data_1_sel_wr01_out;
  input out_mat_cols_c12_empty_n;
  input out_mat_rows_c11_empty_n;
  input [31:0]\B_V_data_1_payload_A_reg[31]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [31:0]\B_V_data_1_payload_A_reg[31]_0 ;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[24] ;
  wire \B_V_data_1_payload_A_reg_n_3_[25] ;
  wire \B_V_data_1_payload_A_reg_n_3_[26] ;
  wire \B_V_data_1_payload_A_reg_n_3_[27] ;
  wire \B_V_data_1_payload_A_reg_n_3_[28] ;
  wire \B_V_data_1_payload_A_reg_n_3_[29] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[30] ;
  wire \B_V_data_1_payload_A_reg_n_3_[31] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[24] ;
  wire \B_V_data_1_payload_B_reg_n_3_[25] ;
  wire \B_V_data_1_payload_B_reg_n_3_[26] ;
  wire \B_V_data_1_payload_B_reg_n_3_[27] ;
  wire \B_V_data_1_payload_B_reg_n_3_[28] ;
  wire \B_V_data_1_payload_B_reg_n_3_[29] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[30] ;
  wire \B_V_data_1_payload_B_reg_n_3_[31] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]D;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]img_out_TDATA;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire internal_empty_n_reg;
  wire out_mat_cols_c12_empty_n;
  wire out_mat_rows_c11_empty_n;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[31]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(img_out_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [24]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [25]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [26]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [27]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [28]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [29]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [30]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [31]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[31]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(img_out_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [24]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [25]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [26]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [27]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [28]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [29]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [30]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [31]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAAA2A00)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(img_out_TREADY_int_regslice),
        .I2(img_out_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_sel_wr01_out),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(img_out_TREADY_int_regslice),
        .I3(B_V_data_1_sel_wr01_out),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(img_out_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h007F007F00FF0000)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(out_mat_cols_c12_empty_n),
        .I1(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I2(out_mat_rows_c11_empty_n),
        .I3(Q[1]),
        .I4(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .I5(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[24]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[24] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[25]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[25] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[26]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[26] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[27]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[27] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[28]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[28] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[29]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[29] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[30]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[30] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[31]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[31] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \int_isr[0]_i_3 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(img_out_TREADY),
        .I3(img_out_TREADY_int_regslice),
        .O(xfMat2axiStrm_32_0_32_32_1_U0_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \mOutPtr[1]_i_2__4 
       (.I0(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I1(img_out_TREADY_int_regslice),
        .I2(img_out_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(Q[2]),
        .O(internal_empty_n_reg));
endmodule

(* ORIG_REF_NAME = "resize_accel_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_regslice_both_24
   (\B_V_data_1_state_reg[1]_0 ,
    img_inp_TVALID_int_regslice,
    B_V_data_1_sel,
    \B_V_data_1_payload_B_reg[31]_0 ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    ap_rst_n,
    img_inp_TVALID,
    Q,
    grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_img_inp_TREADY,
    img_inp_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output img_inp_TVALID_int_regslice;
  output B_V_data_1_sel;
  output [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input ap_rst_n;
  input img_inp_TVALID;
  input [0:0]Q;
  input grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_img_inp_TREADY;
  input [31:0]img_inp_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[24] ;
  wire \B_V_data_1_payload_A_reg_n_3_[25] ;
  wire \B_V_data_1_payload_A_reg_n_3_[26] ;
  wire \B_V_data_1_payload_A_reg_n_3_[27] ;
  wire \B_V_data_1_payload_A_reg_n_3_[28] ;
  wire \B_V_data_1_payload_A_reg_n_3_[29] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[30] ;
  wire \B_V_data_1_payload_A_reg_n_3_[31] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[24] ;
  wire \B_V_data_1_payload_B_reg_n_3_[25] ;
  wire \B_V_data_1_payload_B_reg_n_3_[26] ;
  wire \B_V_data_1_payload_B_reg_n_3_[27] ;
  wire \B_V_data_1_payload_B_reg_n_3_[28] ;
  wire \B_V_data_1_payload_B_reg_n_3_[29] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[30] ;
  wire \B_V_data_1_payload_B_reg_n_3_[31] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_img_inp_TREADY;
  wire [31:0]img_inp_TDATA;
  wire img_inp_TVALID;
  wire img_inp_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(img_inp_TVALID_int_regslice),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[24]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[25]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[26]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[27]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[28]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[29]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[30]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[31]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[31]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(img_inp_TVALID_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[24]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[25]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[26]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[27]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[28]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[29]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[30]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[31]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(img_inp_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8A80AA80AA80AA80)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(img_inp_TVALID),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(img_inp_TVALID_int_regslice),
        .I4(Q),
        .I5(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_img_inp_TREADY),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(img_inp_TVALID_int_regslice),
        .I1(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_img_inp_TREADY),
        .I2(Q),
        .I3(img_inp_TVALID),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(img_inp_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[24]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[24] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[25]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[25] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[26]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[26] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[27]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[27] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[28]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[28] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[29]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[29] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[30]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[30] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[31]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[31] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s
   (ap_enable_reg_pp1_iter8_reg_0,
    SS,
    D,
    \ap_CS_fsm_reg[7]_0 ,
    internal_empty_n_reg,
    \icmp_ln382_reg_1865_reg[0]_0 ,
    internal_empty_n_reg_0,
    mOutPtr110_out,
    E,
    ap_enable_reg_pp1_iter17_reg_0,
    internal_empty_n_reg_1,
    internal_empty_n_reg_2,
    \read_pixel_fu_162_reg[7]_0 ,
    \trunc_ln831_2_reg_2142_reg[5]_0 ,
    ap_clk,
    grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg,
    ap_rst_n,
    in_mat_data_empty_n,
    out_mat_data_full_n,
    Q,
    \sext_ln382_reg_1845_reg[32]_0 ,
    \loop_row_count_reg_1801_reg[31]_0 ,
    \ynew_reg_1776_reg[63]_0 ,
    \mOutPtr_reg[0] ,
    resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read,
    resize_1_0_128_128_32_32_1_2_U0_ap_start,
    start_once_reg_reg,
    start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    d0,
    \read_pixel_fu_162_reg[7]_1 );
  output ap_enable_reg_pp1_iter8_reg_0;
  output [0:0]SS;
  output [1:0]D;
  output \ap_CS_fsm_reg[7]_0 ;
  output internal_empty_n_reg;
  output \icmp_ln382_reg_1865_reg[0]_0 ;
  output internal_empty_n_reg_0;
  output mOutPtr110_out;
  output [0:0]E;
  output ap_enable_reg_pp1_iter17_reg_0;
  output internal_empty_n_reg_1;
  output internal_empty_n_reg_2;
  output [7:0]\read_pixel_fu_162_reg[7]_0 ;
  output [7:0]\trunc_ln831_2_reg_2142_reg[5]_0 ;
  input ap_clk;
  input grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg;
  input ap_rst_n;
  input in_mat_data_empty_n;
  input out_mat_data_full_n;
  input [31:0]Q;
  input [31:0]\sext_ln382_reg_1845_reg[32]_0 ;
  input [31:0]\loop_row_count_reg_1801_reg[31]_0 ;
  input [31:0]\ynew_reg_1776_reg[63]_0 ;
  input [1:0]\mOutPtr_reg[0] ;
  input resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  input resize_1_0_128_128_32_32_1_2_U0_ap_start;
  input start_once_reg_reg;
  input start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input [7:0]d0;
  input [7:0]\read_pixel_fu_162_reg[7]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire \SRL_SIG[0][7]_i_4_n_3 ;
  wire [0:0]SS;
  wire [11:0]Wx_V_reg_2001;
  wire Wx_V_reg_20010;
  wire \Wx_V_reg_2001[0]_i_1_n_3 ;
  wire \Wx_V_reg_2001[10]_i_1_n_3 ;
  wire \Wx_V_reg_2001[11]_i_1_n_3 ;
  wire \Wx_V_reg_2001[1]_i_1_n_3 ;
  wire \Wx_V_reg_2001[2]_i_1_n_3 ;
  wire \Wx_V_reg_2001[3]_i_1_n_3 ;
  wire \Wx_V_reg_2001[4]_i_1_n_3 ;
  wire \Wx_V_reg_2001[5]_i_1_n_3 ;
  wire \Wx_V_reg_2001[6]_i_1_n_3 ;
  wire \Wx_V_reg_2001[7]_i_1_n_3 ;
  wire \Wx_V_reg_2001[8]_i_1_n_3 ;
  wire \Wx_V_reg_2001[9]_i_1_n_3 ;
  wire \Wx_V_reg_2001[9]_i_3_n_3 ;
  wire [11:0]Wx_V_reg_2001_pp1_iter10_reg;
  wire [11:0]Wx_V_reg_2001_pp1_iter9_reg;
  wire [31:0]add_ln337_fu_708_p2;
  wire \add_ln389_reg_1938[0]_i_3_n_3 ;
  wire \add_ln389_reg_1938[0]_i_4_n_3 ;
  wire \add_ln389_reg_1938[0]_i_5_n_3 ;
  wire \add_ln389_reg_1938[0]_i_6_n_3 ;
  wire \add_ln389_reg_1938[12]_i_2_n_3 ;
  wire \add_ln389_reg_1938[12]_i_3_n_3 ;
  wire \add_ln389_reg_1938[12]_i_4_n_3 ;
  wire \add_ln389_reg_1938[12]_i_5_n_3 ;
  wire \add_ln389_reg_1938[16]_i_2_n_3 ;
  wire \add_ln389_reg_1938[16]_i_3_n_3 ;
  wire \add_ln389_reg_1938[16]_i_4_n_3 ;
  wire \add_ln389_reg_1938[16]_i_5_n_3 ;
  wire \add_ln389_reg_1938[20]_i_2_n_3 ;
  wire \add_ln389_reg_1938[20]_i_3_n_3 ;
  wire \add_ln389_reg_1938[20]_i_4_n_3 ;
  wire \add_ln389_reg_1938[20]_i_5_n_3 ;
  wire \add_ln389_reg_1938[24]_i_2_n_3 ;
  wire \add_ln389_reg_1938[24]_i_3_n_3 ;
  wire \add_ln389_reg_1938[24]_i_4_n_3 ;
  wire \add_ln389_reg_1938[24]_i_5_n_3 ;
  wire \add_ln389_reg_1938[28]_i_2_n_3 ;
  wire \add_ln389_reg_1938[28]_i_3_n_3 ;
  wire \add_ln389_reg_1938[28]_i_4_n_3 ;
  wire \add_ln389_reg_1938[28]_i_5_n_3 ;
  wire \add_ln389_reg_1938[32]_i_2_n_3 ;
  wire \add_ln389_reg_1938[32]_i_3_n_3 ;
  wire \add_ln389_reg_1938[32]_i_5_n_3 ;
  wire \add_ln389_reg_1938[36]_i_3_n_3 ;
  wire \add_ln389_reg_1938[36]_i_5_n_3 ;
  wire \add_ln389_reg_1938[40]_i_3_n_3 ;
  wire \add_ln389_reg_1938[40]_i_4_n_3 ;
  wire \add_ln389_reg_1938[40]_i_5_n_3 ;
  wire \add_ln389_reg_1938[44]_i_2_n_3 ;
  wire \add_ln389_reg_1938[44]_i_3_n_3 ;
  wire \add_ln389_reg_1938[44]_i_5_n_3 ;
  wire \add_ln389_reg_1938[48]_i_3_n_3 ;
  wire \add_ln389_reg_1938[48]_i_5_n_3 ;
  wire \add_ln389_reg_1938[4]_i_2_n_3 ;
  wire \add_ln389_reg_1938[4]_i_3_n_3 ;
  wire \add_ln389_reg_1938[4]_i_4_n_3 ;
  wire \add_ln389_reg_1938[4]_i_5_n_3 ;
  wire \add_ln389_reg_1938[52]_i_3_n_3 ;
  wire \add_ln389_reg_1938[52]_i_4_n_3 ;
  wire \add_ln389_reg_1938[52]_i_5_n_3 ;
  wire \add_ln389_reg_1938[56]_i_2_n_3 ;
  wire \add_ln389_reg_1938[56]_i_3_n_3 ;
  wire \add_ln389_reg_1938[56]_i_5_n_3 ;
  wire \add_ln389_reg_1938[60]_i_3_n_3 ;
  wire \add_ln389_reg_1938[60]_i_5_n_3 ;
  wire \add_ln389_reg_1938[8]_i_2_n_3 ;
  wire \add_ln389_reg_1938[8]_i_3_n_3 ;
  wire \add_ln389_reg_1938[8]_i_4_n_3 ;
  wire \add_ln389_reg_1938[8]_i_5_n_3 ;
  wire [63:0]add_ln389_reg_1938_reg;
  wire \add_ln389_reg_1938_reg[0]_i_2_n_10 ;
  wire \add_ln389_reg_1938_reg[0]_i_2_n_3 ;
  wire \add_ln389_reg_1938_reg[0]_i_2_n_4 ;
  wire \add_ln389_reg_1938_reg[0]_i_2_n_5 ;
  wire \add_ln389_reg_1938_reg[0]_i_2_n_6 ;
  wire \add_ln389_reg_1938_reg[0]_i_2_n_7 ;
  wire \add_ln389_reg_1938_reg[0]_i_2_n_8 ;
  wire \add_ln389_reg_1938_reg[0]_i_2_n_9 ;
  wire \add_ln389_reg_1938_reg[12]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[12]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[12]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[12]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[12]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[12]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[12]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[12]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[16]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[16]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[16]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[16]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[16]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[16]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[16]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[16]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[20]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[20]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[20]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[20]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[20]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[20]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[20]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[20]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[24]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[24]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[24]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[24]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[24]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[24]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[24]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[24]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[28]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[28]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[28]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[28]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[28]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[28]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[28]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[28]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[32]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[32]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[32]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[32]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[32]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[32]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[32]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[32]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[36]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[36]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[36]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[36]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[36]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[36]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[36]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[36]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[40]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[40]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[40]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[40]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[40]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[40]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[40]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[40]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[44]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[44]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[44]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[44]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[44]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[44]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[44]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[44]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[48]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[48]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[48]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[48]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[48]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[48]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[48]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[48]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[4]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[4]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[4]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[4]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[4]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[4]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[4]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[4]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[52]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[52]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[52]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[52]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[52]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[52]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[52]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[52]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[56]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[56]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[56]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[56]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[56]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[56]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[56]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[56]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[60]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[60]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[60]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[60]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[60]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[60]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[60]_i_1_n_9 ;
  wire \add_ln389_reg_1938_reg[8]_i_1_n_10 ;
  wire \add_ln389_reg_1938_reg[8]_i_1_n_3 ;
  wire \add_ln389_reg_1938_reg[8]_i_1_n_4 ;
  wire \add_ln389_reg_1938_reg[8]_i_1_n_5 ;
  wire \add_ln389_reg_1938_reg[8]_i_1_n_6 ;
  wire \add_ln389_reg_1938_reg[8]_i_1_n_7 ;
  wire \add_ln389_reg_1938_reg[8]_i_1_n_8 ;
  wire \add_ln389_reg_1938_reg[8]_i_1_n_9 ;
  wire and_ln406_reg_1947;
  wire \and_ln406_reg_1947[0]_i_10_n_3 ;
  wire \and_ln406_reg_1947[0]_i_11_n_3 ;
  wire \and_ln406_reg_1947[0]_i_13_n_3 ;
  wire \and_ln406_reg_1947[0]_i_14_n_3 ;
  wire \and_ln406_reg_1947[0]_i_15_n_3 ;
  wire \and_ln406_reg_1947[0]_i_16_n_3 ;
  wire \and_ln406_reg_1947[0]_i_17_n_3 ;
  wire \and_ln406_reg_1947[0]_i_18_n_3 ;
  wire \and_ln406_reg_1947[0]_i_19_n_3 ;
  wire \and_ln406_reg_1947[0]_i_1_n_3 ;
  wire \and_ln406_reg_1947[0]_i_20_n_3 ;
  wire \and_ln406_reg_1947[0]_i_22_n_3 ;
  wire \and_ln406_reg_1947[0]_i_23_n_3 ;
  wire \and_ln406_reg_1947[0]_i_24_n_3 ;
  wire \and_ln406_reg_1947[0]_i_25_n_3 ;
  wire \and_ln406_reg_1947[0]_i_26_n_3 ;
  wire \and_ln406_reg_1947[0]_i_27_n_3 ;
  wire \and_ln406_reg_1947[0]_i_28_n_3 ;
  wire \and_ln406_reg_1947[0]_i_29_n_3 ;
  wire \and_ln406_reg_1947[0]_i_31_n_3 ;
  wire \and_ln406_reg_1947[0]_i_32_n_3 ;
  wire \and_ln406_reg_1947[0]_i_33_n_3 ;
  wire \and_ln406_reg_1947[0]_i_34_n_3 ;
  wire \and_ln406_reg_1947[0]_i_35_n_3 ;
  wire \and_ln406_reg_1947[0]_i_36_n_3 ;
  wire \and_ln406_reg_1947[0]_i_37_n_3 ;
  wire \and_ln406_reg_1947[0]_i_38_n_3 ;
  wire \and_ln406_reg_1947[0]_i_40_n_3 ;
  wire \and_ln406_reg_1947[0]_i_41_n_3 ;
  wire \and_ln406_reg_1947[0]_i_42_n_3 ;
  wire \and_ln406_reg_1947[0]_i_43_n_3 ;
  wire \and_ln406_reg_1947[0]_i_44_n_3 ;
  wire \and_ln406_reg_1947[0]_i_45_n_3 ;
  wire \and_ln406_reg_1947[0]_i_46_n_3 ;
  wire \and_ln406_reg_1947[0]_i_47_n_3 ;
  wire \and_ln406_reg_1947[0]_i_49_n_3 ;
  wire \and_ln406_reg_1947[0]_i_4_n_3 ;
  wire \and_ln406_reg_1947[0]_i_50_n_3 ;
  wire \and_ln406_reg_1947[0]_i_51_n_3 ;
  wire \and_ln406_reg_1947[0]_i_52_n_3 ;
  wire \and_ln406_reg_1947[0]_i_53_n_3 ;
  wire \and_ln406_reg_1947[0]_i_54_n_3 ;
  wire \and_ln406_reg_1947[0]_i_55_n_3 ;
  wire \and_ln406_reg_1947[0]_i_56_n_3 ;
  wire \and_ln406_reg_1947[0]_i_58_n_3 ;
  wire \and_ln406_reg_1947[0]_i_59_n_3 ;
  wire \and_ln406_reg_1947[0]_i_5_n_3 ;
  wire \and_ln406_reg_1947[0]_i_60_n_3 ;
  wire \and_ln406_reg_1947[0]_i_61_n_3 ;
  wire \and_ln406_reg_1947[0]_i_62_n_3 ;
  wire \and_ln406_reg_1947[0]_i_63_n_3 ;
  wire \and_ln406_reg_1947[0]_i_64_n_3 ;
  wire \and_ln406_reg_1947[0]_i_65_n_3 ;
  wire \and_ln406_reg_1947[0]_i_66_n_3 ;
  wire \and_ln406_reg_1947[0]_i_67_n_3 ;
  wire \and_ln406_reg_1947[0]_i_68_n_3 ;
  wire \and_ln406_reg_1947[0]_i_69_n_3 ;
  wire \and_ln406_reg_1947[0]_i_6_n_3 ;
  wire \and_ln406_reg_1947[0]_i_70_n_3 ;
  wire \and_ln406_reg_1947[0]_i_71_n_3 ;
  wire \and_ln406_reg_1947[0]_i_72_n_3 ;
  wire \and_ln406_reg_1947[0]_i_73_n_3 ;
  wire \and_ln406_reg_1947[0]_i_7_n_3 ;
  wire \and_ln406_reg_1947[0]_i_8_n_3 ;
  wire \and_ln406_reg_1947[0]_i_9_n_3 ;
  wire and_ln406_reg_1947_pp1_iter1_reg;
  wire \and_ln406_reg_1947_pp1_iter5_reg_reg[0]_srl4_n_3 ;
  wire and_ln406_reg_1947_pp1_iter6_reg;
  wire \and_ln406_reg_1947_reg[0]_i_12_n_3 ;
  wire \and_ln406_reg_1947_reg[0]_i_12_n_4 ;
  wire \and_ln406_reg_1947_reg[0]_i_12_n_5 ;
  wire \and_ln406_reg_1947_reg[0]_i_12_n_6 ;
  wire \and_ln406_reg_1947_reg[0]_i_21_n_3 ;
  wire \and_ln406_reg_1947_reg[0]_i_21_n_4 ;
  wire \and_ln406_reg_1947_reg[0]_i_21_n_5 ;
  wire \and_ln406_reg_1947_reg[0]_i_21_n_6 ;
  wire \and_ln406_reg_1947_reg[0]_i_2_n_4 ;
  wire \and_ln406_reg_1947_reg[0]_i_2_n_5 ;
  wire \and_ln406_reg_1947_reg[0]_i_2_n_6 ;
  wire \and_ln406_reg_1947_reg[0]_i_30_n_3 ;
  wire \and_ln406_reg_1947_reg[0]_i_30_n_4 ;
  wire \and_ln406_reg_1947_reg[0]_i_30_n_5 ;
  wire \and_ln406_reg_1947_reg[0]_i_30_n_6 ;
  wire \and_ln406_reg_1947_reg[0]_i_39_n_3 ;
  wire \and_ln406_reg_1947_reg[0]_i_39_n_4 ;
  wire \and_ln406_reg_1947_reg[0]_i_39_n_5 ;
  wire \and_ln406_reg_1947_reg[0]_i_39_n_6 ;
  wire \and_ln406_reg_1947_reg[0]_i_3_n_3 ;
  wire \and_ln406_reg_1947_reg[0]_i_3_n_4 ;
  wire \and_ln406_reg_1947_reg[0]_i_3_n_5 ;
  wire \and_ln406_reg_1947_reg[0]_i_3_n_6 ;
  wire \and_ln406_reg_1947_reg[0]_i_48_n_3 ;
  wire \and_ln406_reg_1947_reg[0]_i_48_n_4 ;
  wire \and_ln406_reg_1947_reg[0]_i_48_n_5 ;
  wire \and_ln406_reg_1947_reg[0]_i_48_n_6 ;
  wire \and_ln406_reg_1947_reg[0]_i_57_n_3 ;
  wire \and_ln406_reg_1947_reg[0]_i_57_n_4 ;
  wire \and_ln406_reg_1947_reg[0]_i_57_n_5 ;
  wire \and_ln406_reg_1947_reg[0]_i_57_n_6 ;
  wire and_ln486_reg_1981;
  wire \and_ln486_reg_1981[0]_i_10_n_3 ;
  wire \and_ln486_reg_1981[0]_i_11_n_3 ;
  wire \and_ln486_reg_1981[0]_i_12_n_3 ;
  wire \and_ln486_reg_1981[0]_i_13_n_3 ;
  wire \and_ln486_reg_1981[0]_i_14_n_3 ;
  wire \and_ln486_reg_1981[0]_i_15_n_3 ;
  wire \and_ln486_reg_1981[0]_i_16_n_3 ;
  wire \and_ln486_reg_1981[0]_i_1_n_3 ;
  wire \and_ln486_reg_1981[0]_i_5_n_3 ;
  wire \and_ln486_reg_1981[0]_i_6_n_3 ;
  wire \and_ln486_reg_1981[0]_i_7_n_3 ;
  wire \and_ln486_reg_1981[0]_i_9_n_3 ;
  wire and_ln486_reg_1981_pp1_iter10_reg;
  wire \and_ln486_reg_1981_pp1_iter14_reg_reg[0]_srl4_n_3 ;
  wire and_ln486_reg_1981_pp1_iter15_reg;
  wire and_ln486_reg_1981_pp1_iter16_reg;
  wire \and_ln486_reg_1981_pp1_iter6_reg_reg[0]_srl5_n_3 ;
  wire and_ln486_reg_1981_pp1_iter7_reg;
  wire and_ln486_reg_1981_pp1_iter8_reg;
  wire and_ln486_reg_1981_pp1_iter9_reg;
  wire \and_ln486_reg_1981_reg[0]_i_2_n_5 ;
  wire \and_ln486_reg_1981_reg[0]_i_2_n_6 ;
  wire \and_ln486_reg_1981_reg[0]_i_4_n_3 ;
  wire \and_ln486_reg_1981_reg[0]_i_4_n_4 ;
  wire \and_ln486_reg_1981_reg[0]_i_4_n_5 ;
  wire \and_ln486_reg_1981_reg[0]_i_4_n_6 ;
  wire \and_ln486_reg_1981_reg[0]_i_8_n_3 ;
  wire \and_ln486_reg_1981_reg[0]_i_8_n_4 ;
  wire \and_ln486_reg_1981_reg[0]_i_8_n_5 ;
  wire \and_ln486_reg_1981_reg[0]_i_8_n_6 ;
  wire and_ln487_fu_1129_p2;
  wire and_ln487_reg_1977;
  wire \and_ln487_reg_1977[0]_i_10_n_3 ;
  wire \and_ln487_reg_1977[0]_i_11_n_3 ;
  wire \and_ln487_reg_1977[0]_i_12_n_3 ;
  wire \and_ln487_reg_1977[0]_i_13_n_3 ;
  wire \and_ln487_reg_1977[0]_i_14_n_3 ;
  wire \and_ln487_reg_1977[0]_i_15_n_3 ;
  wire \and_ln487_reg_1977[0]_i_1_n_3 ;
  wire \and_ln487_reg_1977[0]_i_4_n_3 ;
  wire \and_ln487_reg_1977[0]_i_5_n_3 ;
  wire \and_ln487_reg_1977[0]_i_6_n_3 ;
  wire \and_ln487_reg_1977[0]_i_8_n_3 ;
  wire \and_ln487_reg_1977[0]_i_9_n_3 ;
  wire and_ln487_reg_1977_pp1_iter10_reg;
  wire \and_ln487_reg_1977_pp1_iter14_reg_reg[0]_srl4_n_3 ;
  wire and_ln487_reg_1977_pp1_iter15_reg;
  wire and_ln487_reg_1977_pp1_iter16_reg;
  wire \and_ln487_reg_1977_pp1_iter6_reg_reg[0]_srl5_n_3 ;
  wire and_ln487_reg_1977_pp1_iter7_reg;
  wire and_ln487_reg_1977_pp1_iter8_reg;
  wire and_ln487_reg_1977_pp1_iter9_reg;
  wire \and_ln487_reg_1977_reg[0]_i_2_n_5 ;
  wire \and_ln487_reg_1977_reg[0]_i_2_n_6 ;
  wire \and_ln487_reg_1977_reg[0]_i_3_n_3 ;
  wire \and_ln487_reg_1977_reg[0]_i_3_n_4 ;
  wire \and_ln487_reg_1977_reg[0]_i_3_n_5 ;
  wire \and_ln487_reg_1977_reg[0]_i_3_n_6 ;
  wire \and_ln487_reg_1977_reg[0]_i_7_n_3 ;
  wire \and_ln487_reg_1977_reg[0]_i_7_n_4 ;
  wire \and_ln487_reg_1977_reg[0]_i_7_n_5 ;
  wire \and_ln487_reg_1977_reg[0]_i_7_n_6 ;
  wire \ap_CS_fsm[1]_i_2__1_n_3 ;
  wire \ap_CS_fsm[1]_i_3__0_n_3 ;
  wire \ap_CS_fsm[1]_i_4__0_n_3 ;
  wire \ap_CS_fsm[1]_i_5__0_n_3 ;
  wire \ap_CS_fsm[2]_i_10_n_3 ;
  wire \ap_CS_fsm[2]_i_11_n_3 ;
  wire \ap_CS_fsm[2]_i_12_n_3 ;
  wire \ap_CS_fsm[2]_i_13_n_3 ;
  wire \ap_CS_fsm[2]_i_14_n_3 ;
  wire \ap_CS_fsm[2]_i_15_n_3 ;
  wire \ap_CS_fsm[2]_i_4_n_3 ;
  wire \ap_CS_fsm[2]_i_5_n_3 ;
  wire \ap_CS_fsm[2]_i_6_n_3 ;
  wire \ap_CS_fsm[2]_i_8_n_3 ;
  wire \ap_CS_fsm[2]_i_9_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[2]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_7_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_7_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_7_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_7_n_6 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg_n_3_[12] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [17:0]ap_NS_fsm;
  wire ap_NS_fsm178_out;
  wire ap_NS_fsm192_out;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp1_stage0_11001;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_condition_386;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_condition_pp1_exit_iter0_state18;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_3;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter14_reg_srl4___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter5_reg_r_n_3;
  wire ap_enable_reg_pp1_iter15_reg_gate_n_3;
  wire ap_enable_reg_pp1_iter15_reg_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter6_reg_r_n_3;
  wire ap_enable_reg_pp1_iter16;
  wire ap_enable_reg_pp1_iter17_i_1_n_3;
  wire ap_enable_reg_pp1_iter17_reg_0;
  wire ap_enable_reg_pp1_iter17_reg_n_3;
  wire ap_enable_reg_pp1_iter1_i_1_n_3;
  wire ap_enable_reg_pp1_iter1_reg_n_3;
  wire ap_enable_reg_pp1_iter2_reg_r_n_3;
  wire ap_enable_reg_pp1_iter3_reg_r_n_3;
  wire ap_enable_reg_pp1_iter4_reg_r_n_3;
  wire ap_enable_reg_pp1_iter5_reg_r_n_3;
  wire ap_enable_reg_pp1_iter5_reg_srl4___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter5_reg_r_n_3;
  wire ap_enable_reg_pp1_iter6_reg_gate_n_3;
  wire ap_enable_reg_pp1_iter6_reg_r_n_3;
  wire ap_enable_reg_pp1_iter6_reg_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter6_reg_r_n_3;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter8_reg_0;
  wire ap_enable_reg_pp1_iter9;
  wire [63:63]ap_phi_mux_j_1_phi_fu_458_p4;
  wire ap_phi_mux_j_1_phi_fu_458_p41;
  wire [62:3]ap_phi_mux_j_1_phi_fu_458_p4__0;
  wire [7:0]ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529;
  wire ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_3_n_3 ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_4_n_3 ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_6_n_3 ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_7_n_3 ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_8_n_3 ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_9_n_3 ;
  wire [7:0]ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495;
  wire [7:0]ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512;
  wire ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[0] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[1] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[2] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[3] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[4] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[5] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[6] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[7] ;
  wire ap_phi_reg_pp1_iter8_flag_write_reg_478;
  wire ap_phi_reg_pp1_iter8_flag_write_reg_47888_out;
  wire \ap_phi_reg_pp1_iter8_flag_write_reg_478[0]_i_1_n_3 ;
  wire ap_predicate_op339_write_state35;
  wire ap_rst_n;
  wire cmp277_fu_921_p2;
  wire cmp277_reg_1889;
  wire \cmp277_reg_1889[0]_i_10_n_3 ;
  wire \cmp277_reg_1889[0]_i_11_n_3 ;
  wire \cmp277_reg_1889[0]_i_12_n_3 ;
  wire \cmp277_reg_1889[0]_i_13_n_3 ;
  wire \cmp277_reg_1889[0]_i_14_n_3 ;
  wire \cmp277_reg_1889[0]_i_3_n_3 ;
  wire \cmp277_reg_1889[0]_i_4_n_3 ;
  wire \cmp277_reg_1889[0]_i_5_n_3 ;
  wire \cmp277_reg_1889[0]_i_7_n_3 ;
  wire \cmp277_reg_1889[0]_i_8_n_3 ;
  wire \cmp277_reg_1889[0]_i_9_n_3 ;
  wire \cmp277_reg_1889_reg[0]_i_1_n_5 ;
  wire \cmp277_reg_1889_reg[0]_i_1_n_6 ;
  wire \cmp277_reg_1889_reg[0]_i_2_n_3 ;
  wire \cmp277_reg_1889_reg[0]_i_2_n_4 ;
  wire \cmp277_reg_1889_reg[0]_i_2_n_5 ;
  wire \cmp277_reg_1889_reg[0]_i_2_n_6 ;
  wire \cmp277_reg_1889_reg[0]_i_6_n_3 ;
  wire \cmp277_reg_1889_reg[0]_i_6_n_4 ;
  wire \cmp277_reg_1889_reg[0]_i_6_n_5 ;
  wire \cmp277_reg_1889_reg[0]_i_6_n_6 ;
  wire cmp7515_fu_814_p2;
  wire cmp7515_reg_1816;
  wire \cmp7515_reg_1816[0]_i_10_n_3 ;
  wire \cmp7515_reg_1816[0]_i_11_n_3 ;
  wire \cmp7515_reg_1816[0]_i_12_n_3 ;
  wire \cmp7515_reg_1816[0]_i_13_n_3 ;
  wire \cmp7515_reg_1816[0]_i_14_n_3 ;
  wire \cmp7515_reg_1816[0]_i_15_n_3 ;
  wire \cmp7515_reg_1816[0]_i_16_n_3 ;
  wire \cmp7515_reg_1816[0]_i_17_n_3 ;
  wire \cmp7515_reg_1816[0]_i_20_n_3 ;
  wire \cmp7515_reg_1816[0]_i_21_n_3 ;
  wire \cmp7515_reg_1816[0]_i_22_n_3 ;
  wire \cmp7515_reg_1816[0]_i_23_n_3 ;
  wire \cmp7515_reg_1816[0]_i_24_n_3 ;
  wire \cmp7515_reg_1816[0]_i_25_n_3 ;
  wire \cmp7515_reg_1816[0]_i_26_n_3 ;
  wire \cmp7515_reg_1816[0]_i_27_n_3 ;
  wire \cmp7515_reg_1816[0]_i_29_n_3 ;
  wire \cmp7515_reg_1816[0]_i_30_n_3 ;
  wire \cmp7515_reg_1816[0]_i_31_n_3 ;
  wire \cmp7515_reg_1816[0]_i_32_n_3 ;
  wire \cmp7515_reg_1816[0]_i_33_n_3 ;
  wire \cmp7515_reg_1816[0]_i_34_n_3 ;
  wire \cmp7515_reg_1816[0]_i_35_n_3 ;
  wire \cmp7515_reg_1816[0]_i_36_n_3 ;
  wire \cmp7515_reg_1816[0]_i_37_n_3 ;
  wire \cmp7515_reg_1816[0]_i_38_n_3 ;
  wire \cmp7515_reg_1816[0]_i_39_n_3 ;
  wire \cmp7515_reg_1816[0]_i_3_n_3 ;
  wire \cmp7515_reg_1816[0]_i_40_n_3 ;
  wire \cmp7515_reg_1816[0]_i_41_n_3 ;
  wire \cmp7515_reg_1816[0]_i_42_n_3 ;
  wire \cmp7515_reg_1816[0]_i_43_n_3 ;
  wire \cmp7515_reg_1816[0]_i_44_n_3 ;
  wire \cmp7515_reg_1816[0]_i_45_n_3 ;
  wire \cmp7515_reg_1816[0]_i_47_n_3 ;
  wire \cmp7515_reg_1816[0]_i_48_n_3 ;
  wire \cmp7515_reg_1816[0]_i_49_n_3 ;
  wire \cmp7515_reg_1816[0]_i_4_n_3 ;
  wire \cmp7515_reg_1816[0]_i_50_n_3 ;
  wire \cmp7515_reg_1816[0]_i_51_n_3 ;
  wire \cmp7515_reg_1816[0]_i_52_n_3 ;
  wire \cmp7515_reg_1816[0]_i_53_n_3 ;
  wire \cmp7515_reg_1816[0]_i_54_n_3 ;
  wire \cmp7515_reg_1816[0]_i_56_n_3 ;
  wire \cmp7515_reg_1816[0]_i_57_n_3 ;
  wire \cmp7515_reg_1816[0]_i_58_n_3 ;
  wire \cmp7515_reg_1816[0]_i_59_n_3 ;
  wire \cmp7515_reg_1816[0]_i_5_n_3 ;
  wire \cmp7515_reg_1816[0]_i_60_n_3 ;
  wire \cmp7515_reg_1816[0]_i_61_n_3 ;
  wire \cmp7515_reg_1816[0]_i_62_n_3 ;
  wire \cmp7515_reg_1816[0]_i_63_n_3 ;
  wire \cmp7515_reg_1816[0]_i_64_n_3 ;
  wire \cmp7515_reg_1816[0]_i_65_n_3 ;
  wire \cmp7515_reg_1816[0]_i_66_n_3 ;
  wire \cmp7515_reg_1816[0]_i_67_n_3 ;
  wire \cmp7515_reg_1816[0]_i_68_n_3 ;
  wire \cmp7515_reg_1816[0]_i_69_n_3 ;
  wire \cmp7515_reg_1816[0]_i_6_n_3 ;
  wire \cmp7515_reg_1816[0]_i_70_n_3 ;
  wire \cmp7515_reg_1816[0]_i_71_n_3 ;
  wire \cmp7515_reg_1816[0]_i_7_n_3 ;
  wire \cmp7515_reg_1816[0]_i_8_n_3 ;
  wire \cmp7515_reg_1816_reg[0]_i_18_n_3 ;
  wire \cmp7515_reg_1816_reg[0]_i_18_n_4 ;
  wire \cmp7515_reg_1816_reg[0]_i_18_n_5 ;
  wire \cmp7515_reg_1816_reg[0]_i_18_n_6 ;
  wire \cmp7515_reg_1816_reg[0]_i_19_n_3 ;
  wire \cmp7515_reg_1816_reg[0]_i_19_n_4 ;
  wire \cmp7515_reg_1816_reg[0]_i_19_n_5 ;
  wire \cmp7515_reg_1816_reg[0]_i_19_n_6 ;
  wire \cmp7515_reg_1816_reg[0]_i_1_n_5 ;
  wire \cmp7515_reg_1816_reg[0]_i_1_n_6 ;
  wire \cmp7515_reg_1816_reg[0]_i_28_n_3 ;
  wire \cmp7515_reg_1816_reg[0]_i_28_n_4 ;
  wire \cmp7515_reg_1816_reg[0]_i_28_n_5 ;
  wire \cmp7515_reg_1816_reg[0]_i_28_n_6 ;
  wire \cmp7515_reg_1816_reg[0]_i_2_n_3 ;
  wire \cmp7515_reg_1816_reg[0]_i_2_n_4 ;
  wire \cmp7515_reg_1816_reg[0]_i_2_n_5 ;
  wire \cmp7515_reg_1816_reg[0]_i_2_n_6 ;
  wire \cmp7515_reg_1816_reg[0]_i_46_n_3 ;
  wire \cmp7515_reg_1816_reg[0]_i_46_n_4 ;
  wire \cmp7515_reg_1816_reg[0]_i_46_n_5 ;
  wire \cmp7515_reg_1816_reg[0]_i_46_n_6 ;
  wire \cmp7515_reg_1816_reg[0]_i_55_n_3 ;
  wire \cmp7515_reg_1816_reg[0]_i_55_n_4 ;
  wire \cmp7515_reg_1816_reg[0]_i_55_n_5 ;
  wire \cmp7515_reg_1816_reg[0]_i_55_n_6 ;
  wire \cmp7515_reg_1816_reg[0]_i_9_n_3 ;
  wire \cmp7515_reg_1816_reg[0]_i_9_n_4 ;
  wire \cmp7515_reg_1816_reg[0]_i_9_n_5 ;
  wire \cmp7515_reg_1816_reg[0]_i_9_n_6 ;
  wire cmp89_fu_910_p2;
  wire cmp89_reg_1874;
  wire \cmp89_reg_1874[0]_i_10_n_3 ;
  wire \cmp89_reg_1874[0]_i_11_n_3 ;
  wire \cmp89_reg_1874[0]_i_12_n_3 ;
  wire \cmp89_reg_1874[0]_i_13_n_3 ;
  wire \cmp89_reg_1874[0]_i_14_n_3 ;
  wire \cmp89_reg_1874[0]_i_3_n_3 ;
  wire \cmp89_reg_1874[0]_i_4_n_3 ;
  wire \cmp89_reg_1874[0]_i_5_n_3 ;
  wire \cmp89_reg_1874[0]_i_7_n_3 ;
  wire \cmp89_reg_1874[0]_i_8_n_3 ;
  wire \cmp89_reg_1874[0]_i_9_n_3 ;
  wire \cmp89_reg_1874_reg[0]_i_1_n_5 ;
  wire \cmp89_reg_1874_reg[0]_i_1_n_6 ;
  wire \cmp89_reg_1874_reg[0]_i_2_n_3 ;
  wire \cmp89_reg_1874_reg[0]_i_2_n_4 ;
  wire \cmp89_reg_1874_reg[0]_i_2_n_5 ;
  wire \cmp89_reg_1874_reg[0]_i_2_n_6 ;
  wire \cmp89_reg_1874_reg[0]_i_6_n_3 ;
  wire \cmp89_reg_1874_reg[0]_i_6_n_4 ;
  wire \cmp89_reg_1874_reg[0]_i_6_n_5 ;
  wire \cmp89_reg_1874_reg[0]_i_6_n_6 ;
  wire cmp_i_i235_i_fu_936_p2;
  wire cmp_i_i235_i_reg_1901;
  wire \cmp_i_i235_i_reg_1901[0]_i_1_n_3 ;
  wire [16:0]conv_i_i202_i_phi_reg_466;
  wire conv_i_i202_i_phi_reg_4660;
  wire [7:0]d0;
  wire first_row_index_5_reg_415;
  wire \first_row_index_5_reg_415[0]_i_10_n_3 ;
  wire \first_row_index_5_reg_415[0]_i_11_n_3 ;
  wire \first_row_index_5_reg_415[0]_i_15_n_3 ;
  wire \first_row_index_5_reg_415[0]_i_18_n_3 ;
  wire \first_row_index_5_reg_415[0]_i_1_n_3 ;
  wire \first_row_index_5_reg_415[0]_i_4_n_3 ;
  wire \first_row_index_5_reg_415[0]_i_5_n_3 ;
  wire \first_row_index_5_reg_415[0]_i_6_n_3 ;
  wire \first_row_index_5_reg_415[0]_i_7_n_3 ;
  wire \first_row_index_5_reg_415[0]_i_9_n_3 ;
  wire [31:0]first_row_index_5_reg_415_reg;
  wire \first_row_index_5_reg_415_reg[0]_i_12_n_3 ;
  wire \first_row_index_5_reg_415_reg[0]_i_12_n_4 ;
  wire \first_row_index_5_reg_415_reg[0]_i_12_n_5 ;
  wire \first_row_index_5_reg_415_reg[0]_i_12_n_6 ;
  wire \first_row_index_5_reg_415_reg[0]_i_13_n_3 ;
  wire \first_row_index_5_reg_415_reg[0]_i_13_n_4 ;
  wire \first_row_index_5_reg_415_reg[0]_i_13_n_5 ;
  wire \first_row_index_5_reg_415_reg[0]_i_13_n_6 ;
  wire \first_row_index_5_reg_415_reg[0]_i_14_n_3 ;
  wire \first_row_index_5_reg_415_reg[0]_i_14_n_4 ;
  wire \first_row_index_5_reg_415_reg[0]_i_14_n_5 ;
  wire \first_row_index_5_reg_415_reg[0]_i_14_n_6 ;
  wire \first_row_index_5_reg_415_reg[0]_i_16_n_3 ;
  wire \first_row_index_5_reg_415_reg[0]_i_16_n_4 ;
  wire \first_row_index_5_reg_415_reg[0]_i_16_n_5 ;
  wire \first_row_index_5_reg_415_reg[0]_i_16_n_6 ;
  wire \first_row_index_5_reg_415_reg[0]_i_17_n_3 ;
  wire \first_row_index_5_reg_415_reg[0]_i_17_n_4 ;
  wire \first_row_index_5_reg_415_reg[0]_i_17_n_5 ;
  wire \first_row_index_5_reg_415_reg[0]_i_17_n_6 ;
  wire \first_row_index_5_reg_415_reg[0]_i_19_n_3 ;
  wire \first_row_index_5_reg_415_reg[0]_i_19_n_4 ;
  wire \first_row_index_5_reg_415_reg[0]_i_19_n_5 ;
  wire \first_row_index_5_reg_415_reg[0]_i_19_n_6 ;
  wire \first_row_index_5_reg_415_reg[0]_i_20_n_3 ;
  wire \first_row_index_5_reg_415_reg[0]_i_20_n_4 ;
  wire \first_row_index_5_reg_415_reg[0]_i_20_n_5 ;
  wire \first_row_index_5_reg_415_reg[0]_i_20_n_6 ;
  wire \first_row_index_5_reg_415_reg[0]_i_21_n_5 ;
  wire \first_row_index_5_reg_415_reg[0]_i_21_n_6 ;
  wire \first_row_index_5_reg_415_reg[0]_i_3_n_10 ;
  wire \first_row_index_5_reg_415_reg[0]_i_3_n_3 ;
  wire \first_row_index_5_reg_415_reg[0]_i_3_n_4 ;
  wire \first_row_index_5_reg_415_reg[0]_i_3_n_5 ;
  wire \first_row_index_5_reg_415_reg[0]_i_3_n_6 ;
  wire \first_row_index_5_reg_415_reg[0]_i_3_n_7 ;
  wire \first_row_index_5_reg_415_reg[0]_i_3_n_8 ;
  wire \first_row_index_5_reg_415_reg[0]_i_3_n_9 ;
  wire \first_row_index_5_reg_415_reg[12]_i_1_n_10 ;
  wire \first_row_index_5_reg_415_reg[12]_i_1_n_3 ;
  wire \first_row_index_5_reg_415_reg[12]_i_1_n_4 ;
  wire \first_row_index_5_reg_415_reg[12]_i_1_n_5 ;
  wire \first_row_index_5_reg_415_reg[12]_i_1_n_6 ;
  wire \first_row_index_5_reg_415_reg[12]_i_1_n_7 ;
  wire \first_row_index_5_reg_415_reg[12]_i_1_n_8 ;
  wire \first_row_index_5_reg_415_reg[12]_i_1_n_9 ;
  wire \first_row_index_5_reg_415_reg[16]_i_1_n_10 ;
  wire \first_row_index_5_reg_415_reg[16]_i_1_n_3 ;
  wire \first_row_index_5_reg_415_reg[16]_i_1_n_4 ;
  wire \first_row_index_5_reg_415_reg[16]_i_1_n_5 ;
  wire \first_row_index_5_reg_415_reg[16]_i_1_n_6 ;
  wire \first_row_index_5_reg_415_reg[16]_i_1_n_7 ;
  wire \first_row_index_5_reg_415_reg[16]_i_1_n_8 ;
  wire \first_row_index_5_reg_415_reg[16]_i_1_n_9 ;
  wire \first_row_index_5_reg_415_reg[20]_i_1_n_10 ;
  wire \first_row_index_5_reg_415_reg[20]_i_1_n_3 ;
  wire \first_row_index_5_reg_415_reg[20]_i_1_n_4 ;
  wire \first_row_index_5_reg_415_reg[20]_i_1_n_5 ;
  wire \first_row_index_5_reg_415_reg[20]_i_1_n_6 ;
  wire \first_row_index_5_reg_415_reg[20]_i_1_n_7 ;
  wire \first_row_index_5_reg_415_reg[20]_i_1_n_8 ;
  wire \first_row_index_5_reg_415_reg[20]_i_1_n_9 ;
  wire \first_row_index_5_reg_415_reg[24]_i_1_n_10 ;
  wire \first_row_index_5_reg_415_reg[24]_i_1_n_3 ;
  wire \first_row_index_5_reg_415_reg[24]_i_1_n_4 ;
  wire \first_row_index_5_reg_415_reg[24]_i_1_n_5 ;
  wire \first_row_index_5_reg_415_reg[24]_i_1_n_6 ;
  wire \first_row_index_5_reg_415_reg[24]_i_1_n_7 ;
  wire \first_row_index_5_reg_415_reg[24]_i_1_n_8 ;
  wire \first_row_index_5_reg_415_reg[24]_i_1_n_9 ;
  wire \first_row_index_5_reg_415_reg[28]_i_1_n_10 ;
  wire \first_row_index_5_reg_415_reg[28]_i_1_n_4 ;
  wire \first_row_index_5_reg_415_reg[28]_i_1_n_5 ;
  wire \first_row_index_5_reg_415_reg[28]_i_1_n_6 ;
  wire \first_row_index_5_reg_415_reg[28]_i_1_n_7 ;
  wire \first_row_index_5_reg_415_reg[28]_i_1_n_8 ;
  wire \first_row_index_5_reg_415_reg[28]_i_1_n_9 ;
  wire \first_row_index_5_reg_415_reg[4]_i_1_n_10 ;
  wire \first_row_index_5_reg_415_reg[4]_i_1_n_3 ;
  wire \first_row_index_5_reg_415_reg[4]_i_1_n_4 ;
  wire \first_row_index_5_reg_415_reg[4]_i_1_n_5 ;
  wire \first_row_index_5_reg_415_reg[4]_i_1_n_6 ;
  wire \first_row_index_5_reg_415_reg[4]_i_1_n_7 ;
  wire \first_row_index_5_reg_415_reg[4]_i_1_n_8 ;
  wire \first_row_index_5_reg_415_reg[4]_i_1_n_9 ;
  wire \first_row_index_5_reg_415_reg[8]_i_1_n_10 ;
  wire \first_row_index_5_reg_415_reg[8]_i_1_n_3 ;
  wire \first_row_index_5_reg_415_reg[8]_i_1_n_4 ;
  wire \first_row_index_5_reg_415_reg[8]_i_1_n_5 ;
  wire \first_row_index_5_reg_415_reg[8]_i_1_n_6 ;
  wire \first_row_index_5_reg_415_reg[8]_i_1_n_7 ;
  wire \first_row_index_5_reg_415_reg[8]_i_1_n_8 ;
  wire \first_row_index_5_reg_415_reg[8]_i_1_n_9 ;
  wire [31:0]first_row_index_fu_1570_p2;
  wire grp_fu_1630_ce;
  wire [11:10]grp_fu_1630_p1;
  wire grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg;
  wire [41:0]grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return;
  wire grp_scaleCompute_17_42_20_48_16_1_s_fu_580_n_3;
  wire [47:0]grp_xfUDivResize_fu_563_ap_return;
  wire grp_xfUDivResize_fu_563_ap_start_reg;
  wire grp_xfUDivResize_fu_563_n_6;
  wire i_1_reg_404;
  wire \i_1_reg_404_reg_n_3_[0] ;
  wire \i_1_reg_404_reg_n_3_[10] ;
  wire \i_1_reg_404_reg_n_3_[11] ;
  wire \i_1_reg_404_reg_n_3_[12] ;
  wire \i_1_reg_404_reg_n_3_[13] ;
  wire \i_1_reg_404_reg_n_3_[14] ;
  wire \i_1_reg_404_reg_n_3_[15] ;
  wire \i_1_reg_404_reg_n_3_[16] ;
  wire \i_1_reg_404_reg_n_3_[17] ;
  wire \i_1_reg_404_reg_n_3_[18] ;
  wire \i_1_reg_404_reg_n_3_[19] ;
  wire \i_1_reg_404_reg_n_3_[1] ;
  wire \i_1_reg_404_reg_n_3_[20] ;
  wire \i_1_reg_404_reg_n_3_[21] ;
  wire \i_1_reg_404_reg_n_3_[22] ;
  wire \i_1_reg_404_reg_n_3_[23] ;
  wire \i_1_reg_404_reg_n_3_[24] ;
  wire \i_1_reg_404_reg_n_3_[25] ;
  wire \i_1_reg_404_reg_n_3_[26] ;
  wire \i_1_reg_404_reg_n_3_[27] ;
  wire \i_1_reg_404_reg_n_3_[28] ;
  wire \i_1_reg_404_reg_n_3_[29] ;
  wire \i_1_reg_404_reg_n_3_[2] ;
  wire \i_1_reg_404_reg_n_3_[30] ;
  wire \i_1_reg_404_reg_n_3_[31] ;
  wire \i_1_reg_404_reg_n_3_[3] ;
  wire \i_1_reg_404_reg_n_3_[4] ;
  wire \i_1_reg_404_reg_n_3_[5] ;
  wire \i_1_reg_404_reg_n_3_[6] ;
  wire \i_1_reg_404_reg_n_3_[7] ;
  wire \i_1_reg_404_reg_n_3_[8] ;
  wire \i_1_reg_404_reg_n_3_[9] ;
  wire [31:0]i_2_fu_890_p2;
  wire [31:0]i_2_reg_1860;
  wire \i_2_reg_1860_reg[12]_i_1_n_3 ;
  wire \i_2_reg_1860_reg[12]_i_1_n_4 ;
  wire \i_2_reg_1860_reg[12]_i_1_n_5 ;
  wire \i_2_reg_1860_reg[12]_i_1_n_6 ;
  wire \i_2_reg_1860_reg[16]_i_1_n_3 ;
  wire \i_2_reg_1860_reg[16]_i_1_n_4 ;
  wire \i_2_reg_1860_reg[16]_i_1_n_5 ;
  wire \i_2_reg_1860_reg[16]_i_1_n_6 ;
  wire \i_2_reg_1860_reg[20]_i_1_n_3 ;
  wire \i_2_reg_1860_reg[20]_i_1_n_4 ;
  wire \i_2_reg_1860_reg[20]_i_1_n_5 ;
  wire \i_2_reg_1860_reg[20]_i_1_n_6 ;
  wire \i_2_reg_1860_reg[24]_i_1_n_3 ;
  wire \i_2_reg_1860_reg[24]_i_1_n_4 ;
  wire \i_2_reg_1860_reg[24]_i_1_n_5 ;
  wire \i_2_reg_1860_reg[24]_i_1_n_6 ;
  wire \i_2_reg_1860_reg[28]_i_1_n_3 ;
  wire \i_2_reg_1860_reg[28]_i_1_n_4 ;
  wire \i_2_reg_1860_reg[28]_i_1_n_5 ;
  wire \i_2_reg_1860_reg[28]_i_1_n_6 ;
  wire \i_2_reg_1860_reg[31]_i_1_n_5 ;
  wire \i_2_reg_1860_reg[31]_i_1_n_6 ;
  wire \i_2_reg_1860_reg[4]_i_1_n_3 ;
  wire \i_2_reg_1860_reg[4]_i_1_n_4 ;
  wire \i_2_reg_1860_reg[4]_i_1_n_5 ;
  wire \i_2_reg_1860_reg[4]_i_1_n_6 ;
  wire \i_2_reg_1860_reg[8]_i_1_n_3 ;
  wire \i_2_reg_1860_reg[8]_i_1_n_4 ;
  wire \i_2_reg_1860_reg[8]_i_1_n_5 ;
  wire \i_2_reg_1860_reg[8]_i_1_n_6 ;
  wire i_reg_3820;
  wire \i_reg_382[0]_i_1_n_3 ;
  wire \i_reg_382_reg_n_3_[0] ;
  wire icmp_ln1494_fu_1148_p2;
  wire icmp_ln1494_reg_1985;
  wire \icmp_ln1494_reg_1985[0]_i_1_n_3 ;
  wire \icmp_ln332_reg_1713[0]_i_1_n_3 ;
  wire \icmp_ln332_reg_1713_reg_n_3_[0] ;
  wire icmp_ln382_fu_896_p2;
  wire icmp_ln382_reg_1865;
  wire \icmp_ln382_reg_1865[0]_i_10_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_12_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_13_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_14_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_15_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_16_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_17_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_18_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_19_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_21_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_22_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_23_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_24_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_25_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_26_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_27_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_28_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_29_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_30_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_31_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_32_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_33_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_34_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_35_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_36_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_3_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_4_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_5_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_6_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_7_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_8_n_3 ;
  wire \icmp_ln382_reg_1865[0]_i_9_n_3 ;
  wire \icmp_ln382_reg_1865_reg[0]_0 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_11_n_3 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_11_n_4 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_11_n_5 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_11_n_6 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_1_n_4 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_1_n_5 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_1_n_6 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_20_n_3 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_20_n_4 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_20_n_5 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_20_n_6 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_2_n_3 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_2_n_4 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_2_n_5 ;
  wire \icmp_ln382_reg_1865_reg[0]_i_2_n_6 ;
  wire \icmp_ln389_reg_1943[0]_i_10_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_11_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_15_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_16_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_17_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_18_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_28_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_29_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_30_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_31_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_41_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_42_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_43_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_44_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_4_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_56_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_57_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_58_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_59_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_5_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_7_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_81_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_82_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_83_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_8_n_3 ;
  wire \icmp_ln389_reg_1943[0]_i_9_n_3 ;
  wire \icmp_ln389_reg_1943_pp1_iter15_reg_reg[0]_srl6_n_3 ;
  wire icmp_ln389_reg_1943_pp1_iter16_reg;
  wire icmp_ln389_reg_1943_pp1_iter1_reg;
  wire \icmp_ln389_reg_1943_pp1_iter5_reg_reg[0]_srl4_n_3 ;
  wire \icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0_n_3 ;
  wire \icmp_ln389_reg_1943_pp1_iter7_reg_reg_n_3_[0] ;
  wire \icmp_ln389_reg_1943_pp1_iter8_reg_reg_n_3_[0] ;
  wire \icmp_ln389_reg_1943_pp1_iter9_reg_reg_n_3_[0] ;
  wire \icmp_ln389_reg_1943_reg[0]_i_14_n_3 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_14_n_4 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_14_n_5 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_14_n_6 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_27_n_3 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_27_n_4 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_27_n_5 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_27_n_6 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_2_n_6 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_3_n_3 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_3_n_4 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_3_n_5 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_3_n_6 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_40_n_3 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_40_n_4 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_40_n_5 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_40_n_6 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_6_n_3 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_6_n_4 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_6_n_5 ;
  wire \icmp_ln389_reg_1943_reg[0]_i_6_n_6 ;
  wire \icmp_ln389_reg_1943_reg_n_3_[0] ;
  wire icmp_ln408_fu_1053_p2;
  wire icmp_ln489_fu_1063_p2;
  wire icmp_ln489_reg_1951;
  wire \icmp_ln489_reg_1951[0]_i_10_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_11_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_13_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_14_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_15_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_16_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_17_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_18_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_19_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_1_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_20_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_22_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_23_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_24_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_25_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_26_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_27_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_28_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_29_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_31_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_32_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_33_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_34_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_35_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_36_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_37_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_38_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_40_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_41_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_42_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_43_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_44_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_45_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_46_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_47_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_49_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_4_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_50_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_51_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_52_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_53_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_54_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_55_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_56_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_58_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_59_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_5_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_60_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_61_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_62_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_63_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_64_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_65_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_66_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_67_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_68_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_69_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_6_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_70_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_71_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_72_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_73_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_7_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_8_n_3 ;
  wire \icmp_ln489_reg_1951[0]_i_9_n_3 ;
  wire icmp_ln489_reg_1951_pp1_iter10_reg;
  wire \icmp_ln489_reg_1951_pp1_iter14_reg_reg[0]_srl4_n_3 ;
  wire icmp_ln489_reg_1951_pp1_iter15_reg;
  wire icmp_ln489_reg_1951_pp1_iter16_reg;
  wire icmp_ln489_reg_1951_pp1_iter1_reg;
  wire \icmp_ln489_reg_1951_pp1_iter6_reg_reg[0]_srl5_n_3 ;
  wire icmp_ln489_reg_1951_pp1_iter7_reg;
  wire icmp_ln489_reg_1951_pp1_iter8_reg;
  wire icmp_ln489_reg_1951_pp1_iter9_reg;
  wire \icmp_ln489_reg_1951_reg[0]_i_12_n_3 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_12_n_4 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_12_n_5 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_12_n_6 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_21_n_3 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_21_n_4 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_21_n_5 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_21_n_6 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_2_n_4 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_2_n_5 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_2_n_6 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_30_n_3 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_30_n_4 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_30_n_5 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_30_n_6 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_39_n_3 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_39_n_4 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_39_n_5 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_39_n_6 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_3_n_3 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_3_n_4 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_3_n_5 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_3_n_6 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_48_n_3 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_48_n_4 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_48_n_5 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_48_n_6 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_57_n_3 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_57_n_4 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_57_n_5 ;
  wire \icmp_ln489_reg_1951_reg[0]_i_57_n_6 ;
  wire icmp_ln851_3_fu_1468_p2;
  wire icmp_ln851_3_reg_2149;
  wire icmp_ln851_3_reg_21490;
  wire icmp_ln851_reg_1906;
  wire icmp_ln870_1_fu_1529_p2;
  wire icmp_ln870_2_fu_1124_p2;
  wire icmp_ln870_2_reg_1971;
  wire \icmp_ln870_2_reg_1971[0]_i_1_n_3 ;
  wire icmp_ln870_2_reg_1971_pp1_iter10_reg;
  wire \icmp_ln870_2_reg_1971_pp1_iter7_reg_reg[0]_srl6_n_3 ;
  wire \icmp_ln870_2_reg_1971_pp1_iter8_reg_reg[0]__0_n_3 ;
  wire icmp_ln870_2_reg_1971_pp1_iter9_reg;
  wire icmp_ln870_3_fu_1134_p2;
  wire icmp_ln870_fu_1519_p2;
  wire icmp_ln882_1_fu_1031_p2;
  wire icmp_ln882_fu_1565_p2;
  wire in_mat_data_empty_n;
  wire \indexx_pre_V_1_reg_1835[22]_i_1_n_3 ;
  wire [19:0]indexx_pre_V_1_reg_1835_reg;
  wire [16:0]indexy_V_fu_170;
  wire \indexy_pre_V_reg_1911[0]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[10]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[11]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[1]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[24]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[25]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[26]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[27]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[28]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[29]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[2]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[30]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[31]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[32]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[33]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[34]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[35]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[36]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[37]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[38]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[3]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[4]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[5]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[6]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[7]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[8]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911[9]_i_1_n_3 ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[0] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[10] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[11] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[1] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[2] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[3] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[4] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[5] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[6] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[7] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[8] ;
  wire \indexy_pre_V_reg_1911_reg_n_3_[9] ;
  wire indvar_flatten_reg_371;
  wire indvar_flatten_reg_3710;
  wire \indvar_flatten_reg_371[0]_i_2_n_3 ;
  wire [32:0]indvar_flatten_reg_371_reg;
  wire \indvar_flatten_reg_371_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_reg_371_reg[0]_i_1_n_3 ;
  wire \indvar_flatten_reg_371_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_reg_371_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_reg_371_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_reg_371_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_371_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_371_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_371_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_reg_371_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_reg_371_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_reg_371_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_reg_371_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_reg_371_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_reg_371_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_reg_371_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_reg_371_reg[16]_i_1_n_10 ;
  wire \indvar_flatten_reg_371_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_reg_371_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_reg_371_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_reg_371_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_reg_371_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_371_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_371_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_371_reg[20]_i_1_n_10 ;
  wire \indvar_flatten_reg_371_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_reg_371_reg[20]_i_1_n_4 ;
  wire \indvar_flatten_reg_371_reg[20]_i_1_n_5 ;
  wire \indvar_flatten_reg_371_reg[20]_i_1_n_6 ;
  wire \indvar_flatten_reg_371_reg[20]_i_1_n_7 ;
  wire \indvar_flatten_reg_371_reg[20]_i_1_n_8 ;
  wire \indvar_flatten_reg_371_reg[20]_i_1_n_9 ;
  wire \indvar_flatten_reg_371_reg[24]_i_1_n_10 ;
  wire \indvar_flatten_reg_371_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_reg_371_reg[24]_i_1_n_4 ;
  wire \indvar_flatten_reg_371_reg[24]_i_1_n_5 ;
  wire \indvar_flatten_reg_371_reg[24]_i_1_n_6 ;
  wire \indvar_flatten_reg_371_reg[24]_i_1_n_7 ;
  wire \indvar_flatten_reg_371_reg[24]_i_1_n_8 ;
  wire \indvar_flatten_reg_371_reg[24]_i_1_n_9 ;
  wire \indvar_flatten_reg_371_reg[28]_i_1_n_10 ;
  wire \indvar_flatten_reg_371_reg[28]_i_1_n_3 ;
  wire \indvar_flatten_reg_371_reg[28]_i_1_n_4 ;
  wire \indvar_flatten_reg_371_reg[28]_i_1_n_5 ;
  wire \indvar_flatten_reg_371_reg[28]_i_1_n_6 ;
  wire \indvar_flatten_reg_371_reg[28]_i_1_n_7 ;
  wire \indvar_flatten_reg_371_reg[28]_i_1_n_8 ;
  wire \indvar_flatten_reg_371_reg[28]_i_1_n_9 ;
  wire \indvar_flatten_reg_371_reg[32]_i_1_n_10 ;
  wire \indvar_flatten_reg_371_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_371_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_reg_371_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_reg_371_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_371_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_reg_371_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_371_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_371_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_371_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_371_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_371_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_371_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_371_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_371_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_371_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_371_reg[8]_i_1_n_9 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire j_1_reg_451;
  wire j_1_reg_4510;
  wire [6:0]j_1_reg_451_pp1_iter1_reg;
  wire \j_1_reg_451_pp1_iter6_reg_reg[0]_srl5_n_3 ;
  wire \j_1_reg_451_pp1_iter6_reg_reg[1]_srl5_n_3 ;
  wire \j_1_reg_451_pp1_iter6_reg_reg[2]_srl5_n_3 ;
  wire \j_1_reg_451_pp1_iter6_reg_reg[3]_srl5_n_3 ;
  wire \j_1_reg_451_pp1_iter6_reg_reg[4]_srl5_n_3 ;
  wire \j_1_reg_451_pp1_iter6_reg_reg[5]_srl5_n_3 ;
  wire \j_1_reg_451_pp1_iter6_reg_reg[6]_srl5_n_3 ;
  wire [6:0]j_1_reg_451_pp1_iter7_reg;
  wire \j_1_reg_451_reg_n_3_[0] ;
  wire \j_1_reg_451_reg_n_3_[10] ;
  wire \j_1_reg_451_reg_n_3_[11] ;
  wire \j_1_reg_451_reg_n_3_[12] ;
  wire \j_1_reg_451_reg_n_3_[13] ;
  wire \j_1_reg_451_reg_n_3_[14] ;
  wire \j_1_reg_451_reg_n_3_[15] ;
  wire \j_1_reg_451_reg_n_3_[16] ;
  wire \j_1_reg_451_reg_n_3_[17] ;
  wire \j_1_reg_451_reg_n_3_[18] ;
  wire \j_1_reg_451_reg_n_3_[19] ;
  wire \j_1_reg_451_reg_n_3_[1] ;
  wire \j_1_reg_451_reg_n_3_[20] ;
  wire \j_1_reg_451_reg_n_3_[21] ;
  wire \j_1_reg_451_reg_n_3_[22] ;
  wire \j_1_reg_451_reg_n_3_[23] ;
  wire \j_1_reg_451_reg_n_3_[24] ;
  wire \j_1_reg_451_reg_n_3_[25] ;
  wire \j_1_reg_451_reg_n_3_[26] ;
  wire \j_1_reg_451_reg_n_3_[27] ;
  wire \j_1_reg_451_reg_n_3_[28] ;
  wire \j_1_reg_451_reg_n_3_[29] ;
  wire \j_1_reg_451_reg_n_3_[2] ;
  wire \j_1_reg_451_reg_n_3_[30] ;
  wire \j_1_reg_451_reg_n_3_[31] ;
  wire \j_1_reg_451_reg_n_3_[32] ;
  wire \j_1_reg_451_reg_n_3_[33] ;
  wire \j_1_reg_451_reg_n_3_[34] ;
  wire \j_1_reg_451_reg_n_3_[35] ;
  wire \j_1_reg_451_reg_n_3_[36] ;
  wire \j_1_reg_451_reg_n_3_[37] ;
  wire \j_1_reg_451_reg_n_3_[38] ;
  wire \j_1_reg_451_reg_n_3_[39] ;
  wire \j_1_reg_451_reg_n_3_[3] ;
  wire \j_1_reg_451_reg_n_3_[40] ;
  wire \j_1_reg_451_reg_n_3_[41] ;
  wire \j_1_reg_451_reg_n_3_[42] ;
  wire \j_1_reg_451_reg_n_3_[43] ;
  wire \j_1_reg_451_reg_n_3_[44] ;
  wire \j_1_reg_451_reg_n_3_[45] ;
  wire \j_1_reg_451_reg_n_3_[46] ;
  wire \j_1_reg_451_reg_n_3_[47] ;
  wire \j_1_reg_451_reg_n_3_[48] ;
  wire \j_1_reg_451_reg_n_3_[49] ;
  wire \j_1_reg_451_reg_n_3_[4] ;
  wire \j_1_reg_451_reg_n_3_[50] ;
  wire \j_1_reg_451_reg_n_3_[51] ;
  wire \j_1_reg_451_reg_n_3_[52] ;
  wire \j_1_reg_451_reg_n_3_[53] ;
  wire \j_1_reg_451_reg_n_3_[54] ;
  wire \j_1_reg_451_reg_n_3_[55] ;
  wire \j_1_reg_451_reg_n_3_[56] ;
  wire \j_1_reg_451_reg_n_3_[57] ;
  wire \j_1_reg_451_reg_n_3_[58] ;
  wire \j_1_reg_451_reg_n_3_[59] ;
  wire \j_1_reg_451_reg_n_3_[5] ;
  wire \j_1_reg_451_reg_n_3_[60] ;
  wire \j_1_reg_451_reg_n_3_[61] ;
  wire \j_1_reg_451_reg_n_3_[62] ;
  wire \j_1_reg_451_reg_n_3_[63] ;
  wire \j_1_reg_451_reg_n_3_[6] ;
  wire \j_1_reg_451_reg_n_3_[7] ;
  wire \j_1_reg_451_reg_n_3_[8] ;
  wire \j_1_reg_451_reg_n_3_[9] ;
  wire [31:0]j_reg_393;
  wire \j_reg_393[0]_i_10_n_3 ;
  wire \j_reg_393[0]_i_11_n_3 ;
  wire \j_reg_393[0]_i_12_n_3 ;
  wire \j_reg_393[0]_i_13_n_3 ;
  wire \j_reg_393[0]_i_14_n_3 ;
  wire \j_reg_393[0]_i_15_n_3 ;
  wire \j_reg_393[0]_i_4_n_3 ;
  wire \j_reg_393[0]_i_5_n_3 ;
  wire \j_reg_393[0]_i_6_n_3 ;
  wire \j_reg_393[0]_i_8_n_3 ;
  wire \j_reg_393[0]_i_9_n_3 ;
  wire \j_reg_393_reg[0]_i_2_n_4 ;
  wire \j_reg_393_reg[0]_i_2_n_5 ;
  wire \j_reg_393_reg[0]_i_2_n_6 ;
  wire \j_reg_393_reg[0]_i_3_n_3 ;
  wire \j_reg_393_reg[0]_i_3_n_4 ;
  wire \j_reg_393_reg[0]_i_3_n_5 ;
  wire \j_reg_393_reg[0]_i_3_n_6 ;
  wire \j_reg_393_reg[0]_i_7_n_3 ;
  wire \j_reg_393_reg[0]_i_7_n_4 ;
  wire \j_reg_393_reg[0]_i_7_n_5 ;
  wire \j_reg_393_reg[0]_i_7_n_6 ;
  wire \j_reg_393_reg[12]_i_1_n_3 ;
  wire \j_reg_393_reg[12]_i_1_n_4 ;
  wire \j_reg_393_reg[12]_i_1_n_5 ;
  wire \j_reg_393_reg[12]_i_1_n_6 ;
  wire \j_reg_393_reg[16]_i_1_n_3 ;
  wire \j_reg_393_reg[16]_i_1_n_4 ;
  wire \j_reg_393_reg[16]_i_1_n_5 ;
  wire \j_reg_393_reg[16]_i_1_n_6 ;
  wire \j_reg_393_reg[20]_i_1_n_3 ;
  wire \j_reg_393_reg[20]_i_1_n_4 ;
  wire \j_reg_393_reg[20]_i_1_n_5 ;
  wire \j_reg_393_reg[20]_i_1_n_6 ;
  wire \j_reg_393_reg[24]_i_1_n_3 ;
  wire \j_reg_393_reg[24]_i_1_n_4 ;
  wire \j_reg_393_reg[24]_i_1_n_5 ;
  wire \j_reg_393_reg[24]_i_1_n_6 ;
  wire \j_reg_393_reg[28]_i_1_n_3 ;
  wire \j_reg_393_reg[28]_i_1_n_4 ;
  wire \j_reg_393_reg[28]_i_1_n_5 ;
  wire \j_reg_393_reg[28]_i_1_n_6 ;
  wire \j_reg_393_reg[31]_i_3_n_5 ;
  wire \j_reg_393_reg[31]_i_3_n_6 ;
  wire \j_reg_393_reg[4]_i_1_n_3 ;
  wire \j_reg_393_reg[4]_i_1_n_4 ;
  wire \j_reg_393_reg[4]_i_1_n_5 ;
  wire \j_reg_393_reg[4]_i_1_n_6 ;
  wire \j_reg_393_reg[8]_i_1_n_3 ;
  wire \j_reg_393_reg[8]_i_1_n_4 ;
  wire \j_reg_393_reg[8]_i_1_n_5 ;
  wire \j_reg_393_reg[8]_i_1_n_6 ;
  wire line_buffer_V_0_0_U_n_10;
  wire line_buffer_V_0_0_U_n_11;
  wire line_buffer_V_0_0_U_n_20;
  wire line_buffer_V_0_0_U_n_21;
  wire line_buffer_V_0_0_U_n_22;
  wire line_buffer_V_0_0_U_n_23;
  wire line_buffer_V_0_0_U_n_24;
  wire line_buffer_V_0_0_U_n_25;
  wire line_buffer_V_0_0_U_n_26;
  wire line_buffer_V_0_0_U_n_27;
  wire line_buffer_V_0_0_U_n_4;
  wire line_buffer_V_0_0_U_n_5;
  wire line_buffer_V_0_0_U_n_6;
  wire line_buffer_V_0_0_U_n_7;
  wire line_buffer_V_0_0_U_n_8;
  wire line_buffer_V_0_0_U_n_9;
  wire [6:0]line_buffer_V_0_0_addr_2_gep_fu_364_p3;
  wire [6:0]line_buffer_V_0_0_address0;
  wire line_buffer_V_0_0_ce0;
  wire [7:0]line_buffer_V_0_0_q1;
  wire [7:0]line_buffer_V_0_0_q2;
  wire line_buffer_V_1_0_U_n_3;
  wire line_buffer_V_1_0_U_n_5;
  wire line_buffer_V_1_0_U_n_6;
  wire line_buffer_V_1_0_U_n_7;
  wire line_buffer_V_1_0_U_n_8;
  wire [7:0]line_buffer_V_1_0_q1;
  wire [7:0]line_buffer_V_1_0_q2;
  wire line_buffer_V_2_0_U_n_10;
  wire line_buffer_V_2_0_U_n_11;
  wire line_buffer_V_2_0_U_n_12;
  wire line_buffer_V_2_0_U_n_21;
  wire line_buffer_V_2_0_U_n_22;
  wire line_buffer_V_2_0_U_n_23;
  wire line_buffer_V_2_0_U_n_24;
  wire line_buffer_V_2_0_U_n_25;
  wire line_buffer_V_2_0_U_n_26;
  wire line_buffer_V_2_0_U_n_27;
  wire line_buffer_V_2_0_U_n_28;
  wire line_buffer_V_2_0_U_n_5;
  wire line_buffer_V_2_0_U_n_6;
  wire line_buffer_V_2_0_U_n_7;
  wire line_buffer_V_2_0_U_n_8;
  wire line_buffer_V_2_0_U_n_9;
  wire [7:0]line_buffer_V_2_0_q1;
  wire [7:0]line_buffer_V_2_0_q2;
  wire [31:0]loop_row_count_fu_788_p3;
  wire [31:0]loop_row_count_reg_1801;
  wire \loop_row_count_reg_1801[31]_i_10_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_11_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_13_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_14_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_15_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_16_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_17_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_18_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_19_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_20_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_22_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_23_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_24_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_25_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_26_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_27_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_28_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_29_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_30_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_31_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_32_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_33_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_34_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_35_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_36_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_37_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_4_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_5_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_6_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_7_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_8_n_3 ;
  wire \loop_row_count_reg_1801[31]_i_9_n_3 ;
  wire [31:0]\loop_row_count_reg_1801_reg[31]_0 ;
  wire \loop_row_count_reg_1801_reg[31]_i_12_n_3 ;
  wire \loop_row_count_reg_1801_reg[31]_i_12_n_4 ;
  wire \loop_row_count_reg_1801_reg[31]_i_12_n_5 ;
  wire \loop_row_count_reg_1801_reg[31]_i_12_n_6 ;
  wire \loop_row_count_reg_1801_reg[31]_i_21_n_3 ;
  wire \loop_row_count_reg_1801_reg[31]_i_21_n_4 ;
  wire \loop_row_count_reg_1801_reg[31]_i_21_n_5 ;
  wire \loop_row_count_reg_1801_reg[31]_i_21_n_6 ;
  wire \loop_row_count_reg_1801_reg[31]_i_2_n_3 ;
  wire \loop_row_count_reg_1801_reg[31]_i_2_n_4 ;
  wire \loop_row_count_reg_1801_reg[31]_i_2_n_5 ;
  wire \loop_row_count_reg_1801_reg[31]_i_2_n_6 ;
  wire \loop_row_count_reg_1801_reg[31]_i_3_n_3 ;
  wire \loop_row_count_reg_1801_reg[31]_i_3_n_4 ;
  wire \loop_row_count_reg_1801_reg[31]_i_3_n_5 ;
  wire \loop_row_count_reg_1801_reg[31]_i_3_n_6 ;
  wire mOutPtr110_out;
  wire [1:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire mac_muladd_12ns_10s_22s_23_4_1_U68_n_6;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_10;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_11;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_12;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_13;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_14;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_15;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_16;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_17;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_18;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_19;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_20;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_21;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_22;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_23;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_24;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_3;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_4;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_5;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_6;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_7;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_8;
  wire mac_muladd_12ns_9s_21s_22_4_1_U67_n_9;
  wire mul_mul_12ns_12ns_24_4_1_U65_n_10;
  wire mul_mul_12ns_12ns_24_4_1_U65_n_11;
  wire mul_mul_12ns_12ns_24_4_1_U65_n_12;
  wire mul_mul_12ns_12ns_24_4_1_U65_n_13;
  wire mul_mul_12ns_12ns_24_4_1_U65_n_14;
  wire mul_mul_12ns_12ns_24_4_1_U65_n_3;
  wire mul_mul_12ns_12ns_24_4_1_U65_n_4;
  wire mul_mul_12ns_12ns_24_4_1_U65_n_5;
  wire mul_mul_12ns_12ns_24_4_1_U65_n_6;
  wire mul_mul_12ns_12ns_24_4_1_U65_n_7;
  wire mul_mul_12ns_12ns_24_4_1_U65_n_8;
  wire mul_mul_12ns_12ns_24_4_1_U65_n_9;
  wire mul_mul_12ns_9s_21_4_1_U66_n_10;
  wire mul_mul_12ns_9s_21_4_1_U66_n_11;
  wire mul_mul_12ns_9s_21_4_1_U66_n_12;
  wire mul_mul_12ns_9s_21_4_1_U66_n_13;
  wire mul_mul_12ns_9s_21_4_1_U66_n_14;
  wire mul_mul_12ns_9s_21_4_1_U66_n_15;
  wire mul_mul_12ns_9s_21_4_1_U66_n_16;
  wire mul_mul_12ns_9s_21_4_1_U66_n_17;
  wire mul_mul_12ns_9s_21_4_1_U66_n_18;
  wire mul_mul_12ns_9s_21_4_1_U66_n_19;
  wire mul_mul_12ns_9s_21_4_1_U66_n_20;
  wire mul_mul_12ns_9s_21_4_1_U66_n_21;
  wire mul_mul_12ns_9s_21_4_1_U66_n_22;
  wire mul_mul_12ns_9s_21_4_1_U66_n_23;
  wire mul_mul_12ns_9s_21_4_1_U66_n_3;
  wire mul_mul_12ns_9s_21_4_1_U66_n_4;
  wire mul_mul_12ns_9s_21_4_1_U66_n_5;
  wire mul_mul_12ns_9s_21_4_1_U66_n_6;
  wire mul_mul_12ns_9s_21_4_1_U66_n_7;
  wire mul_mul_12ns_9s_21_4_1_U66_n_8;
  wire mul_mul_12ns_9s_21_4_1_U66_n_9;
  wire [16:0]nextYScale_V_fu_166;
  wire nextYScale_V_fu_1661;
  wire \nextYScale_V_fu_166[0]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[10]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[11]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[12]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[13]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[14]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[15]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[16]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[1]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[2]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[3]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[4]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[5]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[6]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[7]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[8]_i_1_n_3 ;
  wire \nextYScale_V_fu_166[9]_i_1_n_3 ;
  wire not_cmp_i_i176_fu_1256_p2;
  wire not_cmp_i_i176_reg_1996;
  wire not_cmp_i_i176_reg_19960;
  wire \not_cmp_i_i176_reg_1996[0]_i_10_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_11_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_12_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_13_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_14_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_15_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_16_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_17_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_18_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_19_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_1_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_20_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_21_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_22_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_4_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_5_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_6_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_8_n_3 ;
  wire \not_cmp_i_i176_reg_1996[0]_i_9_n_3 ;
  wire \not_cmp_i_i176_reg_1996_reg[0]_i_2_n_5 ;
  wire \not_cmp_i_i176_reg_1996_reg[0]_i_2_n_6 ;
  wire \not_cmp_i_i176_reg_1996_reg[0]_i_3_n_3 ;
  wire \not_cmp_i_i176_reg_1996_reg[0]_i_3_n_4 ;
  wire \not_cmp_i_i176_reg_1996_reg[0]_i_3_n_5 ;
  wire \not_cmp_i_i176_reg_1996_reg[0]_i_3_n_6 ;
  wire \not_cmp_i_i176_reg_1996_reg[0]_i_7_n_3 ;
  wire \not_cmp_i_i176_reg_1996_reg[0]_i_7_n_4 ;
  wire \not_cmp_i_i176_reg_1996_reg[0]_i_7_n_5 ;
  wire \not_cmp_i_i176_reg_1996_reg[0]_i_7_n_6 ;
  wire [31:0]op2_assign_1_fu_926_p2;
  wire [31:0]op2_assign_1_reg_1895;
  wire \op2_assign_1_reg_1895[11]_i_2_n_3 ;
  wire \op2_assign_1_reg_1895[11]_i_3_n_3 ;
  wire \op2_assign_1_reg_1895[11]_i_4_n_3 ;
  wire \op2_assign_1_reg_1895[11]_i_5_n_3 ;
  wire \op2_assign_1_reg_1895[15]_i_2_n_3 ;
  wire \op2_assign_1_reg_1895[15]_i_3_n_3 ;
  wire \op2_assign_1_reg_1895[15]_i_4_n_3 ;
  wire \op2_assign_1_reg_1895[15]_i_5_n_3 ;
  wire \op2_assign_1_reg_1895[19]_i_2_n_3 ;
  wire \op2_assign_1_reg_1895[19]_i_3_n_3 ;
  wire \op2_assign_1_reg_1895[19]_i_4_n_3 ;
  wire \op2_assign_1_reg_1895[19]_i_5_n_3 ;
  wire \op2_assign_1_reg_1895[23]_i_2_n_3 ;
  wire \op2_assign_1_reg_1895[23]_i_3_n_3 ;
  wire \op2_assign_1_reg_1895[23]_i_4_n_3 ;
  wire \op2_assign_1_reg_1895[23]_i_5_n_3 ;
  wire \op2_assign_1_reg_1895[27]_i_2_n_3 ;
  wire \op2_assign_1_reg_1895[27]_i_3_n_3 ;
  wire \op2_assign_1_reg_1895[27]_i_4_n_3 ;
  wire \op2_assign_1_reg_1895[27]_i_5_n_3 ;
  wire \op2_assign_1_reg_1895[31]_i_2_n_3 ;
  wire \op2_assign_1_reg_1895[31]_i_3_n_3 ;
  wire \op2_assign_1_reg_1895[31]_i_4_n_3 ;
  wire \op2_assign_1_reg_1895[31]_i_5_n_3 ;
  wire \op2_assign_1_reg_1895[3]_i_2_n_3 ;
  wire \op2_assign_1_reg_1895[3]_i_3_n_3 ;
  wire \op2_assign_1_reg_1895[3]_i_4_n_3 ;
  wire \op2_assign_1_reg_1895[7]_i_2_n_3 ;
  wire \op2_assign_1_reg_1895[7]_i_3_n_3 ;
  wire \op2_assign_1_reg_1895[7]_i_4_n_3 ;
  wire \op2_assign_1_reg_1895[7]_i_5_n_3 ;
  wire \op2_assign_1_reg_1895_reg[11]_i_1_n_3 ;
  wire \op2_assign_1_reg_1895_reg[11]_i_1_n_4 ;
  wire \op2_assign_1_reg_1895_reg[11]_i_1_n_5 ;
  wire \op2_assign_1_reg_1895_reg[11]_i_1_n_6 ;
  wire \op2_assign_1_reg_1895_reg[15]_i_1_n_3 ;
  wire \op2_assign_1_reg_1895_reg[15]_i_1_n_4 ;
  wire \op2_assign_1_reg_1895_reg[15]_i_1_n_5 ;
  wire \op2_assign_1_reg_1895_reg[15]_i_1_n_6 ;
  wire \op2_assign_1_reg_1895_reg[19]_i_1_n_3 ;
  wire \op2_assign_1_reg_1895_reg[19]_i_1_n_4 ;
  wire \op2_assign_1_reg_1895_reg[19]_i_1_n_5 ;
  wire \op2_assign_1_reg_1895_reg[19]_i_1_n_6 ;
  wire \op2_assign_1_reg_1895_reg[23]_i_1_n_3 ;
  wire \op2_assign_1_reg_1895_reg[23]_i_1_n_4 ;
  wire \op2_assign_1_reg_1895_reg[23]_i_1_n_5 ;
  wire \op2_assign_1_reg_1895_reg[23]_i_1_n_6 ;
  wire \op2_assign_1_reg_1895_reg[27]_i_1_n_3 ;
  wire \op2_assign_1_reg_1895_reg[27]_i_1_n_4 ;
  wire \op2_assign_1_reg_1895_reg[27]_i_1_n_5 ;
  wire \op2_assign_1_reg_1895_reg[27]_i_1_n_6 ;
  wire \op2_assign_1_reg_1895_reg[31]_i_1_n_4 ;
  wire \op2_assign_1_reg_1895_reg[31]_i_1_n_5 ;
  wire \op2_assign_1_reg_1895_reg[31]_i_1_n_6 ;
  wire \op2_assign_1_reg_1895_reg[3]_i_1_n_3 ;
  wire \op2_assign_1_reg_1895_reg[3]_i_1_n_4 ;
  wire \op2_assign_1_reg_1895_reg[3]_i_1_n_5 ;
  wire \op2_assign_1_reg_1895_reg[3]_i_1_n_6 ;
  wire \op2_assign_1_reg_1895_reg[7]_i_1_n_3 ;
  wire \op2_assign_1_reg_1895_reg[7]_i_1_n_4 ;
  wire \op2_assign_1_reg_1895_reg[7]_i_1_n_5 ;
  wire \op2_assign_1_reg_1895_reg[7]_i_1_n_6 ;
  wire [31:0]op2_assign_fu_915_p2;
  wire [31:0]op2_assign_reg_1881;
  wire \op2_assign_reg_1881[12]_i_2_n_3 ;
  wire \op2_assign_reg_1881[12]_i_3_n_3 ;
  wire \op2_assign_reg_1881[12]_i_4_n_3 ;
  wire \op2_assign_reg_1881[12]_i_5_n_3 ;
  wire \op2_assign_reg_1881[16]_i_2_n_3 ;
  wire \op2_assign_reg_1881[16]_i_3_n_3 ;
  wire \op2_assign_reg_1881[16]_i_4_n_3 ;
  wire \op2_assign_reg_1881[16]_i_5_n_3 ;
  wire \op2_assign_reg_1881[20]_i_2_n_3 ;
  wire \op2_assign_reg_1881[20]_i_3_n_3 ;
  wire \op2_assign_reg_1881[20]_i_4_n_3 ;
  wire \op2_assign_reg_1881[20]_i_5_n_3 ;
  wire \op2_assign_reg_1881[24]_i_2_n_3 ;
  wire \op2_assign_reg_1881[24]_i_3_n_3 ;
  wire \op2_assign_reg_1881[24]_i_4_n_3 ;
  wire \op2_assign_reg_1881[24]_i_5_n_3 ;
  wire \op2_assign_reg_1881[28]_i_2_n_3 ;
  wire \op2_assign_reg_1881[28]_i_3_n_3 ;
  wire \op2_assign_reg_1881[28]_i_4_n_3 ;
  wire \op2_assign_reg_1881[28]_i_5_n_3 ;
  wire \op2_assign_reg_1881[31]_i_2_n_3 ;
  wire \op2_assign_reg_1881[31]_i_3_n_3 ;
  wire \op2_assign_reg_1881[31]_i_4_n_3 ;
  wire \op2_assign_reg_1881[4]_i_2_n_3 ;
  wire \op2_assign_reg_1881[4]_i_3_n_3 ;
  wire \op2_assign_reg_1881[4]_i_4_n_3 ;
  wire \op2_assign_reg_1881[4]_i_5_n_3 ;
  wire \op2_assign_reg_1881[8]_i_2_n_3 ;
  wire \op2_assign_reg_1881[8]_i_3_n_3 ;
  wire \op2_assign_reg_1881[8]_i_4_n_3 ;
  wire \op2_assign_reg_1881[8]_i_5_n_3 ;
  wire \op2_assign_reg_1881_reg[12]_i_1_n_3 ;
  wire \op2_assign_reg_1881_reg[12]_i_1_n_4 ;
  wire \op2_assign_reg_1881_reg[12]_i_1_n_5 ;
  wire \op2_assign_reg_1881_reg[12]_i_1_n_6 ;
  wire \op2_assign_reg_1881_reg[16]_i_1_n_3 ;
  wire \op2_assign_reg_1881_reg[16]_i_1_n_4 ;
  wire \op2_assign_reg_1881_reg[16]_i_1_n_5 ;
  wire \op2_assign_reg_1881_reg[16]_i_1_n_6 ;
  wire \op2_assign_reg_1881_reg[20]_i_1_n_3 ;
  wire \op2_assign_reg_1881_reg[20]_i_1_n_4 ;
  wire \op2_assign_reg_1881_reg[20]_i_1_n_5 ;
  wire \op2_assign_reg_1881_reg[20]_i_1_n_6 ;
  wire \op2_assign_reg_1881_reg[24]_i_1_n_3 ;
  wire \op2_assign_reg_1881_reg[24]_i_1_n_4 ;
  wire \op2_assign_reg_1881_reg[24]_i_1_n_5 ;
  wire \op2_assign_reg_1881_reg[24]_i_1_n_6 ;
  wire \op2_assign_reg_1881_reg[28]_i_1_n_3 ;
  wire \op2_assign_reg_1881_reg[28]_i_1_n_4 ;
  wire \op2_assign_reg_1881_reg[28]_i_1_n_5 ;
  wire \op2_assign_reg_1881_reg[28]_i_1_n_6 ;
  wire \op2_assign_reg_1881_reg[31]_i_1_n_5 ;
  wire \op2_assign_reg_1881_reg[31]_i_1_n_6 ;
  wire \op2_assign_reg_1881_reg[4]_i_1_n_3 ;
  wire \op2_assign_reg_1881_reg[4]_i_1_n_4 ;
  wire \op2_assign_reg_1881_reg[4]_i_1_n_5 ;
  wire \op2_assign_reg_1881_reg[4]_i_1_n_6 ;
  wire \op2_assign_reg_1881_reg[8]_i_1_n_3 ;
  wire \op2_assign_reg_1881_reg[8]_i_1_n_4 ;
  wire \op2_assign_reg_1881_reg[8]_i_1_n_5 ;
  wire \op2_assign_reg_1881_reg[8]_i_1_n_6 ;
  wire out_mat_data_full_n;
  wire output_rows_count_reg_427;
  wire \output_rows_count_reg_427[0]_i_11_n_3 ;
  wire \output_rows_count_reg_427[0]_i_12_n_3 ;
  wire \output_rows_count_reg_427[0]_i_13_n_3 ;
  wire \output_rows_count_reg_427[0]_i_15_n_3 ;
  wire \output_rows_count_reg_427[0]_i_16_n_3 ;
  wire \output_rows_count_reg_427[0]_i_17_n_3 ;
  wire \output_rows_count_reg_427[0]_i_18_n_3 ;
  wire \output_rows_count_reg_427[0]_i_20_n_3 ;
  wire \output_rows_count_reg_427[0]_i_21_n_3 ;
  wire \output_rows_count_reg_427[0]_i_22_n_3 ;
  wire \output_rows_count_reg_427[0]_i_23_n_3 ;
  wire \output_rows_count_reg_427[0]_i_24_n_3 ;
  wire \output_rows_count_reg_427[0]_i_25_n_3 ;
  wire \output_rows_count_reg_427[0]_i_26_n_3 ;
  wire \output_rows_count_reg_427[0]_i_27_n_3 ;
  wire \output_rows_count_reg_427[0]_i_28_n_3 ;
  wire \output_rows_count_reg_427[0]_i_29_n_3 ;
  wire \output_rows_count_reg_427[0]_i_30_n_3 ;
  wire \output_rows_count_reg_427[0]_i_31_n_3 ;
  wire \output_rows_count_reg_427[0]_i_32_n_3 ;
  wire \output_rows_count_reg_427[0]_i_5_n_3 ;
  wire \output_rows_count_reg_427[0]_i_7_n_3 ;
  wire \output_rows_count_reg_427[0]_i_8_n_3 ;
  wire \output_rows_count_reg_427[0]_i_9_n_3 ;
  wire [31:0]output_rows_count_reg_427_reg;
  wire \output_rows_count_reg_427_reg[0]_i_10_n_3 ;
  wire \output_rows_count_reg_427_reg[0]_i_10_n_4 ;
  wire \output_rows_count_reg_427_reg[0]_i_10_n_5 ;
  wire \output_rows_count_reg_427_reg[0]_i_10_n_6 ;
  wire \output_rows_count_reg_427_reg[0]_i_14_n_3 ;
  wire \output_rows_count_reg_427_reg[0]_i_14_n_4 ;
  wire \output_rows_count_reg_427_reg[0]_i_14_n_5 ;
  wire \output_rows_count_reg_427_reg[0]_i_14_n_6 ;
  wire \output_rows_count_reg_427_reg[0]_i_19_n_3 ;
  wire \output_rows_count_reg_427_reg[0]_i_19_n_4 ;
  wire \output_rows_count_reg_427_reg[0]_i_19_n_5 ;
  wire \output_rows_count_reg_427_reg[0]_i_19_n_6 ;
  wire \output_rows_count_reg_427_reg[0]_i_2_n_10 ;
  wire \output_rows_count_reg_427_reg[0]_i_2_n_3 ;
  wire \output_rows_count_reg_427_reg[0]_i_2_n_4 ;
  wire \output_rows_count_reg_427_reg[0]_i_2_n_5 ;
  wire \output_rows_count_reg_427_reg[0]_i_2_n_6 ;
  wire \output_rows_count_reg_427_reg[0]_i_2_n_7 ;
  wire \output_rows_count_reg_427_reg[0]_i_2_n_8 ;
  wire \output_rows_count_reg_427_reg[0]_i_2_n_9 ;
  wire \output_rows_count_reg_427_reg[0]_i_3_n_5 ;
  wire \output_rows_count_reg_427_reg[0]_i_3_n_6 ;
  wire \output_rows_count_reg_427_reg[0]_i_4_n_5 ;
  wire \output_rows_count_reg_427_reg[0]_i_4_n_6 ;
  wire \output_rows_count_reg_427_reg[0]_i_6_n_3 ;
  wire \output_rows_count_reg_427_reg[0]_i_6_n_4 ;
  wire \output_rows_count_reg_427_reg[0]_i_6_n_5 ;
  wire \output_rows_count_reg_427_reg[0]_i_6_n_6 ;
  wire \output_rows_count_reg_427_reg[12]_i_1_n_10 ;
  wire \output_rows_count_reg_427_reg[12]_i_1_n_3 ;
  wire \output_rows_count_reg_427_reg[12]_i_1_n_4 ;
  wire \output_rows_count_reg_427_reg[12]_i_1_n_5 ;
  wire \output_rows_count_reg_427_reg[12]_i_1_n_6 ;
  wire \output_rows_count_reg_427_reg[12]_i_1_n_7 ;
  wire \output_rows_count_reg_427_reg[12]_i_1_n_8 ;
  wire \output_rows_count_reg_427_reg[12]_i_1_n_9 ;
  wire \output_rows_count_reg_427_reg[16]_i_1_n_10 ;
  wire \output_rows_count_reg_427_reg[16]_i_1_n_3 ;
  wire \output_rows_count_reg_427_reg[16]_i_1_n_4 ;
  wire \output_rows_count_reg_427_reg[16]_i_1_n_5 ;
  wire \output_rows_count_reg_427_reg[16]_i_1_n_6 ;
  wire \output_rows_count_reg_427_reg[16]_i_1_n_7 ;
  wire \output_rows_count_reg_427_reg[16]_i_1_n_8 ;
  wire \output_rows_count_reg_427_reg[16]_i_1_n_9 ;
  wire \output_rows_count_reg_427_reg[20]_i_1_n_10 ;
  wire \output_rows_count_reg_427_reg[20]_i_1_n_3 ;
  wire \output_rows_count_reg_427_reg[20]_i_1_n_4 ;
  wire \output_rows_count_reg_427_reg[20]_i_1_n_5 ;
  wire \output_rows_count_reg_427_reg[20]_i_1_n_6 ;
  wire \output_rows_count_reg_427_reg[20]_i_1_n_7 ;
  wire \output_rows_count_reg_427_reg[20]_i_1_n_8 ;
  wire \output_rows_count_reg_427_reg[20]_i_1_n_9 ;
  wire \output_rows_count_reg_427_reg[24]_i_1_n_10 ;
  wire \output_rows_count_reg_427_reg[24]_i_1_n_3 ;
  wire \output_rows_count_reg_427_reg[24]_i_1_n_4 ;
  wire \output_rows_count_reg_427_reg[24]_i_1_n_5 ;
  wire \output_rows_count_reg_427_reg[24]_i_1_n_6 ;
  wire \output_rows_count_reg_427_reg[24]_i_1_n_7 ;
  wire \output_rows_count_reg_427_reg[24]_i_1_n_8 ;
  wire \output_rows_count_reg_427_reg[24]_i_1_n_9 ;
  wire \output_rows_count_reg_427_reg[28]_i_1_n_10 ;
  wire \output_rows_count_reg_427_reg[28]_i_1_n_4 ;
  wire \output_rows_count_reg_427_reg[28]_i_1_n_5 ;
  wire \output_rows_count_reg_427_reg[28]_i_1_n_6 ;
  wire \output_rows_count_reg_427_reg[28]_i_1_n_7 ;
  wire \output_rows_count_reg_427_reg[28]_i_1_n_8 ;
  wire \output_rows_count_reg_427_reg[28]_i_1_n_9 ;
  wire \output_rows_count_reg_427_reg[4]_i_1_n_10 ;
  wire \output_rows_count_reg_427_reg[4]_i_1_n_3 ;
  wire \output_rows_count_reg_427_reg[4]_i_1_n_4 ;
  wire \output_rows_count_reg_427_reg[4]_i_1_n_5 ;
  wire \output_rows_count_reg_427_reg[4]_i_1_n_6 ;
  wire \output_rows_count_reg_427_reg[4]_i_1_n_7 ;
  wire \output_rows_count_reg_427_reg[4]_i_1_n_8 ;
  wire \output_rows_count_reg_427_reg[4]_i_1_n_9 ;
  wire \output_rows_count_reg_427_reg[8]_i_1_n_10 ;
  wire \output_rows_count_reg_427_reg[8]_i_1_n_3 ;
  wire \output_rows_count_reg_427_reg[8]_i_1_n_4 ;
  wire \output_rows_count_reg_427_reg[8]_i_1_n_5 ;
  wire \output_rows_count_reg_427_reg[8]_i_1_n_6 ;
  wire \output_rows_count_reg_427_reg[8]_i_1_n_7 ;
  wire \output_rows_count_reg_427_reg[8]_i_1_n_8 ;
  wire \output_rows_count_reg_427_reg[8]_i_1_n_9 ;
  wire [7:0]p_0_in;
  wire p_1_in;
  wire [31:0]p_1_in__0;
  wire p_69_in;
  wire p_76_in;
  wire p_Result_s_reg_1917;
  wire \p_Result_s_reg_1917[0]_i_1_n_3 ;
  wire [7:0]p_Val2_s_reg_2082;
  wire p_Val2_s_reg_20820;
  wire \p_Val2_s_reg_2082_pp1_iter14_reg_reg[0]_srl3_n_3 ;
  wire \p_Val2_s_reg_2082_pp1_iter14_reg_reg[1]_srl3_n_3 ;
  wire \p_Val2_s_reg_2082_pp1_iter14_reg_reg[2]_srl3_n_3 ;
  wire \p_Val2_s_reg_2082_pp1_iter14_reg_reg[3]_srl3_n_3 ;
  wire \p_Val2_s_reg_2082_pp1_iter14_reg_reg[4]_srl3_n_3 ;
  wire \p_Val2_s_reg_2082_pp1_iter14_reg_reg[5]_srl3_n_3 ;
  wire \p_Val2_s_reg_2082_pp1_iter14_reg_reg[6]_srl3_n_3 ;
  wire \p_Val2_s_reg_2082_pp1_iter14_reg_reg[7]_srl3_n_3 ;
  wire [7:0]p_Val2_s_reg_2082_pp1_iter15_reg;
  wire ram0_reg_i_30_n_3;
  wire [7:0]\read_pixel_fu_162_reg[7]_0 ;
  wire [7:0]\read_pixel_fu_162_reg[7]_1 ;
  wire [31:1]read_rows_count_1_fu_1590_p2;
  wire [31:0]read_rows_count_reg_439;
  wire \read_rows_count_reg_439[31]_i_10_n_3 ;
  wire \read_rows_count_reg_439[31]_i_11_n_3 ;
  wire \read_rows_count_reg_439[31]_i_12_n_3 ;
  wire \read_rows_count_reg_439[31]_i_13_n_3 ;
  wire \read_rows_count_reg_439[31]_i_15_n_3 ;
  wire \read_rows_count_reg_439[31]_i_16_n_3 ;
  wire \read_rows_count_reg_439[31]_i_17_n_3 ;
  wire \read_rows_count_reg_439[31]_i_18_n_3 ;
  wire \read_rows_count_reg_439[31]_i_19_n_3 ;
  wire \read_rows_count_reg_439[31]_i_1_n_3 ;
  wire \read_rows_count_reg_439[31]_i_20_n_3 ;
  wire \read_rows_count_reg_439[31]_i_21_n_3 ;
  wire \read_rows_count_reg_439[31]_i_22_n_3 ;
  wire \read_rows_count_reg_439[31]_i_24_n_3 ;
  wire \read_rows_count_reg_439[31]_i_25_n_3 ;
  wire \read_rows_count_reg_439[31]_i_26_n_3 ;
  wire \read_rows_count_reg_439[31]_i_27_n_3 ;
  wire \read_rows_count_reg_439[31]_i_28_n_3 ;
  wire \read_rows_count_reg_439[31]_i_29_n_3 ;
  wire \read_rows_count_reg_439[31]_i_30_n_3 ;
  wire \read_rows_count_reg_439[31]_i_31_n_3 ;
  wire \read_rows_count_reg_439[31]_i_32_n_3 ;
  wire \read_rows_count_reg_439[31]_i_33_n_3 ;
  wire \read_rows_count_reg_439[31]_i_34_n_3 ;
  wire \read_rows_count_reg_439[31]_i_35_n_3 ;
  wire \read_rows_count_reg_439[31]_i_36_n_3 ;
  wire \read_rows_count_reg_439[31]_i_37_n_3 ;
  wire \read_rows_count_reg_439[31]_i_38_n_3 ;
  wire \read_rows_count_reg_439[31]_i_39_n_3 ;
  wire \read_rows_count_reg_439[31]_i_6_n_3 ;
  wire \read_rows_count_reg_439[31]_i_7_n_3 ;
  wire \read_rows_count_reg_439[31]_i_8_n_3 ;
  wire \read_rows_count_reg_439[31]_i_9_n_3 ;
  wire \read_rows_count_reg_439_reg[12]_i_2_n_3 ;
  wire \read_rows_count_reg_439_reg[12]_i_2_n_4 ;
  wire \read_rows_count_reg_439_reg[12]_i_2_n_5 ;
  wire \read_rows_count_reg_439_reg[12]_i_2_n_6 ;
  wire \read_rows_count_reg_439_reg[16]_i_2_n_3 ;
  wire \read_rows_count_reg_439_reg[16]_i_2_n_4 ;
  wire \read_rows_count_reg_439_reg[16]_i_2_n_5 ;
  wire \read_rows_count_reg_439_reg[16]_i_2_n_6 ;
  wire \read_rows_count_reg_439_reg[20]_i_2_n_3 ;
  wire \read_rows_count_reg_439_reg[20]_i_2_n_4 ;
  wire \read_rows_count_reg_439_reg[20]_i_2_n_5 ;
  wire \read_rows_count_reg_439_reg[20]_i_2_n_6 ;
  wire \read_rows_count_reg_439_reg[24]_i_2_n_3 ;
  wire \read_rows_count_reg_439_reg[24]_i_2_n_4 ;
  wire \read_rows_count_reg_439_reg[24]_i_2_n_5 ;
  wire \read_rows_count_reg_439_reg[24]_i_2_n_6 ;
  wire \read_rows_count_reg_439_reg[28]_i_2_n_3 ;
  wire \read_rows_count_reg_439_reg[28]_i_2_n_4 ;
  wire \read_rows_count_reg_439_reg[28]_i_2_n_5 ;
  wire \read_rows_count_reg_439_reg[28]_i_2_n_6 ;
  wire \read_rows_count_reg_439_reg[31]_i_14_n_3 ;
  wire \read_rows_count_reg_439_reg[31]_i_14_n_4 ;
  wire \read_rows_count_reg_439_reg[31]_i_14_n_5 ;
  wire \read_rows_count_reg_439_reg[31]_i_14_n_6 ;
  wire \read_rows_count_reg_439_reg[31]_i_23_n_3 ;
  wire \read_rows_count_reg_439_reg[31]_i_23_n_4 ;
  wire \read_rows_count_reg_439_reg[31]_i_23_n_5 ;
  wire \read_rows_count_reg_439_reg[31]_i_23_n_6 ;
  wire \read_rows_count_reg_439_reg[31]_i_3_n_4 ;
  wire \read_rows_count_reg_439_reg[31]_i_3_n_5 ;
  wire \read_rows_count_reg_439_reg[31]_i_3_n_6 ;
  wire \read_rows_count_reg_439_reg[31]_i_4_n_5 ;
  wire \read_rows_count_reg_439_reg[31]_i_4_n_6 ;
  wire \read_rows_count_reg_439_reg[31]_i_5_n_3 ;
  wire \read_rows_count_reg_439_reg[31]_i_5_n_4 ;
  wire \read_rows_count_reg_439_reg[31]_i_5_n_5 ;
  wire \read_rows_count_reg_439_reg[31]_i_5_n_6 ;
  wire \read_rows_count_reg_439_reg[4]_i_2_n_3 ;
  wire \read_rows_count_reg_439_reg[4]_i_2_n_4 ;
  wire \read_rows_count_reg_439_reg[4]_i_2_n_5 ;
  wire \read_rows_count_reg_439_reg[4]_i_2_n_6 ;
  wire \read_rows_count_reg_439_reg[8]_i_2_n_3 ;
  wire \read_rows_count_reg_439_reg[8]_i_2_n_4 ;
  wire \read_rows_count_reg_439_reg[8]_i_2_n_5 ;
  wire \read_rows_count_reg_439_reg[8]_i_2_n_6 ;
  wire [41:0]reg_606;
  wire reg_6060;
  wire resize_1_0_128_128_32_32_1_2_U0_ap_start;
  wire resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  wire [9:0]ret_9_fu_1381_p2;
  wire [9:0]ret_9_reg_2087;
  wire \ret_9_reg_2087[3]_i_10_n_3 ;
  wire \ret_9_reg_2087[3]_i_2_n_3 ;
  wire \ret_9_reg_2087[3]_i_3_n_3 ;
  wire \ret_9_reg_2087[3]_i_4_n_3 ;
  wire \ret_9_reg_2087[3]_i_5_n_3 ;
  wire \ret_9_reg_2087[3]_i_6_n_3 ;
  wire \ret_9_reg_2087[3]_i_7_n_3 ;
  wire \ret_9_reg_2087[3]_i_8_n_3 ;
  wire \ret_9_reg_2087[3]_i_9_n_3 ;
  wire \ret_9_reg_2087[7]_i_10_n_3 ;
  wire \ret_9_reg_2087[7]_i_11_n_3 ;
  wire \ret_9_reg_2087[7]_i_12_n_3 ;
  wire \ret_9_reg_2087[7]_i_13_n_3 ;
  wire \ret_9_reg_2087[7]_i_14_n_3 ;
  wire \ret_9_reg_2087[7]_i_15_n_3 ;
  wire \ret_9_reg_2087[7]_i_16_n_3 ;
  wire \ret_9_reg_2087[7]_i_17_n_3 ;
  wire \ret_9_reg_2087[7]_i_2_n_3 ;
  wire \ret_9_reg_2087[7]_i_3_n_3 ;
  wire \ret_9_reg_2087[7]_i_4_n_3 ;
  wire \ret_9_reg_2087[7]_i_5_n_3 ;
  wire \ret_9_reg_2087[7]_i_6_n_3 ;
  wire \ret_9_reg_2087[7]_i_7_n_3 ;
  wire \ret_9_reg_2087[7]_i_8_n_3 ;
  wire \ret_9_reg_2087[7]_i_9_n_3 ;
  wire \ret_9_reg_2087[9]_i_2_n_3 ;
  wire \ret_9_reg_2087[9]_i_3_n_3 ;
  wire \ret_9_reg_2087[9]_i_4_n_3 ;
  wire \ret_9_reg_2087_reg[3]_i_1_n_3 ;
  wire \ret_9_reg_2087_reg[3]_i_1_n_4 ;
  wire \ret_9_reg_2087_reg[3]_i_1_n_5 ;
  wire \ret_9_reg_2087_reg[3]_i_1_n_6 ;
  wire \ret_9_reg_2087_reg[7]_i_1_n_3 ;
  wire \ret_9_reg_2087_reg[7]_i_1_n_4 ;
  wire \ret_9_reg_2087_reg[7]_i_1_n_5 ;
  wire \ret_9_reg_2087_reg[7]_i_1_n_6 ;
  wire \ret_9_reg_2087_reg[9]_i_1_n_6 ;
  wire [16:0]ret_V_15_fu_1020_p3;
  wire [16:0]ret_V_15_reg_1927;
  wire \ret_V_15_reg_1927[11]_i_3_n_3 ;
  wire \ret_V_15_reg_1927[11]_i_4_n_3 ;
  wire \ret_V_15_reg_1927[11]_i_5_n_3 ;
  wire \ret_V_15_reg_1927[11]_i_6_n_3 ;
  wire \ret_V_15_reg_1927[15]_i_3_n_3 ;
  wire \ret_V_15_reg_1927[15]_i_4_n_3 ;
  wire \ret_V_15_reg_1927[15]_i_5_n_3 ;
  wire \ret_V_15_reg_1927[15]_i_6_n_3 ;
  wire \ret_V_15_reg_1927[16]_i_3_n_3 ;
  wire \ret_V_15_reg_1927[16]_i_4_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_11_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_12_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_13_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_14_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_16_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_17_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_18_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_19_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_21_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_22_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_23_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_24_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_26_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_27_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_28_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_29_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_30_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_31_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_32_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_33_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_3_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_5_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_6_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_7_n_3 ;
  wire \ret_V_15_reg_1927[3]_i_8_n_3 ;
  wire \ret_V_15_reg_1927[7]_i_3_n_3 ;
  wire \ret_V_15_reg_1927[7]_i_4_n_3 ;
  wire \ret_V_15_reg_1927[7]_i_5_n_3 ;
  wire \ret_V_15_reg_1927[7]_i_6_n_3 ;
  wire \ret_V_15_reg_1927_reg[11]_i_1_n_3 ;
  wire \ret_V_15_reg_1927_reg[11]_i_1_n_4 ;
  wire \ret_V_15_reg_1927_reg[11]_i_1_n_5 ;
  wire \ret_V_15_reg_1927_reg[11]_i_1_n_6 ;
  wire \ret_V_15_reg_1927_reg[11]_i_2_n_3 ;
  wire \ret_V_15_reg_1927_reg[11]_i_2_n_4 ;
  wire \ret_V_15_reg_1927_reg[11]_i_2_n_5 ;
  wire \ret_V_15_reg_1927_reg[11]_i_2_n_6 ;
  wire \ret_V_15_reg_1927_reg[15]_i_1_n_3 ;
  wire \ret_V_15_reg_1927_reg[15]_i_1_n_4 ;
  wire \ret_V_15_reg_1927_reg[15]_i_1_n_5 ;
  wire \ret_V_15_reg_1927_reg[15]_i_1_n_6 ;
  wire \ret_V_15_reg_1927_reg[15]_i_2_n_3 ;
  wire \ret_V_15_reg_1927_reg[15]_i_2_n_4 ;
  wire \ret_V_15_reg_1927_reg[15]_i_2_n_5 ;
  wire \ret_V_15_reg_1927_reg[15]_i_2_n_6 ;
  wire \ret_V_15_reg_1927_reg[16]_i_2_n_3 ;
  wire \ret_V_15_reg_1927_reg[16]_i_2_n_4 ;
  wire \ret_V_15_reg_1927_reg[16]_i_2_n_5 ;
  wire \ret_V_15_reg_1927_reg[16]_i_2_n_6 ;
  wire \ret_V_15_reg_1927_reg[3]_i_10_n_3 ;
  wire \ret_V_15_reg_1927_reg[3]_i_10_n_4 ;
  wire \ret_V_15_reg_1927_reg[3]_i_10_n_5 ;
  wire \ret_V_15_reg_1927_reg[3]_i_10_n_6 ;
  wire \ret_V_15_reg_1927_reg[3]_i_15_n_3 ;
  wire \ret_V_15_reg_1927_reg[3]_i_15_n_4 ;
  wire \ret_V_15_reg_1927_reg[3]_i_15_n_5 ;
  wire \ret_V_15_reg_1927_reg[3]_i_15_n_6 ;
  wire \ret_V_15_reg_1927_reg[3]_i_1_n_3 ;
  wire \ret_V_15_reg_1927_reg[3]_i_1_n_4 ;
  wire \ret_V_15_reg_1927_reg[3]_i_1_n_5 ;
  wire \ret_V_15_reg_1927_reg[3]_i_1_n_6 ;
  wire \ret_V_15_reg_1927_reg[3]_i_20_n_3 ;
  wire \ret_V_15_reg_1927_reg[3]_i_20_n_4 ;
  wire \ret_V_15_reg_1927_reg[3]_i_20_n_5 ;
  wire \ret_V_15_reg_1927_reg[3]_i_20_n_6 ;
  wire \ret_V_15_reg_1927_reg[3]_i_25_n_3 ;
  wire \ret_V_15_reg_1927_reg[3]_i_25_n_4 ;
  wire \ret_V_15_reg_1927_reg[3]_i_25_n_5 ;
  wire \ret_V_15_reg_1927_reg[3]_i_25_n_6 ;
  wire \ret_V_15_reg_1927_reg[3]_i_2_n_3 ;
  wire \ret_V_15_reg_1927_reg[3]_i_2_n_4 ;
  wire \ret_V_15_reg_1927_reg[3]_i_2_n_5 ;
  wire \ret_V_15_reg_1927_reg[3]_i_2_n_6 ;
  wire \ret_V_15_reg_1927_reg[3]_i_4_n_3 ;
  wire \ret_V_15_reg_1927_reg[3]_i_4_n_4 ;
  wire \ret_V_15_reg_1927_reg[3]_i_4_n_5 ;
  wire \ret_V_15_reg_1927_reg[3]_i_4_n_6 ;
  wire \ret_V_15_reg_1927_reg[3]_i_9_n_5 ;
  wire \ret_V_15_reg_1927_reg[3]_i_9_n_6 ;
  wire \ret_V_15_reg_1927_reg[7]_i_1_n_3 ;
  wire \ret_V_15_reg_1927_reg[7]_i_1_n_4 ;
  wire \ret_V_15_reg_1927_reg[7]_i_1_n_5 ;
  wire \ret_V_15_reg_1927_reg[7]_i_1_n_6 ;
  wire \ret_V_15_reg_1927_reg[7]_i_2_n_3 ;
  wire \ret_V_15_reg_1927_reg[7]_i_2_n_4 ;
  wire \ret_V_15_reg_1927_reg[7]_i_2_n_5 ;
  wire \ret_V_15_reg_1927_reg[7]_i_2_n_6 ;
  wire [16:0]ret_V_16_reg_1961;
  wire \ret_V_16_reg_1961[3]_i_2_n_3 ;
  wire \ret_V_16_reg_1961[3]_i_3_n_3 ;
  wire \ret_V_16_reg_1961[3]_i_4_n_3 ;
  wire \ret_V_16_reg_1961[3]_i_5_n_3 ;
  wire \ret_V_16_reg_1961[3]_i_6_n_3 ;
  wire \ret_V_16_reg_1961[3]_i_7_n_3 ;
  wire \ret_V_16_reg_1961[3]_i_8_n_3 ;
  wire \ret_V_16_reg_1961[3]_i_9_n_3 ;
  wire [16:0]ret_V_16_reg_1961_pp1_iter16_reg;
  wire \ret_V_16_reg_1961_reg[11]_i_1_n_10 ;
  wire \ret_V_16_reg_1961_reg[11]_i_1_n_3 ;
  wire \ret_V_16_reg_1961_reg[11]_i_1_n_4 ;
  wire \ret_V_16_reg_1961_reg[11]_i_1_n_5 ;
  wire \ret_V_16_reg_1961_reg[11]_i_1_n_6 ;
  wire \ret_V_16_reg_1961_reg[11]_i_1_n_7 ;
  wire \ret_V_16_reg_1961_reg[11]_i_1_n_8 ;
  wire \ret_V_16_reg_1961_reg[11]_i_1_n_9 ;
  wire \ret_V_16_reg_1961_reg[15]_i_1_n_10 ;
  wire \ret_V_16_reg_1961_reg[15]_i_1_n_3 ;
  wire \ret_V_16_reg_1961_reg[15]_i_1_n_4 ;
  wire \ret_V_16_reg_1961_reg[15]_i_1_n_5 ;
  wire \ret_V_16_reg_1961_reg[15]_i_1_n_6 ;
  wire \ret_V_16_reg_1961_reg[15]_i_1_n_7 ;
  wire \ret_V_16_reg_1961_reg[15]_i_1_n_8 ;
  wire \ret_V_16_reg_1961_reg[15]_i_1_n_9 ;
  wire \ret_V_16_reg_1961_reg[16]_i_1_n_10 ;
  wire \ret_V_16_reg_1961_reg[3]_i_1_n_10 ;
  wire \ret_V_16_reg_1961_reg[3]_i_1_n_3 ;
  wire \ret_V_16_reg_1961_reg[3]_i_1_n_4 ;
  wire \ret_V_16_reg_1961_reg[3]_i_1_n_5 ;
  wire \ret_V_16_reg_1961_reg[3]_i_1_n_6 ;
  wire \ret_V_16_reg_1961_reg[3]_i_1_n_7 ;
  wire \ret_V_16_reg_1961_reg[3]_i_1_n_8 ;
  wire \ret_V_16_reg_1961_reg[3]_i_1_n_9 ;
  wire \ret_V_16_reg_1961_reg[7]_i_1_n_10 ;
  wire \ret_V_16_reg_1961_reg[7]_i_1_n_3 ;
  wire \ret_V_16_reg_1961_reg[7]_i_1_n_4 ;
  wire \ret_V_16_reg_1961_reg[7]_i_1_n_5 ;
  wire \ret_V_16_reg_1961_reg[7]_i_1_n_6 ;
  wire \ret_V_16_reg_1961_reg[7]_i_1_n_7 ;
  wire \ret_V_16_reg_1961_reg[7]_i_1_n_8 ;
  wire \ret_V_16_reg_1961_reg[7]_i_1_n_9 ;
  wire [6:0]ret_V_17_reg_1990;
  wire \ret_V_17_reg_1990[0]_i_2_n_3 ;
  wire \ret_V_17_reg_1990[1]_i_1_n_3 ;
  wire \ret_V_17_reg_1990[2]_i_1_n_3 ;
  wire \ret_V_17_reg_1990[3]_i_1_n_3 ;
  wire \ret_V_17_reg_1990[4]_i_1_n_3 ;
  wire \ret_V_17_reg_1990[5]_i_1_n_3 ;
  wire \ret_V_17_reg_1990[6]_i_1_n_3 ;
  wire [16:0]ret_V_cast_fu_955_p4;
  wire [37:0]rhs_cast_reg_1820;
  wire [37:0]rhs_reg_1791;
  wire [47:0]scalex_V_reg_1771;
  wire [0:0]select_ln332_1_reg_1722;
  wire \select_ln332_1_reg_1722[0]_i_1_n_3 ;
  wire \select_ln332_1_reg_1722[0]_i_2_n_3 ;
  wire [31:7]select_ln332_fu_682_p3;
  wire [6:0]select_ln332_fu_682_p3__0;
  wire [6:0]select_ln332_reg_1717;
  wire select_ln332_reg_17170;
  wire \select_ln332_reg_1717[6]_i_1_n_3 ;
  wire [32:0]sext_ln293_reg_1796;
  wire [32:0]sext_ln382_reg_1845;
  wire [31:0]\sext_ln382_reg_1845_reg[32]_0 ;
  wire \shl_i_i_i216_i_reg_1840[22]_i_1_n_3 ;
  wire [1:0]shl_i_i_i216_i_reg_1840_reg;
  wire [53:24]shl_i_i_i_i233_i_reg_1825;
  wire \shl_i_i_i_i233_i_reg_1825[24]_i_2_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[24]_i_3_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[24]_i_4_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[24]_i_5_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[27]_i_2_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[27]_i_3_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[27]_i_4_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[27]_i_5_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[31]_i_2_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[31]_i_3_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[31]_i_4_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[31]_i_5_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[35]_i_2_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[35]_i_3_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[35]_i_4_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[35]_i_5_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[42]_i_2_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[42]_i_3_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[42]_i_4_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[42]_i_5_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[46]_i_2_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[46]_i_3_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[46]_i_4_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[46]_i_5_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[50]_i_2_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[50]_i_3_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[50]_i_4_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[50]_i_5_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[53]_i_2_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[53]_i_3_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825[53]_i_4_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_10 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_4 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_5 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_6 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_7 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_8 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_9 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_10 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_4 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_5 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_6 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_7 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_8 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_9 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_10 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_4 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_5 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_6 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_7 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_8 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_9 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_10 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_4 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_5 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_6 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_7 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_8 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_9 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_10 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_4 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_5 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_6 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_7 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_8 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_9 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_10 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_4 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_5 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_6 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_7 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_8 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_9 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_10 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_3 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_4 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_5 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_6 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_7 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_8 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_9 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_10 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_5 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_6 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_8 ;
  wire \shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_9 ;
  wire \shl_i_i_i_i_i_reg_1830[24]_i_2_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[24]_i_3_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[24]_i_4_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[24]_i_5_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[27]_i_2_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[27]_i_3_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[27]_i_4_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[27]_i_5_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[31]_i_2_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[31]_i_3_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[31]_i_4_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[31]_i_5_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[35]_i_2_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[35]_i_3_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[35]_i_4_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[35]_i_5_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[39]_i_2_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[39]_i_3_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[39]_i_4_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[39]_i_5_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[43]_i_2_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[43]_i_3_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[43]_i_4_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[43]_i_5_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[47]_i_2_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[47]_i_3_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[47]_i_4_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[47]_i_5_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[51]_i_2_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[51]_i_3_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830[51]_i_4_n_3 ;
  wire [31:2]shl_i_i_i_i_i_reg_1830_reg;
  wire \shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_10 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_4 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_5 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_6 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_7 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_8 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_9 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_10 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_4 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_5 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_6 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_7 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_8 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_9 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_10 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_4 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_5 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_6 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_7 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_8 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_9 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_10 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_4 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_5 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_6 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_7 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_8 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_9 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_10 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_4 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_5 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_6 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_7 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_8 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_9 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_10 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_4 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_5 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_6 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_7 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_8 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_9 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_10 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_3 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_4 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_5 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_6 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_7 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_8 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_9 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_10 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_5 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_6 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_8 ;
  wire \shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_9 ;
  wire slt_fu_901_p2;
  wire \slt_reg_1869[0]_i_10_n_3 ;
  wire \slt_reg_1869[0]_i_11_n_3 ;
  wire \slt_reg_1869[0]_i_13_n_3 ;
  wire \slt_reg_1869[0]_i_14_n_3 ;
  wire \slt_reg_1869[0]_i_15_n_3 ;
  wire \slt_reg_1869[0]_i_16_n_3 ;
  wire \slt_reg_1869[0]_i_17_n_3 ;
  wire \slt_reg_1869[0]_i_18_n_3 ;
  wire \slt_reg_1869[0]_i_19_n_3 ;
  wire \slt_reg_1869[0]_i_1_n_3 ;
  wire \slt_reg_1869[0]_i_20_n_3 ;
  wire \slt_reg_1869[0]_i_22_n_3 ;
  wire \slt_reg_1869[0]_i_23_n_3 ;
  wire \slt_reg_1869[0]_i_24_n_3 ;
  wire \slt_reg_1869[0]_i_25_n_3 ;
  wire \slt_reg_1869[0]_i_26_n_3 ;
  wire \slt_reg_1869[0]_i_27_n_3 ;
  wire \slt_reg_1869[0]_i_28_n_3 ;
  wire \slt_reg_1869[0]_i_29_n_3 ;
  wire \slt_reg_1869[0]_i_30_n_3 ;
  wire \slt_reg_1869[0]_i_31_n_3 ;
  wire \slt_reg_1869[0]_i_32_n_3 ;
  wire \slt_reg_1869[0]_i_33_n_3 ;
  wire \slt_reg_1869[0]_i_34_n_3 ;
  wire \slt_reg_1869[0]_i_35_n_3 ;
  wire \slt_reg_1869[0]_i_36_n_3 ;
  wire \slt_reg_1869[0]_i_37_n_3 ;
  wire \slt_reg_1869[0]_i_4_n_3 ;
  wire \slt_reg_1869[0]_i_5_n_3 ;
  wire \slt_reg_1869[0]_i_6_n_3 ;
  wire \slt_reg_1869[0]_i_7_n_3 ;
  wire \slt_reg_1869[0]_i_8_n_3 ;
  wire \slt_reg_1869[0]_i_9_n_3 ;
  wire \slt_reg_1869_reg[0]_i_12_n_3 ;
  wire \slt_reg_1869_reg[0]_i_12_n_4 ;
  wire \slt_reg_1869_reg[0]_i_12_n_5 ;
  wire \slt_reg_1869_reg[0]_i_12_n_6 ;
  wire \slt_reg_1869_reg[0]_i_21_n_3 ;
  wire \slt_reg_1869_reg[0]_i_21_n_4 ;
  wire \slt_reg_1869_reg[0]_i_21_n_5 ;
  wire \slt_reg_1869_reg[0]_i_21_n_6 ;
  wire \slt_reg_1869_reg[0]_i_2_n_4 ;
  wire \slt_reg_1869_reg[0]_i_2_n_5 ;
  wire \slt_reg_1869_reg[0]_i_2_n_6 ;
  wire \slt_reg_1869_reg[0]_i_3_n_3 ;
  wire \slt_reg_1869_reg[0]_i_3_n_4 ;
  wire \slt_reg_1869_reg[0]_i_3_n_5 ;
  wire \slt_reg_1869_reg[0]_i_3_n_6 ;
  wire \slt_reg_1869_reg_n_3_[0] ;
  wire [31:0]smax_cast_fu_881_p1;
  wire [31:0]smax_cast_reg_1850;
  wire \smax_cast_reg_1850[31]_i_10_n_3 ;
  wire \smax_cast_reg_1850[31]_i_11_n_3 ;
  wire \smax_cast_reg_1850[31]_i_13_n_3 ;
  wire \smax_cast_reg_1850[31]_i_14_n_3 ;
  wire \smax_cast_reg_1850[31]_i_15_n_3 ;
  wire \smax_cast_reg_1850[31]_i_16_n_3 ;
  wire \smax_cast_reg_1850[31]_i_17_n_3 ;
  wire \smax_cast_reg_1850[31]_i_18_n_3 ;
  wire \smax_cast_reg_1850[31]_i_19_n_3 ;
  wire \smax_cast_reg_1850[31]_i_20_n_3 ;
  wire \smax_cast_reg_1850[31]_i_22_n_3 ;
  wire \smax_cast_reg_1850[31]_i_23_n_3 ;
  wire \smax_cast_reg_1850[31]_i_24_n_3 ;
  wire \smax_cast_reg_1850[31]_i_25_n_3 ;
  wire \smax_cast_reg_1850[31]_i_26_n_3 ;
  wire \smax_cast_reg_1850[31]_i_27_n_3 ;
  wire \smax_cast_reg_1850[31]_i_28_n_3 ;
  wire \smax_cast_reg_1850[31]_i_29_n_3 ;
  wire \smax_cast_reg_1850[31]_i_30_n_3 ;
  wire \smax_cast_reg_1850[31]_i_31_n_3 ;
  wire \smax_cast_reg_1850[31]_i_32_n_3 ;
  wire \smax_cast_reg_1850[31]_i_33_n_3 ;
  wire \smax_cast_reg_1850[31]_i_34_n_3 ;
  wire \smax_cast_reg_1850[31]_i_35_n_3 ;
  wire \smax_cast_reg_1850[31]_i_36_n_3 ;
  wire \smax_cast_reg_1850[31]_i_37_n_3 ;
  wire \smax_cast_reg_1850[31]_i_4_n_3 ;
  wire \smax_cast_reg_1850[31]_i_5_n_3 ;
  wire \smax_cast_reg_1850[31]_i_6_n_3 ;
  wire \smax_cast_reg_1850[31]_i_7_n_3 ;
  wire \smax_cast_reg_1850[31]_i_8_n_3 ;
  wire \smax_cast_reg_1850[31]_i_9_n_3 ;
  wire \smax_cast_reg_1850_reg[31]_i_12_n_3 ;
  wire \smax_cast_reg_1850_reg[31]_i_12_n_4 ;
  wire \smax_cast_reg_1850_reg[31]_i_12_n_5 ;
  wire \smax_cast_reg_1850_reg[31]_i_12_n_6 ;
  wire \smax_cast_reg_1850_reg[31]_i_21_n_3 ;
  wire \smax_cast_reg_1850_reg[31]_i_21_n_4 ;
  wire \smax_cast_reg_1850_reg[31]_i_21_n_5 ;
  wire \smax_cast_reg_1850_reg[31]_i_21_n_6 ;
  wire \smax_cast_reg_1850_reg[31]_i_2_n_3 ;
  wire \smax_cast_reg_1850_reg[31]_i_2_n_4 ;
  wire \smax_cast_reg_1850_reg[31]_i_2_n_5 ;
  wire \smax_cast_reg_1850_reg[31]_i_2_n_6 ;
  wire \smax_cast_reg_1850_reg[31]_i_3_n_3 ;
  wire \smax_cast_reg_1850_reg[31]_i_3_n_4 ;
  wire \smax_cast_reg_1850_reg[31]_i_3_n_5 ;
  wire \smax_cast_reg_1850_reg[31]_i_3_n_6 ;
  wire start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n;
  wire start_once_reg_reg;
  wire [31:0]sub272_fu_804_p2;
  wire [31:0]sub272_reg_1806;
  wire \sub272_reg_1806[12]_i_2_n_3 ;
  wire \sub272_reg_1806[12]_i_3_n_3 ;
  wire \sub272_reg_1806[12]_i_4_n_3 ;
  wire \sub272_reg_1806[12]_i_5_n_3 ;
  wire \sub272_reg_1806[16]_i_2_n_3 ;
  wire \sub272_reg_1806[16]_i_3_n_3 ;
  wire \sub272_reg_1806[16]_i_4_n_3 ;
  wire \sub272_reg_1806[16]_i_5_n_3 ;
  wire \sub272_reg_1806[20]_i_2_n_3 ;
  wire \sub272_reg_1806[20]_i_3_n_3 ;
  wire \sub272_reg_1806[20]_i_4_n_3 ;
  wire \sub272_reg_1806[20]_i_5_n_3 ;
  wire \sub272_reg_1806[24]_i_2_n_3 ;
  wire \sub272_reg_1806[24]_i_3_n_3 ;
  wire \sub272_reg_1806[24]_i_4_n_3 ;
  wire \sub272_reg_1806[24]_i_5_n_3 ;
  wire \sub272_reg_1806[28]_i_2_n_3 ;
  wire \sub272_reg_1806[28]_i_3_n_3 ;
  wire \sub272_reg_1806[28]_i_4_n_3 ;
  wire \sub272_reg_1806[28]_i_5_n_3 ;
  wire \sub272_reg_1806[31]_i_2_n_3 ;
  wire \sub272_reg_1806[31]_i_3_n_3 ;
  wire \sub272_reg_1806[31]_i_4_n_3 ;
  wire \sub272_reg_1806[4]_i_2_n_3 ;
  wire \sub272_reg_1806[4]_i_3_n_3 ;
  wire \sub272_reg_1806[4]_i_4_n_3 ;
  wire \sub272_reg_1806[4]_i_5_n_3 ;
  wire \sub272_reg_1806[8]_i_2_n_3 ;
  wire \sub272_reg_1806[8]_i_3_n_3 ;
  wire \sub272_reg_1806[8]_i_4_n_3 ;
  wire \sub272_reg_1806[8]_i_5_n_3 ;
  wire \sub272_reg_1806_reg[12]_i_1_n_3 ;
  wire \sub272_reg_1806_reg[12]_i_1_n_4 ;
  wire \sub272_reg_1806_reg[12]_i_1_n_5 ;
  wire \sub272_reg_1806_reg[12]_i_1_n_6 ;
  wire \sub272_reg_1806_reg[16]_i_1_n_3 ;
  wire \sub272_reg_1806_reg[16]_i_1_n_4 ;
  wire \sub272_reg_1806_reg[16]_i_1_n_5 ;
  wire \sub272_reg_1806_reg[16]_i_1_n_6 ;
  wire \sub272_reg_1806_reg[20]_i_1_n_3 ;
  wire \sub272_reg_1806_reg[20]_i_1_n_4 ;
  wire \sub272_reg_1806_reg[20]_i_1_n_5 ;
  wire \sub272_reg_1806_reg[20]_i_1_n_6 ;
  wire \sub272_reg_1806_reg[24]_i_1_n_3 ;
  wire \sub272_reg_1806_reg[24]_i_1_n_4 ;
  wire \sub272_reg_1806_reg[24]_i_1_n_5 ;
  wire \sub272_reg_1806_reg[24]_i_1_n_6 ;
  wire \sub272_reg_1806_reg[28]_i_1_n_3 ;
  wire \sub272_reg_1806_reg[28]_i_1_n_4 ;
  wire \sub272_reg_1806_reg[28]_i_1_n_5 ;
  wire \sub272_reg_1806_reg[28]_i_1_n_6 ;
  wire \sub272_reg_1806_reg[31]_i_1_n_5 ;
  wire \sub272_reg_1806_reg[31]_i_1_n_6 ;
  wire \sub272_reg_1806_reg[4]_i_1_n_3 ;
  wire \sub272_reg_1806_reg[4]_i_1_n_4 ;
  wire \sub272_reg_1806_reg[4]_i_1_n_5 ;
  wire \sub272_reg_1806_reg[4]_i_1_n_6 ;
  wire \sub272_reg_1806_reg[8]_i_1_n_3 ;
  wire \sub272_reg_1806_reg[8]_i_1_n_4 ;
  wire \sub272_reg_1806_reg[8]_i_1_n_5 ;
  wire \sub272_reg_1806_reg[8]_i_1_n_6 ;
  wire [21:0]sub_ln851_reg_1855;
  wire \sub_ln851_reg_1855[11]_i_2_n_3 ;
  wire \sub_ln851_reg_1855[11]_i_3_n_3 ;
  wire \sub_ln851_reg_1855[11]_i_4_n_3 ;
  wire \sub_ln851_reg_1855[11]_i_5_n_3 ;
  wire \sub_ln851_reg_1855[15]_i_2_n_3 ;
  wire \sub_ln851_reg_1855[15]_i_3_n_3 ;
  wire \sub_ln851_reg_1855[15]_i_4_n_3 ;
  wire \sub_ln851_reg_1855[15]_i_5_n_3 ;
  wire \sub_ln851_reg_1855[19]_i_2_n_3 ;
  wire \sub_ln851_reg_1855[19]_i_3_n_3 ;
  wire \sub_ln851_reg_1855[19]_i_4_n_3 ;
  wire \sub_ln851_reg_1855[19]_i_5_n_3 ;
  wire \sub_ln851_reg_1855[21]_i_2_n_3 ;
  wire \sub_ln851_reg_1855[21]_i_3_n_3 ;
  wire \sub_ln851_reg_1855[3]_i_2_n_3 ;
  wire \sub_ln851_reg_1855[3]_i_3_n_3 ;
  wire \sub_ln851_reg_1855[3]_i_4_n_3 ;
  wire \sub_ln851_reg_1855[7]_i_2_n_3 ;
  wire \sub_ln851_reg_1855[7]_i_3_n_3 ;
  wire \sub_ln851_reg_1855[7]_i_4_n_3 ;
  wire \sub_ln851_reg_1855[7]_i_5_n_3 ;
  wire \sub_ln851_reg_1855_reg[11]_i_1_n_10 ;
  wire \sub_ln851_reg_1855_reg[11]_i_1_n_3 ;
  wire \sub_ln851_reg_1855_reg[11]_i_1_n_4 ;
  wire \sub_ln851_reg_1855_reg[11]_i_1_n_5 ;
  wire \sub_ln851_reg_1855_reg[11]_i_1_n_6 ;
  wire \sub_ln851_reg_1855_reg[11]_i_1_n_7 ;
  wire \sub_ln851_reg_1855_reg[11]_i_1_n_8 ;
  wire \sub_ln851_reg_1855_reg[11]_i_1_n_9 ;
  wire \sub_ln851_reg_1855_reg[15]_i_1_n_10 ;
  wire \sub_ln851_reg_1855_reg[15]_i_1_n_3 ;
  wire \sub_ln851_reg_1855_reg[15]_i_1_n_4 ;
  wire \sub_ln851_reg_1855_reg[15]_i_1_n_5 ;
  wire \sub_ln851_reg_1855_reg[15]_i_1_n_6 ;
  wire \sub_ln851_reg_1855_reg[15]_i_1_n_7 ;
  wire \sub_ln851_reg_1855_reg[15]_i_1_n_8 ;
  wire \sub_ln851_reg_1855_reg[15]_i_1_n_9 ;
  wire \sub_ln851_reg_1855_reg[19]_i_1_n_10 ;
  wire \sub_ln851_reg_1855_reg[19]_i_1_n_3 ;
  wire \sub_ln851_reg_1855_reg[19]_i_1_n_4 ;
  wire \sub_ln851_reg_1855_reg[19]_i_1_n_5 ;
  wire \sub_ln851_reg_1855_reg[19]_i_1_n_6 ;
  wire \sub_ln851_reg_1855_reg[19]_i_1_n_7 ;
  wire \sub_ln851_reg_1855_reg[19]_i_1_n_8 ;
  wire \sub_ln851_reg_1855_reg[19]_i_1_n_9 ;
  wire \sub_ln851_reg_1855_reg[21]_i_1_n_10 ;
  wire \sub_ln851_reg_1855_reg[21]_i_1_n_6 ;
  wire \sub_ln851_reg_1855_reg[21]_i_1_n_9 ;
  wire \sub_ln851_reg_1855_reg[3]_i_1_n_10 ;
  wire \sub_ln851_reg_1855_reg[3]_i_1_n_3 ;
  wire \sub_ln851_reg_1855_reg[3]_i_1_n_4 ;
  wire \sub_ln851_reg_1855_reg[3]_i_1_n_5 ;
  wire \sub_ln851_reg_1855_reg[3]_i_1_n_6 ;
  wire \sub_ln851_reg_1855_reg[3]_i_1_n_7 ;
  wire \sub_ln851_reg_1855_reg[3]_i_1_n_8 ;
  wire \sub_ln851_reg_1855_reg[3]_i_1_n_9 ;
  wire \sub_ln851_reg_1855_reg[7]_i_1_n_10 ;
  wire \sub_ln851_reg_1855_reg[7]_i_1_n_3 ;
  wire \sub_ln851_reg_1855_reg[7]_i_1_n_4 ;
  wire \sub_ln851_reg_1855_reg[7]_i_1_n_5 ;
  wire \sub_ln851_reg_1855_reg[7]_i_1_n_6 ;
  wire \sub_ln851_reg_1855_reg[7]_i_1_n_7 ;
  wire \sub_ln851_reg_1855_reg[7]_i_1_n_8 ;
  wire \sub_ln851_reg_1855_reg[7]_i_1_n_9 ;
  wire [32:1]tmp_reg_1703;
  wire [15:0]trunc_ln300_reg_1756;
  wire [15:0]trunc_ln301_reg_1766;
  wire trunc_ln332_reg_1727;
  wire \trunc_ln332_reg_1727[0]_i_1_n_3 ;
  wire [23:12]trunc_ln389_reg_1922;
  wire \trunc_ln389_reg_1922[12]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[13]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[14]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[15]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[16]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[17]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[18]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[19]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[20]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[21]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[22]_i_1_n_3 ;
  wire \trunc_ln389_reg_1922[23]_i_1_n_3 ;
  wire [9:0]trunc_ln703_1_reg_1781;
  wire [1:0]trunc_ln728_reg_1966;
  wire trunc_ln728_reg_19660;
  wire \trunc_ln728_reg_1966_pp1_iter8_reg_reg[0]_srl7_n_3 ;
  wire \trunc_ln728_reg_1966_pp1_iter8_reg_reg[1]_srl7_n_3 ;
  wire [1:0]trunc_ln728_reg_1966_pp1_iter9_reg;
  wire [7:0]trunc_ln831_2_reg_2142;
  wire [7:0]\trunc_ln831_2_reg_2142_reg[5]_0 ;
  wire [16:2]trunc_ln_fu_1077_p4;
  wire we02;
  wire \xnew_reg_1761_reg_n_3_[32] ;
  wire \xnew_reg_1761_reg_n_3_[33] ;
  wire \xnew_reg_1761_reg_n_3_[34] ;
  wire \xnew_reg_1761_reg_n_3_[35] ;
  wire \xnew_reg_1761_reg_n_3_[36] ;
  wire \xnew_reg_1761_reg_n_3_[37] ;
  wire \xnew_reg_1761_reg_n_3_[38] ;
  wire \xnew_reg_1761_reg_n_3_[39] ;
  wire \xnew_reg_1761_reg_n_3_[40] ;
  wire \xnew_reg_1761_reg_n_3_[41] ;
  wire \xnew_reg_1761_reg_n_3_[42] ;
  wire \xnew_reg_1761_reg_n_3_[43] ;
  wire \xnew_reg_1761_reg_n_3_[44] ;
  wire \xnew_reg_1761_reg_n_3_[45] ;
  wire \xnew_reg_1761_reg_n_3_[46] ;
  wire \xnew_reg_1761_reg_n_3_[47] ;
  wire \xnew_reg_1761_reg_n_3_[48] ;
  wire \xnew_reg_1761_reg_n_3_[49] ;
  wire \xnew_reg_1761_reg_n_3_[50] ;
  wire \xnew_reg_1761_reg_n_3_[51] ;
  wire \xnew_reg_1761_reg_n_3_[52] ;
  wire \xnew_reg_1761_reg_n_3_[53] ;
  wire \xnew_reg_1761_reg_n_3_[54] ;
  wire \xnew_reg_1761_reg_n_3_[55] ;
  wire \xnew_reg_1761_reg_n_3_[56] ;
  wire \xnew_reg_1761_reg_n_3_[57] ;
  wire \xnew_reg_1761_reg_n_3_[58] ;
  wire \xnew_reg_1761_reg_n_3_[59] ;
  wire \xnew_reg_1761_reg_n_3_[60] ;
  wire \xnew_reg_1761_reg_n_3_[61] ;
  wire \xnew_reg_1761_reg_n_3_[62] ;
  wire \xnew_reg_1761_reg_n_3_[63] ;
  wire xor_ln882_fu_1036_p2;
  wire xor_ln882_reg_1933;
  wire \xor_ln882_reg_1933[0]_i_10_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_11_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_13_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_14_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_15_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_16_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_17_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_18_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_19_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_20_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_22_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_23_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_24_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_25_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_26_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_27_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_28_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_29_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_30_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_31_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_32_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_33_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_34_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_35_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_36_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_37_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_4_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_5_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_6_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_7_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_8_n_3 ;
  wire \xor_ln882_reg_1933[0]_i_9_n_3 ;
  wire \xor_ln882_reg_1933_reg[0]_i_12_n_3 ;
  wire \xor_ln882_reg_1933_reg[0]_i_12_n_4 ;
  wire \xor_ln882_reg_1933_reg[0]_i_12_n_5 ;
  wire \xor_ln882_reg_1933_reg[0]_i_12_n_6 ;
  wire \xor_ln882_reg_1933_reg[0]_i_21_n_3 ;
  wire \xor_ln882_reg_1933_reg[0]_i_21_n_4 ;
  wire \xor_ln882_reg_1933_reg[0]_i_21_n_5 ;
  wire \xor_ln882_reg_1933_reg[0]_i_21_n_6 ;
  wire \xor_ln882_reg_1933_reg[0]_i_2_n_4 ;
  wire \xor_ln882_reg_1933_reg[0]_i_2_n_5 ;
  wire \xor_ln882_reg_1933_reg[0]_i_2_n_6 ;
  wire \xor_ln882_reg_1933_reg[0]_i_3_n_3 ;
  wire \xor_ln882_reg_1933_reg[0]_i_3_n_4 ;
  wire \xor_ln882_reg_1933_reg[0]_i_3_n_5 ;
  wire \xor_ln882_reg_1933_reg[0]_i_3_n_6 ;
  wire [31:0]ynew_reg_1776_reg;
  wire [31:0]\ynew_reg_1776_reg[63]_0 ;
  wire [7:0]zext_ln215_fu_1345_p1;
  wire [16:0]zext_ln870_fu_1515_p1;
  wire [3:3]\NLW_add_ln389_reg_1938_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln406_reg_1947_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln406_reg_1947_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln406_reg_1947_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln406_reg_1947_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln406_reg_1947_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln406_reg_1947_reg[0]_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln406_reg_1947_reg[0]_i_48_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln406_reg_1947_reg[0]_i_57_O_UNCONNECTED ;
  wire [3:3]\NLW_and_ln486_reg_1981_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln486_reg_1981_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln486_reg_1981_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln486_reg_1981_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_and_ln487_reg_1977_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln487_reg_1977_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln487_reg_1977_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln487_reg_1977_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_cmp277_reg_1889_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp277_reg_1889_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp277_reg_1889_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp277_reg_1889_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_cmp7515_reg_1816_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp7515_reg_1816_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp7515_reg_1816_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp7515_reg_1816_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp7515_reg_1816_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp7515_reg_1816_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp7515_reg_1816_reg[0]_i_46_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp7515_reg_1816_reg[0]_i_55_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp7515_reg_1816_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_cmp89_reg_1874_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp89_reg_1874_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp89_reg_1874_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp89_reg_1874_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_first_row_index_5_reg_415_reg[0]_i_21_CO_UNCONNECTED ;
  wire [3:3]\NLW_first_row_index_5_reg_415_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:3]\NLW_first_row_index_5_reg_415_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_2_reg_1860_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_2_reg_1860_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln382_reg_1865_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln382_reg_1865_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln382_reg_1865_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln382_reg_1865_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln389_reg_1943_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp_ln389_reg_1943_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln389_reg_1943_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln389_reg_1943_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln389_reg_1943_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln389_reg_1943_reg[0]_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln389_reg_1943_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln489_reg_1951_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln489_reg_1951_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln489_reg_1951_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln489_reg_1951_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln489_reg_1951_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln489_reg_1951_reg[0]_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln489_reg_1951_reg[0]_i_48_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln489_reg_1951_reg[0]_i_57_O_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_reg_371_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_reg_371_reg[32]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_j_reg_393_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_393_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_393_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_393_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_j_reg_393_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_reg_393_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_loop_row_count_reg_1801_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_loop_row_count_reg_1801_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_loop_row_count_reg_1801_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_loop_row_count_reg_1801_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_not_cmp_i_i176_reg_1996_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_not_cmp_i_i176_reg_1996_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_not_cmp_i_i176_reg_1996_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_not_cmp_i_i176_reg_1996_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_op2_assign_1_reg_1895_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_op2_assign_reg_1881_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op2_assign_reg_1881_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_output_rows_count_reg_427_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_output_rows_count_reg_427_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_output_rows_count_reg_427_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:3]\NLW_output_rows_count_reg_427_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_output_rows_count_reg_427_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_output_rows_count_reg_427_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_output_rows_count_reg_427_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_output_rows_count_reg_427_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_output_rows_count_reg_427_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_read_rows_count_reg_439_reg[31]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_read_rows_count_reg_439_reg[31]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_read_rows_count_reg_439_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_read_rows_count_reg_439_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_read_rows_count_reg_439_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_read_rows_count_reg_439_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_ret_9_reg_2087_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_ret_9_reg_2087_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_ret_V_15_reg_1927_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_ret_V_15_reg_1927_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_ret_V_15_reg_1927_reg[16]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ret_V_15_reg_1927_reg[3]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_ret_V_15_reg_1927_reg[3]_i_15_O_UNCONNECTED ;
  wire [1:0]\NLW_ret_V_15_reg_1927_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ret_V_15_reg_1927_reg[3]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_ret_V_15_reg_1927_reg[3]_i_25_O_UNCONNECTED ;
  wire [3:0]\NLW_ret_V_15_reg_1927_reg[3]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_ret_V_15_reg_1927_reg[3]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_ret_V_15_reg_1927_reg[3]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_ret_V_16_reg_1961_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_ret_V_16_reg_1961_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_shl_i_i_i_i_i_reg_1830_reg[51]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_shl_i_i_i_i_i_reg_1830_reg[51]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_slt_reg_1869_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_slt_reg_1869_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_slt_reg_1869_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_slt_reg_1869_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_smax_cast_reg_1850_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_smax_cast_reg_1850_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_smax_cast_reg_1850_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_smax_cast_reg_1850_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_sub272_reg_1806_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub272_reg_1806_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sub_ln851_reg_1855_reg[21]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln851_reg_1855_reg[21]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln882_reg_1933_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_xor_ln882_reg_1933_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln882_reg_1933_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln882_reg_1933_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln882_reg_1933_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln882_reg_1933_reg[0]_i_3_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h9A)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(trunc_ln831_2_reg_2142[0]),
        .I1(icmp_ln851_3_reg_2149),
        .I2(p_1_in),
        .O(\trunc_ln831_2_reg_2142_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(trunc_ln831_2_reg_2142[0]),
        .I1(p_1_in),
        .I2(icmp_ln851_3_reg_2149),
        .I3(trunc_ln831_2_reg_2142[1]),
        .O(\trunc_ln831_2_reg_2142_reg[5]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(icmp_ln851_3_reg_2149),
        .I1(p_1_in),
        .I2(trunc_ln831_2_reg_2142[0]),
        .I3(trunc_ln831_2_reg_2142[1]),
        .I4(trunc_ln831_2_reg_2142[2]),
        .O(\trunc_ln831_2_reg_2142_reg[5]_0 [2]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(trunc_ln831_2_reg_2142[1]),
        .I1(trunc_ln831_2_reg_2142[0]),
        .I2(p_1_in),
        .I3(icmp_ln851_3_reg_2149),
        .I4(trunc_ln831_2_reg_2142[2]),
        .I5(trunc_ln831_2_reg_2142[3]),
        .O(\trunc_ln831_2_reg_2142_reg[5]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(\SRL_SIG[0][7]_i_4_n_3 ),
        .I1(trunc_ln831_2_reg_2142[4]),
        .O(\trunc_ln831_2_reg_2142_reg[5]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(\SRL_SIG[0][7]_i_4_n_3 ),
        .I1(trunc_ln831_2_reg_2142[4]),
        .I2(trunc_ln831_2_reg_2142[5]),
        .O(\trunc_ln831_2_reg_2142_reg[5]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(trunc_ln831_2_reg_2142[4]),
        .I1(\SRL_SIG[0][7]_i_4_n_3 ),
        .I2(trunc_ln831_2_reg_2142[5]),
        .I3(trunc_ln831_2_reg_2142[6]),
        .O(\trunc_ln831_2_reg_2142_reg[5]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(ap_enable_reg_pp1_iter17_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(trunc_ln831_2_reg_2142[5]),
        .I1(\SRL_SIG[0][7]_i_4_n_3 ),
        .I2(trunc_ln831_2_reg_2142[4]),
        .I3(trunc_ln831_2_reg_2142[6]),
        .I4(trunc_ln831_2_reg_2142[7]),
        .O(\trunc_ln831_2_reg_2142_reg[5]_0 [7]));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(ap_predicate_op339_write_state35),
        .I1(ap_block_pp1_stage0_11001),
        .I2(ap_enable_reg_pp1_iter17_reg_n_3),
        .I3(\mOutPtr_reg[0] [1]),
        .I4(out_mat_data_full_n),
        .O(ap_enable_reg_pp1_iter17_reg_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \SRL_SIG[0][7]_i_4 
       (.I0(trunc_ln831_2_reg_2142[3]),
        .I1(trunc_ln831_2_reg_2142[1]),
        .I2(trunc_ln831_2_reg_2142[0]),
        .I3(p_1_in),
        .I4(icmp_ln851_3_reg_2149),
        .I5(trunc_ln831_2_reg_2142[2]),
        .O(\SRL_SIG[0][7]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \SRL_SIG[0][7]_i_5 
       (.I0(icmp_ln489_reg_1951_pp1_iter16_reg),
        .I1(and_ln487_reg_1977_pp1_iter16_reg),
        .I2(and_ln486_reg_1981_pp1_iter16_reg),
        .I3(\slt_reg_1869_reg_n_3_[0] ),
        .O(ap_predicate_op339_write_state35));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Wx_V_reg_2001[0]_i_1 
       (.I0(reg_606[12]),
        .I1(icmp_ln1494_reg_1985),
        .O(\Wx_V_reg_2001[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFEFEEFF00000000)) 
    \Wx_V_reg_2001[10]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(\slt_reg_1869_reg_n_3_[0] ),
        .I2(icmp_ln489_reg_1951_pp1_iter7_reg),
        .I3(and_ln486_reg_1981_pp1_iter7_reg),
        .I4(and_ln487_reg_1977_pp1_iter7_reg),
        .I5(Wx_V_reg_2001[10]),
        .O(\Wx_V_reg_2001[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFEFEEFF00000000)) 
    \Wx_V_reg_2001[11]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(\slt_reg_1869_reg_n_3_[0] ),
        .I2(icmp_ln489_reg_1951_pp1_iter7_reg),
        .I3(and_ln486_reg_1981_pp1_iter7_reg),
        .I4(and_ln487_reg_1977_pp1_iter7_reg),
        .I5(Wx_V_reg_2001[11]),
        .O(\Wx_V_reg_2001[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Wx_V_reg_2001[1]_i_1 
       (.I0(reg_606[13]),
        .I1(icmp_ln1494_reg_1985),
        .O(\Wx_V_reg_2001[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Wx_V_reg_2001[2]_i_1 
       (.I0(reg_606[14]),
        .I1(icmp_ln1494_reg_1985),
        .O(\Wx_V_reg_2001[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Wx_V_reg_2001[3]_i_1 
       (.I0(reg_606[15]),
        .I1(icmp_ln1494_reg_1985),
        .O(\Wx_V_reg_2001[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Wx_V_reg_2001[4]_i_1 
       (.I0(reg_606[16]),
        .I1(icmp_ln1494_reg_1985),
        .O(\Wx_V_reg_2001[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Wx_V_reg_2001[5]_i_1 
       (.I0(reg_606[17]),
        .I1(icmp_ln1494_reg_1985),
        .O(\Wx_V_reg_2001[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Wx_V_reg_2001[6]_i_1 
       (.I0(reg_606[18]),
        .I1(icmp_ln1494_reg_1985),
        .O(\Wx_V_reg_2001[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Wx_V_reg_2001[7]_i_1 
       (.I0(reg_606[19]),
        .I1(icmp_ln1494_reg_1985),
        .O(\Wx_V_reg_2001[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Wx_V_reg_2001[8]_i_1 
       (.I0(reg_606[20]),
        .I1(icmp_ln1494_reg_1985),
        .O(\Wx_V_reg_2001[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h1010110000000000)) 
    \Wx_V_reg_2001[9]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(\slt_reg_1869_reg_n_3_[0] ),
        .I2(icmp_ln489_reg_1951_pp1_iter7_reg),
        .I3(and_ln486_reg_1981_pp1_iter7_reg),
        .I4(and_ln487_reg_1977_pp1_iter7_reg),
        .I5(reg_606[41]),
        .O(\Wx_V_reg_2001[9]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h10101100)) 
    \Wx_V_reg_2001[9]_i_2 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(\slt_reg_1869_reg_n_3_[0] ),
        .I2(icmp_ln489_reg_1951_pp1_iter7_reg),
        .I3(and_ln486_reg_1981_pp1_iter7_reg),
        .I4(and_ln487_reg_1977_pp1_iter7_reg),
        .O(Wx_V_reg_20010));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Wx_V_reg_2001[9]_i_3 
       (.I0(reg_606[21]),
        .I1(icmp_ln1494_reg_1985),
        .O(\Wx_V_reg_2001[9]_i_3_n_3 ));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[0]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[0]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[10]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[10]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[11]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[11]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[1]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[1]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[2]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[2]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[3]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[3]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[4]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[4]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[5]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[5]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[6]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[6]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[7]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[7]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[8]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[8]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter10_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001_pp1_iter9_reg[9]),
        .Q(Wx_V_reg_2001_pp1_iter10_reg[9]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[0]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[0]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[10]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[10]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[11]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[11]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[1]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[1]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[2]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[2]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[3]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[3]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[4]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[4]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[5]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[5]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[6]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[6]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[7]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[7]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[8]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[8]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_pp1_iter9_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Wx_V_reg_2001[9]),
        .Q(Wx_V_reg_2001_pp1_iter9_reg[9]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_reg[0] 
       (.C(ap_clk),
        .CE(Wx_V_reg_20010),
        .D(\Wx_V_reg_2001[0]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[0]),
        .R(\Wx_V_reg_2001[9]_i_1_n_3 ));
  FDRE \Wx_V_reg_2001_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Wx_V_reg_2001[10]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[10]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Wx_V_reg_2001[11]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[11]),
        .R(1'b0));
  FDRE \Wx_V_reg_2001_reg[1] 
       (.C(ap_clk),
        .CE(Wx_V_reg_20010),
        .D(\Wx_V_reg_2001[1]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[1]),
        .R(\Wx_V_reg_2001[9]_i_1_n_3 ));
  FDRE \Wx_V_reg_2001_reg[2] 
       (.C(ap_clk),
        .CE(Wx_V_reg_20010),
        .D(\Wx_V_reg_2001[2]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[2]),
        .R(\Wx_V_reg_2001[9]_i_1_n_3 ));
  FDRE \Wx_V_reg_2001_reg[3] 
       (.C(ap_clk),
        .CE(Wx_V_reg_20010),
        .D(\Wx_V_reg_2001[3]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[3]),
        .R(\Wx_V_reg_2001[9]_i_1_n_3 ));
  FDRE \Wx_V_reg_2001_reg[4] 
       (.C(ap_clk),
        .CE(Wx_V_reg_20010),
        .D(\Wx_V_reg_2001[4]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[4]),
        .R(\Wx_V_reg_2001[9]_i_1_n_3 ));
  FDRE \Wx_V_reg_2001_reg[5] 
       (.C(ap_clk),
        .CE(Wx_V_reg_20010),
        .D(\Wx_V_reg_2001[5]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[5]),
        .R(\Wx_V_reg_2001[9]_i_1_n_3 ));
  FDRE \Wx_V_reg_2001_reg[6] 
       (.C(ap_clk),
        .CE(Wx_V_reg_20010),
        .D(\Wx_V_reg_2001[6]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[6]),
        .R(\Wx_V_reg_2001[9]_i_1_n_3 ));
  FDRE \Wx_V_reg_2001_reg[7] 
       (.C(ap_clk),
        .CE(Wx_V_reg_20010),
        .D(\Wx_V_reg_2001[7]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[7]),
        .R(\Wx_V_reg_2001[9]_i_1_n_3 ));
  FDRE \Wx_V_reg_2001_reg[8] 
       (.C(ap_clk),
        .CE(Wx_V_reg_20010),
        .D(\Wx_V_reg_2001[8]_i_1_n_3 ),
        .Q(Wx_V_reg_2001[8]),
        .R(\Wx_V_reg_2001[9]_i_1_n_3 ));
  FDRE \Wx_V_reg_2001_reg[9] 
       (.C(ap_clk),
        .CE(Wx_V_reg_20010),
        .D(\Wx_V_reg_2001[9]_i_3_n_3 ),
        .Q(Wx_V_reg_2001[9]),
        .R(\Wx_V_reg_2001[9]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln389_reg_1938[0]_i_1 
       (.I0(grp_fu_1630_ce),
        .I1(ap_enable_reg_pp1_iter0),
        .O(ap_condition_386));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[0]_i_3 
       (.I0(add_ln389_reg_1938_reg[3]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[3] ),
        .O(\add_ln389_reg_1938[0]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[0]_i_4 
       (.I0(add_ln389_reg_1938_reg[2]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[2] ),
        .O(\add_ln389_reg_1938[0]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[0]_i_5 
       (.I0(add_ln389_reg_1938_reg[1]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[1] ),
        .O(\add_ln389_reg_1938[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \add_ln389_reg_1938[0]_i_6 
       (.I0(add_ln389_reg_1938_reg[0]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[0] ),
        .O(\add_ln389_reg_1938[0]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \add_ln389_reg_1938[0]_i_7 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\icmp_ln389_reg_1943_reg_n_3_[0] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p41));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[12]_i_2 
       (.I0(add_ln389_reg_1938_reg[15]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[15] ),
        .O(\add_ln389_reg_1938[12]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[12]_i_3 
       (.I0(add_ln389_reg_1938_reg[14]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[14] ),
        .O(\add_ln389_reg_1938[12]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[12]_i_4 
       (.I0(add_ln389_reg_1938_reg[13]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[13] ),
        .O(\add_ln389_reg_1938[12]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[12]_i_5 
       (.I0(add_ln389_reg_1938_reg[12]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[12] ),
        .O(\add_ln389_reg_1938[12]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[16]_i_2 
       (.I0(add_ln389_reg_1938_reg[19]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[19] ),
        .O(\add_ln389_reg_1938[16]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[16]_i_3 
       (.I0(add_ln389_reg_1938_reg[18]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[18] ),
        .O(\add_ln389_reg_1938[16]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[16]_i_4 
       (.I0(add_ln389_reg_1938_reg[17]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[17] ),
        .O(\add_ln389_reg_1938[16]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[16]_i_5 
       (.I0(add_ln389_reg_1938_reg[16]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[16] ),
        .O(\add_ln389_reg_1938[16]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[20]_i_2 
       (.I0(add_ln389_reg_1938_reg[23]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[23] ),
        .O(\add_ln389_reg_1938[20]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[20]_i_3 
       (.I0(add_ln389_reg_1938_reg[22]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[22] ),
        .O(\add_ln389_reg_1938[20]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[20]_i_4 
       (.I0(add_ln389_reg_1938_reg[21]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[21] ),
        .O(\add_ln389_reg_1938[20]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[20]_i_5 
       (.I0(add_ln389_reg_1938_reg[20]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[20] ),
        .O(\add_ln389_reg_1938[20]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[24]_i_2 
       (.I0(add_ln389_reg_1938_reg[27]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[27] ),
        .O(\add_ln389_reg_1938[24]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[24]_i_3 
       (.I0(add_ln389_reg_1938_reg[26]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[26] ),
        .O(\add_ln389_reg_1938[24]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[24]_i_4 
       (.I0(add_ln389_reg_1938_reg[25]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[25] ),
        .O(\add_ln389_reg_1938[24]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[24]_i_5 
       (.I0(add_ln389_reg_1938_reg[24]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[24] ),
        .O(\add_ln389_reg_1938[24]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[28]_i_2 
       (.I0(add_ln389_reg_1938_reg[31]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[31] ),
        .O(\add_ln389_reg_1938[28]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[28]_i_3 
       (.I0(add_ln389_reg_1938_reg[30]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[30] ),
        .O(\add_ln389_reg_1938[28]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[28]_i_4 
       (.I0(add_ln389_reg_1938_reg[29]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[29] ),
        .O(\add_ln389_reg_1938[28]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[28]_i_5 
       (.I0(add_ln389_reg_1938_reg[28]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[28] ),
        .O(\add_ln389_reg_1938[28]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[32]_i_2 
       (.I0(add_ln389_reg_1938_reg[35]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[35] ),
        .O(\add_ln389_reg_1938[32]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[32]_i_3 
       (.I0(add_ln389_reg_1938_reg[34]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[34] ),
        .O(\add_ln389_reg_1938[32]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[32]_i_4 
       (.I0(add_ln389_reg_1938_reg[33]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[33] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[32]_i_5 
       (.I0(add_ln389_reg_1938_reg[32]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[32] ),
        .O(\add_ln389_reg_1938[32]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[36]_i_2 
       (.I0(add_ln389_reg_1938_reg[39]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[39] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[36]_i_3 
       (.I0(add_ln389_reg_1938_reg[38]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[38] ),
        .O(\add_ln389_reg_1938[36]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[36]_i_4 
       (.I0(add_ln389_reg_1938_reg[37]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[37] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[36]_i_5 
       (.I0(add_ln389_reg_1938_reg[36]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[36] ),
        .O(\add_ln389_reg_1938[36]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[40]_i_2 
       (.I0(add_ln389_reg_1938_reg[43]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[43] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[40]_i_3 
       (.I0(add_ln389_reg_1938_reg[42]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[42] ),
        .O(\add_ln389_reg_1938[40]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[40]_i_4 
       (.I0(add_ln389_reg_1938_reg[41]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[41] ),
        .O(\add_ln389_reg_1938[40]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[40]_i_5 
       (.I0(add_ln389_reg_1938_reg[40]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[40] ),
        .O(\add_ln389_reg_1938[40]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[44]_i_2 
       (.I0(add_ln389_reg_1938_reg[47]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[47] ),
        .O(\add_ln389_reg_1938[44]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[44]_i_3 
       (.I0(add_ln389_reg_1938_reg[46]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[46] ),
        .O(\add_ln389_reg_1938[44]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[44]_i_4 
       (.I0(add_ln389_reg_1938_reg[45]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[45] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[44]_i_5 
       (.I0(add_ln389_reg_1938_reg[44]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[44] ),
        .O(\add_ln389_reg_1938[44]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[48]_i_2 
       (.I0(add_ln389_reg_1938_reg[51]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[51] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[48]_i_3 
       (.I0(add_ln389_reg_1938_reg[50]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[50] ),
        .O(\add_ln389_reg_1938[48]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[48]_i_4 
       (.I0(add_ln389_reg_1938_reg[49]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[49] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[48]_i_5 
       (.I0(add_ln389_reg_1938_reg[48]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[48] ),
        .O(\add_ln389_reg_1938[48]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[4]_i_2 
       (.I0(add_ln389_reg_1938_reg[7]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[7] ),
        .O(\add_ln389_reg_1938[4]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[4]_i_3 
       (.I0(add_ln389_reg_1938_reg[6]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[6] ),
        .O(\add_ln389_reg_1938[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[4]_i_4 
       (.I0(add_ln389_reg_1938_reg[5]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[5] ),
        .O(\add_ln389_reg_1938[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[4]_i_5 
       (.I0(add_ln389_reg_1938_reg[4]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[4] ),
        .O(\add_ln389_reg_1938[4]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[52]_i_2 
       (.I0(add_ln389_reg_1938_reg[55]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[55] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[52]_i_3 
       (.I0(add_ln389_reg_1938_reg[54]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[54] ),
        .O(\add_ln389_reg_1938[52]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[52]_i_4 
       (.I0(add_ln389_reg_1938_reg[53]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[53] ),
        .O(\add_ln389_reg_1938[52]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[52]_i_5 
       (.I0(add_ln389_reg_1938_reg[52]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[52] ),
        .O(\add_ln389_reg_1938[52]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[56]_i_2 
       (.I0(add_ln389_reg_1938_reg[59]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[59] ),
        .O(\add_ln389_reg_1938[56]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[56]_i_3 
       (.I0(add_ln389_reg_1938_reg[58]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[58] ),
        .O(\add_ln389_reg_1938[56]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[56]_i_4 
       (.I0(add_ln389_reg_1938_reg[57]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[57] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[56]_i_5 
       (.I0(add_ln389_reg_1938_reg[56]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[56] ),
        .O(\add_ln389_reg_1938[56]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[60]_i_2 
       (.I0(add_ln389_reg_1938_reg[63]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[63] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[60]_i_3 
       (.I0(add_ln389_reg_1938_reg[62]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[62] ),
        .O(\add_ln389_reg_1938[60]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[60]_i_4 
       (.I0(add_ln389_reg_1938_reg[61]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[61] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[60]_i_5 
       (.I0(add_ln389_reg_1938_reg[60]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[60] ),
        .O(\add_ln389_reg_1938[60]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[8]_i_2 
       (.I0(add_ln389_reg_1938_reg[11]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[11] ),
        .O(\add_ln389_reg_1938[8]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[8]_i_3 
       (.I0(add_ln389_reg_1938_reg[10]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[10] ),
        .O(\add_ln389_reg_1938[8]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[8]_i_4 
       (.I0(add_ln389_reg_1938_reg[9]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[9] ),
        .O(\add_ln389_reg_1938[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln389_reg_1938[8]_i_5 
       (.I0(add_ln389_reg_1938_reg[8]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[8] ),
        .O(\add_ln389_reg_1938[8]_i_5_n_3 ));
  FDRE \add_ln389_reg_1938_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[0]_i_2_n_10 ),
        .Q(add_ln389_reg_1938_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\add_ln389_reg_1938_reg[0]_i_2_n_3 ,\add_ln389_reg_1938_reg[0]_i_2_n_4 ,\add_ln389_reg_1938_reg[0]_i_2_n_5 ,\add_ln389_reg_1938_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\add_ln389_reg_1938_reg[0]_i_2_n_7 ,\add_ln389_reg_1938_reg[0]_i_2_n_8 ,\add_ln389_reg_1938_reg[0]_i_2_n_9 ,\add_ln389_reg_1938_reg[0]_i_2_n_10 }),
        .S({\add_ln389_reg_1938[0]_i_3_n_3 ,\add_ln389_reg_1938[0]_i_4_n_3 ,\add_ln389_reg_1938[0]_i_5_n_3 ,\add_ln389_reg_1938[0]_i_6_n_3 }));
  FDRE \add_ln389_reg_1938_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[8]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[10]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[8]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[11]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[12]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[12]_i_1 
       (.CI(\add_ln389_reg_1938_reg[8]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[12]_i_1_n_3 ,\add_ln389_reg_1938_reg[12]_i_1_n_4 ,\add_ln389_reg_1938_reg[12]_i_1_n_5 ,\add_ln389_reg_1938_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[12]_i_1_n_7 ,\add_ln389_reg_1938_reg[12]_i_1_n_8 ,\add_ln389_reg_1938_reg[12]_i_1_n_9 ,\add_ln389_reg_1938_reg[12]_i_1_n_10 }),
        .S({\add_ln389_reg_1938[12]_i_2_n_3 ,\add_ln389_reg_1938[12]_i_3_n_3 ,\add_ln389_reg_1938[12]_i_4_n_3 ,\add_ln389_reg_1938[12]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[12]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[13]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[12]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[14]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[12]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[15]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[16]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[16]_i_1 
       (.CI(\add_ln389_reg_1938_reg[12]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[16]_i_1_n_3 ,\add_ln389_reg_1938_reg[16]_i_1_n_4 ,\add_ln389_reg_1938_reg[16]_i_1_n_5 ,\add_ln389_reg_1938_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[16]_i_1_n_7 ,\add_ln389_reg_1938_reg[16]_i_1_n_8 ,\add_ln389_reg_1938_reg[16]_i_1_n_9 ,\add_ln389_reg_1938_reg[16]_i_1_n_10 }),
        .S({\add_ln389_reg_1938[16]_i_2_n_3 ,\add_ln389_reg_1938[16]_i_3_n_3 ,\add_ln389_reg_1938[16]_i_4_n_3 ,\add_ln389_reg_1938[16]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[16]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[17]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[16]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[18]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[16]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[19]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[0]_i_2_n_9 ),
        .Q(add_ln389_reg_1938_reg[1]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[20]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[20]_i_1 
       (.CI(\add_ln389_reg_1938_reg[16]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[20]_i_1_n_3 ,\add_ln389_reg_1938_reg[20]_i_1_n_4 ,\add_ln389_reg_1938_reg[20]_i_1_n_5 ,\add_ln389_reg_1938_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[20]_i_1_n_7 ,\add_ln389_reg_1938_reg[20]_i_1_n_8 ,\add_ln389_reg_1938_reg[20]_i_1_n_9 ,\add_ln389_reg_1938_reg[20]_i_1_n_10 }),
        .S({\add_ln389_reg_1938[20]_i_2_n_3 ,\add_ln389_reg_1938[20]_i_3_n_3 ,\add_ln389_reg_1938[20]_i_4_n_3 ,\add_ln389_reg_1938[20]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[20]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[21]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[20]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[22]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[20]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[23]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[24]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[24]_i_1 
       (.CI(\add_ln389_reg_1938_reg[20]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[24]_i_1_n_3 ,\add_ln389_reg_1938_reg[24]_i_1_n_4 ,\add_ln389_reg_1938_reg[24]_i_1_n_5 ,\add_ln389_reg_1938_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[24]_i_1_n_7 ,\add_ln389_reg_1938_reg[24]_i_1_n_8 ,\add_ln389_reg_1938_reg[24]_i_1_n_9 ,\add_ln389_reg_1938_reg[24]_i_1_n_10 }),
        .S({\add_ln389_reg_1938[24]_i_2_n_3 ,\add_ln389_reg_1938[24]_i_3_n_3 ,\add_ln389_reg_1938[24]_i_4_n_3 ,\add_ln389_reg_1938[24]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[24]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[25]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[24]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[26]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[24]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[27]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[28]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[28]_i_1 
       (.CI(\add_ln389_reg_1938_reg[24]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[28]_i_1_n_3 ,\add_ln389_reg_1938_reg[28]_i_1_n_4 ,\add_ln389_reg_1938_reg[28]_i_1_n_5 ,\add_ln389_reg_1938_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[28]_i_1_n_7 ,\add_ln389_reg_1938_reg[28]_i_1_n_8 ,\add_ln389_reg_1938_reg[28]_i_1_n_9 ,\add_ln389_reg_1938_reg[28]_i_1_n_10 }),
        .S({\add_ln389_reg_1938[28]_i_2_n_3 ,\add_ln389_reg_1938[28]_i_3_n_3 ,\add_ln389_reg_1938[28]_i_4_n_3 ,\add_ln389_reg_1938[28]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[28]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[29]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[0]_i_2_n_8 ),
        .Q(add_ln389_reg_1938_reg[2]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[28]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[30]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[28]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[31]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[32] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[32]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[32]_i_1 
       (.CI(\add_ln389_reg_1938_reg[28]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[32]_i_1_n_3 ,\add_ln389_reg_1938_reg[32]_i_1_n_4 ,\add_ln389_reg_1938_reg[32]_i_1_n_5 ,\add_ln389_reg_1938_reg[32]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[32]_i_1_n_7 ,\add_ln389_reg_1938_reg[32]_i_1_n_8 ,\add_ln389_reg_1938_reg[32]_i_1_n_9 ,\add_ln389_reg_1938_reg[32]_i_1_n_10 }),
        .S({\add_ln389_reg_1938[32]_i_2_n_3 ,\add_ln389_reg_1938[32]_i_3_n_3 ,ap_phi_mux_j_1_phi_fu_458_p4__0[33],\add_ln389_reg_1938[32]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[33] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[32]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[33]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[34] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[32]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[34]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[35] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[32]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[35]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[36] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[36]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[36]_i_1 
       (.CI(\add_ln389_reg_1938_reg[32]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[36]_i_1_n_3 ,\add_ln389_reg_1938_reg[36]_i_1_n_4 ,\add_ln389_reg_1938_reg[36]_i_1_n_5 ,\add_ln389_reg_1938_reg[36]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[36]_i_1_n_7 ,\add_ln389_reg_1938_reg[36]_i_1_n_8 ,\add_ln389_reg_1938_reg[36]_i_1_n_9 ,\add_ln389_reg_1938_reg[36]_i_1_n_10 }),
        .S({ap_phi_mux_j_1_phi_fu_458_p4__0[39],\add_ln389_reg_1938[36]_i_3_n_3 ,ap_phi_mux_j_1_phi_fu_458_p4__0[37],\add_ln389_reg_1938[36]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[37] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[36]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[37]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[38] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[36]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[38]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[39] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[36]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[39]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[0]_i_2_n_7 ),
        .Q(add_ln389_reg_1938_reg[3]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[40] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[40]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[40]_i_1 
       (.CI(\add_ln389_reg_1938_reg[36]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[40]_i_1_n_3 ,\add_ln389_reg_1938_reg[40]_i_1_n_4 ,\add_ln389_reg_1938_reg[40]_i_1_n_5 ,\add_ln389_reg_1938_reg[40]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[40]_i_1_n_7 ,\add_ln389_reg_1938_reg[40]_i_1_n_8 ,\add_ln389_reg_1938_reg[40]_i_1_n_9 ,\add_ln389_reg_1938_reg[40]_i_1_n_10 }),
        .S({ap_phi_mux_j_1_phi_fu_458_p4__0[43],\add_ln389_reg_1938[40]_i_3_n_3 ,\add_ln389_reg_1938[40]_i_4_n_3 ,\add_ln389_reg_1938[40]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[41] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[40]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[41]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[42] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[40]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[42]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[43] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[40]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[43]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[44] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[44]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[44]_i_1 
       (.CI(\add_ln389_reg_1938_reg[40]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[44]_i_1_n_3 ,\add_ln389_reg_1938_reg[44]_i_1_n_4 ,\add_ln389_reg_1938_reg[44]_i_1_n_5 ,\add_ln389_reg_1938_reg[44]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[44]_i_1_n_7 ,\add_ln389_reg_1938_reg[44]_i_1_n_8 ,\add_ln389_reg_1938_reg[44]_i_1_n_9 ,\add_ln389_reg_1938_reg[44]_i_1_n_10 }),
        .S({\add_ln389_reg_1938[44]_i_2_n_3 ,\add_ln389_reg_1938[44]_i_3_n_3 ,ap_phi_mux_j_1_phi_fu_458_p4__0[45],\add_ln389_reg_1938[44]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[45] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[44]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[45]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[46] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[44]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[46]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[47] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[44]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[47]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[48] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[48]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[48]_i_1 
       (.CI(\add_ln389_reg_1938_reg[44]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[48]_i_1_n_3 ,\add_ln389_reg_1938_reg[48]_i_1_n_4 ,\add_ln389_reg_1938_reg[48]_i_1_n_5 ,\add_ln389_reg_1938_reg[48]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[48]_i_1_n_7 ,\add_ln389_reg_1938_reg[48]_i_1_n_8 ,\add_ln389_reg_1938_reg[48]_i_1_n_9 ,\add_ln389_reg_1938_reg[48]_i_1_n_10 }),
        .S({ap_phi_mux_j_1_phi_fu_458_p4__0[51],\add_ln389_reg_1938[48]_i_3_n_3 ,ap_phi_mux_j_1_phi_fu_458_p4__0[49],\add_ln389_reg_1938[48]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[49] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[48]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[49]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[4]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[4]_i_1 
       (.CI(\add_ln389_reg_1938_reg[0]_i_2_n_3 ),
        .CO({\add_ln389_reg_1938_reg[4]_i_1_n_3 ,\add_ln389_reg_1938_reg[4]_i_1_n_4 ,\add_ln389_reg_1938_reg[4]_i_1_n_5 ,\add_ln389_reg_1938_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[4]_i_1_n_7 ,\add_ln389_reg_1938_reg[4]_i_1_n_8 ,\add_ln389_reg_1938_reg[4]_i_1_n_9 ,\add_ln389_reg_1938_reg[4]_i_1_n_10 }),
        .S({\add_ln389_reg_1938[4]_i_2_n_3 ,\add_ln389_reg_1938[4]_i_3_n_3 ,\add_ln389_reg_1938[4]_i_4_n_3 ,\add_ln389_reg_1938[4]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[50] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[48]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[50]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[51] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[48]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[51]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[52] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[52]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[52]_i_1 
       (.CI(\add_ln389_reg_1938_reg[48]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[52]_i_1_n_3 ,\add_ln389_reg_1938_reg[52]_i_1_n_4 ,\add_ln389_reg_1938_reg[52]_i_1_n_5 ,\add_ln389_reg_1938_reg[52]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[52]_i_1_n_7 ,\add_ln389_reg_1938_reg[52]_i_1_n_8 ,\add_ln389_reg_1938_reg[52]_i_1_n_9 ,\add_ln389_reg_1938_reg[52]_i_1_n_10 }),
        .S({ap_phi_mux_j_1_phi_fu_458_p4__0[55],\add_ln389_reg_1938[52]_i_3_n_3 ,\add_ln389_reg_1938[52]_i_4_n_3 ,\add_ln389_reg_1938[52]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[53] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[52]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[53]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[54] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[52]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[54]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[55] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[52]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[55]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[56] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[56]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[56]_i_1 
       (.CI(\add_ln389_reg_1938_reg[52]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[56]_i_1_n_3 ,\add_ln389_reg_1938_reg[56]_i_1_n_4 ,\add_ln389_reg_1938_reg[56]_i_1_n_5 ,\add_ln389_reg_1938_reg[56]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[56]_i_1_n_7 ,\add_ln389_reg_1938_reg[56]_i_1_n_8 ,\add_ln389_reg_1938_reg[56]_i_1_n_9 ,\add_ln389_reg_1938_reg[56]_i_1_n_10 }),
        .S({\add_ln389_reg_1938[56]_i_2_n_3 ,\add_ln389_reg_1938[56]_i_3_n_3 ,ap_phi_mux_j_1_phi_fu_458_p4__0[57],\add_ln389_reg_1938[56]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[57] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[56]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[57]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[58] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[56]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[58]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[59] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[56]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[59]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[4]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[5]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[60] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[60]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[60]_i_1 
       (.CI(\add_ln389_reg_1938_reg[56]_i_1_n_3 ),
        .CO({\NLW_add_ln389_reg_1938_reg[60]_i_1_CO_UNCONNECTED [3],\add_ln389_reg_1938_reg[60]_i_1_n_4 ,\add_ln389_reg_1938_reg[60]_i_1_n_5 ,\add_ln389_reg_1938_reg[60]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[60]_i_1_n_7 ,\add_ln389_reg_1938_reg[60]_i_1_n_8 ,\add_ln389_reg_1938_reg[60]_i_1_n_9 ,\add_ln389_reg_1938_reg[60]_i_1_n_10 }),
        .S({ap_phi_mux_j_1_phi_fu_458_p4,\add_ln389_reg_1938[60]_i_3_n_3 ,ap_phi_mux_j_1_phi_fu_458_p4__0[61],\add_ln389_reg_1938[60]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[61] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[60]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[61]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[62] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[60]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[62]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[63] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[60]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[63]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[4]_i_1_n_8 ),
        .Q(add_ln389_reg_1938_reg[6]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[4]_i_1_n_7 ),
        .Q(add_ln389_reg_1938_reg[7]),
        .R(1'b0));
  FDRE \add_ln389_reg_1938_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[8]_i_1_n_10 ),
        .Q(add_ln389_reg_1938_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln389_reg_1938_reg[8]_i_1 
       (.CI(\add_ln389_reg_1938_reg[4]_i_1_n_3 ),
        .CO({\add_ln389_reg_1938_reg[8]_i_1_n_3 ,\add_ln389_reg_1938_reg[8]_i_1_n_4 ,\add_ln389_reg_1938_reg[8]_i_1_n_5 ,\add_ln389_reg_1938_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln389_reg_1938_reg[8]_i_1_n_7 ,\add_ln389_reg_1938_reg[8]_i_1_n_8 ,\add_ln389_reg_1938_reg[8]_i_1_n_9 ,\add_ln389_reg_1938_reg[8]_i_1_n_10 }),
        .S({\add_ln389_reg_1938[8]_i_2_n_3 ,\add_ln389_reg_1938[8]_i_3_n_3 ,\add_ln389_reg_1938[8]_i_4_n_3 ,\add_ln389_reg_1938[8]_i_5_n_3 }));
  FDRE \add_ln389_reg_1938_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_386),
        .D(\add_ln389_reg_1938_reg[8]_i_1_n_9 ),
        .Q(add_ln389_reg_1938_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF8FFFFFF08000000)) 
    \and_ln406_reg_1947[0]_i_1 
       (.I0(xor_ln882_reg_1933),
        .I1(icmp_ln408_fu_1053_p2),
        .I2(ap_condition_pp1_exit_iter0_state18),
        .I3(cmp89_reg_1874),
        .I4(grp_fu_1630_ce),
        .I5(and_ln406_reg_1947),
        .O(\and_ln406_reg_1947[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_10 
       (.I0(\j_1_reg_451_reg_n_3_[59] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[59]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[58] ),
        .I5(add_ln389_reg_1938_reg[58]),
        .O(\and_ln406_reg_1947[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_11 
       (.I0(\j_1_reg_451_reg_n_3_[57] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[57]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[56] ),
        .I5(add_ln389_reg_1938_reg[56]),
        .O(\and_ln406_reg_1947[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_13 
       (.I0(\j_1_reg_451_reg_n_3_[54] ),
        .I1(add_ln389_reg_1938_reg[54]),
        .I2(add_ln389_reg_1938_reg[55]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[55] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_14 
       (.I0(\j_1_reg_451_reg_n_3_[52] ),
        .I1(add_ln389_reg_1938_reg[52]),
        .I2(add_ln389_reg_1938_reg[53]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[53] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_15 
       (.I0(\j_1_reg_451_reg_n_3_[50] ),
        .I1(add_ln389_reg_1938_reg[50]),
        .I2(add_ln389_reg_1938_reg[51]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[51] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_16 
       (.I0(\j_1_reg_451_reg_n_3_[48] ),
        .I1(add_ln389_reg_1938_reg[48]),
        .I2(add_ln389_reg_1938_reg[49]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[49] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_17 
       (.I0(\j_1_reg_451_reg_n_3_[55] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[55]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[54] ),
        .I5(add_ln389_reg_1938_reg[54]),
        .O(\and_ln406_reg_1947[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_18 
       (.I0(\j_1_reg_451_reg_n_3_[53] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[53]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[52] ),
        .I5(add_ln389_reg_1938_reg[52]),
        .O(\and_ln406_reg_1947[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_19 
       (.I0(\j_1_reg_451_reg_n_3_[51] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[51]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[50] ),
        .I5(add_ln389_reg_1938_reg[50]),
        .O(\and_ln406_reg_1947[0]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_20 
       (.I0(\j_1_reg_451_reg_n_3_[49] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[49]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[48] ),
        .I5(add_ln389_reg_1938_reg[48]),
        .O(\and_ln406_reg_1947[0]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_22 
       (.I0(\j_1_reg_451_reg_n_3_[46] ),
        .I1(add_ln389_reg_1938_reg[46]),
        .I2(add_ln389_reg_1938_reg[47]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[47] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_23 
       (.I0(\j_1_reg_451_reg_n_3_[44] ),
        .I1(add_ln389_reg_1938_reg[44]),
        .I2(add_ln389_reg_1938_reg[45]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[45] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_24 
       (.I0(\j_1_reg_451_reg_n_3_[42] ),
        .I1(add_ln389_reg_1938_reg[42]),
        .I2(add_ln389_reg_1938_reg[43]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[43] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_25 
       (.I0(\j_1_reg_451_reg_n_3_[40] ),
        .I1(add_ln389_reg_1938_reg[40]),
        .I2(add_ln389_reg_1938_reg[41]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[41] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_26 
       (.I0(\j_1_reg_451_reg_n_3_[47] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[47]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[46] ),
        .I5(add_ln389_reg_1938_reg[46]),
        .O(\and_ln406_reg_1947[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_27 
       (.I0(\j_1_reg_451_reg_n_3_[45] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[45]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[44] ),
        .I5(add_ln389_reg_1938_reg[44]),
        .O(\and_ln406_reg_1947[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_28 
       (.I0(\j_1_reg_451_reg_n_3_[43] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[43]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[42] ),
        .I5(add_ln389_reg_1938_reg[42]),
        .O(\and_ln406_reg_1947[0]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_29 
       (.I0(\j_1_reg_451_reg_n_3_[41] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[41]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[40] ),
        .I5(add_ln389_reg_1938_reg[40]),
        .O(\and_ln406_reg_1947[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_31 
       (.I0(\j_1_reg_451_reg_n_3_[38] ),
        .I1(add_ln389_reg_1938_reg[38]),
        .I2(add_ln389_reg_1938_reg[39]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[39] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_32 
       (.I0(\j_1_reg_451_reg_n_3_[36] ),
        .I1(add_ln389_reg_1938_reg[36]),
        .I2(add_ln389_reg_1938_reg[37]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[37] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_33 
       (.I0(\j_1_reg_451_reg_n_3_[34] ),
        .I1(add_ln389_reg_1938_reg[34]),
        .I2(add_ln389_reg_1938_reg[35]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[35] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_34 
       (.I0(\j_1_reg_451_reg_n_3_[32] ),
        .I1(add_ln389_reg_1938_reg[32]),
        .I2(add_ln389_reg_1938_reg[33]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[33] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_35 
       (.I0(\j_1_reg_451_reg_n_3_[39] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[39]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[38] ),
        .I5(add_ln389_reg_1938_reg[38]),
        .O(\and_ln406_reg_1947[0]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_36 
       (.I0(\j_1_reg_451_reg_n_3_[37] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[37]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[36] ),
        .I5(add_ln389_reg_1938_reg[36]),
        .O(\and_ln406_reg_1947[0]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_37 
       (.I0(\j_1_reg_451_reg_n_3_[35] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[35]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[34] ),
        .I5(add_ln389_reg_1938_reg[34]),
        .O(\and_ln406_reg_1947[0]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_38 
       (.I0(\j_1_reg_451_reg_n_3_[33] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[33]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[32] ),
        .I5(add_ln389_reg_1938_reg[32]),
        .O(\and_ln406_reg_1947[0]_i_38_n_3 ));
  LUT6 #(
    .INIT(64'h3F005F5F3F000000)) 
    \and_ln406_reg_1947[0]_i_4 
       (.I0(\j_1_reg_451_reg_n_3_[62] ),
        .I1(add_ln389_reg_1938_reg[62]),
        .I2(sext_ln293_reg_1796[32]),
        .I3(add_ln389_reg_1938_reg[63]),
        .I4(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I5(\j_1_reg_451_reg_n_3_[63] ),
        .O(\and_ln406_reg_1947[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_40 
       (.I0(sext_ln293_reg_1796[30]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[30]),
        .I2(add_ln389_reg_1938_reg[31]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[31] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_40_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_41 
       (.I0(sext_ln293_reg_1796[28]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[28]),
        .I2(add_ln389_reg_1938_reg[29]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[29] ),
        .I5(sext_ln293_reg_1796[29]),
        .O(\and_ln406_reg_1947[0]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_42 
       (.I0(sext_ln293_reg_1796[26]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[26]),
        .I2(add_ln389_reg_1938_reg[27]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[27] ),
        .I5(sext_ln293_reg_1796[27]),
        .O(\and_ln406_reg_1947[0]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_43 
       (.I0(sext_ln293_reg_1796[24]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[24]),
        .I2(add_ln389_reg_1938_reg[25]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[25] ),
        .I5(sext_ln293_reg_1796[25]),
        .O(\and_ln406_reg_1947[0]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_44 
       (.I0(\j_1_reg_451_reg_n_3_[31] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[31]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[30]),
        .I5(sext_ln293_reg_1796[30]),
        .O(\and_ln406_reg_1947[0]_i_44_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_45 
       (.I0(\j_1_reg_451_reg_n_3_[29] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[29]),
        .I3(sext_ln293_reg_1796[29]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[28]),
        .I5(sext_ln293_reg_1796[28]),
        .O(\and_ln406_reg_1947[0]_i_45_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_46 
       (.I0(\j_1_reg_451_reg_n_3_[27] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[27]),
        .I3(sext_ln293_reg_1796[27]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[26]),
        .I5(sext_ln293_reg_1796[26]),
        .O(\and_ln406_reg_1947[0]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_47 
       (.I0(\j_1_reg_451_reg_n_3_[25] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[25]),
        .I3(sext_ln293_reg_1796[25]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[24]),
        .I5(sext_ln293_reg_1796[24]),
        .O(\and_ln406_reg_1947[0]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_49 
       (.I0(sext_ln293_reg_1796[22]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[22]),
        .I2(add_ln389_reg_1938_reg[23]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[23] ),
        .I5(sext_ln293_reg_1796[23]),
        .O(\and_ln406_reg_1947[0]_i_49_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_5 
       (.I0(\j_1_reg_451_reg_n_3_[60] ),
        .I1(add_ln389_reg_1938_reg[60]),
        .I2(add_ln389_reg_1938_reg[61]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[61] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_50 
       (.I0(sext_ln293_reg_1796[20]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[20]),
        .I2(add_ln389_reg_1938_reg[21]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[21] ),
        .I5(sext_ln293_reg_1796[21]),
        .O(\and_ln406_reg_1947[0]_i_50_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_51 
       (.I0(sext_ln293_reg_1796[18]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[18]),
        .I2(add_ln389_reg_1938_reg[19]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[19] ),
        .I5(sext_ln293_reg_1796[19]),
        .O(\and_ln406_reg_1947[0]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_52 
       (.I0(sext_ln293_reg_1796[16]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[16]),
        .I2(add_ln389_reg_1938_reg[17]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[17] ),
        .I5(sext_ln293_reg_1796[17]),
        .O(\and_ln406_reg_1947[0]_i_52_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_53 
       (.I0(\j_1_reg_451_reg_n_3_[23] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[23]),
        .I3(sext_ln293_reg_1796[23]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[22]),
        .I5(sext_ln293_reg_1796[22]),
        .O(\and_ln406_reg_1947[0]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_54 
       (.I0(\j_1_reg_451_reg_n_3_[21] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[21]),
        .I3(sext_ln293_reg_1796[21]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[20]),
        .I5(sext_ln293_reg_1796[20]),
        .O(\and_ln406_reg_1947[0]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_55 
       (.I0(\j_1_reg_451_reg_n_3_[19] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[19]),
        .I3(sext_ln293_reg_1796[19]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[18]),
        .I5(sext_ln293_reg_1796[18]),
        .O(\and_ln406_reg_1947[0]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_56 
       (.I0(\j_1_reg_451_reg_n_3_[17] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[17]),
        .I3(sext_ln293_reg_1796[17]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[16]),
        .I5(sext_ln293_reg_1796[16]),
        .O(\and_ln406_reg_1947[0]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_58 
       (.I0(sext_ln293_reg_1796[14]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[14]),
        .I2(add_ln389_reg_1938_reg[15]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[15] ),
        .I5(sext_ln293_reg_1796[15]),
        .O(\and_ln406_reg_1947[0]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_59 
       (.I0(sext_ln293_reg_1796[12]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[12]),
        .I2(add_ln389_reg_1938_reg[13]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[13] ),
        .I5(sext_ln293_reg_1796[13]),
        .O(\and_ln406_reg_1947[0]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_6 
       (.I0(\j_1_reg_451_reg_n_3_[58] ),
        .I1(add_ln389_reg_1938_reg[58]),
        .I2(add_ln389_reg_1938_reg[59]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[59] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_60 
       (.I0(sext_ln293_reg_1796[10]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[10]),
        .I2(add_ln389_reg_1938_reg[11]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[11] ),
        .I5(sext_ln293_reg_1796[11]),
        .O(\and_ln406_reg_1947[0]_i_60_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_61 
       (.I0(sext_ln293_reg_1796[8]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[8]),
        .I2(add_ln389_reg_1938_reg[9]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[9] ),
        .I5(sext_ln293_reg_1796[9]),
        .O(\and_ln406_reg_1947[0]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_62 
       (.I0(\j_1_reg_451_reg_n_3_[15] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[15]),
        .I3(sext_ln293_reg_1796[15]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[14]),
        .I5(sext_ln293_reg_1796[14]),
        .O(\and_ln406_reg_1947[0]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_63 
       (.I0(\j_1_reg_451_reg_n_3_[13] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[13]),
        .I3(sext_ln293_reg_1796[13]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[12]),
        .I5(sext_ln293_reg_1796[12]),
        .O(\and_ln406_reg_1947[0]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_64 
       (.I0(\j_1_reg_451_reg_n_3_[11] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[11]),
        .I3(sext_ln293_reg_1796[11]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[10]),
        .I5(sext_ln293_reg_1796[10]),
        .O(\and_ln406_reg_1947[0]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_65 
       (.I0(\j_1_reg_451_reg_n_3_[9] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[9]),
        .I3(sext_ln293_reg_1796[9]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[8]),
        .I5(sext_ln293_reg_1796[8]),
        .O(\and_ln406_reg_1947[0]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_66 
       (.I0(sext_ln293_reg_1796[6]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[6]),
        .I2(add_ln389_reg_1938_reg[7]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[7] ),
        .I5(sext_ln293_reg_1796[7]),
        .O(\and_ln406_reg_1947[0]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_67 
       (.I0(sext_ln293_reg_1796[4]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[4]),
        .I2(add_ln389_reg_1938_reg[5]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[5] ),
        .I5(sext_ln293_reg_1796[5]),
        .O(\and_ln406_reg_1947[0]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \and_ln406_reg_1947[0]_i_68 
       (.I0(sext_ln293_reg_1796[2]),
        .I1(\icmp_ln389_reg_1943[0]_i_83_n_3 ),
        .I2(add_ln389_reg_1938_reg[3]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[3] ),
        .I5(sext_ln293_reg_1796[3]),
        .O(\and_ln406_reg_1947[0]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'h8F888FFF08000888)) 
    \and_ln406_reg_1947[0]_i_69 
       (.I0(\icmp_ln389_reg_1943[0]_i_82_n_3 ),
        .I1(sext_ln293_reg_1796[0]),
        .I2(add_ln389_reg_1938_reg[1]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[1] ),
        .I5(sext_ln293_reg_1796[1]),
        .O(\and_ln406_reg_1947[0]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \and_ln406_reg_1947[0]_i_7 
       (.I0(\j_1_reg_451_reg_n_3_[56] ),
        .I1(add_ln389_reg_1938_reg[56]),
        .I2(add_ln389_reg_1938_reg[57]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[57] ),
        .I5(sext_ln293_reg_1796[32]),
        .O(\and_ln406_reg_1947[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_70 
       (.I0(\j_1_reg_451_reg_n_3_[7] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[7]),
        .I3(sext_ln293_reg_1796[7]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[6]),
        .I5(sext_ln293_reg_1796[6]),
        .O(\and_ln406_reg_1947[0]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_71 
       (.I0(\j_1_reg_451_reg_n_3_[5] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[5]),
        .I3(sext_ln293_reg_1796[5]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[4]),
        .I5(sext_ln293_reg_1796[4]),
        .O(\and_ln406_reg_1947[0]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \and_ln406_reg_1947[0]_i_72 
       (.I0(\j_1_reg_451_reg_n_3_[3] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[3]),
        .I3(sext_ln293_reg_1796[3]),
        .I4(\icmp_ln389_reg_1943[0]_i_83_n_3 ),
        .I5(sext_ln293_reg_1796[2]),
        .O(\and_ln406_reg_1947[0]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'h0000E21DE21D0000)) 
    \and_ln406_reg_1947[0]_i_73 
       (.I0(\j_1_reg_451_reg_n_3_[1] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[1]),
        .I3(sext_ln293_reg_1796[1]),
        .I4(\icmp_ln389_reg_1943[0]_i_82_n_3 ),
        .I5(sext_ln293_reg_1796[0]),
        .O(\and_ln406_reg_1947[0]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hA808A10108580151)) 
    \and_ln406_reg_1947[0]_i_8 
       (.I0(sext_ln293_reg_1796[32]),
        .I1(\j_1_reg_451_reg_n_3_[63] ),
        .I2(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I3(add_ln389_reg_1938_reg[63]),
        .I4(\j_1_reg_451_reg_n_3_[62] ),
        .I5(add_ln389_reg_1938_reg[62]),
        .O(\and_ln406_reg_1947[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \and_ln406_reg_1947[0]_i_9 
       (.I0(\j_1_reg_451_reg_n_3_[61] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[61]),
        .I3(sext_ln293_reg_1796[32]),
        .I4(\j_1_reg_451_reg_n_3_[60] ),
        .I5(add_ln389_reg_1938_reg[60]),
        .O(\and_ln406_reg_1947[0]_i_9_n_3 ));
  FDRE \and_ln406_reg_1947_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(and_ln406_reg_1947),
        .Q(and_ln406_reg_1947_pp1_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/and_ln406_reg_1947_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/and_ln406_reg_1947_pp1_iter5_reg_reg[0]_srl4 " *) 
  SRL16E \and_ln406_reg_1947_pp1_iter5_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln406_reg_1947_pp1_iter1_reg),
        .Q(\and_ln406_reg_1947_pp1_iter5_reg_reg[0]_srl4_n_3 ));
  FDRE \and_ln406_reg_1947_pp1_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\and_ln406_reg_1947_pp1_iter5_reg_reg[0]_srl4_n_3 ),
        .Q(and_ln406_reg_1947_pp1_iter6_reg),
        .R(1'b0));
  FDRE \and_ln406_reg_1947_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln406_reg_1947[0]_i_1_n_3 ),
        .Q(and_ln406_reg_1947),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln406_reg_1947_reg[0]_i_12 
       (.CI(\and_ln406_reg_1947_reg[0]_i_21_n_3 ),
        .CO({\and_ln406_reg_1947_reg[0]_i_12_n_3 ,\and_ln406_reg_1947_reg[0]_i_12_n_4 ,\and_ln406_reg_1947_reg[0]_i_12_n_5 ,\and_ln406_reg_1947_reg[0]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\and_ln406_reg_1947[0]_i_22_n_3 ,\and_ln406_reg_1947[0]_i_23_n_3 ,\and_ln406_reg_1947[0]_i_24_n_3 ,\and_ln406_reg_1947[0]_i_25_n_3 }),
        .O(\NLW_and_ln406_reg_1947_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\and_ln406_reg_1947[0]_i_26_n_3 ,\and_ln406_reg_1947[0]_i_27_n_3 ,\and_ln406_reg_1947[0]_i_28_n_3 ,\and_ln406_reg_1947[0]_i_29_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln406_reg_1947_reg[0]_i_2 
       (.CI(\and_ln406_reg_1947_reg[0]_i_3_n_3 ),
        .CO({icmp_ln408_fu_1053_p2,\and_ln406_reg_1947_reg[0]_i_2_n_4 ,\and_ln406_reg_1947_reg[0]_i_2_n_5 ,\and_ln406_reg_1947_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\and_ln406_reg_1947[0]_i_4_n_3 ,\and_ln406_reg_1947[0]_i_5_n_3 ,\and_ln406_reg_1947[0]_i_6_n_3 ,\and_ln406_reg_1947[0]_i_7_n_3 }),
        .O(\NLW_and_ln406_reg_1947_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\and_ln406_reg_1947[0]_i_8_n_3 ,\and_ln406_reg_1947[0]_i_9_n_3 ,\and_ln406_reg_1947[0]_i_10_n_3 ,\and_ln406_reg_1947[0]_i_11_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln406_reg_1947_reg[0]_i_21 
       (.CI(\and_ln406_reg_1947_reg[0]_i_30_n_3 ),
        .CO({\and_ln406_reg_1947_reg[0]_i_21_n_3 ,\and_ln406_reg_1947_reg[0]_i_21_n_4 ,\and_ln406_reg_1947_reg[0]_i_21_n_5 ,\and_ln406_reg_1947_reg[0]_i_21_n_6 }),
        .CYINIT(1'b0),
        .DI({\and_ln406_reg_1947[0]_i_31_n_3 ,\and_ln406_reg_1947[0]_i_32_n_3 ,\and_ln406_reg_1947[0]_i_33_n_3 ,\and_ln406_reg_1947[0]_i_34_n_3 }),
        .O(\NLW_and_ln406_reg_1947_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\and_ln406_reg_1947[0]_i_35_n_3 ,\and_ln406_reg_1947[0]_i_36_n_3 ,\and_ln406_reg_1947[0]_i_37_n_3 ,\and_ln406_reg_1947[0]_i_38_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln406_reg_1947_reg[0]_i_3 
       (.CI(\and_ln406_reg_1947_reg[0]_i_12_n_3 ),
        .CO({\and_ln406_reg_1947_reg[0]_i_3_n_3 ,\and_ln406_reg_1947_reg[0]_i_3_n_4 ,\and_ln406_reg_1947_reg[0]_i_3_n_5 ,\and_ln406_reg_1947_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\and_ln406_reg_1947[0]_i_13_n_3 ,\and_ln406_reg_1947[0]_i_14_n_3 ,\and_ln406_reg_1947[0]_i_15_n_3 ,\and_ln406_reg_1947[0]_i_16_n_3 }),
        .O(\NLW_and_ln406_reg_1947_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\and_ln406_reg_1947[0]_i_17_n_3 ,\and_ln406_reg_1947[0]_i_18_n_3 ,\and_ln406_reg_1947[0]_i_19_n_3 ,\and_ln406_reg_1947[0]_i_20_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln406_reg_1947_reg[0]_i_30 
       (.CI(\and_ln406_reg_1947_reg[0]_i_39_n_3 ),
        .CO({\and_ln406_reg_1947_reg[0]_i_30_n_3 ,\and_ln406_reg_1947_reg[0]_i_30_n_4 ,\and_ln406_reg_1947_reg[0]_i_30_n_5 ,\and_ln406_reg_1947_reg[0]_i_30_n_6 }),
        .CYINIT(1'b0),
        .DI({\and_ln406_reg_1947[0]_i_40_n_3 ,\and_ln406_reg_1947[0]_i_41_n_3 ,\and_ln406_reg_1947[0]_i_42_n_3 ,\and_ln406_reg_1947[0]_i_43_n_3 }),
        .O(\NLW_and_ln406_reg_1947_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S({\and_ln406_reg_1947[0]_i_44_n_3 ,\and_ln406_reg_1947[0]_i_45_n_3 ,\and_ln406_reg_1947[0]_i_46_n_3 ,\and_ln406_reg_1947[0]_i_47_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln406_reg_1947_reg[0]_i_39 
       (.CI(\and_ln406_reg_1947_reg[0]_i_48_n_3 ),
        .CO({\and_ln406_reg_1947_reg[0]_i_39_n_3 ,\and_ln406_reg_1947_reg[0]_i_39_n_4 ,\and_ln406_reg_1947_reg[0]_i_39_n_5 ,\and_ln406_reg_1947_reg[0]_i_39_n_6 }),
        .CYINIT(1'b0),
        .DI({\and_ln406_reg_1947[0]_i_49_n_3 ,\and_ln406_reg_1947[0]_i_50_n_3 ,\and_ln406_reg_1947[0]_i_51_n_3 ,\and_ln406_reg_1947[0]_i_52_n_3 }),
        .O(\NLW_and_ln406_reg_1947_reg[0]_i_39_O_UNCONNECTED [3:0]),
        .S({\and_ln406_reg_1947[0]_i_53_n_3 ,\and_ln406_reg_1947[0]_i_54_n_3 ,\and_ln406_reg_1947[0]_i_55_n_3 ,\and_ln406_reg_1947[0]_i_56_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln406_reg_1947_reg[0]_i_48 
       (.CI(\and_ln406_reg_1947_reg[0]_i_57_n_3 ),
        .CO({\and_ln406_reg_1947_reg[0]_i_48_n_3 ,\and_ln406_reg_1947_reg[0]_i_48_n_4 ,\and_ln406_reg_1947_reg[0]_i_48_n_5 ,\and_ln406_reg_1947_reg[0]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({\and_ln406_reg_1947[0]_i_58_n_3 ,\and_ln406_reg_1947[0]_i_59_n_3 ,\and_ln406_reg_1947[0]_i_60_n_3 ,\and_ln406_reg_1947[0]_i_61_n_3 }),
        .O(\NLW_and_ln406_reg_1947_reg[0]_i_48_O_UNCONNECTED [3:0]),
        .S({\and_ln406_reg_1947[0]_i_62_n_3 ,\and_ln406_reg_1947[0]_i_63_n_3 ,\and_ln406_reg_1947[0]_i_64_n_3 ,\and_ln406_reg_1947[0]_i_65_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln406_reg_1947_reg[0]_i_57 
       (.CI(1'b0),
        .CO({\and_ln406_reg_1947_reg[0]_i_57_n_3 ,\and_ln406_reg_1947_reg[0]_i_57_n_4 ,\and_ln406_reg_1947_reg[0]_i_57_n_5 ,\and_ln406_reg_1947_reg[0]_i_57_n_6 }),
        .CYINIT(1'b0),
        .DI({\and_ln406_reg_1947[0]_i_66_n_3 ,\and_ln406_reg_1947[0]_i_67_n_3 ,\and_ln406_reg_1947[0]_i_68_n_3 ,\and_ln406_reg_1947[0]_i_69_n_3 }),
        .O(\NLW_and_ln406_reg_1947_reg[0]_i_57_O_UNCONNECTED [3:0]),
        .S({\and_ln406_reg_1947[0]_i_70_n_3 ,\and_ln406_reg_1947[0]_i_71_n_3 ,\and_ln406_reg_1947[0]_i_72_n_3 ,\and_ln406_reg_1947[0]_i_73_n_3 }));
  LUT6 #(
    .INIT(64'hFFF8FFFF00080000)) 
    \and_ln486_reg_1981[0]_i_1 
       (.I0(icmp_ln870_3_fu_1134_p2),
        .I1(icmp_ln489_reg_1951),
        .I2(\slt_reg_1869_reg_n_3_[0] ),
        .I3(and_ln487_fu_1129_p2),
        .I4(grp_fu_1630_ce),
        .I5(and_ln486_reg_1981),
        .O(\and_ln486_reg_1981[0]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln486_reg_1981[0]_i_10 
       (.I0(op2_assign_1_reg_1895[20]),
        .I1(op2_assign_1_reg_1895[19]),
        .I2(op2_assign_1_reg_1895[18]),
        .O(\and_ln486_reg_1981[0]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \and_ln486_reg_1981[0]_i_11 
       (.I0(op2_assign_1_reg_1895[17]),
        .I1(\ret_V_16_reg_1961_reg[15]_i_1_n_7 ),
        .I2(op2_assign_1_reg_1895[15]),
        .I3(op2_assign_1_reg_1895[16]),
        .I4(\ret_V_16_reg_1961_reg[16]_i_1_n_10 ),
        .O(\and_ln486_reg_1981[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \and_ln486_reg_1981[0]_i_12 
       (.I0(\ret_V_16_reg_1961_reg[15]_i_1_n_9 ),
        .I1(op2_assign_1_reg_1895[13]),
        .I2(\ret_V_16_reg_1961_reg[15]_i_1_n_10 ),
        .I3(op2_assign_1_reg_1895[12]),
        .I4(op2_assign_1_reg_1895[14]),
        .I5(\ret_V_16_reg_1961_reg[15]_i_1_n_8 ),
        .O(\and_ln486_reg_1981[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \and_ln486_reg_1981[0]_i_13 
       (.I0(\ret_V_16_reg_1961_reg[11]_i_1_n_8 ),
        .I1(op2_assign_1_reg_1895[10]),
        .I2(\ret_V_16_reg_1961_reg[11]_i_1_n_9 ),
        .I3(op2_assign_1_reg_1895[9]),
        .I4(op2_assign_1_reg_1895[11]),
        .I5(\ret_V_16_reg_1961_reg[11]_i_1_n_7 ),
        .O(\and_ln486_reg_1981[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \and_ln486_reg_1981[0]_i_14 
       (.I0(\ret_V_16_reg_1961_reg[7]_i_1_n_7 ),
        .I1(op2_assign_1_reg_1895[7]),
        .I2(\ret_V_16_reg_1961_reg[7]_i_1_n_8 ),
        .I3(op2_assign_1_reg_1895[6]),
        .I4(op2_assign_1_reg_1895[8]),
        .I5(\ret_V_16_reg_1961_reg[11]_i_1_n_10 ),
        .O(\and_ln486_reg_1981[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \and_ln486_reg_1981[0]_i_15 
       (.I0(\ret_V_16_reg_1961_reg[7]_i_1_n_10 ),
        .I1(op2_assign_1_reg_1895[4]),
        .I2(\ret_V_16_reg_1961_reg[3]_i_1_n_7 ),
        .I3(op2_assign_1_reg_1895[3]),
        .I4(op2_assign_1_reg_1895[5]),
        .I5(\ret_V_16_reg_1961_reg[7]_i_1_n_9 ),
        .O(\and_ln486_reg_1981[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \and_ln486_reg_1981[0]_i_16 
       (.I0(\ret_V_16_reg_1961_reg[3]_i_1_n_9 ),
        .I1(op2_assign_1_reg_1895[1]),
        .I2(\ret_V_16_reg_1961_reg[3]_i_1_n_10 ),
        .I3(op2_assign_1_reg_1895[0]),
        .I4(op2_assign_1_reg_1895[2]),
        .I5(\ret_V_16_reg_1961_reg[3]_i_1_n_8 ),
        .O(\and_ln486_reg_1981[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln486_reg_1981[0]_i_3 
       (.I0(icmp_ln870_2_fu_1124_p2),
        .I1(cmp277_reg_1889),
        .O(and_ln487_fu_1129_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln486_reg_1981[0]_i_5 
       (.I0(op2_assign_1_reg_1895[31]),
        .I1(op2_assign_1_reg_1895[30]),
        .O(\and_ln486_reg_1981[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln486_reg_1981[0]_i_6 
       (.I0(op2_assign_1_reg_1895[29]),
        .I1(op2_assign_1_reg_1895[28]),
        .I2(op2_assign_1_reg_1895[27]),
        .O(\and_ln486_reg_1981[0]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln486_reg_1981[0]_i_7 
       (.I0(op2_assign_1_reg_1895[26]),
        .I1(op2_assign_1_reg_1895[25]),
        .I2(op2_assign_1_reg_1895[24]),
        .O(\and_ln486_reg_1981[0]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln486_reg_1981[0]_i_9 
       (.I0(op2_assign_1_reg_1895[23]),
        .I1(op2_assign_1_reg_1895[22]),
        .I2(op2_assign_1_reg_1895[21]),
        .O(\and_ln486_reg_1981[0]_i_9_n_3 ));
  FDRE \and_ln486_reg_1981_pp1_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(and_ln486_reg_1981_pp1_iter9_reg),
        .Q(and_ln486_reg_1981_pp1_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/and_ln486_reg_1981_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/and_ln486_reg_1981_pp1_iter14_reg_reg[0]_srl4 " *) 
  SRL16E \and_ln486_reg_1981_pp1_iter14_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln486_reg_1981_pp1_iter10_reg),
        .Q(\and_ln486_reg_1981_pp1_iter14_reg_reg[0]_srl4_n_3 ));
  FDRE \and_ln486_reg_1981_pp1_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\and_ln486_reg_1981_pp1_iter14_reg_reg[0]_srl4_n_3 ),
        .Q(and_ln486_reg_1981_pp1_iter15_reg),
        .R(1'b0));
  FDRE \and_ln486_reg_1981_pp1_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(and_ln486_reg_1981_pp1_iter15_reg),
        .Q(and_ln486_reg_1981_pp1_iter16_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/and_ln486_reg_1981_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/and_ln486_reg_1981_pp1_iter6_reg_reg[0]_srl5 " *) 
  SRL16E \and_ln486_reg_1981_pp1_iter6_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln486_reg_1981),
        .Q(\and_ln486_reg_1981_pp1_iter6_reg_reg[0]_srl5_n_3 ));
  FDRE \and_ln486_reg_1981_pp1_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\and_ln486_reg_1981_pp1_iter6_reg_reg[0]_srl5_n_3 ),
        .Q(and_ln486_reg_1981_pp1_iter7_reg),
        .R(1'b0));
  FDRE \and_ln486_reg_1981_pp1_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(and_ln486_reg_1981_pp1_iter7_reg),
        .Q(and_ln486_reg_1981_pp1_iter8_reg),
        .R(1'b0));
  FDRE \and_ln486_reg_1981_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(and_ln486_reg_1981_pp1_iter8_reg),
        .Q(and_ln486_reg_1981_pp1_iter9_reg),
        .R(1'b0));
  FDRE \and_ln486_reg_1981_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln486_reg_1981[0]_i_1_n_3 ),
        .Q(and_ln486_reg_1981),
        .R(1'b0));
  CARRY4 \and_ln486_reg_1981_reg[0]_i_2 
       (.CI(\and_ln486_reg_1981_reg[0]_i_4_n_3 ),
        .CO({\NLW_and_ln486_reg_1981_reg[0]_i_2_CO_UNCONNECTED [3],icmp_ln870_3_fu_1134_p2,\and_ln486_reg_1981_reg[0]_i_2_n_5 ,\and_ln486_reg_1981_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln486_reg_1981_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\and_ln486_reg_1981[0]_i_5_n_3 ,\and_ln486_reg_1981[0]_i_6_n_3 ,\and_ln486_reg_1981[0]_i_7_n_3 }));
  CARRY4 \and_ln486_reg_1981_reg[0]_i_4 
       (.CI(\and_ln486_reg_1981_reg[0]_i_8_n_3 ),
        .CO({\and_ln486_reg_1981_reg[0]_i_4_n_3 ,\and_ln486_reg_1981_reg[0]_i_4_n_4 ,\and_ln486_reg_1981_reg[0]_i_4_n_5 ,\and_ln486_reg_1981_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln486_reg_1981_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\and_ln486_reg_1981[0]_i_9_n_3 ,\and_ln486_reg_1981[0]_i_10_n_3 ,\and_ln486_reg_1981[0]_i_11_n_3 ,\and_ln486_reg_1981[0]_i_12_n_3 }));
  CARRY4 \and_ln486_reg_1981_reg[0]_i_8 
       (.CI(1'b0),
        .CO({\and_ln486_reg_1981_reg[0]_i_8_n_3 ,\and_ln486_reg_1981_reg[0]_i_8_n_4 ,\and_ln486_reg_1981_reg[0]_i_8_n_5 ,\and_ln486_reg_1981_reg[0]_i_8_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln486_reg_1981_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\and_ln486_reg_1981[0]_i_13_n_3 ,\and_ln486_reg_1981[0]_i_14_n_3 ,\and_ln486_reg_1981[0]_i_15_n_3 ,\and_ln486_reg_1981[0]_i_16_n_3 }));
  LUT6 #(
    .INIT(64'hFEEEFFFF10000000)) 
    \and_ln487_reg_1977[0]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(\slt_reg_1869_reg_n_3_[0] ),
        .I2(icmp_ln870_2_fu_1124_p2),
        .I3(cmp277_reg_1889),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(and_ln487_reg_1977),
        .O(\and_ln487_reg_1977[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00900009)) 
    \and_ln487_reg_1977[0]_i_10 
       (.I0(\ret_V_16_reg_1961_reg[15]_i_1_n_7 ),
        .I1(op2_assign_reg_1881[15]),
        .I2(op2_assign_reg_1881[16]),
        .I3(op2_assign_reg_1881[17]),
        .I4(\ret_V_16_reg_1961_reg[16]_i_1_n_10 ),
        .O(\and_ln487_reg_1977[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \and_ln487_reg_1977[0]_i_11 
       (.I0(\ret_V_16_reg_1961_reg[15]_i_1_n_9 ),
        .I1(op2_assign_reg_1881[13]),
        .I2(\ret_V_16_reg_1961_reg[15]_i_1_n_10 ),
        .I3(op2_assign_reg_1881[12]),
        .I4(op2_assign_reg_1881[14]),
        .I5(\ret_V_16_reg_1961_reg[15]_i_1_n_8 ),
        .O(\and_ln487_reg_1977[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \and_ln487_reg_1977[0]_i_12 
       (.I0(\ret_V_16_reg_1961_reg[11]_i_1_n_8 ),
        .I1(op2_assign_reg_1881[10]),
        .I2(\ret_V_16_reg_1961_reg[11]_i_1_n_9 ),
        .I3(op2_assign_reg_1881[9]),
        .I4(op2_assign_reg_1881[11]),
        .I5(\ret_V_16_reg_1961_reg[11]_i_1_n_7 ),
        .O(\and_ln487_reg_1977[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \and_ln487_reg_1977[0]_i_13 
       (.I0(\ret_V_16_reg_1961_reg[7]_i_1_n_7 ),
        .I1(op2_assign_reg_1881[7]),
        .I2(\ret_V_16_reg_1961_reg[7]_i_1_n_8 ),
        .I3(op2_assign_reg_1881[6]),
        .I4(op2_assign_reg_1881[8]),
        .I5(\ret_V_16_reg_1961_reg[11]_i_1_n_10 ),
        .O(\and_ln487_reg_1977[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \and_ln487_reg_1977[0]_i_14 
       (.I0(\ret_V_16_reg_1961_reg[7]_i_1_n_10 ),
        .I1(op2_assign_reg_1881[4]),
        .I2(\ret_V_16_reg_1961_reg[3]_i_1_n_7 ),
        .I3(op2_assign_reg_1881[3]),
        .I4(op2_assign_reg_1881[5]),
        .I5(\ret_V_16_reg_1961_reg[7]_i_1_n_9 ),
        .O(\and_ln487_reg_1977[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \and_ln487_reg_1977[0]_i_15 
       (.I0(\ret_V_16_reg_1961_reg[3]_i_1_n_9 ),
        .I1(op2_assign_reg_1881[1]),
        .I2(\ret_V_16_reg_1961_reg[3]_i_1_n_10 ),
        .I3(op2_assign_reg_1881[0]),
        .I4(op2_assign_reg_1881[2]),
        .I5(\ret_V_16_reg_1961_reg[3]_i_1_n_8 ),
        .O(\and_ln487_reg_1977[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln487_reg_1977[0]_i_4 
       (.I0(op2_assign_reg_1881[31]),
        .I1(op2_assign_reg_1881[30]),
        .O(\and_ln487_reg_1977[0]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln487_reg_1977[0]_i_5 
       (.I0(op2_assign_reg_1881[28]),
        .I1(op2_assign_reg_1881[29]),
        .I2(op2_assign_reg_1881[27]),
        .O(\and_ln487_reg_1977[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln487_reg_1977[0]_i_6 
       (.I0(op2_assign_reg_1881[24]),
        .I1(op2_assign_reg_1881[25]),
        .I2(op2_assign_reg_1881[26]),
        .O(\and_ln487_reg_1977[0]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln487_reg_1977[0]_i_8 
       (.I0(op2_assign_reg_1881[22]),
        .I1(op2_assign_reg_1881[23]),
        .I2(op2_assign_reg_1881[21]),
        .O(\and_ln487_reg_1977[0]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln487_reg_1977[0]_i_9 
       (.I0(op2_assign_reg_1881[18]),
        .I1(op2_assign_reg_1881[19]),
        .I2(op2_assign_reg_1881[20]),
        .O(\and_ln487_reg_1977[0]_i_9_n_3 ));
  FDRE \and_ln487_reg_1977_pp1_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(and_ln487_reg_1977_pp1_iter9_reg),
        .Q(and_ln487_reg_1977_pp1_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/and_ln487_reg_1977_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/and_ln487_reg_1977_pp1_iter14_reg_reg[0]_srl4 " *) 
  SRL16E \and_ln487_reg_1977_pp1_iter14_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln487_reg_1977_pp1_iter10_reg),
        .Q(\and_ln487_reg_1977_pp1_iter14_reg_reg[0]_srl4_n_3 ));
  FDRE \and_ln487_reg_1977_pp1_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\and_ln487_reg_1977_pp1_iter14_reg_reg[0]_srl4_n_3 ),
        .Q(and_ln487_reg_1977_pp1_iter15_reg),
        .R(1'b0));
  FDRE \and_ln487_reg_1977_pp1_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(and_ln487_reg_1977_pp1_iter15_reg),
        .Q(and_ln487_reg_1977_pp1_iter16_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/and_ln487_reg_1977_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/and_ln487_reg_1977_pp1_iter6_reg_reg[0]_srl5 " *) 
  SRL16E \and_ln487_reg_1977_pp1_iter6_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln487_reg_1977),
        .Q(\and_ln487_reg_1977_pp1_iter6_reg_reg[0]_srl5_n_3 ));
  FDRE \and_ln487_reg_1977_pp1_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\and_ln487_reg_1977_pp1_iter6_reg_reg[0]_srl5_n_3 ),
        .Q(and_ln487_reg_1977_pp1_iter7_reg),
        .R(1'b0));
  FDRE \and_ln487_reg_1977_pp1_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(and_ln487_reg_1977_pp1_iter7_reg),
        .Q(and_ln487_reg_1977_pp1_iter8_reg),
        .R(1'b0));
  FDRE \and_ln487_reg_1977_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(and_ln487_reg_1977_pp1_iter8_reg),
        .Q(and_ln487_reg_1977_pp1_iter9_reg),
        .R(1'b0));
  FDRE \and_ln487_reg_1977_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln487_reg_1977[0]_i_1_n_3 ),
        .Q(and_ln487_reg_1977),
        .R(1'b0));
  CARRY4 \and_ln487_reg_1977_reg[0]_i_2 
       (.CI(\and_ln487_reg_1977_reg[0]_i_3_n_3 ),
        .CO({\NLW_and_ln487_reg_1977_reg[0]_i_2_CO_UNCONNECTED [3],icmp_ln870_2_fu_1124_p2,\and_ln487_reg_1977_reg[0]_i_2_n_5 ,\and_ln487_reg_1977_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln487_reg_1977_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\and_ln487_reg_1977[0]_i_4_n_3 ,\and_ln487_reg_1977[0]_i_5_n_3 ,\and_ln487_reg_1977[0]_i_6_n_3 }));
  CARRY4 \and_ln487_reg_1977_reg[0]_i_3 
       (.CI(\and_ln487_reg_1977_reg[0]_i_7_n_3 ),
        .CO({\and_ln487_reg_1977_reg[0]_i_3_n_3 ,\and_ln487_reg_1977_reg[0]_i_3_n_4 ,\and_ln487_reg_1977_reg[0]_i_3_n_5 ,\and_ln487_reg_1977_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln487_reg_1977_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\and_ln487_reg_1977[0]_i_8_n_3 ,\and_ln487_reg_1977[0]_i_9_n_3 ,\and_ln487_reg_1977[0]_i_10_n_3 ,\and_ln487_reg_1977[0]_i_11_n_3 }));
  CARRY4 \and_ln487_reg_1977_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\and_ln487_reg_1977_reg[0]_i_7_n_3 ,\and_ln487_reg_1977_reg[0]_i_7_n_4 ,\and_ln487_reg_1977_reg[0]_i_7_n_5 ,\and_ln487_reg_1977_reg[0]_i_7_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln487_reg_1977_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\and_ln487_reg_1977[0]_i_12_n_3 ,\and_ln487_reg_1977[0]_i_13_n_3 ,\and_ln487_reg_1977[0]_i_14_n_3 ,\and_ln487_reg_1977[0]_i_15_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h550C)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .I1(ap_CS_fsm_state9),
        .I2(icmp_ln382_reg_1865),
        .I3(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(\ap_CS_fsm_reg[7]_0 ),
        .I1(\mOutPtr_reg[0] [0]),
        .I2(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(cmp7515_reg_1816),
        .I1(ap_CS_fsm_state15),
        .O(ap_NS_fsm[14]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(ap_NS_fsm192_out),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_CS_fsm_state17),
        .O(ap_NS_fsm[16]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(ap_NS_fsm192_out),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(cmp7515_reg_1816),
        .I3(ap_CS_fsm_state15),
        .O(ap_NS_fsm[17]));
  LUT6 #(
    .INIT(64'hFFFFFF3FFFFF5515)) 
    \ap_CS_fsm[17]_i_2 
       (.I0(ap_enable_reg_pp1_iter17_reg_n_3),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_condition_pp1_exit_iter0_state18),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(ap_block_pp1_stage0_11001),
        .I5(ap_enable_reg_pp1_iter16),
        .O(ap_NS_fsm192_out));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(\ap_CS_fsm[1]_i_2__1_n_3 ),
        .I3(\ap_CS_fsm[1]_i_3__0_n_3 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I1(\mOutPtr_reg[0] [0]),
        .I2(\ap_CS_fsm_reg[7]_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(\ap_CS_fsm[1]_i_4__0_n_3 ),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state7),
        .O(\ap_CS_fsm[1]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(\ap_CS_fsm[1]_i_5__0_n_3 ),
        .I1(ap_block_pp0_stage0_11001),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_state36),
        .I5(ap_CS_fsm_state4),
        .O(\ap_CS_fsm[1]_i_3__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hDD0DFFFF)) 
    \ap_CS_fsm[1]_i_3__1 
       (.I0(ap_CS_fsm_state9),
        .I1(icmp_ln382_reg_1865),
        .I2(ap_CS_fsm_state1),
        .I3(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .I4(\mOutPtr_reg[0] [1]),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_4__0 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state6),
        .O(\ap_CS_fsm[1]_i_4__0_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_5__0 
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state13),
        .I3(\ap_CS_fsm_reg_n_3_[12] ),
        .O(\ap_CS_fsm[1]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(indvar_flatten_reg_371_reg[16]),
        .I1(tmp_reg_1703[16]),
        .I2(indvar_flatten_reg_371_reg[15]),
        .I3(tmp_reg_1703[15]),
        .I4(tmp_reg_1703[17]),
        .I5(indvar_flatten_reg_371_reg[17]),
        .O(\ap_CS_fsm[2]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(indvar_flatten_reg_371_reg[13]),
        .I1(tmp_reg_1703[13]),
        .I2(indvar_flatten_reg_371_reg[12]),
        .I3(tmp_reg_1703[12]),
        .I4(tmp_reg_1703[14]),
        .I5(indvar_flatten_reg_371_reg[14]),
        .O(\ap_CS_fsm[2]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(indvar_flatten_reg_371_reg[10]),
        .I1(tmp_reg_1703[10]),
        .I2(indvar_flatten_reg_371_reg[9]),
        .I3(tmp_reg_1703[9]),
        .I4(tmp_reg_1703[11]),
        .I5(indvar_flatten_reg_371_reg[11]),
        .O(\ap_CS_fsm[2]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(indvar_flatten_reg_371_reg[7]),
        .I1(tmp_reg_1703[7]),
        .I2(indvar_flatten_reg_371_reg[6]),
        .I3(tmp_reg_1703[6]),
        .I4(tmp_reg_1703[8]),
        .I5(indvar_flatten_reg_371_reg[8]),
        .O(\ap_CS_fsm[2]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(indvar_flatten_reg_371_reg[4]),
        .I1(tmp_reg_1703[4]),
        .I2(indvar_flatten_reg_371_reg[3]),
        .I3(tmp_reg_1703[3]),
        .I4(tmp_reg_1703[5]),
        .I5(indvar_flatten_reg_371_reg[5]),
        .O(\ap_CS_fsm[2]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(indvar_flatten_reg_371_reg[0]),
        .I1(indvar_flatten_reg_371_reg[1]),
        .I2(tmp_reg_1703[1]),
        .I3(tmp_reg_1703[2]),
        .I4(indvar_flatten_reg_371_reg[2]),
        .O(\ap_CS_fsm[2]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h8888808800000000)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(in_mat_data_empty_n),
        .I5(ap_condition_pp0_exit_iter0_state2),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(indvar_flatten_reg_371_reg[31]),
        .I1(tmp_reg_1703[31]),
        .I2(indvar_flatten_reg_371_reg[30]),
        .I3(tmp_reg_1703[30]),
        .I4(tmp_reg_1703[32]),
        .I5(indvar_flatten_reg_371_reg[32]),
        .O(\ap_CS_fsm[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(indvar_flatten_reg_371_reg[28]),
        .I1(tmp_reg_1703[28]),
        .I2(indvar_flatten_reg_371_reg[27]),
        .I3(tmp_reg_1703[27]),
        .I4(tmp_reg_1703[29]),
        .I5(indvar_flatten_reg_371_reg[29]),
        .O(\ap_CS_fsm[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(indvar_flatten_reg_371_reg[25]),
        .I1(tmp_reg_1703[25]),
        .I2(indvar_flatten_reg_371_reg[24]),
        .I3(tmp_reg_1703[24]),
        .I4(tmp_reg_1703[26]),
        .I5(indvar_flatten_reg_371_reg[26]),
        .O(\ap_CS_fsm[2]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(indvar_flatten_reg_371_reg[22]),
        .I1(tmp_reg_1703[22]),
        .I2(indvar_flatten_reg_371_reg[21]),
        .I3(tmp_reg_1703[21]),
        .I4(tmp_reg_1703[23]),
        .I5(indvar_flatten_reg_371_reg[23]),
        .O(\ap_CS_fsm[2]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(indvar_flatten_reg_371_reg[19]),
        .I1(tmp_reg_1703[19]),
        .I2(indvar_flatten_reg_371_reg[18]),
        .I3(tmp_reg_1703[18]),
        .I4(tmp_reg_1703[20]),
        .I5(indvar_flatten_reg_371_reg[20]),
        .O(\ap_CS_fsm[2]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state36),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(icmp_ln382_reg_1865),
        .I1(ap_CS_fsm_state9),
        .O(ap_NS_fsm[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(\ap_CS_fsm_reg_n_3_[12] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[12] ),
        .Q(ap_CS_fsm_state15),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state16),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state36),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_3_n_3 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED [3],ap_condition_pp0_exit_iter0_state2,\ap_CS_fsm_reg[2]_i_2_n_5 ,\ap_CS_fsm_reg[2]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[2]_i_4_n_3 ,\ap_CS_fsm[2]_i_5_n_3 ,\ap_CS_fsm[2]_i_6_n_3 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3 
       (.CI(\ap_CS_fsm_reg[2]_i_7_n_3 ),
        .CO({\ap_CS_fsm_reg[2]_i_3_n_3 ,\ap_CS_fsm_reg[2]_i_3_n_4 ,\ap_CS_fsm_reg[2]_i_3_n_5 ,\ap_CS_fsm_reg[2]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_8_n_3 ,\ap_CS_fsm[2]_i_9_n_3 ,\ap_CS_fsm[2]_i_10_n_3 ,\ap_CS_fsm[2]_i_11_n_3 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_7_n_3 ,\ap_CS_fsm_reg[2]_i_7_n_4 ,\ap_CS_fsm_reg[2]_i_7_n_5 ,\ap_CS_fsm_reg[2]_i_7_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_12_n_3 ,\ap_CS_fsm[2]_i_13_n_3 ,\ap_CS_fsm[2]_i_14_n_3 ,\ap_CS_fsm[2]_i_15_n_3 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state10),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_state1),
        .I2(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .I3(ap_rst_n),
        .I4(p_76_in),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(in_mat_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .O(p_76_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A0000000A0C0C0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm178_out),
        .I4(ap_block_pp0_stage0_11001),
        .I5(ap_condition_pp0_exit_iter0_state2),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_CS_fsm_state1),
        .I1(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .O(ap_NS_fsm178_out));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp0_iter1_i_3
       (.I0(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(in_mat_data_empty_n),
        .O(ap_block_pp0_stage0_11001));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_state17),
        .I2(ap_rst_n),
        .I3(grp_fu_1630_ce),
        .I4(ap_condition_pp1_exit_iter0_state18),
        .O(ap_enable_reg_pp1_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter9),
        .Q(ap_enable_reg_pp1_iter10),
        .R(SS));
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ap_enable_reg_pp1_iter14_reg_srl4___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter5_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp1_iter14_reg_srl4___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter5_reg_r
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp1_iter10),
        .Q(ap_enable_reg_pp1_iter14_reg_srl4___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter5_reg_r_n_3));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter15_reg_gate
       (.I0(ap_enable_reg_pp1_iter15_reg_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter6_reg_r_n_3),
        .I1(ap_enable_reg_pp1_iter6_reg_r_n_3),
        .O(ap_enable_reg_pp1_iter15_reg_gate_n_3));
  FDRE ap_enable_reg_pp1_iter15_reg_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter6_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter14_reg_srl4___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter5_reg_r_n_3),
        .Q(ap_enable_reg_pp1_iter15_reg_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter6_reg_r_n_3),
        .R(1'b0));
  FDRE ap_enable_reg_pp1_iter16_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter15_reg_gate_n_3),
        .Q(ap_enable_reg_pp1_iter16),
        .R(SS));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp1_iter17_i_1
       (.I0(ap_enable_reg_pp1_iter16),
        .I1(ap_enable_reg_pp1_iter17_reg_n_3),
        .I2(ap_rst_n),
        .I3(ap_block_pp1_stage0_11001),
        .I4(ap_CS_fsm_state17),
        .O(ap_enable_reg_pp1_iter17_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter17_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter17_i_1_n_3),
        .Q(ap_enable_reg_pp1_iter17_reg_n_3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(ap_rst_n),
        .I3(ap_condition_pp1_exit_iter0_state18),
        .I4(ap_block_pp1_stage0_11001),
        .O(ap_enable_reg_pp1_iter1_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_3),
        .Q(ap_enable_reg_pp1_iter1_reg_n_3),
        .R(1'b0));
  FDRE ap_enable_reg_pp1_iter2_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(1'b1),
        .Q(ap_enable_reg_pp1_iter2_reg_r_n_3),
        .R(SS));
  FDRE ap_enable_reg_pp1_iter3_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter2_reg_r_n_3),
        .Q(ap_enable_reg_pp1_iter3_reg_r_n_3),
        .R(SS));
  FDRE ap_enable_reg_pp1_iter4_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter3_reg_r_n_3),
        .Q(ap_enable_reg_pp1_iter4_reg_r_n_3),
        .R(SS));
  FDRE ap_enable_reg_pp1_iter5_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter4_reg_r_n_3),
        .Q(ap_enable_reg_pp1_iter5_reg_r_n_3),
        .R(SS));
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ap_enable_reg_pp1_iter5_reg_srl4___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter5_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp1_iter5_reg_srl4___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter5_reg_r
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp1_iter1_reg_n_3),
        .Q(ap_enable_reg_pp1_iter5_reg_srl4___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter5_reg_r_n_3));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter6_reg_gate
       (.I0(ap_enable_reg_pp1_iter6_reg_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter6_reg_r_n_3),
        .I1(ap_enable_reg_pp1_iter6_reg_r_n_3),
        .O(ap_enable_reg_pp1_iter6_reg_gate_n_3));
  FDRE ap_enable_reg_pp1_iter6_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter5_reg_r_n_3),
        .Q(ap_enable_reg_pp1_iter6_reg_r_n_3),
        .R(SS));
  FDRE ap_enable_reg_pp1_iter6_reg_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter6_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter5_reg_srl4___resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter5_reg_r_n_3),
        .Q(ap_enable_reg_pp1_iter6_reg_resize_1_0_128_128_32_32_1_2_U0_grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_enable_reg_pp1_iter6_reg_r_n_3),
        .R(1'b0));
  FDRE ap_enable_reg_pp1_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter6_reg_gate_n_3),
        .Q(ap_enable_reg_pp1_iter7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter7),
        .Q(ap_enable_reg_pp1_iter8_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter8_reg_0),
        .Q(ap_enable_reg_pp1_iter9),
        .R(SS));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(ap_enable_reg_pp1_iter10),
        .O(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546));
  LUT6 #(
    .INIT(64'h2A2AAAAA2AAAAAAA)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_3 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_6_n_3 ),
        .I1(line_buffer_V_1_0_U_n_5),
        .I2(line_buffer_V_1_0_U_n_7),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_7_n_3 ),
        .I4(line_buffer_V_1_0_U_n_6),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_8_n_3 ),
        .O(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_4 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_8_n_3 ),
        .I1(line_buffer_V_1_0_U_n_6),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_7_n_3 ),
        .I3(line_buffer_V_1_0_U_n_7),
        .I4(line_buffer_V_1_0_U_n_5),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_6_n_3 ),
        .O(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_5 
       (.I0(\icmp_ln389_reg_1943_pp1_iter9_reg_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp1_iter10),
        .I2(ap_block_pp1_stage0_11001),
        .I3(line_buffer_V_1_0_U_n_5),
        .I4(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_9_n_3 ),
        .O(p_69_in));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_6 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(ap_enable_reg_pp1_iter10),
        .I2(\icmp_ln389_reg_1943_pp1_iter9_reg_reg_n_3_[0] ),
        .O(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_7 
       (.I0(first_row_index_5_reg_415_reg[1]),
        .I1(first_row_index_5_reg_415_reg[0]),
        .I2(first_row_index_5_reg_415_reg[3]),
        .I3(first_row_index_5_reg_415_reg[2]),
        .O(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_8 
       (.I0(first_row_index_5_reg_415_reg[1]),
        .I1(first_row_index_5_reg_415_reg[0]),
        .I2(first_row_index_5_reg_415_reg[3]),
        .I3(first_row_index_5_reg_415_reg[2]),
        .O(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_9 
       (.I0(line_buffer_V_1_0_U_n_7),
        .I1(first_row_index_5_reg_415_reg[1]),
        .I2(first_row_index_5_reg_415_reg[0]),
        .I3(first_row_index_5_reg_415_reg[3]),
        .I4(first_row_index_5_reg_415_reg[2]),
        .I5(line_buffer_V_1_0_U_n_6),
        .O(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_9_n_3 ));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_28),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_27),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_26),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_25),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_24),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_23),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_22),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_21),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_27),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_26),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_25),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_24),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_23),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_22),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_21),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_20),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_12),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_11),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_10),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_9),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_8),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_7),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_6),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_2_0_U_n_5),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_11),
        .Q(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_10),
        .Q(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_9),
        .Q(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_8),
        .Q(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_7),
        .Q(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_6),
        .Q(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_5),
        .Q(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546),
        .D(line_buffer_V_0_0_U_n_4),
        .Q(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA3000AAAA)) 
    \ap_phi_reg_pp1_iter8_flag_write_reg_478[0]_i_1 
       (.I0(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .I1(\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0_n_3 ),
        .I2(cmp89_reg_1874),
        .I3(and_ln406_reg_1947_pp1_iter6_reg),
        .I4(ap_enable_reg_pp1_iter7),
        .I5(ap_block_pp1_stage0_11001),
        .O(\ap_phi_reg_pp1_iter8_flag_write_reg_478[0]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp1_iter8_flag_write_reg_478_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp1_iter8_flag_write_reg_478[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp277_reg_1889[0]_i_10 
       (.I0(read_rows_count_reg_439[13]),
        .I1(\ynew_reg_1776_reg[63]_0 [13]),
        .I2(read_rows_count_reg_439[12]),
        .I3(\ynew_reg_1776_reg[63]_0 [12]),
        .I4(\ynew_reg_1776_reg[63]_0 [14]),
        .I5(read_rows_count_reg_439[14]),
        .O(\cmp277_reg_1889[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp277_reg_1889[0]_i_11 
       (.I0(read_rows_count_reg_439[10]),
        .I1(\ynew_reg_1776_reg[63]_0 [10]),
        .I2(read_rows_count_reg_439[9]),
        .I3(\ynew_reg_1776_reg[63]_0 [9]),
        .I4(\ynew_reg_1776_reg[63]_0 [11]),
        .I5(read_rows_count_reg_439[11]),
        .O(\cmp277_reg_1889[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp277_reg_1889[0]_i_12 
       (.I0(read_rows_count_reg_439[7]),
        .I1(\ynew_reg_1776_reg[63]_0 [7]),
        .I2(read_rows_count_reg_439[6]),
        .I3(\ynew_reg_1776_reg[63]_0 [6]),
        .I4(\ynew_reg_1776_reg[63]_0 [8]),
        .I5(read_rows_count_reg_439[8]),
        .O(\cmp277_reg_1889[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp277_reg_1889[0]_i_13 
       (.I0(read_rows_count_reg_439[4]),
        .I1(\ynew_reg_1776_reg[63]_0 [4]),
        .I2(read_rows_count_reg_439[3]),
        .I3(\ynew_reg_1776_reg[63]_0 [3]),
        .I4(\ynew_reg_1776_reg[63]_0 [5]),
        .I5(read_rows_count_reg_439[5]),
        .O(\cmp277_reg_1889[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp277_reg_1889[0]_i_14 
       (.I0(read_rows_count_reg_439[1]),
        .I1(\ynew_reg_1776_reg[63]_0 [1]),
        .I2(read_rows_count_reg_439[0]),
        .I3(\ynew_reg_1776_reg[63]_0 [0]),
        .I4(\ynew_reg_1776_reg[63]_0 [2]),
        .I5(read_rows_count_reg_439[2]),
        .O(\cmp277_reg_1889[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp277_reg_1889[0]_i_3 
       (.I0(read_rows_count_reg_439[30]),
        .I1(\ynew_reg_1776_reg[63]_0 [30]),
        .I2(\ynew_reg_1776_reg[63]_0 [31]),
        .I3(read_rows_count_reg_439[31]),
        .O(\cmp277_reg_1889[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp277_reg_1889[0]_i_4 
       (.I0(read_rows_count_reg_439[28]),
        .I1(\ynew_reg_1776_reg[63]_0 [28]),
        .I2(read_rows_count_reg_439[27]),
        .I3(\ynew_reg_1776_reg[63]_0 [27]),
        .I4(\ynew_reg_1776_reg[63]_0 [29]),
        .I5(read_rows_count_reg_439[29]),
        .O(\cmp277_reg_1889[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp277_reg_1889[0]_i_5 
       (.I0(read_rows_count_reg_439[25]),
        .I1(\ynew_reg_1776_reg[63]_0 [25]),
        .I2(read_rows_count_reg_439[24]),
        .I3(\ynew_reg_1776_reg[63]_0 [24]),
        .I4(\ynew_reg_1776_reg[63]_0 [26]),
        .I5(read_rows_count_reg_439[26]),
        .O(\cmp277_reg_1889[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp277_reg_1889[0]_i_7 
       (.I0(read_rows_count_reg_439[22]),
        .I1(\ynew_reg_1776_reg[63]_0 [22]),
        .I2(read_rows_count_reg_439[21]),
        .I3(\ynew_reg_1776_reg[63]_0 [21]),
        .I4(\ynew_reg_1776_reg[63]_0 [23]),
        .I5(read_rows_count_reg_439[23]),
        .O(\cmp277_reg_1889[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp277_reg_1889[0]_i_8 
       (.I0(read_rows_count_reg_439[19]),
        .I1(\ynew_reg_1776_reg[63]_0 [19]),
        .I2(read_rows_count_reg_439[18]),
        .I3(\ynew_reg_1776_reg[63]_0 [18]),
        .I4(\ynew_reg_1776_reg[63]_0 [20]),
        .I5(read_rows_count_reg_439[20]),
        .O(\cmp277_reg_1889[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp277_reg_1889[0]_i_9 
       (.I0(read_rows_count_reg_439[16]),
        .I1(\ynew_reg_1776_reg[63]_0 [16]),
        .I2(read_rows_count_reg_439[15]),
        .I3(\ynew_reg_1776_reg[63]_0 [15]),
        .I4(\ynew_reg_1776_reg[63]_0 [17]),
        .I5(read_rows_count_reg_439[17]),
        .O(\cmp277_reg_1889[0]_i_9_n_3 ));
  FDRE \cmp277_reg_1889_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(cmp277_fu_921_p2),
        .Q(cmp277_reg_1889),
        .R(1'b0));
  CARRY4 \cmp277_reg_1889_reg[0]_i_1 
       (.CI(\cmp277_reg_1889_reg[0]_i_2_n_3 ),
        .CO({\NLW_cmp277_reg_1889_reg[0]_i_1_CO_UNCONNECTED [3],cmp277_fu_921_p2,\cmp277_reg_1889_reg[0]_i_1_n_5 ,\cmp277_reg_1889_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cmp277_reg_1889_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\cmp277_reg_1889[0]_i_3_n_3 ,\cmp277_reg_1889[0]_i_4_n_3 ,\cmp277_reg_1889[0]_i_5_n_3 }));
  CARRY4 \cmp277_reg_1889_reg[0]_i_2 
       (.CI(\cmp277_reg_1889_reg[0]_i_6_n_3 ),
        .CO({\cmp277_reg_1889_reg[0]_i_2_n_3 ,\cmp277_reg_1889_reg[0]_i_2_n_4 ,\cmp277_reg_1889_reg[0]_i_2_n_5 ,\cmp277_reg_1889_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cmp277_reg_1889_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp277_reg_1889[0]_i_7_n_3 ,\cmp277_reg_1889[0]_i_8_n_3 ,\cmp277_reg_1889[0]_i_9_n_3 ,\cmp277_reg_1889[0]_i_10_n_3 }));
  CARRY4 \cmp277_reg_1889_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\cmp277_reg_1889_reg[0]_i_6_n_3 ,\cmp277_reg_1889_reg[0]_i_6_n_4 ,\cmp277_reg_1889_reg[0]_i_6_n_5 ,\cmp277_reg_1889_reg[0]_i_6_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cmp277_reg_1889_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\cmp277_reg_1889[0]_i_11_n_3 ,\cmp277_reg_1889[0]_i_12_n_3 ,\cmp277_reg_1889[0]_i_13_n_3 ,\cmp277_reg_1889[0]_i_14_n_3 }));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_10 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [24]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(Q[24]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [25]),
        .I4(Q[25]),
        .O(\cmp7515_reg_1816[0]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_11 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [22]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(Q[22]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [23]),
        .I4(Q[23]),
        .O(\cmp7515_reg_1816[0]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_12 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [20]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(Q[20]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [21]),
        .I4(Q[21]),
        .O(\cmp7515_reg_1816[0]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_13 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [18]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(Q[18]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [19]),
        .I4(Q[19]),
        .O(\cmp7515_reg_1816[0]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_14 
       (.I0(Q[25]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [25]),
        .I2(Q[24]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [24]),
        .O(\cmp7515_reg_1816[0]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_15 
       (.I0(Q[23]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [23]),
        .I2(Q[22]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [22]),
        .O(\cmp7515_reg_1816[0]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_16 
       (.I0(Q[21]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [21]),
        .I2(Q[20]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [20]),
        .O(\cmp7515_reg_1816[0]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_17 
       (.I0(Q[19]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [19]),
        .I2(Q[18]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [18]),
        .O(\cmp7515_reg_1816[0]_i_17_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_20 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [16]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(Q[16]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [17]),
        .I4(Q[17]),
        .O(\cmp7515_reg_1816[0]_i_20_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_21 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [14]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(Q[14]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [15]),
        .I4(Q[15]),
        .O(\cmp7515_reg_1816[0]_i_21_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_22 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [12]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(Q[12]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [13]),
        .I4(Q[13]),
        .O(\cmp7515_reg_1816[0]_i_22_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_23 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [10]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(Q[10]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [11]),
        .I4(Q[11]),
        .O(\cmp7515_reg_1816[0]_i_23_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_24 
       (.I0(Q[17]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [17]),
        .I2(Q[16]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [16]),
        .O(\cmp7515_reg_1816[0]_i_24_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_25 
       (.I0(Q[15]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [15]),
        .I2(Q[14]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [14]),
        .O(\cmp7515_reg_1816[0]_i_25_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_26 
       (.I0(Q[13]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [13]),
        .I2(Q[12]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [12]),
        .O(\cmp7515_reg_1816[0]_i_26_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_27 
       (.I0(Q[11]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [11]),
        .I2(Q[10]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [10]),
        .O(\cmp7515_reg_1816[0]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_29 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [30]),
        .I1(Q[30]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [31]),
        .I3(Q[31]),
        .O(\cmp7515_reg_1816[0]_i_29_n_3 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \cmp7515_reg_1816[0]_i_3 
       (.I0(Q[30]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [30]),
        .I2(Q[31]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [31]),
        .O(\cmp7515_reg_1816[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_30 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [28]),
        .I1(Q[28]),
        .I2(Q[29]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [29]),
        .O(\cmp7515_reg_1816[0]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_31 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [26]),
        .I1(Q[26]),
        .I2(Q[27]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [27]),
        .O(\cmp7515_reg_1816[0]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_32 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [24]),
        .I1(Q[24]),
        .I2(Q[25]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [25]),
        .O(\cmp7515_reg_1816[0]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_33 
       (.I0(Q[30]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [30]),
        .I2(Q[31]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [31]),
        .O(\cmp7515_reg_1816[0]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_34 
       (.I0(Q[28]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [28]),
        .I2(Q[29]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [29]),
        .O(\cmp7515_reg_1816[0]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_35 
       (.I0(Q[26]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [26]),
        .I2(Q[27]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [27]),
        .O(\cmp7515_reg_1816[0]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_36 
       (.I0(Q[24]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [24]),
        .I2(Q[25]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [25]),
        .O(\cmp7515_reg_1816[0]_i_36_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \cmp7515_reg_1816[0]_i_37 
       (.I0(Q[1]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [1]),
        .I2(Q[0]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [0]),
        .O(\cmp7515_reg_1816[0]_i_37_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_38 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [8]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(Q[8]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [9]),
        .I4(Q[9]),
        .O(\cmp7515_reg_1816[0]_i_38_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_39 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [6]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(Q[6]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [7]),
        .I4(Q[7]),
        .O(\cmp7515_reg_1816[0]_i_39_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_4 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [28]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(Q[28]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [29]),
        .I4(Q[29]),
        .O(\cmp7515_reg_1816[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_40 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [4]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(Q[4]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [5]),
        .I4(Q[5]),
        .O(\cmp7515_reg_1816[0]_i_40_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_41 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [2]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(Q[2]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [3]),
        .I4(Q[3]),
        .O(\cmp7515_reg_1816[0]_i_41_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_42 
       (.I0(Q[9]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [9]),
        .I2(Q[8]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [8]),
        .O(\cmp7515_reg_1816[0]_i_42_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_43 
       (.I0(Q[7]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [7]),
        .I2(Q[6]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [6]),
        .O(\cmp7515_reg_1816[0]_i_43_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_44 
       (.I0(Q[5]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [5]),
        .I2(Q[4]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [4]),
        .O(\cmp7515_reg_1816[0]_i_44_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_45 
       (.I0(Q[3]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [3]),
        .I2(Q[2]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [2]),
        .O(\cmp7515_reg_1816[0]_i_45_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_47 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [22]),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [23]),
        .O(\cmp7515_reg_1816[0]_i_47_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_48 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [20]),
        .I1(Q[20]),
        .I2(Q[21]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [21]),
        .O(\cmp7515_reg_1816[0]_i_48_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_49 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [18]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [19]),
        .O(\cmp7515_reg_1816[0]_i_49_n_3 ));
  LUT5 #(
    .INIT(32'hFFBBFCB8)) 
    \cmp7515_reg_1816[0]_i_5 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [26]),
        .I1(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I2(Q[26]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [27]),
        .I4(Q[27]),
        .O(\cmp7515_reg_1816[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_50 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [16]),
        .I1(Q[16]),
        .I2(Q[17]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [17]),
        .O(\cmp7515_reg_1816[0]_i_50_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_51 
       (.I0(Q[22]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [22]),
        .I2(Q[23]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [23]),
        .O(\cmp7515_reg_1816[0]_i_51_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_52 
       (.I0(Q[20]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [20]),
        .I2(Q[21]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [21]),
        .O(\cmp7515_reg_1816[0]_i_52_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_53 
       (.I0(Q[18]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [18]),
        .I2(Q[19]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [19]),
        .O(\cmp7515_reg_1816[0]_i_53_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_54 
       (.I0(Q[16]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [16]),
        .I2(Q[17]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [17]),
        .O(\cmp7515_reg_1816[0]_i_54_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_56 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [14]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [15]),
        .O(\cmp7515_reg_1816[0]_i_56_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_57 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [13]),
        .O(\cmp7515_reg_1816[0]_i_57_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_58 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [10]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [11]),
        .O(\cmp7515_reg_1816[0]_i_58_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_59 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [8]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [9]),
        .O(\cmp7515_reg_1816[0]_i_59_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_6 
       (.I0(Q[31]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [31]),
        .I2(Q[30]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [30]),
        .O(\cmp7515_reg_1816[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_60 
       (.I0(Q[14]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [14]),
        .I2(Q[15]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [15]),
        .O(\cmp7515_reg_1816[0]_i_60_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_61 
       (.I0(Q[12]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [12]),
        .I2(Q[13]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [13]),
        .O(\cmp7515_reg_1816[0]_i_61_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_62 
       (.I0(Q[10]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [10]),
        .I2(Q[11]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [11]),
        .O(\cmp7515_reg_1816[0]_i_62_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_63 
       (.I0(Q[8]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [8]),
        .I2(Q[9]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [9]),
        .O(\cmp7515_reg_1816[0]_i_63_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_64 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [7]),
        .O(\cmp7515_reg_1816[0]_i_64_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_65 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [5]),
        .O(\cmp7515_reg_1816[0]_i_65_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_66 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [3]),
        .O(\cmp7515_reg_1816[0]_i_66_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp7515_reg_1816[0]_i_67 
       (.I0(\sext_ln382_reg_1845_reg[32]_0 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [1]),
        .O(\cmp7515_reg_1816[0]_i_67_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_68 
       (.I0(Q[6]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [6]),
        .I2(Q[7]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [7]),
        .O(\cmp7515_reg_1816[0]_i_68_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_69 
       (.I0(Q[4]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [4]),
        .I2(Q[5]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [5]),
        .O(\cmp7515_reg_1816[0]_i_69_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_7 
       (.I0(Q[29]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [29]),
        .I2(Q[28]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [28]),
        .O(\cmp7515_reg_1816[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_70 
       (.I0(Q[2]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [2]),
        .I2(Q[3]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [3]),
        .O(\cmp7515_reg_1816[0]_i_70_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp7515_reg_1816[0]_i_71 
       (.I0(Q[0]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [0]),
        .I2(Q[1]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [1]),
        .O(\cmp7515_reg_1816[0]_i_71_n_3 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp7515_reg_1816[0]_i_8 
       (.I0(Q[27]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [27]),
        .I2(Q[26]),
        .I3(\cmp7515_reg_1816_reg[0]_i_18_n_3 ),
        .I4(\sext_ln382_reg_1845_reg[32]_0 [26]),
        .O(\cmp7515_reg_1816[0]_i_8_n_3 ));
  FDRE \cmp7515_reg_1816_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(cmp7515_fu_814_p2),
        .Q(cmp7515_reg_1816),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp7515_reg_1816_reg[0]_i_1 
       (.CI(\cmp7515_reg_1816_reg[0]_i_2_n_3 ),
        .CO({\NLW_cmp7515_reg_1816_reg[0]_i_1_CO_UNCONNECTED [3],cmp7515_fu_814_p2,\cmp7515_reg_1816_reg[0]_i_1_n_5 ,\cmp7515_reg_1816_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\cmp7515_reg_1816[0]_i_3_n_3 ,\cmp7515_reg_1816[0]_i_4_n_3 ,\cmp7515_reg_1816[0]_i_5_n_3 }),
        .O(\NLW_cmp7515_reg_1816_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\cmp7515_reg_1816[0]_i_6_n_3 ,\cmp7515_reg_1816[0]_i_7_n_3 ,\cmp7515_reg_1816[0]_i_8_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp7515_reg_1816_reg[0]_i_18 
       (.CI(\cmp7515_reg_1816_reg[0]_i_28_n_3 ),
        .CO({\cmp7515_reg_1816_reg[0]_i_18_n_3 ,\cmp7515_reg_1816_reg[0]_i_18_n_4 ,\cmp7515_reg_1816_reg[0]_i_18_n_5 ,\cmp7515_reg_1816_reg[0]_i_18_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp7515_reg_1816[0]_i_29_n_3 ,\cmp7515_reg_1816[0]_i_30_n_3 ,\cmp7515_reg_1816[0]_i_31_n_3 ,\cmp7515_reg_1816[0]_i_32_n_3 }),
        .O(\NLW_cmp7515_reg_1816_reg[0]_i_18_O_UNCONNECTED [3:0]),
        .S({\cmp7515_reg_1816[0]_i_33_n_3 ,\cmp7515_reg_1816[0]_i_34_n_3 ,\cmp7515_reg_1816[0]_i_35_n_3 ,\cmp7515_reg_1816[0]_i_36_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp7515_reg_1816_reg[0]_i_19 
       (.CI(1'b0),
        .CO({\cmp7515_reg_1816_reg[0]_i_19_n_3 ,\cmp7515_reg_1816_reg[0]_i_19_n_4 ,\cmp7515_reg_1816_reg[0]_i_19_n_5 ,\cmp7515_reg_1816_reg[0]_i_19_n_6 }),
        .CYINIT(\cmp7515_reg_1816[0]_i_37_n_3 ),
        .DI({\cmp7515_reg_1816[0]_i_38_n_3 ,\cmp7515_reg_1816[0]_i_39_n_3 ,\cmp7515_reg_1816[0]_i_40_n_3 ,\cmp7515_reg_1816[0]_i_41_n_3 }),
        .O(\NLW_cmp7515_reg_1816_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\cmp7515_reg_1816[0]_i_42_n_3 ,\cmp7515_reg_1816[0]_i_43_n_3 ,\cmp7515_reg_1816[0]_i_44_n_3 ,\cmp7515_reg_1816[0]_i_45_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp7515_reg_1816_reg[0]_i_2 
       (.CI(\cmp7515_reg_1816_reg[0]_i_9_n_3 ),
        .CO({\cmp7515_reg_1816_reg[0]_i_2_n_3 ,\cmp7515_reg_1816_reg[0]_i_2_n_4 ,\cmp7515_reg_1816_reg[0]_i_2_n_5 ,\cmp7515_reg_1816_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp7515_reg_1816[0]_i_10_n_3 ,\cmp7515_reg_1816[0]_i_11_n_3 ,\cmp7515_reg_1816[0]_i_12_n_3 ,\cmp7515_reg_1816[0]_i_13_n_3 }),
        .O(\NLW_cmp7515_reg_1816_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp7515_reg_1816[0]_i_14_n_3 ,\cmp7515_reg_1816[0]_i_15_n_3 ,\cmp7515_reg_1816[0]_i_16_n_3 ,\cmp7515_reg_1816[0]_i_17_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp7515_reg_1816_reg[0]_i_28 
       (.CI(\cmp7515_reg_1816_reg[0]_i_46_n_3 ),
        .CO({\cmp7515_reg_1816_reg[0]_i_28_n_3 ,\cmp7515_reg_1816_reg[0]_i_28_n_4 ,\cmp7515_reg_1816_reg[0]_i_28_n_5 ,\cmp7515_reg_1816_reg[0]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp7515_reg_1816[0]_i_47_n_3 ,\cmp7515_reg_1816[0]_i_48_n_3 ,\cmp7515_reg_1816[0]_i_49_n_3 ,\cmp7515_reg_1816[0]_i_50_n_3 }),
        .O(\NLW_cmp7515_reg_1816_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\cmp7515_reg_1816[0]_i_51_n_3 ,\cmp7515_reg_1816[0]_i_52_n_3 ,\cmp7515_reg_1816[0]_i_53_n_3 ,\cmp7515_reg_1816[0]_i_54_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp7515_reg_1816_reg[0]_i_46 
       (.CI(\cmp7515_reg_1816_reg[0]_i_55_n_3 ),
        .CO({\cmp7515_reg_1816_reg[0]_i_46_n_3 ,\cmp7515_reg_1816_reg[0]_i_46_n_4 ,\cmp7515_reg_1816_reg[0]_i_46_n_5 ,\cmp7515_reg_1816_reg[0]_i_46_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp7515_reg_1816[0]_i_56_n_3 ,\cmp7515_reg_1816[0]_i_57_n_3 ,\cmp7515_reg_1816[0]_i_58_n_3 ,\cmp7515_reg_1816[0]_i_59_n_3 }),
        .O(\NLW_cmp7515_reg_1816_reg[0]_i_46_O_UNCONNECTED [3:0]),
        .S({\cmp7515_reg_1816[0]_i_60_n_3 ,\cmp7515_reg_1816[0]_i_61_n_3 ,\cmp7515_reg_1816[0]_i_62_n_3 ,\cmp7515_reg_1816[0]_i_63_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp7515_reg_1816_reg[0]_i_55 
       (.CI(1'b0),
        .CO({\cmp7515_reg_1816_reg[0]_i_55_n_3 ,\cmp7515_reg_1816_reg[0]_i_55_n_4 ,\cmp7515_reg_1816_reg[0]_i_55_n_5 ,\cmp7515_reg_1816_reg[0]_i_55_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp7515_reg_1816[0]_i_64_n_3 ,\cmp7515_reg_1816[0]_i_65_n_3 ,\cmp7515_reg_1816[0]_i_66_n_3 ,\cmp7515_reg_1816[0]_i_67_n_3 }),
        .O(\NLW_cmp7515_reg_1816_reg[0]_i_55_O_UNCONNECTED [3:0]),
        .S({\cmp7515_reg_1816[0]_i_68_n_3 ,\cmp7515_reg_1816[0]_i_69_n_3 ,\cmp7515_reg_1816[0]_i_70_n_3 ,\cmp7515_reg_1816[0]_i_71_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp7515_reg_1816_reg[0]_i_9 
       (.CI(\cmp7515_reg_1816_reg[0]_i_19_n_3 ),
        .CO({\cmp7515_reg_1816_reg[0]_i_9_n_3 ,\cmp7515_reg_1816_reg[0]_i_9_n_4 ,\cmp7515_reg_1816_reg[0]_i_9_n_5 ,\cmp7515_reg_1816_reg[0]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp7515_reg_1816[0]_i_20_n_3 ,\cmp7515_reg_1816[0]_i_21_n_3 ,\cmp7515_reg_1816[0]_i_22_n_3 ,\cmp7515_reg_1816[0]_i_23_n_3 }),
        .O(\NLW_cmp7515_reg_1816_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\cmp7515_reg_1816[0]_i_24_n_3 ,\cmp7515_reg_1816[0]_i_25_n_3 ,\cmp7515_reg_1816[0]_i_26_n_3 ,\cmp7515_reg_1816[0]_i_27_n_3 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp89_reg_1874[0]_i_10 
       (.I0(read_rows_count_reg_439[13]),
        .I1(\ynew_reg_1776_reg[63]_0 [13]),
        .I2(read_rows_count_reg_439[12]),
        .I3(\ynew_reg_1776_reg[63]_0 [12]),
        .I4(\ynew_reg_1776_reg[63]_0 [14]),
        .I5(read_rows_count_reg_439[14]),
        .O(\cmp89_reg_1874[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp89_reg_1874[0]_i_11 
       (.I0(read_rows_count_reg_439[10]),
        .I1(\ynew_reg_1776_reg[63]_0 [10]),
        .I2(read_rows_count_reg_439[9]),
        .I3(\ynew_reg_1776_reg[63]_0 [9]),
        .I4(\ynew_reg_1776_reg[63]_0 [11]),
        .I5(read_rows_count_reg_439[11]),
        .O(\cmp89_reg_1874[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp89_reg_1874[0]_i_12 
       (.I0(read_rows_count_reg_439[7]),
        .I1(\ynew_reg_1776_reg[63]_0 [7]),
        .I2(read_rows_count_reg_439[6]),
        .I3(\ynew_reg_1776_reg[63]_0 [6]),
        .I4(\ynew_reg_1776_reg[63]_0 [8]),
        .I5(read_rows_count_reg_439[8]),
        .O(\cmp89_reg_1874[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp89_reg_1874[0]_i_13 
       (.I0(read_rows_count_reg_439[4]),
        .I1(\ynew_reg_1776_reg[63]_0 [4]),
        .I2(read_rows_count_reg_439[3]),
        .I3(\ynew_reg_1776_reg[63]_0 [3]),
        .I4(\ynew_reg_1776_reg[63]_0 [5]),
        .I5(read_rows_count_reg_439[5]),
        .O(\cmp89_reg_1874[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp89_reg_1874[0]_i_14 
       (.I0(read_rows_count_reg_439[1]),
        .I1(\ynew_reg_1776_reg[63]_0 [1]),
        .I2(read_rows_count_reg_439[0]),
        .I3(\ynew_reg_1776_reg[63]_0 [0]),
        .I4(\ynew_reg_1776_reg[63]_0 [2]),
        .I5(read_rows_count_reg_439[2]),
        .O(\cmp89_reg_1874[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp89_reg_1874[0]_i_3 
       (.I0(read_rows_count_reg_439[30]),
        .I1(\ynew_reg_1776_reg[63]_0 [30]),
        .I2(\ynew_reg_1776_reg[63]_0 [31]),
        .I3(read_rows_count_reg_439[31]),
        .O(\cmp89_reg_1874[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp89_reg_1874[0]_i_4 
       (.I0(read_rows_count_reg_439[28]),
        .I1(\ynew_reg_1776_reg[63]_0 [28]),
        .I2(read_rows_count_reg_439[27]),
        .I3(\ynew_reg_1776_reg[63]_0 [27]),
        .I4(\ynew_reg_1776_reg[63]_0 [29]),
        .I5(read_rows_count_reg_439[29]),
        .O(\cmp89_reg_1874[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp89_reg_1874[0]_i_5 
       (.I0(read_rows_count_reg_439[25]),
        .I1(\ynew_reg_1776_reg[63]_0 [25]),
        .I2(read_rows_count_reg_439[24]),
        .I3(\ynew_reg_1776_reg[63]_0 [24]),
        .I4(\ynew_reg_1776_reg[63]_0 [26]),
        .I5(read_rows_count_reg_439[26]),
        .O(\cmp89_reg_1874[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp89_reg_1874[0]_i_7 
       (.I0(read_rows_count_reg_439[22]),
        .I1(\ynew_reg_1776_reg[63]_0 [22]),
        .I2(read_rows_count_reg_439[21]),
        .I3(\ynew_reg_1776_reg[63]_0 [21]),
        .I4(\ynew_reg_1776_reg[63]_0 [23]),
        .I5(read_rows_count_reg_439[23]),
        .O(\cmp89_reg_1874[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp89_reg_1874[0]_i_8 
       (.I0(read_rows_count_reg_439[19]),
        .I1(\ynew_reg_1776_reg[63]_0 [19]),
        .I2(read_rows_count_reg_439[18]),
        .I3(\ynew_reg_1776_reg[63]_0 [18]),
        .I4(\ynew_reg_1776_reg[63]_0 [20]),
        .I5(read_rows_count_reg_439[20]),
        .O(\cmp89_reg_1874[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp89_reg_1874[0]_i_9 
       (.I0(read_rows_count_reg_439[16]),
        .I1(\ynew_reg_1776_reg[63]_0 [16]),
        .I2(read_rows_count_reg_439[15]),
        .I3(\ynew_reg_1776_reg[63]_0 [15]),
        .I4(\ynew_reg_1776_reg[63]_0 [17]),
        .I5(read_rows_count_reg_439[17]),
        .O(\cmp89_reg_1874[0]_i_9_n_3 ));
  FDRE \cmp89_reg_1874_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(cmp89_fu_910_p2),
        .Q(cmp89_reg_1874),
        .R(1'b0));
  CARRY4 \cmp89_reg_1874_reg[0]_i_1 
       (.CI(\cmp89_reg_1874_reg[0]_i_2_n_3 ),
        .CO({\NLW_cmp89_reg_1874_reg[0]_i_1_CO_UNCONNECTED [3],cmp89_fu_910_p2,\cmp89_reg_1874_reg[0]_i_1_n_5 ,\cmp89_reg_1874_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_cmp89_reg_1874_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\cmp89_reg_1874[0]_i_3_n_3 ,\cmp89_reg_1874[0]_i_4_n_3 ,\cmp89_reg_1874[0]_i_5_n_3 }));
  CARRY4 \cmp89_reg_1874_reg[0]_i_2 
       (.CI(\cmp89_reg_1874_reg[0]_i_6_n_3 ),
        .CO({\cmp89_reg_1874_reg[0]_i_2_n_3 ,\cmp89_reg_1874_reg[0]_i_2_n_4 ,\cmp89_reg_1874_reg[0]_i_2_n_5 ,\cmp89_reg_1874_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_cmp89_reg_1874_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp89_reg_1874[0]_i_7_n_3 ,\cmp89_reg_1874[0]_i_8_n_3 ,\cmp89_reg_1874[0]_i_9_n_3 ,\cmp89_reg_1874[0]_i_10_n_3 }));
  CARRY4 \cmp89_reg_1874_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\cmp89_reg_1874_reg[0]_i_6_n_3 ,\cmp89_reg_1874_reg[0]_i_6_n_4 ,\cmp89_reg_1874_reg[0]_i_6_n_5 ,\cmp89_reg_1874_reg[0]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_cmp89_reg_1874_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\cmp89_reg_1874[0]_i_11_n_3 ,\cmp89_reg_1874[0]_i_12_n_3 ,\cmp89_reg_1874[0]_i_13_n_3 ,\cmp89_reg_1874[0]_i_14_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \cmp_i_i235_i_reg_1901[0]_i_1 
       (.I0(cmp_i_i235_i_fu_936_p2),
        .I1(cmp7515_reg_1816),
        .I2(ap_CS_fsm_state15),
        .I3(cmp_i_i235_i_reg_1901),
        .O(\cmp_i_i235_i_reg_1901[0]_i_1_n_3 ));
  FDRE \cmp_i_i235_i_reg_1901_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp_i_i235_i_reg_1901[0]_i_1_n_3 ),
        .Q(cmp_i_i235_i_reg_1901),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \conv_i_i202_i_phi_reg_466[16]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(ap_enable_reg_pp1_iter17_reg_n_3),
        .I2(icmp_ln389_reg_1943_pp1_iter16_reg),
        .O(conv_i_i202_i_phi_reg_4660));
  FDRE \conv_i_i202_i_phi_reg_466_reg[0] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[0]),
        .Q(conv_i_i202_i_phi_reg_466[0]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[10] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[10]),
        .Q(conv_i_i202_i_phi_reg_466[10]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[11] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[11]),
        .Q(conv_i_i202_i_phi_reg_466[11]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[12] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[12]),
        .Q(conv_i_i202_i_phi_reg_466[12]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[13] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[13]),
        .Q(conv_i_i202_i_phi_reg_466[13]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[14] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[14]),
        .Q(conv_i_i202_i_phi_reg_466[14]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[15] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[15]),
        .Q(conv_i_i202_i_phi_reg_466[15]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[16] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[16]),
        .Q(conv_i_i202_i_phi_reg_466[16]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[1] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[1]),
        .Q(conv_i_i202_i_phi_reg_466[1]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[2] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[2]),
        .Q(conv_i_i202_i_phi_reg_466[2]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[3] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[3]),
        .Q(conv_i_i202_i_phi_reg_466[3]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[4] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[4]),
        .Q(conv_i_i202_i_phi_reg_466[4]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[5] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[5]),
        .Q(conv_i_i202_i_phi_reg_466[5]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[6] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[6]),
        .Q(conv_i_i202_i_phi_reg_466[6]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[7] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[7]),
        .Q(conv_i_i202_i_phi_reg_466[7]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[8] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[8]),
        .Q(conv_i_i202_i_phi_reg_466[8]),
        .R(1'b0));
  FDRE \conv_i_i202_i_phi_reg_466_reg[9] 
       (.C(ap_clk),
        .CE(conv_i_i202_i_phi_reg_4660),
        .D(ret_V_16_reg_1961_pp1_iter16_reg[9]),
        .Q(conv_i_i202_i_phi_reg_466[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \first_row_index_5_reg_415[0]_i_1 
       (.I0(\first_row_index_5_reg_415[0]_i_4_n_3 ),
        .I1(\first_row_index_5_reg_415[0]_i_5_n_3 ),
        .I2(\first_row_index_5_reg_415[0]_i_6_n_3 ),
        .I3(\first_row_index_5_reg_415[0]_i_7_n_3 ),
        .I4(ap_CS_fsm_state36),
        .I5(ap_CS_fsm_state7),
        .O(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \first_row_index_5_reg_415[0]_i_10 
       (.I0(first_row_index_fu_1570_p2[11]),
        .I1(first_row_index_fu_1570_p2[10]),
        .I2(first_row_index_fu_1570_p2[9]),
        .I3(first_row_index_fu_1570_p2[8]),
        .O(\first_row_index_5_reg_415[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \first_row_index_5_reg_415[0]_i_11 
       (.I0(first_row_index_fu_1570_p2[7]),
        .I1(first_row_index_fu_1570_p2[6]),
        .I2(first_row_index_fu_1570_p2[5]),
        .I3(first_row_index_fu_1570_p2[4]),
        .O(\first_row_index_5_reg_415[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \first_row_index_5_reg_415[0]_i_15 
       (.I0(first_row_index_fu_1570_p2[28]),
        .I1(first_row_index_fu_1570_p2[29]),
        .I2(first_row_index_fu_1570_p2[31]),
        .I3(first_row_index_fu_1570_p2[30]),
        .O(\first_row_index_5_reg_415[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \first_row_index_5_reg_415[0]_i_18 
       (.I0(first_row_index_fu_1570_p2[20]),
        .I1(first_row_index_fu_1570_p2[21]),
        .I2(first_row_index_fu_1570_p2[22]),
        .I3(first_row_index_fu_1570_p2[23]),
        .O(\first_row_index_5_reg_415[0]_i_18_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \first_row_index_5_reg_415[0]_i_2 
       (.I0(ap_CS_fsm_state36),
        .I1(cmp89_reg_1874),
        .I2(icmp_ln882_fu_1565_p2),
        .O(first_row_index_5_reg_415));
  LUT4 #(
    .INIT(16'h0200)) 
    \first_row_index_5_reg_415[0]_i_4 
       (.I0(cmp89_reg_1874),
        .I1(first_row_index_5_reg_415_reg[0]),
        .I2(icmp_ln882_fu_1565_p2),
        .I3(\first_row_index_5_reg_415[0]_i_9_n_3 ),
        .O(\first_row_index_5_reg_415[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \first_row_index_5_reg_415[0]_i_5 
       (.I0(\first_row_index_5_reg_415[0]_i_10_n_3 ),
        .I1(\first_row_index_5_reg_415[0]_i_11_n_3 ),
        .I2(first_row_index_fu_1570_p2[1]),
        .I3(first_row_index_fu_1570_p2[2]),
        .I4(first_row_index_fu_1570_p2[3]),
        .O(\first_row_index_5_reg_415[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \first_row_index_5_reg_415[0]_i_6 
       (.I0(first_row_index_fu_1570_p2[27]),
        .I1(first_row_index_fu_1570_p2[26]),
        .I2(first_row_index_fu_1570_p2[25]),
        .I3(first_row_index_fu_1570_p2[24]),
        .I4(\first_row_index_5_reg_415[0]_i_15_n_3 ),
        .O(\first_row_index_5_reg_415[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \first_row_index_5_reg_415[0]_i_7 
       (.I0(first_row_index_fu_1570_p2[19]),
        .I1(first_row_index_fu_1570_p2[18]),
        .I2(first_row_index_fu_1570_p2[17]),
        .I3(first_row_index_fu_1570_p2[16]),
        .I4(\first_row_index_5_reg_415[0]_i_18_n_3 ),
        .O(\first_row_index_5_reg_415[0]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \first_row_index_5_reg_415[0]_i_8 
       (.I0(first_row_index_5_reg_415_reg[0]),
        .O(first_row_index_fu_1570_p2[0]));
  LUT4 #(
    .INIT(16'h0001)) 
    \first_row_index_5_reg_415[0]_i_9 
       (.I0(first_row_index_fu_1570_p2[15]),
        .I1(first_row_index_fu_1570_p2[14]),
        .I2(first_row_index_fu_1570_p2[13]),
        .I3(first_row_index_fu_1570_p2[12]),
        .O(\first_row_index_5_reg_415[0]_i_9_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[0] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[0]_i_3_n_10 ),
        .Q(first_row_index_5_reg_415_reg[0]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \first_row_index_5_reg_415_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\first_row_index_5_reg_415_reg[0]_i_12_n_3 ,\first_row_index_5_reg_415_reg[0]_i_12_n_4 ,\first_row_index_5_reg_415_reg[0]_i_12_n_5 ,\first_row_index_5_reg_415_reg[0]_i_12_n_6 }),
        .CYINIT(first_row_index_5_reg_415_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(first_row_index_fu_1570_p2[4:1]),
        .S(first_row_index_5_reg_415_reg[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \first_row_index_5_reg_415_reg[0]_i_13 
       (.CI(\first_row_index_5_reg_415_reg[0]_i_14_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[0]_i_13_n_3 ,\first_row_index_5_reg_415_reg[0]_i_13_n_4 ,\first_row_index_5_reg_415_reg[0]_i_13_n_5 ,\first_row_index_5_reg_415_reg[0]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(first_row_index_fu_1570_p2[28:25]),
        .S(first_row_index_5_reg_415_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \first_row_index_5_reg_415_reg[0]_i_14 
       (.CI(\first_row_index_5_reg_415_reg[0]_i_16_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[0]_i_14_n_3 ,\first_row_index_5_reg_415_reg[0]_i_14_n_4 ,\first_row_index_5_reg_415_reg[0]_i_14_n_5 ,\first_row_index_5_reg_415_reg[0]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(first_row_index_fu_1570_p2[24:21]),
        .S(first_row_index_5_reg_415_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \first_row_index_5_reg_415_reg[0]_i_16 
       (.CI(\first_row_index_5_reg_415_reg[0]_i_17_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[0]_i_16_n_3 ,\first_row_index_5_reg_415_reg[0]_i_16_n_4 ,\first_row_index_5_reg_415_reg[0]_i_16_n_5 ,\first_row_index_5_reg_415_reg[0]_i_16_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(first_row_index_fu_1570_p2[20:17]),
        .S(first_row_index_5_reg_415_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \first_row_index_5_reg_415_reg[0]_i_17 
       (.CI(\first_row_index_5_reg_415_reg[0]_i_19_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[0]_i_17_n_3 ,\first_row_index_5_reg_415_reg[0]_i_17_n_4 ,\first_row_index_5_reg_415_reg[0]_i_17_n_5 ,\first_row_index_5_reg_415_reg[0]_i_17_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(first_row_index_fu_1570_p2[16:13]),
        .S(first_row_index_5_reg_415_reg[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \first_row_index_5_reg_415_reg[0]_i_19 
       (.CI(\first_row_index_5_reg_415_reg[0]_i_20_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[0]_i_19_n_3 ,\first_row_index_5_reg_415_reg[0]_i_19_n_4 ,\first_row_index_5_reg_415_reg[0]_i_19_n_5 ,\first_row_index_5_reg_415_reg[0]_i_19_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(first_row_index_fu_1570_p2[12:9]),
        .S(first_row_index_5_reg_415_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \first_row_index_5_reg_415_reg[0]_i_20 
       (.CI(\first_row_index_5_reg_415_reg[0]_i_12_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[0]_i_20_n_3 ,\first_row_index_5_reg_415_reg[0]_i_20_n_4 ,\first_row_index_5_reg_415_reg[0]_i_20_n_5 ,\first_row_index_5_reg_415_reg[0]_i_20_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(first_row_index_fu_1570_p2[8:5]),
        .S(first_row_index_5_reg_415_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \first_row_index_5_reg_415_reg[0]_i_21 
       (.CI(\first_row_index_5_reg_415_reg[0]_i_13_n_3 ),
        .CO({\NLW_first_row_index_5_reg_415_reg[0]_i_21_CO_UNCONNECTED [3:2],\first_row_index_5_reg_415_reg[0]_i_21_n_5 ,\first_row_index_5_reg_415_reg[0]_i_21_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_first_row_index_5_reg_415_reg[0]_i_21_O_UNCONNECTED [3],first_row_index_fu_1570_p2[31:29]}),
        .S({1'b0,first_row_index_5_reg_415_reg[31:29]}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \first_row_index_5_reg_415_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\first_row_index_5_reg_415_reg[0]_i_3_n_3 ,\first_row_index_5_reg_415_reg[0]_i_3_n_4 ,\first_row_index_5_reg_415_reg[0]_i_3_n_5 ,\first_row_index_5_reg_415_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\first_row_index_5_reg_415_reg[0]_i_3_n_7 ,\first_row_index_5_reg_415_reg[0]_i_3_n_8 ,\first_row_index_5_reg_415_reg[0]_i_3_n_9 ,\first_row_index_5_reg_415_reg[0]_i_3_n_10 }),
        .S({first_row_index_5_reg_415_reg[3:1],first_row_index_fu_1570_p2[0]}));
  FDRE \first_row_index_5_reg_415_reg[10] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[8]_i_1_n_8 ),
        .Q(first_row_index_5_reg_415_reg[10]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[11] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[8]_i_1_n_7 ),
        .Q(first_row_index_5_reg_415_reg[11]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[12] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[12]_i_1_n_10 ),
        .Q(first_row_index_5_reg_415_reg[12]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \first_row_index_5_reg_415_reg[12]_i_1 
       (.CI(\first_row_index_5_reg_415_reg[8]_i_1_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[12]_i_1_n_3 ,\first_row_index_5_reg_415_reg[12]_i_1_n_4 ,\first_row_index_5_reg_415_reg[12]_i_1_n_5 ,\first_row_index_5_reg_415_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\first_row_index_5_reg_415_reg[12]_i_1_n_7 ,\first_row_index_5_reg_415_reg[12]_i_1_n_8 ,\first_row_index_5_reg_415_reg[12]_i_1_n_9 ,\first_row_index_5_reg_415_reg[12]_i_1_n_10 }),
        .S(first_row_index_5_reg_415_reg[15:12]));
  FDRE \first_row_index_5_reg_415_reg[13] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[12]_i_1_n_9 ),
        .Q(first_row_index_5_reg_415_reg[13]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[14] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[12]_i_1_n_8 ),
        .Q(first_row_index_5_reg_415_reg[14]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[15] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[12]_i_1_n_7 ),
        .Q(first_row_index_5_reg_415_reg[15]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[16] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[16]_i_1_n_10 ),
        .Q(first_row_index_5_reg_415_reg[16]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \first_row_index_5_reg_415_reg[16]_i_1 
       (.CI(\first_row_index_5_reg_415_reg[12]_i_1_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[16]_i_1_n_3 ,\first_row_index_5_reg_415_reg[16]_i_1_n_4 ,\first_row_index_5_reg_415_reg[16]_i_1_n_5 ,\first_row_index_5_reg_415_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\first_row_index_5_reg_415_reg[16]_i_1_n_7 ,\first_row_index_5_reg_415_reg[16]_i_1_n_8 ,\first_row_index_5_reg_415_reg[16]_i_1_n_9 ,\first_row_index_5_reg_415_reg[16]_i_1_n_10 }),
        .S(first_row_index_5_reg_415_reg[19:16]));
  FDRE \first_row_index_5_reg_415_reg[17] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[16]_i_1_n_9 ),
        .Q(first_row_index_5_reg_415_reg[17]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[18] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[16]_i_1_n_8 ),
        .Q(first_row_index_5_reg_415_reg[18]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[19] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[16]_i_1_n_7 ),
        .Q(first_row_index_5_reg_415_reg[19]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[1] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[0]_i_3_n_9 ),
        .Q(first_row_index_5_reg_415_reg[1]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[20] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[20]_i_1_n_10 ),
        .Q(first_row_index_5_reg_415_reg[20]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \first_row_index_5_reg_415_reg[20]_i_1 
       (.CI(\first_row_index_5_reg_415_reg[16]_i_1_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[20]_i_1_n_3 ,\first_row_index_5_reg_415_reg[20]_i_1_n_4 ,\first_row_index_5_reg_415_reg[20]_i_1_n_5 ,\first_row_index_5_reg_415_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\first_row_index_5_reg_415_reg[20]_i_1_n_7 ,\first_row_index_5_reg_415_reg[20]_i_1_n_8 ,\first_row_index_5_reg_415_reg[20]_i_1_n_9 ,\first_row_index_5_reg_415_reg[20]_i_1_n_10 }),
        .S(first_row_index_5_reg_415_reg[23:20]));
  FDRE \first_row_index_5_reg_415_reg[21] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[20]_i_1_n_9 ),
        .Q(first_row_index_5_reg_415_reg[21]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[22] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[20]_i_1_n_8 ),
        .Q(first_row_index_5_reg_415_reg[22]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[23] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[20]_i_1_n_7 ),
        .Q(first_row_index_5_reg_415_reg[23]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[24] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[24]_i_1_n_10 ),
        .Q(first_row_index_5_reg_415_reg[24]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \first_row_index_5_reg_415_reg[24]_i_1 
       (.CI(\first_row_index_5_reg_415_reg[20]_i_1_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[24]_i_1_n_3 ,\first_row_index_5_reg_415_reg[24]_i_1_n_4 ,\first_row_index_5_reg_415_reg[24]_i_1_n_5 ,\first_row_index_5_reg_415_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\first_row_index_5_reg_415_reg[24]_i_1_n_7 ,\first_row_index_5_reg_415_reg[24]_i_1_n_8 ,\first_row_index_5_reg_415_reg[24]_i_1_n_9 ,\first_row_index_5_reg_415_reg[24]_i_1_n_10 }),
        .S(first_row_index_5_reg_415_reg[27:24]));
  FDRE \first_row_index_5_reg_415_reg[25] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[24]_i_1_n_9 ),
        .Q(first_row_index_5_reg_415_reg[25]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[26] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[24]_i_1_n_8 ),
        .Q(first_row_index_5_reg_415_reg[26]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[27] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[24]_i_1_n_7 ),
        .Q(first_row_index_5_reg_415_reg[27]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[28] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[28]_i_1_n_10 ),
        .Q(first_row_index_5_reg_415_reg[28]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \first_row_index_5_reg_415_reg[28]_i_1 
       (.CI(\first_row_index_5_reg_415_reg[24]_i_1_n_3 ),
        .CO({\NLW_first_row_index_5_reg_415_reg[28]_i_1_CO_UNCONNECTED [3],\first_row_index_5_reg_415_reg[28]_i_1_n_4 ,\first_row_index_5_reg_415_reg[28]_i_1_n_5 ,\first_row_index_5_reg_415_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\first_row_index_5_reg_415_reg[28]_i_1_n_7 ,\first_row_index_5_reg_415_reg[28]_i_1_n_8 ,\first_row_index_5_reg_415_reg[28]_i_1_n_9 ,\first_row_index_5_reg_415_reg[28]_i_1_n_10 }),
        .S(first_row_index_5_reg_415_reg[31:28]));
  FDRE \first_row_index_5_reg_415_reg[29] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[28]_i_1_n_9 ),
        .Q(first_row_index_5_reg_415_reg[29]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[2] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[0]_i_3_n_8 ),
        .Q(first_row_index_5_reg_415_reg[2]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[30] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[28]_i_1_n_8 ),
        .Q(first_row_index_5_reg_415_reg[30]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[31] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[28]_i_1_n_7 ),
        .Q(first_row_index_5_reg_415_reg[31]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[3] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[0]_i_3_n_7 ),
        .Q(first_row_index_5_reg_415_reg[3]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[4] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[4]_i_1_n_10 ),
        .Q(first_row_index_5_reg_415_reg[4]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \first_row_index_5_reg_415_reg[4]_i_1 
       (.CI(\first_row_index_5_reg_415_reg[0]_i_3_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[4]_i_1_n_3 ,\first_row_index_5_reg_415_reg[4]_i_1_n_4 ,\first_row_index_5_reg_415_reg[4]_i_1_n_5 ,\first_row_index_5_reg_415_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\first_row_index_5_reg_415_reg[4]_i_1_n_7 ,\first_row_index_5_reg_415_reg[4]_i_1_n_8 ,\first_row_index_5_reg_415_reg[4]_i_1_n_9 ,\first_row_index_5_reg_415_reg[4]_i_1_n_10 }),
        .S(first_row_index_5_reg_415_reg[7:4]));
  FDRE \first_row_index_5_reg_415_reg[5] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[4]_i_1_n_9 ),
        .Q(first_row_index_5_reg_415_reg[5]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[6] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[4]_i_1_n_8 ),
        .Q(first_row_index_5_reg_415_reg[6]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[7] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[4]_i_1_n_7 ),
        .Q(first_row_index_5_reg_415_reg[7]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  FDRE \first_row_index_5_reg_415_reg[8] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[8]_i_1_n_10 ),
        .Q(first_row_index_5_reg_415_reg[8]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \first_row_index_5_reg_415_reg[8]_i_1 
       (.CI(\first_row_index_5_reg_415_reg[4]_i_1_n_3 ),
        .CO({\first_row_index_5_reg_415_reg[8]_i_1_n_3 ,\first_row_index_5_reg_415_reg[8]_i_1_n_4 ,\first_row_index_5_reg_415_reg[8]_i_1_n_5 ,\first_row_index_5_reg_415_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\first_row_index_5_reg_415_reg[8]_i_1_n_7 ,\first_row_index_5_reg_415_reg[8]_i_1_n_8 ,\first_row_index_5_reg_415_reg[8]_i_1_n_9 ,\first_row_index_5_reg_415_reg[8]_i_1_n_10 }),
        .S(first_row_index_5_reg_415_reg[11:8]));
  FDRE \first_row_index_5_reg_415_reg[9] 
       (.C(ap_clk),
        .CE(first_row_index_5_reg_415),
        .D(\first_row_index_5_reg_415_reg[8]_i_1_n_9 ),
        .Q(first_row_index_5_reg_415_reg[9]),
        .R(\first_row_index_5_reg_415[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg_i_1
       (.I0(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .I1(icmp_ln382_reg_1865),
        .I2(ap_CS_fsm_state9),
        .I3(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .O(\icmp_ln382_reg_1865_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_scaleCompute_17_42_20_48_16_1_s grp_scaleCompute_17_42_20_48_16_1_s_fu_580
       (.CO(cmp_i_i235_i_fu_936_p2),
        .D(rhs_reg_1791),
        .Q({ap_CS_fsm_pp1_stage0,ap_CS_fsm_state15,\ap_CS_fsm_reg_n_3_[12] ,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .ap_ce_reg_reg_0(icmp_ln1494_fu_1148_p2),
        .ap_clk(ap_clk),
        .\ap_return_int_reg_reg[41]_0 (grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return),
        .buff1_reg(trunc_ln703_1_reg_1781),
        .buff1_reg_0(ap_enable_reg_pp1_iter1_reg_n_3),
        .buff1_reg_1(\icmp_ln389_reg_1943_reg_n_3_[0] ),
        .cmp7515_reg_1816(cmp7515_reg_1816),
        .\cmp7515_reg_1816_reg[0] (grp_scaleCompute_17_42_20_48_16_1_s_fu_580_n_3),
        .\currindex_int_reg_reg[19]_0 ({\j_1_reg_451_reg_n_3_[19] ,\j_1_reg_451_reg_n_3_[18] ,\j_1_reg_451_reg_n_3_[17] ,\j_1_reg_451_reg_n_3_[16] ,\j_1_reg_451_reg_n_3_[15] ,\j_1_reg_451_reg_n_3_[14] ,\j_1_reg_451_reg_n_3_[13] ,\j_1_reg_451_reg_n_3_[12] ,\j_1_reg_451_reg_n_3_[11] ,\j_1_reg_451_reg_n_3_[10] ,\j_1_reg_451_reg_n_3_[9] ,\j_1_reg_451_reg_n_3_[8] ,\j_1_reg_451_reg_n_3_[7] ,\j_1_reg_451_reg_n_3_[6] ,\j_1_reg_451_reg_n_3_[5] ,\j_1_reg_451_reg_n_3_[4] ,\j_1_reg_451_reg_n_3_[3] ,\j_1_reg_451_reg_n_3_[2] ,\j_1_reg_451_reg_n_3_[1] ,\j_1_reg_451_reg_n_3_[0] }),
        .grp_fu_1630_ce(grp_fu_1630_ce),
        .icmp_ln851_reg_1906(icmp_ln851_reg_1906),
        .\icmp_ln851_reg_1906_reg[0]_i_2_0 (sub_ln851_reg_1855),
        .indexx_pre_V_1_reg_1835_reg({indexx_pre_V_1_reg_1835_reg[19],indexx_pre_V_1_reg_1835_reg[1:0]}),
        .\inscale_int_reg_reg[47]_0 (scalex_V_reg_1771),
        .output_rows_count_reg_427_reg(output_rows_count_reg_427_reg[19:0]),
        .shl_i_i_i216_i_reg_1840_reg(shl_i_i_i216_i_reg_1840_reg),
        .shl_i_i_i_i233_i_reg_1825(shl_i_i_i_i233_i_reg_1825),
        .shl_i_i_i_i_i_reg_1830_reg({shl_i_i_i_i_i_reg_1830_reg[31:20],shl_i_i_i_i_i_reg_1830_reg[18:2]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_xfUDivResize grp_xfUDivResize_fu_563
       (.D(ap_NS_fsm[5:3]),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4}),
        .\ap_CS_fsm_reg[3]_0 (grp_xfUDivResize_fu_563_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SS),
        .\dividend0_reg[63] (ynew_reg_1776_reg),
        .\dividend0_reg[63]_0 ({\xnew_reg_1761_reg_n_3_[63] ,\xnew_reg_1761_reg_n_3_[62] ,\xnew_reg_1761_reg_n_3_[61] ,\xnew_reg_1761_reg_n_3_[60] ,\xnew_reg_1761_reg_n_3_[59] ,\xnew_reg_1761_reg_n_3_[58] ,\xnew_reg_1761_reg_n_3_[57] ,\xnew_reg_1761_reg_n_3_[56] ,\xnew_reg_1761_reg_n_3_[55] ,\xnew_reg_1761_reg_n_3_[54] ,\xnew_reg_1761_reg_n_3_[53] ,\xnew_reg_1761_reg_n_3_[52] ,\xnew_reg_1761_reg_n_3_[51] ,\xnew_reg_1761_reg_n_3_[50] ,\xnew_reg_1761_reg_n_3_[49] ,\xnew_reg_1761_reg_n_3_[48] ,\xnew_reg_1761_reg_n_3_[47] ,\xnew_reg_1761_reg_n_3_[46] ,\xnew_reg_1761_reg_n_3_[45] ,\xnew_reg_1761_reg_n_3_[44] ,\xnew_reg_1761_reg_n_3_[43] ,\xnew_reg_1761_reg_n_3_[42] ,\xnew_reg_1761_reg_n_3_[41] ,\xnew_reg_1761_reg_n_3_[40] ,\xnew_reg_1761_reg_n_3_[39] ,\xnew_reg_1761_reg_n_3_[38] ,\xnew_reg_1761_reg_n_3_[37] ,\xnew_reg_1761_reg_n_3_[36] ,\xnew_reg_1761_reg_n_3_[35] ,\xnew_reg_1761_reg_n_3_[34] ,\xnew_reg_1761_reg_n_3_[33] ,\xnew_reg_1761_reg_n_3_[32] }),
        .\divisor0_reg[15] (trunc_ln301_reg_1766),
        .\divisor0_reg[15]_0 (trunc_ln300_reg_1756),
        .grp_xfUDivResize_fu_563_ap_start_reg(grp_xfUDivResize_fu_563_ap_start_reg),
        .\quot_reg[47] (grp_xfUDivResize_fu_563_ap_return));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfUDivResize_fu_563_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_n_6),
        .Q(grp_xfUDivResize_fu_563_ap_start_reg),
        .R(SS));
  LUT2 #(
    .INIT(4'h2)) 
    \i_1_reg_404[31]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state36),
        .O(i_1_reg_404));
  FDRE \i_1_reg_404_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[0]),
        .Q(\i_1_reg_404_reg_n_3_[0] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[10]),
        .Q(\i_1_reg_404_reg_n_3_[10] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[11]),
        .Q(\i_1_reg_404_reg_n_3_[11] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[12]),
        .Q(\i_1_reg_404_reg_n_3_[12] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[13]),
        .Q(\i_1_reg_404_reg_n_3_[13] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[14]),
        .Q(\i_1_reg_404_reg_n_3_[14] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[15]),
        .Q(\i_1_reg_404_reg_n_3_[15] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[16]),
        .Q(\i_1_reg_404_reg_n_3_[16] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[17]),
        .Q(\i_1_reg_404_reg_n_3_[17] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[18]),
        .Q(\i_1_reg_404_reg_n_3_[18] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[19]),
        .Q(\i_1_reg_404_reg_n_3_[19] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[1]),
        .Q(\i_1_reg_404_reg_n_3_[1] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[20]),
        .Q(\i_1_reg_404_reg_n_3_[20] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[21]),
        .Q(\i_1_reg_404_reg_n_3_[21] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[22]),
        .Q(\i_1_reg_404_reg_n_3_[22] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[23]),
        .Q(\i_1_reg_404_reg_n_3_[23] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[24]),
        .Q(\i_1_reg_404_reg_n_3_[24] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[25]),
        .Q(\i_1_reg_404_reg_n_3_[25] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[26]),
        .Q(\i_1_reg_404_reg_n_3_[26] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[27]),
        .Q(\i_1_reg_404_reg_n_3_[27] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[28]),
        .Q(\i_1_reg_404_reg_n_3_[28] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[29]),
        .Q(\i_1_reg_404_reg_n_3_[29] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[2]),
        .Q(\i_1_reg_404_reg_n_3_[2] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[30]),
        .Q(\i_1_reg_404_reg_n_3_[30] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[31]),
        .Q(\i_1_reg_404_reg_n_3_[31] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[3]),
        .Q(\i_1_reg_404_reg_n_3_[3] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[4]),
        .Q(\i_1_reg_404_reg_n_3_[4] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[5]),
        .Q(\i_1_reg_404_reg_n_3_[5] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[6]),
        .Q(\i_1_reg_404_reg_n_3_[6] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[7]),
        .Q(\i_1_reg_404_reg_n_3_[7] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[8]),
        .Q(\i_1_reg_404_reg_n_3_[8] ),
        .R(i_1_reg_404));
  FDRE \i_1_reg_404_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_2_reg_1860[9]),
        .Q(\i_1_reg_404_reg_n_3_[9] ),
        .R(i_1_reg_404));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_1860[0]_i_1 
       (.I0(\i_1_reg_404_reg_n_3_[0] ),
        .O(i_2_fu_890_p2[0]));
  FDRE \i_2_reg_1860_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[0]),
        .Q(i_2_reg_1860[0]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[10]),
        .Q(i_2_reg_1860[10]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[11]),
        .Q(i_2_reg_1860[11]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[12]),
        .Q(i_2_reg_1860[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_1860_reg[12]_i_1 
       (.CI(\i_2_reg_1860_reg[8]_i_1_n_3 ),
        .CO({\i_2_reg_1860_reg[12]_i_1_n_3 ,\i_2_reg_1860_reg[12]_i_1_n_4 ,\i_2_reg_1860_reg[12]_i_1_n_5 ,\i_2_reg_1860_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_890_p2[12:9]),
        .S({\i_1_reg_404_reg_n_3_[12] ,\i_1_reg_404_reg_n_3_[11] ,\i_1_reg_404_reg_n_3_[10] ,\i_1_reg_404_reg_n_3_[9] }));
  FDRE \i_2_reg_1860_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[13]),
        .Q(i_2_reg_1860[13]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[14]),
        .Q(i_2_reg_1860[14]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[15]),
        .Q(i_2_reg_1860[15]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[16]),
        .Q(i_2_reg_1860[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_1860_reg[16]_i_1 
       (.CI(\i_2_reg_1860_reg[12]_i_1_n_3 ),
        .CO({\i_2_reg_1860_reg[16]_i_1_n_3 ,\i_2_reg_1860_reg[16]_i_1_n_4 ,\i_2_reg_1860_reg[16]_i_1_n_5 ,\i_2_reg_1860_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_890_p2[16:13]),
        .S({\i_1_reg_404_reg_n_3_[16] ,\i_1_reg_404_reg_n_3_[15] ,\i_1_reg_404_reg_n_3_[14] ,\i_1_reg_404_reg_n_3_[13] }));
  FDRE \i_2_reg_1860_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[17]),
        .Q(i_2_reg_1860[17]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[18]),
        .Q(i_2_reg_1860[18]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[19]),
        .Q(i_2_reg_1860[19]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[1]),
        .Q(i_2_reg_1860[1]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[20]),
        .Q(i_2_reg_1860[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_1860_reg[20]_i_1 
       (.CI(\i_2_reg_1860_reg[16]_i_1_n_3 ),
        .CO({\i_2_reg_1860_reg[20]_i_1_n_3 ,\i_2_reg_1860_reg[20]_i_1_n_4 ,\i_2_reg_1860_reg[20]_i_1_n_5 ,\i_2_reg_1860_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_890_p2[20:17]),
        .S({\i_1_reg_404_reg_n_3_[20] ,\i_1_reg_404_reg_n_3_[19] ,\i_1_reg_404_reg_n_3_[18] ,\i_1_reg_404_reg_n_3_[17] }));
  FDRE \i_2_reg_1860_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[21]),
        .Q(i_2_reg_1860[21]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[22]),
        .Q(i_2_reg_1860[22]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[23]),
        .Q(i_2_reg_1860[23]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[24]),
        .Q(i_2_reg_1860[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_1860_reg[24]_i_1 
       (.CI(\i_2_reg_1860_reg[20]_i_1_n_3 ),
        .CO({\i_2_reg_1860_reg[24]_i_1_n_3 ,\i_2_reg_1860_reg[24]_i_1_n_4 ,\i_2_reg_1860_reg[24]_i_1_n_5 ,\i_2_reg_1860_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_890_p2[24:21]),
        .S({\i_1_reg_404_reg_n_3_[24] ,\i_1_reg_404_reg_n_3_[23] ,\i_1_reg_404_reg_n_3_[22] ,\i_1_reg_404_reg_n_3_[21] }));
  FDRE \i_2_reg_1860_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[25]),
        .Q(i_2_reg_1860[25]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[26]),
        .Q(i_2_reg_1860[26]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[27]),
        .Q(i_2_reg_1860[27]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[28]),
        .Q(i_2_reg_1860[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_1860_reg[28]_i_1 
       (.CI(\i_2_reg_1860_reg[24]_i_1_n_3 ),
        .CO({\i_2_reg_1860_reg[28]_i_1_n_3 ,\i_2_reg_1860_reg[28]_i_1_n_4 ,\i_2_reg_1860_reg[28]_i_1_n_5 ,\i_2_reg_1860_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_890_p2[28:25]),
        .S({\i_1_reg_404_reg_n_3_[28] ,\i_1_reg_404_reg_n_3_[27] ,\i_1_reg_404_reg_n_3_[26] ,\i_1_reg_404_reg_n_3_[25] }));
  FDRE \i_2_reg_1860_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[29]),
        .Q(i_2_reg_1860[29]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[2]),
        .Q(i_2_reg_1860[2]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[30]),
        .Q(i_2_reg_1860[30]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[31]),
        .Q(i_2_reg_1860[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_1860_reg[31]_i_1 
       (.CI(\i_2_reg_1860_reg[28]_i_1_n_3 ),
        .CO({\NLW_i_2_reg_1860_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_2_reg_1860_reg[31]_i_1_n_5 ,\i_2_reg_1860_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_2_reg_1860_reg[31]_i_1_O_UNCONNECTED [3],i_2_fu_890_p2[31:29]}),
        .S({1'b0,\i_1_reg_404_reg_n_3_[31] ,\i_1_reg_404_reg_n_3_[30] ,\i_1_reg_404_reg_n_3_[29] }));
  FDRE \i_2_reg_1860_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[3]),
        .Q(i_2_reg_1860[3]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[4]),
        .Q(i_2_reg_1860[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_1860_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_2_reg_1860_reg[4]_i_1_n_3 ,\i_2_reg_1860_reg[4]_i_1_n_4 ,\i_2_reg_1860_reg[4]_i_1_n_5 ,\i_2_reg_1860_reg[4]_i_1_n_6 }),
        .CYINIT(\i_1_reg_404_reg_n_3_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_890_p2[4:1]),
        .S({\i_1_reg_404_reg_n_3_[4] ,\i_1_reg_404_reg_n_3_[3] ,\i_1_reg_404_reg_n_3_[2] ,\i_1_reg_404_reg_n_3_[1] }));
  FDRE \i_2_reg_1860_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[5]),
        .Q(i_2_reg_1860[5]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[6]),
        .Q(i_2_reg_1860[6]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[7]),
        .Q(i_2_reg_1860[7]),
        .R(1'b0));
  FDRE \i_2_reg_1860_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[8]),
        .Q(i_2_reg_1860[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_1860_reg[8]_i_1 
       (.CI(\i_2_reg_1860_reg[4]_i_1_n_3 ),
        .CO({\i_2_reg_1860_reg[8]_i_1_n_3 ,\i_2_reg_1860_reg[8]_i_1_n_4 ,\i_2_reg_1860_reg[8]_i_1_n_5 ,\i_2_reg_1860_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_890_p2[8:5]),
        .S({\i_1_reg_404_reg_n_3_[8] ,\i_1_reg_404_reg_n_3_[7] ,\i_1_reg_404_reg_n_3_[6] ,\i_1_reg_404_reg_n_3_[5] }));
  FDRE \i_2_reg_1860_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_890_p2[9]),
        .Q(i_2_reg_1860[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777F0770000F000)) 
    \i_reg_382[0]_i_1 
       (.I0(ap_CS_fsm_state1),
        .I1(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .I2(select_ln332_1_reg_1722),
        .I3(line_buffer_V_1_0_U_n_3),
        .I4(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .I5(\i_reg_382_reg_n_3_[0] ),
        .O(\i_reg_382[0]_i_1_n_3 ));
  FDRE \i_reg_382_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_reg_382[0]_i_1_n_3 ),
        .Q(\i_reg_382_reg_n_3_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \icmp_ln1494_reg_1985[0]_i_1 
       (.I0(icmp_ln1494_fu_1148_p2),
        .I1(\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0_n_3 ),
        .I2(ap_block_pp1_stage0_11001),
        .I3(icmp_ln1494_reg_1985),
        .O(\icmp_ln1494_reg_1985[0]_i_1_n_3 ));
  FDRE \icmp_ln1494_reg_1985_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1494_reg_1985[0]_i_1_n_3 ),
        .Q(icmp_ln1494_reg_1985),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hBBBB8088)) 
    \icmp_ln332_reg_1713[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(in_mat_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .O(\icmp_ln332_reg_1713[0]_i_1_n_3 ));
  FDRE \icmp_ln332_reg_1713_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln332_reg_1713[0]_i_1_n_3 ),
        .Q(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_10 
       (.I0(loop_row_count_reg_1801[24]),
        .I1(\i_1_reg_404_reg_n_3_[24] ),
        .I2(loop_row_count_reg_1801[25]),
        .I3(\i_1_reg_404_reg_n_3_[25] ),
        .O(\icmp_ln382_reg_1865[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_12 
       (.I0(loop_row_count_reg_1801[22]),
        .I1(\i_1_reg_404_reg_n_3_[22] ),
        .I2(\i_1_reg_404_reg_n_3_[23] ),
        .I3(loop_row_count_reg_1801[23]),
        .O(\icmp_ln382_reg_1865[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_13 
       (.I0(loop_row_count_reg_1801[20]),
        .I1(\i_1_reg_404_reg_n_3_[20] ),
        .I2(\i_1_reg_404_reg_n_3_[21] ),
        .I3(loop_row_count_reg_1801[21]),
        .O(\icmp_ln382_reg_1865[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_14 
       (.I0(loop_row_count_reg_1801[18]),
        .I1(\i_1_reg_404_reg_n_3_[18] ),
        .I2(\i_1_reg_404_reg_n_3_[19] ),
        .I3(loop_row_count_reg_1801[19]),
        .O(\icmp_ln382_reg_1865[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_15 
       (.I0(loop_row_count_reg_1801[16]),
        .I1(\i_1_reg_404_reg_n_3_[16] ),
        .I2(\i_1_reg_404_reg_n_3_[17] ),
        .I3(loop_row_count_reg_1801[17]),
        .O(\icmp_ln382_reg_1865[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_16 
       (.I0(loop_row_count_reg_1801[22]),
        .I1(\i_1_reg_404_reg_n_3_[22] ),
        .I2(loop_row_count_reg_1801[23]),
        .I3(\i_1_reg_404_reg_n_3_[23] ),
        .O(\icmp_ln382_reg_1865[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_17 
       (.I0(loop_row_count_reg_1801[20]),
        .I1(\i_1_reg_404_reg_n_3_[20] ),
        .I2(loop_row_count_reg_1801[21]),
        .I3(\i_1_reg_404_reg_n_3_[21] ),
        .O(\icmp_ln382_reg_1865[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_18 
       (.I0(loop_row_count_reg_1801[18]),
        .I1(\i_1_reg_404_reg_n_3_[18] ),
        .I2(loop_row_count_reg_1801[19]),
        .I3(\i_1_reg_404_reg_n_3_[19] ),
        .O(\icmp_ln382_reg_1865[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_19 
       (.I0(loop_row_count_reg_1801[16]),
        .I1(\i_1_reg_404_reg_n_3_[16] ),
        .I2(loop_row_count_reg_1801[17]),
        .I3(\i_1_reg_404_reg_n_3_[17] ),
        .O(\icmp_ln382_reg_1865[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_21 
       (.I0(loop_row_count_reg_1801[14]),
        .I1(\i_1_reg_404_reg_n_3_[14] ),
        .I2(\i_1_reg_404_reg_n_3_[15] ),
        .I3(loop_row_count_reg_1801[15]),
        .O(\icmp_ln382_reg_1865[0]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_22 
       (.I0(loop_row_count_reg_1801[12]),
        .I1(\i_1_reg_404_reg_n_3_[12] ),
        .I2(\i_1_reg_404_reg_n_3_[13] ),
        .I3(loop_row_count_reg_1801[13]),
        .O(\icmp_ln382_reg_1865[0]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_23 
       (.I0(loop_row_count_reg_1801[10]),
        .I1(\i_1_reg_404_reg_n_3_[10] ),
        .I2(\i_1_reg_404_reg_n_3_[11] ),
        .I3(loop_row_count_reg_1801[11]),
        .O(\icmp_ln382_reg_1865[0]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_24 
       (.I0(loop_row_count_reg_1801[8]),
        .I1(\i_1_reg_404_reg_n_3_[8] ),
        .I2(\i_1_reg_404_reg_n_3_[9] ),
        .I3(loop_row_count_reg_1801[9]),
        .O(\icmp_ln382_reg_1865[0]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_25 
       (.I0(loop_row_count_reg_1801[14]),
        .I1(\i_1_reg_404_reg_n_3_[14] ),
        .I2(loop_row_count_reg_1801[15]),
        .I3(\i_1_reg_404_reg_n_3_[15] ),
        .O(\icmp_ln382_reg_1865[0]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_26 
       (.I0(loop_row_count_reg_1801[12]),
        .I1(\i_1_reg_404_reg_n_3_[12] ),
        .I2(loop_row_count_reg_1801[13]),
        .I3(\i_1_reg_404_reg_n_3_[13] ),
        .O(\icmp_ln382_reg_1865[0]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_27 
       (.I0(loop_row_count_reg_1801[10]),
        .I1(\i_1_reg_404_reg_n_3_[10] ),
        .I2(loop_row_count_reg_1801[11]),
        .I3(\i_1_reg_404_reg_n_3_[11] ),
        .O(\icmp_ln382_reg_1865[0]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_28 
       (.I0(loop_row_count_reg_1801[8]),
        .I1(\i_1_reg_404_reg_n_3_[8] ),
        .I2(loop_row_count_reg_1801[9]),
        .I3(\i_1_reg_404_reg_n_3_[9] ),
        .O(\icmp_ln382_reg_1865[0]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_29 
       (.I0(loop_row_count_reg_1801[6]),
        .I1(\i_1_reg_404_reg_n_3_[6] ),
        .I2(\i_1_reg_404_reg_n_3_[7] ),
        .I3(loop_row_count_reg_1801[7]),
        .O(\icmp_ln382_reg_1865[0]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_3 
       (.I0(loop_row_count_reg_1801[30]),
        .I1(\i_1_reg_404_reg_n_3_[30] ),
        .I2(loop_row_count_reg_1801[31]),
        .I3(\i_1_reg_404_reg_n_3_[31] ),
        .O(\icmp_ln382_reg_1865[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_30 
       (.I0(loop_row_count_reg_1801[4]),
        .I1(\i_1_reg_404_reg_n_3_[4] ),
        .I2(\i_1_reg_404_reg_n_3_[5] ),
        .I3(loop_row_count_reg_1801[5]),
        .O(\icmp_ln382_reg_1865[0]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_31 
       (.I0(loop_row_count_reg_1801[2]),
        .I1(\i_1_reg_404_reg_n_3_[2] ),
        .I2(\i_1_reg_404_reg_n_3_[3] ),
        .I3(loop_row_count_reg_1801[3]),
        .O(\icmp_ln382_reg_1865[0]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_32 
       (.I0(loop_row_count_reg_1801[0]),
        .I1(\i_1_reg_404_reg_n_3_[0] ),
        .I2(\i_1_reg_404_reg_n_3_[1] ),
        .I3(loop_row_count_reg_1801[1]),
        .O(\icmp_ln382_reg_1865[0]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_33 
       (.I0(loop_row_count_reg_1801[6]),
        .I1(\i_1_reg_404_reg_n_3_[6] ),
        .I2(loop_row_count_reg_1801[7]),
        .I3(\i_1_reg_404_reg_n_3_[7] ),
        .O(\icmp_ln382_reg_1865[0]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_34 
       (.I0(loop_row_count_reg_1801[4]),
        .I1(\i_1_reg_404_reg_n_3_[4] ),
        .I2(loop_row_count_reg_1801[5]),
        .I3(\i_1_reg_404_reg_n_3_[5] ),
        .O(\icmp_ln382_reg_1865[0]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_35 
       (.I0(loop_row_count_reg_1801[2]),
        .I1(\i_1_reg_404_reg_n_3_[2] ),
        .I2(loop_row_count_reg_1801[3]),
        .I3(\i_1_reg_404_reg_n_3_[3] ),
        .O(\icmp_ln382_reg_1865[0]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_36 
       (.I0(loop_row_count_reg_1801[0]),
        .I1(\i_1_reg_404_reg_n_3_[0] ),
        .I2(loop_row_count_reg_1801[1]),
        .I3(\i_1_reg_404_reg_n_3_[1] ),
        .O(\icmp_ln382_reg_1865[0]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_4 
       (.I0(loop_row_count_reg_1801[28]),
        .I1(\i_1_reg_404_reg_n_3_[28] ),
        .I2(\i_1_reg_404_reg_n_3_[29] ),
        .I3(loop_row_count_reg_1801[29]),
        .O(\icmp_ln382_reg_1865[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_5 
       (.I0(loop_row_count_reg_1801[26]),
        .I1(\i_1_reg_404_reg_n_3_[26] ),
        .I2(\i_1_reg_404_reg_n_3_[27] ),
        .I3(loop_row_count_reg_1801[27]),
        .O(\icmp_ln382_reg_1865[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln382_reg_1865[0]_i_6 
       (.I0(loop_row_count_reg_1801[24]),
        .I1(\i_1_reg_404_reg_n_3_[24] ),
        .I2(\i_1_reg_404_reg_n_3_[25] ),
        .I3(loop_row_count_reg_1801[25]),
        .O(\icmp_ln382_reg_1865[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_7 
       (.I0(loop_row_count_reg_1801[30]),
        .I1(\i_1_reg_404_reg_n_3_[30] ),
        .I2(\i_1_reg_404_reg_n_3_[31] ),
        .I3(loop_row_count_reg_1801[31]),
        .O(\icmp_ln382_reg_1865[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_8 
       (.I0(loop_row_count_reg_1801[28]),
        .I1(\i_1_reg_404_reg_n_3_[28] ),
        .I2(loop_row_count_reg_1801[29]),
        .I3(\i_1_reg_404_reg_n_3_[29] ),
        .O(\icmp_ln382_reg_1865[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln382_reg_1865[0]_i_9 
       (.I0(loop_row_count_reg_1801[26]),
        .I1(\i_1_reg_404_reg_n_3_[26] ),
        .I2(loop_row_count_reg_1801[27]),
        .I3(\i_1_reg_404_reg_n_3_[27] ),
        .O(\icmp_ln382_reg_1865[0]_i_9_n_3 ));
  FDRE \icmp_ln382_reg_1865_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(icmp_ln382_fu_896_p2),
        .Q(icmp_ln382_reg_1865),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln382_reg_1865_reg[0]_i_1 
       (.CI(\icmp_ln382_reg_1865_reg[0]_i_2_n_3 ),
        .CO({icmp_ln382_fu_896_p2,\icmp_ln382_reg_1865_reg[0]_i_1_n_4 ,\icmp_ln382_reg_1865_reg[0]_i_1_n_5 ,\icmp_ln382_reg_1865_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln382_reg_1865[0]_i_3_n_3 ,\icmp_ln382_reg_1865[0]_i_4_n_3 ,\icmp_ln382_reg_1865[0]_i_5_n_3 ,\icmp_ln382_reg_1865[0]_i_6_n_3 }),
        .O(\NLW_icmp_ln382_reg_1865_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln382_reg_1865[0]_i_7_n_3 ,\icmp_ln382_reg_1865[0]_i_8_n_3 ,\icmp_ln382_reg_1865[0]_i_9_n_3 ,\icmp_ln382_reg_1865[0]_i_10_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln382_reg_1865_reg[0]_i_11 
       (.CI(\icmp_ln382_reg_1865_reg[0]_i_20_n_3 ),
        .CO({\icmp_ln382_reg_1865_reg[0]_i_11_n_3 ,\icmp_ln382_reg_1865_reg[0]_i_11_n_4 ,\icmp_ln382_reg_1865_reg[0]_i_11_n_5 ,\icmp_ln382_reg_1865_reg[0]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln382_reg_1865[0]_i_21_n_3 ,\icmp_ln382_reg_1865[0]_i_22_n_3 ,\icmp_ln382_reg_1865[0]_i_23_n_3 ,\icmp_ln382_reg_1865[0]_i_24_n_3 }),
        .O(\NLW_icmp_ln382_reg_1865_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln382_reg_1865[0]_i_25_n_3 ,\icmp_ln382_reg_1865[0]_i_26_n_3 ,\icmp_ln382_reg_1865[0]_i_27_n_3 ,\icmp_ln382_reg_1865[0]_i_28_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln382_reg_1865_reg[0]_i_2 
       (.CI(\icmp_ln382_reg_1865_reg[0]_i_11_n_3 ),
        .CO({\icmp_ln382_reg_1865_reg[0]_i_2_n_3 ,\icmp_ln382_reg_1865_reg[0]_i_2_n_4 ,\icmp_ln382_reg_1865_reg[0]_i_2_n_5 ,\icmp_ln382_reg_1865_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln382_reg_1865[0]_i_12_n_3 ,\icmp_ln382_reg_1865[0]_i_13_n_3 ,\icmp_ln382_reg_1865[0]_i_14_n_3 ,\icmp_ln382_reg_1865[0]_i_15_n_3 }),
        .O(\NLW_icmp_ln382_reg_1865_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln382_reg_1865[0]_i_16_n_3 ,\icmp_ln382_reg_1865[0]_i_17_n_3 ,\icmp_ln382_reg_1865[0]_i_18_n_3 ,\icmp_ln382_reg_1865[0]_i_19_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln382_reg_1865_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln382_reg_1865_reg[0]_i_20_n_3 ,\icmp_ln382_reg_1865_reg[0]_i_20_n_4 ,\icmp_ln382_reg_1865_reg[0]_i_20_n_5 ,\icmp_ln382_reg_1865_reg[0]_i_20_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln382_reg_1865[0]_i_29_n_3 ,\icmp_ln382_reg_1865[0]_i_30_n_3 ,\icmp_ln382_reg_1865[0]_i_31_n_3 ,\icmp_ln382_reg_1865[0]_i_32_n_3 }),
        .O(\NLW_icmp_ln382_reg_1865_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln382_reg_1865[0]_i_33_n_3 ,\icmp_ln382_reg_1865[0]_i_34_n_3 ,\icmp_ln382_reg_1865[0]_i_35_n_3 ,\icmp_ln382_reg_1865[0]_i_36_n_3 }));
  LUT6 #(
    .INIT(64'hE20000000000001D)) 
    \icmp_ln389_reg_1943[0]_i_10 
       (.I0(\j_1_reg_451_reg_n_3_[49] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[49]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p4__0[48]),
        .I4(smax_cast_reg_1850[31]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4__0[50]),
        .O(\icmp_ln389_reg_1943[0]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \icmp_ln389_reg_1943[0]_i_11 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\icmp_ln389_reg_1943_reg_n_3_[0] ),
        .O(\icmp_ln389_reg_1943[0]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_12 
       (.I0(add_ln389_reg_1938_reg[60]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[60] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[60]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_13 
       (.I0(add_ln389_reg_1938_reg[62]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[62] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[62]));
  LUT6 #(
    .INIT(64'hA808000000000151)) 
    \icmp_ln389_reg_1943[0]_i_15 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4__0[46]),
        .I1(\j_1_reg_451_reg_n_3_[45] ),
        .I2(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I3(add_ln389_reg_1938_reg[45]),
        .I4(smax_cast_reg_1850[31]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4__0[47]),
        .O(\icmp_ln389_reg_1943[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hE20000000000001D)) 
    \icmp_ln389_reg_1943[0]_i_16 
       (.I0(\j_1_reg_451_reg_n_3_[43] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[43]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p4__0[42]),
        .I4(smax_cast_reg_1850[31]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4__0[44]),
        .O(\icmp_ln389_reg_1943[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hA808000000000151)) 
    \icmp_ln389_reg_1943[0]_i_17 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4__0[40]),
        .I1(\j_1_reg_451_reg_n_3_[39] ),
        .I2(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I3(add_ln389_reg_1938_reg[39]),
        .I4(smax_cast_reg_1850[31]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4__0[41]),
        .O(\icmp_ln389_reg_1943[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hE20000000000001D)) 
    \icmp_ln389_reg_1943[0]_i_18 
       (.I0(\j_1_reg_451_reg_n_3_[37] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[37]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p4__0[36]),
        .I4(smax_cast_reg_1850[31]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4__0[38]),
        .O(\icmp_ln389_reg_1943[0]_i_18_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_19 
       (.I0(add_ln389_reg_1938_reg[58]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[58] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[58]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_20 
       (.I0(add_ln389_reg_1938_reg[59]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[59] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[59]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_21 
       (.I0(add_ln389_reg_1938_reg[54]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[54] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[54]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_22 
       (.I0(add_ln389_reg_1938_reg[56]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[56] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[56]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_23 
       (.I0(add_ln389_reg_1938_reg[52]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[52] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[52]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_24 
       (.I0(add_ln389_reg_1938_reg[53]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[53] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[53]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_25 
       (.I0(add_ln389_reg_1938_reg[48]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[48] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[48]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_26 
       (.I0(add_ln389_reg_1938_reg[50]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[50] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[50]));
  LUT6 #(
    .INIT(64'hA808000000000151)) 
    \icmp_ln389_reg_1943[0]_i_28 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4__0[34]),
        .I1(\j_1_reg_451_reg_n_3_[33] ),
        .I2(ap_phi_mux_j_1_phi_fu_458_p41),
        .I3(add_ln389_reg_1938_reg[33]),
        .I4(smax_cast_reg_1850[31]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4__0[35]),
        .O(\icmp_ln389_reg_1943[0]_i_28_n_3 ));
  LUT5 #(
    .INIT(32'h82000041)) 
    \icmp_ln389_reg_1943[0]_i_29 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4__0[31]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[30]),
        .I2(smax_cast_reg_1850[30]),
        .I3(smax_cast_reg_1850[31]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[32]),
        .O(\icmp_ln389_reg_1943[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln389_reg_1943[0]_i_30 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4__0[28]),
        .I1(smax_cast_reg_1850[28]),
        .I2(ap_phi_mux_j_1_phi_fu_458_p4__0[27]),
        .I3(smax_cast_reg_1850[27]),
        .I4(smax_cast_reg_1850[29]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4__0[29]),
        .O(\icmp_ln389_reg_1943[0]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln389_reg_1943[0]_i_31 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4__0[25]),
        .I1(smax_cast_reg_1850[25]),
        .I2(ap_phi_mux_j_1_phi_fu_458_p4__0[24]),
        .I3(smax_cast_reg_1850[24]),
        .I4(smax_cast_reg_1850[26]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4__0[26]),
        .O(\icmp_ln389_reg_1943[0]_i_31_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_32 
       (.I0(add_ln389_reg_1938_reg[46]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[46] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[46]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_33 
       (.I0(add_ln389_reg_1938_reg[47]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[47] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[47]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_34 
       (.I0(add_ln389_reg_1938_reg[42]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[42] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[42]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_35 
       (.I0(add_ln389_reg_1938_reg[44]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[44] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[44]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_36 
       (.I0(add_ln389_reg_1938_reg[40]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[40] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[40]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_37 
       (.I0(add_ln389_reg_1938_reg[41]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[41] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[41]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_38 
       (.I0(add_ln389_reg_1938_reg[36]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[36] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[36]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_39 
       (.I0(add_ln389_reg_1938_reg[38]),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(\j_1_reg_451_reg_n_3_[38] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[38]));
  LUT4 #(
    .INIT(16'hA959)) 
    \icmp_ln389_reg_1943[0]_i_4 
       (.I0(smax_cast_reg_1850[31]),
        .I1(\j_1_reg_451_reg_n_3_[63] ),
        .I2(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I3(add_ln389_reg_1938_reg[63]),
        .O(\icmp_ln389_reg_1943[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln389_reg_1943[0]_i_41 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4__0[22]),
        .I1(smax_cast_reg_1850[22]),
        .I2(ap_phi_mux_j_1_phi_fu_458_p4__0[21]),
        .I3(smax_cast_reg_1850[21]),
        .I4(smax_cast_reg_1850[23]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4__0[23]),
        .O(\icmp_ln389_reg_1943[0]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln389_reg_1943[0]_i_42 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4__0[19]),
        .I1(smax_cast_reg_1850[19]),
        .I2(ap_phi_mux_j_1_phi_fu_458_p4__0[18]),
        .I3(smax_cast_reg_1850[18]),
        .I4(smax_cast_reg_1850[20]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4__0[20]),
        .O(\icmp_ln389_reg_1943[0]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln389_reg_1943[0]_i_43 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4__0[16]),
        .I1(smax_cast_reg_1850[16]),
        .I2(ap_phi_mux_j_1_phi_fu_458_p4__0[15]),
        .I3(smax_cast_reg_1850[15]),
        .I4(smax_cast_reg_1850[17]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4__0[17]),
        .O(\icmp_ln389_reg_1943[0]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln389_reg_1943[0]_i_44 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4__0[13]),
        .I1(smax_cast_reg_1850[13]),
        .I2(ap_phi_mux_j_1_phi_fu_458_p4__0[12]),
        .I3(smax_cast_reg_1850[12]),
        .I4(smax_cast_reg_1850[14]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4__0[14]),
        .O(\icmp_ln389_reg_1943[0]_i_44_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_45 
       (.I0(add_ln389_reg_1938_reg[34]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[34] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[34]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_46 
       (.I0(add_ln389_reg_1938_reg[35]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[35] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[35]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_47 
       (.I0(add_ln389_reg_1938_reg[31]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[31] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_48 
       (.I0(add_ln389_reg_1938_reg[30]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[30] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[30]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_49 
       (.I0(add_ln389_reg_1938_reg[32]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[32] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[32]));
  LUT6 #(
    .INIT(64'hE20000000000001D)) 
    \icmp_ln389_reg_1943[0]_i_5 
       (.I0(\j_1_reg_451_reg_n_3_[61] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[61]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p4__0[60]),
        .I4(smax_cast_reg_1850[31]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4__0[62]),
        .O(\icmp_ln389_reg_1943[0]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_50 
       (.I0(add_ln389_reg_1938_reg[28]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[28] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[28]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_51 
       (.I0(add_ln389_reg_1938_reg[27]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[27] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[27]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_52 
       (.I0(add_ln389_reg_1938_reg[29]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[29] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[29]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_53 
       (.I0(add_ln389_reg_1938_reg[25]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[25] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[25]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_54 
       (.I0(add_ln389_reg_1938_reg[24]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[24] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[24]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_55 
       (.I0(add_ln389_reg_1938_reg[26]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[26] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[26]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln389_reg_1943[0]_i_56 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4__0[10]),
        .I1(smax_cast_reg_1850[10]),
        .I2(ap_phi_mux_j_1_phi_fu_458_p4__0[9]),
        .I3(smax_cast_reg_1850[9]),
        .I4(smax_cast_reg_1850[11]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4__0[11]),
        .O(\icmp_ln389_reg_1943[0]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln389_reg_1943[0]_i_57 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4__0[7]),
        .I1(smax_cast_reg_1850[7]),
        .I2(ap_phi_mux_j_1_phi_fu_458_p4__0[6]),
        .I3(smax_cast_reg_1850[6]),
        .I4(smax_cast_reg_1850[8]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4__0[8]),
        .O(\icmp_ln389_reg_1943[0]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln389_reg_1943[0]_i_58 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4__0[4]),
        .I1(smax_cast_reg_1850[4]),
        .I2(ap_phi_mux_j_1_phi_fu_458_p4__0[3]),
        .I3(smax_cast_reg_1850[3]),
        .I4(smax_cast_reg_1850[5]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4__0[5]),
        .O(\icmp_ln389_reg_1943[0]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'h0990000000000990)) 
    \icmp_ln389_reg_1943[0]_i_59 
       (.I0(\icmp_ln389_reg_1943[0]_i_81_n_3 ),
        .I1(smax_cast_reg_1850[1]),
        .I2(\icmp_ln389_reg_1943[0]_i_82_n_3 ),
        .I3(smax_cast_reg_1850[0]),
        .I4(smax_cast_reg_1850[2]),
        .I5(\icmp_ln389_reg_1943[0]_i_83_n_3 ),
        .O(\icmp_ln389_reg_1943[0]_i_59_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_60 
       (.I0(add_ln389_reg_1938_reg[22]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[22] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[22]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_61 
       (.I0(add_ln389_reg_1938_reg[21]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[21] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[21]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_62 
       (.I0(add_ln389_reg_1938_reg[23]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[23] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[23]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_63 
       (.I0(add_ln389_reg_1938_reg[19]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[19] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[19]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_64 
       (.I0(add_ln389_reg_1938_reg[18]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[18] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[18]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_65 
       (.I0(add_ln389_reg_1938_reg[20]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[20] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[20]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_66 
       (.I0(add_ln389_reg_1938_reg[16]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[16] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[16]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_67 
       (.I0(add_ln389_reg_1938_reg[15]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[15] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[15]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_68 
       (.I0(add_ln389_reg_1938_reg[17]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[17] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[17]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_69 
       (.I0(add_ln389_reg_1938_reg[13]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[13] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[13]));
  LUT6 #(
    .INIT(64'hA808000000000151)) 
    \icmp_ln389_reg_1943[0]_i_7 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4__0[58]),
        .I1(\j_1_reg_451_reg_n_3_[57] ),
        .I2(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I3(add_ln389_reg_1938_reg[57]),
        .I4(smax_cast_reg_1850[31]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4__0[59]),
        .O(\icmp_ln389_reg_1943[0]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_70 
       (.I0(add_ln389_reg_1938_reg[12]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[12] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[12]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_71 
       (.I0(add_ln389_reg_1938_reg[14]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[14] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[14]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_72 
       (.I0(add_ln389_reg_1938_reg[10]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[10] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[10]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_73 
       (.I0(add_ln389_reg_1938_reg[9]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[9] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[9]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_74 
       (.I0(add_ln389_reg_1938_reg[11]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[11] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[11]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_75 
       (.I0(add_ln389_reg_1938_reg[7]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[7] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_76 
       (.I0(add_ln389_reg_1938_reg[6]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[6] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_77 
       (.I0(add_ln389_reg_1938_reg[8]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[8] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_78 
       (.I0(add_ln389_reg_1938_reg[4]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[4] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_79 
       (.I0(add_ln389_reg_1938_reg[3]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[3] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[3]));
  LUT6 #(
    .INIT(64'hE20000000000001D)) 
    \icmp_ln389_reg_1943[0]_i_8 
       (.I0(\j_1_reg_451_reg_n_3_[55] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[55]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p4__0[54]),
        .I4(smax_cast_reg_1850[31]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4__0[56]),
        .O(\icmp_ln389_reg_1943[0]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_80 
       (.I0(add_ln389_reg_1938_reg[5]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[5] ),
        .O(ap_phi_mux_j_1_phi_fu_458_p4__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_81 
       (.I0(add_ln389_reg_1938_reg[1]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[1] ),
        .O(\icmp_ln389_reg_1943[0]_i_81_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \icmp_ln389_reg_1943[0]_i_82 
       (.I0(add_ln389_reg_1938_reg[0]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[0] ),
        .O(\icmp_ln389_reg_1943[0]_i_82_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln389_reg_1943[0]_i_83 
       (.I0(add_ln389_reg_1938_reg[2]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(\j_1_reg_451_reg_n_3_[2] ),
        .O(\icmp_ln389_reg_1943[0]_i_83_n_3 ));
  LUT6 #(
    .INIT(64'hA808000000000151)) 
    \icmp_ln389_reg_1943[0]_i_9 
       (.I0(ap_phi_mux_j_1_phi_fu_458_p4__0[52]),
        .I1(\j_1_reg_451_reg_n_3_[51] ),
        .I2(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I3(add_ln389_reg_1938_reg[51]),
        .I4(smax_cast_reg_1850[31]),
        .I5(ap_phi_mux_j_1_phi_fu_458_p4__0[53]),
        .O(\icmp_ln389_reg_1943[0]_i_9_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/icmp_ln389_reg_1943_pp1_iter15_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/icmp_ln389_reg_1943_pp1_iter15_reg_reg[0]_srl6 " *) 
  SRL16E \icmp_ln389_reg_1943_pp1_iter15_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln389_reg_1943_pp1_iter9_reg_reg_n_3_[0] ),
        .Q(\icmp_ln389_reg_1943_pp1_iter15_reg_reg[0]_srl6_n_3 ));
  FDRE \icmp_ln389_reg_1943_pp1_iter16_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln389_reg_1943_pp1_iter15_reg_reg[0]_srl6_n_3 ),
        .Q(icmp_ln389_reg_1943_pp1_iter16_reg),
        .R(1'b0));
  FDRE \icmp_ln389_reg_1943_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(\icmp_ln389_reg_1943_reg_n_3_[0] ),
        .Q(icmp_ln389_reg_1943_pp1_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/icmp_ln389_reg_1943_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/icmp_ln389_reg_1943_pp1_iter5_reg_reg[0]_srl4 " *) 
  SRL16E \icmp_ln389_reg_1943_pp1_iter5_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln389_reg_1943_pp1_iter1_reg),
        .Q(\icmp_ln389_reg_1943_pp1_iter5_reg_reg[0]_srl4_n_3 ));
  FDRE \icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln389_reg_1943_pp1_iter5_reg_reg[0]_srl4_n_3 ),
        .Q(\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0_n_3 ),
        .R(1'b0));
  FDRE \icmp_ln389_reg_1943_pp1_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0_n_3 ),
        .Q(\icmp_ln389_reg_1943_pp1_iter7_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln389_reg_1943_pp1_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln389_reg_1943_pp1_iter7_reg_reg_n_3_[0] ),
        .Q(\icmp_ln389_reg_1943_pp1_iter8_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln389_reg_1943_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln389_reg_1943_pp1_iter8_reg_reg_n_3_[0] ),
        .Q(\icmp_ln389_reg_1943_pp1_iter9_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln389_reg_1943_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(ap_condition_pp1_exit_iter0_state18),
        .Q(\icmp_ln389_reg_1943_reg_n_3_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln389_reg_1943_reg[0]_i_14 
       (.CI(\icmp_ln389_reg_1943_reg[0]_i_27_n_3 ),
        .CO({\icmp_ln389_reg_1943_reg[0]_i_14_n_3 ,\icmp_ln389_reg_1943_reg[0]_i_14_n_4 ,\icmp_ln389_reg_1943_reg[0]_i_14_n_5 ,\icmp_ln389_reg_1943_reg[0]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln389_reg_1943_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\icmp_ln389_reg_1943[0]_i_28_n_3 ,\icmp_ln389_reg_1943[0]_i_29_n_3 ,\icmp_ln389_reg_1943[0]_i_30_n_3 ,\icmp_ln389_reg_1943[0]_i_31_n_3 }));
  CARRY4 \icmp_ln389_reg_1943_reg[0]_i_2 
       (.CI(\icmp_ln389_reg_1943_reg[0]_i_3_n_3 ),
        .CO({\NLW_icmp_ln389_reg_1943_reg[0]_i_2_CO_UNCONNECTED [3:2],ap_condition_pp1_exit_iter0_state18,\icmp_ln389_reg_1943_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln389_reg_1943_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp_ln389_reg_1943[0]_i_4_n_3 ,\icmp_ln389_reg_1943[0]_i_5_n_3 }));
  CARRY4 \icmp_ln389_reg_1943_reg[0]_i_27 
       (.CI(\icmp_ln389_reg_1943_reg[0]_i_40_n_3 ),
        .CO({\icmp_ln389_reg_1943_reg[0]_i_27_n_3 ,\icmp_ln389_reg_1943_reg[0]_i_27_n_4 ,\icmp_ln389_reg_1943_reg[0]_i_27_n_5 ,\icmp_ln389_reg_1943_reg[0]_i_27_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln389_reg_1943_reg[0]_i_27_O_UNCONNECTED [3:0]),
        .S({\icmp_ln389_reg_1943[0]_i_41_n_3 ,\icmp_ln389_reg_1943[0]_i_42_n_3 ,\icmp_ln389_reg_1943[0]_i_43_n_3 ,\icmp_ln389_reg_1943[0]_i_44_n_3 }));
  CARRY4 \icmp_ln389_reg_1943_reg[0]_i_3 
       (.CI(\icmp_ln389_reg_1943_reg[0]_i_6_n_3 ),
        .CO({\icmp_ln389_reg_1943_reg[0]_i_3_n_3 ,\icmp_ln389_reg_1943_reg[0]_i_3_n_4 ,\icmp_ln389_reg_1943_reg[0]_i_3_n_5 ,\icmp_ln389_reg_1943_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln389_reg_1943_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln389_reg_1943[0]_i_7_n_3 ,\icmp_ln389_reg_1943[0]_i_8_n_3 ,\icmp_ln389_reg_1943[0]_i_9_n_3 ,\icmp_ln389_reg_1943[0]_i_10_n_3 }));
  CARRY4 \icmp_ln389_reg_1943_reg[0]_i_40 
       (.CI(1'b0),
        .CO({\icmp_ln389_reg_1943_reg[0]_i_40_n_3 ,\icmp_ln389_reg_1943_reg[0]_i_40_n_4 ,\icmp_ln389_reg_1943_reg[0]_i_40_n_5 ,\icmp_ln389_reg_1943_reg[0]_i_40_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln389_reg_1943_reg[0]_i_40_O_UNCONNECTED [3:0]),
        .S({\icmp_ln389_reg_1943[0]_i_56_n_3 ,\icmp_ln389_reg_1943[0]_i_57_n_3 ,\icmp_ln389_reg_1943[0]_i_58_n_3 ,\icmp_ln389_reg_1943[0]_i_59_n_3 }));
  CARRY4 \icmp_ln389_reg_1943_reg[0]_i_6 
       (.CI(\icmp_ln389_reg_1943_reg[0]_i_14_n_3 ),
        .CO({\icmp_ln389_reg_1943_reg[0]_i_6_n_3 ,\icmp_ln389_reg_1943_reg[0]_i_6_n_4 ,\icmp_ln389_reg_1943_reg[0]_i_6_n_5 ,\icmp_ln389_reg_1943_reg[0]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln389_reg_1943_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\icmp_ln389_reg_1943[0]_i_15_n_3 ,\icmp_ln389_reg_1943[0]_i_16_n_3 ,\icmp_ln389_reg_1943[0]_i_17_n_3 ,\icmp_ln389_reg_1943[0]_i_18_n_3 }));
  LUT6 #(
    .INIT(64'hFFFEFFFF00100000)) 
    \icmp_ln489_reg_1951[0]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(\slt_reg_1869_reg_n_3_[0] ),
        .I2(icmp_ln489_fu_1063_p2),
        .I3(ap_condition_pp1_exit_iter0_state18),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(icmp_ln489_reg_1951),
        .O(\icmp_ln489_reg_1951[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_10 
       (.I0(\j_1_reg_451_reg_n_3_[59] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[59]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[58] ),
        .I5(add_ln389_reg_1938_reg[58]),
        .O(\icmp_ln489_reg_1951[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_11 
       (.I0(\j_1_reg_451_reg_n_3_[57] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[57]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[56] ),
        .I5(add_ln389_reg_1938_reg[56]),
        .O(\icmp_ln489_reg_1951[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_13 
       (.I0(\j_1_reg_451_reg_n_3_[54] ),
        .I1(add_ln389_reg_1938_reg[54]),
        .I2(add_ln389_reg_1938_reg[55]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[55] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_14 
       (.I0(\j_1_reg_451_reg_n_3_[52] ),
        .I1(add_ln389_reg_1938_reg[52]),
        .I2(add_ln389_reg_1938_reg[53]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[53] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_15 
       (.I0(\j_1_reg_451_reg_n_3_[50] ),
        .I1(add_ln389_reg_1938_reg[50]),
        .I2(add_ln389_reg_1938_reg[51]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[51] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_16 
       (.I0(\j_1_reg_451_reg_n_3_[48] ),
        .I1(add_ln389_reg_1938_reg[48]),
        .I2(add_ln389_reg_1938_reg[49]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[49] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_17 
       (.I0(\j_1_reg_451_reg_n_3_[55] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[55]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[54] ),
        .I5(add_ln389_reg_1938_reg[54]),
        .O(\icmp_ln489_reg_1951[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_18 
       (.I0(\j_1_reg_451_reg_n_3_[53] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[53]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[52] ),
        .I5(add_ln389_reg_1938_reg[52]),
        .O(\icmp_ln489_reg_1951[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_19 
       (.I0(\j_1_reg_451_reg_n_3_[51] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[51]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[50] ),
        .I5(add_ln389_reg_1938_reg[50]),
        .O(\icmp_ln489_reg_1951[0]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_20 
       (.I0(\j_1_reg_451_reg_n_3_[49] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[49]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[48] ),
        .I5(add_ln389_reg_1938_reg[48]),
        .O(\icmp_ln489_reg_1951[0]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_22 
       (.I0(\j_1_reg_451_reg_n_3_[46] ),
        .I1(add_ln389_reg_1938_reg[46]),
        .I2(add_ln389_reg_1938_reg[47]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[47] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_23 
       (.I0(\j_1_reg_451_reg_n_3_[44] ),
        .I1(add_ln389_reg_1938_reg[44]),
        .I2(add_ln389_reg_1938_reg[45]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[45] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_24 
       (.I0(\j_1_reg_451_reg_n_3_[42] ),
        .I1(add_ln389_reg_1938_reg[42]),
        .I2(add_ln389_reg_1938_reg[43]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[43] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_25 
       (.I0(\j_1_reg_451_reg_n_3_[40] ),
        .I1(add_ln389_reg_1938_reg[40]),
        .I2(add_ln389_reg_1938_reg[41]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[41] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_26 
       (.I0(\j_1_reg_451_reg_n_3_[47] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[47]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[46] ),
        .I5(add_ln389_reg_1938_reg[46]),
        .O(\icmp_ln489_reg_1951[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_27 
       (.I0(\j_1_reg_451_reg_n_3_[45] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[45]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[44] ),
        .I5(add_ln389_reg_1938_reg[44]),
        .O(\icmp_ln489_reg_1951[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_28 
       (.I0(\j_1_reg_451_reg_n_3_[43] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[43]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[42] ),
        .I5(add_ln389_reg_1938_reg[42]),
        .O(\icmp_ln489_reg_1951[0]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_29 
       (.I0(\j_1_reg_451_reg_n_3_[41] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[41]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[40] ),
        .I5(add_ln389_reg_1938_reg[40]),
        .O(\icmp_ln489_reg_1951[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_31 
       (.I0(\j_1_reg_451_reg_n_3_[38] ),
        .I1(add_ln389_reg_1938_reg[38]),
        .I2(add_ln389_reg_1938_reg[39]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[39] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_32 
       (.I0(\j_1_reg_451_reg_n_3_[36] ),
        .I1(add_ln389_reg_1938_reg[36]),
        .I2(add_ln389_reg_1938_reg[37]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[37] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_33 
       (.I0(\j_1_reg_451_reg_n_3_[34] ),
        .I1(add_ln389_reg_1938_reg[34]),
        .I2(add_ln389_reg_1938_reg[35]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[35] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_34 
       (.I0(\j_1_reg_451_reg_n_3_[32] ),
        .I1(add_ln389_reg_1938_reg[32]),
        .I2(add_ln389_reg_1938_reg[33]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[33] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_35 
       (.I0(\j_1_reg_451_reg_n_3_[39] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[39]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[38] ),
        .I5(add_ln389_reg_1938_reg[38]),
        .O(\icmp_ln489_reg_1951[0]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_36 
       (.I0(\j_1_reg_451_reg_n_3_[37] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[37]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[36] ),
        .I5(add_ln389_reg_1938_reg[36]),
        .O(\icmp_ln489_reg_1951[0]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_37 
       (.I0(\j_1_reg_451_reg_n_3_[35] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[35]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[34] ),
        .I5(add_ln389_reg_1938_reg[34]),
        .O(\icmp_ln489_reg_1951[0]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_38 
       (.I0(\j_1_reg_451_reg_n_3_[33] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[33]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[32] ),
        .I5(add_ln389_reg_1938_reg[32]),
        .O(\icmp_ln489_reg_1951[0]_i_38_n_3 ));
  LUT6 #(
    .INIT(64'h3F005F5F3F000000)) 
    \icmp_ln489_reg_1951[0]_i_4 
       (.I0(\j_1_reg_451_reg_n_3_[62] ),
        .I1(add_ln389_reg_1938_reg[62]),
        .I2(sext_ln382_reg_1845[32]),
        .I3(add_ln389_reg_1938_reg[63]),
        .I4(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I5(\j_1_reg_451_reg_n_3_[63] ),
        .O(\icmp_ln489_reg_1951[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_40 
       (.I0(sext_ln382_reg_1845[30]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[30]),
        .I2(add_ln389_reg_1938_reg[31]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[31] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_40_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_41 
       (.I0(sext_ln382_reg_1845[28]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[28]),
        .I2(add_ln389_reg_1938_reg[29]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[29] ),
        .I5(sext_ln382_reg_1845[29]),
        .O(\icmp_ln489_reg_1951[0]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_42 
       (.I0(sext_ln382_reg_1845[26]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[26]),
        .I2(add_ln389_reg_1938_reg[27]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[27] ),
        .I5(sext_ln382_reg_1845[27]),
        .O(\icmp_ln489_reg_1951[0]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_43 
       (.I0(sext_ln382_reg_1845[24]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[24]),
        .I2(add_ln389_reg_1938_reg[25]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[25] ),
        .I5(sext_ln382_reg_1845[25]),
        .O(\icmp_ln489_reg_1951[0]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_44 
       (.I0(\j_1_reg_451_reg_n_3_[31] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[31]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[30]),
        .I5(sext_ln382_reg_1845[30]),
        .O(\icmp_ln489_reg_1951[0]_i_44_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_45 
       (.I0(\j_1_reg_451_reg_n_3_[29] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[29]),
        .I3(sext_ln382_reg_1845[29]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[28]),
        .I5(sext_ln382_reg_1845[28]),
        .O(\icmp_ln489_reg_1951[0]_i_45_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_46 
       (.I0(\j_1_reg_451_reg_n_3_[27] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[27]),
        .I3(sext_ln382_reg_1845[27]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[26]),
        .I5(sext_ln382_reg_1845[26]),
        .O(\icmp_ln489_reg_1951[0]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_47 
       (.I0(\j_1_reg_451_reg_n_3_[25] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[25]),
        .I3(sext_ln382_reg_1845[25]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[24]),
        .I5(sext_ln382_reg_1845[24]),
        .O(\icmp_ln489_reg_1951[0]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_49 
       (.I0(sext_ln382_reg_1845[22]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[22]),
        .I2(add_ln389_reg_1938_reg[23]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[23] ),
        .I5(sext_ln382_reg_1845[23]),
        .O(\icmp_ln489_reg_1951[0]_i_49_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_5 
       (.I0(\j_1_reg_451_reg_n_3_[60] ),
        .I1(add_ln389_reg_1938_reg[60]),
        .I2(add_ln389_reg_1938_reg[61]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[61] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_50 
       (.I0(sext_ln382_reg_1845[20]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[20]),
        .I2(add_ln389_reg_1938_reg[21]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[21] ),
        .I5(sext_ln382_reg_1845[21]),
        .O(\icmp_ln489_reg_1951[0]_i_50_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_51 
       (.I0(sext_ln382_reg_1845[18]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[18]),
        .I2(add_ln389_reg_1938_reg[19]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[19] ),
        .I5(sext_ln382_reg_1845[19]),
        .O(\icmp_ln489_reg_1951[0]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_52 
       (.I0(sext_ln382_reg_1845[16]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[16]),
        .I2(add_ln389_reg_1938_reg[17]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[17] ),
        .I5(sext_ln382_reg_1845[17]),
        .O(\icmp_ln489_reg_1951[0]_i_52_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_53 
       (.I0(\j_1_reg_451_reg_n_3_[23] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[23]),
        .I3(sext_ln382_reg_1845[23]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[22]),
        .I5(sext_ln382_reg_1845[22]),
        .O(\icmp_ln489_reg_1951[0]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_54 
       (.I0(\j_1_reg_451_reg_n_3_[21] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[21]),
        .I3(sext_ln382_reg_1845[21]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[20]),
        .I5(sext_ln382_reg_1845[20]),
        .O(\icmp_ln489_reg_1951[0]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_55 
       (.I0(\j_1_reg_451_reg_n_3_[19] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[19]),
        .I3(sext_ln382_reg_1845[19]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[18]),
        .I5(sext_ln382_reg_1845[18]),
        .O(\icmp_ln489_reg_1951[0]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_56 
       (.I0(\j_1_reg_451_reg_n_3_[17] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[17]),
        .I3(sext_ln382_reg_1845[17]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[16]),
        .I5(sext_ln382_reg_1845[16]),
        .O(\icmp_ln489_reg_1951[0]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_58 
       (.I0(sext_ln382_reg_1845[14]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[14]),
        .I2(add_ln389_reg_1938_reg[15]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[15] ),
        .I5(sext_ln382_reg_1845[15]),
        .O(\icmp_ln489_reg_1951[0]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_59 
       (.I0(sext_ln382_reg_1845[12]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[12]),
        .I2(add_ln389_reg_1938_reg[13]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[13] ),
        .I5(sext_ln382_reg_1845[13]),
        .O(\icmp_ln489_reg_1951[0]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_6 
       (.I0(\j_1_reg_451_reg_n_3_[58] ),
        .I1(add_ln389_reg_1938_reg[58]),
        .I2(add_ln389_reg_1938_reg[59]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[59] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_60 
       (.I0(sext_ln382_reg_1845[10]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[10]),
        .I2(add_ln389_reg_1938_reg[11]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[11] ),
        .I5(sext_ln382_reg_1845[11]),
        .O(\icmp_ln489_reg_1951[0]_i_60_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_61 
       (.I0(sext_ln382_reg_1845[8]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[8]),
        .I2(add_ln389_reg_1938_reg[9]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[9] ),
        .I5(sext_ln382_reg_1845[9]),
        .O(\icmp_ln489_reg_1951[0]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_62 
       (.I0(\j_1_reg_451_reg_n_3_[15] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[15]),
        .I3(sext_ln382_reg_1845[15]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[14]),
        .I5(sext_ln382_reg_1845[14]),
        .O(\icmp_ln489_reg_1951[0]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_63 
       (.I0(\j_1_reg_451_reg_n_3_[13] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[13]),
        .I3(sext_ln382_reg_1845[13]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[12]),
        .I5(sext_ln382_reg_1845[12]),
        .O(\icmp_ln489_reg_1951[0]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_64 
       (.I0(\j_1_reg_451_reg_n_3_[11] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[11]),
        .I3(sext_ln382_reg_1845[11]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[10]),
        .I5(sext_ln382_reg_1845[10]),
        .O(\icmp_ln489_reg_1951[0]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_65 
       (.I0(\j_1_reg_451_reg_n_3_[9] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[9]),
        .I3(sext_ln382_reg_1845[9]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[8]),
        .I5(sext_ln382_reg_1845[8]),
        .O(\icmp_ln489_reg_1951[0]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_66 
       (.I0(sext_ln382_reg_1845[6]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[6]),
        .I2(add_ln389_reg_1938_reg[7]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[7] ),
        .I5(sext_ln382_reg_1845[7]),
        .O(\icmp_ln489_reg_1951[0]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_67 
       (.I0(sext_ln382_reg_1845[4]),
        .I1(ap_phi_mux_j_1_phi_fu_458_p4__0[4]),
        .I2(add_ln389_reg_1938_reg[5]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[5] ),
        .I5(sext_ln382_reg_1845[5]),
        .O(\icmp_ln489_reg_1951[0]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \icmp_ln489_reg_1951[0]_i_68 
       (.I0(sext_ln382_reg_1845[2]),
        .I1(\icmp_ln389_reg_1943[0]_i_83_n_3 ),
        .I2(add_ln389_reg_1938_reg[3]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[3] ),
        .I5(sext_ln382_reg_1845[3]),
        .O(\icmp_ln489_reg_1951[0]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'h8F888FFF08000888)) 
    \icmp_ln489_reg_1951[0]_i_69 
       (.I0(\icmp_ln389_reg_1943[0]_i_82_n_3 ),
        .I1(sext_ln382_reg_1845[0]),
        .I2(add_ln389_reg_1938_reg[1]),
        .I3(ap_phi_mux_j_1_phi_fu_458_p41),
        .I4(\j_1_reg_451_reg_n_3_[1] ),
        .I5(sext_ln382_reg_1845[1]),
        .O(\icmp_ln489_reg_1951[0]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    \icmp_ln489_reg_1951[0]_i_7 
       (.I0(\j_1_reg_451_reg_n_3_[56] ),
        .I1(add_ln389_reg_1938_reg[56]),
        .I2(add_ln389_reg_1938_reg[57]),
        .I3(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I4(\j_1_reg_451_reg_n_3_[57] ),
        .I5(sext_ln382_reg_1845[32]),
        .O(\icmp_ln489_reg_1951[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_70 
       (.I0(\j_1_reg_451_reg_n_3_[7] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[7]),
        .I3(sext_ln382_reg_1845[7]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[6]),
        .I5(sext_ln382_reg_1845[6]),
        .O(\icmp_ln489_reg_1951[0]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_71 
       (.I0(\j_1_reg_451_reg_n_3_[5] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[5]),
        .I3(sext_ln382_reg_1845[5]),
        .I4(ap_phi_mux_j_1_phi_fu_458_p4__0[4]),
        .I5(sext_ln382_reg_1845[4]),
        .O(\icmp_ln489_reg_1951[0]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln489_reg_1951[0]_i_72 
       (.I0(\j_1_reg_451_reg_n_3_[3] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[3]),
        .I3(sext_ln382_reg_1845[3]),
        .I4(\icmp_ln389_reg_1943[0]_i_83_n_3 ),
        .I5(sext_ln382_reg_1845[2]),
        .O(\icmp_ln489_reg_1951[0]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'h0000E21DE21D0000)) 
    \icmp_ln489_reg_1951[0]_i_73 
       (.I0(\j_1_reg_451_reg_n_3_[1] ),
        .I1(ap_phi_mux_j_1_phi_fu_458_p41),
        .I2(add_ln389_reg_1938_reg[1]),
        .I3(sext_ln382_reg_1845[1]),
        .I4(\icmp_ln389_reg_1943[0]_i_82_n_3 ),
        .I5(sext_ln382_reg_1845[0]),
        .O(\icmp_ln489_reg_1951[0]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hA808A10108580151)) 
    \icmp_ln489_reg_1951[0]_i_8 
       (.I0(sext_ln382_reg_1845[32]),
        .I1(\j_1_reg_451_reg_n_3_[63] ),
        .I2(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I3(add_ln389_reg_1938_reg[63]),
        .I4(\j_1_reg_451_reg_n_3_[62] ),
        .I5(add_ln389_reg_1938_reg[62]),
        .O(\icmp_ln489_reg_1951[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln489_reg_1951[0]_i_9 
       (.I0(\j_1_reg_451_reg_n_3_[61] ),
        .I1(\icmp_ln389_reg_1943[0]_i_11_n_3 ),
        .I2(add_ln389_reg_1938_reg[61]),
        .I3(sext_ln382_reg_1845[32]),
        .I4(\j_1_reg_451_reg_n_3_[60] ),
        .I5(add_ln389_reg_1938_reg[60]),
        .O(\icmp_ln489_reg_1951[0]_i_9_n_3 ));
  FDRE \icmp_ln489_reg_1951_pp1_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln489_reg_1951_pp1_iter9_reg),
        .Q(icmp_ln489_reg_1951_pp1_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/icmp_ln489_reg_1951_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/icmp_ln489_reg_1951_pp1_iter14_reg_reg[0]_srl4 " *) 
  SRL16E \icmp_ln489_reg_1951_pp1_iter14_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln489_reg_1951_pp1_iter10_reg),
        .Q(\icmp_ln489_reg_1951_pp1_iter14_reg_reg[0]_srl4_n_3 ));
  FDRE \icmp_ln489_reg_1951_pp1_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln489_reg_1951_pp1_iter14_reg_reg[0]_srl4_n_3 ),
        .Q(icmp_ln489_reg_1951_pp1_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln489_reg_1951_pp1_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln489_reg_1951_pp1_iter15_reg),
        .Q(icmp_ln489_reg_1951_pp1_iter16_reg),
        .R(1'b0));
  FDRE \icmp_ln489_reg_1951_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(icmp_ln489_reg_1951),
        .Q(icmp_ln489_reg_1951_pp1_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/icmp_ln489_reg_1951_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/icmp_ln489_reg_1951_pp1_iter6_reg_reg[0]_srl5 " *) 
  SRL16E \icmp_ln489_reg_1951_pp1_iter6_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln489_reg_1951_pp1_iter1_reg),
        .Q(\icmp_ln489_reg_1951_pp1_iter6_reg_reg[0]_srl5_n_3 ));
  FDRE \icmp_ln489_reg_1951_pp1_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln489_reg_1951_pp1_iter6_reg_reg[0]_srl5_n_3 ),
        .Q(icmp_ln489_reg_1951_pp1_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln489_reg_1951_pp1_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln489_reg_1951_pp1_iter7_reg),
        .Q(icmp_ln489_reg_1951_pp1_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln489_reg_1951_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln489_reg_1951_pp1_iter8_reg),
        .Q(icmp_ln489_reg_1951_pp1_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln489_reg_1951_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln489_reg_1951[0]_i_1_n_3 ),
        .Q(icmp_ln489_reg_1951),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln489_reg_1951_reg[0]_i_12 
       (.CI(\icmp_ln489_reg_1951_reg[0]_i_21_n_3 ),
        .CO({\icmp_ln489_reg_1951_reg[0]_i_12_n_3 ,\icmp_ln489_reg_1951_reg[0]_i_12_n_4 ,\icmp_ln489_reg_1951_reg[0]_i_12_n_5 ,\icmp_ln489_reg_1951_reg[0]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln489_reg_1951[0]_i_22_n_3 ,\icmp_ln489_reg_1951[0]_i_23_n_3 ,\icmp_ln489_reg_1951[0]_i_24_n_3 ,\icmp_ln489_reg_1951[0]_i_25_n_3 }),
        .O(\NLW_icmp_ln489_reg_1951_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\icmp_ln489_reg_1951[0]_i_26_n_3 ,\icmp_ln489_reg_1951[0]_i_27_n_3 ,\icmp_ln489_reg_1951[0]_i_28_n_3 ,\icmp_ln489_reg_1951[0]_i_29_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln489_reg_1951_reg[0]_i_2 
       (.CI(\icmp_ln489_reg_1951_reg[0]_i_3_n_3 ),
        .CO({icmp_ln489_fu_1063_p2,\icmp_ln489_reg_1951_reg[0]_i_2_n_4 ,\icmp_ln489_reg_1951_reg[0]_i_2_n_5 ,\icmp_ln489_reg_1951_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln489_reg_1951[0]_i_4_n_3 ,\icmp_ln489_reg_1951[0]_i_5_n_3 ,\icmp_ln489_reg_1951[0]_i_6_n_3 ,\icmp_ln489_reg_1951[0]_i_7_n_3 }),
        .O(\NLW_icmp_ln489_reg_1951_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln489_reg_1951[0]_i_8_n_3 ,\icmp_ln489_reg_1951[0]_i_9_n_3 ,\icmp_ln489_reg_1951[0]_i_10_n_3 ,\icmp_ln489_reg_1951[0]_i_11_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln489_reg_1951_reg[0]_i_21 
       (.CI(\icmp_ln489_reg_1951_reg[0]_i_30_n_3 ),
        .CO({\icmp_ln489_reg_1951_reg[0]_i_21_n_3 ,\icmp_ln489_reg_1951_reg[0]_i_21_n_4 ,\icmp_ln489_reg_1951_reg[0]_i_21_n_5 ,\icmp_ln489_reg_1951_reg[0]_i_21_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln489_reg_1951[0]_i_31_n_3 ,\icmp_ln489_reg_1951[0]_i_32_n_3 ,\icmp_ln489_reg_1951[0]_i_33_n_3 ,\icmp_ln489_reg_1951[0]_i_34_n_3 }),
        .O(\NLW_icmp_ln489_reg_1951_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\icmp_ln489_reg_1951[0]_i_35_n_3 ,\icmp_ln489_reg_1951[0]_i_36_n_3 ,\icmp_ln489_reg_1951[0]_i_37_n_3 ,\icmp_ln489_reg_1951[0]_i_38_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln489_reg_1951_reg[0]_i_3 
       (.CI(\icmp_ln489_reg_1951_reg[0]_i_12_n_3 ),
        .CO({\icmp_ln489_reg_1951_reg[0]_i_3_n_3 ,\icmp_ln489_reg_1951_reg[0]_i_3_n_4 ,\icmp_ln489_reg_1951_reg[0]_i_3_n_5 ,\icmp_ln489_reg_1951_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln489_reg_1951[0]_i_13_n_3 ,\icmp_ln489_reg_1951[0]_i_14_n_3 ,\icmp_ln489_reg_1951[0]_i_15_n_3 ,\icmp_ln489_reg_1951[0]_i_16_n_3 }),
        .O(\NLW_icmp_ln489_reg_1951_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln489_reg_1951[0]_i_17_n_3 ,\icmp_ln489_reg_1951[0]_i_18_n_3 ,\icmp_ln489_reg_1951[0]_i_19_n_3 ,\icmp_ln489_reg_1951[0]_i_20_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln489_reg_1951_reg[0]_i_30 
       (.CI(\icmp_ln489_reg_1951_reg[0]_i_39_n_3 ),
        .CO({\icmp_ln489_reg_1951_reg[0]_i_30_n_3 ,\icmp_ln489_reg_1951_reg[0]_i_30_n_4 ,\icmp_ln489_reg_1951_reg[0]_i_30_n_5 ,\icmp_ln489_reg_1951_reg[0]_i_30_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln489_reg_1951[0]_i_40_n_3 ,\icmp_ln489_reg_1951[0]_i_41_n_3 ,\icmp_ln489_reg_1951[0]_i_42_n_3 ,\icmp_ln489_reg_1951[0]_i_43_n_3 }),
        .O(\NLW_icmp_ln489_reg_1951_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S({\icmp_ln489_reg_1951[0]_i_44_n_3 ,\icmp_ln489_reg_1951[0]_i_45_n_3 ,\icmp_ln489_reg_1951[0]_i_46_n_3 ,\icmp_ln489_reg_1951[0]_i_47_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln489_reg_1951_reg[0]_i_39 
       (.CI(\icmp_ln489_reg_1951_reg[0]_i_48_n_3 ),
        .CO({\icmp_ln489_reg_1951_reg[0]_i_39_n_3 ,\icmp_ln489_reg_1951_reg[0]_i_39_n_4 ,\icmp_ln489_reg_1951_reg[0]_i_39_n_5 ,\icmp_ln489_reg_1951_reg[0]_i_39_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln489_reg_1951[0]_i_49_n_3 ,\icmp_ln489_reg_1951[0]_i_50_n_3 ,\icmp_ln489_reg_1951[0]_i_51_n_3 ,\icmp_ln489_reg_1951[0]_i_52_n_3 }),
        .O(\NLW_icmp_ln489_reg_1951_reg[0]_i_39_O_UNCONNECTED [3:0]),
        .S({\icmp_ln489_reg_1951[0]_i_53_n_3 ,\icmp_ln489_reg_1951[0]_i_54_n_3 ,\icmp_ln489_reg_1951[0]_i_55_n_3 ,\icmp_ln489_reg_1951[0]_i_56_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln489_reg_1951_reg[0]_i_48 
       (.CI(\icmp_ln489_reg_1951_reg[0]_i_57_n_3 ),
        .CO({\icmp_ln489_reg_1951_reg[0]_i_48_n_3 ,\icmp_ln489_reg_1951_reg[0]_i_48_n_4 ,\icmp_ln489_reg_1951_reg[0]_i_48_n_5 ,\icmp_ln489_reg_1951_reg[0]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln489_reg_1951[0]_i_58_n_3 ,\icmp_ln489_reg_1951[0]_i_59_n_3 ,\icmp_ln489_reg_1951[0]_i_60_n_3 ,\icmp_ln489_reg_1951[0]_i_61_n_3 }),
        .O(\NLW_icmp_ln489_reg_1951_reg[0]_i_48_O_UNCONNECTED [3:0]),
        .S({\icmp_ln489_reg_1951[0]_i_62_n_3 ,\icmp_ln489_reg_1951[0]_i_63_n_3 ,\icmp_ln489_reg_1951[0]_i_64_n_3 ,\icmp_ln489_reg_1951[0]_i_65_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln489_reg_1951_reg[0]_i_57 
       (.CI(1'b0),
        .CO({\icmp_ln489_reg_1951_reg[0]_i_57_n_3 ,\icmp_ln489_reg_1951_reg[0]_i_57_n_4 ,\icmp_ln489_reg_1951_reg[0]_i_57_n_5 ,\icmp_ln489_reg_1951_reg[0]_i_57_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln489_reg_1951[0]_i_66_n_3 ,\icmp_ln489_reg_1951[0]_i_67_n_3 ,\icmp_ln489_reg_1951[0]_i_68_n_3 ,\icmp_ln489_reg_1951[0]_i_69_n_3 }),
        .O(\NLW_icmp_ln489_reg_1951_reg[0]_i_57_O_UNCONNECTED [3:0]),
        .S({\icmp_ln489_reg_1951[0]_i_70_n_3 ,\icmp_ln489_reg_1951[0]_i_71_n_3 ,\icmp_ln489_reg_1951[0]_i_72_n_3 ,\icmp_ln489_reg_1951[0]_i_73_n_3 }));
  LUT5 #(
    .INIT(32'h10101100)) 
    \icmp_ln851_3_reg_2149[0]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(\slt_reg_1869_reg_n_3_[0] ),
        .I2(icmp_ln489_reg_1951_pp1_iter15_reg),
        .I3(and_ln486_reg_1981_pp1_iter15_reg),
        .I4(and_ln487_reg_1977_pp1_iter15_reg),
        .O(icmp_ln851_3_reg_21490));
  FDRE \icmp_ln851_3_reg_2149_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln851_3_reg_21490),
        .D(icmp_ln851_3_fu_1468_p2),
        .Q(icmp_ln851_3_reg_2149),
        .R(1'b0));
  FDRE \icmp_ln851_reg_1906_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_n_3),
        .Q(icmp_ln851_reg_1906),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    \icmp_ln870_2_reg_1971[0]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(\slt_reg_1869_reg_n_3_[0] ),
        .I2(icmp_ln870_2_fu_1124_p2),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln870_2_reg_1971),
        .O(\icmp_ln870_2_reg_1971[0]_i_1_n_3 ));
  FDRE \icmp_ln870_2_reg_1971_pp1_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln870_2_reg_1971_pp1_iter9_reg),
        .Q(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/icmp_ln870_2_reg_1971_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/icmp_ln870_2_reg_1971_pp1_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \icmp_ln870_2_reg_1971_pp1_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln870_2_reg_1971),
        .Q(\icmp_ln870_2_reg_1971_pp1_iter7_reg_reg[0]_srl6_n_3 ));
  FDRE \icmp_ln870_2_reg_1971_pp1_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln870_2_reg_1971_pp1_iter7_reg_reg[0]_srl6_n_3 ),
        .Q(\icmp_ln870_2_reg_1971_pp1_iter8_reg_reg[0]__0_n_3 ),
        .R(1'b0));
  FDRE \icmp_ln870_2_reg_1971_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln870_2_reg_1971_pp1_iter8_reg_reg[0]__0_n_3 ),
        .Q(icmp_ln870_2_reg_1971_pp1_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln870_2_reg_1971_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln870_2_reg_1971[0]_i_1_n_3 ),
        .Q(icmp_ln870_2_reg_1971),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indexx_pre_V_1_reg_1835[22]_i_1 
       (.I0(Q[0]),
        .O(\indexx_pre_V_1_reg_1835[22]_i_1_n_3 ));
  FDRE \indexx_pre_V_1_reg_1835_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\indexx_pre_V_1_reg_1835[22]_i_1_n_3 ),
        .Q(indexx_pre_V_1_reg_1835_reg[0]),
        .R(1'b0));
  FDRE \indexx_pre_V_1_reg_1835_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_10 ),
        .Q(indexx_pre_V_1_reg_1835_reg[1]),
        .R(1'b0));
  FDRE \indexx_pre_V_1_reg_1835_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_8 ),
        .Q(indexx_pre_V_1_reg_1835_reg[19]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[0]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[0]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[0]),
        .O(zext_ln870_fu_1515_p1[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[10]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[10]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[10]),
        .O(zext_ln870_fu_1515_p1[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[11]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[11]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[11]),
        .O(zext_ln870_fu_1515_p1[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[12]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[12]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[12]),
        .O(zext_ln870_fu_1515_p1[12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[13]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[13]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[13]),
        .O(zext_ln870_fu_1515_p1[13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[14]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[14]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[14]),
        .O(zext_ln870_fu_1515_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[15]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[15]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[15]),
        .O(zext_ln870_fu_1515_p1[15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[16]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[16]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[16]),
        .O(zext_ln870_fu_1515_p1[16]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[1]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[1]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[1]),
        .O(zext_ln870_fu_1515_p1[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[2]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[2]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[2]),
        .O(zext_ln870_fu_1515_p1[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[3]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[3]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[3]),
        .O(zext_ln870_fu_1515_p1[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[4]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[4]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[4]),
        .O(zext_ln870_fu_1515_p1[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[5]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[5]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[5]),
        .O(zext_ln870_fu_1515_p1[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[6]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[6]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[6]),
        .O(zext_ln870_fu_1515_p1[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[7]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[7]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[7]),
        .O(zext_ln870_fu_1515_p1[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[8]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[8]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[8]),
        .O(zext_ln870_fu_1515_p1[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indexy_V_fu_170[9]_i_1 
       (.I0(conv_i_i202_i_phi_reg_466[9]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(indexy_V_fu_170[9]),
        .O(zext_ln870_fu_1515_p1[9]));
  FDRE \indexy_V_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[0]),
        .Q(indexy_V_fu_170[0]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[10]),
        .Q(indexy_V_fu_170[10]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[11]),
        .Q(indexy_V_fu_170[11]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[12]),
        .Q(indexy_V_fu_170[12]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[13]),
        .Q(indexy_V_fu_170[13]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[14]),
        .Q(indexy_V_fu_170[14]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[15]),
        .Q(indexy_V_fu_170[15]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[16]),
        .Q(indexy_V_fu_170[16]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[1]),
        .Q(indexy_V_fu_170[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[2]),
        .Q(indexy_V_fu_170[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[3]),
        .Q(indexy_V_fu_170[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[4]),
        .Q(indexy_V_fu_170[4]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[5]),
        .Q(indexy_V_fu_170[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[6]),
        .Q(indexy_V_fu_170[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[7]),
        .Q(indexy_V_fu_170[7]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[8]),
        .Q(indexy_V_fu_170[8]),
        .R(ap_CS_fsm_state4));
  FDRE \indexy_V_fu_170_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln870_fu_1515_p1[9]),
        .Q(indexy_V_fu_170[9]),
        .R(ap_CS_fsm_state4));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[0]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[0]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[10]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[10]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[11]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[11]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[1]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[1]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[24]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[24]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[24]),
        .O(\indexy_pre_V_reg_1911[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[25]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[25]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[25]),
        .O(\indexy_pre_V_reg_1911[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[26]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[26]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[26]),
        .O(\indexy_pre_V_reg_1911[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[27]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[27]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[27]),
        .O(\indexy_pre_V_reg_1911[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[28]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[28]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[28]),
        .O(\indexy_pre_V_reg_1911[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[29]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[29]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[29]),
        .O(\indexy_pre_V_reg_1911[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[2]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[2]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[30]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[30]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[30]),
        .O(\indexy_pre_V_reg_1911[30]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[31]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[31]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[31]),
        .O(\indexy_pre_V_reg_1911[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[32]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[32]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[32]),
        .O(\indexy_pre_V_reg_1911[32]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[33]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[33]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[33]),
        .O(\indexy_pre_V_reg_1911[33]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[34]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[34]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[34]),
        .O(\indexy_pre_V_reg_1911[34]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[35]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[35]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[35]),
        .O(\indexy_pre_V_reg_1911[35]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[36]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[36]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[36]),
        .O(\indexy_pre_V_reg_1911[36]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[37]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[37]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[37]),
        .O(\indexy_pre_V_reg_1911[37]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \indexy_pre_V_reg_1911[38]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[38]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[38]),
        .O(\indexy_pre_V_reg_1911[38]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[3]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[3]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[4]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[4]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[5]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[5]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[6]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[6]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[7]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[7]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[8]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[8]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indexy_pre_V_reg_1911[9]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[9]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\indexy_pre_V_reg_1911[9]_i_1_n_3 ));
  FDRE \indexy_pre_V_reg_1911_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[0]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[10]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[11]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[1]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[24]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[2]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[25]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[3]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[26]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[4]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[27]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[5]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[28]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[6]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[29]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[7]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[2]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[30]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[8]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[31]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[9]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[32]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[10]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[33]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[11]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[34]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[12]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[35]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[13]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[36]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[14]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[37]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[15]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[38]_i_1_n_3 ),
        .Q(trunc_ln_fu_1077_p4[16]),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[3]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[4]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[5]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[6]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[7]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[8]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \indexy_pre_V_reg_1911_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indexy_pre_V_reg_1911[9]_i_1_n_3 ),
        .Q(\indexy_pre_V_reg_1911_reg_n_3_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_371[0]_i_2 
       (.I0(indvar_flatten_reg_371_reg[0]),
        .O(\indvar_flatten_reg_371[0]_i_2_n_3 ));
  FDRE \indvar_flatten_reg_371_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten_reg_371_reg[0]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_371_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_371_reg[0]_i_1_n_3 ,\indvar_flatten_reg_371_reg[0]_i_1_n_4 ,\indvar_flatten_reg_371_reg[0]_i_1_n_5 ,\indvar_flatten_reg_371_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_371_reg[0]_i_1_n_7 ,\indvar_flatten_reg_371_reg[0]_i_1_n_8 ,\indvar_flatten_reg_371_reg[0]_i_1_n_9 ,\indvar_flatten_reg_371_reg[0]_i_1_n_10 }),
        .S({indvar_flatten_reg_371_reg[3:1],\indvar_flatten_reg_371[0]_i_2_n_3 }));
  FDRE \indvar_flatten_reg_371_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_reg_371_reg[10]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_reg_371_reg[11]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten_reg_371_reg[12]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_371_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_371_reg[8]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_371_reg[12]_i_1_n_3 ,\indvar_flatten_reg_371_reg[12]_i_1_n_4 ,\indvar_flatten_reg_371_reg[12]_i_1_n_5 ,\indvar_flatten_reg_371_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_371_reg[12]_i_1_n_7 ,\indvar_flatten_reg_371_reg[12]_i_1_n_8 ,\indvar_flatten_reg_371_reg[12]_i_1_n_9 ,\indvar_flatten_reg_371_reg[12]_i_1_n_10 }),
        .S(indvar_flatten_reg_371_reg[15:12]));
  FDRE \indvar_flatten_reg_371_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten_reg_371_reg[13]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten_reg_371_reg[14]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_reg_371_reg[15]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[16]_i_1_n_10 ),
        .Q(indvar_flatten_reg_371_reg[16]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_371_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_371_reg[12]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_371_reg[16]_i_1_n_3 ,\indvar_flatten_reg_371_reg[16]_i_1_n_4 ,\indvar_flatten_reg_371_reg[16]_i_1_n_5 ,\indvar_flatten_reg_371_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_371_reg[16]_i_1_n_7 ,\indvar_flatten_reg_371_reg[16]_i_1_n_8 ,\indvar_flatten_reg_371_reg[16]_i_1_n_9 ,\indvar_flatten_reg_371_reg[16]_i_1_n_10 }),
        .S(indvar_flatten_reg_371_reg[19:16]));
  FDRE \indvar_flatten_reg_371_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten_reg_371_reg[17]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[16]_i_1_n_8 ),
        .Q(indvar_flatten_reg_371_reg[18]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_reg_371_reg[19]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten_reg_371_reg[1]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[20]_i_1_n_10 ),
        .Q(indvar_flatten_reg_371_reg[20]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_371_reg[20]_i_1 
       (.CI(\indvar_flatten_reg_371_reg[16]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_371_reg[20]_i_1_n_3 ,\indvar_flatten_reg_371_reg[20]_i_1_n_4 ,\indvar_flatten_reg_371_reg[20]_i_1_n_5 ,\indvar_flatten_reg_371_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_371_reg[20]_i_1_n_7 ,\indvar_flatten_reg_371_reg[20]_i_1_n_8 ,\indvar_flatten_reg_371_reg[20]_i_1_n_9 ,\indvar_flatten_reg_371_reg[20]_i_1_n_10 }),
        .S(indvar_flatten_reg_371_reg[23:20]));
  FDRE \indvar_flatten_reg_371_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[20]_i_1_n_9 ),
        .Q(indvar_flatten_reg_371_reg[21]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[20]_i_1_n_8 ),
        .Q(indvar_flatten_reg_371_reg[22]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten_reg_371_reg[23]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[24]_i_1_n_10 ),
        .Q(indvar_flatten_reg_371_reg[24]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_371_reg[24]_i_1 
       (.CI(\indvar_flatten_reg_371_reg[20]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_371_reg[24]_i_1_n_3 ,\indvar_flatten_reg_371_reg[24]_i_1_n_4 ,\indvar_flatten_reg_371_reg[24]_i_1_n_5 ,\indvar_flatten_reg_371_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_371_reg[24]_i_1_n_7 ,\indvar_flatten_reg_371_reg[24]_i_1_n_8 ,\indvar_flatten_reg_371_reg[24]_i_1_n_9 ,\indvar_flatten_reg_371_reg[24]_i_1_n_10 }),
        .S(indvar_flatten_reg_371_reg[27:24]));
  FDRE \indvar_flatten_reg_371_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[24]_i_1_n_9 ),
        .Q(indvar_flatten_reg_371_reg[25]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[24]_i_1_n_8 ),
        .Q(indvar_flatten_reg_371_reg[26]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten_reg_371_reg[27]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[28]_i_1_n_10 ),
        .Q(indvar_flatten_reg_371_reg[28]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_371_reg[28]_i_1 
       (.CI(\indvar_flatten_reg_371_reg[24]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_371_reg[28]_i_1_n_3 ,\indvar_flatten_reg_371_reg[28]_i_1_n_4 ,\indvar_flatten_reg_371_reg[28]_i_1_n_5 ,\indvar_flatten_reg_371_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_371_reg[28]_i_1_n_7 ,\indvar_flatten_reg_371_reg[28]_i_1_n_8 ,\indvar_flatten_reg_371_reg[28]_i_1_n_9 ,\indvar_flatten_reg_371_reg[28]_i_1_n_10 }),
        .S(indvar_flatten_reg_371_reg[31:28]));
  FDRE \indvar_flatten_reg_371_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[28]_i_1_n_9 ),
        .Q(indvar_flatten_reg_371_reg[29]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten_reg_371_reg[2]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[28]_i_1_n_8 ),
        .Q(indvar_flatten_reg_371_reg[30]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[31] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten_reg_371_reg[31]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[32] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[32]_i_1_n_10 ),
        .Q(indvar_flatten_reg_371_reg[32]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_371_reg[32]_i_1 
       (.CI(\indvar_flatten_reg_371_reg[28]_i_1_n_3 ),
        .CO(\NLW_indvar_flatten_reg_371_reg[32]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_371_reg[32]_i_1_O_UNCONNECTED [3:1],\indvar_flatten_reg_371_reg[32]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,indvar_flatten_reg_371_reg[32]}));
  FDRE \indvar_flatten_reg_371_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten_reg_371_reg[3]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten_reg_371_reg[4]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_371_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_371_reg[0]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_371_reg[4]_i_1_n_3 ,\indvar_flatten_reg_371_reg[4]_i_1_n_4 ,\indvar_flatten_reg_371_reg[4]_i_1_n_5 ,\indvar_flatten_reg_371_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_371_reg[4]_i_1_n_7 ,\indvar_flatten_reg_371_reg[4]_i_1_n_8 ,\indvar_flatten_reg_371_reg[4]_i_1_n_9 ,\indvar_flatten_reg_371_reg[4]_i_1_n_10 }),
        .S(indvar_flatten_reg_371_reg[7:4]));
  FDRE \indvar_flatten_reg_371_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten_reg_371_reg[5]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten_reg_371_reg[6]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_reg_371_reg[7]),
        .R(indvar_flatten_reg_371));
  FDRE \indvar_flatten_reg_371_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_reg_371_reg[8]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_371_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_371_reg[4]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_371_reg[8]_i_1_n_3 ,\indvar_flatten_reg_371_reg[8]_i_1_n_4 ,\indvar_flatten_reg_371_reg[8]_i_1_n_5 ,\indvar_flatten_reg_371_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_371_reg[8]_i_1_n_7 ,\indvar_flatten_reg_371_reg[8]_i_1_n_8 ,\indvar_flatten_reg_371_reg[8]_i_1_n_9 ,\indvar_flatten_reg_371_reg[8]_i_1_n_10 }),
        .S(indvar_flatten_reg_371_reg[11:8]));
  FDRE \indvar_flatten_reg_371_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(\indvar_flatten_reg_371_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_reg_371_reg[9]),
        .R(indvar_flatten_reg_371));
  LUT4 #(
    .INIT(16'hBF00)) 
    \j_1_reg_451[63]_i_1 
       (.I0(\icmp_ln389_reg_1943_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(grp_fu_1630_ce),
        .I3(ap_CS_fsm_state17),
        .O(j_1_reg_451));
  LUT3 #(
    .INIT(8'h40)) 
    \j_1_reg_451[63]_i_2 
       (.I0(\icmp_ln389_reg_1943_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(grp_fu_1630_ce),
        .O(j_1_reg_4510));
  FDRE \j_1_reg_451_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(\j_1_reg_451_reg_n_3_[0] ),
        .Q(j_1_reg_451_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(\j_1_reg_451_reg_n_3_[1] ),
        .Q(j_1_reg_451_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(\j_1_reg_451_reg_n_3_[2] ),
        .Q(j_1_reg_451_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(\j_1_reg_451_reg_n_3_[3] ),
        .Q(j_1_reg_451_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(\j_1_reg_451_reg_n_3_[4] ),
        .Q(j_1_reg_451_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(\j_1_reg_451_reg_n_3_[5] ),
        .Q(j_1_reg_451_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_1630_ce),
        .D(\j_1_reg_451_reg_n_3_[6] ),
        .Q(j_1_reg_451_pp1_iter1_reg[6]),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg[0]_srl5 " *) 
  SRL16E \j_1_reg_451_pp1_iter6_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(j_1_reg_451_pp1_iter1_reg[0]),
        .Q(\j_1_reg_451_pp1_iter6_reg_reg[0]_srl5_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg[1]_srl5 " *) 
  SRL16E \j_1_reg_451_pp1_iter6_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(j_1_reg_451_pp1_iter1_reg[1]),
        .Q(\j_1_reg_451_pp1_iter6_reg_reg[1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg[2]_srl5 " *) 
  SRL16E \j_1_reg_451_pp1_iter6_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(j_1_reg_451_pp1_iter1_reg[2]),
        .Q(\j_1_reg_451_pp1_iter6_reg_reg[2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg[3]_srl5 " *) 
  SRL16E \j_1_reg_451_pp1_iter6_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(j_1_reg_451_pp1_iter1_reg[3]),
        .Q(\j_1_reg_451_pp1_iter6_reg_reg[3]_srl5_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg[4]_srl5 " *) 
  SRL16E \j_1_reg_451_pp1_iter6_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(j_1_reg_451_pp1_iter1_reg[4]),
        .Q(\j_1_reg_451_pp1_iter6_reg_reg[4]_srl5_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg[5]_srl5 " *) 
  SRL16E \j_1_reg_451_pp1_iter6_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(j_1_reg_451_pp1_iter1_reg[5]),
        .Q(\j_1_reg_451_pp1_iter6_reg_reg[5]_srl5_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/j_1_reg_451_pp1_iter6_reg_reg[6]_srl5 " *) 
  SRL16E \j_1_reg_451_pp1_iter6_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(j_1_reg_451_pp1_iter1_reg[6]),
        .Q(\j_1_reg_451_pp1_iter6_reg_reg[6]_srl5_n_3 ));
  FDRE \j_1_reg_451_pp1_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\j_1_reg_451_pp1_iter6_reg_reg[0]_srl5_n_3 ),
        .Q(j_1_reg_451_pp1_iter7_reg[0]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter7_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\j_1_reg_451_pp1_iter6_reg_reg[1]_srl5_n_3 ),
        .Q(j_1_reg_451_pp1_iter7_reg[1]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter7_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\j_1_reg_451_pp1_iter6_reg_reg[2]_srl5_n_3 ),
        .Q(j_1_reg_451_pp1_iter7_reg[2]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter7_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\j_1_reg_451_pp1_iter6_reg_reg[3]_srl5_n_3 ),
        .Q(j_1_reg_451_pp1_iter7_reg[3]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter7_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\j_1_reg_451_pp1_iter6_reg_reg[4]_srl5_n_3 ),
        .Q(j_1_reg_451_pp1_iter7_reg[4]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter7_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\j_1_reg_451_pp1_iter6_reg_reg[5]_srl5_n_3 ),
        .Q(j_1_reg_451_pp1_iter7_reg[5]),
        .R(1'b0));
  FDRE \j_1_reg_451_pp1_iter7_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\j_1_reg_451_pp1_iter6_reg_reg[6]_srl5_n_3 ),
        .Q(j_1_reg_451_pp1_iter7_reg[6]),
        .R(1'b0));
  FDRE \j_1_reg_451_reg[0] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[0]),
        .Q(\j_1_reg_451_reg_n_3_[0] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[10] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[10]),
        .Q(\j_1_reg_451_reg_n_3_[10] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[11] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[11]),
        .Q(\j_1_reg_451_reg_n_3_[11] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[12] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[12]),
        .Q(\j_1_reg_451_reg_n_3_[12] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[13] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[13]),
        .Q(\j_1_reg_451_reg_n_3_[13] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[14] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[14]),
        .Q(\j_1_reg_451_reg_n_3_[14] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[15] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[15]),
        .Q(\j_1_reg_451_reg_n_3_[15] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[16] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[16]),
        .Q(\j_1_reg_451_reg_n_3_[16] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[17] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[17]),
        .Q(\j_1_reg_451_reg_n_3_[17] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[18] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[18]),
        .Q(\j_1_reg_451_reg_n_3_[18] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[19] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[19]),
        .Q(\j_1_reg_451_reg_n_3_[19] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[1] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[1]),
        .Q(\j_1_reg_451_reg_n_3_[1] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[20] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[20]),
        .Q(\j_1_reg_451_reg_n_3_[20] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[21] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[21]),
        .Q(\j_1_reg_451_reg_n_3_[21] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[22] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[22]),
        .Q(\j_1_reg_451_reg_n_3_[22] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[23] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[23]),
        .Q(\j_1_reg_451_reg_n_3_[23] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[24] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[24]),
        .Q(\j_1_reg_451_reg_n_3_[24] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[25] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[25]),
        .Q(\j_1_reg_451_reg_n_3_[25] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[26] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[26]),
        .Q(\j_1_reg_451_reg_n_3_[26] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[27] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[27]),
        .Q(\j_1_reg_451_reg_n_3_[27] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[28] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[28]),
        .Q(\j_1_reg_451_reg_n_3_[28] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[29] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[29]),
        .Q(\j_1_reg_451_reg_n_3_[29] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[2] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[2]),
        .Q(\j_1_reg_451_reg_n_3_[2] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[30] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[30]),
        .Q(\j_1_reg_451_reg_n_3_[30] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[31] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[31]),
        .Q(\j_1_reg_451_reg_n_3_[31] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[32] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[32]),
        .Q(\j_1_reg_451_reg_n_3_[32] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[33] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[33]),
        .Q(\j_1_reg_451_reg_n_3_[33] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[34] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[34]),
        .Q(\j_1_reg_451_reg_n_3_[34] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[35] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[35]),
        .Q(\j_1_reg_451_reg_n_3_[35] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[36] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[36]),
        .Q(\j_1_reg_451_reg_n_3_[36] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[37] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[37]),
        .Q(\j_1_reg_451_reg_n_3_[37] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[38] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[38]),
        .Q(\j_1_reg_451_reg_n_3_[38] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[39] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[39]),
        .Q(\j_1_reg_451_reg_n_3_[39] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[3] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[3]),
        .Q(\j_1_reg_451_reg_n_3_[3] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[40] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[40]),
        .Q(\j_1_reg_451_reg_n_3_[40] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[41] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[41]),
        .Q(\j_1_reg_451_reg_n_3_[41] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[42] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[42]),
        .Q(\j_1_reg_451_reg_n_3_[42] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[43] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[43]),
        .Q(\j_1_reg_451_reg_n_3_[43] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[44] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[44]),
        .Q(\j_1_reg_451_reg_n_3_[44] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[45] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[45]),
        .Q(\j_1_reg_451_reg_n_3_[45] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[46] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[46]),
        .Q(\j_1_reg_451_reg_n_3_[46] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[47] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[47]),
        .Q(\j_1_reg_451_reg_n_3_[47] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[48] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[48]),
        .Q(\j_1_reg_451_reg_n_3_[48] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[49] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[49]),
        .Q(\j_1_reg_451_reg_n_3_[49] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[4] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[4]),
        .Q(\j_1_reg_451_reg_n_3_[4] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[50] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[50]),
        .Q(\j_1_reg_451_reg_n_3_[50] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[51] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[51]),
        .Q(\j_1_reg_451_reg_n_3_[51] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[52] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[52]),
        .Q(\j_1_reg_451_reg_n_3_[52] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[53] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[53]),
        .Q(\j_1_reg_451_reg_n_3_[53] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[54] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[54]),
        .Q(\j_1_reg_451_reg_n_3_[54] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[55] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[55]),
        .Q(\j_1_reg_451_reg_n_3_[55] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[56] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[56]),
        .Q(\j_1_reg_451_reg_n_3_[56] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[57] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[57]),
        .Q(\j_1_reg_451_reg_n_3_[57] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[58] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[58]),
        .Q(\j_1_reg_451_reg_n_3_[58] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[59] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[59]),
        .Q(\j_1_reg_451_reg_n_3_[59] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[5] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[5]),
        .Q(\j_1_reg_451_reg_n_3_[5] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[60] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[60]),
        .Q(\j_1_reg_451_reg_n_3_[60] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[61] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[61]),
        .Q(\j_1_reg_451_reg_n_3_[61] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[62] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[62]),
        .Q(\j_1_reg_451_reg_n_3_[62] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[63] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[63]),
        .Q(\j_1_reg_451_reg_n_3_[63] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[6] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[6]),
        .Q(\j_1_reg_451_reg_n_3_[6] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[7] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[7]),
        .Q(\j_1_reg_451_reg_n_3_[7] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[8] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[8]),
        .Q(\j_1_reg_451_reg_n_3_[8] ),
        .R(j_1_reg_451));
  FDRE \j_1_reg_451_reg[9] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(add_ln389_reg_1938_reg[9]),
        .Q(\j_1_reg_451_reg_n_3_[9] ),
        .R(j_1_reg_451));
  LUT2 #(
    .INIT(4'hB)) 
    \j_reg_393[0]_i_1 
       (.I0(\j_reg_393_reg[0]_i_2_n_4 ),
        .I1(j_reg_393[0]),
        .O(add_ln337_fu_708_p2[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_393[0]_i_10 
       (.I0(j_reg_393[16]),
        .I1(Q[16]),
        .I2(j_reg_393[15]),
        .I3(Q[15]),
        .I4(Q[17]),
        .I5(j_reg_393[17]),
        .O(\j_reg_393[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_393[0]_i_11 
       (.I0(j_reg_393[13]),
        .I1(Q[13]),
        .I2(j_reg_393[12]),
        .I3(Q[12]),
        .I4(Q[14]),
        .I5(j_reg_393[14]),
        .O(\j_reg_393[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_393[0]_i_12 
       (.I0(j_reg_393[10]),
        .I1(Q[10]),
        .I2(j_reg_393[9]),
        .I3(Q[9]),
        .I4(Q[11]),
        .I5(j_reg_393[11]),
        .O(\j_reg_393[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_393[0]_i_13 
       (.I0(j_reg_393[7]),
        .I1(Q[7]),
        .I2(j_reg_393[6]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(j_reg_393[8]),
        .O(\j_reg_393[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_393[0]_i_14 
       (.I0(j_reg_393[4]),
        .I1(Q[4]),
        .I2(j_reg_393[3]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(j_reg_393[5]),
        .O(\j_reg_393[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_393[0]_i_15 
       (.I0(j_reg_393[1]),
        .I1(Q[1]),
        .I2(j_reg_393[0]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(j_reg_393[2]),
        .O(\j_reg_393[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_reg_393[0]_i_4 
       (.I0(j_reg_393[30]),
        .I1(Q[30]),
        .I2(j_reg_393[31]),
        .I3(Q[31]),
        .O(\j_reg_393[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_393[0]_i_5 
       (.I0(j_reg_393[28]),
        .I1(Q[28]),
        .I2(j_reg_393[27]),
        .I3(Q[27]),
        .I4(Q[29]),
        .I5(j_reg_393[29]),
        .O(\j_reg_393[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_393[0]_i_6 
       (.I0(j_reg_393[25]),
        .I1(Q[25]),
        .I2(j_reg_393[24]),
        .I3(Q[24]),
        .I4(Q[26]),
        .I5(j_reg_393[26]),
        .O(\j_reg_393[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_393[0]_i_8 
       (.I0(j_reg_393[22]),
        .I1(Q[22]),
        .I2(j_reg_393[21]),
        .I3(Q[21]),
        .I4(Q[23]),
        .I5(j_reg_393[23]),
        .O(\j_reg_393[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_393[0]_i_9 
       (.I0(j_reg_393[19]),
        .I1(Q[19]),
        .I2(j_reg_393[18]),
        .I3(Q[18]),
        .I4(Q[20]),
        .I5(j_reg_393[20]),
        .O(\j_reg_393[0]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[12]_i_2 
       (.I0(j_reg_393[12]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[12]_i_3 
       (.I0(j_reg_393[11]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[12]_i_4 
       (.I0(j_reg_393[10]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[12]_i_5 
       (.I0(j_reg_393[9]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[16]_i_2 
       (.I0(j_reg_393[16]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[16]_i_3 
       (.I0(j_reg_393[15]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[16]_i_4 
       (.I0(j_reg_393[14]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[16]_i_5 
       (.I0(j_reg_393[13]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[20]_i_2 
       (.I0(j_reg_393[20]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[20]_i_3 
       (.I0(j_reg_393[19]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[20]_i_4 
       (.I0(j_reg_393[18]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[20]_i_5 
       (.I0(j_reg_393[17]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[24]_i_2 
       (.I0(j_reg_393[24]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[24]_i_3 
       (.I0(j_reg_393[23]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[24]_i_4 
       (.I0(j_reg_393[22]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[24]_i_5 
       (.I0(j_reg_393[21]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[28]_i_2 
       (.I0(j_reg_393[28]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[28]_i_3 
       (.I0(j_reg_393[27]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[28]_i_4 
       (.I0(j_reg_393[26]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[28]_i_5 
       (.I0(j_reg_393[25]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[25]));
  LUT3 #(
    .INIT(8'h08)) 
    \j_reg_393[31]_i_1 
       (.I0(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(indvar_flatten_reg_3710),
        .O(indvar_flatten_reg_371));
  LUT6 #(
    .INIT(64'h0000FB0000000000)) 
    \j_reg_393[31]_i_2 
       (.I0(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(in_mat_data_empty_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_condition_pp0_exit_iter0_state2),
        .I5(ap_enable_reg_pp0_iter0),
        .O(indvar_flatten_reg_3710));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[31]_i_4 
       (.I0(j_reg_393[31]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[31]_i_5 
       (.I0(j_reg_393[30]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[31]_i_6 
       (.I0(j_reg_393[29]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[4]_i_2 
       (.I0(j_reg_393[0]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[4]_i_3 
       (.I0(j_reg_393[4]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[4]_i_4 
       (.I0(j_reg_393[3]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[4]_i_5 
       (.I0(j_reg_393[2]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[4]_i_6 
       (.I0(j_reg_393[1]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[8]_i_2 
       (.I0(j_reg_393[8]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[8]_i_3 
       (.I0(j_reg_393[7]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[8]_i_4 
       (.I0(j_reg_393[6]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_393[8]_i_5 
       (.I0(j_reg_393[5]),
        .I1(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(select_ln332_fu_682_p3__0[5]));
  FDRE \j_reg_393_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[0]),
        .Q(j_reg_393[0]),
        .R(indvar_flatten_reg_371));
  CARRY4 \j_reg_393_reg[0]_i_2 
       (.CI(\j_reg_393_reg[0]_i_3_n_3 ),
        .CO({\NLW_j_reg_393_reg[0]_i_2_CO_UNCONNECTED [3],\j_reg_393_reg[0]_i_2_n_4 ,\j_reg_393_reg[0]_i_2_n_5 ,\j_reg_393_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_j_reg_393_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\j_reg_393[0]_i_4_n_3 ,\j_reg_393[0]_i_5_n_3 ,\j_reg_393[0]_i_6_n_3 }));
  CARRY4 \j_reg_393_reg[0]_i_3 
       (.CI(\j_reg_393_reg[0]_i_7_n_3 ),
        .CO({\j_reg_393_reg[0]_i_3_n_3 ,\j_reg_393_reg[0]_i_3_n_4 ,\j_reg_393_reg[0]_i_3_n_5 ,\j_reg_393_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_j_reg_393_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\j_reg_393[0]_i_8_n_3 ,\j_reg_393[0]_i_9_n_3 ,\j_reg_393[0]_i_10_n_3 ,\j_reg_393[0]_i_11_n_3 }));
  CARRY4 \j_reg_393_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\j_reg_393_reg[0]_i_7_n_3 ,\j_reg_393_reg[0]_i_7_n_4 ,\j_reg_393_reg[0]_i_7_n_5 ,\j_reg_393_reg[0]_i_7_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_j_reg_393_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\j_reg_393[0]_i_12_n_3 ,\j_reg_393[0]_i_13_n_3 ,\j_reg_393[0]_i_14_n_3 ,\j_reg_393[0]_i_15_n_3 }));
  FDRE \j_reg_393_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[10]),
        .Q(j_reg_393[10]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[11]),
        .Q(j_reg_393[11]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[12]),
        .Q(j_reg_393[12]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_393_reg[12]_i_1 
       (.CI(\j_reg_393_reg[8]_i_1_n_3 ),
        .CO({\j_reg_393_reg[12]_i_1_n_3 ,\j_reg_393_reg[12]_i_1_n_4 ,\j_reg_393_reg[12]_i_1_n_5 ,\j_reg_393_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln337_fu_708_p2[12:9]),
        .S(select_ln332_fu_682_p3[12:9]));
  FDRE \j_reg_393_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[13]),
        .Q(j_reg_393[13]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[14]),
        .Q(j_reg_393[14]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[15]),
        .Q(j_reg_393[15]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[16]),
        .Q(j_reg_393[16]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_393_reg[16]_i_1 
       (.CI(\j_reg_393_reg[12]_i_1_n_3 ),
        .CO({\j_reg_393_reg[16]_i_1_n_3 ,\j_reg_393_reg[16]_i_1_n_4 ,\j_reg_393_reg[16]_i_1_n_5 ,\j_reg_393_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln337_fu_708_p2[16:13]),
        .S(select_ln332_fu_682_p3[16:13]));
  FDRE \j_reg_393_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[17]),
        .Q(j_reg_393[17]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[18]),
        .Q(j_reg_393[18]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[19]),
        .Q(j_reg_393[19]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[1]),
        .Q(j_reg_393[1]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[20]),
        .Q(j_reg_393[20]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_393_reg[20]_i_1 
       (.CI(\j_reg_393_reg[16]_i_1_n_3 ),
        .CO({\j_reg_393_reg[20]_i_1_n_3 ,\j_reg_393_reg[20]_i_1_n_4 ,\j_reg_393_reg[20]_i_1_n_5 ,\j_reg_393_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln337_fu_708_p2[20:17]),
        .S(select_ln332_fu_682_p3[20:17]));
  FDRE \j_reg_393_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[21]),
        .Q(j_reg_393[21]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[22]),
        .Q(j_reg_393[22]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[23]),
        .Q(j_reg_393[23]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[24]),
        .Q(j_reg_393[24]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_393_reg[24]_i_1 
       (.CI(\j_reg_393_reg[20]_i_1_n_3 ),
        .CO({\j_reg_393_reg[24]_i_1_n_3 ,\j_reg_393_reg[24]_i_1_n_4 ,\j_reg_393_reg[24]_i_1_n_5 ,\j_reg_393_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln337_fu_708_p2[24:21]),
        .S(select_ln332_fu_682_p3[24:21]));
  FDRE \j_reg_393_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[25]),
        .Q(j_reg_393[25]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[26]),
        .Q(j_reg_393[26]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[27]),
        .Q(j_reg_393[27]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[28]),
        .Q(j_reg_393[28]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_393_reg[28]_i_1 
       (.CI(\j_reg_393_reg[24]_i_1_n_3 ),
        .CO({\j_reg_393_reg[28]_i_1_n_3 ,\j_reg_393_reg[28]_i_1_n_4 ,\j_reg_393_reg[28]_i_1_n_5 ,\j_reg_393_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln337_fu_708_p2[28:25]),
        .S(select_ln332_fu_682_p3[28:25]));
  FDRE \j_reg_393_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[29]),
        .Q(j_reg_393[29]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[2]),
        .Q(j_reg_393[2]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[30]),
        .Q(j_reg_393[30]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[31] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[31]),
        .Q(j_reg_393[31]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_393_reg[31]_i_3 
       (.CI(\j_reg_393_reg[28]_i_1_n_3 ),
        .CO({\NLW_j_reg_393_reg[31]_i_3_CO_UNCONNECTED [3:2],\j_reg_393_reg[31]_i_3_n_5 ,\j_reg_393_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_reg_393_reg[31]_i_3_O_UNCONNECTED [3],add_ln337_fu_708_p2[31:29]}),
        .S({1'b0,select_ln332_fu_682_p3[31:29]}));
  FDRE \j_reg_393_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[3]),
        .Q(j_reg_393[3]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[4]),
        .Q(j_reg_393[4]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_393_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_reg_393_reg[4]_i_1_n_3 ,\j_reg_393_reg[4]_i_1_n_4 ,\j_reg_393_reg[4]_i_1_n_5 ,\j_reg_393_reg[4]_i_1_n_6 }),
        .CYINIT(select_ln332_fu_682_p3__0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln337_fu_708_p2[4:1]),
        .S(select_ln332_fu_682_p3__0[4:1]));
  FDRE \j_reg_393_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[5]),
        .Q(j_reg_393[5]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[6]),
        .Q(j_reg_393[6]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[7]),
        .Q(j_reg_393[7]),
        .R(indvar_flatten_reg_371));
  FDRE \j_reg_393_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[8]),
        .Q(j_reg_393[8]),
        .R(indvar_flatten_reg_371));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_393_reg[8]_i_1 
       (.CI(\j_reg_393_reg[4]_i_1_n_3 ),
        .CO({\j_reg_393_reg[8]_i_1_n_3 ,\j_reg_393_reg[8]_i_1_n_4 ,\j_reg_393_reg[8]_i_1_n_5 ,\j_reg_393_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln337_fu_708_p2[8:5]),
        .S({select_ln332_fu_682_p3[8:7],select_ln332_fu_682_p3__0[6:5]}));
  FDRE \j_reg_393_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3710),
        .D(add_ln337_fu_708_p2[9]),
        .Q(j_reg_393[9]),
        .R(indvar_flatten_reg_371));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0 line_buffer_V_0_0_U
       (.D({line_buffer_V_0_0_U_n_4,line_buffer_V_0_0_U_n_5,line_buffer_V_0_0_U_n_6,line_buffer_V_0_0_U_n_7,line_buffer_V_0_0_U_n_8,line_buffer_V_0_0_U_n_9,line_buffer_V_0_0_U_n_10,line_buffer_V_0_0_U_n_11}),
        .addr0(line_buffer_V_0_0_address0),
        .addr1(line_buffer_V_0_0_addr_2_gep_fu_364_p3),
        .addr2(ret_V_17_reg_1990),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] (\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_3_n_3 ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 (\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_4_n_3 ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 (line_buffer_V_2_0_q2),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 (line_buffer_V_1_0_q2),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] (line_buffer_V_2_0_q1),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 (line_buffer_V_1_0_q1),
        .ap_phi_reg_pp1_iter8_flag_write_reg_478(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .ce0(line_buffer_V_0_0_ce0),
        .d0(d0),
        .not_cmp_i_i176_reg_19960(not_cmp_i_i176_reg_19960),
        .out(first_row_index_5_reg_415_reg[1:0]),
        .p_69_in(p_69_in),
        .q1(line_buffer_V_0_0_q1),
        .q2(line_buffer_V_0_0_q2),
        .ram1_reg({line_buffer_V_0_0_U_n_20,line_buffer_V_0_0_U_n_21,line_buffer_V_0_0_U_n_22,line_buffer_V_0_0_U_n_23,line_buffer_V_0_0_U_n_24,line_buffer_V_0_0_U_n_25,line_buffer_V_0_0_U_n_26,line_buffer_V_0_0_U_n_27}),
        .ram1_reg_0(line_buffer_V_1_0_U_n_3),
        .ram1_reg_1(ap_enable_reg_pp1_iter8_reg_0),
        .ram1_reg_2(\icmp_ln389_reg_1943_pp1_iter8_reg_reg_n_3_[0] ),
        .ram1_reg_3(\icmp_ln870_2_reg_1971_pp1_iter8_reg_reg[0]__0_n_3 ),
        .ram1_reg_4(line_buffer_V_1_0_U_n_6),
        .ram1_reg_5(line_buffer_V_1_0_U_n_8),
        .ram1_reg_6(line_buffer_V_1_0_U_n_7),
        .ram1_reg_7(line_buffer_V_1_0_U_n_5),
        .trunc_ln332_reg_1727(trunc_ln332_reg_1727),
        .we02(we02));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_13 line_buffer_V_1_0_U
       (.Q(ap_CS_fsm_pp0_stage0),
        .addr0(line_buffer_V_0_0_address0),
        .addr1(line_buffer_V_0_0_addr_2_gep_fu_364_p3),
        .addr2(ret_V_17_reg_1990),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296),
        .ap_phi_reg_pp1_iter8_flag_write_reg_478(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .ce0(line_buffer_V_0_0_ce0),
        .d0(d0),
        .\first_row_index_5_reg_415_reg[12] (line_buffer_V_1_0_U_n_6),
        .\first_row_index_5_reg_415_reg[17] (line_buffer_V_1_0_U_n_5),
        .\first_row_index_5_reg_415_reg[2] (line_buffer_V_1_0_U_n_8),
        .\first_row_index_5_reg_415_reg[5] (line_buffer_V_1_0_U_n_7),
        .\icmp_ln332_reg_1713_reg[0] (line_buffer_V_1_0_U_n_3),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .not_cmp_i_i176_reg_19960(not_cmp_i_i176_reg_19960),
        .out(first_row_index_5_reg_415_reg[31:1]),
        .q1(line_buffer_V_1_0_q1),
        .q2(line_buffer_V_1_0_q2),
        .ram1_reg(ap_enable_reg_pp1_iter8_reg_0),
        .ram1_reg_0(ap_enable_reg_pp0_iter1_reg_n_3),
        .ram1_reg_1(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .ram1_reg_2(\icmp_ln389_reg_1943_pp1_iter8_reg_reg_n_3_[0] ),
        .ram1_reg_3(\icmp_ln870_2_reg_1971_pp1_iter8_reg_reg[0]__0_n_3 ),
        .ram1_reg_4(j_1_reg_451_pp1_iter7_reg),
        .select_ln332_reg_1717(select_ln332_reg_1717),
        .trunc_ln332_reg_1727(trunc_ln332_reg_1727),
        .we02(we02));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_14 line_buffer_V_2_0_U
       (.D({line_buffer_V_2_0_U_n_5,line_buffer_V_2_0_U_n_6,line_buffer_V_2_0_U_n_7,line_buffer_V_2_0_U_n_8,line_buffer_V_2_0_U_n_9,line_buffer_V_2_0_U_n_10,line_buffer_V_2_0_U_n_11,line_buffer_V_2_0_U_n_12}),
        .addr0(j_1_reg_451_pp1_iter7_reg),
        .addr1(line_buffer_V_0_0_addr_2_gep_fu_364_p3),
        .addr2(ret_V_17_reg_1990),
        .and_ln406_reg_1947_pp1_iter6_reg(and_ln406_reg_1947_pp1_iter6_reg),
        .and_ln486_reg_1981_pp1_iter16_reg(and_ln486_reg_1981_pp1_iter16_reg),
        .and_ln487_reg_1977_pp1_iter16_reg(and_ln487_reg_1977_pp1_iter16_reg),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter7(ap_enable_reg_pp1_iter7),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] (\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_3_n_3 ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 (\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_4_n_3 ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 (line_buffer_V_1_0_q2),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 (line_buffer_V_0_0_q2),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] (line_buffer_V_1_0_q1),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 (line_buffer_V_0_0_q1),
        .ap_phi_reg_pp1_iter8_flag_write_reg_478(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .cmp89_reg_1874(cmp89_reg_1874),
        .icmp_ln489_reg_1951_pp1_iter16_reg(icmp_ln489_reg_1951_pp1_iter16_reg),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .not_cmp_i_i176_reg_19960(not_cmp_i_i176_reg_19960),
        .out(first_row_index_5_reg_415_reg[1:0]),
        .out_mat_data_full_n(out_mat_data_full_n),
        .p_69_in(p_69_in),
        .q1(line_buffer_V_2_0_q1),
        .q2(line_buffer_V_2_0_q2),
        .ram0_reg_i_29(ap_enable_reg_pp1_iter17_reg_n_3),
        .ram0_reg_i_29_0(\slt_reg_1869_reg_n_3_[0] ),
        .ram1_reg({line_buffer_V_2_0_U_n_21,line_buffer_V_2_0_U_n_22,line_buffer_V_2_0_U_n_23,line_buffer_V_2_0_U_n_24,line_buffer_V_2_0_U_n_25,line_buffer_V_2_0_U_n_26,line_buffer_V_2_0_U_n_27,line_buffer_V_2_0_U_n_28}),
        .ram1_reg_0(ap_enable_reg_pp1_iter8_reg_0),
        .ram1_reg_1(\icmp_ln870_2_reg_1971_pp1_iter8_reg_reg[0]__0_n_3 ),
        .ram1_reg_2(\icmp_ln389_reg_1943_pp1_iter8_reg_reg_n_3_[0] ),
        .ram1_reg_3(line_buffer_V_1_0_U_n_6),
        .ram1_reg_4(line_buffer_V_1_0_U_n_8),
        .ram1_reg_5(line_buffer_V_1_0_U_n_7),
        .ram1_reg_6(line_buffer_V_1_0_U_n_5),
        .ram1_reg_7(\read_pixel_fu_162_reg[7]_0 ),
        .\ret_V_17_reg_1990_reg[1] (\icmp_ln389_reg_1943_pp1_iter7_reg_reg_n_3_[0] ),
        .\ret_V_17_reg_1990_reg[1]_0 (\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0_n_3 ),
        .we02(we02));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[0]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [0]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [0]),
        .O(loop_row_count_fu_788_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[10]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [10]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [10]),
        .O(loop_row_count_fu_788_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[11]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [11]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [11]),
        .O(loop_row_count_fu_788_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[12]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [12]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [12]),
        .O(loop_row_count_fu_788_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[13]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [13]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [13]),
        .O(loop_row_count_fu_788_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[14]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [14]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [14]),
        .O(loop_row_count_fu_788_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[15]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [15]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [15]),
        .O(loop_row_count_fu_788_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[16]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [16]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [16]),
        .O(loop_row_count_fu_788_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[17]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [17]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [17]),
        .O(loop_row_count_fu_788_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[18]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [18]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [18]),
        .O(loop_row_count_fu_788_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[19]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [19]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [19]),
        .O(loop_row_count_fu_788_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[1]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [1]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [1]),
        .O(loop_row_count_fu_788_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[20]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [20]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [20]),
        .O(loop_row_count_fu_788_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[21]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [21]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [21]),
        .O(loop_row_count_fu_788_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[22]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [22]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [22]),
        .O(loop_row_count_fu_788_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[23]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [23]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [23]),
        .O(loop_row_count_fu_788_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[24]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [24]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [24]),
        .O(loop_row_count_fu_788_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[25]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [25]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [25]),
        .O(loop_row_count_fu_788_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[26]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [26]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [26]),
        .O(loop_row_count_fu_788_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[27]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [27]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [27]),
        .O(loop_row_count_fu_788_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[28]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [28]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [28]),
        .O(loop_row_count_fu_788_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[29]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [29]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [29]),
        .O(loop_row_count_fu_788_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[2]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [2]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [2]),
        .O(loop_row_count_fu_788_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[30]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [30]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [30]),
        .O(loop_row_count_fu_788_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[31]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [31]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [31]),
        .O(loop_row_count_fu_788_p3[31]));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_10 
       (.I0(\ynew_reg_1776_reg[63]_0 [27]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [27]),
        .I2(\ynew_reg_1776_reg[63]_0 [26]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [26]),
        .O(\loop_row_count_reg_1801[31]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_11 
       (.I0(\ynew_reg_1776_reg[63]_0 [25]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [25]),
        .I2(\ynew_reg_1776_reg[63]_0 [24]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [24]),
        .O(\loop_row_count_reg_1801[31]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_13 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [22]),
        .I1(\ynew_reg_1776_reg[63]_0 [22]),
        .I2(\ynew_reg_1776_reg[63]_0 [23]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [23]),
        .O(\loop_row_count_reg_1801[31]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_14 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [20]),
        .I1(\ynew_reg_1776_reg[63]_0 [20]),
        .I2(\ynew_reg_1776_reg[63]_0 [21]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [21]),
        .O(\loop_row_count_reg_1801[31]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_15 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [18]),
        .I1(\ynew_reg_1776_reg[63]_0 [18]),
        .I2(\ynew_reg_1776_reg[63]_0 [19]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [19]),
        .O(\loop_row_count_reg_1801[31]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_16 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [16]),
        .I1(\ynew_reg_1776_reg[63]_0 [16]),
        .I2(\ynew_reg_1776_reg[63]_0 [17]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [17]),
        .O(\loop_row_count_reg_1801[31]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_17 
       (.I0(\ynew_reg_1776_reg[63]_0 [23]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [23]),
        .I2(\ynew_reg_1776_reg[63]_0 [22]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [22]),
        .O(\loop_row_count_reg_1801[31]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_18 
       (.I0(\ynew_reg_1776_reg[63]_0 [21]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [21]),
        .I2(\ynew_reg_1776_reg[63]_0 [20]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [20]),
        .O(\loop_row_count_reg_1801[31]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_19 
       (.I0(\ynew_reg_1776_reg[63]_0 [19]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [19]),
        .I2(\ynew_reg_1776_reg[63]_0 [18]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [18]),
        .O(\loop_row_count_reg_1801[31]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_20 
       (.I0(\ynew_reg_1776_reg[63]_0 [17]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [17]),
        .I2(\ynew_reg_1776_reg[63]_0 [16]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [16]),
        .O(\loop_row_count_reg_1801[31]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_22 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [14]),
        .I1(\ynew_reg_1776_reg[63]_0 [14]),
        .I2(\ynew_reg_1776_reg[63]_0 [15]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [15]),
        .O(\loop_row_count_reg_1801[31]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_23 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [12]),
        .I1(\ynew_reg_1776_reg[63]_0 [12]),
        .I2(\ynew_reg_1776_reg[63]_0 [13]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [13]),
        .O(\loop_row_count_reg_1801[31]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_24 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [10]),
        .I1(\ynew_reg_1776_reg[63]_0 [10]),
        .I2(\ynew_reg_1776_reg[63]_0 [11]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [11]),
        .O(\loop_row_count_reg_1801[31]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_25 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [8]),
        .I1(\ynew_reg_1776_reg[63]_0 [8]),
        .I2(\ynew_reg_1776_reg[63]_0 [9]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [9]),
        .O(\loop_row_count_reg_1801[31]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_26 
       (.I0(\ynew_reg_1776_reg[63]_0 [15]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [15]),
        .I2(\ynew_reg_1776_reg[63]_0 [14]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [14]),
        .O(\loop_row_count_reg_1801[31]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_27 
       (.I0(\ynew_reg_1776_reg[63]_0 [13]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [13]),
        .I2(\ynew_reg_1776_reg[63]_0 [12]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [12]),
        .O(\loop_row_count_reg_1801[31]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_28 
       (.I0(\ynew_reg_1776_reg[63]_0 [11]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [11]),
        .I2(\ynew_reg_1776_reg[63]_0 [10]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [10]),
        .O(\loop_row_count_reg_1801[31]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_29 
       (.I0(\ynew_reg_1776_reg[63]_0 [9]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [9]),
        .I2(\ynew_reg_1776_reg[63]_0 [8]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [8]),
        .O(\loop_row_count_reg_1801[31]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_30 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [6]),
        .I1(\ynew_reg_1776_reg[63]_0 [6]),
        .I2(\ynew_reg_1776_reg[63]_0 [7]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [7]),
        .O(\loop_row_count_reg_1801[31]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_31 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [4]),
        .I1(\ynew_reg_1776_reg[63]_0 [4]),
        .I2(\ynew_reg_1776_reg[63]_0 [5]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [5]),
        .O(\loop_row_count_reg_1801[31]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_32 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [2]),
        .I1(\ynew_reg_1776_reg[63]_0 [2]),
        .I2(\ynew_reg_1776_reg[63]_0 [3]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [3]),
        .O(\loop_row_count_reg_1801[31]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_33 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [0]),
        .I1(\ynew_reg_1776_reg[63]_0 [0]),
        .I2(\ynew_reg_1776_reg[63]_0 [1]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [1]),
        .O(\loop_row_count_reg_1801[31]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_34 
       (.I0(\ynew_reg_1776_reg[63]_0 [7]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [7]),
        .I2(\ynew_reg_1776_reg[63]_0 [6]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [6]),
        .O(\loop_row_count_reg_1801[31]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_35 
       (.I0(\ynew_reg_1776_reg[63]_0 [5]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [5]),
        .I2(\ynew_reg_1776_reg[63]_0 [4]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [4]),
        .O(\loop_row_count_reg_1801[31]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_36 
       (.I0(\ynew_reg_1776_reg[63]_0 [3]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [3]),
        .I2(\ynew_reg_1776_reg[63]_0 [2]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [2]),
        .O(\loop_row_count_reg_1801[31]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_37 
       (.I0(\ynew_reg_1776_reg[63]_0 [1]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [1]),
        .I2(\ynew_reg_1776_reg[63]_0 [0]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [0]),
        .O(\loop_row_count_reg_1801[31]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_4 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [30]),
        .I1(\ynew_reg_1776_reg[63]_0 [30]),
        .I2(\loop_row_count_reg_1801_reg[31]_0 [31]),
        .I3(\ynew_reg_1776_reg[63]_0 [31]),
        .O(\loop_row_count_reg_1801[31]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_5 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [28]),
        .I1(\ynew_reg_1776_reg[63]_0 [28]),
        .I2(\ynew_reg_1776_reg[63]_0 [29]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [29]),
        .O(\loop_row_count_reg_1801[31]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_6 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [26]),
        .I1(\ynew_reg_1776_reg[63]_0 [26]),
        .I2(\ynew_reg_1776_reg[63]_0 [27]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [27]),
        .O(\loop_row_count_reg_1801[31]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \loop_row_count_reg_1801[31]_i_7 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [24]),
        .I1(\ynew_reg_1776_reg[63]_0 [24]),
        .I2(\ynew_reg_1776_reg[63]_0 [25]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [25]),
        .O(\loop_row_count_reg_1801[31]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_8 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [31]),
        .I1(\ynew_reg_1776_reg[63]_0 [31]),
        .I2(\ynew_reg_1776_reg[63]_0 [30]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [30]),
        .O(\loop_row_count_reg_1801[31]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \loop_row_count_reg_1801[31]_i_9 
       (.I0(\ynew_reg_1776_reg[63]_0 [29]),
        .I1(\loop_row_count_reg_1801_reg[31]_0 [29]),
        .I2(\ynew_reg_1776_reg[63]_0 [28]),
        .I3(\loop_row_count_reg_1801_reg[31]_0 [28]),
        .O(\loop_row_count_reg_1801[31]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[3]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [3]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [3]),
        .O(loop_row_count_fu_788_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[4]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [4]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [4]),
        .O(loop_row_count_fu_788_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[5]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [5]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [5]),
        .O(loop_row_count_fu_788_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[6]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [6]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [6]),
        .O(loop_row_count_fu_788_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[7]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [7]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [7]),
        .O(loop_row_count_fu_788_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[8]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [8]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [8]),
        .O(loop_row_count_fu_788_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_row_count_reg_1801[9]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [9]),
        .I1(\loop_row_count_reg_1801_reg[31]_i_2_n_3 ),
        .I2(\ynew_reg_1776_reg[63]_0 [9]),
        .O(loop_row_count_fu_788_p3[9]));
  FDRE \loop_row_count_reg_1801_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[0]),
        .Q(loop_row_count_reg_1801[0]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[10]),
        .Q(loop_row_count_reg_1801[10]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[11]),
        .Q(loop_row_count_reg_1801[11]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[12]),
        .Q(loop_row_count_reg_1801[12]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[13]),
        .Q(loop_row_count_reg_1801[13]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[14]),
        .Q(loop_row_count_reg_1801[14]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[15]),
        .Q(loop_row_count_reg_1801[15]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[16]),
        .Q(loop_row_count_reg_1801[16]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[17]),
        .Q(loop_row_count_reg_1801[17]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[18]),
        .Q(loop_row_count_reg_1801[18]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[19]),
        .Q(loop_row_count_reg_1801[19]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[1]),
        .Q(loop_row_count_reg_1801[1]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[20]),
        .Q(loop_row_count_reg_1801[20]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[21]),
        .Q(loop_row_count_reg_1801[21]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[22]),
        .Q(loop_row_count_reg_1801[22]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[23]),
        .Q(loop_row_count_reg_1801[23]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[24]),
        .Q(loop_row_count_reg_1801[24]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[25]),
        .Q(loop_row_count_reg_1801[25]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[26]),
        .Q(loop_row_count_reg_1801[26]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[27]),
        .Q(loop_row_count_reg_1801[27]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[28]),
        .Q(loop_row_count_reg_1801[28]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[29]),
        .Q(loop_row_count_reg_1801[29]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[2]),
        .Q(loop_row_count_reg_1801[2]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[30]),
        .Q(loop_row_count_reg_1801[30]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[31]),
        .Q(loop_row_count_reg_1801[31]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \loop_row_count_reg_1801_reg[31]_i_12 
       (.CI(\loop_row_count_reg_1801_reg[31]_i_21_n_3 ),
        .CO({\loop_row_count_reg_1801_reg[31]_i_12_n_3 ,\loop_row_count_reg_1801_reg[31]_i_12_n_4 ,\loop_row_count_reg_1801_reg[31]_i_12_n_5 ,\loop_row_count_reg_1801_reg[31]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop_row_count_reg_1801[31]_i_22_n_3 ,\loop_row_count_reg_1801[31]_i_23_n_3 ,\loop_row_count_reg_1801[31]_i_24_n_3 ,\loop_row_count_reg_1801[31]_i_25_n_3 }),
        .O(\NLW_loop_row_count_reg_1801_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\loop_row_count_reg_1801[31]_i_26_n_3 ,\loop_row_count_reg_1801[31]_i_27_n_3 ,\loop_row_count_reg_1801[31]_i_28_n_3 ,\loop_row_count_reg_1801[31]_i_29_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \loop_row_count_reg_1801_reg[31]_i_2 
       (.CI(\loop_row_count_reg_1801_reg[31]_i_3_n_3 ),
        .CO({\loop_row_count_reg_1801_reg[31]_i_2_n_3 ,\loop_row_count_reg_1801_reg[31]_i_2_n_4 ,\loop_row_count_reg_1801_reg[31]_i_2_n_5 ,\loop_row_count_reg_1801_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop_row_count_reg_1801[31]_i_4_n_3 ,\loop_row_count_reg_1801[31]_i_5_n_3 ,\loop_row_count_reg_1801[31]_i_6_n_3 ,\loop_row_count_reg_1801[31]_i_7_n_3 }),
        .O(\NLW_loop_row_count_reg_1801_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\loop_row_count_reg_1801[31]_i_8_n_3 ,\loop_row_count_reg_1801[31]_i_9_n_3 ,\loop_row_count_reg_1801[31]_i_10_n_3 ,\loop_row_count_reg_1801[31]_i_11_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \loop_row_count_reg_1801_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\loop_row_count_reg_1801_reg[31]_i_21_n_3 ,\loop_row_count_reg_1801_reg[31]_i_21_n_4 ,\loop_row_count_reg_1801_reg[31]_i_21_n_5 ,\loop_row_count_reg_1801_reg[31]_i_21_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop_row_count_reg_1801[31]_i_30_n_3 ,\loop_row_count_reg_1801[31]_i_31_n_3 ,\loop_row_count_reg_1801[31]_i_32_n_3 ,\loop_row_count_reg_1801[31]_i_33_n_3 }),
        .O(\NLW_loop_row_count_reg_1801_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\loop_row_count_reg_1801[31]_i_34_n_3 ,\loop_row_count_reg_1801[31]_i_35_n_3 ,\loop_row_count_reg_1801[31]_i_36_n_3 ,\loop_row_count_reg_1801[31]_i_37_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \loop_row_count_reg_1801_reg[31]_i_3 
       (.CI(\loop_row_count_reg_1801_reg[31]_i_12_n_3 ),
        .CO({\loop_row_count_reg_1801_reg[31]_i_3_n_3 ,\loop_row_count_reg_1801_reg[31]_i_3_n_4 ,\loop_row_count_reg_1801_reg[31]_i_3_n_5 ,\loop_row_count_reg_1801_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop_row_count_reg_1801[31]_i_13_n_3 ,\loop_row_count_reg_1801[31]_i_14_n_3 ,\loop_row_count_reg_1801[31]_i_15_n_3 ,\loop_row_count_reg_1801[31]_i_16_n_3 }),
        .O(\NLW_loop_row_count_reg_1801_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\loop_row_count_reg_1801[31]_i_17_n_3 ,\loop_row_count_reg_1801[31]_i_18_n_3 ,\loop_row_count_reg_1801[31]_i_19_n_3 ,\loop_row_count_reg_1801[31]_i_20_n_3 }));
  FDRE \loop_row_count_reg_1801_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[3]),
        .Q(loop_row_count_reg_1801[3]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[4]),
        .Q(loop_row_count_reg_1801[4]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[5]),
        .Q(loop_row_count_reg_1801[5]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[6]),
        .Q(loop_row_count_reg_1801[6]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[7]),
        .Q(loop_row_count_reg_1801[7]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[8]),
        .Q(loop_row_count_reg_1801[8]),
        .R(1'b0));
  FDRE \loop_row_count_reg_1801_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(loop_row_count_fu_788_p3[9]),
        .Q(loop_row_count_reg_1801[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h777F88808880777F)) 
    \mOutPtr[0]_i_1__8 
       (.I0(in_mat_data_empty_n),
        .I1(\mOutPtr_reg[0] [1]),
        .I2(i_reg_3820),
        .I3(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \mOutPtr[0]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(in_mat_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .O(i_reg_3820));
  LUT6 #(
    .INIT(64'h0800888808000800)) 
    \mOutPtr[0]_i_2__2 
       (.I0(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .I1(\mOutPtr_reg[0] [1]),
        .I2(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(icmp_ln382_reg_1865),
        .I5(ap_CS_fsm_state9),
        .O(internal_empty_n_reg_2));
  LUT6 #(
    .INIT(64'hBA00000000000000)) 
    \mOutPtr[1]_i_2__2 
       (.I0(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .I1(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .I2(line_buffer_V_1_0_U_n_3),
        .I3(\mOutPtr_reg[0] [1]),
        .I4(in_mat_data_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h000000007777FF7F)) 
    \mOutPtr[1]_i_3__0 
       (.I0(in_mat_data_empty_n),
        .I1(\mOutPtr_reg[0] [1]),
        .I2(line_buffer_V_1_0_U_n_3),
        .I3(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .I4(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mac_muladd_12ns_10s_22s_23_4_1 mac_muladd_12ns_10s_22s_23_4_1_U68
       (.P({mul_mul_12ns_12ns_24_4_1_U65_n_3,mul_mul_12ns_12ns_24_4_1_U65_n_4,mul_mul_12ns_12ns_24_4_1_U65_n_5,mul_mul_12ns_12ns_24_4_1_U65_n_6,mul_mul_12ns_12ns_24_4_1_U65_n_7,mul_mul_12ns_12ns_24_4_1_U65_n_8,mul_mul_12ns_12ns_24_4_1_U65_n_9,mul_mul_12ns_12ns_24_4_1_U65_n_10,mul_mul_12ns_12ns_24_4_1_U65_n_11,mul_mul_12ns_12ns_24_4_1_U65_n_12,mul_mul_12ns_12ns_24_4_1_U65_n_13,mul_mul_12ns_12ns_24_4_1_U65_n_14}),
        .Q(ret_9_reg_2087),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1630_ce(grp_fu_1630_ce),
        .icmp_ln851_3_fu_1468_p2(icmp_ln851_3_fu_1468_p2),
        .p_Val2_s_reg_2082_pp1_iter15_reg(p_Val2_s_reg_2082_pp1_iter15_reg),
        .p_reg_reg({mac_muladd_12ns_9s_21s_22_4_1_U67_n_3,mac_muladd_12ns_9s_21s_22_4_1_U67_n_4,mac_muladd_12ns_9s_21s_22_4_1_U67_n_5,mac_muladd_12ns_9s_21s_22_4_1_U67_n_6,mac_muladd_12ns_9s_21s_22_4_1_U67_n_7,mac_muladd_12ns_9s_21s_22_4_1_U67_n_8,mac_muladd_12ns_9s_21s_22_4_1_U67_n_9,mac_muladd_12ns_9s_21s_22_4_1_U67_n_10,mac_muladd_12ns_9s_21s_22_4_1_U67_n_11,mac_muladd_12ns_9s_21s_22_4_1_U67_n_12,mac_muladd_12ns_9s_21s_22_4_1_U67_n_13,mac_muladd_12ns_9s_21s_22_4_1_U67_n_14,mac_muladd_12ns_9s_21s_22_4_1_U67_n_15,mac_muladd_12ns_9s_21s_22_4_1_U67_n_16,mac_muladd_12ns_9s_21s_22_4_1_U67_n_17,mac_muladd_12ns_9s_21s_22_4_1_U67_n_18,mac_muladd_12ns_9s_21s_22_4_1_U67_n_19,mac_muladd_12ns_9s_21s_22_4_1_U67_n_20,mac_muladd_12ns_9s_21s_22_4_1_U67_n_21,mac_muladd_12ns_9s_21s_22_4_1_U67_n_22,mac_muladd_12ns_9s_21s_22_4_1_U67_n_23,mac_muladd_12ns_9s_21s_22_4_1_U67_n_24}),
        .p_reg_reg_0(ap_CS_fsm_pp1_stage0),
        .trunc_ln851_2_fu_1464_p1({mac_muladd_12ns_10s_22s_23_4_1_U68_n_6,p_0_in}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mac_muladd_12ns_9s_21s_22_4_1 mac_muladd_12ns_9s_21s_22_4_1_U67
       (.E(p_Val2_s_reg_20820),
        .P({mul_mul_12ns_9s_21_4_1_U66_n_3,mul_mul_12ns_9s_21_4_1_U66_n_4,mul_mul_12ns_9s_21_4_1_U66_n_5,mul_mul_12ns_9s_21_4_1_U66_n_6,mul_mul_12ns_9s_21_4_1_U66_n_7,mul_mul_12ns_9s_21_4_1_U66_n_8,mul_mul_12ns_9s_21_4_1_U66_n_9,mul_mul_12ns_9s_21_4_1_U66_n_10,mul_mul_12ns_9s_21_4_1_U66_n_11,mul_mul_12ns_9s_21_4_1_U66_n_12,mul_mul_12ns_9s_21_4_1_U66_n_13,mul_mul_12ns_9s_21_4_1_U66_n_14,mul_mul_12ns_9s_21_4_1_U66_n_15,mul_mul_12ns_9s_21_4_1_U66_n_16,mul_mul_12ns_9s_21_4_1_U66_n_17,mul_mul_12ns_9s_21_4_1_U66_n_18,mul_mul_12ns_9s_21_4_1_U66_n_19,mul_mul_12ns_9s_21_4_1_U66_n_20,mul_mul_12ns_9s_21_4_1_U66_n_21,mul_mul_12ns_9s_21_4_1_U66_n_22,mul_mul_12ns_9s_21_4_1_U66_n_23}),
        .Q(Wx_V_reg_2001_pp1_iter10_reg),
        .and_ln486_reg_1981_pp1_iter10_reg(and_ln486_reg_1981_pp1_iter10_reg),
        .and_ln487_reg_1977_pp1_iter10_reg(and_ln487_reg_1977_pp1_iter10_reg),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1630_ce(grp_fu_1630_ce),
        .icmp_ln489_reg_1951_pp1_iter10_reg(icmp_ln489_reg_1951_pp1_iter10_reg),
        .icmp_ln870_2_reg_1971_pp1_iter10_reg(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .p_reg_reg({mac_muladd_12ns_9s_21s_22_4_1_U67_n_3,mac_muladd_12ns_9s_21s_22_4_1_U67_n_4,mac_muladd_12ns_9s_21s_22_4_1_U67_n_5,mac_muladd_12ns_9s_21s_22_4_1_U67_n_6,mac_muladd_12ns_9s_21s_22_4_1_U67_n_7,mac_muladd_12ns_9s_21s_22_4_1_U67_n_8,mac_muladd_12ns_9s_21s_22_4_1_U67_n_9,mac_muladd_12ns_9s_21s_22_4_1_U67_n_10,mac_muladd_12ns_9s_21s_22_4_1_U67_n_11,mac_muladd_12ns_9s_21s_22_4_1_U67_n_12,mac_muladd_12ns_9s_21s_22_4_1_U67_n_13,mac_muladd_12ns_9s_21s_22_4_1_U67_n_14,mac_muladd_12ns_9s_21s_22_4_1_U67_n_15,mac_muladd_12ns_9s_21s_22_4_1_U67_n_16,mac_muladd_12ns_9s_21s_22_4_1_U67_n_17,mac_muladd_12ns_9s_21s_22_4_1_U67_n_18,mac_muladd_12ns_9s_21s_22_4_1_U67_n_19,mac_muladd_12ns_9s_21s_22_4_1_U67_n_20,mac_muladd_12ns_9s_21s_22_4_1_U67_n_21,mac_muladd_12ns_9s_21s_22_4_1_U67_n_22,mac_muladd_12ns_9s_21s_22_4_1_U67_n_23,mac_muladd_12ns_9s_21s_22_4_1_U67_n_24}),
        .p_reg_reg_0(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512),
        .p_reg_reg_1({\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[7] ,\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[6] ,\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[5] ,\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[4] ,\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[3] ,\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[2] ,\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[1] ,\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[0] }),
        .p_reg_reg_2(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529),
        .p_reg_reg_3(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495),
        .p_reg_reg_4(\slt_reg_1869_reg_n_3_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_12ns_12ns_24_4_1 mul_mul_12ns_12ns_24_4_1_U65
       (.B(grp_fu_1630_p1),
        .D(Wx_V_reg_2001),
        .P({mul_mul_12ns_12ns_24_4_1_U65_n_3,mul_mul_12ns_12ns_24_4_1_U65_n_4,mul_mul_12ns_12ns_24_4_1_U65_n_5,mul_mul_12ns_12ns_24_4_1_U65_n_6,mul_mul_12ns_12ns_24_4_1_U65_n_7,mul_mul_12ns_12ns_24_4_1_U65_n_8,mul_mul_12ns_12ns_24_4_1_U65_n_9,mul_mul_12ns_12ns_24_4_1_U65_n_10,mul_mul_12ns_12ns_24_4_1_U65_n_11,mul_mul_12ns_12ns_24_4_1_U65_n_12,mul_mul_12ns_12ns_24_4_1_U65_n_13,mul_mul_12ns_12ns_24_4_1_U65_n_14}),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .grp_fu_1630_ce(grp_fu_1630_ce),
        .trunc_ln389_reg_1922(trunc_ln389_reg_1922),
        .trunc_ln728_reg_1966_pp1_iter9_reg(trunc_ln728_reg_1966_pp1_iter9_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_mul_12ns_9s_21_4_1 mul_mul_12ns_9s_21_4_1_U66
       (.A({grp_fu_1630_p1,trunc_ln389_reg_1922[21:12]}),
        .P({mul_mul_12ns_9s_21_4_1_U66_n_3,mul_mul_12ns_9s_21_4_1_U66_n_4,mul_mul_12ns_9s_21_4_1_U66_n_5,mul_mul_12ns_9s_21_4_1_U66_n_6,mul_mul_12ns_9s_21_4_1_U66_n_7,mul_mul_12ns_9s_21_4_1_U66_n_8,mul_mul_12ns_9s_21_4_1_U66_n_9,mul_mul_12ns_9s_21_4_1_U66_n_10,mul_mul_12ns_9s_21_4_1_U66_n_11,mul_mul_12ns_9s_21_4_1_U66_n_12,mul_mul_12ns_9s_21_4_1_U66_n_13,mul_mul_12ns_9s_21_4_1_U66_n_14,mul_mul_12ns_9s_21_4_1_U66_n_15,mul_mul_12ns_9s_21_4_1_U66_n_16,mul_mul_12ns_9s_21_4_1_U66_n_17,mul_mul_12ns_9s_21_4_1_U66_n_18,mul_mul_12ns_9s_21_4_1_U66_n_19,mul_mul_12ns_9s_21_4_1_U66_n_20,mul_mul_12ns_9s_21_4_1_U66_n_21,mul_mul_12ns_9s_21_4_1_U66_n_22,mul_mul_12ns_9s_21_4_1_U66_n_23}),
        .Q(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529),
        .and_ln486_reg_1981_pp1_iter9_reg(and_ln486_reg_1981_pp1_iter9_reg),
        .and_ln487_reg_1977_pp1_iter9_reg(and_ln487_reg_1977_pp1_iter9_reg),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .grp_fu_1630_ce(grp_fu_1630_ce),
        .icmp_ln489_reg_1951_pp1_iter9_reg(icmp_ln489_reg_1951_pp1_iter9_reg),
        .icmp_ln870_2_reg_1971_pp1_iter10_reg(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .p_reg_reg(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495),
        .p_reg_reg_0(\slt_reg_1869_reg_n_3_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[0]_i_1 
       (.I0(ret_V_15_reg_1927[0]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[0]),
        .O(\nextYScale_V_fu_166[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[10]_i_1 
       (.I0(ret_V_15_reg_1927[10]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[10]),
        .O(\nextYScale_V_fu_166[10]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[11]_i_1 
       (.I0(ret_V_15_reg_1927[11]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[11]),
        .O(\nextYScale_V_fu_166[11]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[12]_i_1 
       (.I0(ret_V_15_reg_1927[12]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[12]),
        .O(\nextYScale_V_fu_166[12]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[13]_i_1 
       (.I0(ret_V_15_reg_1927[13]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[13]),
        .O(\nextYScale_V_fu_166[13]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[14]_i_1 
       (.I0(ret_V_15_reg_1927[14]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[14]),
        .O(\nextYScale_V_fu_166[14]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[15]_i_1 
       (.I0(ret_V_15_reg_1927[15]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[15]),
        .O(\nextYScale_V_fu_166[15]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[16]_i_1 
       (.I0(ret_V_15_reg_1927[16]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[16]),
        .O(\nextYScale_V_fu_166[16]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[1]_i_1 
       (.I0(ret_V_15_reg_1927[1]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[1]),
        .O(\nextYScale_V_fu_166[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[2]_i_1 
       (.I0(ret_V_15_reg_1927[2]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[2]),
        .O(\nextYScale_V_fu_166[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[3]_i_1 
       (.I0(ret_V_15_reg_1927[3]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[3]),
        .O(\nextYScale_V_fu_166[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[4]_i_1 
       (.I0(ret_V_15_reg_1927[4]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[4]),
        .O(\nextYScale_V_fu_166[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[5]_i_1 
       (.I0(ret_V_15_reg_1927[5]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[5]),
        .O(\nextYScale_V_fu_166[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[6]_i_1 
       (.I0(ret_V_15_reg_1927[6]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[6]),
        .O(\nextYScale_V_fu_166[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[7]_i_1 
       (.I0(ret_V_15_reg_1927[7]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[7]),
        .O(\nextYScale_V_fu_166[7]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[8]_i_1 
       (.I0(ret_V_15_reg_1927[8]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[8]),
        .O(\nextYScale_V_fu_166[8]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \nextYScale_V_fu_166[9]_i_1 
       (.I0(ret_V_15_reg_1927[9]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[9]),
        .O(\nextYScale_V_fu_166[9]_i_1_n_3 ));
  FDRE \nextYScale_V_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[0]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[0]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[10]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[10]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[11]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[11]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[12]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[12]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[13]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[13]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[14]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[14]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[15]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[15]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[16]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[16]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[1]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[1]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[2]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[2]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[3]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[3]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[4]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[4]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[5]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[5]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[6]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[6]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[7]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[7]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[8]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[8]),
        .R(ap_CS_fsm_state4));
  FDRE \nextYScale_V_fu_166_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nextYScale_V_fu_166[9]_i_1_n_3 ),
        .Q(nextYScale_V_fu_166[9]),
        .R(ap_CS_fsm_state4));
  LUT3 #(
    .INIT(8'hB8)) 
    \not_cmp_i_i176_reg_1996[0]_i_1 
       (.I0(not_cmp_i_i176_fu_1256_p2),
        .I1(not_cmp_i_i176_reg_19960),
        .I2(not_cmp_i_i176_reg_1996),
        .O(\not_cmp_i_i176_reg_1996[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h000000002220AA8A)) 
    \not_cmp_i_i176_reg_1996[0]_i_10 
       (.I0(\not_cmp_i_i176_reg_1996[0]_i_16_n_3 ),
        .I1(reg_606[41]),
        .I2(reg_606[38]),
        .I3(icmp_ln1494_reg_1985),
        .I4(shl_i_i_i_i_i_reg_1830_reg[16]),
        .I5(shl_i_i_i_i_i_reg_1830_reg[17]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h33EB0000)) 
    \not_cmp_i_i176_reg_1996[0]_i_11 
       (.I0(icmp_ln1494_reg_1985),
        .I1(shl_i_i_i_i_i_reg_1830_reg[14]),
        .I2(reg_606[36]),
        .I3(reg_606[41]),
        .I4(\not_cmp_i_i176_reg_1996[0]_i_17_n_3 ),
        .O(\not_cmp_i_i176_reg_1996[0]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h55ED0000)) 
    \not_cmp_i_i176_reg_1996[0]_i_12 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[11]),
        .I1(icmp_ln1494_reg_1985),
        .I2(reg_606[33]),
        .I3(reg_606[41]),
        .I4(\not_cmp_i_i176_reg_1996[0]_i_18_n_3 ),
        .O(\not_cmp_i_i176_reg_1996[0]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'h33EB0000)) 
    \not_cmp_i_i176_reg_1996[0]_i_13 
       (.I0(icmp_ln1494_reg_1985),
        .I1(shl_i_i_i_i_i_reg_1830_reg[8]),
        .I2(reg_606[30]),
        .I3(reg_606[41]),
        .I4(\not_cmp_i_i176_reg_1996[0]_i_19_n_3 ),
        .O(\not_cmp_i_i176_reg_1996[0]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h55ED0000)) 
    \not_cmp_i_i176_reg_1996[0]_i_14 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[5]),
        .I1(icmp_ln1494_reg_1985),
        .I2(reg_606[27]),
        .I3(reg_606[41]),
        .I4(\not_cmp_i_i176_reg_1996[0]_i_20_n_3 ),
        .O(\not_cmp_i_i176_reg_1996[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8200008241000041)) 
    \not_cmp_i_i176_reg_1996[0]_i_15 
       (.I0(\ret_V_17_reg_1990[0]_i_2_n_3 ),
        .I1(\not_cmp_i_i176_reg_1996[0]_i_21_n_3 ),
        .I2(shl_i_i_i_i_i_reg_1830_reg[2]),
        .I3(\not_cmp_i_i176_reg_1996[0]_i_22_n_3 ),
        .I4(indexx_pre_V_1_reg_1835_reg[1]),
        .I5(indexx_pre_V_1_reg_1835_reg[0]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h54FB)) 
    \not_cmp_i_i176_reg_1996[0]_i_16 
       (.I0(reg_606[41]),
        .I1(reg_606[37]),
        .I2(icmp_ln1494_reg_1985),
        .I3(shl_i_i_i_i_i_reg_1830_reg[15]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h00EB33AA00AA33EB)) 
    \not_cmp_i_i176_reg_1996[0]_i_17 
       (.I0(icmp_ln1494_reg_1985),
        .I1(shl_i_i_i_i_i_reg_1830_reg[13]),
        .I2(reg_606[35]),
        .I3(reg_606[41]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[12]),
        .I5(reg_606[34]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h00ED55CC00CC55ED)) 
    \not_cmp_i_i176_reg_1996[0]_i_18 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[10]),
        .I1(icmp_ln1494_reg_1985),
        .I2(reg_606[32]),
        .I3(reg_606[41]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[9]),
        .I5(reg_606[31]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h00EB33AA00AA33EB)) 
    \not_cmp_i_i176_reg_1996[0]_i_19 
       (.I0(icmp_ln1494_reg_1985),
        .I1(shl_i_i_i_i_i_reg_1830_reg[7]),
        .I2(reg_606[29]),
        .I3(reg_606[41]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[6]),
        .I5(reg_606[28]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h00ED55CC00CC55ED)) 
    \not_cmp_i_i176_reg_1996[0]_i_20 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[4]),
        .I1(icmp_ln1494_reg_1985),
        .I2(reg_606[26]),
        .I3(reg_606[41]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[3]),
        .I5(reg_606[25]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_20_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h00D8)) 
    \not_cmp_i_i176_reg_1996[0]_i_21 
       (.I0(icmp_ln1494_reg_1985),
        .I1(shl_i_i_i_i_i_reg_1830_reg[2]),
        .I2(reg_606[24]),
        .I3(reg_606[41]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \not_cmp_i_i176_reg_1996[0]_i_22 
       (.I0(reg_606[23]),
        .I1(icmp_ln1494_reg_1985),
        .I2(indexx_pre_V_1_reg_1835_reg[1]),
        .I3(reg_606[41]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \not_cmp_i_i176_reg_1996[0]_i_4 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[31]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[30]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \not_cmp_i_i176_reg_1996[0]_i_5 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[28]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[29]),
        .I2(shl_i_i_i_i_i_reg_1830_reg[27]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \not_cmp_i_i176_reg_1996[0]_i_6 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[26]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[25]),
        .I2(shl_i_i_i_i_i_reg_1830_reg[24]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \not_cmp_i_i176_reg_1996[0]_i_8 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[22]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[23]),
        .I2(shl_i_i_i_i_i_reg_1830_reg[21]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \not_cmp_i_i176_reg_1996[0]_i_9 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[20]),
        .I1(indexx_pre_V_1_reg_1835_reg[19]),
        .I2(shl_i_i_i_i_i_reg_1830_reg[18]),
        .O(\not_cmp_i_i176_reg_1996[0]_i_9_n_3 ));
  FDRE \not_cmp_i_i176_reg_1996_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\not_cmp_i_i176_reg_1996[0]_i_1_n_3 ),
        .Q(not_cmp_i_i176_reg_1996),
        .R(1'b0));
  CARRY4 \not_cmp_i_i176_reg_1996_reg[0]_i_2 
       (.CI(\not_cmp_i_i176_reg_1996_reg[0]_i_3_n_3 ),
        .CO({\NLW_not_cmp_i_i176_reg_1996_reg[0]_i_2_CO_UNCONNECTED [3],not_cmp_i_i176_fu_1256_p2,\not_cmp_i_i176_reg_1996_reg[0]_i_2_n_5 ,\not_cmp_i_i176_reg_1996_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_not_cmp_i_i176_reg_1996_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\not_cmp_i_i176_reg_1996[0]_i_4_n_3 ,\not_cmp_i_i176_reg_1996[0]_i_5_n_3 ,\not_cmp_i_i176_reg_1996[0]_i_6_n_3 }));
  CARRY4 \not_cmp_i_i176_reg_1996_reg[0]_i_3 
       (.CI(\not_cmp_i_i176_reg_1996_reg[0]_i_7_n_3 ),
        .CO({\not_cmp_i_i176_reg_1996_reg[0]_i_3_n_3 ,\not_cmp_i_i176_reg_1996_reg[0]_i_3_n_4 ,\not_cmp_i_i176_reg_1996_reg[0]_i_3_n_5 ,\not_cmp_i_i176_reg_1996_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_not_cmp_i_i176_reg_1996_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\not_cmp_i_i176_reg_1996[0]_i_8_n_3 ,\not_cmp_i_i176_reg_1996[0]_i_9_n_3 ,\not_cmp_i_i176_reg_1996[0]_i_10_n_3 ,\not_cmp_i_i176_reg_1996[0]_i_11_n_3 }));
  CARRY4 \not_cmp_i_i176_reg_1996_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\not_cmp_i_i176_reg_1996_reg[0]_i_7_n_3 ,\not_cmp_i_i176_reg_1996_reg[0]_i_7_n_4 ,\not_cmp_i_i176_reg_1996_reg[0]_i_7_n_5 ,\not_cmp_i_i176_reg_1996_reg[0]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_not_cmp_i_i176_reg_1996_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\not_cmp_i_i176_reg_1996[0]_i_12_n_3 ,\not_cmp_i_i176_reg_1996[0]_i_13_n_3 ,\not_cmp_i_i176_reg_1996[0]_i_14_n_3 ,\not_cmp_i_i176_reg_1996[0]_i_15_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[11]_i_2 
       (.I0(read_rows_count_reg_439[11]),
        .O(\op2_assign_1_reg_1895[11]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[11]_i_3 
       (.I0(read_rows_count_reg_439[10]),
        .O(\op2_assign_1_reg_1895[11]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[11]_i_4 
       (.I0(read_rows_count_reg_439[9]),
        .O(\op2_assign_1_reg_1895[11]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[11]_i_5 
       (.I0(read_rows_count_reg_439[8]),
        .O(\op2_assign_1_reg_1895[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[15]_i_2 
       (.I0(read_rows_count_reg_439[15]),
        .O(\op2_assign_1_reg_1895[15]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[15]_i_3 
       (.I0(read_rows_count_reg_439[14]),
        .O(\op2_assign_1_reg_1895[15]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[15]_i_4 
       (.I0(read_rows_count_reg_439[13]),
        .O(\op2_assign_1_reg_1895[15]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[15]_i_5 
       (.I0(read_rows_count_reg_439[12]),
        .O(\op2_assign_1_reg_1895[15]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[19]_i_2 
       (.I0(read_rows_count_reg_439[19]),
        .O(\op2_assign_1_reg_1895[19]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[19]_i_3 
       (.I0(read_rows_count_reg_439[18]),
        .O(\op2_assign_1_reg_1895[19]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[19]_i_4 
       (.I0(read_rows_count_reg_439[17]),
        .O(\op2_assign_1_reg_1895[19]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[19]_i_5 
       (.I0(read_rows_count_reg_439[16]),
        .O(\op2_assign_1_reg_1895[19]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[23]_i_2 
       (.I0(read_rows_count_reg_439[23]),
        .O(\op2_assign_1_reg_1895[23]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[23]_i_3 
       (.I0(read_rows_count_reg_439[22]),
        .O(\op2_assign_1_reg_1895[23]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[23]_i_4 
       (.I0(read_rows_count_reg_439[21]),
        .O(\op2_assign_1_reg_1895[23]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[23]_i_5 
       (.I0(read_rows_count_reg_439[20]),
        .O(\op2_assign_1_reg_1895[23]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[27]_i_2 
       (.I0(read_rows_count_reg_439[27]),
        .O(\op2_assign_1_reg_1895[27]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[27]_i_3 
       (.I0(read_rows_count_reg_439[26]),
        .O(\op2_assign_1_reg_1895[27]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[27]_i_4 
       (.I0(read_rows_count_reg_439[25]),
        .O(\op2_assign_1_reg_1895[27]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[27]_i_5 
       (.I0(read_rows_count_reg_439[24]),
        .O(\op2_assign_1_reg_1895[27]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[31]_i_2 
       (.I0(read_rows_count_reg_439[31]),
        .O(\op2_assign_1_reg_1895[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[31]_i_3 
       (.I0(read_rows_count_reg_439[30]),
        .O(\op2_assign_1_reg_1895[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[31]_i_4 
       (.I0(read_rows_count_reg_439[29]),
        .O(\op2_assign_1_reg_1895[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[31]_i_5 
       (.I0(read_rows_count_reg_439[28]),
        .O(\op2_assign_1_reg_1895[31]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[3]_i_2 
       (.I0(read_rows_count_reg_439[3]),
        .O(\op2_assign_1_reg_1895[3]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[3]_i_3 
       (.I0(read_rows_count_reg_439[2]),
        .O(\op2_assign_1_reg_1895[3]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[3]_i_4 
       (.I0(read_rows_count_reg_439[1]),
        .O(\op2_assign_1_reg_1895[3]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[7]_i_2 
       (.I0(read_rows_count_reg_439[7]),
        .O(\op2_assign_1_reg_1895[7]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[7]_i_3 
       (.I0(read_rows_count_reg_439[6]),
        .O(\op2_assign_1_reg_1895[7]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[7]_i_4 
       (.I0(read_rows_count_reg_439[5]),
        .O(\op2_assign_1_reg_1895[7]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_1_reg_1895[7]_i_5 
       (.I0(read_rows_count_reg_439[4]),
        .O(\op2_assign_1_reg_1895[7]_i_5_n_3 ));
  FDRE \op2_assign_1_reg_1895_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[0]),
        .Q(op2_assign_1_reg_1895[0]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[10]),
        .Q(op2_assign_1_reg_1895[10]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[11]),
        .Q(op2_assign_1_reg_1895[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_1_reg_1895_reg[11]_i_1 
       (.CI(\op2_assign_1_reg_1895_reg[7]_i_1_n_3 ),
        .CO({\op2_assign_1_reg_1895_reg[11]_i_1_n_3 ,\op2_assign_1_reg_1895_reg[11]_i_1_n_4 ,\op2_assign_1_reg_1895_reg[11]_i_1_n_5 ,\op2_assign_1_reg_1895_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[11:8]),
        .O(op2_assign_1_fu_926_p2[11:8]),
        .S({\op2_assign_1_reg_1895[11]_i_2_n_3 ,\op2_assign_1_reg_1895[11]_i_3_n_3 ,\op2_assign_1_reg_1895[11]_i_4_n_3 ,\op2_assign_1_reg_1895[11]_i_5_n_3 }));
  FDRE \op2_assign_1_reg_1895_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[12]),
        .Q(op2_assign_1_reg_1895[12]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[13]),
        .Q(op2_assign_1_reg_1895[13]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[14]),
        .Q(op2_assign_1_reg_1895[14]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[15]),
        .Q(op2_assign_1_reg_1895[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_1_reg_1895_reg[15]_i_1 
       (.CI(\op2_assign_1_reg_1895_reg[11]_i_1_n_3 ),
        .CO({\op2_assign_1_reg_1895_reg[15]_i_1_n_3 ,\op2_assign_1_reg_1895_reg[15]_i_1_n_4 ,\op2_assign_1_reg_1895_reg[15]_i_1_n_5 ,\op2_assign_1_reg_1895_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[15:12]),
        .O(op2_assign_1_fu_926_p2[15:12]),
        .S({\op2_assign_1_reg_1895[15]_i_2_n_3 ,\op2_assign_1_reg_1895[15]_i_3_n_3 ,\op2_assign_1_reg_1895[15]_i_4_n_3 ,\op2_assign_1_reg_1895[15]_i_5_n_3 }));
  FDRE \op2_assign_1_reg_1895_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[16]),
        .Q(op2_assign_1_reg_1895[16]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[17]),
        .Q(op2_assign_1_reg_1895[17]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[18]),
        .Q(op2_assign_1_reg_1895[18]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[19]),
        .Q(op2_assign_1_reg_1895[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_1_reg_1895_reg[19]_i_1 
       (.CI(\op2_assign_1_reg_1895_reg[15]_i_1_n_3 ),
        .CO({\op2_assign_1_reg_1895_reg[19]_i_1_n_3 ,\op2_assign_1_reg_1895_reg[19]_i_1_n_4 ,\op2_assign_1_reg_1895_reg[19]_i_1_n_5 ,\op2_assign_1_reg_1895_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[19:16]),
        .O(op2_assign_1_fu_926_p2[19:16]),
        .S({\op2_assign_1_reg_1895[19]_i_2_n_3 ,\op2_assign_1_reg_1895[19]_i_3_n_3 ,\op2_assign_1_reg_1895[19]_i_4_n_3 ,\op2_assign_1_reg_1895[19]_i_5_n_3 }));
  FDRE \op2_assign_1_reg_1895_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[1]),
        .Q(op2_assign_1_reg_1895[1]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[20]),
        .Q(op2_assign_1_reg_1895[20]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[21]),
        .Q(op2_assign_1_reg_1895[21]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[22]),
        .Q(op2_assign_1_reg_1895[22]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[23]),
        .Q(op2_assign_1_reg_1895[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_1_reg_1895_reg[23]_i_1 
       (.CI(\op2_assign_1_reg_1895_reg[19]_i_1_n_3 ),
        .CO({\op2_assign_1_reg_1895_reg[23]_i_1_n_3 ,\op2_assign_1_reg_1895_reg[23]_i_1_n_4 ,\op2_assign_1_reg_1895_reg[23]_i_1_n_5 ,\op2_assign_1_reg_1895_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[23:20]),
        .O(op2_assign_1_fu_926_p2[23:20]),
        .S({\op2_assign_1_reg_1895[23]_i_2_n_3 ,\op2_assign_1_reg_1895[23]_i_3_n_3 ,\op2_assign_1_reg_1895[23]_i_4_n_3 ,\op2_assign_1_reg_1895[23]_i_5_n_3 }));
  FDRE \op2_assign_1_reg_1895_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[24]),
        .Q(op2_assign_1_reg_1895[24]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[25]),
        .Q(op2_assign_1_reg_1895[25]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[26]),
        .Q(op2_assign_1_reg_1895[26]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[27]),
        .Q(op2_assign_1_reg_1895[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_1_reg_1895_reg[27]_i_1 
       (.CI(\op2_assign_1_reg_1895_reg[23]_i_1_n_3 ),
        .CO({\op2_assign_1_reg_1895_reg[27]_i_1_n_3 ,\op2_assign_1_reg_1895_reg[27]_i_1_n_4 ,\op2_assign_1_reg_1895_reg[27]_i_1_n_5 ,\op2_assign_1_reg_1895_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[27:24]),
        .O(op2_assign_1_fu_926_p2[27:24]),
        .S({\op2_assign_1_reg_1895[27]_i_2_n_3 ,\op2_assign_1_reg_1895[27]_i_3_n_3 ,\op2_assign_1_reg_1895[27]_i_4_n_3 ,\op2_assign_1_reg_1895[27]_i_5_n_3 }));
  FDRE \op2_assign_1_reg_1895_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[28]),
        .Q(op2_assign_1_reg_1895[28]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[29]),
        .Q(op2_assign_1_reg_1895[29]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[2]),
        .Q(op2_assign_1_reg_1895[2]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[30]),
        .Q(op2_assign_1_reg_1895[30]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[31]),
        .Q(op2_assign_1_reg_1895[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_1_reg_1895_reg[31]_i_1 
       (.CI(\op2_assign_1_reg_1895_reg[27]_i_1_n_3 ),
        .CO({\NLW_op2_assign_1_reg_1895_reg[31]_i_1_CO_UNCONNECTED [3],\op2_assign_1_reg_1895_reg[31]_i_1_n_4 ,\op2_assign_1_reg_1895_reg[31]_i_1_n_5 ,\op2_assign_1_reg_1895_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,read_rows_count_reg_439[30:28]}),
        .O(op2_assign_1_fu_926_p2[31:28]),
        .S({\op2_assign_1_reg_1895[31]_i_2_n_3 ,\op2_assign_1_reg_1895[31]_i_3_n_3 ,\op2_assign_1_reg_1895[31]_i_4_n_3 ,\op2_assign_1_reg_1895[31]_i_5_n_3 }));
  FDRE \op2_assign_1_reg_1895_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[3]),
        .Q(op2_assign_1_reg_1895[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_1_reg_1895_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\op2_assign_1_reg_1895_reg[3]_i_1_n_3 ,\op2_assign_1_reg_1895_reg[3]_i_1_n_4 ,\op2_assign_1_reg_1895_reg[3]_i_1_n_5 ,\op2_assign_1_reg_1895_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({read_rows_count_reg_439[3:1],1'b0}),
        .O(op2_assign_1_fu_926_p2[3:0]),
        .S({\op2_assign_1_reg_1895[3]_i_2_n_3 ,\op2_assign_1_reg_1895[3]_i_3_n_3 ,\op2_assign_1_reg_1895[3]_i_4_n_3 ,read_rows_count_reg_439[0]}));
  FDRE \op2_assign_1_reg_1895_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[4]),
        .Q(op2_assign_1_reg_1895[4]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[5]),
        .Q(op2_assign_1_reg_1895[5]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[6]),
        .Q(op2_assign_1_reg_1895[6]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[7]),
        .Q(op2_assign_1_reg_1895[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_1_reg_1895_reg[7]_i_1 
       (.CI(\op2_assign_1_reg_1895_reg[3]_i_1_n_3 ),
        .CO({\op2_assign_1_reg_1895_reg[7]_i_1_n_3 ,\op2_assign_1_reg_1895_reg[7]_i_1_n_4 ,\op2_assign_1_reg_1895_reg[7]_i_1_n_5 ,\op2_assign_1_reg_1895_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[7:4]),
        .O(op2_assign_1_fu_926_p2[7:4]),
        .S({\op2_assign_1_reg_1895[7]_i_2_n_3 ,\op2_assign_1_reg_1895[7]_i_3_n_3 ,\op2_assign_1_reg_1895[7]_i_4_n_3 ,\op2_assign_1_reg_1895[7]_i_5_n_3 }));
  FDRE \op2_assign_1_reg_1895_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[8]),
        .Q(op2_assign_1_reg_1895[8]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1895_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_1_fu_926_p2[9]),
        .Q(op2_assign_1_reg_1895[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[0]_i_1 
       (.I0(read_rows_count_reg_439[0]),
        .O(op2_assign_fu_915_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[12]_i_2 
       (.I0(read_rows_count_reg_439[12]),
        .O(\op2_assign_reg_1881[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[12]_i_3 
       (.I0(read_rows_count_reg_439[11]),
        .O(\op2_assign_reg_1881[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[12]_i_4 
       (.I0(read_rows_count_reg_439[10]),
        .O(\op2_assign_reg_1881[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[12]_i_5 
       (.I0(read_rows_count_reg_439[9]),
        .O(\op2_assign_reg_1881[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[16]_i_2 
       (.I0(read_rows_count_reg_439[16]),
        .O(\op2_assign_reg_1881[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[16]_i_3 
       (.I0(read_rows_count_reg_439[15]),
        .O(\op2_assign_reg_1881[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[16]_i_4 
       (.I0(read_rows_count_reg_439[14]),
        .O(\op2_assign_reg_1881[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[16]_i_5 
       (.I0(read_rows_count_reg_439[13]),
        .O(\op2_assign_reg_1881[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[20]_i_2 
       (.I0(read_rows_count_reg_439[20]),
        .O(\op2_assign_reg_1881[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[20]_i_3 
       (.I0(read_rows_count_reg_439[19]),
        .O(\op2_assign_reg_1881[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[20]_i_4 
       (.I0(read_rows_count_reg_439[18]),
        .O(\op2_assign_reg_1881[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[20]_i_5 
       (.I0(read_rows_count_reg_439[17]),
        .O(\op2_assign_reg_1881[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[24]_i_2 
       (.I0(read_rows_count_reg_439[24]),
        .O(\op2_assign_reg_1881[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[24]_i_3 
       (.I0(read_rows_count_reg_439[23]),
        .O(\op2_assign_reg_1881[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[24]_i_4 
       (.I0(read_rows_count_reg_439[22]),
        .O(\op2_assign_reg_1881[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[24]_i_5 
       (.I0(read_rows_count_reg_439[21]),
        .O(\op2_assign_reg_1881[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[28]_i_2 
       (.I0(read_rows_count_reg_439[28]),
        .O(\op2_assign_reg_1881[28]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[28]_i_3 
       (.I0(read_rows_count_reg_439[27]),
        .O(\op2_assign_reg_1881[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[28]_i_4 
       (.I0(read_rows_count_reg_439[26]),
        .O(\op2_assign_reg_1881[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[28]_i_5 
       (.I0(read_rows_count_reg_439[25]),
        .O(\op2_assign_reg_1881[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[31]_i_2 
       (.I0(read_rows_count_reg_439[31]),
        .O(\op2_assign_reg_1881[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[31]_i_3 
       (.I0(read_rows_count_reg_439[30]),
        .O(\op2_assign_reg_1881[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[31]_i_4 
       (.I0(read_rows_count_reg_439[29]),
        .O(\op2_assign_reg_1881[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[4]_i_2 
       (.I0(read_rows_count_reg_439[4]),
        .O(\op2_assign_reg_1881[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[4]_i_3 
       (.I0(read_rows_count_reg_439[3]),
        .O(\op2_assign_reg_1881[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[4]_i_4 
       (.I0(read_rows_count_reg_439[2]),
        .O(\op2_assign_reg_1881[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[4]_i_5 
       (.I0(read_rows_count_reg_439[1]),
        .O(\op2_assign_reg_1881[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[8]_i_2 
       (.I0(read_rows_count_reg_439[8]),
        .O(\op2_assign_reg_1881[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[8]_i_3 
       (.I0(read_rows_count_reg_439[7]),
        .O(\op2_assign_reg_1881[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[8]_i_4 
       (.I0(read_rows_count_reg_439[6]),
        .O(\op2_assign_reg_1881[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1881[8]_i_5 
       (.I0(read_rows_count_reg_439[5]),
        .O(\op2_assign_reg_1881[8]_i_5_n_3 ));
  FDRE \op2_assign_reg_1881_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[0]),
        .Q(op2_assign_reg_1881[0]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[10]),
        .Q(op2_assign_reg_1881[10]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[11]),
        .Q(op2_assign_reg_1881[11]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[12]),
        .Q(op2_assign_reg_1881[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_reg_1881_reg[12]_i_1 
       (.CI(\op2_assign_reg_1881_reg[8]_i_1_n_3 ),
        .CO({\op2_assign_reg_1881_reg[12]_i_1_n_3 ,\op2_assign_reg_1881_reg[12]_i_1_n_4 ,\op2_assign_reg_1881_reg[12]_i_1_n_5 ,\op2_assign_reg_1881_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[12:9]),
        .O(op2_assign_fu_915_p2[12:9]),
        .S({\op2_assign_reg_1881[12]_i_2_n_3 ,\op2_assign_reg_1881[12]_i_3_n_3 ,\op2_assign_reg_1881[12]_i_4_n_3 ,\op2_assign_reg_1881[12]_i_5_n_3 }));
  FDRE \op2_assign_reg_1881_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[13]),
        .Q(op2_assign_reg_1881[13]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[14]),
        .Q(op2_assign_reg_1881[14]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[15]),
        .Q(op2_assign_reg_1881[15]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[16]),
        .Q(op2_assign_reg_1881[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_reg_1881_reg[16]_i_1 
       (.CI(\op2_assign_reg_1881_reg[12]_i_1_n_3 ),
        .CO({\op2_assign_reg_1881_reg[16]_i_1_n_3 ,\op2_assign_reg_1881_reg[16]_i_1_n_4 ,\op2_assign_reg_1881_reg[16]_i_1_n_5 ,\op2_assign_reg_1881_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[16:13]),
        .O(op2_assign_fu_915_p2[16:13]),
        .S({\op2_assign_reg_1881[16]_i_2_n_3 ,\op2_assign_reg_1881[16]_i_3_n_3 ,\op2_assign_reg_1881[16]_i_4_n_3 ,\op2_assign_reg_1881[16]_i_5_n_3 }));
  FDRE \op2_assign_reg_1881_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[17]),
        .Q(op2_assign_reg_1881[17]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[18]),
        .Q(op2_assign_reg_1881[18]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[19]),
        .Q(op2_assign_reg_1881[19]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[1]),
        .Q(op2_assign_reg_1881[1]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[20]),
        .Q(op2_assign_reg_1881[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_reg_1881_reg[20]_i_1 
       (.CI(\op2_assign_reg_1881_reg[16]_i_1_n_3 ),
        .CO({\op2_assign_reg_1881_reg[20]_i_1_n_3 ,\op2_assign_reg_1881_reg[20]_i_1_n_4 ,\op2_assign_reg_1881_reg[20]_i_1_n_5 ,\op2_assign_reg_1881_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[20:17]),
        .O(op2_assign_fu_915_p2[20:17]),
        .S({\op2_assign_reg_1881[20]_i_2_n_3 ,\op2_assign_reg_1881[20]_i_3_n_3 ,\op2_assign_reg_1881[20]_i_4_n_3 ,\op2_assign_reg_1881[20]_i_5_n_3 }));
  FDRE \op2_assign_reg_1881_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[21]),
        .Q(op2_assign_reg_1881[21]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[22]),
        .Q(op2_assign_reg_1881[22]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[23]),
        .Q(op2_assign_reg_1881[23]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[24]),
        .Q(op2_assign_reg_1881[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_reg_1881_reg[24]_i_1 
       (.CI(\op2_assign_reg_1881_reg[20]_i_1_n_3 ),
        .CO({\op2_assign_reg_1881_reg[24]_i_1_n_3 ,\op2_assign_reg_1881_reg[24]_i_1_n_4 ,\op2_assign_reg_1881_reg[24]_i_1_n_5 ,\op2_assign_reg_1881_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[24:21]),
        .O(op2_assign_fu_915_p2[24:21]),
        .S({\op2_assign_reg_1881[24]_i_2_n_3 ,\op2_assign_reg_1881[24]_i_3_n_3 ,\op2_assign_reg_1881[24]_i_4_n_3 ,\op2_assign_reg_1881[24]_i_5_n_3 }));
  FDRE \op2_assign_reg_1881_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[25]),
        .Q(op2_assign_reg_1881[25]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[26]),
        .Q(op2_assign_reg_1881[26]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[27]),
        .Q(op2_assign_reg_1881[27]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[28]),
        .Q(op2_assign_reg_1881[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_reg_1881_reg[28]_i_1 
       (.CI(\op2_assign_reg_1881_reg[24]_i_1_n_3 ),
        .CO({\op2_assign_reg_1881_reg[28]_i_1_n_3 ,\op2_assign_reg_1881_reg[28]_i_1_n_4 ,\op2_assign_reg_1881_reg[28]_i_1_n_5 ,\op2_assign_reg_1881_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[28:25]),
        .O(op2_assign_fu_915_p2[28:25]),
        .S({\op2_assign_reg_1881[28]_i_2_n_3 ,\op2_assign_reg_1881[28]_i_3_n_3 ,\op2_assign_reg_1881[28]_i_4_n_3 ,\op2_assign_reg_1881[28]_i_5_n_3 }));
  FDRE \op2_assign_reg_1881_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[29]),
        .Q(op2_assign_reg_1881[29]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[2]),
        .Q(op2_assign_reg_1881[2]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[30]),
        .Q(op2_assign_reg_1881[30]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[31]),
        .Q(op2_assign_reg_1881[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_reg_1881_reg[31]_i_1 
       (.CI(\op2_assign_reg_1881_reg[28]_i_1_n_3 ),
        .CO({\NLW_op2_assign_reg_1881_reg[31]_i_1_CO_UNCONNECTED [3:2],\op2_assign_reg_1881_reg[31]_i_1_n_5 ,\op2_assign_reg_1881_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,read_rows_count_reg_439[30:29]}),
        .O({\NLW_op2_assign_reg_1881_reg[31]_i_1_O_UNCONNECTED [3],op2_assign_fu_915_p2[31:29]}),
        .S({1'b0,\op2_assign_reg_1881[31]_i_2_n_3 ,\op2_assign_reg_1881[31]_i_3_n_3 ,\op2_assign_reg_1881[31]_i_4_n_3 }));
  FDRE \op2_assign_reg_1881_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[3]),
        .Q(op2_assign_reg_1881[3]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[4]),
        .Q(op2_assign_reg_1881[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_reg_1881_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\op2_assign_reg_1881_reg[4]_i_1_n_3 ,\op2_assign_reg_1881_reg[4]_i_1_n_4 ,\op2_assign_reg_1881_reg[4]_i_1_n_5 ,\op2_assign_reg_1881_reg[4]_i_1_n_6 }),
        .CYINIT(read_rows_count_reg_439[0]),
        .DI(read_rows_count_reg_439[4:1]),
        .O(op2_assign_fu_915_p2[4:1]),
        .S({\op2_assign_reg_1881[4]_i_2_n_3 ,\op2_assign_reg_1881[4]_i_3_n_3 ,\op2_assign_reg_1881[4]_i_4_n_3 ,\op2_assign_reg_1881[4]_i_5_n_3 }));
  FDRE \op2_assign_reg_1881_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[5]),
        .Q(op2_assign_reg_1881[5]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[6]),
        .Q(op2_assign_reg_1881[6]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[7]),
        .Q(op2_assign_reg_1881[7]),
        .R(1'b0));
  FDRE \op2_assign_reg_1881_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[8]),
        .Q(op2_assign_reg_1881[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \op2_assign_reg_1881_reg[8]_i_1 
       (.CI(\op2_assign_reg_1881_reg[4]_i_1_n_3 ),
        .CO({\op2_assign_reg_1881_reg[8]_i_1_n_3 ,\op2_assign_reg_1881_reg[8]_i_1_n_4 ,\op2_assign_reg_1881_reg[8]_i_1_n_5 ,\op2_assign_reg_1881_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(read_rows_count_reg_439[8:5]),
        .O(op2_assign_fu_915_p2[8:5]),
        .S({\op2_assign_reg_1881[8]_i_2_n_3 ,\op2_assign_reg_1881[8]_i_3_n_3 ,\op2_assign_reg_1881[8]_i_4_n_3 ,\op2_assign_reg_1881[8]_i_5_n_3 }));
  FDRE \op2_assign_reg_1881_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(op2_assign_fu_915_p2[9]),
        .Q(op2_assign_reg_1881[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44404040)) 
    \output_rows_count_reg_427[0]_i_1 
       (.I0(\slt_reg_1869_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state36),
        .I2(icmp_ln870_1_fu_1529_p2),
        .I3(icmp_ln870_fu_1519_p2),
        .I4(cmp277_reg_1889),
        .O(output_rows_count_reg_427));
  LUT2 #(
    .INIT(4'h1)) 
    \output_rows_count_reg_427[0]_i_11 
       (.I0(op2_assign_reg_1881[31]),
        .I1(op2_assign_reg_1881[30]),
        .O(\output_rows_count_reg_427[0]_i_11_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \output_rows_count_reg_427[0]_i_12 
       (.I0(op2_assign_reg_1881[28]),
        .I1(op2_assign_reg_1881[29]),
        .I2(op2_assign_reg_1881[27]),
        .O(\output_rows_count_reg_427[0]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \output_rows_count_reg_427[0]_i_13 
       (.I0(op2_assign_reg_1881[24]),
        .I1(op2_assign_reg_1881[25]),
        .I2(op2_assign_reg_1881[26]),
        .O(\output_rows_count_reg_427[0]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \output_rows_count_reg_427[0]_i_15 
       (.I0(op2_assign_1_reg_1895[23]),
        .I1(op2_assign_1_reg_1895[22]),
        .I2(op2_assign_1_reg_1895[21]),
        .O(\output_rows_count_reg_427[0]_i_15_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \output_rows_count_reg_427[0]_i_16 
       (.I0(op2_assign_1_reg_1895[20]),
        .I1(op2_assign_1_reg_1895[19]),
        .I2(op2_assign_1_reg_1895[18]),
        .O(\output_rows_count_reg_427[0]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \output_rows_count_reg_427[0]_i_17 
       (.I0(op2_assign_1_reg_1895[17]),
        .I1(zext_ln870_fu_1515_p1[15]),
        .I2(op2_assign_1_reg_1895[15]),
        .I3(zext_ln870_fu_1515_p1[16]),
        .I4(op2_assign_1_reg_1895[16]),
        .O(\output_rows_count_reg_427[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \output_rows_count_reg_427[0]_i_18 
       (.I0(zext_ln870_fu_1515_p1[13]),
        .I1(op2_assign_1_reg_1895[13]),
        .I2(zext_ln870_fu_1515_p1[12]),
        .I3(op2_assign_1_reg_1895[12]),
        .I4(zext_ln870_fu_1515_p1[14]),
        .I5(op2_assign_1_reg_1895[14]),
        .O(\output_rows_count_reg_427[0]_i_18_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \output_rows_count_reg_427[0]_i_20 
       (.I0(op2_assign_reg_1881[22]),
        .I1(op2_assign_reg_1881[23]),
        .I2(op2_assign_reg_1881[21]),
        .O(\output_rows_count_reg_427[0]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \output_rows_count_reg_427[0]_i_21 
       (.I0(op2_assign_reg_1881[18]),
        .I1(op2_assign_reg_1881[19]),
        .I2(op2_assign_reg_1881[20]),
        .O(\output_rows_count_reg_427[0]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h0808080202020802)) 
    \output_rows_count_reg_427[0]_i_22 
       (.I0(\output_rows_count_reg_427[0]_i_32_n_3 ),
        .I1(op2_assign_reg_1881[16]),
        .I2(op2_assign_reg_1881[17]),
        .I3(indexy_V_fu_170[16]),
        .I4(nextYScale_V_fu_1661),
        .I5(conv_i_i202_i_phi_reg_466[16]),
        .O(\output_rows_count_reg_427[0]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \output_rows_count_reg_427[0]_i_23 
       (.I0(zext_ln870_fu_1515_p1[13]),
        .I1(op2_assign_reg_1881[13]),
        .I2(zext_ln870_fu_1515_p1[12]),
        .I3(op2_assign_reg_1881[12]),
        .I4(op2_assign_reg_1881[14]),
        .I5(zext_ln870_fu_1515_p1[14]),
        .O(\output_rows_count_reg_427[0]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \output_rows_count_reg_427[0]_i_24 
       (.I0(zext_ln870_fu_1515_p1[10]),
        .I1(op2_assign_1_reg_1895[10]),
        .I2(zext_ln870_fu_1515_p1[9]),
        .I3(op2_assign_1_reg_1895[9]),
        .I4(zext_ln870_fu_1515_p1[11]),
        .I5(op2_assign_1_reg_1895[11]),
        .O(\output_rows_count_reg_427[0]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \output_rows_count_reg_427[0]_i_25 
       (.I0(zext_ln870_fu_1515_p1[7]),
        .I1(op2_assign_1_reg_1895[7]),
        .I2(zext_ln870_fu_1515_p1[6]),
        .I3(op2_assign_1_reg_1895[6]),
        .I4(zext_ln870_fu_1515_p1[8]),
        .I5(op2_assign_1_reg_1895[8]),
        .O(\output_rows_count_reg_427[0]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \output_rows_count_reg_427[0]_i_26 
       (.I0(zext_ln870_fu_1515_p1[4]),
        .I1(op2_assign_1_reg_1895[4]),
        .I2(zext_ln870_fu_1515_p1[3]),
        .I3(op2_assign_1_reg_1895[3]),
        .I4(zext_ln870_fu_1515_p1[5]),
        .I5(op2_assign_1_reg_1895[5]),
        .O(\output_rows_count_reg_427[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \output_rows_count_reg_427[0]_i_27 
       (.I0(zext_ln870_fu_1515_p1[1]),
        .I1(op2_assign_1_reg_1895[1]),
        .I2(zext_ln870_fu_1515_p1[0]),
        .I3(op2_assign_1_reg_1895[0]),
        .I4(zext_ln870_fu_1515_p1[2]),
        .I5(op2_assign_1_reg_1895[2]),
        .O(\output_rows_count_reg_427[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \output_rows_count_reg_427[0]_i_28 
       (.I0(zext_ln870_fu_1515_p1[10]),
        .I1(op2_assign_reg_1881[10]),
        .I2(zext_ln870_fu_1515_p1[9]),
        .I3(op2_assign_reg_1881[9]),
        .I4(op2_assign_reg_1881[11]),
        .I5(zext_ln870_fu_1515_p1[11]),
        .O(\output_rows_count_reg_427[0]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \output_rows_count_reg_427[0]_i_29 
       (.I0(zext_ln870_fu_1515_p1[7]),
        .I1(op2_assign_reg_1881[7]),
        .I2(zext_ln870_fu_1515_p1[6]),
        .I3(op2_assign_reg_1881[6]),
        .I4(op2_assign_reg_1881[8]),
        .I5(zext_ln870_fu_1515_p1[8]),
        .O(\output_rows_count_reg_427[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \output_rows_count_reg_427[0]_i_30 
       (.I0(zext_ln870_fu_1515_p1[4]),
        .I1(op2_assign_reg_1881[4]),
        .I2(zext_ln870_fu_1515_p1[3]),
        .I3(op2_assign_reg_1881[3]),
        .I4(op2_assign_reg_1881[5]),
        .I5(zext_ln870_fu_1515_p1[5]),
        .O(\output_rows_count_reg_427[0]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \output_rows_count_reg_427[0]_i_31 
       (.I0(zext_ln870_fu_1515_p1[1]),
        .I1(op2_assign_reg_1881[1]),
        .I2(zext_ln870_fu_1515_p1[0]),
        .I3(op2_assign_reg_1881[0]),
        .I4(op2_assign_reg_1881[2]),
        .I5(zext_ln870_fu_1515_p1[2]),
        .O(\output_rows_count_reg_427[0]_i_31_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'hEA2A15D5)) 
    \output_rows_count_reg_427[0]_i_32 
       (.I0(indexy_V_fu_170[15]),
        .I1(cmp7515_reg_1816),
        .I2(ap_CS_fsm_state36),
        .I3(conv_i_i202_i_phi_reg_466[15]),
        .I4(op2_assign_reg_1881[15]),
        .O(\output_rows_count_reg_427[0]_i_32_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output_rows_count_reg_427[0]_i_33 
       (.I0(ap_CS_fsm_state36),
        .I1(cmp7515_reg_1816),
        .O(nextYScale_V_fu_1661));
  LUT1 #(
    .INIT(2'h1)) 
    \output_rows_count_reg_427[0]_i_5 
       (.I0(output_rows_count_reg_427_reg[0]),
        .O(\output_rows_count_reg_427[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \output_rows_count_reg_427[0]_i_7 
       (.I0(op2_assign_1_reg_1895[31]),
        .I1(op2_assign_1_reg_1895[30]),
        .O(\output_rows_count_reg_427[0]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \output_rows_count_reg_427[0]_i_8 
       (.I0(op2_assign_1_reg_1895[29]),
        .I1(op2_assign_1_reg_1895[28]),
        .I2(op2_assign_1_reg_1895[27]),
        .O(\output_rows_count_reg_427[0]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \output_rows_count_reg_427[0]_i_9 
       (.I0(op2_assign_1_reg_1895[26]),
        .I1(op2_assign_1_reg_1895[25]),
        .I2(op2_assign_1_reg_1895[24]),
        .O(\output_rows_count_reg_427[0]_i_9_n_3 ));
  FDRE \output_rows_count_reg_427_reg[0] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[0]_i_2_n_10 ),
        .Q(output_rows_count_reg_427_reg[0]),
        .R(i_1_reg_404));
  CARRY4 \output_rows_count_reg_427_reg[0]_i_10 
       (.CI(\output_rows_count_reg_427_reg[0]_i_19_n_3 ),
        .CO({\output_rows_count_reg_427_reg[0]_i_10_n_3 ,\output_rows_count_reg_427_reg[0]_i_10_n_4 ,\output_rows_count_reg_427_reg[0]_i_10_n_5 ,\output_rows_count_reg_427_reg[0]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_output_rows_count_reg_427_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\output_rows_count_reg_427[0]_i_20_n_3 ,\output_rows_count_reg_427[0]_i_21_n_3 ,\output_rows_count_reg_427[0]_i_22_n_3 ,\output_rows_count_reg_427[0]_i_23_n_3 }));
  CARRY4 \output_rows_count_reg_427_reg[0]_i_14 
       (.CI(1'b0),
        .CO({\output_rows_count_reg_427_reg[0]_i_14_n_3 ,\output_rows_count_reg_427_reg[0]_i_14_n_4 ,\output_rows_count_reg_427_reg[0]_i_14_n_5 ,\output_rows_count_reg_427_reg[0]_i_14_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_output_rows_count_reg_427_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\output_rows_count_reg_427[0]_i_24_n_3 ,\output_rows_count_reg_427[0]_i_25_n_3 ,\output_rows_count_reg_427[0]_i_26_n_3 ,\output_rows_count_reg_427[0]_i_27_n_3 }));
  CARRY4 \output_rows_count_reg_427_reg[0]_i_19 
       (.CI(1'b0),
        .CO({\output_rows_count_reg_427_reg[0]_i_19_n_3 ,\output_rows_count_reg_427_reg[0]_i_19_n_4 ,\output_rows_count_reg_427_reg[0]_i_19_n_5 ,\output_rows_count_reg_427_reg[0]_i_19_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_output_rows_count_reg_427_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\output_rows_count_reg_427[0]_i_28_n_3 ,\output_rows_count_reg_427[0]_i_29_n_3 ,\output_rows_count_reg_427[0]_i_30_n_3 ,\output_rows_count_reg_427[0]_i_31_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \output_rows_count_reg_427_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\output_rows_count_reg_427_reg[0]_i_2_n_3 ,\output_rows_count_reg_427_reg[0]_i_2_n_4 ,\output_rows_count_reg_427_reg[0]_i_2_n_5 ,\output_rows_count_reg_427_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\output_rows_count_reg_427_reg[0]_i_2_n_7 ,\output_rows_count_reg_427_reg[0]_i_2_n_8 ,\output_rows_count_reg_427_reg[0]_i_2_n_9 ,\output_rows_count_reg_427_reg[0]_i_2_n_10 }),
        .S({output_rows_count_reg_427_reg[3:1],\output_rows_count_reg_427[0]_i_5_n_3 }));
  CARRY4 \output_rows_count_reg_427_reg[0]_i_3 
       (.CI(\output_rows_count_reg_427_reg[0]_i_6_n_3 ),
        .CO({\NLW_output_rows_count_reg_427_reg[0]_i_3_CO_UNCONNECTED [3],icmp_ln870_1_fu_1529_p2,\output_rows_count_reg_427_reg[0]_i_3_n_5 ,\output_rows_count_reg_427_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_output_rows_count_reg_427_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\output_rows_count_reg_427[0]_i_7_n_3 ,\output_rows_count_reg_427[0]_i_8_n_3 ,\output_rows_count_reg_427[0]_i_9_n_3 }));
  CARRY4 \output_rows_count_reg_427_reg[0]_i_4 
       (.CI(\output_rows_count_reg_427_reg[0]_i_10_n_3 ),
        .CO({\NLW_output_rows_count_reg_427_reg[0]_i_4_CO_UNCONNECTED [3],icmp_ln870_fu_1519_p2,\output_rows_count_reg_427_reg[0]_i_4_n_5 ,\output_rows_count_reg_427_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_output_rows_count_reg_427_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\output_rows_count_reg_427[0]_i_11_n_3 ,\output_rows_count_reg_427[0]_i_12_n_3 ,\output_rows_count_reg_427[0]_i_13_n_3 }));
  CARRY4 \output_rows_count_reg_427_reg[0]_i_6 
       (.CI(\output_rows_count_reg_427_reg[0]_i_14_n_3 ),
        .CO({\output_rows_count_reg_427_reg[0]_i_6_n_3 ,\output_rows_count_reg_427_reg[0]_i_6_n_4 ,\output_rows_count_reg_427_reg[0]_i_6_n_5 ,\output_rows_count_reg_427_reg[0]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_output_rows_count_reg_427_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\output_rows_count_reg_427[0]_i_15_n_3 ,\output_rows_count_reg_427[0]_i_16_n_3 ,\output_rows_count_reg_427[0]_i_17_n_3 ,\output_rows_count_reg_427[0]_i_18_n_3 }));
  FDRE \output_rows_count_reg_427_reg[10] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[8]_i_1_n_8 ),
        .Q(output_rows_count_reg_427_reg[10]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[11] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[8]_i_1_n_7 ),
        .Q(output_rows_count_reg_427_reg[11]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[12] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[12]_i_1_n_10 ),
        .Q(output_rows_count_reg_427_reg[12]),
        .R(i_1_reg_404));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \output_rows_count_reg_427_reg[12]_i_1 
       (.CI(\output_rows_count_reg_427_reg[8]_i_1_n_3 ),
        .CO({\output_rows_count_reg_427_reg[12]_i_1_n_3 ,\output_rows_count_reg_427_reg[12]_i_1_n_4 ,\output_rows_count_reg_427_reg[12]_i_1_n_5 ,\output_rows_count_reg_427_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\output_rows_count_reg_427_reg[12]_i_1_n_7 ,\output_rows_count_reg_427_reg[12]_i_1_n_8 ,\output_rows_count_reg_427_reg[12]_i_1_n_9 ,\output_rows_count_reg_427_reg[12]_i_1_n_10 }),
        .S(output_rows_count_reg_427_reg[15:12]));
  FDRE \output_rows_count_reg_427_reg[13] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[12]_i_1_n_9 ),
        .Q(output_rows_count_reg_427_reg[13]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[14] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[12]_i_1_n_8 ),
        .Q(output_rows_count_reg_427_reg[14]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[15] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[12]_i_1_n_7 ),
        .Q(output_rows_count_reg_427_reg[15]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[16] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[16]_i_1_n_10 ),
        .Q(output_rows_count_reg_427_reg[16]),
        .R(i_1_reg_404));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \output_rows_count_reg_427_reg[16]_i_1 
       (.CI(\output_rows_count_reg_427_reg[12]_i_1_n_3 ),
        .CO({\output_rows_count_reg_427_reg[16]_i_1_n_3 ,\output_rows_count_reg_427_reg[16]_i_1_n_4 ,\output_rows_count_reg_427_reg[16]_i_1_n_5 ,\output_rows_count_reg_427_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\output_rows_count_reg_427_reg[16]_i_1_n_7 ,\output_rows_count_reg_427_reg[16]_i_1_n_8 ,\output_rows_count_reg_427_reg[16]_i_1_n_9 ,\output_rows_count_reg_427_reg[16]_i_1_n_10 }),
        .S(output_rows_count_reg_427_reg[19:16]));
  FDRE \output_rows_count_reg_427_reg[17] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[16]_i_1_n_9 ),
        .Q(output_rows_count_reg_427_reg[17]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[18] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[16]_i_1_n_8 ),
        .Q(output_rows_count_reg_427_reg[18]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[19] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[16]_i_1_n_7 ),
        .Q(output_rows_count_reg_427_reg[19]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[1] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[0]_i_2_n_9 ),
        .Q(output_rows_count_reg_427_reg[1]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[20] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[20]_i_1_n_10 ),
        .Q(output_rows_count_reg_427_reg[20]),
        .R(i_1_reg_404));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \output_rows_count_reg_427_reg[20]_i_1 
       (.CI(\output_rows_count_reg_427_reg[16]_i_1_n_3 ),
        .CO({\output_rows_count_reg_427_reg[20]_i_1_n_3 ,\output_rows_count_reg_427_reg[20]_i_1_n_4 ,\output_rows_count_reg_427_reg[20]_i_1_n_5 ,\output_rows_count_reg_427_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\output_rows_count_reg_427_reg[20]_i_1_n_7 ,\output_rows_count_reg_427_reg[20]_i_1_n_8 ,\output_rows_count_reg_427_reg[20]_i_1_n_9 ,\output_rows_count_reg_427_reg[20]_i_1_n_10 }),
        .S(output_rows_count_reg_427_reg[23:20]));
  FDRE \output_rows_count_reg_427_reg[21] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[20]_i_1_n_9 ),
        .Q(output_rows_count_reg_427_reg[21]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[22] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[20]_i_1_n_8 ),
        .Q(output_rows_count_reg_427_reg[22]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[23] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[20]_i_1_n_7 ),
        .Q(output_rows_count_reg_427_reg[23]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[24] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[24]_i_1_n_10 ),
        .Q(output_rows_count_reg_427_reg[24]),
        .R(i_1_reg_404));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \output_rows_count_reg_427_reg[24]_i_1 
       (.CI(\output_rows_count_reg_427_reg[20]_i_1_n_3 ),
        .CO({\output_rows_count_reg_427_reg[24]_i_1_n_3 ,\output_rows_count_reg_427_reg[24]_i_1_n_4 ,\output_rows_count_reg_427_reg[24]_i_1_n_5 ,\output_rows_count_reg_427_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\output_rows_count_reg_427_reg[24]_i_1_n_7 ,\output_rows_count_reg_427_reg[24]_i_1_n_8 ,\output_rows_count_reg_427_reg[24]_i_1_n_9 ,\output_rows_count_reg_427_reg[24]_i_1_n_10 }),
        .S(output_rows_count_reg_427_reg[27:24]));
  FDRE \output_rows_count_reg_427_reg[25] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[24]_i_1_n_9 ),
        .Q(output_rows_count_reg_427_reg[25]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[26] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[24]_i_1_n_8 ),
        .Q(output_rows_count_reg_427_reg[26]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[27] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[24]_i_1_n_7 ),
        .Q(output_rows_count_reg_427_reg[27]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[28] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[28]_i_1_n_10 ),
        .Q(output_rows_count_reg_427_reg[28]),
        .R(i_1_reg_404));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \output_rows_count_reg_427_reg[28]_i_1 
       (.CI(\output_rows_count_reg_427_reg[24]_i_1_n_3 ),
        .CO({\NLW_output_rows_count_reg_427_reg[28]_i_1_CO_UNCONNECTED [3],\output_rows_count_reg_427_reg[28]_i_1_n_4 ,\output_rows_count_reg_427_reg[28]_i_1_n_5 ,\output_rows_count_reg_427_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\output_rows_count_reg_427_reg[28]_i_1_n_7 ,\output_rows_count_reg_427_reg[28]_i_1_n_8 ,\output_rows_count_reg_427_reg[28]_i_1_n_9 ,\output_rows_count_reg_427_reg[28]_i_1_n_10 }),
        .S(output_rows_count_reg_427_reg[31:28]));
  FDRE \output_rows_count_reg_427_reg[29] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[28]_i_1_n_9 ),
        .Q(output_rows_count_reg_427_reg[29]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[2] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[0]_i_2_n_8 ),
        .Q(output_rows_count_reg_427_reg[2]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[30] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[28]_i_1_n_8 ),
        .Q(output_rows_count_reg_427_reg[30]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[31] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[28]_i_1_n_7 ),
        .Q(output_rows_count_reg_427_reg[31]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[3] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[0]_i_2_n_7 ),
        .Q(output_rows_count_reg_427_reg[3]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[4] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[4]_i_1_n_10 ),
        .Q(output_rows_count_reg_427_reg[4]),
        .R(i_1_reg_404));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \output_rows_count_reg_427_reg[4]_i_1 
       (.CI(\output_rows_count_reg_427_reg[0]_i_2_n_3 ),
        .CO({\output_rows_count_reg_427_reg[4]_i_1_n_3 ,\output_rows_count_reg_427_reg[4]_i_1_n_4 ,\output_rows_count_reg_427_reg[4]_i_1_n_5 ,\output_rows_count_reg_427_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\output_rows_count_reg_427_reg[4]_i_1_n_7 ,\output_rows_count_reg_427_reg[4]_i_1_n_8 ,\output_rows_count_reg_427_reg[4]_i_1_n_9 ,\output_rows_count_reg_427_reg[4]_i_1_n_10 }),
        .S(output_rows_count_reg_427_reg[7:4]));
  FDRE \output_rows_count_reg_427_reg[5] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[4]_i_1_n_9 ),
        .Q(output_rows_count_reg_427_reg[5]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[6] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[4]_i_1_n_8 ),
        .Q(output_rows_count_reg_427_reg[6]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[7] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[4]_i_1_n_7 ),
        .Q(output_rows_count_reg_427_reg[7]),
        .R(i_1_reg_404));
  FDRE \output_rows_count_reg_427_reg[8] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[8]_i_1_n_10 ),
        .Q(output_rows_count_reg_427_reg[8]),
        .R(i_1_reg_404));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \output_rows_count_reg_427_reg[8]_i_1 
       (.CI(\output_rows_count_reg_427_reg[4]_i_1_n_3 ),
        .CO({\output_rows_count_reg_427_reg[8]_i_1_n_3 ,\output_rows_count_reg_427_reg[8]_i_1_n_4 ,\output_rows_count_reg_427_reg[8]_i_1_n_5 ,\output_rows_count_reg_427_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\output_rows_count_reg_427_reg[8]_i_1_n_7 ,\output_rows_count_reg_427_reg[8]_i_1_n_8 ,\output_rows_count_reg_427_reg[8]_i_1_n_9 ,\output_rows_count_reg_427_reg[8]_i_1_n_10 }),
        .S(output_rows_count_reg_427_reg[11:8]));
  FDRE \output_rows_count_reg_427_reg[9] 
       (.C(ap_clk),
        .CE(output_rows_count_reg_427),
        .D(\output_rows_count_reg_427_reg[8]_i_1_n_9 ),
        .Q(output_rows_count_reg_427_reg[9]),
        .R(i_1_reg_404));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \p_Result_s_reg_1917[0]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i_i233_i_reg_1825[41]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\p_Result_s_reg_1917[0]_i_1_n_3 ));
  FDRE \p_Result_s_reg_1917_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\p_Result_s_reg_1917[0]_i_1_n_3 ),
        .Q(p_Result_s_reg_1917),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_s_reg_2082[0]_i_1 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[0]),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[0]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_fu_1345_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_s_reg_2082[1]_i_1 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[1]),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[1]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_fu_1345_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_s_reg_2082[2]_i_1 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[2]),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[2]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_fu_1345_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_s_reg_2082[3]_i_1 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[3]),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[3]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_fu_1345_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_s_reg_2082[4]_i_1 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[4]),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[4]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_fu_1345_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_s_reg_2082[5]_i_1 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[5]),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[5]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_fu_1345_p1[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_s_reg_2082[6]_i_1 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[6]),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[6]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_fu_1345_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_s_reg_2082[7]_i_2 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[7]),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]),
        .I2(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(zext_ln215_fu_1345_p1[7]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg[0]_srl3 " *) 
  SRL16E \p_Val2_s_reg_2082_pp1_iter14_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Val2_s_reg_2082[0]),
        .Q(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[0]_srl3_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg[1]_srl3 " *) 
  SRL16E \p_Val2_s_reg_2082_pp1_iter14_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Val2_s_reg_2082[1]),
        .Q(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[1]_srl3_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg[2]_srl3 " *) 
  SRL16E \p_Val2_s_reg_2082_pp1_iter14_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Val2_s_reg_2082[2]),
        .Q(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[2]_srl3_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg[3]_srl3 " *) 
  SRL16E \p_Val2_s_reg_2082_pp1_iter14_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Val2_s_reg_2082[3]),
        .Q(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[3]_srl3_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg[4]_srl3 " *) 
  SRL16E \p_Val2_s_reg_2082_pp1_iter14_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Val2_s_reg_2082[4]),
        .Q(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[4]_srl3_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg[5]_srl3 " *) 
  SRL16E \p_Val2_s_reg_2082_pp1_iter14_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Val2_s_reg_2082[5]),
        .Q(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[5]_srl3_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg[6]_srl3 " *) 
  SRL16E \p_Val2_s_reg_2082_pp1_iter14_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Val2_s_reg_2082[6]),
        .Q(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[6]_srl3_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/p_Val2_s_reg_2082_pp1_iter14_reg_reg[7]_srl3 " *) 
  SRL16E \p_Val2_s_reg_2082_pp1_iter14_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Val2_s_reg_2082[7]),
        .Q(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[7]_srl3_n_3 ));
  FDRE \p_Val2_s_reg_2082_pp1_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[0]_srl3_n_3 ),
        .Q(p_Val2_s_reg_2082_pp1_iter15_reg[0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_pp1_iter15_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[1]_srl3_n_3 ),
        .Q(p_Val2_s_reg_2082_pp1_iter15_reg[1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_pp1_iter15_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[2]_srl3_n_3 ),
        .Q(p_Val2_s_reg_2082_pp1_iter15_reg[2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_pp1_iter15_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[3]_srl3_n_3 ),
        .Q(p_Val2_s_reg_2082_pp1_iter15_reg[3]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_pp1_iter15_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[4]_srl3_n_3 ),
        .Q(p_Val2_s_reg_2082_pp1_iter15_reg[4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_pp1_iter15_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[5]_srl3_n_3 ),
        .Q(p_Val2_s_reg_2082_pp1_iter15_reg[5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_pp1_iter15_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[6]_srl3_n_3 ),
        .Q(p_Val2_s_reg_2082_pp1_iter15_reg[6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_pp1_iter15_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\p_Val2_s_reg_2082_pp1_iter14_reg_reg[7]_srl3_n_3 ),
        .Q(p_Val2_s_reg_2082_pp1_iter15_reg[7]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(zext_ln215_fu_1345_p1[0]),
        .Q(p_Val2_s_reg_2082[0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(zext_ln215_fu_1345_p1[1]),
        .Q(p_Val2_s_reg_2082[1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(zext_ln215_fu_1345_p1[2]),
        .Q(p_Val2_s_reg_2082[2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(zext_ln215_fu_1345_p1[3]),
        .Q(p_Val2_s_reg_2082[3]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(zext_ln215_fu_1345_p1[4]),
        .Q(p_Val2_s_reg_2082[4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(zext_ln215_fu_1345_p1[5]),
        .Q(p_Val2_s_reg_2082[5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(zext_ln215_fu_1345_p1[6]),
        .Q(p_Val2_s_reg_2082[6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2082_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(zext_ln215_fu_1345_p1[7]),
        .Q(p_Val2_s_reg_2082[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    ram0_reg_i_10
       (.I0(ram0_reg_i_30_n_3),
        .I1(ret_V_17_reg_1990[5]),
        .I2(ret_V_17_reg_1990[6]),
        .O(line_buffer_V_0_0_addr_2_gep_fu_364_p3[6]));
  LUT2 #(
    .INIT(4'h6)) 
    ram0_reg_i_11
       (.I0(ram0_reg_i_30_n_3),
        .I1(ret_V_17_reg_1990[5]),
        .O(line_buffer_V_0_0_addr_2_gep_fu_364_p3[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    ram0_reg_i_12
       (.I0(ret_V_17_reg_1990[2]),
        .I1(not_cmp_i_i176_reg_1996),
        .I2(ret_V_17_reg_1990[0]),
        .I3(ret_V_17_reg_1990[1]),
        .I4(ret_V_17_reg_1990[3]),
        .I5(ret_V_17_reg_1990[4]),
        .O(line_buffer_V_0_0_addr_2_gep_fu_364_p3[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    ram0_reg_i_13
       (.I0(ret_V_17_reg_1990[1]),
        .I1(ret_V_17_reg_1990[0]),
        .I2(not_cmp_i_i176_reg_1996),
        .I3(ret_V_17_reg_1990[2]),
        .I4(ret_V_17_reg_1990[3]),
        .O(line_buffer_V_0_0_addr_2_gep_fu_364_p3[3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    ram0_reg_i_14
       (.I0(not_cmp_i_i176_reg_1996),
        .I1(ret_V_17_reg_1990[0]),
        .I2(ret_V_17_reg_1990[1]),
        .I3(ret_V_17_reg_1990[2]),
        .O(line_buffer_V_0_0_addr_2_gep_fu_364_p3[2]));
  LUT3 #(
    .INIT(8'h78)) 
    ram0_reg_i_15
       (.I0(ret_V_17_reg_1990[0]),
        .I1(not_cmp_i_i176_reg_1996),
        .I2(ret_V_17_reg_1990[1]),
        .O(line_buffer_V_0_0_addr_2_gep_fu_364_p3[1]));
  LUT2 #(
    .INIT(4'h6)) 
    ram0_reg_i_16
       (.I0(ret_V_17_reg_1990[0]),
        .I1(not_cmp_i_i176_reg_1996),
        .O(line_buffer_V_0_0_addr_2_gep_fu_364_p3[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram0_reg_i_30
       (.I0(ret_V_17_reg_1990[4]),
        .I1(ret_V_17_reg_1990[2]),
        .I2(not_cmp_i_i176_reg_1996),
        .I3(ret_V_17_reg_1990[0]),
        .I4(ret_V_17_reg_1990[1]),
        .I5(ret_V_17_reg_1990[3]),
        .O(ram0_reg_i_30_n_3));
  LUT5 #(
    .INIT(32'h00004000)) 
    \read_pixel_fu_162[7]_i_1 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(and_ln406_reg_1947_pp1_iter6_reg),
        .I3(cmp89_reg_1874),
        .I4(\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0_n_3 ),
        .O(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out));
  FDRE \read_pixel_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .D(\read_pixel_fu_162_reg[7]_1 [0]),
        .Q(\read_pixel_fu_162_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \read_pixel_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .D(\read_pixel_fu_162_reg[7]_1 [1]),
        .Q(\read_pixel_fu_162_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \read_pixel_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .D(\read_pixel_fu_162_reg[7]_1 [2]),
        .Q(\read_pixel_fu_162_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \read_pixel_fu_162_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .D(\read_pixel_fu_162_reg[7]_1 [3]),
        .Q(\read_pixel_fu_162_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \read_pixel_fu_162_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .D(\read_pixel_fu_162_reg[7]_1 [4]),
        .Q(\read_pixel_fu_162_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \read_pixel_fu_162_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .D(\read_pixel_fu_162_reg[7]_1 [5]),
        .Q(\read_pixel_fu_162_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \read_pixel_fu_162_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .D(\read_pixel_fu_162_reg[7]_1 [6]),
        .Q(\read_pixel_fu_162_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \read_pixel_fu_162_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter8_flag_write_reg_47888_out),
        .D(\read_pixel_fu_162_reg[7]_1 [7]),
        .Q(\read_pixel_fu_162_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h50C0)) 
    \read_rows_count_reg_439[0]_i_1 
       (.I0(read_rows_count_reg_439[0]),
        .I1(\ynew_reg_1776_reg[63]_0 [0]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[0]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[10]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[10]),
        .I1(\ynew_reg_1776_reg[63]_0 [10]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[10]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[11]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[11]),
        .I1(\ynew_reg_1776_reg[63]_0 [11]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[11]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[12]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[12]),
        .I1(\ynew_reg_1776_reg[63]_0 [12]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[12]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[13]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[13]),
        .I1(\ynew_reg_1776_reg[63]_0 [13]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[13]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[14]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[14]),
        .I1(\ynew_reg_1776_reg[63]_0 [14]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[14]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[15]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[15]),
        .I1(\ynew_reg_1776_reg[63]_0 [15]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[15]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[16]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[16]),
        .I1(\ynew_reg_1776_reg[63]_0 [16]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[16]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[17]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[17]),
        .I1(\ynew_reg_1776_reg[63]_0 [17]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[17]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[18]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[18]),
        .I1(\ynew_reg_1776_reg[63]_0 [18]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[18]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[19]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[19]),
        .I1(\ynew_reg_1776_reg[63]_0 [19]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[19]));
  LUT4 #(
    .INIT(16'hFD5D)) 
    \read_rows_count_reg_439[1]_i_1 
       (.I0(ap_CS_fsm_state36),
        .I1(\ynew_reg_1776_reg[63]_0 [1]),
        .I2(cmp89_reg_1874),
        .I3(read_rows_count_1_fu_1590_p2[1]),
        .O(p_1_in__0[1]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[20]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[20]),
        .I1(\ynew_reg_1776_reg[63]_0 [20]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[20]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[21]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[21]),
        .I1(\ynew_reg_1776_reg[63]_0 [21]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[21]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[22]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[22]),
        .I1(\ynew_reg_1776_reg[63]_0 [22]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[22]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[23]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[23]),
        .I1(\ynew_reg_1776_reg[63]_0 [23]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[23]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[24]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[24]),
        .I1(\ynew_reg_1776_reg[63]_0 [24]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[24]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[25]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[25]),
        .I1(\ynew_reg_1776_reg[63]_0 [25]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[25]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[26]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[26]),
        .I1(\ynew_reg_1776_reg[63]_0 [26]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[26]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[27]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[27]),
        .I1(\ynew_reg_1776_reg[63]_0 [27]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[27]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[28]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[28]),
        .I1(\ynew_reg_1776_reg[63]_0 [28]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[28]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[29]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[29]),
        .I1(\ynew_reg_1776_reg[63]_0 [29]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[29]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[2]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[2]),
        .I1(\ynew_reg_1776_reg[63]_0 [2]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[2]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[30]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[30]),
        .I1(\ynew_reg_1776_reg[63]_0 [30]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[30]));
  LUT4 #(
    .INIT(16'h7F70)) 
    \read_rows_count_reg_439[31]_i_1 
       (.I0(icmp_ln882_fu_1565_p2),
        .I1(cmp89_reg_1874),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state7),
        .O(\read_rows_count_reg_439[31]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \read_rows_count_reg_439[31]_i_10 
       (.I0(op2_assign_reg_1881[31]),
        .I1(op2_assign_reg_1881[30]),
        .O(\read_rows_count_reg_439[31]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \read_rows_count_reg_439[31]_i_11 
       (.I0(op2_assign_reg_1881[28]),
        .I1(op2_assign_reg_1881[29]),
        .O(\read_rows_count_reg_439[31]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \read_rows_count_reg_439[31]_i_12 
       (.I0(op2_assign_reg_1881[27]),
        .I1(op2_assign_reg_1881[26]),
        .O(\read_rows_count_reg_439[31]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \read_rows_count_reg_439[31]_i_13 
       (.I0(op2_assign_reg_1881[24]),
        .I1(op2_assign_reg_1881[25]),
        .O(\read_rows_count_reg_439[31]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \read_rows_count_reg_439[31]_i_15 
       (.I0(op2_assign_reg_1881[23]),
        .I1(op2_assign_reg_1881[22]),
        .O(\read_rows_count_reg_439[31]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \read_rows_count_reg_439[31]_i_16 
       (.I0(op2_assign_reg_1881[20]),
        .I1(op2_assign_reg_1881[21]),
        .O(\read_rows_count_reg_439[31]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \read_rows_count_reg_439[31]_i_17 
       (.I0(op2_assign_reg_1881[19]),
        .I1(op2_assign_reg_1881[18]),
        .O(\read_rows_count_reg_439[31]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF407F0000)) 
    \read_rows_count_reg_439[31]_i_18 
       (.I0(ret_V_15_reg_1927[16]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[16]),
        .I4(op2_assign_reg_1881[16]),
        .I5(op2_assign_reg_1881[17]),
        .O(\read_rows_count_reg_439[31]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \read_rows_count_reg_439[31]_i_19 
       (.I0(op2_assign_reg_1881[22]),
        .I1(op2_assign_reg_1881[23]),
        .O(\read_rows_count_reg_439[31]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[31]_i_2 
       (.I0(read_rows_count_1_fu_1590_p2[31]),
        .I1(\ynew_reg_1776_reg[63]_0 [31]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[31]));
  LUT2 #(
    .INIT(4'h1)) 
    \read_rows_count_reg_439[31]_i_20 
       (.I0(op2_assign_reg_1881[21]),
        .I1(op2_assign_reg_1881[20]),
        .O(\read_rows_count_reg_439[31]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \read_rows_count_reg_439[31]_i_21 
       (.I0(op2_assign_reg_1881[18]),
        .I1(op2_assign_reg_1881[19]),
        .O(\read_rows_count_reg_439[31]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h0000BF800000407F)) 
    \read_rows_count_reg_439[31]_i_22 
       (.I0(ret_V_15_reg_1927[16]),
        .I1(ap_CS_fsm_state36),
        .I2(cmp7515_reg_1816),
        .I3(nextYScale_V_fu_166[16]),
        .I4(op2_assign_reg_1881[17]),
        .I5(op2_assign_reg_1881[16]),
        .O(\read_rows_count_reg_439[31]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \read_rows_count_reg_439[31]_i_24 
       (.I0(op2_assign_reg_1881[14]),
        .I1(\nextYScale_V_fu_166[14]_i_1_n_3 ),
        .I2(ret_V_15_reg_1927[15]),
        .I3(nextYScale_V_fu_1661),
        .I4(nextYScale_V_fu_166[15]),
        .I5(op2_assign_reg_1881[15]),
        .O(\read_rows_count_reg_439[31]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \read_rows_count_reg_439[31]_i_25 
       (.I0(op2_assign_reg_1881[12]),
        .I1(\nextYScale_V_fu_166[12]_i_1_n_3 ),
        .I2(ret_V_15_reg_1927[13]),
        .I3(nextYScale_V_fu_1661),
        .I4(nextYScale_V_fu_166[13]),
        .I5(op2_assign_reg_1881[13]),
        .O(\read_rows_count_reg_439[31]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \read_rows_count_reg_439[31]_i_26 
       (.I0(op2_assign_reg_1881[10]),
        .I1(\nextYScale_V_fu_166[10]_i_1_n_3 ),
        .I2(ret_V_15_reg_1927[11]),
        .I3(nextYScale_V_fu_1661),
        .I4(nextYScale_V_fu_166[11]),
        .I5(op2_assign_reg_1881[11]),
        .O(\read_rows_count_reg_439[31]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \read_rows_count_reg_439[31]_i_27 
       (.I0(op2_assign_reg_1881[8]),
        .I1(\nextYScale_V_fu_166[8]_i_1_n_3 ),
        .I2(ret_V_15_reg_1927[9]),
        .I3(nextYScale_V_fu_1661),
        .I4(nextYScale_V_fu_166[9]),
        .I5(op2_assign_reg_1881[9]),
        .O(\read_rows_count_reg_439[31]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \read_rows_count_reg_439[31]_i_28 
       (.I0(nextYScale_V_fu_166[15]),
        .I1(nextYScale_V_fu_1661),
        .I2(ret_V_15_reg_1927[15]),
        .I3(op2_assign_reg_1881[15]),
        .I4(\nextYScale_V_fu_166[14]_i_1_n_3 ),
        .I5(op2_assign_reg_1881[14]),
        .O(\read_rows_count_reg_439[31]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \read_rows_count_reg_439[31]_i_29 
       (.I0(nextYScale_V_fu_166[13]),
        .I1(nextYScale_V_fu_1661),
        .I2(ret_V_15_reg_1927[13]),
        .I3(op2_assign_reg_1881[13]),
        .I4(\nextYScale_V_fu_166[12]_i_1_n_3 ),
        .I5(op2_assign_reg_1881[12]),
        .O(\read_rows_count_reg_439[31]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \read_rows_count_reg_439[31]_i_30 
       (.I0(nextYScale_V_fu_166[11]),
        .I1(nextYScale_V_fu_1661),
        .I2(ret_V_15_reg_1927[11]),
        .I3(op2_assign_reg_1881[11]),
        .I4(\nextYScale_V_fu_166[10]_i_1_n_3 ),
        .I5(op2_assign_reg_1881[10]),
        .O(\read_rows_count_reg_439[31]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \read_rows_count_reg_439[31]_i_31 
       (.I0(nextYScale_V_fu_166[9]),
        .I1(nextYScale_V_fu_1661),
        .I2(ret_V_15_reg_1927[9]),
        .I3(op2_assign_reg_1881[9]),
        .I4(\nextYScale_V_fu_166[8]_i_1_n_3 ),
        .I5(op2_assign_reg_1881[8]),
        .O(\read_rows_count_reg_439[31]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \read_rows_count_reg_439[31]_i_32 
       (.I0(op2_assign_reg_1881[6]),
        .I1(\nextYScale_V_fu_166[6]_i_1_n_3 ),
        .I2(ret_V_15_reg_1927[7]),
        .I3(nextYScale_V_fu_1661),
        .I4(nextYScale_V_fu_166[7]),
        .I5(op2_assign_reg_1881[7]),
        .O(\read_rows_count_reg_439[31]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \read_rows_count_reg_439[31]_i_33 
       (.I0(op2_assign_reg_1881[4]),
        .I1(\nextYScale_V_fu_166[4]_i_1_n_3 ),
        .I2(ret_V_15_reg_1927[5]),
        .I3(nextYScale_V_fu_1661),
        .I4(nextYScale_V_fu_166[5]),
        .I5(op2_assign_reg_1881[5]),
        .O(\read_rows_count_reg_439[31]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \read_rows_count_reg_439[31]_i_34 
       (.I0(op2_assign_reg_1881[2]),
        .I1(\nextYScale_V_fu_166[2]_i_1_n_3 ),
        .I2(ret_V_15_reg_1927[3]),
        .I3(nextYScale_V_fu_1661),
        .I4(nextYScale_V_fu_166[3]),
        .I5(op2_assign_reg_1881[3]),
        .O(\read_rows_count_reg_439[31]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \read_rows_count_reg_439[31]_i_35 
       (.I0(op2_assign_reg_1881[0]),
        .I1(\nextYScale_V_fu_166[0]_i_1_n_3 ),
        .I2(ret_V_15_reg_1927[1]),
        .I3(nextYScale_V_fu_1661),
        .I4(nextYScale_V_fu_166[1]),
        .I5(op2_assign_reg_1881[1]),
        .O(\read_rows_count_reg_439[31]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \read_rows_count_reg_439[31]_i_36 
       (.I0(nextYScale_V_fu_166[7]),
        .I1(nextYScale_V_fu_1661),
        .I2(ret_V_15_reg_1927[7]),
        .I3(op2_assign_reg_1881[7]),
        .I4(\nextYScale_V_fu_166[6]_i_1_n_3 ),
        .I5(op2_assign_reg_1881[6]),
        .O(\read_rows_count_reg_439[31]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \read_rows_count_reg_439[31]_i_37 
       (.I0(nextYScale_V_fu_166[5]),
        .I1(nextYScale_V_fu_1661),
        .I2(ret_V_15_reg_1927[5]),
        .I3(op2_assign_reg_1881[5]),
        .I4(\nextYScale_V_fu_166[4]_i_1_n_3 ),
        .I5(op2_assign_reg_1881[4]),
        .O(\read_rows_count_reg_439[31]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \read_rows_count_reg_439[31]_i_38 
       (.I0(nextYScale_V_fu_166[3]),
        .I1(nextYScale_V_fu_1661),
        .I2(ret_V_15_reg_1927[3]),
        .I3(op2_assign_reg_1881[3]),
        .I4(\nextYScale_V_fu_166[2]_i_1_n_3 ),
        .I5(op2_assign_reg_1881[2]),
        .O(\read_rows_count_reg_439[31]_i_38_n_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \read_rows_count_reg_439[31]_i_39 
       (.I0(nextYScale_V_fu_166[1]),
        .I1(nextYScale_V_fu_1661),
        .I2(ret_V_15_reg_1927[1]),
        .I3(op2_assign_reg_1881[1]),
        .I4(\nextYScale_V_fu_166[0]_i_1_n_3 ),
        .I5(op2_assign_reg_1881[0]),
        .O(\read_rows_count_reg_439[31]_i_39_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \read_rows_count_reg_439[31]_i_6 
       (.I0(op2_assign_reg_1881[30]),
        .I1(op2_assign_reg_1881[31]),
        .O(\read_rows_count_reg_439[31]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \read_rows_count_reg_439[31]_i_7 
       (.I0(op2_assign_reg_1881[29]),
        .I1(op2_assign_reg_1881[28]),
        .O(\read_rows_count_reg_439[31]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \read_rows_count_reg_439[31]_i_8 
       (.I0(op2_assign_reg_1881[26]),
        .I1(op2_assign_reg_1881[27]),
        .O(\read_rows_count_reg_439[31]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \read_rows_count_reg_439[31]_i_9 
       (.I0(op2_assign_reg_1881[25]),
        .I1(op2_assign_reg_1881[24]),
        .O(\read_rows_count_reg_439[31]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[3]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[3]),
        .I1(\ynew_reg_1776_reg[63]_0 [3]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[3]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[4]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[4]),
        .I1(\ynew_reg_1776_reg[63]_0 [4]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[4]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[5]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[5]),
        .I1(\ynew_reg_1776_reg[63]_0 [5]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[5]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[6]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[6]),
        .I1(\ynew_reg_1776_reg[63]_0 [6]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[6]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[7]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[7]),
        .I1(\ynew_reg_1776_reg[63]_0 [7]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[7]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[8]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[8]),
        .I1(\ynew_reg_1776_reg[63]_0 [8]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[8]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \read_rows_count_reg_439[9]_i_1 
       (.I0(read_rows_count_1_fu_1590_p2[9]),
        .I1(\ynew_reg_1776_reg[63]_0 [9]),
        .I2(ap_CS_fsm_state36),
        .I3(cmp89_reg_1874),
        .O(p_1_in__0[9]));
  FDRE \read_rows_count_reg_439_reg[0] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[0]),
        .Q(read_rows_count_reg_439[0]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[10] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[10]),
        .Q(read_rows_count_reg_439[10]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[11] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[11]),
        .Q(read_rows_count_reg_439[11]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[12] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[12]),
        .Q(read_rows_count_reg_439[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \read_rows_count_reg_439_reg[12]_i_2 
       (.CI(\read_rows_count_reg_439_reg[8]_i_2_n_3 ),
        .CO({\read_rows_count_reg_439_reg[12]_i_2_n_3 ,\read_rows_count_reg_439_reg[12]_i_2_n_4 ,\read_rows_count_reg_439_reg[12]_i_2_n_5 ,\read_rows_count_reg_439_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(read_rows_count_1_fu_1590_p2[12:9]),
        .S(read_rows_count_reg_439[12:9]));
  FDRE \read_rows_count_reg_439_reg[13] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[13]),
        .Q(read_rows_count_reg_439[13]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[14] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[14]),
        .Q(read_rows_count_reg_439[14]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[15] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[15]),
        .Q(read_rows_count_reg_439[15]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[16] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[16]),
        .Q(read_rows_count_reg_439[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \read_rows_count_reg_439_reg[16]_i_2 
       (.CI(\read_rows_count_reg_439_reg[12]_i_2_n_3 ),
        .CO({\read_rows_count_reg_439_reg[16]_i_2_n_3 ,\read_rows_count_reg_439_reg[16]_i_2_n_4 ,\read_rows_count_reg_439_reg[16]_i_2_n_5 ,\read_rows_count_reg_439_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(read_rows_count_1_fu_1590_p2[16:13]),
        .S(read_rows_count_reg_439[16:13]));
  FDRE \read_rows_count_reg_439_reg[17] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[17]),
        .Q(read_rows_count_reg_439[17]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[18] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[18]),
        .Q(read_rows_count_reg_439[18]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[19] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[19]),
        .Q(read_rows_count_reg_439[19]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[1] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[1]),
        .Q(read_rows_count_reg_439[1]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[20] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[20]),
        .Q(read_rows_count_reg_439[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \read_rows_count_reg_439_reg[20]_i_2 
       (.CI(\read_rows_count_reg_439_reg[16]_i_2_n_3 ),
        .CO({\read_rows_count_reg_439_reg[20]_i_2_n_3 ,\read_rows_count_reg_439_reg[20]_i_2_n_4 ,\read_rows_count_reg_439_reg[20]_i_2_n_5 ,\read_rows_count_reg_439_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(read_rows_count_1_fu_1590_p2[20:17]),
        .S(read_rows_count_reg_439[20:17]));
  FDRE \read_rows_count_reg_439_reg[21] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[21]),
        .Q(read_rows_count_reg_439[21]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[22] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[22]),
        .Q(read_rows_count_reg_439[22]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[23] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[23]),
        .Q(read_rows_count_reg_439[23]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[24] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[24]),
        .Q(read_rows_count_reg_439[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \read_rows_count_reg_439_reg[24]_i_2 
       (.CI(\read_rows_count_reg_439_reg[20]_i_2_n_3 ),
        .CO({\read_rows_count_reg_439_reg[24]_i_2_n_3 ,\read_rows_count_reg_439_reg[24]_i_2_n_4 ,\read_rows_count_reg_439_reg[24]_i_2_n_5 ,\read_rows_count_reg_439_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(read_rows_count_1_fu_1590_p2[24:21]),
        .S(read_rows_count_reg_439[24:21]));
  FDRE \read_rows_count_reg_439_reg[25] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[25]),
        .Q(read_rows_count_reg_439[25]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[26] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[26]),
        .Q(read_rows_count_reg_439[26]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[27] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[27]),
        .Q(read_rows_count_reg_439[27]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[28] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[28]),
        .Q(read_rows_count_reg_439[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \read_rows_count_reg_439_reg[28]_i_2 
       (.CI(\read_rows_count_reg_439_reg[24]_i_2_n_3 ),
        .CO({\read_rows_count_reg_439_reg[28]_i_2_n_3 ,\read_rows_count_reg_439_reg[28]_i_2_n_4 ,\read_rows_count_reg_439_reg[28]_i_2_n_5 ,\read_rows_count_reg_439_reg[28]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(read_rows_count_1_fu_1590_p2[28:25]),
        .S(read_rows_count_reg_439[28:25]));
  FDRE \read_rows_count_reg_439_reg[29] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[29]),
        .Q(read_rows_count_reg_439[29]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[2] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[2]),
        .Q(read_rows_count_reg_439[2]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[30] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[30]),
        .Q(read_rows_count_reg_439[30]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[31] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[31]),
        .Q(read_rows_count_reg_439[31]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \read_rows_count_reg_439_reg[31]_i_14 
       (.CI(\read_rows_count_reg_439_reg[31]_i_23_n_3 ),
        .CO({\read_rows_count_reg_439_reg[31]_i_14_n_3 ,\read_rows_count_reg_439_reg[31]_i_14_n_4 ,\read_rows_count_reg_439_reg[31]_i_14_n_5 ,\read_rows_count_reg_439_reg[31]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({\read_rows_count_reg_439[31]_i_24_n_3 ,\read_rows_count_reg_439[31]_i_25_n_3 ,\read_rows_count_reg_439[31]_i_26_n_3 ,\read_rows_count_reg_439[31]_i_27_n_3 }),
        .O(\NLW_read_rows_count_reg_439_reg[31]_i_14_O_UNCONNECTED [3:0]),
        .S({\read_rows_count_reg_439[31]_i_28_n_3 ,\read_rows_count_reg_439[31]_i_29_n_3 ,\read_rows_count_reg_439[31]_i_30_n_3 ,\read_rows_count_reg_439[31]_i_31_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \read_rows_count_reg_439_reg[31]_i_23 
       (.CI(1'b0),
        .CO({\read_rows_count_reg_439_reg[31]_i_23_n_3 ,\read_rows_count_reg_439_reg[31]_i_23_n_4 ,\read_rows_count_reg_439_reg[31]_i_23_n_5 ,\read_rows_count_reg_439_reg[31]_i_23_n_6 }),
        .CYINIT(1'b0),
        .DI({\read_rows_count_reg_439[31]_i_32_n_3 ,\read_rows_count_reg_439[31]_i_33_n_3 ,\read_rows_count_reg_439[31]_i_34_n_3 ,\read_rows_count_reg_439[31]_i_35_n_3 }),
        .O(\NLW_read_rows_count_reg_439_reg[31]_i_23_O_UNCONNECTED [3:0]),
        .S({\read_rows_count_reg_439[31]_i_36_n_3 ,\read_rows_count_reg_439[31]_i_37_n_3 ,\read_rows_count_reg_439[31]_i_38_n_3 ,\read_rows_count_reg_439[31]_i_39_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \read_rows_count_reg_439_reg[31]_i_3 
       (.CI(\read_rows_count_reg_439_reg[31]_i_5_n_3 ),
        .CO({icmp_ln882_fu_1565_p2,\read_rows_count_reg_439_reg[31]_i_3_n_4 ,\read_rows_count_reg_439_reg[31]_i_3_n_5 ,\read_rows_count_reg_439_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\read_rows_count_reg_439[31]_i_6_n_3 ,\read_rows_count_reg_439[31]_i_7_n_3 ,\read_rows_count_reg_439[31]_i_8_n_3 ,\read_rows_count_reg_439[31]_i_9_n_3 }),
        .O(\NLW_read_rows_count_reg_439_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\read_rows_count_reg_439[31]_i_10_n_3 ,\read_rows_count_reg_439[31]_i_11_n_3 ,\read_rows_count_reg_439[31]_i_12_n_3 ,\read_rows_count_reg_439[31]_i_13_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \read_rows_count_reg_439_reg[31]_i_4 
       (.CI(\read_rows_count_reg_439_reg[28]_i_2_n_3 ),
        .CO({\NLW_read_rows_count_reg_439_reg[31]_i_4_CO_UNCONNECTED [3:2],\read_rows_count_reg_439_reg[31]_i_4_n_5 ,\read_rows_count_reg_439_reg[31]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_read_rows_count_reg_439_reg[31]_i_4_O_UNCONNECTED [3],read_rows_count_1_fu_1590_p2[31:29]}),
        .S({1'b0,read_rows_count_reg_439[31:29]}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \read_rows_count_reg_439_reg[31]_i_5 
       (.CI(\read_rows_count_reg_439_reg[31]_i_14_n_3 ),
        .CO({\read_rows_count_reg_439_reg[31]_i_5_n_3 ,\read_rows_count_reg_439_reg[31]_i_5_n_4 ,\read_rows_count_reg_439_reg[31]_i_5_n_5 ,\read_rows_count_reg_439_reg[31]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({\read_rows_count_reg_439[31]_i_15_n_3 ,\read_rows_count_reg_439[31]_i_16_n_3 ,\read_rows_count_reg_439[31]_i_17_n_3 ,\read_rows_count_reg_439[31]_i_18_n_3 }),
        .O(\NLW_read_rows_count_reg_439_reg[31]_i_5_O_UNCONNECTED [3:0]),
        .S({\read_rows_count_reg_439[31]_i_19_n_3 ,\read_rows_count_reg_439[31]_i_20_n_3 ,\read_rows_count_reg_439[31]_i_21_n_3 ,\read_rows_count_reg_439[31]_i_22_n_3 }));
  FDRE \read_rows_count_reg_439_reg[3] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[3]),
        .Q(read_rows_count_reg_439[3]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[4] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[4]),
        .Q(read_rows_count_reg_439[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \read_rows_count_reg_439_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\read_rows_count_reg_439_reg[4]_i_2_n_3 ,\read_rows_count_reg_439_reg[4]_i_2_n_4 ,\read_rows_count_reg_439_reg[4]_i_2_n_5 ,\read_rows_count_reg_439_reg[4]_i_2_n_6 }),
        .CYINIT(read_rows_count_reg_439[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(read_rows_count_1_fu_1590_p2[4:1]),
        .S(read_rows_count_reg_439[4:1]));
  FDRE \read_rows_count_reg_439_reg[5] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[5]),
        .Q(read_rows_count_reg_439[5]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[6] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[6]),
        .Q(read_rows_count_reg_439[6]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[7] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[7]),
        .Q(read_rows_count_reg_439[7]),
        .R(1'b0));
  FDRE \read_rows_count_reg_439_reg[8] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[8]),
        .Q(read_rows_count_reg_439[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \read_rows_count_reg_439_reg[8]_i_2 
       (.CI(\read_rows_count_reg_439_reg[4]_i_2_n_3 ),
        .CO({\read_rows_count_reg_439_reg[8]_i_2_n_3 ,\read_rows_count_reg_439_reg[8]_i_2_n_4 ,\read_rows_count_reg_439_reg[8]_i_2_n_5 ,\read_rows_count_reg_439_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(read_rows_count_1_fu_1590_p2[8:5]),
        .S(read_rows_count_reg_439[8:5]));
  FDRE \read_rows_count_reg_439_reg[9] 
       (.C(ap_clk),
        .CE(\read_rows_count_reg_439[31]_i_1_n_3 ),
        .D(p_1_in__0[9]),
        .Q(read_rows_count_reg_439[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF04)) 
    \reg_606[41]_i_1 
       (.I0(\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0_n_3 ),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(ap_block_pp1_stage0_11001),
        .I3(ap_CS_fsm_state15),
        .O(reg_6060));
  FDRE \reg_606_reg[0] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[0]),
        .Q(reg_606[0]),
        .R(1'b0));
  FDRE \reg_606_reg[10] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[10]),
        .Q(reg_606[10]),
        .R(1'b0));
  FDRE \reg_606_reg[11] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[11]),
        .Q(reg_606[11]),
        .R(1'b0));
  FDRE \reg_606_reg[12] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[12]),
        .Q(reg_606[12]),
        .R(1'b0));
  FDRE \reg_606_reg[13] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[13]),
        .Q(reg_606[13]),
        .R(1'b0));
  FDRE \reg_606_reg[14] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[14]),
        .Q(reg_606[14]),
        .R(1'b0));
  FDRE \reg_606_reg[15] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[15]),
        .Q(reg_606[15]),
        .R(1'b0));
  FDRE \reg_606_reg[16] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[16]),
        .Q(reg_606[16]),
        .R(1'b0));
  FDRE \reg_606_reg[17] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[17]),
        .Q(reg_606[17]),
        .R(1'b0));
  FDRE \reg_606_reg[18] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[18]),
        .Q(reg_606[18]),
        .R(1'b0));
  FDRE \reg_606_reg[19] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[19]),
        .Q(reg_606[19]),
        .R(1'b0));
  FDRE \reg_606_reg[1] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[1]),
        .Q(reg_606[1]),
        .R(1'b0));
  FDRE \reg_606_reg[20] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[20]),
        .Q(reg_606[20]),
        .R(1'b0));
  FDRE \reg_606_reg[21] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[21]),
        .Q(reg_606[21]),
        .R(1'b0));
  FDRE \reg_606_reg[22] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[22]),
        .Q(reg_606[22]),
        .R(1'b0));
  FDRE \reg_606_reg[23] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[23]),
        .Q(reg_606[23]),
        .R(1'b0));
  FDRE \reg_606_reg[24] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[24]),
        .Q(reg_606[24]),
        .R(1'b0));
  FDRE \reg_606_reg[25] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[25]),
        .Q(reg_606[25]),
        .R(1'b0));
  FDRE \reg_606_reg[26] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[26]),
        .Q(reg_606[26]),
        .R(1'b0));
  FDRE \reg_606_reg[27] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[27]),
        .Q(reg_606[27]),
        .R(1'b0));
  FDRE \reg_606_reg[28] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[28]),
        .Q(reg_606[28]),
        .R(1'b0));
  FDRE \reg_606_reg[29] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[29]),
        .Q(reg_606[29]),
        .R(1'b0));
  FDRE \reg_606_reg[2] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[2]),
        .Q(reg_606[2]),
        .R(1'b0));
  FDRE \reg_606_reg[30] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[30]),
        .Q(reg_606[30]),
        .R(1'b0));
  FDRE \reg_606_reg[31] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[31]),
        .Q(reg_606[31]),
        .R(1'b0));
  FDRE \reg_606_reg[32] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[32]),
        .Q(reg_606[32]),
        .R(1'b0));
  FDRE \reg_606_reg[33] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[33]),
        .Q(reg_606[33]),
        .R(1'b0));
  FDRE \reg_606_reg[34] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[34]),
        .Q(reg_606[34]),
        .R(1'b0));
  FDRE \reg_606_reg[35] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[35]),
        .Q(reg_606[35]),
        .R(1'b0));
  FDRE \reg_606_reg[36] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[36]),
        .Q(reg_606[36]),
        .R(1'b0));
  FDRE \reg_606_reg[37] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[37]),
        .Q(reg_606[37]),
        .R(1'b0));
  FDRE \reg_606_reg[38] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[38]),
        .Q(reg_606[38]),
        .R(1'b0));
  FDRE \reg_606_reg[39] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[39]),
        .Q(reg_606[39]),
        .R(1'b0));
  FDRE \reg_606_reg[3] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[3]),
        .Q(reg_606[3]),
        .R(1'b0));
  FDRE \reg_606_reg[40] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[40]),
        .Q(reg_606[40]),
        .R(1'b0));
  FDRE \reg_606_reg[41] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[41]),
        .Q(reg_606[41]),
        .R(1'b0));
  FDRE \reg_606_reg[4] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[4]),
        .Q(reg_606[4]),
        .R(1'b0));
  FDRE \reg_606_reg[5] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[5]),
        .Q(reg_606[5]),
        .R(1'b0));
  FDRE \reg_606_reg[6] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[6]),
        .Q(reg_606[6]),
        .R(1'b0));
  FDRE \reg_606_reg[7] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[7]),
        .Q(reg_606[7]),
        .R(1'b0));
  FDRE \reg_606_reg[8] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[8]),
        .Q(reg_606[8]),
        .R(1'b0));
  FDRE \reg_606_reg[9] 
       (.C(ap_clk),
        .CE(reg_6060),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return[9]),
        .Q(reg_606[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'hCCCCA55A)) 
    \ret_9_reg_2087[3]_i_10 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[3]),
        .I1(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[3] ),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[3]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[3]),
        .I4(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(\ret_9_reg_2087[3]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hEEEEEE8E)) 
    \ret_9_reg_2087[3]_i_2 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[2] ),
        .I1(\ret_9_reg_2087[3]_i_9_n_3 ),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[1]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[1]),
        .I4(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(\ret_9_reg_2087[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h10515110)) 
    \ret_9_reg_2087[3]_i_3 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[1]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[1] ),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[1]),
        .I4(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[1]),
        .O(\ret_9_reg_2087[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFFFF9669)) 
    \ret_9_reg_2087[3]_i_4 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[1]),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[1]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[1] ),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[1]),
        .I4(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(\ret_9_reg_2087[3]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ret_9_reg_2087[3]_i_5 
       (.I0(\ret_9_reg_2087[3]_i_2_n_3 ),
        .I1(\ret_9_reg_2087[3]_i_10_n_3 ),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[3] ),
        .I3(\ret_9_reg_2087[7]_i_13_n_3 ),
        .O(\ret_9_reg_2087[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669696969)) 
    \ret_9_reg_2087[3]_i_6 
       (.I0(\ret_9_reg_2087[3]_i_3_n_3 ),
        .I1(\ret_9_reg_2087[3]_i_9_n_3 ),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[2] ),
        .I3(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I4(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[1]),
        .I5(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[1]),
        .O(\ret_9_reg_2087[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h99999999A555AAA5)) 
    \ret_9_reg_2087[3]_i_7 
       (.I0(\ret_9_reg_2087[3]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[0] ),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[0]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[0]),
        .I4(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[0]),
        .I5(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(\ret_9_reg_2087[3]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h14414114)) 
    \ret_9_reg_2087[3]_i_8 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[0]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[0]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[0]),
        .I4(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[0] ),
        .O(\ret_9_reg_2087[3]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hCCCCA55A)) 
    \ret_9_reg_2087[3]_i_9 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[2]),
        .I1(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[2] ),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[2]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[2]),
        .I4(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(\ret_9_reg_2087[3]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h0445AEEF)) 
    \ret_9_reg_2087[7]_i_10 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[5]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[5]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[5]),
        .I4(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[5] ),
        .O(\ret_9_reg_2087[7]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h0445AEEF)) 
    \ret_9_reg_2087[7]_i_11 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[4]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[4]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[4]),
        .I4(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[4] ),
        .O(\ret_9_reg_2087[7]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h0445AEEF)) 
    \ret_9_reg_2087[7]_i_12 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[3]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[3]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[3]),
        .I4(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[3] ),
        .O(\ret_9_reg_2087[7]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h0445AEEF)) 
    \ret_9_reg_2087[7]_i_13 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[2]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[2]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[2]),
        .I4(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[2] ),
        .O(\ret_9_reg_2087[7]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hCCCCA55A)) 
    \ret_9_reg_2087[7]_i_14 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[7]),
        .I1(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[7] ),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[7]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]),
        .I4(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(\ret_9_reg_2087[7]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hCCCCA55A)) 
    \ret_9_reg_2087[7]_i_15 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[6]),
        .I1(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[6] ),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[6]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[6]),
        .I4(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(\ret_9_reg_2087[7]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hCCCCA55A)) 
    \ret_9_reg_2087[7]_i_16 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[5]),
        .I1(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[5] ),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[5]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[5]),
        .I4(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(\ret_9_reg_2087[7]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'hCCCCA55A)) 
    \ret_9_reg_2087[7]_i_17 
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[4]),
        .I1(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[4] ),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[4]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[4]),
        .I4(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(\ret_9_reg_2087[7]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hFF41FF14EB00BE00)) 
    \ret_9_reg_2087[7]_i_2 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[6]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[6]),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[6] ),
        .I4(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[6]),
        .I5(\ret_9_reg_2087[7]_i_10_n_3 ),
        .O(\ret_9_reg_2087[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFF41FF14EB00BE00)) 
    \ret_9_reg_2087[7]_i_3 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[5]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[5]),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[5] ),
        .I4(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[5]),
        .I5(\ret_9_reg_2087[7]_i_11_n_3 ),
        .O(\ret_9_reg_2087[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFF41FF14EB00BE00)) 
    \ret_9_reg_2087[7]_i_4 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[4]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[4]),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[4] ),
        .I4(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[4]),
        .I5(\ret_9_reg_2087[7]_i_12_n_3 ),
        .O(\ret_9_reg_2087[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFF41FF14EB00BE00)) 
    \ret_9_reg_2087[7]_i_5 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[3]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[3]),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[3] ),
        .I4(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[3]),
        .I5(\ret_9_reg_2087[7]_i_13_n_3 ),
        .O(\ret_9_reg_2087[7]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ret_9_reg_2087[7]_i_6 
       (.I0(\ret_9_reg_2087[7]_i_2_n_3 ),
        .I1(\ret_9_reg_2087[7]_i_14_n_3 ),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[7] ),
        .I3(\ret_9_reg_2087[9]_i_4_n_3 ),
        .O(\ret_9_reg_2087[7]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ret_9_reg_2087[7]_i_7 
       (.I0(\ret_9_reg_2087[7]_i_3_n_3 ),
        .I1(\ret_9_reg_2087[7]_i_15_n_3 ),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[6] ),
        .I3(\ret_9_reg_2087[7]_i_10_n_3 ),
        .O(\ret_9_reg_2087[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ret_9_reg_2087[7]_i_8 
       (.I0(\ret_9_reg_2087[7]_i_4_n_3 ),
        .I1(\ret_9_reg_2087[7]_i_16_n_3 ),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[5] ),
        .I3(\ret_9_reg_2087[7]_i_11_n_3 ),
        .O(\ret_9_reg_2087[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ret_9_reg_2087[7]_i_9 
       (.I0(\ret_9_reg_2087[7]_i_5_n_3 ),
        .I1(\ret_9_reg_2087[7]_i_17_n_3 ),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[4] ),
        .I3(\ret_9_reg_2087[7]_i_12_n_3 ),
        .O(\ret_9_reg_2087[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFF41FF14EB00BE00)) 
    \ret_9_reg_2087[9]_i_2 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[7]),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[7] ),
        .I4(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[7]),
        .I5(\ret_9_reg_2087[9]_i_4_n_3 ),
        .O(\ret_9_reg_2087[9]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE7718EE7)) 
    \ret_9_reg_2087[9]_i_3 
       (.I0(\ret_9_reg_2087[9]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[7] ),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[7]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[7]),
        .I4(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]),
        .I5(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .O(\ret_9_reg_2087[9]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h0445AEEF)) 
    \ret_9_reg_2087[9]_i_4 
       (.I0(icmp_ln870_2_reg_1971_pp1_iter10_reg),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[6]),
        .I2(ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[6]),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[6]),
        .I4(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[6] ),
        .O(\ret_9_reg_2087[9]_i_4_n_3 ));
  FDRE \ret_9_reg_2087_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(ret_9_fu_1381_p2[0]),
        .Q(ret_9_reg_2087[0]),
        .R(1'b0));
  FDRE \ret_9_reg_2087_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(ret_9_fu_1381_p2[1]),
        .Q(ret_9_reg_2087[1]),
        .R(1'b0));
  FDRE \ret_9_reg_2087_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(ret_9_fu_1381_p2[2]),
        .Q(ret_9_reg_2087[2]),
        .R(1'b0));
  FDRE \ret_9_reg_2087_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(ret_9_fu_1381_p2[3]),
        .Q(ret_9_reg_2087[3]),
        .R(1'b0));
  CARRY4 \ret_9_reg_2087_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ret_9_reg_2087_reg[3]_i_1_n_3 ,\ret_9_reg_2087_reg[3]_i_1_n_4 ,\ret_9_reg_2087_reg[3]_i_1_n_5 ,\ret_9_reg_2087_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\ret_9_reg_2087[3]_i_2_n_3 ,\ret_9_reg_2087[3]_i_3_n_3 ,\ret_9_reg_2087[3]_i_4_n_3 ,\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg_n_3_[0] }),
        .O(ret_9_fu_1381_p2[3:0]),
        .S({\ret_9_reg_2087[3]_i_5_n_3 ,\ret_9_reg_2087[3]_i_6_n_3 ,\ret_9_reg_2087[3]_i_7_n_3 ,\ret_9_reg_2087[3]_i_8_n_3 }));
  FDRE \ret_9_reg_2087_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(ret_9_fu_1381_p2[4]),
        .Q(ret_9_reg_2087[4]),
        .R(1'b0));
  FDRE \ret_9_reg_2087_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(ret_9_fu_1381_p2[5]),
        .Q(ret_9_reg_2087[5]),
        .R(1'b0));
  FDRE \ret_9_reg_2087_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(ret_9_fu_1381_p2[6]),
        .Q(ret_9_reg_2087[6]),
        .R(1'b0));
  FDRE \ret_9_reg_2087_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(ret_9_fu_1381_p2[7]),
        .Q(ret_9_reg_2087[7]),
        .R(1'b0));
  CARRY4 \ret_9_reg_2087_reg[7]_i_1 
       (.CI(\ret_9_reg_2087_reg[3]_i_1_n_3 ),
        .CO({\ret_9_reg_2087_reg[7]_i_1_n_3 ,\ret_9_reg_2087_reg[7]_i_1_n_4 ,\ret_9_reg_2087_reg[7]_i_1_n_5 ,\ret_9_reg_2087_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\ret_9_reg_2087[7]_i_2_n_3 ,\ret_9_reg_2087[7]_i_3_n_3 ,\ret_9_reg_2087[7]_i_4_n_3 ,\ret_9_reg_2087[7]_i_5_n_3 }),
        .O(ret_9_fu_1381_p2[7:4]),
        .S({\ret_9_reg_2087[7]_i_6_n_3 ,\ret_9_reg_2087[7]_i_7_n_3 ,\ret_9_reg_2087[7]_i_8_n_3 ,\ret_9_reg_2087[7]_i_9_n_3 }));
  FDRE \ret_9_reg_2087_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(ret_9_fu_1381_p2[8]),
        .Q(ret_9_reg_2087[8]),
        .R(1'b0));
  FDRE \ret_9_reg_2087_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_20820),
        .D(ret_9_fu_1381_p2[9]),
        .Q(ret_9_reg_2087[9]),
        .R(1'b0));
  CARRY4 \ret_9_reg_2087_reg[9]_i_1 
       (.CI(\ret_9_reg_2087_reg[7]_i_1_n_3 ),
        .CO({\NLW_ret_9_reg_2087_reg[9]_i_1_CO_UNCONNECTED [3:1],\ret_9_reg_2087_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ret_9_reg_2087[9]_i_2_n_3 }),
        .O({\NLW_ret_9_reg_2087_reg[9]_i_1_O_UNCONNECTED [3:2],ret_9_fu_1381_p2[9:8]}),
        .S({1'b0,1'b0,1'b1,\ret_9_reg_2087[9]_i_3_n_3 }));
  FDRE \ret_V_11_reg_2137_reg[23] 
       (.C(ap_clk),
        .CE(icmp_ln851_3_reg_21490),
        .D(mac_muladd_12ns_10s_22s_23_4_1_U68_n_6),
        .Q(p_1_in),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[11]_i_3 
       (.I0(reg_606[31]),
        .I1(rhs_cast_reg_1820[31]),
        .O(\ret_V_15_reg_1927[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[11]_i_4 
       (.I0(reg_606[30]),
        .I1(rhs_cast_reg_1820[30]),
        .O(\ret_V_15_reg_1927[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[11]_i_5 
       (.I0(reg_606[29]),
        .I1(rhs_cast_reg_1820[29]),
        .O(\ret_V_15_reg_1927[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[11]_i_6 
       (.I0(reg_606[28]),
        .I1(rhs_cast_reg_1820[28]),
        .O(\ret_V_15_reg_1927[11]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[15]_i_3 
       (.I0(reg_606[35]),
        .I1(rhs_cast_reg_1820[35]),
        .O(\ret_V_15_reg_1927[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[15]_i_4 
       (.I0(reg_606[34]),
        .I1(rhs_cast_reg_1820[34]),
        .O(\ret_V_15_reg_1927[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[15]_i_5 
       (.I0(reg_606[33]),
        .I1(rhs_cast_reg_1820[33]),
        .O(\ret_V_15_reg_1927[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[15]_i_6 
       (.I0(reg_606[32]),
        .I1(rhs_cast_reg_1820[32]),
        .O(\ret_V_15_reg_1927[15]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[16]_i_3 
       (.I0(reg_606[37]),
        .I1(rhs_cast_reg_1820[37]),
        .O(\ret_V_15_reg_1927[16]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[16]_i_4 
       (.I0(reg_606[36]),
        .I1(rhs_cast_reg_1820[36]),
        .O(\ret_V_15_reg_1927[16]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_11 
       (.I0(reg_606[19]),
        .I1(rhs_cast_reg_1820[19]),
        .O(\ret_V_15_reg_1927[3]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_12 
       (.I0(reg_606[18]),
        .I1(rhs_cast_reg_1820[18]),
        .O(\ret_V_15_reg_1927[3]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_13 
       (.I0(reg_606[17]),
        .I1(rhs_cast_reg_1820[17]),
        .O(\ret_V_15_reg_1927[3]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_14 
       (.I0(reg_606[16]),
        .I1(rhs_cast_reg_1820[16]),
        .O(\ret_V_15_reg_1927[3]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_16 
       (.I0(reg_606[15]),
        .I1(rhs_cast_reg_1820[15]),
        .O(\ret_V_15_reg_1927[3]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_17 
       (.I0(reg_606[14]),
        .I1(rhs_cast_reg_1820[14]),
        .O(\ret_V_15_reg_1927[3]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_18 
       (.I0(reg_606[13]),
        .I1(rhs_cast_reg_1820[13]),
        .O(\ret_V_15_reg_1927[3]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_19 
       (.I0(reg_606[12]),
        .I1(rhs_cast_reg_1820[12]),
        .O(\ret_V_15_reg_1927[3]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_21 
       (.I0(reg_606[11]),
        .I1(rhs_cast_reg_1820[11]),
        .O(\ret_V_15_reg_1927[3]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_22 
       (.I0(reg_606[10]),
        .I1(rhs_cast_reg_1820[10]),
        .O(\ret_V_15_reg_1927[3]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_23 
       (.I0(reg_606[9]),
        .I1(rhs_cast_reg_1820[9]),
        .O(\ret_V_15_reg_1927[3]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_24 
       (.I0(reg_606[8]),
        .I1(rhs_cast_reg_1820[8]),
        .O(\ret_V_15_reg_1927[3]_i_24_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_26 
       (.I0(reg_606[7]),
        .I1(rhs_cast_reg_1820[7]),
        .O(\ret_V_15_reg_1927[3]_i_26_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_27 
       (.I0(reg_606[6]),
        .I1(rhs_cast_reg_1820[6]),
        .O(\ret_V_15_reg_1927[3]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_28 
       (.I0(reg_606[5]),
        .I1(rhs_cast_reg_1820[5]),
        .O(\ret_V_15_reg_1927[3]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_29 
       (.I0(reg_606[4]),
        .I1(rhs_cast_reg_1820[4]),
        .O(\ret_V_15_reg_1927[3]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \ret_V_15_reg_1927[3]_i_3 
       (.I0(ret_V_cast_fu_955_p4[0]),
        .I1(\ret_V_15_reg_1927_reg[3]_i_9_n_5 ),
        .I2(icmp_ln851_reg_1906),
        .O(\ret_V_15_reg_1927[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_30 
       (.I0(reg_606[3]),
        .I1(rhs_cast_reg_1820[3]),
        .O(\ret_V_15_reg_1927[3]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_31 
       (.I0(reg_606[2]),
        .I1(rhs_cast_reg_1820[2]),
        .O(\ret_V_15_reg_1927[3]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_32 
       (.I0(reg_606[1]),
        .I1(rhs_cast_reg_1820[1]),
        .O(\ret_V_15_reg_1927[3]_i_32_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_33 
       (.I0(reg_606[0]),
        .I1(rhs_cast_reg_1820[0]),
        .O(\ret_V_15_reg_1927[3]_i_33_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_5 
       (.I0(reg_606[23]),
        .I1(rhs_cast_reg_1820[23]),
        .O(\ret_V_15_reg_1927[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_6 
       (.I0(reg_606[22]),
        .I1(rhs_cast_reg_1820[22]),
        .O(\ret_V_15_reg_1927[3]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_7 
       (.I0(reg_606[21]),
        .I1(rhs_cast_reg_1820[21]),
        .O(\ret_V_15_reg_1927[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[3]_i_8 
       (.I0(reg_606[20]),
        .I1(rhs_cast_reg_1820[20]),
        .O(\ret_V_15_reg_1927[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[7]_i_3 
       (.I0(reg_606[27]),
        .I1(rhs_cast_reg_1820[27]),
        .O(\ret_V_15_reg_1927[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[7]_i_4 
       (.I0(reg_606[26]),
        .I1(rhs_cast_reg_1820[26]),
        .O(\ret_V_15_reg_1927[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[7]_i_5 
       (.I0(reg_606[25]),
        .I1(rhs_cast_reg_1820[25]),
        .O(\ret_V_15_reg_1927[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_15_reg_1927[7]_i_6 
       (.I0(reg_606[24]),
        .I1(rhs_cast_reg_1820[24]),
        .O(\ret_V_15_reg_1927[7]_i_6_n_3 ));
  FDRE \ret_V_15_reg_1927_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[0]),
        .Q(ret_V_15_reg_1927[0]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[10]),
        .Q(ret_V_15_reg_1927[10]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[11]),
        .Q(ret_V_15_reg_1927[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_15_reg_1927_reg[11]_i_1 
       (.CI(\ret_V_15_reg_1927_reg[7]_i_1_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[11]_i_1_n_3 ,\ret_V_15_reg_1927_reg[11]_i_1_n_4 ,\ret_V_15_reg_1927_reg[11]_i_1_n_5 ,\ret_V_15_reg_1927_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_15_fu_1020_p3[11:8]),
        .S(ret_V_cast_fu_955_p4[11:8]));
  CARRY4 \ret_V_15_reg_1927_reg[11]_i_2 
       (.CI(\ret_V_15_reg_1927_reg[7]_i_2_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[11]_i_2_n_3 ,\ret_V_15_reg_1927_reg[11]_i_2_n_4 ,\ret_V_15_reg_1927_reg[11]_i_2_n_5 ,\ret_V_15_reg_1927_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_606[31:28]),
        .O(ret_V_cast_fu_955_p4[9:6]),
        .S({\ret_V_15_reg_1927[11]_i_3_n_3 ,\ret_V_15_reg_1927[11]_i_4_n_3 ,\ret_V_15_reg_1927[11]_i_5_n_3 ,\ret_V_15_reg_1927[11]_i_6_n_3 }));
  FDRE \ret_V_15_reg_1927_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[12]),
        .Q(ret_V_15_reg_1927[12]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[13]),
        .Q(ret_V_15_reg_1927[13]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[14]),
        .Q(ret_V_15_reg_1927[14]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[15]),
        .Q(ret_V_15_reg_1927[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_15_reg_1927_reg[15]_i_1 
       (.CI(\ret_V_15_reg_1927_reg[11]_i_1_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[15]_i_1_n_3 ,\ret_V_15_reg_1927_reg[15]_i_1_n_4 ,\ret_V_15_reg_1927_reg[15]_i_1_n_5 ,\ret_V_15_reg_1927_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_15_fu_1020_p3[15:12]),
        .S(ret_V_cast_fu_955_p4[15:12]));
  CARRY4 \ret_V_15_reg_1927_reg[15]_i_2 
       (.CI(\ret_V_15_reg_1927_reg[11]_i_2_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[15]_i_2_n_3 ,\ret_V_15_reg_1927_reg[15]_i_2_n_4 ,\ret_V_15_reg_1927_reg[15]_i_2_n_5 ,\ret_V_15_reg_1927_reg[15]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_606[35:32]),
        .O(ret_V_cast_fu_955_p4[13:10]),
        .S({\ret_V_15_reg_1927[15]_i_3_n_3 ,\ret_V_15_reg_1927[15]_i_4_n_3 ,\ret_V_15_reg_1927[15]_i_5_n_3 ,\ret_V_15_reg_1927[15]_i_6_n_3 }));
  FDRE \ret_V_15_reg_1927_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[16]),
        .Q(ret_V_15_reg_1927[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_15_reg_1927_reg[16]_i_1 
       (.CI(\ret_V_15_reg_1927_reg[15]_i_1_n_3 ),
        .CO(\NLW_ret_V_15_reg_1927_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ret_V_15_reg_1927_reg[16]_i_1_O_UNCONNECTED [3:1],ret_V_15_fu_1020_p3[16]}),
        .S({1'b0,1'b0,1'b0,ret_V_cast_fu_955_p4[16]}));
  CARRY4 \ret_V_15_reg_1927_reg[16]_i_2 
       (.CI(\ret_V_15_reg_1927_reg[15]_i_2_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[16]_i_2_n_3 ,\ret_V_15_reg_1927_reg[16]_i_2_n_4 ,\ret_V_15_reg_1927_reg[16]_i_2_n_5 ,\ret_V_15_reg_1927_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_606[39:36]),
        .O({\NLW_ret_V_15_reg_1927_reg[16]_i_2_O_UNCONNECTED [3],ret_V_cast_fu_955_p4[16:14]}),
        .S({reg_606[39:38],\ret_V_15_reg_1927[16]_i_3_n_3 ,\ret_V_15_reg_1927[16]_i_4_n_3 }));
  FDRE \ret_V_15_reg_1927_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[1]),
        .Q(ret_V_15_reg_1927[1]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[2]),
        .Q(ret_V_15_reg_1927[2]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[3]),
        .Q(ret_V_15_reg_1927[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_15_reg_1927_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ret_V_15_reg_1927_reg[3]_i_1_n_3 ,\ret_V_15_reg_1927_reg[3]_i_1_n_4 ,\ret_V_15_reg_1927_reg[3]_i_1_n_5 ,\ret_V_15_reg_1927_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ret_V_cast_fu_955_p4[0]}),
        .O(ret_V_15_fu_1020_p3[3:0]),
        .S({ret_V_cast_fu_955_p4[3:1],\ret_V_15_reg_1927[3]_i_3_n_3 }));
  CARRY4 \ret_V_15_reg_1927_reg[3]_i_10 
       (.CI(\ret_V_15_reg_1927_reg[3]_i_15_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[3]_i_10_n_3 ,\ret_V_15_reg_1927_reg[3]_i_10_n_4 ,\ret_V_15_reg_1927_reg[3]_i_10_n_5 ,\ret_V_15_reg_1927_reg[3]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_606[15:12]),
        .O(\NLW_ret_V_15_reg_1927_reg[3]_i_10_O_UNCONNECTED [3:0]),
        .S({\ret_V_15_reg_1927[3]_i_16_n_3 ,\ret_V_15_reg_1927[3]_i_17_n_3 ,\ret_V_15_reg_1927[3]_i_18_n_3 ,\ret_V_15_reg_1927[3]_i_19_n_3 }));
  CARRY4 \ret_V_15_reg_1927_reg[3]_i_15 
       (.CI(\ret_V_15_reg_1927_reg[3]_i_20_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[3]_i_15_n_3 ,\ret_V_15_reg_1927_reg[3]_i_15_n_4 ,\ret_V_15_reg_1927_reg[3]_i_15_n_5 ,\ret_V_15_reg_1927_reg[3]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_606[11:8]),
        .O(\NLW_ret_V_15_reg_1927_reg[3]_i_15_O_UNCONNECTED [3:0]),
        .S({\ret_V_15_reg_1927[3]_i_21_n_3 ,\ret_V_15_reg_1927[3]_i_22_n_3 ,\ret_V_15_reg_1927[3]_i_23_n_3 ,\ret_V_15_reg_1927[3]_i_24_n_3 }));
  CARRY4 \ret_V_15_reg_1927_reg[3]_i_2 
       (.CI(\ret_V_15_reg_1927_reg[3]_i_4_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[3]_i_2_n_3 ,\ret_V_15_reg_1927_reg[3]_i_2_n_4 ,\ret_V_15_reg_1927_reg[3]_i_2_n_5 ,\ret_V_15_reg_1927_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_606[23:20]),
        .O({ret_V_cast_fu_955_p4[1:0],\NLW_ret_V_15_reg_1927_reg[3]_i_2_O_UNCONNECTED [1:0]}),
        .S({\ret_V_15_reg_1927[3]_i_5_n_3 ,\ret_V_15_reg_1927[3]_i_6_n_3 ,\ret_V_15_reg_1927[3]_i_7_n_3 ,\ret_V_15_reg_1927[3]_i_8_n_3 }));
  CARRY4 \ret_V_15_reg_1927_reg[3]_i_20 
       (.CI(\ret_V_15_reg_1927_reg[3]_i_25_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[3]_i_20_n_3 ,\ret_V_15_reg_1927_reg[3]_i_20_n_4 ,\ret_V_15_reg_1927_reg[3]_i_20_n_5 ,\ret_V_15_reg_1927_reg[3]_i_20_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_606[7:4]),
        .O(\NLW_ret_V_15_reg_1927_reg[3]_i_20_O_UNCONNECTED [3:0]),
        .S({\ret_V_15_reg_1927[3]_i_26_n_3 ,\ret_V_15_reg_1927[3]_i_27_n_3 ,\ret_V_15_reg_1927[3]_i_28_n_3 ,\ret_V_15_reg_1927[3]_i_29_n_3 }));
  CARRY4 \ret_V_15_reg_1927_reg[3]_i_25 
       (.CI(1'b0),
        .CO({\ret_V_15_reg_1927_reg[3]_i_25_n_3 ,\ret_V_15_reg_1927_reg[3]_i_25_n_4 ,\ret_V_15_reg_1927_reg[3]_i_25_n_5 ,\ret_V_15_reg_1927_reg[3]_i_25_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_606[3:0]),
        .O(\NLW_ret_V_15_reg_1927_reg[3]_i_25_O_UNCONNECTED [3:0]),
        .S({\ret_V_15_reg_1927[3]_i_30_n_3 ,\ret_V_15_reg_1927[3]_i_31_n_3 ,\ret_V_15_reg_1927[3]_i_32_n_3 ,\ret_V_15_reg_1927[3]_i_33_n_3 }));
  CARRY4 \ret_V_15_reg_1927_reg[3]_i_4 
       (.CI(\ret_V_15_reg_1927_reg[3]_i_10_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[3]_i_4_n_3 ,\ret_V_15_reg_1927_reg[3]_i_4_n_4 ,\ret_V_15_reg_1927_reg[3]_i_4_n_5 ,\ret_V_15_reg_1927_reg[3]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_606[19:16]),
        .O(\NLW_ret_V_15_reg_1927_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({\ret_V_15_reg_1927[3]_i_11_n_3 ,\ret_V_15_reg_1927[3]_i_12_n_3 ,\ret_V_15_reg_1927[3]_i_13_n_3 ,\ret_V_15_reg_1927[3]_i_14_n_3 }));
  CARRY4 \ret_V_15_reg_1927_reg[3]_i_9 
       (.CI(\ret_V_15_reg_1927_reg[16]_i_2_n_3 ),
        .CO({\NLW_ret_V_15_reg_1927_reg[3]_i_9_CO_UNCONNECTED [3:2],\ret_V_15_reg_1927_reg[3]_i_9_n_5 ,\ret_V_15_reg_1927_reg[3]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,reg_606[40]}),
        .O(\NLW_ret_V_15_reg_1927_reg[3]_i_9_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,reg_606[41:40]}));
  FDRE \ret_V_15_reg_1927_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[4]),
        .Q(ret_V_15_reg_1927[4]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[5]),
        .Q(ret_V_15_reg_1927[5]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[6]),
        .Q(ret_V_15_reg_1927[6]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[7]),
        .Q(ret_V_15_reg_1927[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_15_reg_1927_reg[7]_i_1 
       (.CI(\ret_V_15_reg_1927_reg[3]_i_1_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[7]_i_1_n_3 ,\ret_V_15_reg_1927_reg[7]_i_1_n_4 ,\ret_V_15_reg_1927_reg[7]_i_1_n_5 ,\ret_V_15_reg_1927_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_15_fu_1020_p3[7:4]),
        .S(ret_V_cast_fu_955_p4[7:4]));
  CARRY4 \ret_V_15_reg_1927_reg[7]_i_2 
       (.CI(\ret_V_15_reg_1927_reg[3]_i_2_n_3 ),
        .CO({\ret_V_15_reg_1927_reg[7]_i_2_n_3 ,\ret_V_15_reg_1927_reg[7]_i_2_n_4 ,\ret_V_15_reg_1927_reg[7]_i_2_n_5 ,\ret_V_15_reg_1927_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(reg_606[27:24]),
        .O(ret_V_cast_fu_955_p4[5:2]),
        .S({\ret_V_15_reg_1927[7]_i_3_n_3 ,\ret_V_15_reg_1927[7]_i_4_n_3 ,\ret_V_15_reg_1927[7]_i_5_n_3 ,\ret_V_15_reg_1927[7]_i_6_n_3 }));
  FDRE \ret_V_15_reg_1927_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[8]),
        .Q(ret_V_15_reg_1927[8]),
        .R(1'b0));
  FDRE \ret_V_15_reg_1927_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(ret_V_15_fu_1020_p3[9]),
        .Q(ret_V_15_reg_1927[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h55565555AAAAAAAA)) 
    \ret_V_16_reg_1961[3]_i_2 
       (.I0(trunc_ln389_reg_1922[22]),
        .I1(trunc_ln389_reg_1922[19]),
        .I2(trunc_ln389_reg_1922[20]),
        .I3(trunc_ln389_reg_1922[21]),
        .I4(\ret_V_16_reg_1961[3]_i_3_n_3 ),
        .I5(p_Result_s_reg_1917),
        .O(\ret_V_16_reg_1961[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ret_V_16_reg_1961[3]_i_3 
       (.I0(\ret_V_16_reg_1961[3]_i_4_n_3 ),
        .I1(\ret_V_16_reg_1961[3]_i_5_n_3 ),
        .I2(\ret_V_16_reg_1961[3]_i_6_n_3 ),
        .I3(\ret_V_16_reg_1961[3]_i_7_n_3 ),
        .I4(\ret_V_16_reg_1961[3]_i_8_n_3 ),
        .I5(\ret_V_16_reg_1961[3]_i_9_n_3 ),
        .O(\ret_V_16_reg_1961[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ret_V_16_reg_1961[3]_i_4 
       (.I0(\indexy_pre_V_reg_1911_reg_n_3_[10] ),
        .I1(\indexy_pre_V_reg_1911_reg_n_3_[11] ),
        .I2(trunc_ln389_reg_1922[13]),
        .I3(trunc_ln389_reg_1922[14]),
        .I4(trunc_ln389_reg_1922[17]),
        .I5(trunc_ln389_reg_1922[16]),
        .O(\ret_V_16_reg_1961[3]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ret_V_16_reg_1961[3]_i_5 
       (.I0(\indexy_pre_V_reg_1911_reg_n_3_[8] ),
        .I1(\indexy_pre_V_reg_1911_reg_n_3_[7] ),
        .I2(\indexy_pre_V_reg_1911_reg_n_3_[5] ),
        .I3(\indexy_pre_V_reg_1911_reg_n_3_[4] ),
        .O(\ret_V_16_reg_1961[3]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ret_V_16_reg_1961[3]_i_6 
       (.I0(\indexy_pre_V_reg_1911_reg_n_3_[2] ),
        .I1(\indexy_pre_V_reg_1911_reg_n_3_[1] ),
        .I2(\indexy_pre_V_reg_1911_reg_n_3_[0] ),
        .O(\ret_V_16_reg_1961[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \ret_V_16_reg_1961[3]_i_7 
       (.I0(\indexy_pre_V_reg_1911_reg_n_3_[7] ),
        .I1(\indexy_pre_V_reg_1911_reg_n_3_[8] ),
        .I2(\indexy_pre_V_reg_1911_reg_n_3_[6] ),
        .I3(\indexy_pre_V_reg_1911_reg_n_3_[4] ),
        .I4(\indexy_pre_V_reg_1911_reg_n_3_[5] ),
        .I5(\indexy_pre_V_reg_1911_reg_n_3_[3] ),
        .O(\ret_V_16_reg_1961[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \ret_V_16_reg_1961[3]_i_8 
       (.I0(trunc_ln389_reg_1922[13]),
        .I1(trunc_ln389_reg_1922[14]),
        .I2(trunc_ln389_reg_1922[12]),
        .I3(\indexy_pre_V_reg_1911_reg_n_3_[10] ),
        .I4(\indexy_pre_V_reg_1911_reg_n_3_[11] ),
        .I5(\indexy_pre_V_reg_1911_reg_n_3_[9] ),
        .O(\ret_V_16_reg_1961[3]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \ret_V_16_reg_1961[3]_i_9 
       (.I0(trunc_ln389_reg_1922[19]),
        .I1(trunc_ln389_reg_1922[20]),
        .I2(trunc_ln389_reg_1922[18]),
        .I3(trunc_ln389_reg_1922[16]),
        .I4(trunc_ln389_reg_1922[17]),
        .I5(trunc_ln389_reg_1922[15]),
        .O(\ret_V_16_reg_1961[3]_i_9_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[0]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[0]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[0]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[0]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[10]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[10]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[10]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[10]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[11]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[11]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[11]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[11]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[12]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[12]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[12]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[12]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[13]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[13]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[13]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[13]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[14]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[14]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[14]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[14]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[15]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[15]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[15]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[15]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[16]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[16]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[16]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[16]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[1]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[1]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[1]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[1]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[2]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[2]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[2]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[2]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[3]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[3]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[3]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[3]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[4]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[4]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[4]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[4]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[5]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[5]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[5]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[5]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[6]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[6]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[6]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[6]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[7]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[7]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[7]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[7]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[8]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[8]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[8]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[8]));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/ret_V_16_reg_1961_pp1_iter16_reg_reg[9]_srl15 " *) 
  SRL16E \ret_V_16_reg_1961_pp1_iter16_reg_reg[9]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ret_V_16_reg_1961[9]),
        .Q(ret_V_16_reg_1961_pp1_iter16_reg[9]));
  FDRE \ret_V_16_reg_1961_reg[0] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[3]_i_1_n_10 ),
        .Q(ret_V_16_reg_1961[0]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[10] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[11]_i_1_n_8 ),
        .Q(ret_V_16_reg_1961[10]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[11] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[11]_i_1_n_7 ),
        .Q(ret_V_16_reg_1961[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_16_reg_1961_reg[11]_i_1 
       (.CI(\ret_V_16_reg_1961_reg[7]_i_1_n_3 ),
        .CO({\ret_V_16_reg_1961_reg[11]_i_1_n_3 ,\ret_V_16_reg_1961_reg[11]_i_1_n_4 ,\ret_V_16_reg_1961_reg[11]_i_1_n_5 ,\ret_V_16_reg_1961_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ret_V_16_reg_1961_reg[11]_i_1_n_7 ,\ret_V_16_reg_1961_reg[11]_i_1_n_8 ,\ret_V_16_reg_1961_reg[11]_i_1_n_9 ,\ret_V_16_reg_1961_reg[11]_i_1_n_10 }),
        .S(trunc_ln_fu_1077_p4[11:8]));
  FDRE \ret_V_16_reg_1961_reg[12] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[15]_i_1_n_10 ),
        .Q(ret_V_16_reg_1961[12]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[13] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[15]_i_1_n_9 ),
        .Q(ret_V_16_reg_1961[13]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[14] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[15]_i_1_n_8 ),
        .Q(ret_V_16_reg_1961[14]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[15] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[15]_i_1_n_7 ),
        .Q(ret_V_16_reg_1961[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_16_reg_1961_reg[15]_i_1 
       (.CI(\ret_V_16_reg_1961_reg[11]_i_1_n_3 ),
        .CO({\ret_V_16_reg_1961_reg[15]_i_1_n_3 ,\ret_V_16_reg_1961_reg[15]_i_1_n_4 ,\ret_V_16_reg_1961_reg[15]_i_1_n_5 ,\ret_V_16_reg_1961_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ret_V_16_reg_1961_reg[15]_i_1_n_7 ,\ret_V_16_reg_1961_reg[15]_i_1_n_8 ,\ret_V_16_reg_1961_reg[15]_i_1_n_9 ,\ret_V_16_reg_1961_reg[15]_i_1_n_10 }),
        .S(trunc_ln_fu_1077_p4[15:12]));
  FDRE \ret_V_16_reg_1961_reg[16] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[16]_i_1_n_10 ),
        .Q(ret_V_16_reg_1961[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_16_reg_1961_reg[16]_i_1 
       (.CI(\ret_V_16_reg_1961_reg[15]_i_1_n_3 ),
        .CO(\NLW_ret_V_16_reg_1961_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ret_V_16_reg_1961_reg[16]_i_1_O_UNCONNECTED [3:1],\ret_V_16_reg_1961_reg[16]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,trunc_ln_fu_1077_p4[16]}));
  FDRE \ret_V_16_reg_1961_reg[1] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[3]_i_1_n_9 ),
        .Q(ret_V_16_reg_1961[1]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[2] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[3]_i_1_n_8 ),
        .Q(ret_V_16_reg_1961[2]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[3] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[3]_i_1_n_7 ),
        .Q(ret_V_16_reg_1961[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_16_reg_1961_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ret_V_16_reg_1961_reg[3]_i_1_n_3 ,\ret_V_16_reg_1961_reg[3]_i_1_n_4 ,\ret_V_16_reg_1961_reg[3]_i_1_n_5 ,\ret_V_16_reg_1961_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,trunc_ln389_reg_1922[22]}),
        .O({\ret_V_16_reg_1961_reg[3]_i_1_n_7 ,\ret_V_16_reg_1961_reg[3]_i_1_n_8 ,\ret_V_16_reg_1961_reg[3]_i_1_n_9 ,\ret_V_16_reg_1961_reg[3]_i_1_n_10 }),
        .S({trunc_ln_fu_1077_p4[3:2],trunc_ln389_reg_1922[23],\ret_V_16_reg_1961[3]_i_2_n_3 }));
  FDRE \ret_V_16_reg_1961_reg[4] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[7]_i_1_n_10 ),
        .Q(ret_V_16_reg_1961[4]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[5] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[7]_i_1_n_9 ),
        .Q(ret_V_16_reg_1961[5]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[6] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[7]_i_1_n_8 ),
        .Q(ret_V_16_reg_1961[6]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[7] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[7]_i_1_n_7 ),
        .Q(ret_V_16_reg_1961[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ret_V_16_reg_1961_reg[7]_i_1 
       (.CI(\ret_V_16_reg_1961_reg[3]_i_1_n_3 ),
        .CO({\ret_V_16_reg_1961_reg[7]_i_1_n_3 ,\ret_V_16_reg_1961_reg[7]_i_1_n_4 ,\ret_V_16_reg_1961_reg[7]_i_1_n_5 ,\ret_V_16_reg_1961_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ret_V_16_reg_1961_reg[7]_i_1_n_7 ,\ret_V_16_reg_1961_reg[7]_i_1_n_8 ,\ret_V_16_reg_1961_reg[7]_i_1_n_9 ,\ret_V_16_reg_1961_reg[7]_i_1_n_10 }),
        .S(trunc_ln_fu_1077_p4[7:4]));
  FDRE \ret_V_16_reg_1961_reg[8] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[11]_i_1_n_10 ),
        .Q(ret_V_16_reg_1961[8]),
        .R(1'b0));
  FDRE \ret_V_16_reg_1961_reg[9] 
       (.C(ap_clk),
        .CE(j_1_reg_4510),
        .D(\ret_V_16_reg_1961_reg[11]_i_1_n_9 ),
        .Q(ret_V_16_reg_1961[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ret_V_17_reg_1990[0]_i_2 
       (.I0(reg_606[22]),
        .I1(icmp_ln1494_reg_1985),
        .I2(indexx_pre_V_1_reg_1835_reg[0]),
        .I3(reg_606[41]),
        .O(\ret_V_17_reg_1990[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \ret_V_17_reg_1990[1]_i_1 
       (.I0(reg_606[41]),
        .I1(indexx_pre_V_1_reg_1835_reg[1]),
        .I2(icmp_ln1494_reg_1985),
        .I3(reg_606[23]),
        .O(\ret_V_17_reg_1990[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h5044)) 
    \ret_V_17_reg_1990[2]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[24]),
        .I2(shl_i_i_i_i_i_reg_1830_reg[2]),
        .I3(icmp_ln1494_reg_1985),
        .O(\ret_V_17_reg_1990[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h5044)) 
    \ret_V_17_reg_1990[3]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[25]),
        .I2(shl_i_i_i_i_i_reg_1830_reg[3]),
        .I3(icmp_ln1494_reg_1985),
        .O(\ret_V_17_reg_1990[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h5404)) 
    \ret_V_17_reg_1990[4]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[26]),
        .I2(icmp_ln1494_reg_1985),
        .I3(shl_i_i_i_i_i_reg_1830_reg[4]),
        .O(\ret_V_17_reg_1990[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h5404)) 
    \ret_V_17_reg_1990[5]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[27]),
        .I2(icmp_ln1494_reg_1985),
        .I3(shl_i_i_i_i_i_reg_1830_reg[5]),
        .O(\ret_V_17_reg_1990[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h5044)) 
    \ret_V_17_reg_1990[6]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[28]),
        .I2(shl_i_i_i_i_i_reg_1830_reg[6]),
        .I3(icmp_ln1494_reg_1985),
        .O(\ret_V_17_reg_1990[6]_i_1_n_3 ));
  FDRE \ret_V_17_reg_1990_reg[0] 
       (.C(ap_clk),
        .CE(not_cmp_i_i176_reg_19960),
        .D(\ret_V_17_reg_1990[0]_i_2_n_3 ),
        .Q(ret_V_17_reg_1990[0]),
        .R(1'b0));
  FDRE \ret_V_17_reg_1990_reg[1] 
       (.C(ap_clk),
        .CE(not_cmp_i_i176_reg_19960),
        .D(\ret_V_17_reg_1990[1]_i_1_n_3 ),
        .Q(ret_V_17_reg_1990[1]),
        .R(1'b0));
  FDRE \ret_V_17_reg_1990_reg[2] 
       (.C(ap_clk),
        .CE(not_cmp_i_i176_reg_19960),
        .D(\ret_V_17_reg_1990[2]_i_1_n_3 ),
        .Q(ret_V_17_reg_1990[2]),
        .R(1'b0));
  FDRE \ret_V_17_reg_1990_reg[3] 
       (.C(ap_clk),
        .CE(not_cmp_i_i176_reg_19960),
        .D(\ret_V_17_reg_1990[3]_i_1_n_3 ),
        .Q(ret_V_17_reg_1990[3]),
        .R(1'b0));
  FDRE \ret_V_17_reg_1990_reg[4] 
       (.C(ap_clk),
        .CE(not_cmp_i_i176_reg_19960),
        .D(\ret_V_17_reg_1990[4]_i_1_n_3 ),
        .Q(ret_V_17_reg_1990[4]),
        .R(1'b0));
  FDRE \ret_V_17_reg_1990_reg[5] 
       (.C(ap_clk),
        .CE(not_cmp_i_i176_reg_19960),
        .D(\ret_V_17_reg_1990[5]_i_1_n_3 ),
        .Q(ret_V_17_reg_1990[5]),
        .R(1'b0));
  FDRE \ret_V_17_reg_1990_reg[6] 
       (.C(ap_clk),
        .CE(not_cmp_i_i176_reg_19960),
        .D(\ret_V_17_reg_1990[6]_i_1_n_3 ),
        .Q(ret_V_17_reg_1990[6]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[0]),
        .Q(rhs_cast_reg_1820[0]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[10]),
        .Q(rhs_cast_reg_1820[10]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[11]),
        .Q(rhs_cast_reg_1820[11]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[12]),
        .Q(rhs_cast_reg_1820[12]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[13]),
        .Q(rhs_cast_reg_1820[13]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[14]),
        .Q(rhs_cast_reg_1820[14]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[15]),
        .Q(rhs_cast_reg_1820[15]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[16]),
        .Q(rhs_cast_reg_1820[16]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[17]),
        .Q(rhs_cast_reg_1820[17]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[18]),
        .Q(rhs_cast_reg_1820[18]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[19]),
        .Q(rhs_cast_reg_1820[19]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[1]),
        .Q(rhs_cast_reg_1820[1]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[20]),
        .Q(rhs_cast_reg_1820[20]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[21]),
        .Q(rhs_cast_reg_1820[21]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[22]),
        .Q(rhs_cast_reg_1820[22]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[23]),
        .Q(rhs_cast_reg_1820[23]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[24]),
        .Q(rhs_cast_reg_1820[24]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[25]),
        .Q(rhs_cast_reg_1820[25]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[26]),
        .Q(rhs_cast_reg_1820[26]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[27]),
        .Q(rhs_cast_reg_1820[27]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[28]),
        .Q(rhs_cast_reg_1820[28]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[29]),
        .Q(rhs_cast_reg_1820[29]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[2]),
        .Q(rhs_cast_reg_1820[2]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[30]),
        .Q(rhs_cast_reg_1820[30]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[31]),
        .Q(rhs_cast_reg_1820[31]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[32]),
        .Q(rhs_cast_reg_1820[32]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[33]),
        .Q(rhs_cast_reg_1820[33]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[34]),
        .Q(rhs_cast_reg_1820[34]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[35]),
        .Q(rhs_cast_reg_1820[35]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[36]),
        .Q(rhs_cast_reg_1820[36]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[37]),
        .Q(rhs_cast_reg_1820[37]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[3]),
        .Q(rhs_cast_reg_1820[3]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[4]),
        .Q(rhs_cast_reg_1820[4]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[5]),
        .Q(rhs_cast_reg_1820[5]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[6]),
        .Q(rhs_cast_reg_1820[6]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[7]),
        .Q(rhs_cast_reg_1820[7]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[8]),
        .Q(rhs_cast_reg_1820[8]),
        .R(1'b0));
  FDRE \rhs_cast_reg_1820_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(rhs_reg_1791[9]),
        .Q(rhs_cast_reg_1820[9]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[10]),
        .Q(rhs_reg_1791[0]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[20]),
        .Q(rhs_reg_1791[10]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[21]),
        .Q(rhs_reg_1791[11]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[22]),
        .Q(rhs_reg_1791[12]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[23]),
        .Q(rhs_reg_1791[13]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[24]),
        .Q(rhs_reg_1791[14]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[25]),
        .Q(rhs_reg_1791[15]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[26]),
        .Q(rhs_reg_1791[16]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[27]),
        .Q(rhs_reg_1791[17]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[28]),
        .Q(rhs_reg_1791[18]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[29]),
        .Q(rhs_reg_1791[19]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[11]),
        .Q(rhs_reg_1791[1]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[30]),
        .Q(rhs_reg_1791[20]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[31]),
        .Q(rhs_reg_1791[21]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[32]),
        .Q(rhs_reg_1791[22]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[33]),
        .Q(rhs_reg_1791[23]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[34]),
        .Q(rhs_reg_1791[24]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[35]),
        .Q(rhs_reg_1791[25]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[36]),
        .Q(rhs_reg_1791[26]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[37]),
        .Q(rhs_reg_1791[27]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[38]),
        .Q(rhs_reg_1791[28]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[39]),
        .Q(rhs_reg_1791[29]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[12]),
        .Q(rhs_reg_1791[2]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[40]),
        .Q(rhs_reg_1791[30]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[41]),
        .Q(rhs_reg_1791[31]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[42]),
        .Q(rhs_reg_1791[32]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[43]),
        .Q(rhs_reg_1791[33]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[44]),
        .Q(rhs_reg_1791[34]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[45]),
        .Q(rhs_reg_1791[35]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[46]),
        .Q(rhs_reg_1791[36]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[47]),
        .Q(rhs_reg_1791[37]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[13]),
        .Q(rhs_reg_1791[3]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[14]),
        .Q(rhs_reg_1791[4]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[15]),
        .Q(rhs_reg_1791[5]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[16]),
        .Q(rhs_reg_1791[6]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[17]),
        .Q(rhs_reg_1791[7]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[18]),
        .Q(rhs_reg_1791[8]),
        .R(1'b0));
  FDRE \rhs_reg_1791_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[19]),
        .Q(rhs_reg_1791[9]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[0]),
        .Q(scalex_V_reg_1771[0]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[10]),
        .Q(scalex_V_reg_1771[10]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[11]),
        .Q(scalex_V_reg_1771[11]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[12]),
        .Q(scalex_V_reg_1771[12]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[13]),
        .Q(scalex_V_reg_1771[13]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[14]),
        .Q(scalex_V_reg_1771[14]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[15]),
        .Q(scalex_V_reg_1771[15]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[16]),
        .Q(scalex_V_reg_1771[16]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[17]),
        .Q(scalex_V_reg_1771[17]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[18]),
        .Q(scalex_V_reg_1771[18]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[19]),
        .Q(scalex_V_reg_1771[19]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[1]),
        .Q(scalex_V_reg_1771[1]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[20]),
        .Q(scalex_V_reg_1771[20]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[21]),
        .Q(scalex_V_reg_1771[21]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[22]),
        .Q(scalex_V_reg_1771[22]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[23]),
        .Q(scalex_V_reg_1771[23]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[24]),
        .Q(scalex_V_reg_1771[24]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[25]),
        .Q(scalex_V_reg_1771[25]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[26]),
        .Q(scalex_V_reg_1771[26]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[27]),
        .Q(scalex_V_reg_1771[27]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[28]),
        .Q(scalex_V_reg_1771[28]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[29]),
        .Q(scalex_V_reg_1771[29]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[2]),
        .Q(scalex_V_reg_1771[2]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[30]),
        .Q(scalex_V_reg_1771[30]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[31]),
        .Q(scalex_V_reg_1771[31]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[32]),
        .Q(scalex_V_reg_1771[32]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[33]),
        .Q(scalex_V_reg_1771[33]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[34]),
        .Q(scalex_V_reg_1771[34]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[35]),
        .Q(scalex_V_reg_1771[35]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[36]),
        .Q(scalex_V_reg_1771[36]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[37]),
        .Q(scalex_V_reg_1771[37]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[38]),
        .Q(scalex_V_reg_1771[38]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[39]),
        .Q(scalex_V_reg_1771[39]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[3]),
        .Q(scalex_V_reg_1771[3]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[40]),
        .Q(scalex_V_reg_1771[40]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[41]),
        .Q(scalex_V_reg_1771[41]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[42]),
        .Q(scalex_V_reg_1771[42]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[43]),
        .Q(scalex_V_reg_1771[43]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[44]),
        .Q(scalex_V_reg_1771[44]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[45]),
        .Q(scalex_V_reg_1771[45]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[46]),
        .Q(scalex_V_reg_1771[46]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[47]),
        .Q(scalex_V_reg_1771[47]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[4]),
        .Q(scalex_V_reg_1771[4]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[5]),
        .Q(scalex_V_reg_1771[5]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[6]),
        .Q(scalex_V_reg_1771[6]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[7]),
        .Q(scalex_V_reg_1771[7]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[8]),
        .Q(scalex_V_reg_1771[8]),
        .R(1'b0));
  FDRE \scalex_V_reg_1771_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_xfUDivResize_fu_563_ap_return[9]),
        .Q(scalex_V_reg_1771[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln332_1_reg_1722[0]_i_1 
       (.I0(\select_ln332_1_reg_1722[0]_i_2_n_3 ),
        .I1(indvar_flatten_reg_3710),
        .I2(select_ln332_1_reg_1722),
        .O(\select_ln332_1_reg_1722[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h551555D5AAEAAA2A)) 
    \select_ln332_1_reg_1722[0]_i_2 
       (.I0(\i_reg_382_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .I4(select_ln332_1_reg_1722),
        .I5(\j_reg_393_reg[0]_i_2_n_4 ),
        .O(\select_ln332_1_reg_1722[0]_i_2_n_3 ));
  FDRE \select_ln332_1_reg_1722_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln332_1_reg_1722[0]_i_1_n_3 ),
        .Q(select_ln332_1_reg_1722),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AA8A0000)) 
    \select_ln332_reg_1717[6]_i_1 
       (.I0(\j_reg_393_reg[0]_i_2_n_4 ),
        .I1(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(in_mat_data_empty_n),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_condition_pp0_exit_iter0_state2),
        .O(\select_ln332_reg_1717[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h44444044)) 
    \select_ln332_reg_1717[6]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(in_mat_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(\icmp_ln332_reg_1713_reg_n_3_[0] ),
        .O(select_ln332_reg_17170));
  FDRE \select_ln332_reg_1717_reg[0] 
       (.C(ap_clk),
        .CE(select_ln332_reg_17170),
        .D(j_reg_393[0]),
        .Q(select_ln332_reg_1717[0]),
        .R(\select_ln332_reg_1717[6]_i_1_n_3 ));
  FDRE \select_ln332_reg_1717_reg[1] 
       (.C(ap_clk),
        .CE(select_ln332_reg_17170),
        .D(j_reg_393[1]),
        .Q(select_ln332_reg_1717[1]),
        .R(\select_ln332_reg_1717[6]_i_1_n_3 ));
  FDRE \select_ln332_reg_1717_reg[2] 
       (.C(ap_clk),
        .CE(select_ln332_reg_17170),
        .D(j_reg_393[2]),
        .Q(select_ln332_reg_1717[2]),
        .R(\select_ln332_reg_1717[6]_i_1_n_3 ));
  FDRE \select_ln332_reg_1717_reg[3] 
       (.C(ap_clk),
        .CE(select_ln332_reg_17170),
        .D(j_reg_393[3]),
        .Q(select_ln332_reg_1717[3]),
        .R(\select_ln332_reg_1717[6]_i_1_n_3 ));
  FDRE \select_ln332_reg_1717_reg[4] 
       (.C(ap_clk),
        .CE(select_ln332_reg_17170),
        .D(j_reg_393[4]),
        .Q(select_ln332_reg_1717[4]),
        .R(\select_ln332_reg_1717[6]_i_1_n_3 ));
  FDRE \select_ln332_reg_1717_reg[5] 
       (.C(ap_clk),
        .CE(select_ln332_reg_17170),
        .D(j_reg_393[5]),
        .Q(select_ln332_reg_1717[5]),
        .R(\select_ln332_reg_1717[6]_i_1_n_3 ));
  FDRE \select_ln332_reg_1717_reg[6] 
       (.C(ap_clk),
        .CE(select_ln332_reg_17170),
        .D(j_reg_393[6]),
        .Q(select_ln332_reg_1717[6]),
        .R(\select_ln332_reg_1717[6]_i_1_n_3 ));
  FDRE \sext_ln293_reg_1796_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[0]),
        .Q(sext_ln293_reg_1796[0]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[10]),
        .Q(sext_ln293_reg_1796[10]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[11]),
        .Q(sext_ln293_reg_1796[11]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[12]),
        .Q(sext_ln293_reg_1796[12]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[13]),
        .Q(sext_ln293_reg_1796[13]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[14]),
        .Q(sext_ln293_reg_1796[14]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[15]),
        .Q(sext_ln293_reg_1796[15]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[16]),
        .Q(sext_ln293_reg_1796[16]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[17]),
        .Q(sext_ln293_reg_1796[17]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[18]),
        .Q(sext_ln293_reg_1796[18]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[19]),
        .Q(sext_ln293_reg_1796[19]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[1]),
        .Q(sext_ln293_reg_1796[1]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[20]),
        .Q(sext_ln293_reg_1796[20]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[21]),
        .Q(sext_ln293_reg_1796[21]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[22]),
        .Q(sext_ln293_reg_1796[22]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[23]),
        .Q(sext_ln293_reg_1796[23]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[24]),
        .Q(sext_ln293_reg_1796[24]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[25]),
        .Q(sext_ln293_reg_1796[25]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[26]),
        .Q(sext_ln293_reg_1796[26]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[27]),
        .Q(sext_ln293_reg_1796[27]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[28]),
        .Q(sext_ln293_reg_1796[28]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[29]),
        .Q(sext_ln293_reg_1796[29]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[2]),
        .Q(sext_ln293_reg_1796[2]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[30]),
        .Q(sext_ln293_reg_1796[30]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[31]),
        .Q(sext_ln293_reg_1796[32]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[3]),
        .Q(sext_ln293_reg_1796[3]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[4]),
        .Q(sext_ln293_reg_1796[4]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[5]),
        .Q(sext_ln293_reg_1796[5]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[6]),
        .Q(sext_ln293_reg_1796[6]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[7]),
        .Q(sext_ln293_reg_1796[7]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[8]),
        .Q(sext_ln293_reg_1796[8]),
        .R(1'b0));
  FDRE \sext_ln293_reg_1796_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(Q[9]),
        .Q(sext_ln293_reg_1796[9]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [0]),
        .Q(sext_ln382_reg_1845[0]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [10]),
        .Q(sext_ln382_reg_1845[10]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [11]),
        .Q(sext_ln382_reg_1845[11]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [12]),
        .Q(sext_ln382_reg_1845[12]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [13]),
        .Q(sext_ln382_reg_1845[13]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [14]),
        .Q(sext_ln382_reg_1845[14]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [15]),
        .Q(sext_ln382_reg_1845[15]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [16]),
        .Q(sext_ln382_reg_1845[16]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [17]),
        .Q(sext_ln382_reg_1845[17]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [18]),
        .Q(sext_ln382_reg_1845[18]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [19]),
        .Q(sext_ln382_reg_1845[19]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [1]),
        .Q(sext_ln382_reg_1845[1]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [20]),
        .Q(sext_ln382_reg_1845[20]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [21]),
        .Q(sext_ln382_reg_1845[21]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [22]),
        .Q(sext_ln382_reg_1845[22]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [23]),
        .Q(sext_ln382_reg_1845[23]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [24]),
        .Q(sext_ln382_reg_1845[24]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [25]),
        .Q(sext_ln382_reg_1845[25]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [26]),
        .Q(sext_ln382_reg_1845[26]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [27]),
        .Q(sext_ln382_reg_1845[27]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [28]),
        .Q(sext_ln382_reg_1845[28]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [29]),
        .Q(sext_ln382_reg_1845[29]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [2]),
        .Q(sext_ln382_reg_1845[2]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [30]),
        .Q(sext_ln382_reg_1845[30]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [31]),
        .Q(sext_ln382_reg_1845[32]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [3]),
        .Q(sext_ln382_reg_1845[3]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [4]),
        .Q(sext_ln382_reg_1845[4]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [5]),
        .Q(sext_ln382_reg_1845[5]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [6]),
        .Q(sext_ln382_reg_1845[6]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [7]),
        .Q(sext_ln382_reg_1845[7]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [8]),
        .Q(sext_ln382_reg_1845[8]),
        .R(1'b0));
  FDRE \sext_ln382_reg_1845_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sext_ln382_reg_1845_reg[32]_0 [9]),
        .Q(sext_ln382_reg_1845[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i216_i_reg_1840[22]_i_1 
       (.I0(\ynew_reg_1776_reg[63]_0 [0]),
        .O(\shl_i_i_i216_i_reg_1840[22]_i_1_n_3 ));
  FDRE \shl_i_i_i216_i_reg_1840_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i216_i_reg_1840[22]_i_1_n_3 ),
        .Q(shl_i_i_i216_i_reg_1840_reg[0]),
        .R(1'b0));
  FDRE \shl_i_i_i216_i_reg_1840_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_10 ),
        .Q(shl_i_i_i216_i_reg_1840_reg[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[24]_i_2 
       (.I0(\ynew_reg_1776_reg[63]_0 [4]),
        .O(\shl_i_i_i_i233_i_reg_1825[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[24]_i_3 
       (.I0(\ynew_reg_1776_reg[63]_0 [3]),
        .O(\shl_i_i_i_i233_i_reg_1825[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[24]_i_4 
       (.I0(\ynew_reg_1776_reg[63]_0 [2]),
        .O(\shl_i_i_i_i233_i_reg_1825[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[24]_i_5 
       (.I0(\ynew_reg_1776_reg[63]_0 [1]),
        .O(\shl_i_i_i_i233_i_reg_1825[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[27]_i_2 
       (.I0(\ynew_reg_1776_reg[63]_0 [8]),
        .O(\shl_i_i_i_i233_i_reg_1825[27]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[27]_i_3 
       (.I0(\ynew_reg_1776_reg[63]_0 [7]),
        .O(\shl_i_i_i_i233_i_reg_1825[27]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[27]_i_4 
       (.I0(\ynew_reg_1776_reg[63]_0 [6]),
        .O(\shl_i_i_i_i233_i_reg_1825[27]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[27]_i_5 
       (.I0(\ynew_reg_1776_reg[63]_0 [5]),
        .O(\shl_i_i_i_i233_i_reg_1825[27]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[31]_i_2 
       (.I0(\ynew_reg_1776_reg[63]_0 [12]),
        .O(\shl_i_i_i_i233_i_reg_1825[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[31]_i_3 
       (.I0(\ynew_reg_1776_reg[63]_0 [11]),
        .O(\shl_i_i_i_i233_i_reg_1825[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[31]_i_4 
       (.I0(\ynew_reg_1776_reg[63]_0 [10]),
        .O(\shl_i_i_i_i233_i_reg_1825[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[31]_i_5 
       (.I0(\ynew_reg_1776_reg[63]_0 [9]),
        .O(\shl_i_i_i_i233_i_reg_1825[31]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[35]_i_2 
       (.I0(\ynew_reg_1776_reg[63]_0 [16]),
        .O(\shl_i_i_i_i233_i_reg_1825[35]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[35]_i_3 
       (.I0(\ynew_reg_1776_reg[63]_0 [15]),
        .O(\shl_i_i_i_i233_i_reg_1825[35]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[35]_i_4 
       (.I0(\ynew_reg_1776_reg[63]_0 [14]),
        .O(\shl_i_i_i_i233_i_reg_1825[35]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[35]_i_5 
       (.I0(\ynew_reg_1776_reg[63]_0 [13]),
        .O(\shl_i_i_i_i233_i_reg_1825[35]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[42]_i_2 
       (.I0(\ynew_reg_1776_reg[63]_0 [20]),
        .O(\shl_i_i_i_i233_i_reg_1825[42]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[42]_i_3 
       (.I0(\ynew_reg_1776_reg[63]_0 [19]),
        .O(\shl_i_i_i_i233_i_reg_1825[42]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[42]_i_4 
       (.I0(\ynew_reg_1776_reg[63]_0 [18]),
        .O(\shl_i_i_i_i233_i_reg_1825[42]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[42]_i_5 
       (.I0(\ynew_reg_1776_reg[63]_0 [17]),
        .O(\shl_i_i_i_i233_i_reg_1825[42]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[46]_i_2 
       (.I0(\ynew_reg_1776_reg[63]_0 [24]),
        .O(\shl_i_i_i_i233_i_reg_1825[46]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[46]_i_3 
       (.I0(\ynew_reg_1776_reg[63]_0 [23]),
        .O(\shl_i_i_i_i233_i_reg_1825[46]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[46]_i_4 
       (.I0(\ynew_reg_1776_reg[63]_0 [22]),
        .O(\shl_i_i_i_i233_i_reg_1825[46]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[46]_i_5 
       (.I0(\ynew_reg_1776_reg[63]_0 [21]),
        .O(\shl_i_i_i_i233_i_reg_1825[46]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[50]_i_2 
       (.I0(\ynew_reg_1776_reg[63]_0 [28]),
        .O(\shl_i_i_i_i233_i_reg_1825[50]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[50]_i_3 
       (.I0(\ynew_reg_1776_reg[63]_0 [27]),
        .O(\shl_i_i_i_i233_i_reg_1825[50]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[50]_i_4 
       (.I0(\ynew_reg_1776_reg[63]_0 [26]),
        .O(\shl_i_i_i_i233_i_reg_1825[50]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[50]_i_5 
       (.I0(\ynew_reg_1776_reg[63]_0 [25]),
        .O(\shl_i_i_i_i233_i_reg_1825[50]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[53]_i_2 
       (.I0(\ynew_reg_1776_reg[63]_0 [31]),
        .O(\shl_i_i_i_i233_i_reg_1825[53]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[53]_i_3 
       (.I0(\ynew_reg_1776_reg[63]_0 [30]),
        .O(\shl_i_i_i_i233_i_reg_1825[53]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i233_i_reg_1825[53]_i_4 
       (.I0(\ynew_reg_1776_reg[63]_0 [29]),
        .O(\shl_i_i_i_i233_i_reg_1825[53]_i_4_n_3 ));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_9 ),
        .Q(shl_i_i_i_i233_i_reg_1825[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i233_i_reg_1825_reg[24]_i_1 
       (.CI(1'b0),
        .CO({\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_3 ,\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_4 ,\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_5 ,\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_6 }),
        .CYINIT(\ynew_reg_1776_reg[63]_0 [0]),
        .DI(\ynew_reg_1776_reg[63]_0 [4:1]),
        .O({\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_7 ,\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_8 ,\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_9 ,\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_10 }),
        .S({\shl_i_i_i_i233_i_reg_1825[24]_i_2_n_3 ,\shl_i_i_i_i233_i_reg_1825[24]_i_3_n_3 ,\shl_i_i_i_i233_i_reg_1825[24]_i_4_n_3 ,\shl_i_i_i_i233_i_reg_1825[24]_i_5_n_3 }));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_8 ),
        .Q(shl_i_i_i_i233_i_reg_1825[25]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_7 ),
        .Q(shl_i_i_i_i233_i_reg_1825[26]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_10 ),
        .Q(shl_i_i_i_i233_i_reg_1825[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i233_i_reg_1825_reg[27]_i_1 
       (.CI(\shl_i_i_i_i233_i_reg_1825_reg[24]_i_1_n_3 ),
        .CO({\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_3 ,\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_4 ,\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_5 ,\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\ynew_reg_1776_reg[63]_0 [8:5]),
        .O({\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_7 ,\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_8 ,\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_9 ,\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_10 }),
        .S({\shl_i_i_i_i233_i_reg_1825[27]_i_2_n_3 ,\shl_i_i_i_i233_i_reg_1825[27]_i_3_n_3 ,\shl_i_i_i_i233_i_reg_1825[27]_i_4_n_3 ,\shl_i_i_i_i233_i_reg_1825[27]_i_5_n_3 }));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_9 ),
        .Q(shl_i_i_i_i233_i_reg_1825[28]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_8 ),
        .Q(shl_i_i_i_i233_i_reg_1825[29]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_7 ),
        .Q(shl_i_i_i_i233_i_reg_1825[30]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_10 ),
        .Q(shl_i_i_i_i233_i_reg_1825[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i233_i_reg_1825_reg[31]_i_1 
       (.CI(\shl_i_i_i_i233_i_reg_1825_reg[27]_i_1_n_3 ),
        .CO({\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_3 ,\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_4 ,\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_5 ,\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\ynew_reg_1776_reg[63]_0 [12:9]),
        .O({\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_7 ,\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_8 ,\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_9 ,\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_10 }),
        .S({\shl_i_i_i_i233_i_reg_1825[31]_i_2_n_3 ,\shl_i_i_i_i233_i_reg_1825[31]_i_3_n_3 ,\shl_i_i_i_i233_i_reg_1825[31]_i_4_n_3 ,\shl_i_i_i_i233_i_reg_1825[31]_i_5_n_3 }));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_9 ),
        .Q(shl_i_i_i_i233_i_reg_1825[32]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_8 ),
        .Q(shl_i_i_i_i233_i_reg_1825[33]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_7 ),
        .Q(shl_i_i_i_i233_i_reg_1825[34]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_10 ),
        .Q(shl_i_i_i_i233_i_reg_1825[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i233_i_reg_1825_reg[35]_i_1 
       (.CI(\shl_i_i_i_i233_i_reg_1825_reg[31]_i_1_n_3 ),
        .CO({\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_3 ,\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_4 ,\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_5 ,\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\ynew_reg_1776_reg[63]_0 [16:13]),
        .O({\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_7 ,\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_8 ,\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_9 ,\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_10 }),
        .S({\shl_i_i_i_i233_i_reg_1825[35]_i_2_n_3 ,\shl_i_i_i_i233_i_reg_1825[35]_i_3_n_3 ,\shl_i_i_i_i233_i_reg_1825[35]_i_4_n_3 ,\shl_i_i_i_i233_i_reg_1825[35]_i_5_n_3 }));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_9 ),
        .Q(shl_i_i_i_i233_i_reg_1825[36]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_8 ),
        .Q(shl_i_i_i_i233_i_reg_1825[37]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_7 ),
        .Q(shl_i_i_i_i233_i_reg_1825[38]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_10 ),
        .Q(shl_i_i_i_i233_i_reg_1825[39]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_9 ),
        .Q(shl_i_i_i_i233_i_reg_1825[40]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_8 ),
        .Q(shl_i_i_i_i233_i_reg_1825[41]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_7 ),
        .Q(shl_i_i_i_i233_i_reg_1825[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i233_i_reg_1825_reg[42]_i_1 
       (.CI(\shl_i_i_i_i233_i_reg_1825_reg[35]_i_1_n_3 ),
        .CO({\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_3 ,\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_4 ,\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_5 ,\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\ynew_reg_1776_reg[63]_0 [20:17]),
        .O({\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_7 ,\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_8 ,\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_9 ,\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_10 }),
        .S({\shl_i_i_i_i233_i_reg_1825[42]_i_2_n_3 ,\shl_i_i_i_i233_i_reg_1825[42]_i_3_n_3 ,\shl_i_i_i_i233_i_reg_1825[42]_i_4_n_3 ,\shl_i_i_i_i233_i_reg_1825[42]_i_5_n_3 }));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_10 ),
        .Q(shl_i_i_i_i233_i_reg_1825[43]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_9 ),
        .Q(shl_i_i_i_i233_i_reg_1825[44]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_8 ),
        .Q(shl_i_i_i_i233_i_reg_1825[45]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_7 ),
        .Q(shl_i_i_i_i233_i_reg_1825[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i233_i_reg_1825_reg[46]_i_1 
       (.CI(\shl_i_i_i_i233_i_reg_1825_reg[42]_i_1_n_3 ),
        .CO({\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_3 ,\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_4 ,\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_5 ,\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\ynew_reg_1776_reg[63]_0 [24:21]),
        .O({\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_7 ,\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_8 ,\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_9 ,\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_10 }),
        .S({\shl_i_i_i_i233_i_reg_1825[46]_i_2_n_3 ,\shl_i_i_i_i233_i_reg_1825[46]_i_3_n_3 ,\shl_i_i_i_i233_i_reg_1825[46]_i_4_n_3 ,\shl_i_i_i_i233_i_reg_1825[46]_i_5_n_3 }));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_10 ),
        .Q(shl_i_i_i_i233_i_reg_1825[47]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_9 ),
        .Q(shl_i_i_i_i233_i_reg_1825[48]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_8 ),
        .Q(shl_i_i_i_i233_i_reg_1825[49]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_7 ),
        .Q(shl_i_i_i_i233_i_reg_1825[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i233_i_reg_1825_reg[50]_i_1 
       (.CI(\shl_i_i_i_i233_i_reg_1825_reg[46]_i_1_n_3 ),
        .CO({\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_3 ,\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_4 ,\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_5 ,\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\ynew_reg_1776_reg[63]_0 [28:25]),
        .O({\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_7 ,\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_8 ,\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_9 ,\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_10 }),
        .S({\shl_i_i_i_i233_i_reg_1825[50]_i_2_n_3 ,\shl_i_i_i_i233_i_reg_1825[50]_i_3_n_3 ,\shl_i_i_i_i233_i_reg_1825[50]_i_4_n_3 ,\shl_i_i_i_i233_i_reg_1825[50]_i_5_n_3 }));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_10 ),
        .Q(shl_i_i_i_i233_i_reg_1825[51]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_9 ),
        .Q(shl_i_i_i_i233_i_reg_1825[52]),
        .R(1'b0));
  FDRE \shl_i_i_i_i233_i_reg_1825_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_8 ),
        .Q(shl_i_i_i_i233_i_reg_1825[53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i233_i_reg_1825_reg[53]_i_1 
       (.CI(\shl_i_i_i_i233_i_reg_1825_reg[50]_i_1_n_3 ),
        .CO({\NLW_shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_CO_UNCONNECTED [3:2],\shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_5 ,\shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ynew_reg_1776_reg[63]_0 [30:29]}),
        .O({\NLW_shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_O_UNCONNECTED [3],\shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_8 ,\shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_9 ,\shl_i_i_i_i233_i_reg_1825_reg[53]_i_1_n_10 }),
        .S({1'b0,\shl_i_i_i_i233_i_reg_1825[53]_i_2_n_3 ,\shl_i_i_i_i233_i_reg_1825[53]_i_3_n_3 ,\shl_i_i_i_i233_i_reg_1825[53]_i_4_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[24]_i_2 
       (.I0(Q[4]),
        .O(\shl_i_i_i_i_i_reg_1830[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[24]_i_3 
       (.I0(Q[3]),
        .O(\shl_i_i_i_i_i_reg_1830[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[24]_i_4 
       (.I0(Q[2]),
        .O(\shl_i_i_i_i_i_reg_1830[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[24]_i_5 
       (.I0(Q[1]),
        .O(\shl_i_i_i_i_i_reg_1830[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[27]_i_2 
       (.I0(Q[8]),
        .O(\shl_i_i_i_i_i_reg_1830[27]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[27]_i_3 
       (.I0(Q[7]),
        .O(\shl_i_i_i_i_i_reg_1830[27]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[27]_i_4 
       (.I0(Q[6]),
        .O(\shl_i_i_i_i_i_reg_1830[27]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[27]_i_5 
       (.I0(Q[5]),
        .O(\shl_i_i_i_i_i_reg_1830[27]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[31]_i_2 
       (.I0(Q[12]),
        .O(\shl_i_i_i_i_i_reg_1830[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[31]_i_3 
       (.I0(Q[11]),
        .O(\shl_i_i_i_i_i_reg_1830[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[31]_i_4 
       (.I0(Q[10]),
        .O(\shl_i_i_i_i_i_reg_1830[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[31]_i_5 
       (.I0(Q[9]),
        .O(\shl_i_i_i_i_i_reg_1830[31]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[35]_i_2 
       (.I0(Q[16]),
        .O(\shl_i_i_i_i_i_reg_1830[35]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[35]_i_3 
       (.I0(Q[15]),
        .O(\shl_i_i_i_i_i_reg_1830[35]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[35]_i_4 
       (.I0(Q[14]),
        .O(\shl_i_i_i_i_i_reg_1830[35]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[35]_i_5 
       (.I0(Q[13]),
        .O(\shl_i_i_i_i_i_reg_1830[35]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[39]_i_2 
       (.I0(Q[20]),
        .O(\shl_i_i_i_i_i_reg_1830[39]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[39]_i_3 
       (.I0(Q[19]),
        .O(\shl_i_i_i_i_i_reg_1830[39]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[39]_i_4 
       (.I0(Q[18]),
        .O(\shl_i_i_i_i_i_reg_1830[39]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[39]_i_5 
       (.I0(Q[17]),
        .O(\shl_i_i_i_i_i_reg_1830[39]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[43]_i_2 
       (.I0(Q[24]),
        .O(\shl_i_i_i_i_i_reg_1830[43]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[43]_i_3 
       (.I0(Q[23]),
        .O(\shl_i_i_i_i_i_reg_1830[43]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[43]_i_4 
       (.I0(Q[22]),
        .O(\shl_i_i_i_i_i_reg_1830[43]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[43]_i_5 
       (.I0(Q[21]),
        .O(\shl_i_i_i_i_i_reg_1830[43]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[47]_i_2 
       (.I0(Q[28]),
        .O(\shl_i_i_i_i_i_reg_1830[47]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[47]_i_3 
       (.I0(Q[27]),
        .O(\shl_i_i_i_i_i_reg_1830[47]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[47]_i_4 
       (.I0(Q[26]),
        .O(\shl_i_i_i_i_i_reg_1830[47]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[47]_i_5 
       (.I0(Q[25]),
        .O(\shl_i_i_i_i_i_reg_1830[47]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[51]_i_2 
       (.I0(Q[31]),
        .O(\shl_i_i_i_i_i_reg_1830[51]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[51]_i_3 
       (.I0(Q[30]),
        .O(\shl_i_i_i_i_i_reg_1830[51]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \shl_i_i_i_i_i_reg_1830[51]_i_4 
       (.I0(Q[29]),
        .O(\shl_i_i_i_i_i_reg_1830[51]_i_4_n_3 ));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_9 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i_i_reg_1830_reg[24]_i_1 
       (.CI(1'b0),
        .CO({\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_3 ,\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_4 ,\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_5 ,\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_6 }),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O({\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_7 ,\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_8 ,\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_9 ,\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_10 }),
        .S({\shl_i_i_i_i_i_reg_1830[24]_i_2_n_3 ,\shl_i_i_i_i_i_reg_1830[24]_i_3_n_3 ,\shl_i_i_i_i_i_reg_1830[24]_i_4_n_3 ,\shl_i_i_i_i_i_reg_1830[24]_i_5_n_3 }));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_8 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[3]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_7 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[4]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_10 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i_i_reg_1830_reg[27]_i_1 
       (.CI(\shl_i_i_i_i_i_reg_1830_reg[24]_i_1_n_3 ),
        .CO({\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_3 ,\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_4 ,\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_5 ,\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O({\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_7 ,\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_8 ,\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_9 ,\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_10 }),
        .S({\shl_i_i_i_i_i_reg_1830[27]_i_2_n_3 ,\shl_i_i_i_i_i_reg_1830[27]_i_3_n_3 ,\shl_i_i_i_i_i_reg_1830[27]_i_4_n_3 ,\shl_i_i_i_i_i_reg_1830[27]_i_5_n_3 }));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_9 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[6]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_8 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[7]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_7 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[8]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_10 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i_i_reg_1830_reg[31]_i_1 
       (.CI(\shl_i_i_i_i_i_reg_1830_reg[27]_i_1_n_3 ),
        .CO({\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_3 ,\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_4 ,\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_5 ,\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O({\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_7 ,\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_8 ,\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_9 ,\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_10 }),
        .S({\shl_i_i_i_i_i_reg_1830[31]_i_2_n_3 ,\shl_i_i_i_i_i_reg_1830[31]_i_3_n_3 ,\shl_i_i_i_i_i_reg_1830[31]_i_4_n_3 ,\shl_i_i_i_i_i_reg_1830[31]_i_5_n_3 }));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_9 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[10]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_8 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[11]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_7 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[12]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_10 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i_i_reg_1830_reg[35]_i_1 
       (.CI(\shl_i_i_i_i_i_reg_1830_reg[31]_i_1_n_3 ),
        .CO({\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_3 ,\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_4 ,\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_5 ,\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(Q[16:13]),
        .O({\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_7 ,\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_8 ,\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_9 ,\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_10 }),
        .S({\shl_i_i_i_i_i_reg_1830[35]_i_2_n_3 ,\shl_i_i_i_i_i_reg_1830[35]_i_3_n_3 ,\shl_i_i_i_i_i_reg_1830[35]_i_4_n_3 ,\shl_i_i_i_i_i_reg_1830[35]_i_5_n_3 }));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_9 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[14]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_8 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[15]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_7 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[16]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_10 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i_i_reg_1830_reg[39]_i_1 
       (.CI(\shl_i_i_i_i_i_reg_1830_reg[35]_i_1_n_3 ),
        .CO({\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_3 ,\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_4 ,\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_5 ,\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(Q[20:17]),
        .O({\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_7 ,\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_8 ,\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_9 ,\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_10 }),
        .S({\shl_i_i_i_i_i_reg_1830[39]_i_2_n_3 ,\shl_i_i_i_i_i_reg_1830[39]_i_3_n_3 ,\shl_i_i_i_i_i_reg_1830[39]_i_4_n_3 ,\shl_i_i_i_i_i_reg_1830[39]_i_5_n_3 }));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_9 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[18]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_7 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[20]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_10 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i_i_reg_1830_reg[43]_i_1 
       (.CI(\shl_i_i_i_i_i_reg_1830_reg[39]_i_1_n_3 ),
        .CO({\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_3 ,\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_4 ,\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_5 ,\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(Q[24:21]),
        .O({\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_7 ,\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_8 ,\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_9 ,\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_10 }),
        .S({\shl_i_i_i_i_i_reg_1830[43]_i_2_n_3 ,\shl_i_i_i_i_i_reg_1830[43]_i_3_n_3 ,\shl_i_i_i_i_i_reg_1830[43]_i_4_n_3 ,\shl_i_i_i_i_i_reg_1830[43]_i_5_n_3 }));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_9 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[22]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_8 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[23]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_7 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[24]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_10 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i_i_reg_1830_reg[47]_i_1 
       (.CI(\shl_i_i_i_i_i_reg_1830_reg[43]_i_1_n_3 ),
        .CO({\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_3 ,\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_4 ,\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_5 ,\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(Q[28:25]),
        .O({\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_7 ,\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_8 ,\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_9 ,\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_10 }),
        .S({\shl_i_i_i_i_i_reg_1830[47]_i_2_n_3 ,\shl_i_i_i_i_i_reg_1830[47]_i_3_n_3 ,\shl_i_i_i_i_i_reg_1830[47]_i_4_n_3 ,\shl_i_i_i_i_i_reg_1830[47]_i_5_n_3 }));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_9 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[26]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_8 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[27]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_7 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[28]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_10 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shl_i_i_i_i_i_reg_1830_reg[51]_i_1 
       (.CI(\shl_i_i_i_i_i_reg_1830_reg[47]_i_1_n_3 ),
        .CO({\NLW_shl_i_i_i_i_i_reg_1830_reg[51]_i_1_CO_UNCONNECTED [3:2],\shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_5 ,\shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[30:29]}),
        .O({\NLW_shl_i_i_i_i_i_reg_1830_reg[51]_i_1_O_UNCONNECTED [3],\shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_8 ,\shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_9 ,\shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_10 }),
        .S({1'b0,\shl_i_i_i_i_i_reg_1830[51]_i_2_n_3 ,\shl_i_i_i_i_i_reg_1830[51]_i_3_n_3 ,\shl_i_i_i_i_i_reg_1830[51]_i_4_n_3 }));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_9 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[30]),
        .R(1'b0));
  FDRE \shl_i_i_i_i_i_reg_1830_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\shl_i_i_i_i_i_reg_1830_reg[51]_i_1_n_8 ),
        .Q(shl_i_i_i_i_i_reg_1830_reg[31]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \slt_reg_1869[0]_i_1 
       (.I0(slt_fu_901_p2),
        .I1(icmp_ln382_reg_1865),
        .I2(ap_CS_fsm_state9),
        .I3(\slt_reg_1869_reg_n_3_[0] ),
        .O(\slt_reg_1869[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_10 
       (.I0(sub272_reg_1806[27]),
        .I1(output_rows_count_reg_427_reg[27]),
        .I2(sub272_reg_1806[26]),
        .I3(output_rows_count_reg_427_reg[26]),
        .O(\slt_reg_1869[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_11 
       (.I0(sub272_reg_1806[25]),
        .I1(output_rows_count_reg_427_reg[25]),
        .I2(sub272_reg_1806[24]),
        .I3(output_rows_count_reg_427_reg[24]),
        .O(\slt_reg_1869[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_13 
       (.I0(output_rows_count_reg_427_reg[22]),
        .I1(sub272_reg_1806[22]),
        .I2(sub272_reg_1806[23]),
        .I3(output_rows_count_reg_427_reg[23]),
        .O(\slt_reg_1869[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_14 
       (.I0(output_rows_count_reg_427_reg[20]),
        .I1(sub272_reg_1806[20]),
        .I2(sub272_reg_1806[21]),
        .I3(output_rows_count_reg_427_reg[21]),
        .O(\slt_reg_1869[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_15 
       (.I0(output_rows_count_reg_427_reg[18]),
        .I1(sub272_reg_1806[18]),
        .I2(sub272_reg_1806[19]),
        .I3(output_rows_count_reg_427_reg[19]),
        .O(\slt_reg_1869[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_16 
       (.I0(output_rows_count_reg_427_reg[16]),
        .I1(sub272_reg_1806[16]),
        .I2(sub272_reg_1806[17]),
        .I3(output_rows_count_reg_427_reg[17]),
        .O(\slt_reg_1869[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_17 
       (.I0(sub272_reg_1806[23]),
        .I1(output_rows_count_reg_427_reg[23]),
        .I2(sub272_reg_1806[22]),
        .I3(output_rows_count_reg_427_reg[22]),
        .O(\slt_reg_1869[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_18 
       (.I0(sub272_reg_1806[21]),
        .I1(output_rows_count_reg_427_reg[21]),
        .I2(sub272_reg_1806[20]),
        .I3(output_rows_count_reg_427_reg[20]),
        .O(\slt_reg_1869[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_19 
       (.I0(sub272_reg_1806[19]),
        .I1(output_rows_count_reg_427_reg[19]),
        .I2(sub272_reg_1806[18]),
        .I3(output_rows_count_reg_427_reg[18]),
        .O(\slt_reg_1869[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_20 
       (.I0(sub272_reg_1806[17]),
        .I1(output_rows_count_reg_427_reg[17]),
        .I2(sub272_reg_1806[16]),
        .I3(output_rows_count_reg_427_reg[16]),
        .O(\slt_reg_1869[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_22 
       (.I0(output_rows_count_reg_427_reg[14]),
        .I1(sub272_reg_1806[14]),
        .I2(sub272_reg_1806[15]),
        .I3(output_rows_count_reg_427_reg[15]),
        .O(\slt_reg_1869[0]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_23 
       (.I0(output_rows_count_reg_427_reg[12]),
        .I1(sub272_reg_1806[12]),
        .I2(sub272_reg_1806[13]),
        .I3(output_rows_count_reg_427_reg[13]),
        .O(\slt_reg_1869[0]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_24 
       (.I0(output_rows_count_reg_427_reg[10]),
        .I1(sub272_reg_1806[10]),
        .I2(sub272_reg_1806[11]),
        .I3(output_rows_count_reg_427_reg[11]),
        .O(\slt_reg_1869[0]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_25 
       (.I0(output_rows_count_reg_427_reg[8]),
        .I1(sub272_reg_1806[8]),
        .I2(sub272_reg_1806[9]),
        .I3(output_rows_count_reg_427_reg[9]),
        .O(\slt_reg_1869[0]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_26 
       (.I0(sub272_reg_1806[15]),
        .I1(output_rows_count_reg_427_reg[15]),
        .I2(sub272_reg_1806[14]),
        .I3(output_rows_count_reg_427_reg[14]),
        .O(\slt_reg_1869[0]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_27 
       (.I0(sub272_reg_1806[13]),
        .I1(output_rows_count_reg_427_reg[13]),
        .I2(sub272_reg_1806[12]),
        .I3(output_rows_count_reg_427_reg[12]),
        .O(\slt_reg_1869[0]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_28 
       (.I0(sub272_reg_1806[11]),
        .I1(output_rows_count_reg_427_reg[11]),
        .I2(sub272_reg_1806[10]),
        .I3(output_rows_count_reg_427_reg[10]),
        .O(\slt_reg_1869[0]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_29 
       (.I0(sub272_reg_1806[9]),
        .I1(output_rows_count_reg_427_reg[9]),
        .I2(sub272_reg_1806[8]),
        .I3(output_rows_count_reg_427_reg[8]),
        .O(\slt_reg_1869[0]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_30 
       (.I0(output_rows_count_reg_427_reg[6]),
        .I1(sub272_reg_1806[6]),
        .I2(sub272_reg_1806[7]),
        .I3(output_rows_count_reg_427_reg[7]),
        .O(\slt_reg_1869[0]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_31 
       (.I0(output_rows_count_reg_427_reg[4]),
        .I1(sub272_reg_1806[4]),
        .I2(sub272_reg_1806[5]),
        .I3(output_rows_count_reg_427_reg[5]),
        .O(\slt_reg_1869[0]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_32 
       (.I0(output_rows_count_reg_427_reg[2]),
        .I1(sub272_reg_1806[2]),
        .I2(sub272_reg_1806[3]),
        .I3(output_rows_count_reg_427_reg[3]),
        .O(\slt_reg_1869[0]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_33 
       (.I0(output_rows_count_reg_427_reg[0]),
        .I1(sub272_reg_1806[0]),
        .I2(sub272_reg_1806[1]),
        .I3(output_rows_count_reg_427_reg[1]),
        .O(\slt_reg_1869[0]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_34 
       (.I0(sub272_reg_1806[7]),
        .I1(output_rows_count_reg_427_reg[7]),
        .I2(sub272_reg_1806[6]),
        .I3(output_rows_count_reg_427_reg[6]),
        .O(\slt_reg_1869[0]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_35 
       (.I0(sub272_reg_1806[5]),
        .I1(output_rows_count_reg_427_reg[5]),
        .I2(sub272_reg_1806[4]),
        .I3(output_rows_count_reg_427_reg[4]),
        .O(\slt_reg_1869[0]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_36 
       (.I0(sub272_reg_1806[3]),
        .I1(output_rows_count_reg_427_reg[3]),
        .I2(sub272_reg_1806[2]),
        .I3(output_rows_count_reg_427_reg[2]),
        .O(\slt_reg_1869[0]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_37 
       (.I0(sub272_reg_1806[1]),
        .I1(output_rows_count_reg_427_reg[1]),
        .I2(sub272_reg_1806[0]),
        .I3(output_rows_count_reg_427_reg[0]),
        .O(\slt_reg_1869[0]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_4 
       (.I0(output_rows_count_reg_427_reg[30]),
        .I1(sub272_reg_1806[30]),
        .I2(output_rows_count_reg_427_reg[31]),
        .I3(sub272_reg_1806[31]),
        .O(\slt_reg_1869[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_5 
       (.I0(output_rows_count_reg_427_reg[28]),
        .I1(sub272_reg_1806[28]),
        .I2(sub272_reg_1806[29]),
        .I3(output_rows_count_reg_427_reg[29]),
        .O(\slt_reg_1869[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_6 
       (.I0(output_rows_count_reg_427_reg[26]),
        .I1(sub272_reg_1806[26]),
        .I2(sub272_reg_1806[27]),
        .I3(output_rows_count_reg_427_reg[27]),
        .O(\slt_reg_1869[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt_reg_1869[0]_i_7 
       (.I0(output_rows_count_reg_427_reg[24]),
        .I1(sub272_reg_1806[24]),
        .I2(sub272_reg_1806[25]),
        .I3(output_rows_count_reg_427_reg[25]),
        .O(\slt_reg_1869[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_8 
       (.I0(output_rows_count_reg_427_reg[31]),
        .I1(sub272_reg_1806[31]),
        .I2(sub272_reg_1806[30]),
        .I3(output_rows_count_reg_427_reg[30]),
        .O(\slt_reg_1869[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt_reg_1869[0]_i_9 
       (.I0(sub272_reg_1806[29]),
        .I1(output_rows_count_reg_427_reg[29]),
        .I2(sub272_reg_1806[28]),
        .I3(output_rows_count_reg_427_reg[28]),
        .O(\slt_reg_1869[0]_i_9_n_3 ));
  FDRE \slt_reg_1869_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\slt_reg_1869[0]_i_1_n_3 ),
        .Q(\slt_reg_1869_reg_n_3_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt_reg_1869_reg[0]_i_12 
       (.CI(\slt_reg_1869_reg[0]_i_21_n_3 ),
        .CO({\slt_reg_1869_reg[0]_i_12_n_3 ,\slt_reg_1869_reg[0]_i_12_n_4 ,\slt_reg_1869_reg[0]_i_12_n_5 ,\slt_reg_1869_reg[0]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\slt_reg_1869[0]_i_22_n_3 ,\slt_reg_1869[0]_i_23_n_3 ,\slt_reg_1869[0]_i_24_n_3 ,\slt_reg_1869[0]_i_25_n_3 }),
        .O(\NLW_slt_reg_1869_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\slt_reg_1869[0]_i_26_n_3 ,\slt_reg_1869[0]_i_27_n_3 ,\slt_reg_1869[0]_i_28_n_3 ,\slt_reg_1869[0]_i_29_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt_reg_1869_reg[0]_i_2 
       (.CI(\slt_reg_1869_reg[0]_i_3_n_3 ),
        .CO({slt_fu_901_p2,\slt_reg_1869_reg[0]_i_2_n_4 ,\slt_reg_1869_reg[0]_i_2_n_5 ,\slt_reg_1869_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\slt_reg_1869[0]_i_4_n_3 ,\slt_reg_1869[0]_i_5_n_3 ,\slt_reg_1869[0]_i_6_n_3 ,\slt_reg_1869[0]_i_7_n_3 }),
        .O(\NLW_slt_reg_1869_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\slt_reg_1869[0]_i_8_n_3 ,\slt_reg_1869[0]_i_9_n_3 ,\slt_reg_1869[0]_i_10_n_3 ,\slt_reg_1869[0]_i_11_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt_reg_1869_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\slt_reg_1869_reg[0]_i_21_n_3 ,\slt_reg_1869_reg[0]_i_21_n_4 ,\slt_reg_1869_reg[0]_i_21_n_5 ,\slt_reg_1869_reg[0]_i_21_n_6 }),
        .CYINIT(1'b0),
        .DI({\slt_reg_1869[0]_i_30_n_3 ,\slt_reg_1869[0]_i_31_n_3 ,\slt_reg_1869[0]_i_32_n_3 ,\slt_reg_1869[0]_i_33_n_3 }),
        .O(\NLW_slt_reg_1869_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\slt_reg_1869[0]_i_34_n_3 ,\slt_reg_1869[0]_i_35_n_3 ,\slt_reg_1869[0]_i_36_n_3 ,\slt_reg_1869[0]_i_37_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt_reg_1869_reg[0]_i_3 
       (.CI(\slt_reg_1869_reg[0]_i_12_n_3 ),
        .CO({\slt_reg_1869_reg[0]_i_3_n_3 ,\slt_reg_1869_reg[0]_i_3_n_4 ,\slt_reg_1869_reg[0]_i_3_n_5 ,\slt_reg_1869_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\slt_reg_1869[0]_i_13_n_3 ,\slt_reg_1869[0]_i_14_n_3 ,\slt_reg_1869[0]_i_15_n_3 ,\slt_reg_1869[0]_i_16_n_3 }),
        .O(\NLW_slt_reg_1869_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\slt_reg_1869[0]_i_17_n_3 ,\slt_reg_1869[0]_i_18_n_3 ,\slt_reg_1869[0]_i_19_n_3 ,\slt_reg_1869[0]_i_20_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[0]_i_1 
       (.I0(Q[0]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [0]),
        .O(smax_cast_fu_881_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[10]_i_1 
       (.I0(Q[10]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [10]),
        .O(smax_cast_fu_881_p1[10]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[11]_i_1 
       (.I0(Q[11]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [11]),
        .O(smax_cast_fu_881_p1[11]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[12]_i_1 
       (.I0(Q[12]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [12]),
        .O(smax_cast_fu_881_p1[12]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[13]_i_1 
       (.I0(Q[13]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [13]),
        .O(smax_cast_fu_881_p1[13]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[14]_i_1 
       (.I0(Q[14]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [14]),
        .O(smax_cast_fu_881_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[15]_i_1 
       (.I0(Q[15]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [15]),
        .O(smax_cast_fu_881_p1[15]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[16]_i_1 
       (.I0(Q[16]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [16]),
        .O(smax_cast_fu_881_p1[16]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[17]_i_1 
       (.I0(Q[17]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [17]),
        .O(smax_cast_fu_881_p1[17]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[18]_i_1 
       (.I0(Q[18]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [18]),
        .O(smax_cast_fu_881_p1[18]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[19]_i_1 
       (.I0(Q[19]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [19]),
        .O(smax_cast_fu_881_p1[19]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[1]_i_1 
       (.I0(Q[1]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [1]),
        .O(smax_cast_fu_881_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[20]_i_1 
       (.I0(Q[20]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [20]),
        .O(smax_cast_fu_881_p1[20]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[21]_i_1 
       (.I0(Q[21]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [21]),
        .O(smax_cast_fu_881_p1[21]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[22]_i_1 
       (.I0(Q[22]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [22]),
        .O(smax_cast_fu_881_p1[22]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[23]_i_1 
       (.I0(Q[23]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [23]),
        .O(smax_cast_fu_881_p1[23]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[24]_i_1 
       (.I0(Q[24]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [24]),
        .O(smax_cast_fu_881_p1[24]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[25]_i_1 
       (.I0(Q[25]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [25]),
        .O(smax_cast_fu_881_p1[25]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[26]_i_1 
       (.I0(Q[26]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [26]),
        .O(smax_cast_fu_881_p1[26]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[27]_i_1 
       (.I0(Q[27]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [27]),
        .O(smax_cast_fu_881_p1[27]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[28]_i_1 
       (.I0(Q[28]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [28]),
        .O(smax_cast_fu_881_p1[28]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[29]_i_1 
       (.I0(Q[29]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [29]),
        .O(smax_cast_fu_881_p1[29]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[2]_i_1 
       (.I0(Q[2]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [2]),
        .O(smax_cast_fu_881_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[30]_i_1 
       (.I0(Q[30]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [30]),
        .O(smax_cast_fu_881_p1[30]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[31]_i_1 
       (.I0(Q[31]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [31]),
        .O(smax_cast_fu_881_p1[31]));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_10 
       (.I0(Q[26]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [26]),
        .I2(Q[27]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [27]),
        .O(\smax_cast_reg_1850[31]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_11 
       (.I0(Q[24]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [24]),
        .I2(Q[25]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [25]),
        .O(\smax_cast_reg_1850[31]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_13 
       (.I0(Q[22]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [22]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [23]),
        .I3(Q[23]),
        .O(\smax_cast_reg_1850[31]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_14 
       (.I0(Q[20]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [20]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [21]),
        .I3(Q[21]),
        .O(\smax_cast_reg_1850[31]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_15 
       (.I0(Q[18]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [18]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [19]),
        .I3(Q[19]),
        .O(\smax_cast_reg_1850[31]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_16 
       (.I0(Q[16]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [16]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [17]),
        .I3(Q[17]),
        .O(\smax_cast_reg_1850[31]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_17 
       (.I0(Q[22]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [22]),
        .I2(Q[23]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [23]),
        .O(\smax_cast_reg_1850[31]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_18 
       (.I0(Q[20]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [20]),
        .I2(Q[21]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [21]),
        .O(\smax_cast_reg_1850[31]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_19 
       (.I0(Q[18]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [18]),
        .I2(Q[19]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [19]),
        .O(\smax_cast_reg_1850[31]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_20 
       (.I0(Q[16]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [16]),
        .I2(Q[17]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [17]),
        .O(\smax_cast_reg_1850[31]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_22 
       (.I0(Q[14]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [14]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [15]),
        .I3(Q[15]),
        .O(\smax_cast_reg_1850[31]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_23 
       (.I0(Q[12]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [12]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [13]),
        .I3(Q[13]),
        .O(\smax_cast_reg_1850[31]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_24 
       (.I0(Q[10]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [10]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [11]),
        .I3(Q[11]),
        .O(\smax_cast_reg_1850[31]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_25 
       (.I0(Q[8]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [8]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [9]),
        .I3(Q[9]),
        .O(\smax_cast_reg_1850[31]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_26 
       (.I0(Q[14]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [14]),
        .I2(Q[15]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [15]),
        .O(\smax_cast_reg_1850[31]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_27 
       (.I0(Q[12]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [12]),
        .I2(Q[13]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [13]),
        .O(\smax_cast_reg_1850[31]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_28 
       (.I0(Q[10]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [10]),
        .I2(Q[11]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [11]),
        .O(\smax_cast_reg_1850[31]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_29 
       (.I0(Q[8]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [8]),
        .I2(Q[9]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [9]),
        .O(\smax_cast_reg_1850[31]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_30 
       (.I0(Q[6]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [6]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [7]),
        .I3(Q[7]),
        .O(\smax_cast_reg_1850[31]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_31 
       (.I0(Q[4]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [4]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [5]),
        .I3(Q[5]),
        .O(\smax_cast_reg_1850[31]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_32 
       (.I0(Q[2]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [2]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [3]),
        .I3(Q[3]),
        .O(\smax_cast_reg_1850[31]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_33 
       (.I0(Q[0]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [0]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [1]),
        .I3(Q[1]),
        .O(\smax_cast_reg_1850[31]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_34 
       (.I0(Q[6]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [6]),
        .I2(Q[7]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [7]),
        .O(\smax_cast_reg_1850[31]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_35 
       (.I0(Q[4]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [4]),
        .I2(Q[5]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [5]),
        .O(\smax_cast_reg_1850[31]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_36 
       (.I0(Q[2]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [2]),
        .I2(Q[3]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [3]),
        .O(\smax_cast_reg_1850[31]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_37 
       (.I0(Q[0]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [0]),
        .I2(Q[1]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [1]),
        .O(\smax_cast_reg_1850[31]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_4 
       (.I0(Q[30]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [30]),
        .I2(Q[31]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [31]),
        .O(\smax_cast_reg_1850[31]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_5 
       (.I0(Q[28]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [28]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [29]),
        .I3(Q[29]),
        .O(\smax_cast_reg_1850[31]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_6 
       (.I0(Q[26]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [26]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [27]),
        .I3(Q[27]),
        .O(\smax_cast_reg_1850[31]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_cast_reg_1850[31]_i_7 
       (.I0(Q[24]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [24]),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [25]),
        .I3(Q[25]),
        .O(\smax_cast_reg_1850[31]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_8 
       (.I0(Q[30]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [30]),
        .I2(Q[31]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [31]),
        .O(\smax_cast_reg_1850[31]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_cast_reg_1850[31]_i_9 
       (.I0(Q[28]),
        .I1(\sext_ln382_reg_1845_reg[32]_0 [28]),
        .I2(Q[29]),
        .I3(\sext_ln382_reg_1845_reg[32]_0 [29]),
        .O(\smax_cast_reg_1850[31]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[3]_i_1 
       (.I0(Q[3]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [3]),
        .O(smax_cast_fu_881_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[4]_i_1 
       (.I0(Q[4]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [4]),
        .O(smax_cast_fu_881_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[5]_i_1 
       (.I0(Q[5]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [5]),
        .O(smax_cast_fu_881_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[6]_i_1 
       (.I0(Q[6]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [6]),
        .O(smax_cast_fu_881_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[7]_i_1 
       (.I0(Q[7]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [7]),
        .O(smax_cast_fu_881_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[8]_i_1 
       (.I0(Q[8]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [8]),
        .O(smax_cast_fu_881_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_cast_reg_1850[9]_i_1 
       (.I0(Q[9]),
        .I1(\smax_cast_reg_1850_reg[31]_i_2_n_3 ),
        .I2(\sext_ln382_reg_1845_reg[32]_0 [9]),
        .O(smax_cast_fu_881_p1[9]));
  FDRE \smax_cast_reg_1850_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[0]),
        .Q(smax_cast_reg_1850[0]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[10]),
        .Q(smax_cast_reg_1850[10]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[11]),
        .Q(smax_cast_reg_1850[11]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[12]),
        .Q(smax_cast_reg_1850[12]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[13]),
        .Q(smax_cast_reg_1850[13]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[14]),
        .Q(smax_cast_reg_1850[14]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[15]),
        .Q(smax_cast_reg_1850[15]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[16]),
        .Q(smax_cast_reg_1850[16]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[17]),
        .Q(smax_cast_reg_1850[17]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[18]),
        .Q(smax_cast_reg_1850[18]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[19]),
        .Q(smax_cast_reg_1850[19]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[1]),
        .Q(smax_cast_reg_1850[1]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[20]),
        .Q(smax_cast_reg_1850[20]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[21]),
        .Q(smax_cast_reg_1850[21]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[22]),
        .Q(smax_cast_reg_1850[22]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[23]),
        .Q(smax_cast_reg_1850[23]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[24]),
        .Q(smax_cast_reg_1850[24]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[25]),
        .Q(smax_cast_reg_1850[25]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[26]),
        .Q(smax_cast_reg_1850[26]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[27]),
        .Q(smax_cast_reg_1850[27]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[28]),
        .Q(smax_cast_reg_1850[28]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[29]),
        .Q(smax_cast_reg_1850[29]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[2]),
        .Q(smax_cast_reg_1850[2]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[30]),
        .Q(smax_cast_reg_1850[30]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[31]),
        .Q(smax_cast_reg_1850[31]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \smax_cast_reg_1850_reg[31]_i_12 
       (.CI(\smax_cast_reg_1850_reg[31]_i_21_n_3 ),
        .CO({\smax_cast_reg_1850_reg[31]_i_12_n_3 ,\smax_cast_reg_1850_reg[31]_i_12_n_4 ,\smax_cast_reg_1850_reg[31]_i_12_n_5 ,\smax_cast_reg_1850_reg[31]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\smax_cast_reg_1850[31]_i_22_n_3 ,\smax_cast_reg_1850[31]_i_23_n_3 ,\smax_cast_reg_1850[31]_i_24_n_3 ,\smax_cast_reg_1850[31]_i_25_n_3 }),
        .O(\NLW_smax_cast_reg_1850_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\smax_cast_reg_1850[31]_i_26_n_3 ,\smax_cast_reg_1850[31]_i_27_n_3 ,\smax_cast_reg_1850[31]_i_28_n_3 ,\smax_cast_reg_1850[31]_i_29_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \smax_cast_reg_1850_reg[31]_i_2 
       (.CI(\smax_cast_reg_1850_reg[31]_i_3_n_3 ),
        .CO({\smax_cast_reg_1850_reg[31]_i_2_n_3 ,\smax_cast_reg_1850_reg[31]_i_2_n_4 ,\smax_cast_reg_1850_reg[31]_i_2_n_5 ,\smax_cast_reg_1850_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\smax_cast_reg_1850[31]_i_4_n_3 ,\smax_cast_reg_1850[31]_i_5_n_3 ,\smax_cast_reg_1850[31]_i_6_n_3 ,\smax_cast_reg_1850[31]_i_7_n_3 }),
        .O(\NLW_smax_cast_reg_1850_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\smax_cast_reg_1850[31]_i_8_n_3 ,\smax_cast_reg_1850[31]_i_9_n_3 ,\smax_cast_reg_1850[31]_i_10_n_3 ,\smax_cast_reg_1850[31]_i_11_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \smax_cast_reg_1850_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\smax_cast_reg_1850_reg[31]_i_21_n_3 ,\smax_cast_reg_1850_reg[31]_i_21_n_4 ,\smax_cast_reg_1850_reg[31]_i_21_n_5 ,\smax_cast_reg_1850_reg[31]_i_21_n_6 }),
        .CYINIT(1'b0),
        .DI({\smax_cast_reg_1850[31]_i_30_n_3 ,\smax_cast_reg_1850[31]_i_31_n_3 ,\smax_cast_reg_1850[31]_i_32_n_3 ,\smax_cast_reg_1850[31]_i_33_n_3 }),
        .O(\NLW_smax_cast_reg_1850_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\smax_cast_reg_1850[31]_i_34_n_3 ,\smax_cast_reg_1850[31]_i_35_n_3 ,\smax_cast_reg_1850[31]_i_36_n_3 ,\smax_cast_reg_1850[31]_i_37_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \smax_cast_reg_1850_reg[31]_i_3 
       (.CI(\smax_cast_reg_1850_reg[31]_i_12_n_3 ),
        .CO({\smax_cast_reg_1850_reg[31]_i_3_n_3 ,\smax_cast_reg_1850_reg[31]_i_3_n_4 ,\smax_cast_reg_1850_reg[31]_i_3_n_5 ,\smax_cast_reg_1850_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\smax_cast_reg_1850[31]_i_13_n_3 ,\smax_cast_reg_1850[31]_i_14_n_3 ,\smax_cast_reg_1850[31]_i_15_n_3 ,\smax_cast_reg_1850[31]_i_16_n_3 }),
        .O(\NLW_smax_cast_reg_1850_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\smax_cast_reg_1850[31]_i_17_n_3 ,\smax_cast_reg_1850[31]_i_18_n_3 ,\smax_cast_reg_1850[31]_i_19_n_3 ,\smax_cast_reg_1850[31]_i_20_n_3 }));
  FDRE \smax_cast_reg_1850_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[3]),
        .Q(smax_cast_reg_1850[3]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[4]),
        .Q(smax_cast_reg_1850[4]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[5]),
        .Q(smax_cast_reg_1850[5]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[6]),
        .Q(smax_cast_reg_1850[6]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[7]),
        .Q(smax_cast_reg_1850[7]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[8]),
        .Q(smax_cast_reg_1850[8]),
        .R(1'b0));
  FDRE \smax_cast_reg_1850_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(smax_cast_fu_881_p1[9]),
        .Q(smax_cast_reg_1850[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEC00)) 
    start_once_reg_i_1__0
       (.I0(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .I1(start_once_reg_reg),
        .I2(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .I3(\ap_CS_fsm_reg[7]_0 ),
        .O(internal_empty_n_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[0]_i_1 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [0]),
        .O(sub272_fu_804_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[12]_i_2 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [12]),
        .O(\sub272_reg_1806[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[12]_i_3 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [11]),
        .O(\sub272_reg_1806[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[12]_i_4 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [10]),
        .O(\sub272_reg_1806[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[12]_i_5 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [9]),
        .O(\sub272_reg_1806[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[16]_i_2 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [16]),
        .O(\sub272_reg_1806[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[16]_i_3 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [15]),
        .O(\sub272_reg_1806[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[16]_i_4 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [14]),
        .O(\sub272_reg_1806[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[16]_i_5 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [13]),
        .O(\sub272_reg_1806[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[20]_i_2 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [20]),
        .O(\sub272_reg_1806[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[20]_i_3 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [19]),
        .O(\sub272_reg_1806[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[20]_i_4 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [18]),
        .O(\sub272_reg_1806[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[20]_i_5 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [17]),
        .O(\sub272_reg_1806[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[24]_i_2 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [24]),
        .O(\sub272_reg_1806[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[24]_i_3 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [23]),
        .O(\sub272_reg_1806[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[24]_i_4 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [22]),
        .O(\sub272_reg_1806[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[24]_i_5 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [21]),
        .O(\sub272_reg_1806[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[28]_i_2 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [28]),
        .O(\sub272_reg_1806[28]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[28]_i_3 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [27]),
        .O(\sub272_reg_1806[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[28]_i_4 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [26]),
        .O(\sub272_reg_1806[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[28]_i_5 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [25]),
        .O(\sub272_reg_1806[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[31]_i_2 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [31]),
        .O(\sub272_reg_1806[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[31]_i_3 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [30]),
        .O(\sub272_reg_1806[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[31]_i_4 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [29]),
        .O(\sub272_reg_1806[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[4]_i_2 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [4]),
        .O(\sub272_reg_1806[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[4]_i_3 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [3]),
        .O(\sub272_reg_1806[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[4]_i_4 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [2]),
        .O(\sub272_reg_1806[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[4]_i_5 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [1]),
        .O(\sub272_reg_1806[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[8]_i_2 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [8]),
        .O(\sub272_reg_1806[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[8]_i_3 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [7]),
        .O(\sub272_reg_1806[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[8]_i_4 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [6]),
        .O(\sub272_reg_1806[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub272_reg_1806[8]_i_5 
       (.I0(\loop_row_count_reg_1801_reg[31]_0 [5]),
        .O(\sub272_reg_1806[8]_i_5_n_3 ));
  FDRE \sub272_reg_1806_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[0]),
        .Q(sub272_reg_1806[0]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[10]),
        .Q(sub272_reg_1806[10]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[11]),
        .Q(sub272_reg_1806[11]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[12]),
        .Q(sub272_reg_1806[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub272_reg_1806_reg[12]_i_1 
       (.CI(\sub272_reg_1806_reg[8]_i_1_n_3 ),
        .CO({\sub272_reg_1806_reg[12]_i_1_n_3 ,\sub272_reg_1806_reg[12]_i_1_n_4 ,\sub272_reg_1806_reg[12]_i_1_n_5 ,\sub272_reg_1806_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\loop_row_count_reg_1801_reg[31]_0 [12:9]),
        .O(sub272_fu_804_p2[12:9]),
        .S({\sub272_reg_1806[12]_i_2_n_3 ,\sub272_reg_1806[12]_i_3_n_3 ,\sub272_reg_1806[12]_i_4_n_3 ,\sub272_reg_1806[12]_i_5_n_3 }));
  FDRE \sub272_reg_1806_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[13]),
        .Q(sub272_reg_1806[13]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[14]),
        .Q(sub272_reg_1806[14]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[15]),
        .Q(sub272_reg_1806[15]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[16]),
        .Q(sub272_reg_1806[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub272_reg_1806_reg[16]_i_1 
       (.CI(\sub272_reg_1806_reg[12]_i_1_n_3 ),
        .CO({\sub272_reg_1806_reg[16]_i_1_n_3 ,\sub272_reg_1806_reg[16]_i_1_n_4 ,\sub272_reg_1806_reg[16]_i_1_n_5 ,\sub272_reg_1806_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\loop_row_count_reg_1801_reg[31]_0 [16:13]),
        .O(sub272_fu_804_p2[16:13]),
        .S({\sub272_reg_1806[16]_i_2_n_3 ,\sub272_reg_1806[16]_i_3_n_3 ,\sub272_reg_1806[16]_i_4_n_3 ,\sub272_reg_1806[16]_i_5_n_3 }));
  FDRE \sub272_reg_1806_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[17]),
        .Q(sub272_reg_1806[17]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[18]),
        .Q(sub272_reg_1806[18]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[19]),
        .Q(sub272_reg_1806[19]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[1]),
        .Q(sub272_reg_1806[1]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[20]),
        .Q(sub272_reg_1806[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub272_reg_1806_reg[20]_i_1 
       (.CI(\sub272_reg_1806_reg[16]_i_1_n_3 ),
        .CO({\sub272_reg_1806_reg[20]_i_1_n_3 ,\sub272_reg_1806_reg[20]_i_1_n_4 ,\sub272_reg_1806_reg[20]_i_1_n_5 ,\sub272_reg_1806_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\loop_row_count_reg_1801_reg[31]_0 [20:17]),
        .O(sub272_fu_804_p2[20:17]),
        .S({\sub272_reg_1806[20]_i_2_n_3 ,\sub272_reg_1806[20]_i_3_n_3 ,\sub272_reg_1806[20]_i_4_n_3 ,\sub272_reg_1806[20]_i_5_n_3 }));
  FDRE \sub272_reg_1806_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[21]),
        .Q(sub272_reg_1806[21]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[22]),
        .Q(sub272_reg_1806[22]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[23]),
        .Q(sub272_reg_1806[23]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[24]),
        .Q(sub272_reg_1806[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub272_reg_1806_reg[24]_i_1 
       (.CI(\sub272_reg_1806_reg[20]_i_1_n_3 ),
        .CO({\sub272_reg_1806_reg[24]_i_1_n_3 ,\sub272_reg_1806_reg[24]_i_1_n_4 ,\sub272_reg_1806_reg[24]_i_1_n_5 ,\sub272_reg_1806_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\loop_row_count_reg_1801_reg[31]_0 [24:21]),
        .O(sub272_fu_804_p2[24:21]),
        .S({\sub272_reg_1806[24]_i_2_n_3 ,\sub272_reg_1806[24]_i_3_n_3 ,\sub272_reg_1806[24]_i_4_n_3 ,\sub272_reg_1806[24]_i_5_n_3 }));
  FDRE \sub272_reg_1806_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[25]),
        .Q(sub272_reg_1806[25]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[26]),
        .Q(sub272_reg_1806[26]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[27]),
        .Q(sub272_reg_1806[27]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[28]),
        .Q(sub272_reg_1806[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub272_reg_1806_reg[28]_i_1 
       (.CI(\sub272_reg_1806_reg[24]_i_1_n_3 ),
        .CO({\sub272_reg_1806_reg[28]_i_1_n_3 ,\sub272_reg_1806_reg[28]_i_1_n_4 ,\sub272_reg_1806_reg[28]_i_1_n_5 ,\sub272_reg_1806_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\loop_row_count_reg_1801_reg[31]_0 [28:25]),
        .O(sub272_fu_804_p2[28:25]),
        .S({\sub272_reg_1806[28]_i_2_n_3 ,\sub272_reg_1806[28]_i_3_n_3 ,\sub272_reg_1806[28]_i_4_n_3 ,\sub272_reg_1806[28]_i_5_n_3 }));
  FDRE \sub272_reg_1806_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[29]),
        .Q(sub272_reg_1806[29]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[2]),
        .Q(sub272_reg_1806[2]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[30]),
        .Q(sub272_reg_1806[30]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[31]),
        .Q(sub272_reg_1806[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub272_reg_1806_reg[31]_i_1 
       (.CI(\sub272_reg_1806_reg[28]_i_1_n_3 ),
        .CO({\NLW_sub272_reg_1806_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub272_reg_1806_reg[31]_i_1_n_5 ,\sub272_reg_1806_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop_row_count_reg_1801_reg[31]_0 [30:29]}),
        .O({\NLW_sub272_reg_1806_reg[31]_i_1_O_UNCONNECTED [3],sub272_fu_804_p2[31:29]}),
        .S({1'b0,\sub272_reg_1806[31]_i_2_n_3 ,\sub272_reg_1806[31]_i_3_n_3 ,\sub272_reg_1806[31]_i_4_n_3 }));
  FDRE \sub272_reg_1806_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[3]),
        .Q(sub272_reg_1806[3]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[4]),
        .Q(sub272_reg_1806[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub272_reg_1806_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub272_reg_1806_reg[4]_i_1_n_3 ,\sub272_reg_1806_reg[4]_i_1_n_4 ,\sub272_reg_1806_reg[4]_i_1_n_5 ,\sub272_reg_1806_reg[4]_i_1_n_6 }),
        .CYINIT(\loop_row_count_reg_1801_reg[31]_0 [0]),
        .DI(\loop_row_count_reg_1801_reg[31]_0 [4:1]),
        .O(sub272_fu_804_p2[4:1]),
        .S({\sub272_reg_1806[4]_i_2_n_3 ,\sub272_reg_1806[4]_i_3_n_3 ,\sub272_reg_1806[4]_i_4_n_3 ,\sub272_reg_1806[4]_i_5_n_3 }));
  FDRE \sub272_reg_1806_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[5]),
        .Q(sub272_reg_1806[5]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[6]),
        .Q(sub272_reg_1806[6]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[7]),
        .Q(sub272_reg_1806[7]),
        .R(1'b0));
  FDRE \sub272_reg_1806_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[8]),
        .Q(sub272_reg_1806[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub272_reg_1806_reg[8]_i_1 
       (.CI(\sub272_reg_1806_reg[4]_i_1_n_3 ),
        .CO({\sub272_reg_1806_reg[8]_i_1_n_3 ,\sub272_reg_1806_reg[8]_i_1_n_4 ,\sub272_reg_1806_reg[8]_i_1_n_5 ,\sub272_reg_1806_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\loop_row_count_reg_1801_reg[31]_0 [8:5]),
        .O(sub272_fu_804_p2[8:5]),
        .S({\sub272_reg_1806[8]_i_2_n_3 ,\sub272_reg_1806[8]_i_3_n_3 ,\sub272_reg_1806[8]_i_4_n_3 ,\sub272_reg_1806[8]_i_5_n_3 }));
  FDRE \sub272_reg_1806_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sub272_fu_804_p2[9]),
        .Q(sub272_reg_1806[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[11]_i_2 
       (.I0(rhs_reg_1791[11]),
        .O(\sub_ln851_reg_1855[11]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[11]_i_3 
       (.I0(rhs_reg_1791[10]),
        .O(\sub_ln851_reg_1855[11]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[11]_i_4 
       (.I0(rhs_reg_1791[9]),
        .O(\sub_ln851_reg_1855[11]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[11]_i_5 
       (.I0(rhs_reg_1791[8]),
        .O(\sub_ln851_reg_1855[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[15]_i_2 
       (.I0(rhs_reg_1791[15]),
        .O(\sub_ln851_reg_1855[15]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[15]_i_3 
       (.I0(rhs_reg_1791[14]),
        .O(\sub_ln851_reg_1855[15]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[15]_i_4 
       (.I0(rhs_reg_1791[13]),
        .O(\sub_ln851_reg_1855[15]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[15]_i_5 
       (.I0(rhs_reg_1791[12]),
        .O(\sub_ln851_reg_1855[15]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[19]_i_2 
       (.I0(rhs_reg_1791[19]),
        .O(\sub_ln851_reg_1855[19]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[19]_i_3 
       (.I0(rhs_reg_1791[18]),
        .O(\sub_ln851_reg_1855[19]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[19]_i_4 
       (.I0(rhs_reg_1791[17]),
        .O(\sub_ln851_reg_1855[19]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[19]_i_5 
       (.I0(rhs_reg_1791[16]),
        .O(\sub_ln851_reg_1855[19]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[21]_i_2 
       (.I0(rhs_reg_1791[21]),
        .O(\sub_ln851_reg_1855[21]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[21]_i_3 
       (.I0(rhs_reg_1791[20]),
        .O(\sub_ln851_reg_1855[21]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[3]_i_2 
       (.I0(rhs_reg_1791[3]),
        .O(\sub_ln851_reg_1855[3]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[3]_i_3 
       (.I0(rhs_reg_1791[2]),
        .O(\sub_ln851_reg_1855[3]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[3]_i_4 
       (.I0(rhs_reg_1791[1]),
        .O(\sub_ln851_reg_1855[3]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[7]_i_2 
       (.I0(rhs_reg_1791[7]),
        .O(\sub_ln851_reg_1855[7]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[7]_i_3 
       (.I0(rhs_reg_1791[6]),
        .O(\sub_ln851_reg_1855[7]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[7]_i_4 
       (.I0(rhs_reg_1791[5]),
        .O(\sub_ln851_reg_1855[7]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln851_reg_1855[7]_i_5 
       (.I0(rhs_reg_1791[4]),
        .O(\sub_ln851_reg_1855[7]_i_5_n_3 ));
  FDRE \sub_ln851_reg_1855_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[3]_i_1_n_10 ),
        .Q(sub_ln851_reg_1855[0]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[11]_i_1_n_8 ),
        .Q(sub_ln851_reg_1855[10]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[11]_i_1_n_7 ),
        .Q(sub_ln851_reg_1855[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln851_reg_1855_reg[11]_i_1 
       (.CI(\sub_ln851_reg_1855_reg[7]_i_1_n_3 ),
        .CO({\sub_ln851_reg_1855_reg[11]_i_1_n_3 ,\sub_ln851_reg_1855_reg[11]_i_1_n_4 ,\sub_ln851_reg_1855_reg[11]_i_1_n_5 ,\sub_ln851_reg_1855_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln851_reg_1855_reg[11]_i_1_n_7 ,\sub_ln851_reg_1855_reg[11]_i_1_n_8 ,\sub_ln851_reg_1855_reg[11]_i_1_n_9 ,\sub_ln851_reg_1855_reg[11]_i_1_n_10 }),
        .S({\sub_ln851_reg_1855[11]_i_2_n_3 ,\sub_ln851_reg_1855[11]_i_3_n_3 ,\sub_ln851_reg_1855[11]_i_4_n_3 ,\sub_ln851_reg_1855[11]_i_5_n_3 }));
  FDRE \sub_ln851_reg_1855_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[15]_i_1_n_10 ),
        .Q(sub_ln851_reg_1855[12]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[15]_i_1_n_9 ),
        .Q(sub_ln851_reg_1855[13]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[15]_i_1_n_8 ),
        .Q(sub_ln851_reg_1855[14]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[15]_i_1_n_7 ),
        .Q(sub_ln851_reg_1855[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln851_reg_1855_reg[15]_i_1 
       (.CI(\sub_ln851_reg_1855_reg[11]_i_1_n_3 ),
        .CO({\sub_ln851_reg_1855_reg[15]_i_1_n_3 ,\sub_ln851_reg_1855_reg[15]_i_1_n_4 ,\sub_ln851_reg_1855_reg[15]_i_1_n_5 ,\sub_ln851_reg_1855_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln851_reg_1855_reg[15]_i_1_n_7 ,\sub_ln851_reg_1855_reg[15]_i_1_n_8 ,\sub_ln851_reg_1855_reg[15]_i_1_n_9 ,\sub_ln851_reg_1855_reg[15]_i_1_n_10 }),
        .S({\sub_ln851_reg_1855[15]_i_2_n_3 ,\sub_ln851_reg_1855[15]_i_3_n_3 ,\sub_ln851_reg_1855[15]_i_4_n_3 ,\sub_ln851_reg_1855[15]_i_5_n_3 }));
  FDRE \sub_ln851_reg_1855_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[19]_i_1_n_10 ),
        .Q(sub_ln851_reg_1855[16]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[19]_i_1_n_9 ),
        .Q(sub_ln851_reg_1855[17]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[19]_i_1_n_8 ),
        .Q(sub_ln851_reg_1855[18]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[19]_i_1_n_7 ),
        .Q(sub_ln851_reg_1855[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln851_reg_1855_reg[19]_i_1 
       (.CI(\sub_ln851_reg_1855_reg[15]_i_1_n_3 ),
        .CO({\sub_ln851_reg_1855_reg[19]_i_1_n_3 ,\sub_ln851_reg_1855_reg[19]_i_1_n_4 ,\sub_ln851_reg_1855_reg[19]_i_1_n_5 ,\sub_ln851_reg_1855_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln851_reg_1855_reg[19]_i_1_n_7 ,\sub_ln851_reg_1855_reg[19]_i_1_n_8 ,\sub_ln851_reg_1855_reg[19]_i_1_n_9 ,\sub_ln851_reg_1855_reg[19]_i_1_n_10 }),
        .S({\sub_ln851_reg_1855[19]_i_2_n_3 ,\sub_ln851_reg_1855[19]_i_3_n_3 ,\sub_ln851_reg_1855[19]_i_4_n_3 ,\sub_ln851_reg_1855[19]_i_5_n_3 }));
  FDRE \sub_ln851_reg_1855_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[3]_i_1_n_9 ),
        .Q(sub_ln851_reg_1855[1]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[21]_i_1_n_10 ),
        .Q(sub_ln851_reg_1855[20]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[21]_i_1_n_9 ),
        .Q(sub_ln851_reg_1855[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln851_reg_1855_reg[21]_i_1 
       (.CI(\sub_ln851_reg_1855_reg[19]_i_1_n_3 ),
        .CO({\NLW_sub_ln851_reg_1855_reg[21]_i_1_CO_UNCONNECTED [3:1],\sub_ln851_reg_1855_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sub_ln851_reg_1855_reg[21]_i_1_O_UNCONNECTED [3:2],\sub_ln851_reg_1855_reg[21]_i_1_n_9 ,\sub_ln851_reg_1855_reg[21]_i_1_n_10 }),
        .S({1'b0,1'b0,\sub_ln851_reg_1855[21]_i_2_n_3 ,\sub_ln851_reg_1855[21]_i_3_n_3 }));
  FDRE \sub_ln851_reg_1855_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[3]_i_1_n_8 ),
        .Q(sub_ln851_reg_1855[2]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[3]_i_1_n_7 ),
        .Q(sub_ln851_reg_1855[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln851_reg_1855_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln851_reg_1855_reg[3]_i_1_n_3 ,\sub_ln851_reg_1855_reg[3]_i_1_n_4 ,\sub_ln851_reg_1855_reg[3]_i_1_n_5 ,\sub_ln851_reg_1855_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\sub_ln851_reg_1855_reg[3]_i_1_n_7 ,\sub_ln851_reg_1855_reg[3]_i_1_n_8 ,\sub_ln851_reg_1855_reg[3]_i_1_n_9 ,\sub_ln851_reg_1855_reg[3]_i_1_n_10 }),
        .S({\sub_ln851_reg_1855[3]_i_2_n_3 ,\sub_ln851_reg_1855[3]_i_3_n_3 ,\sub_ln851_reg_1855[3]_i_4_n_3 ,rhs_reg_1791[0]}));
  FDRE \sub_ln851_reg_1855_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[7]_i_1_n_10 ),
        .Q(sub_ln851_reg_1855[4]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[7]_i_1_n_9 ),
        .Q(sub_ln851_reg_1855[5]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[7]_i_1_n_8 ),
        .Q(sub_ln851_reg_1855[6]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[7]_i_1_n_7 ),
        .Q(sub_ln851_reg_1855[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln851_reg_1855_reg[7]_i_1 
       (.CI(\sub_ln851_reg_1855_reg[3]_i_1_n_3 ),
        .CO({\sub_ln851_reg_1855_reg[7]_i_1_n_3 ,\sub_ln851_reg_1855_reg[7]_i_1_n_4 ,\sub_ln851_reg_1855_reg[7]_i_1_n_5 ,\sub_ln851_reg_1855_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln851_reg_1855_reg[7]_i_1_n_7 ,\sub_ln851_reg_1855_reg[7]_i_1_n_8 ,\sub_ln851_reg_1855_reg[7]_i_1_n_9 ,\sub_ln851_reg_1855_reg[7]_i_1_n_10 }),
        .S({\sub_ln851_reg_1855[7]_i_2_n_3 ,\sub_ln851_reg_1855[7]_i_3_n_3 ,\sub_ln851_reg_1855[7]_i_4_n_3 ,\sub_ln851_reg_1855[7]_i_5_n_3 }));
  FDRE \sub_ln851_reg_1855_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[11]_i_1_n_10 ),
        .Q(sub_ln851_reg_1855[8]),
        .R(1'b0));
  FDRE \sub_ln851_reg_1855_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\sub_ln851_reg_1855_reg[11]_i_1_n_9 ),
        .Q(sub_ln851_reg_1855[9]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[9]),
        .Q(tmp_reg_1703[10]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[10]),
        .Q(tmp_reg_1703[11]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[11]),
        .Q(tmp_reg_1703[12]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[12]),
        .Q(tmp_reg_1703[13]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[13]),
        .Q(tmp_reg_1703[14]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[14]),
        .Q(tmp_reg_1703[15]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[15]),
        .Q(tmp_reg_1703[16]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[16]),
        .Q(tmp_reg_1703[17]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[17]),
        .Q(tmp_reg_1703[18]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[18]),
        .Q(tmp_reg_1703[19]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[0]),
        .Q(tmp_reg_1703[1]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[19]),
        .Q(tmp_reg_1703[20]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[20]),
        .Q(tmp_reg_1703[21]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[21]),
        .Q(tmp_reg_1703[22]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[22]),
        .Q(tmp_reg_1703[23]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[23]),
        .Q(tmp_reg_1703[24]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[24]),
        .Q(tmp_reg_1703[25]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[25]),
        .Q(tmp_reg_1703[26]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[26]),
        .Q(tmp_reg_1703[27]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[27]),
        .Q(tmp_reg_1703[28]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[28]),
        .Q(tmp_reg_1703[29]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[1]),
        .Q(tmp_reg_1703[2]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[29]),
        .Q(tmp_reg_1703[30]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[30]),
        .Q(tmp_reg_1703[31]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[31]),
        .Q(tmp_reg_1703[32]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[2]),
        .Q(tmp_reg_1703[3]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[3]),
        .Q(tmp_reg_1703[4]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[4]),
        .Q(tmp_reg_1703[5]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[5]),
        .Q(tmp_reg_1703[6]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[6]),
        .Q(tmp_reg_1703[7]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[7]),
        .Q(tmp_reg_1703[8]),
        .R(1'b0));
  FDRE \tmp_reg_1703_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[8]),
        .Q(tmp_reg_1703[9]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [0]),
        .Q(trunc_ln300_reg_1756[0]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [10]),
        .Q(trunc_ln300_reg_1756[10]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [11]),
        .Q(trunc_ln300_reg_1756[11]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [12]),
        .Q(trunc_ln300_reg_1756[12]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [13]),
        .Q(trunc_ln300_reg_1756[13]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [14]),
        .Q(trunc_ln300_reg_1756[14]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [15]),
        .Q(trunc_ln300_reg_1756[15]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [1]),
        .Q(trunc_ln300_reg_1756[1]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [2]),
        .Q(trunc_ln300_reg_1756[2]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [3]),
        .Q(trunc_ln300_reg_1756[3]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [4]),
        .Q(trunc_ln300_reg_1756[4]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [5]),
        .Q(trunc_ln300_reg_1756[5]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [6]),
        .Q(trunc_ln300_reg_1756[6]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [7]),
        .Q(trunc_ln300_reg_1756[7]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [8]),
        .Q(trunc_ln300_reg_1756[8]),
        .R(1'b0));
  FDRE \trunc_ln300_reg_1756_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sext_ln382_reg_1845_reg[32]_0 [9]),
        .Q(trunc_ln300_reg_1756[9]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [0]),
        .Q(trunc_ln301_reg_1766[0]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [10]),
        .Q(trunc_ln301_reg_1766[10]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [11]),
        .Q(trunc_ln301_reg_1766[11]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [12]),
        .Q(trunc_ln301_reg_1766[12]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [13]),
        .Q(trunc_ln301_reg_1766[13]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [14]),
        .Q(trunc_ln301_reg_1766[14]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [15]),
        .Q(trunc_ln301_reg_1766[15]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [1]),
        .Q(trunc_ln301_reg_1766[1]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [2]),
        .Q(trunc_ln301_reg_1766[2]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [3]),
        .Q(trunc_ln301_reg_1766[3]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [4]),
        .Q(trunc_ln301_reg_1766[4]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [5]),
        .Q(trunc_ln301_reg_1766[5]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [6]),
        .Q(trunc_ln301_reg_1766[6]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [7]),
        .Q(trunc_ln301_reg_1766[7]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [8]),
        .Q(trunc_ln301_reg_1766[8]),
        .R(1'b0));
  FDRE \trunc_ln301_reg_1766_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\loop_row_count_reg_1801_reg[31]_0 [9]),
        .Q(trunc_ln301_reg_1766[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln332_reg_1727[0]_i_1 
       (.I0(\select_ln332_1_reg_1722[0]_i_2_n_3 ),
        .I1(select_ln332_reg_17170),
        .I2(trunc_ln332_reg_1727),
        .O(\trunc_ln332_reg_1727[0]_i_1_n_3 ));
  FDRE \trunc_ln332_reg_1727_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln332_reg_1727[0]_i_1_n_3 ),
        .Q(trunc_ln332_reg_1727),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln389_reg_1922[12]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[12]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\trunc_ln389_reg_1922[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln389_reg_1922[13]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[13]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\trunc_ln389_reg_1922[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln389_reg_1922[14]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[14]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\trunc_ln389_reg_1922[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln389_reg_1922[15]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[15]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\trunc_ln389_reg_1922[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln389_reg_1922[16]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[16]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\trunc_ln389_reg_1922[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln389_reg_1922[17]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[17]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\trunc_ln389_reg_1922[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln389_reg_1922[18]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[18]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\trunc_ln389_reg_1922[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln389_reg_1922[19]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[19]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\trunc_ln389_reg_1922[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln389_reg_1922[20]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[20]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\trunc_ln389_reg_1922[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln389_reg_1922[21]_i_1 
       (.I0(reg_606[41]),
        .I1(reg_606[21]),
        .I2(cmp_i_i235_i_reg_1901),
        .O(\trunc_ln389_reg_1922[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \trunc_ln389_reg_1922[22]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i216_i_reg_1840_reg[0]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[22]),
        .O(\trunc_ln389_reg_1922[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h4540)) 
    \trunc_ln389_reg_1922[23]_i_1 
       (.I0(reg_606[41]),
        .I1(shl_i_i_i216_i_reg_1840_reg[1]),
        .I2(cmp_i_i235_i_reg_1901),
        .I3(reg_606[23]),
        .O(\trunc_ln389_reg_1922[23]_i_1_n_3 ));
  FDRE \trunc_ln389_reg_1922_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[12]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[12]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[13]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[13]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[14]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[14]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[15]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[15]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[16]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[16]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[17]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[17]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[18]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[18]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[19]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[19]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[20]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[20]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[21]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[21]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[22]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[22]),
        .R(1'b0));
  FDRE \trunc_ln389_reg_1922_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\trunc_ln389_reg_1922[23]_i_1_n_3 ),
        .Q(trunc_ln389_reg_1922[23]),
        .R(1'b0));
  FDRE \trunc_ln703_1_reg_1781_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[0]),
        .Q(trunc_ln703_1_reg_1781[0]),
        .R(1'b0));
  FDRE \trunc_ln703_1_reg_1781_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[1]),
        .Q(trunc_ln703_1_reg_1781[1]),
        .R(1'b0));
  FDRE \trunc_ln703_1_reg_1781_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[2]),
        .Q(trunc_ln703_1_reg_1781[2]),
        .R(1'b0));
  FDRE \trunc_ln703_1_reg_1781_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[3]),
        .Q(trunc_ln703_1_reg_1781[3]),
        .R(1'b0));
  FDRE \trunc_ln703_1_reg_1781_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[4]),
        .Q(trunc_ln703_1_reg_1781[4]),
        .R(1'b0));
  FDRE \trunc_ln703_1_reg_1781_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[5]),
        .Q(trunc_ln703_1_reg_1781[5]),
        .R(1'b0));
  FDRE \trunc_ln703_1_reg_1781_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[6]),
        .Q(trunc_ln703_1_reg_1781[6]),
        .R(1'b0));
  FDRE \trunc_ln703_1_reg_1781_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[7]),
        .Q(trunc_ln703_1_reg_1781[7]),
        .R(1'b0));
  FDRE \trunc_ln703_1_reg_1781_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[8]),
        .Q(trunc_ln703_1_reg_1781[8]),
        .R(1'b0));
  FDRE \trunc_ln703_1_reg_1781_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_xfUDivResize_fu_563_ap_return[9]),
        .Q(trunc_ln703_1_reg_1781[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln728_reg_1966[1]_i_1 
       (.I0(grp_fu_1630_ce),
        .I1(\icmp_ln389_reg_1943_reg_n_3_[0] ),
        .O(trunc_ln728_reg_19660));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/trunc_ln728_reg_1966_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/trunc_ln728_reg_1966_pp1_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \trunc_ln728_reg_1966_pp1_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln728_reg_1966[0]),
        .Q(\trunc_ln728_reg_1966_pp1_iter8_reg_reg[0]_srl7_n_3 ));
  (* srl_bus_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/trunc_ln728_reg_1966_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\resize_1_0_128_128_32_32_1_2_U0/grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80/trunc_ln728_reg_1966_pp1_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \trunc_ln728_reg_1966_pp1_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln728_reg_1966[1]),
        .Q(\trunc_ln728_reg_1966_pp1_iter8_reg_reg[1]_srl7_n_3 ));
  FDRE \trunc_ln728_reg_1966_pp1_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\trunc_ln728_reg_1966_pp1_iter8_reg_reg[0]_srl7_n_3 ),
        .Q(trunc_ln728_reg_1966_pp1_iter9_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln728_reg_1966_pp1_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\trunc_ln728_reg_1966_pp1_iter8_reg_reg[1]_srl7_n_3 ),
        .Q(trunc_ln728_reg_1966_pp1_iter9_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln728_reg_1966_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln728_reg_19660),
        .D(\ret_V_16_reg_1961_reg[3]_i_1_n_10 ),
        .Q(trunc_ln728_reg_1966[0]),
        .R(1'b0));
  FDRE \trunc_ln728_reg_1966_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln728_reg_19660),
        .D(\ret_V_16_reg_1961_reg[3]_i_1_n_9 ),
        .Q(trunc_ln728_reg_1966[1]),
        .R(1'b0));
  FDRE \trunc_ln831_2_reg_2142_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln851_3_reg_21490),
        .D(p_0_in[0]),
        .Q(trunc_ln831_2_reg_2142[0]),
        .R(1'b0));
  FDRE \trunc_ln831_2_reg_2142_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln851_3_reg_21490),
        .D(p_0_in[1]),
        .Q(trunc_ln831_2_reg_2142[1]),
        .R(1'b0));
  FDRE \trunc_ln831_2_reg_2142_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln851_3_reg_21490),
        .D(p_0_in[2]),
        .Q(trunc_ln831_2_reg_2142[2]),
        .R(1'b0));
  FDRE \trunc_ln831_2_reg_2142_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln851_3_reg_21490),
        .D(p_0_in[3]),
        .Q(trunc_ln831_2_reg_2142[3]),
        .R(1'b0));
  FDRE \trunc_ln831_2_reg_2142_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln851_3_reg_21490),
        .D(p_0_in[4]),
        .Q(trunc_ln831_2_reg_2142[4]),
        .R(1'b0));
  FDRE \trunc_ln831_2_reg_2142_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln851_3_reg_21490),
        .D(p_0_in[5]),
        .Q(trunc_ln831_2_reg_2142[5]),
        .R(1'b0));
  FDRE \trunc_ln831_2_reg_2142_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln851_3_reg_21490),
        .D(p_0_in[6]),
        .Q(trunc_ln831_2_reg_2142[6]),
        .R(1'b0));
  FDRE \trunc_ln831_2_reg_2142_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln851_3_reg_21490),
        .D(p_0_in[7]),
        .Q(trunc_ln831_2_reg_2142[7]),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[0]),
        .Q(\xnew_reg_1761_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[1]),
        .Q(\xnew_reg_1761_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[2]),
        .Q(\xnew_reg_1761_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[3]),
        .Q(\xnew_reg_1761_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[4]),
        .Q(\xnew_reg_1761_reg_n_3_[36] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[5]),
        .Q(\xnew_reg_1761_reg_n_3_[37] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[6]),
        .Q(\xnew_reg_1761_reg_n_3_[38] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[7]),
        .Q(\xnew_reg_1761_reg_n_3_[39] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[8]),
        .Q(\xnew_reg_1761_reg_n_3_[40] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[9]),
        .Q(\xnew_reg_1761_reg_n_3_[41] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[10]),
        .Q(\xnew_reg_1761_reg_n_3_[42] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[11]),
        .Q(\xnew_reg_1761_reg_n_3_[43] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[12]),
        .Q(\xnew_reg_1761_reg_n_3_[44] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[13]),
        .Q(\xnew_reg_1761_reg_n_3_[45] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[14]),
        .Q(\xnew_reg_1761_reg_n_3_[46] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[15]),
        .Q(\xnew_reg_1761_reg_n_3_[47] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[16]),
        .Q(\xnew_reg_1761_reg_n_3_[48] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[17]),
        .Q(\xnew_reg_1761_reg_n_3_[49] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[18]),
        .Q(\xnew_reg_1761_reg_n_3_[50] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[19]),
        .Q(\xnew_reg_1761_reg_n_3_[51] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[20]),
        .Q(\xnew_reg_1761_reg_n_3_[52] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[21]),
        .Q(\xnew_reg_1761_reg_n_3_[53] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[22]),
        .Q(\xnew_reg_1761_reg_n_3_[54] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[23]),
        .Q(\xnew_reg_1761_reg_n_3_[55] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[24]),
        .Q(\xnew_reg_1761_reg_n_3_[56] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[25]),
        .Q(\xnew_reg_1761_reg_n_3_[57] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[26]),
        .Q(\xnew_reg_1761_reg_n_3_[58] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[27]),
        .Q(\xnew_reg_1761_reg_n_3_[59] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[28]),
        .Q(\xnew_reg_1761_reg_n_3_[60] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[29]),
        .Q(\xnew_reg_1761_reg_n_3_[61] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[30]),
        .Q(\xnew_reg_1761_reg_n_3_[62] ),
        .R(1'b0));
  FDRE \xnew_reg_1761_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[31]),
        .Q(\xnew_reg_1761_reg_n_3_[63] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \xor_ln882_reg_1933[0]_i_10 
       (.I0(op2_assign_reg_1881[27]),
        .I1(op2_assign_reg_1881[26]),
        .O(\xor_ln882_reg_1933[0]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \xor_ln882_reg_1933[0]_i_11 
       (.I0(op2_assign_reg_1881[24]),
        .I1(op2_assign_reg_1881[25]),
        .O(\xor_ln882_reg_1933[0]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \xor_ln882_reg_1933[0]_i_13 
       (.I0(op2_assign_reg_1881[23]),
        .I1(op2_assign_reg_1881[22]),
        .O(\xor_ln882_reg_1933[0]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \xor_ln882_reg_1933[0]_i_14 
       (.I0(op2_assign_reg_1881[20]),
        .I1(op2_assign_reg_1881[21]),
        .O(\xor_ln882_reg_1933[0]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \xor_ln882_reg_1933[0]_i_15 
       (.I0(op2_assign_reg_1881[19]),
        .I1(op2_assign_reg_1881[18]),
        .O(\xor_ln882_reg_1933[0]_i_15_n_3 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \xor_ln882_reg_1933[0]_i_16 
       (.I0(ret_V_15_reg_1927[16]),
        .I1(op2_assign_reg_1881[16]),
        .I2(op2_assign_reg_1881[17]),
        .O(\xor_ln882_reg_1933[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \xor_ln882_reg_1933[0]_i_17 
       (.I0(op2_assign_reg_1881[22]),
        .I1(op2_assign_reg_1881[23]),
        .O(\xor_ln882_reg_1933[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \xor_ln882_reg_1933[0]_i_18 
       (.I0(op2_assign_reg_1881[21]),
        .I1(op2_assign_reg_1881[20]),
        .O(\xor_ln882_reg_1933[0]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \xor_ln882_reg_1933[0]_i_19 
       (.I0(op2_assign_reg_1881[18]),
        .I1(op2_assign_reg_1881[19]),
        .O(\xor_ln882_reg_1933[0]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'h21)) 
    \xor_ln882_reg_1933[0]_i_20 
       (.I0(ret_V_15_reg_1927[16]),
        .I1(op2_assign_reg_1881[17]),
        .I2(op2_assign_reg_1881[16]),
        .O(\xor_ln882_reg_1933[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln882_reg_1933[0]_i_22 
       (.I0(op2_assign_reg_1881[14]),
        .I1(ret_V_15_reg_1927[14]),
        .I2(ret_V_15_reg_1927[15]),
        .I3(op2_assign_reg_1881[15]),
        .O(\xor_ln882_reg_1933[0]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln882_reg_1933[0]_i_23 
       (.I0(op2_assign_reg_1881[12]),
        .I1(ret_V_15_reg_1927[12]),
        .I2(ret_V_15_reg_1927[13]),
        .I3(op2_assign_reg_1881[13]),
        .O(\xor_ln882_reg_1933[0]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln882_reg_1933[0]_i_24 
       (.I0(op2_assign_reg_1881[10]),
        .I1(ret_V_15_reg_1927[10]),
        .I2(ret_V_15_reg_1927[11]),
        .I3(op2_assign_reg_1881[11]),
        .O(\xor_ln882_reg_1933[0]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln882_reg_1933[0]_i_25 
       (.I0(op2_assign_reg_1881[8]),
        .I1(ret_V_15_reg_1927[8]),
        .I2(ret_V_15_reg_1927[9]),
        .I3(op2_assign_reg_1881[9]),
        .O(\xor_ln882_reg_1933[0]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln882_reg_1933[0]_i_26 
       (.I0(ret_V_15_reg_1927[15]),
        .I1(op2_assign_reg_1881[15]),
        .I2(ret_V_15_reg_1927[14]),
        .I3(op2_assign_reg_1881[14]),
        .O(\xor_ln882_reg_1933[0]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln882_reg_1933[0]_i_27 
       (.I0(ret_V_15_reg_1927[13]),
        .I1(op2_assign_reg_1881[13]),
        .I2(ret_V_15_reg_1927[12]),
        .I3(op2_assign_reg_1881[12]),
        .O(\xor_ln882_reg_1933[0]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln882_reg_1933[0]_i_28 
       (.I0(ret_V_15_reg_1927[11]),
        .I1(op2_assign_reg_1881[11]),
        .I2(ret_V_15_reg_1927[10]),
        .I3(op2_assign_reg_1881[10]),
        .O(\xor_ln882_reg_1933[0]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln882_reg_1933[0]_i_29 
       (.I0(ret_V_15_reg_1927[9]),
        .I1(op2_assign_reg_1881[9]),
        .I2(ret_V_15_reg_1927[8]),
        .I3(op2_assign_reg_1881[8]),
        .O(\xor_ln882_reg_1933[0]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln882_reg_1933[0]_i_30 
       (.I0(op2_assign_reg_1881[6]),
        .I1(ret_V_15_reg_1927[6]),
        .I2(ret_V_15_reg_1927[7]),
        .I3(op2_assign_reg_1881[7]),
        .O(\xor_ln882_reg_1933[0]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln882_reg_1933[0]_i_31 
       (.I0(op2_assign_reg_1881[4]),
        .I1(ret_V_15_reg_1927[4]),
        .I2(ret_V_15_reg_1927[5]),
        .I3(op2_assign_reg_1881[5]),
        .O(\xor_ln882_reg_1933[0]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln882_reg_1933[0]_i_32 
       (.I0(op2_assign_reg_1881[2]),
        .I1(ret_V_15_reg_1927[2]),
        .I2(ret_V_15_reg_1927[3]),
        .I3(op2_assign_reg_1881[3]),
        .O(\xor_ln882_reg_1933[0]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln882_reg_1933[0]_i_33 
       (.I0(op2_assign_reg_1881[0]),
        .I1(ret_V_15_reg_1927[0]),
        .I2(ret_V_15_reg_1927[1]),
        .I3(op2_assign_reg_1881[1]),
        .O(\xor_ln882_reg_1933[0]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln882_reg_1933[0]_i_34 
       (.I0(ret_V_15_reg_1927[7]),
        .I1(op2_assign_reg_1881[7]),
        .I2(ret_V_15_reg_1927[6]),
        .I3(op2_assign_reg_1881[6]),
        .O(\xor_ln882_reg_1933[0]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln882_reg_1933[0]_i_35 
       (.I0(ret_V_15_reg_1927[5]),
        .I1(op2_assign_reg_1881[5]),
        .I2(ret_V_15_reg_1927[4]),
        .I3(op2_assign_reg_1881[4]),
        .O(\xor_ln882_reg_1933[0]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln882_reg_1933[0]_i_36 
       (.I0(ret_V_15_reg_1927[3]),
        .I1(op2_assign_reg_1881[3]),
        .I2(ret_V_15_reg_1927[2]),
        .I3(op2_assign_reg_1881[2]),
        .O(\xor_ln882_reg_1933[0]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln882_reg_1933[0]_i_37 
       (.I0(ret_V_15_reg_1927[1]),
        .I1(op2_assign_reg_1881[1]),
        .I2(ret_V_15_reg_1927[0]),
        .I3(op2_assign_reg_1881[0]),
        .O(\xor_ln882_reg_1933[0]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xor_ln882_reg_1933[0]_i_4 
       (.I0(op2_assign_reg_1881[30]),
        .I1(op2_assign_reg_1881[31]),
        .O(\xor_ln882_reg_1933[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \xor_ln882_reg_1933[0]_i_5 
       (.I0(op2_assign_reg_1881[29]),
        .I1(op2_assign_reg_1881[28]),
        .O(\xor_ln882_reg_1933[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \xor_ln882_reg_1933[0]_i_6 
       (.I0(op2_assign_reg_1881[26]),
        .I1(op2_assign_reg_1881[27]),
        .O(\xor_ln882_reg_1933[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \xor_ln882_reg_1933[0]_i_7 
       (.I0(op2_assign_reg_1881[25]),
        .I1(op2_assign_reg_1881[24]),
        .O(\xor_ln882_reg_1933[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \xor_ln882_reg_1933[0]_i_8 
       (.I0(op2_assign_reg_1881[31]),
        .I1(op2_assign_reg_1881[30]),
        .O(\xor_ln882_reg_1933[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \xor_ln882_reg_1933[0]_i_9 
       (.I0(op2_assign_reg_1881[28]),
        .I1(op2_assign_reg_1881[29]),
        .O(\xor_ln882_reg_1933[0]_i_9_n_3 ));
  FDRE \xor_ln882_reg_1933_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(xor_ln882_fu_1036_p2),
        .Q(xor_ln882_reg_1933),
        .R(1'b0));
  CARRY4 \xor_ln882_reg_1933_reg[0]_i_1 
       (.CI(icmp_ln882_1_fu_1031_p2),
        .CO(\NLW_xor_ln882_reg_1933_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_xor_ln882_reg_1933_reg[0]_i_1_O_UNCONNECTED [3:1],xor_ln882_fu_1036_p2}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \xor_ln882_reg_1933_reg[0]_i_12 
       (.CI(\xor_ln882_reg_1933_reg[0]_i_21_n_3 ),
        .CO({\xor_ln882_reg_1933_reg[0]_i_12_n_3 ,\xor_ln882_reg_1933_reg[0]_i_12_n_4 ,\xor_ln882_reg_1933_reg[0]_i_12_n_5 ,\xor_ln882_reg_1933_reg[0]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\xor_ln882_reg_1933[0]_i_22_n_3 ,\xor_ln882_reg_1933[0]_i_23_n_3 ,\xor_ln882_reg_1933[0]_i_24_n_3 ,\xor_ln882_reg_1933[0]_i_25_n_3 }),
        .O(\NLW_xor_ln882_reg_1933_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\xor_ln882_reg_1933[0]_i_26_n_3 ,\xor_ln882_reg_1933[0]_i_27_n_3 ,\xor_ln882_reg_1933[0]_i_28_n_3 ,\xor_ln882_reg_1933[0]_i_29_n_3 }));
  CARRY4 \xor_ln882_reg_1933_reg[0]_i_2 
       (.CI(\xor_ln882_reg_1933_reg[0]_i_3_n_3 ),
        .CO({icmp_ln882_1_fu_1031_p2,\xor_ln882_reg_1933_reg[0]_i_2_n_4 ,\xor_ln882_reg_1933_reg[0]_i_2_n_5 ,\xor_ln882_reg_1933_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\xor_ln882_reg_1933[0]_i_4_n_3 ,\xor_ln882_reg_1933[0]_i_5_n_3 ,\xor_ln882_reg_1933[0]_i_6_n_3 ,\xor_ln882_reg_1933[0]_i_7_n_3 }),
        .O(\NLW_xor_ln882_reg_1933_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\xor_ln882_reg_1933[0]_i_8_n_3 ,\xor_ln882_reg_1933[0]_i_9_n_3 ,\xor_ln882_reg_1933[0]_i_10_n_3 ,\xor_ln882_reg_1933[0]_i_11_n_3 }));
  CARRY4 \xor_ln882_reg_1933_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\xor_ln882_reg_1933_reg[0]_i_21_n_3 ,\xor_ln882_reg_1933_reg[0]_i_21_n_4 ,\xor_ln882_reg_1933_reg[0]_i_21_n_5 ,\xor_ln882_reg_1933_reg[0]_i_21_n_6 }),
        .CYINIT(1'b0),
        .DI({\xor_ln882_reg_1933[0]_i_30_n_3 ,\xor_ln882_reg_1933[0]_i_31_n_3 ,\xor_ln882_reg_1933[0]_i_32_n_3 ,\xor_ln882_reg_1933[0]_i_33_n_3 }),
        .O(\NLW_xor_ln882_reg_1933_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\xor_ln882_reg_1933[0]_i_34_n_3 ,\xor_ln882_reg_1933[0]_i_35_n_3 ,\xor_ln882_reg_1933[0]_i_36_n_3 ,\xor_ln882_reg_1933[0]_i_37_n_3 }));
  CARRY4 \xor_ln882_reg_1933_reg[0]_i_3 
       (.CI(\xor_ln882_reg_1933_reg[0]_i_12_n_3 ),
        .CO({\xor_ln882_reg_1933_reg[0]_i_3_n_3 ,\xor_ln882_reg_1933_reg[0]_i_3_n_4 ,\xor_ln882_reg_1933_reg[0]_i_3_n_5 ,\xor_ln882_reg_1933_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\xor_ln882_reg_1933[0]_i_13_n_3 ,\xor_ln882_reg_1933[0]_i_14_n_3 ,\xor_ln882_reg_1933[0]_i_15_n_3 ,\xor_ln882_reg_1933[0]_i_16_n_3 }),
        .O(\NLW_xor_ln882_reg_1933_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\xor_ln882_reg_1933[0]_i_17_n_3 ,\xor_ln882_reg_1933[0]_i_18_n_3 ,\xor_ln882_reg_1933[0]_i_19_n_3 ,\xor_ln882_reg_1933[0]_i_20_n_3 }));
  FDRE \ynew_reg_1776_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [0]),
        .Q(ynew_reg_1776_reg[0]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [1]),
        .Q(ynew_reg_1776_reg[1]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [2]),
        .Q(ynew_reg_1776_reg[2]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [3]),
        .Q(ynew_reg_1776_reg[3]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [4]),
        .Q(ynew_reg_1776_reg[4]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [5]),
        .Q(ynew_reg_1776_reg[5]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [6]),
        .Q(ynew_reg_1776_reg[6]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [7]),
        .Q(ynew_reg_1776_reg[7]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [8]),
        .Q(ynew_reg_1776_reg[8]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [9]),
        .Q(ynew_reg_1776_reg[9]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [10]),
        .Q(ynew_reg_1776_reg[10]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [11]),
        .Q(ynew_reg_1776_reg[11]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [12]),
        .Q(ynew_reg_1776_reg[12]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [13]),
        .Q(ynew_reg_1776_reg[13]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [14]),
        .Q(ynew_reg_1776_reg[14]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [15]),
        .Q(ynew_reg_1776_reg[15]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [16]),
        .Q(ynew_reg_1776_reg[16]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [17]),
        .Q(ynew_reg_1776_reg[17]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [18]),
        .Q(ynew_reg_1776_reg[18]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [19]),
        .Q(ynew_reg_1776_reg[19]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [20]),
        .Q(ynew_reg_1776_reg[20]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [21]),
        .Q(ynew_reg_1776_reg[21]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [22]),
        .Q(ynew_reg_1776_reg[22]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [23]),
        .Q(ynew_reg_1776_reg[23]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [24]),
        .Q(ynew_reg_1776_reg[24]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [25]),
        .Q(ynew_reg_1776_reg[25]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [26]),
        .Q(ynew_reg_1776_reg[26]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [27]),
        .Q(ynew_reg_1776_reg[27]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [28]),
        .Q(ynew_reg_1776_reg[28]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [29]),
        .Q(ynew_reg_1776_reg[29]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [30]),
        .Q(ynew_reg_1776_reg[30]),
        .R(1'b0));
  FDRE \ynew_reg_1776_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\ynew_reg_1776_reg[63]_0 [31]),
        .Q(ynew_reg_1776_reg[31]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0
   (we02,
    D,
    q1,
    ram1_reg,
    q2,
    trunc_ln332_reg_1727,
    ram1_reg_0,
    ram1_reg_1,
    ap_phi_reg_pp1_iter8_flag_write_reg_478,
    not_cmp_i_i176_reg_19960,
    ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296,
    ram1_reg_2,
    ap_enable_reg_pp1_iter9,
    ap_block_pp1_stage0_11001,
    ram1_reg_3,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] ,
    p_69_in,
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 ,
    ram1_reg_4,
    ram1_reg_5,
    out,
    ram1_reg_6,
    ram1_reg_7,
    ap_clk,
    addr0,
    addr1,
    d0,
    ce0,
    addr2);
  output we02;
  output [7:0]D;
  output [7:0]q1;
  output [7:0]ram1_reg;
  output [7:0]q2;
  input trunc_ln332_reg_1727;
  input ram1_reg_0;
  input ram1_reg_1;
  input ap_phi_reg_pp1_iter8_flag_write_reg_478;
  input not_cmp_i_i176_reg_19960;
  input ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  input ram1_reg_2;
  input ap_enable_reg_pp1_iter9;
  input ap_block_pp1_stage0_11001;
  input ram1_reg_3;
  input \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ;
  input \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] ;
  input p_69_in;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 ;
  input ram1_reg_4;
  input ram1_reg_5;
  input [1:0]out;
  input ram1_reg_6;
  input ram1_reg_7;
  input ap_clk;
  input [6:0]addr0;
  input [6:0]addr1;
  input [7:0]d0;
  input ce0;
  input [6:0]addr2;

  wire [7:0]D;
  wire [6:0]addr0;
  wire [6:0]addr1;
  wire [6:0]addr2;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter9;
  wire ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 ;
  wire ap_phi_reg_pp1_iter8_flag_write_reg_478;
  wire ce0;
  wire [7:0]d0;
  wire not_cmp_i_i176_reg_19960;
  wire [1:0]out;
  wire p_69_in;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [7:0]ram1_reg;
  wire ram1_reg_0;
  wire ram1_reg_1;
  wire ram1_reg_2;
  wire ram1_reg_3;
  wire ram1_reg_4;
  wire ram1_reg_5;
  wire ram1_reg_6;
  wire ram1_reg_7;
  wire trunc_ln332_reg_1727;
  wire we02;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_16 resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_U
       (.D(D),
        .addr0(addr0),
        .addr1(addr1),
        .addr2(addr2),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] (\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 (\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 (\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 (\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] (\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 (\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 ),
        .ap_phi_reg_pp1_iter8_flag_write_reg_478(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .ce0(ce0),
        .d0(d0),
        .not_cmp_i_i176_reg_19960(not_cmp_i_i176_reg_19960),
        .out(out),
        .p_69_in(p_69_in),
        .q1(q1),
        .q2(q2),
        .ram1_reg_0(ram1_reg),
        .ram1_reg_1(ram1_reg_0),
        .ram1_reg_2(ram1_reg_1),
        .ram1_reg_3(ram1_reg_2),
        .ram1_reg_4(ram1_reg_3),
        .ram1_reg_5(ram1_reg_4),
        .ram1_reg_6(ram1_reg_5),
        .ram1_reg_7(ram1_reg_6),
        .ram1_reg_8(ram1_reg_7),
        .trunc_ln332_reg_1727(trunc_ln332_reg_1727),
        .we02(we02));
endmodule

(* ORIG_REF_NAME = "resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_13
   (\icmp_ln332_reg_1713_reg[0] ,
    ce0,
    \first_row_index_5_reg_415_reg[17] ,
    \first_row_index_5_reg_415_reg[12] ,
    \first_row_index_5_reg_415_reg[5] ,
    \first_row_index_5_reg_415_reg[2] ,
    addr0,
    q1,
    q2,
    ram1_reg,
    ap_phi_reg_pp1_iter8_flag_write_reg_478,
    not_cmp_i_i176_reg_19960,
    trunc_ln332_reg_1727,
    ap_block_pp1_stage0_11001,
    Q,
    in_mat_data_empty_n,
    ram1_reg_0,
    ram1_reg_1,
    ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296,
    we02,
    ram1_reg_2,
    ap_enable_reg_pp1_iter9,
    ram1_reg_3,
    out,
    ram1_reg_4,
    select_ln332_reg_1717,
    ap_clk,
    addr1,
    d0,
    addr2);
  output \icmp_ln332_reg_1713_reg[0] ;
  output ce0;
  output \first_row_index_5_reg_415_reg[17] ;
  output \first_row_index_5_reg_415_reg[12] ;
  output \first_row_index_5_reg_415_reg[5] ;
  output \first_row_index_5_reg_415_reg[2] ;
  output [6:0]addr0;
  output [7:0]q1;
  output [7:0]q2;
  input ram1_reg;
  input ap_phi_reg_pp1_iter8_flag_write_reg_478;
  input not_cmp_i_i176_reg_19960;
  input trunc_ln332_reg_1727;
  input ap_block_pp1_stage0_11001;
  input [0:0]Q;
  input in_mat_data_empty_n;
  input ram1_reg_0;
  input ram1_reg_1;
  input ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  input we02;
  input ram1_reg_2;
  input ap_enable_reg_pp1_iter9;
  input ram1_reg_3;
  input [30:0]out;
  input [6:0]ram1_reg_4;
  input [6:0]select_ln332_reg_1717;
  input ap_clk;
  input [6:0]addr1;
  input [7:0]d0;
  input [6:0]addr2;

  wire [0:0]Q;
  wire [6:0]addr0;
  wire [6:0]addr1;
  wire [6:0]addr2;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter9;
  wire ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  wire ap_phi_reg_pp1_iter8_flag_write_reg_478;
  wire ce0;
  wire [7:0]d0;
  wire \first_row_index_5_reg_415_reg[12] ;
  wire \first_row_index_5_reg_415_reg[17] ;
  wire \first_row_index_5_reg_415_reg[2] ;
  wire \first_row_index_5_reg_415_reg[5] ;
  wire \icmp_ln332_reg_1713_reg[0] ;
  wire in_mat_data_empty_n;
  wire not_cmp_i_i176_reg_19960;
  wire [30:0]out;
  wire [7:0]q1;
  wire [7:0]q2;
  wire ram1_reg;
  wire ram1_reg_0;
  wire ram1_reg_1;
  wire ram1_reg_2;
  wire ram1_reg_3;
  wire [6:0]ram1_reg_4;
  wire [6:0]select_ln332_reg_1717;
  wire trunc_ln332_reg_1727;
  wire we02;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_15 resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_U
       (.Q(Q),
        .addr0(addr0),
        .addr1(addr1),
        .addr2(addr2),
        .ap_block_pp1_stage0_11001(ap_block_pp1_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296),
        .ap_phi_reg_pp1_iter8_flag_write_reg_478(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .ce0(ce0),
        .d0(d0),
        .\first_row_index_5_reg_415_reg[12] (\first_row_index_5_reg_415_reg[12] ),
        .\first_row_index_5_reg_415_reg[17] (\first_row_index_5_reg_415_reg[17] ),
        .\first_row_index_5_reg_415_reg[2] (\first_row_index_5_reg_415_reg[2] ),
        .\first_row_index_5_reg_415_reg[5] (\first_row_index_5_reg_415_reg[5] ),
        .\icmp_ln332_reg_1713_reg[0] (\icmp_ln332_reg_1713_reg[0] ),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .not_cmp_i_i176_reg_19960(not_cmp_i_i176_reg_19960),
        .out(out),
        .q1(q1),
        .q2(q2),
        .ram1_reg_0(ram1_reg),
        .ram1_reg_1(ram1_reg_0),
        .ram1_reg_2(ram1_reg_1),
        .ram1_reg_3(ram1_reg_2),
        .ram1_reg_4(ram1_reg_3),
        .ram1_reg_5(ram1_reg_4),
        .select_ln332_reg_1717(select_ln332_reg_1717),
        .trunc_ln332_reg_1727(trunc_ln332_reg_1727),
        .we02(we02));
endmodule

(* ORIG_REF_NAME = "resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_14
   (ap_block_pp1_stage0_11001,
    ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296,
    D,
    q1,
    ram1_reg,
    q2,
    not_cmp_i_i176_reg_19960,
    ram1_reg_0,
    ram1_reg_1,
    we02,
    ap_enable_reg_pp1_iter9,
    ram1_reg_2,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] ,
    p_69_in,
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 ,
    ap_phi_reg_pp1_iter8_flag_write_reg_478,
    \ret_V_17_reg_1990_reg[1] ,
    \ret_V_17_reg_1990_reg[1]_0 ,
    cmp89_reg_1874,
    and_ln406_reg_1947_pp1_iter6_reg,
    ap_enable_reg_pp1_iter7,
    in_mat_data_empty_n,
    out_mat_data_full_n,
    ram0_reg_i_29,
    ram0_reg_i_29_0,
    and_ln486_reg_1981_pp1_iter16_reg,
    and_ln487_reg_1977_pp1_iter16_reg,
    icmp_ln489_reg_1951_pp1_iter16_reg,
    ram1_reg_3,
    ram1_reg_4,
    out,
    ram1_reg_5,
    ram1_reg_6,
    ap_clk,
    addr0,
    addr1,
    ram1_reg_7,
    addr2);
  output ap_block_pp1_stage0_11001;
  output ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  output [7:0]D;
  output [7:0]q1;
  output [7:0]ram1_reg;
  output [7:0]q2;
  output not_cmp_i_i176_reg_19960;
  input ram1_reg_0;
  input ram1_reg_1;
  input we02;
  input ap_enable_reg_pp1_iter9;
  input ram1_reg_2;
  input \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ;
  input \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] ;
  input p_69_in;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 ;
  input ap_phi_reg_pp1_iter8_flag_write_reg_478;
  input \ret_V_17_reg_1990_reg[1] ;
  input \ret_V_17_reg_1990_reg[1]_0 ;
  input cmp89_reg_1874;
  input and_ln406_reg_1947_pp1_iter6_reg;
  input ap_enable_reg_pp1_iter7;
  input in_mat_data_empty_n;
  input out_mat_data_full_n;
  input ram0_reg_i_29;
  input ram0_reg_i_29_0;
  input and_ln486_reg_1981_pp1_iter16_reg;
  input and_ln487_reg_1977_pp1_iter16_reg;
  input icmp_ln489_reg_1951_pp1_iter16_reg;
  input ram1_reg_3;
  input ram1_reg_4;
  input [1:0]out;
  input ram1_reg_5;
  input ram1_reg_6;
  input ap_clk;
  input [6:0]addr0;
  input [6:0]addr1;
  input [7:0]ram1_reg_7;
  input [6:0]addr2;

  wire [7:0]D;
  wire [6:0]addr0;
  wire [6:0]addr1;
  wire [6:0]addr2;
  wire and_ln406_reg_1947_pp1_iter6_reg;
  wire and_ln486_reg_1981_pp1_iter16_reg;
  wire and_ln487_reg_1977_pp1_iter16_reg;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter9;
  wire ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 ;
  wire ap_phi_reg_pp1_iter8_flag_write_reg_478;
  wire cmp89_reg_1874;
  wire icmp_ln489_reg_1951_pp1_iter16_reg;
  wire in_mat_data_empty_n;
  wire not_cmp_i_i176_reg_19960;
  wire [1:0]out;
  wire out_mat_data_full_n;
  wire p_69_in;
  wire [7:0]q1;
  wire [7:0]q2;
  wire ram0_reg_i_29;
  wire ram0_reg_i_29_0;
  wire [7:0]ram1_reg;
  wire ram1_reg_0;
  wire ram1_reg_1;
  wire ram1_reg_2;
  wire ram1_reg_3;
  wire ram1_reg_4;
  wire ram1_reg_5;
  wire ram1_reg_6;
  wire [7:0]ram1_reg_7;
  wire \ret_V_17_reg_1990_reg[1] ;
  wire \ret_V_17_reg_1990_reg[1]_0 ;
  wire we02;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_U
       (.D(D),
        .addr0(addr0),
        .addr1(addr1),
        .addr2(addr2),
        .and_ln406_reg_1947_pp1_iter6_reg(and_ln406_reg_1947_pp1_iter6_reg),
        .and_ln486_reg_1981_pp1_iter16_reg(and_ln486_reg_1981_pp1_iter16_reg),
        .and_ln487_reg_1977_pp1_iter16_reg(and_ln487_reg_1977_pp1_iter16_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter7(ap_enable_reg_pp1_iter7),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] (\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 (\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 (\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 (\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] (\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] ),
        .\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 (\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 ),
        .ap_phi_reg_pp1_iter8_flag_write_reg_478(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .cmp89_reg_1874(cmp89_reg_1874),
        .\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0 (ap_block_pp1_stage0_11001),
        .icmp_ln489_reg_1951_pp1_iter16_reg(icmp_ln489_reg_1951_pp1_iter16_reg),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .not_cmp_i_i176_reg_19960(not_cmp_i_i176_reg_19960),
        .out(out),
        .out_mat_data_full_n(out_mat_data_full_n),
        .p_69_in(p_69_in),
        .q1(q1),
        .q2(q2),
        .ram0_reg_i_29_0(ram0_reg_i_29),
        .ram0_reg_i_29_1(ram0_reg_i_29_0),
        .ram1_reg_0(ram1_reg),
        .ram1_reg_1(ram1_reg_0),
        .ram1_reg_2(ram1_reg_1),
        .ram1_reg_3(ram1_reg_2),
        .ram1_reg_4(ram1_reg_3),
        .ram1_reg_5(ram1_reg_4),
        .ram1_reg_6(ram1_reg_5),
        .ram1_reg_7(ram1_reg_6),
        .ram1_reg_8(ram1_reg_7),
        .\ret_V_17_reg_1990_reg[1] (\ret_V_17_reg_1990_reg[1] ),
        .\ret_V_17_reg_1990_reg[1]_0 (\ret_V_17_reg_1990_reg[1]_0 ),
        .we02(we02));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram
   (\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0 ,
    ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296,
    D,
    q1,
    ram1_reg_0,
    q2,
    not_cmp_i_i176_reg_19960,
    ram1_reg_1,
    ram1_reg_2,
    we02,
    ap_enable_reg_pp1_iter9,
    ram1_reg_3,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] ,
    p_69_in,
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 ,
    ap_phi_reg_pp1_iter8_flag_write_reg_478,
    \ret_V_17_reg_1990_reg[1] ,
    \ret_V_17_reg_1990_reg[1]_0 ,
    cmp89_reg_1874,
    and_ln406_reg_1947_pp1_iter6_reg,
    ap_enable_reg_pp1_iter7,
    in_mat_data_empty_n,
    out_mat_data_full_n,
    ram0_reg_i_29_0,
    ram0_reg_i_29_1,
    and_ln486_reg_1981_pp1_iter16_reg,
    and_ln487_reg_1977_pp1_iter16_reg,
    icmp_ln489_reg_1951_pp1_iter16_reg,
    ram1_reg_4,
    ram1_reg_5,
    out,
    ram1_reg_6,
    ram1_reg_7,
    ap_clk,
    addr0,
    addr1,
    ram1_reg_8,
    addr2);
  output \icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0 ;
  output ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  output [7:0]D;
  output [7:0]q1;
  output [7:0]ram1_reg_0;
  output [7:0]q2;
  output not_cmp_i_i176_reg_19960;
  input ram1_reg_1;
  input ram1_reg_2;
  input we02;
  input ap_enable_reg_pp1_iter9;
  input ram1_reg_3;
  input \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ;
  input \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] ;
  input p_69_in;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 ;
  input ap_phi_reg_pp1_iter8_flag_write_reg_478;
  input \ret_V_17_reg_1990_reg[1] ;
  input \ret_V_17_reg_1990_reg[1]_0 ;
  input cmp89_reg_1874;
  input and_ln406_reg_1947_pp1_iter6_reg;
  input ap_enable_reg_pp1_iter7;
  input in_mat_data_empty_n;
  input out_mat_data_full_n;
  input ram0_reg_i_29_0;
  input ram0_reg_i_29_1;
  input and_ln486_reg_1981_pp1_iter16_reg;
  input and_ln487_reg_1977_pp1_iter16_reg;
  input icmp_ln489_reg_1951_pp1_iter16_reg;
  input ram1_reg_4;
  input ram1_reg_5;
  input [1:0]out;
  input ram1_reg_6;
  input ram1_reg_7;
  input ap_clk;
  input [6:0]addr0;
  input [6:0]addr1;
  input [7:0]ram1_reg_8;
  input [6:0]addr2;

  wire [7:0]D;
  wire [6:0]addr0;
  wire [6:0]addr1;
  wire [6:0]addr2;
  wire and_ln406_reg_1947_pp1_iter6_reg;
  wire and_ln486_reg_1981_pp1_iter16_reg;
  wire and_ln487_reg_1977_pp1_iter16_reg;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter9;
  wire ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 ;
  wire ap_phi_reg_pp1_iter8_flag_write_reg_478;
  wire cmp89_reg_1874;
  wire \icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0 ;
  wire icmp_ln489_reg_1951_pp1_iter16_reg;
  wire in_mat_data_empty_n;
  wire line_buffer_V_2_0_ce0;
  wire line_buffer_V_2_0_ce1;
  wire line_buffer_V_2_0_we0;
  wire not_cmp_i_i176_reg_19960;
  wire [1:0]out;
  wire out_mat_data_full_n;
  wire p_69_in;
  wire [7:0]q1;
  wire [7:0]q2;
  wire ram0_reg_i_29_0;
  wire ram0_reg_i_29_1;
  wire ram0_reg_i_35_n_3;
  wire [7:0]ram1_reg_0;
  wire ram1_reg_1;
  wire ram1_reg_2;
  wire ram1_reg_3;
  wire ram1_reg_4;
  wire ram1_reg_5;
  wire ram1_reg_6;
  wire ram1_reg_7;
  wire [7:0]ram1_reg_8;
  wire \ret_V_17_reg_1990_reg[1] ;
  wire \ret_V_17_reg_1990_reg[1]_0 ;
  wire we02;
  wire [15:0]NLW_ram0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[0]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q2[0]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 [0]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 [0]),
        .O(ram1_reg_0[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[1]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q2[1]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 [1]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 [1]),
        .O(ram1_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[2]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q2[2]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 [2]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 [2]),
        .O(ram1_reg_0[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[3]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q2[3]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 [3]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 [3]),
        .O(ram1_reg_0[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[4]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q2[4]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 [4]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 [4]),
        .O(ram1_reg_0[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[5]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q2[5]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 [5]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 [5]),
        .O(ram1_reg_0[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[6]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q2[6]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 [6]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 [6]),
        .O(ram1_reg_0[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529[7]_i_2 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q2[7]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_1 [7]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_2 [7]),
        .O(ram1_reg_0[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[0]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q1[0]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] [0]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[1]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q1[1]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] [1]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[2]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q1[2]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] [2]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[3]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q1[3]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] [3]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[4]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q1[4]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] [4]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[5]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q1[5]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] [5]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[6]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q1[6]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] [6]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512[7]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7] ),
        .I1(q1[7]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_529_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7] [7]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_512_reg[7]_0 [7]),
        .O(D[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "line_buffer_V_2_0_U/resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_U/ram0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram0_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,addr0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,addr1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram1_reg_8}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram0_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram0_reg_DOBDO_UNCONNECTED[15:8],q1}),
        .DOPADOP(NLW_ram0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(line_buffer_V_2_0_we0),
        .ENBWREN(line_buffer_V_2_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({line_buffer_V_2_0_ce0,line_buffer_V_2_0_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h8000)) 
    ram0_reg_i_1__1
       (.I0(not_cmp_i_i176_reg_19960),
        .I1(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .I2(ram1_reg_1),
        .I3(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296),
        .O(line_buffer_V_2_0_we0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    ram0_reg_i_28
       (.I0(ram1_reg_4),
        .I1(ram1_reg_5),
        .I2(out[0]),
        .I3(out[1]),
        .I4(ram1_reg_6),
        .I5(ram1_reg_7),
        .O(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    ram0_reg_i_29
       (.I0(\ret_V_17_reg_1990_reg[1]_0 ),
        .I1(cmp89_reg_1874),
        .I2(and_ln406_reg_1947_pp1_iter6_reg),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(in_mat_data_empty_n),
        .I5(ram0_reg_i_35_n_3),
        .O(\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0 ));
  LUT6 #(
    .INIT(64'h0000000000F10000)) 
    ram0_reg_i_2__1
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296),
        .I1(ram1_reg_2),
        .I2(we02),
        .I3(\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0 ),
        .I4(ap_enable_reg_pp1_iter9),
        .I5(ram1_reg_3),
        .O(line_buffer_V_2_0_ce1));
  LUT2 #(
    .INIT(4'h2)) 
    ram0_reg_i_3
       (.I0(ram1_reg_1),
        .I1(\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0 ),
        .O(line_buffer_V_2_0_ce0));
  LUT6 #(
    .INIT(64'h0404040000000400)) 
    ram0_reg_i_35
       (.I0(out_mat_data_full_n),
        .I1(ram0_reg_i_29_0),
        .I2(ram0_reg_i_29_1),
        .I3(and_ln486_reg_1981_pp1_iter16_reg),
        .I4(and_ln487_reg_1977_pp1_iter16_reg),
        .I5(icmp_ln489_reg_1951_pp1_iter16_reg),
        .O(ram0_reg_i_35_n_3));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "line_buffer_V_2_0_U/resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_U/ram1" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram1_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,addr0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,addr2,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram1_reg_8}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram1_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram1_reg_DOBDO_UNCONNECTED[15:8],q2}),
        .DOPADOP(NLW_ram1_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(line_buffer_V_2_0_we0),
        .ENBWREN(line_buffer_V_2_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({line_buffer_V_2_0_ce0,line_buffer_V_2_0_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h1)) 
    \ret_V_17_reg_1990[0]_i_1 
       (.I0(\icmp_ln389_reg_1943_pp1_iter6_reg_reg[0]__0 ),
        .I1(\ret_V_17_reg_1990_reg[1] ),
        .O(not_cmp_i_i176_reg_19960));
endmodule

(* ORIG_REF_NAME = "resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_15
   (\icmp_ln332_reg_1713_reg[0] ,
    ce0,
    \first_row_index_5_reg_415_reg[17] ,
    \first_row_index_5_reg_415_reg[12] ,
    \first_row_index_5_reg_415_reg[5] ,
    \first_row_index_5_reg_415_reg[2] ,
    addr0,
    q1,
    q2,
    ram1_reg_0,
    ap_phi_reg_pp1_iter8_flag_write_reg_478,
    not_cmp_i_i176_reg_19960,
    trunc_ln332_reg_1727,
    ap_block_pp1_stage0_11001,
    Q,
    in_mat_data_empty_n,
    ram1_reg_1,
    ram1_reg_2,
    ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296,
    we02,
    ram1_reg_3,
    ap_enable_reg_pp1_iter9,
    ram1_reg_4,
    out,
    ram1_reg_5,
    select_ln332_reg_1717,
    ap_clk,
    addr1,
    d0,
    addr2);
  output \icmp_ln332_reg_1713_reg[0] ;
  output ce0;
  output \first_row_index_5_reg_415_reg[17] ;
  output \first_row_index_5_reg_415_reg[12] ;
  output \first_row_index_5_reg_415_reg[5] ;
  output \first_row_index_5_reg_415_reg[2] ;
  output [6:0]addr0;
  output [7:0]q1;
  output [7:0]q2;
  input ram1_reg_0;
  input ap_phi_reg_pp1_iter8_flag_write_reg_478;
  input not_cmp_i_i176_reg_19960;
  input trunc_ln332_reg_1727;
  input ap_block_pp1_stage0_11001;
  input [0:0]Q;
  input in_mat_data_empty_n;
  input ram1_reg_1;
  input ram1_reg_2;
  input ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  input we02;
  input ram1_reg_3;
  input ap_enable_reg_pp1_iter9;
  input ram1_reg_4;
  input [30:0]out;
  input [6:0]ram1_reg_5;
  input [6:0]select_ln332_reg_1717;
  input ap_clk;
  input [6:0]addr1;
  input [7:0]d0;
  input [6:0]addr2;

  wire [0:0]Q;
  wire [6:0]addr0;
  wire [6:0]addr1;
  wire [6:0]addr2;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter9;
  wire ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  wire ap_phi_reg_pp1_iter8_flag_write_reg_478;
  wire ce0;
  wire [7:0]d0;
  wire \first_row_index_5_reg_415_reg[12] ;
  wire \first_row_index_5_reg_415_reg[17] ;
  wire \first_row_index_5_reg_415_reg[2] ;
  wire \first_row_index_5_reg_415_reg[5] ;
  wire \icmp_ln332_reg_1713_reg[0] ;
  wire in_mat_data_empty_n;
  wire line_buffer_V_1_0_ce1;
  wire line_buffer_V_1_0_we0;
  wire not_cmp_i_i176_reg_19960;
  wire [30:0]out;
  wire p_53_in;
  wire [7:0]q1;
  wire [7:0]q2;
  wire ram0_reg_i_36_n_3;
  wire ram0_reg_i_37_n_3;
  wire ram0_reg_i_38_n_3;
  wire ram0_reg_i_39_n_3;
  wire ram1_reg_0;
  wire ram1_reg_1;
  wire ram1_reg_2;
  wire ram1_reg_3;
  wire ram1_reg_4;
  wire [6:0]ram1_reg_5;
  wire [6:0]select_ln332_reg_1717;
  wire trunc_ln332_reg_1727;
  wire we02;
  wire [15:0]NLW_ram0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "line_buffer_V_1_0_U/resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_U/ram0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram0_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,addr0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,addr1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram0_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram0_reg_DOBDO_UNCONNECTED[15:8],q1}),
        .DOPADOP(NLW_ram0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(line_buffer_V_1_0_we0),
        .ENBWREN(line_buffer_V_1_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    ram0_reg_i_1__0
       (.I0(p_53_in),
        .I1(ram1_reg_0),
        .I2(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .I3(not_cmp_i_i176_reg_19960),
        .I4(trunc_ln332_reg_1727),
        .I5(\icmp_ln332_reg_1713_reg[0] ),
        .O(line_buffer_V_1_0_we0));
  LUT6 #(
    .INIT(64'hF4F44444F4444444)) 
    ram0_reg_i_25
       (.I0(ap_block_pp1_stage0_11001),
        .I1(ram1_reg_0),
        .I2(Q),
        .I3(in_mat_data_empty_n),
        .I4(ram1_reg_1),
        .I5(ram1_reg_2),
        .O(ce0));
  LUT4 #(
    .INIT(16'hC800)) 
    ram0_reg_i_26
       (.I0(ram1_reg_2),
        .I1(ram1_reg_1),
        .I2(in_mat_data_empty_n),
        .I3(Q),
        .O(\icmp_ln332_reg_1713_reg[0] ));
  LUT6 #(
    .INIT(64'h00000A0000000E00)) 
    ram0_reg_i_2__0
       (.I0(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296),
        .I1(we02),
        .I2(ram1_reg_3),
        .I3(ap_enable_reg_pp1_iter9),
        .I4(ap_block_pp1_stage0_11001),
        .I5(ram1_reg_4),
        .O(line_buffer_V_1_0_ce1));
  LUT5 #(
    .INIT(32'h00010000)) 
    ram0_reg_i_31
       (.I0(out[11]),
        .I1(out[12]),
        .I2(out[13]),
        .I3(out[14]),
        .I4(ram0_reg_i_36_n_3),
        .O(\first_row_index_5_reg_415_reg[12] ));
  LUT2 #(
    .INIT(4'h1)) 
    ram0_reg_i_32
       (.I0(out[1]),
        .I1(out[2]),
        .O(\first_row_index_5_reg_415_reg[2] ));
  LUT4 #(
    .INIT(16'h0001)) 
    ram0_reg_i_33
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[6]),
        .I3(out[5]),
        .O(\first_row_index_5_reg_415_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ram0_reg_i_34
       (.I0(ram0_reg_i_37_n_3),
        .I1(out[16]),
        .I2(out[15]),
        .I3(out[18]),
        .I4(out[17]),
        .I5(ram0_reg_i_38_n_3),
        .O(\first_row_index_5_reg_415_reg[17] ));
  LUT4 #(
    .INIT(16'h0001)) 
    ram0_reg_i_36
       (.I0(out[8]),
        .I1(out[7]),
        .I2(out[10]),
        .I3(out[9]),
        .O(ram0_reg_i_36_n_3));
  LUT4 #(
    .INIT(16'h0001)) 
    ram0_reg_i_37
       (.I0(out[22]),
        .I1(out[21]),
        .I2(out[20]),
        .I3(out[19]),
        .O(ram0_reg_i_37_n_3));
  LUT5 #(
    .INIT(32'h00010000)) 
    ram0_reg_i_38
       (.I0(out[27]),
        .I1(out[28]),
        .I2(out[29]),
        .I3(out[30]),
        .I4(ram0_reg_i_39_n_3),
        .O(ram0_reg_i_38_n_3));
  LUT4 #(
    .INIT(16'h0001)) 
    ram0_reg_i_39
       (.I0(out[26]),
        .I1(out[25]),
        .I2(out[24]),
        .I3(out[23]),
        .O(ram0_reg_i_39_n_3));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_3__0
       (.I0(ram1_reg_5[6]),
        .I1(ram1_reg_0),
        .I2(select_ln332_reg_1717[6]),
        .O(addr0[6]));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    ram0_reg_i_3__1
       (.I0(\first_row_index_5_reg_415_reg[17] ),
        .I1(\first_row_index_5_reg_415_reg[5] ),
        .I2(out[0]),
        .I3(\first_row_index_5_reg_415_reg[2] ),
        .I4(\first_row_index_5_reg_415_reg[12] ),
        .O(p_53_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_4
       (.I0(ram1_reg_5[5]),
        .I1(ram1_reg_0),
        .I2(select_ln332_reg_1717[5]),
        .O(addr0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_5
       (.I0(ram1_reg_5[4]),
        .I1(ram1_reg_0),
        .I2(select_ln332_reg_1717[4]),
        .O(addr0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_6
       (.I0(ram1_reg_5[3]),
        .I1(ram1_reg_0),
        .I2(select_ln332_reg_1717[3]),
        .O(addr0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_7
       (.I0(ram1_reg_5[2]),
        .I1(ram1_reg_0),
        .I2(select_ln332_reg_1717[2]),
        .O(addr0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_8
       (.I0(ram1_reg_5[1]),
        .I1(ram1_reg_0),
        .I2(select_ln332_reg_1717[1]),
        .O(addr0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_9
       (.I0(ram1_reg_5[0]),
        .I1(ram1_reg_0),
        .I2(select_ln332_reg_1717[0]),
        .O(addr0[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "line_buffer_V_1_0_U/resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_U/ram1" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram1_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,addr0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,addr2,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram1_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram1_reg_DOBDO_UNCONNECTED[15:8],q2}),
        .DOPADOP(NLW_ram1_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(line_buffer_V_1_0_we0),
        .ENBWREN(line_buffer_V_1_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_16
   (we02,
    D,
    q1,
    ram1_reg_0,
    q2,
    trunc_ln332_reg_1727,
    ram1_reg_1,
    ram1_reg_2,
    ap_phi_reg_pp1_iter8_flag_write_reg_478,
    not_cmp_i_i176_reg_19960,
    ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296,
    ram1_reg_3,
    ap_enable_reg_pp1_iter9,
    ap_block_pp1_stage0_11001,
    ram1_reg_4,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] ,
    p_69_in,
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 ,
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 ,
    ram1_reg_5,
    ram1_reg_6,
    out,
    ram1_reg_7,
    ram1_reg_8,
    ap_clk,
    addr0,
    addr1,
    d0,
    ce0,
    addr2);
  output we02;
  output [7:0]D;
  output [7:0]q1;
  output [7:0]ram1_reg_0;
  output [7:0]q2;
  input trunc_ln332_reg_1727;
  input ram1_reg_1;
  input ram1_reg_2;
  input ap_phi_reg_pp1_iter8_flag_write_reg_478;
  input not_cmp_i_i176_reg_19960;
  input ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  input ram1_reg_3;
  input ap_enable_reg_pp1_iter9;
  input ap_block_pp1_stage0_11001;
  input ram1_reg_4;
  input \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ;
  input \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] ;
  input p_69_in;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 ;
  input [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 ;
  input ram1_reg_5;
  input ram1_reg_6;
  input [1:0]out;
  input ram1_reg_7;
  input ram1_reg_8;
  input ap_clk;
  input [6:0]addr0;
  input [6:0]addr1;
  input [7:0]d0;
  input ce0;
  input [6:0]addr2;

  wire [7:0]D;
  wire [6:0]addr0;
  wire [6:0]addr1;
  wire [6:0]addr2;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter9;
  wire ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ;
  wire \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] ;
  wire [7:0]\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 ;
  wire ap_phi_reg_pp1_iter8_flag_write_reg_478;
  wire ce0;
  wire [7:0]d0;
  wire line_buffer_V_0_0_ce1;
  wire line_buffer_V_0_0_we0;
  wire not_cmp_i_i176_reg_19960;
  wire [1:0]out;
  wire p_69_in;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [7:0]ram1_reg_0;
  wire ram1_reg_1;
  wire ram1_reg_2;
  wire ram1_reg_3;
  wire ram1_reg_4;
  wire ram1_reg_5;
  wire ram1_reg_6;
  wire ram1_reg_7;
  wire ram1_reg_8;
  wire trunc_ln332_reg_1727;
  wire we02;
  wire [15:0]NLW_ram0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[0]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q2[0]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 [0]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 [0]),
        .O(ram1_reg_0[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[1]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q2[1]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 [1]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 [1]),
        .O(ram1_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[2]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q2[2]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 [2]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 [2]),
        .O(ram1_reg_0[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[3]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q2[3]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 [3]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 [3]),
        .O(ram1_reg_0[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[4]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q2[4]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 [4]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 [4]),
        .O(ram1_reg_0[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[5]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q2[5]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 [5]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 [5]),
        .O(ram1_reg_0[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[6]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q2[6]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 [6]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 [6]),
        .O(ram1_reg_0[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495[7]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q2[7]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_1 [7]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_2 [7]),
        .O(ram1_reg_0[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546[0]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q1[0]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] [0]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546[1]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q1[1]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] [1]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546[2]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q1[2]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] [2]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546[3]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q1[3]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] [3]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546[4]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q1[4]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] [4]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546[5]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q1[5]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] [5]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546[6]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q1[6]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] [6]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546[7]_i_1 
       (.I0(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7] ),
        .I1(q1[7]),
        .I2(\ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_495_reg[7]_0 ),
        .I3(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7] [7]),
        .I4(p_69_in),
        .I5(\ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_546_reg[7]_0 [7]),
        .O(D[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "line_buffer_V_0_0_U/resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_U/ram0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram0_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,addr0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,addr1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram0_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram0_reg_DOBDO_UNCONNECTED[15:8],q1}),
        .DOPADOP(NLW_ram0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(line_buffer_V_0_0_we0),
        .ENBWREN(line_buffer_V_0_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hF444444444444444)) 
    ram0_reg_i_1
       (.I0(trunc_ln332_reg_1727),
        .I1(ram1_reg_1),
        .I2(ram1_reg_2),
        .I3(ap_phi_reg_pp1_iter8_flag_write_reg_478),
        .I4(not_cmp_i_i176_reg_19960),
        .I5(we02),
        .O(line_buffer_V_0_0_we0));
  LUT6 #(
    .INIT(64'h0000010000000D00)) 
    ram0_reg_i_2
       (.I0(we02),
        .I1(ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_5296),
        .I2(ram1_reg_3),
        .I3(ap_enable_reg_pp1_iter9),
        .I4(ap_block_pp1_stage0_11001),
        .I5(ram1_reg_4),
        .O(line_buffer_V_0_0_ce1));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    ram0_reg_i_27
       (.I0(ram1_reg_5),
        .I1(ram1_reg_6),
        .I2(out[0]),
        .I3(out[1]),
        .I4(ram1_reg_7),
        .I5(ram1_reg_8),
        .O(we02));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "line_buffer_V_0_0_U/resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s_line_buffer_V_0_0_ram_U/ram1" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram1_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,addr0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,addr2,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram1_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram1_reg_DOBDO_UNCONNECTED[15:8],q2}),
        .DOPADOP(NLW_ram1_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(line_buffer_V_0_0_we0),
        .ENBWREN(line_buffer_V_0_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resize_1_0_128_128_32_32_1_2_s
   (ap_enable_reg_pp1_iter8,
    ap_rst_n_inv,
    start_once_reg,
    \ap_CS_fsm_reg[7] ,
    Q,
    internal_empty_n_reg,
    mOutPtr110_out,
    E,
    ap_enable_reg_pp1_iter17_reg,
    internal_full_n_reg,
    start_once_reg_reg_0,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    \read_pixel_fu_162_reg[7] ,
    \trunc_ln831_2_reg_2142_reg[5] ,
    ap_clk,
    ap_rst_n,
    in_mat_data_empty_n,
    out_mat_data_full_n,
    resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read,
    resize_1_0_128_128_32_32_1_2_U0_ap_start,
    start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    axiStrm2xfMat_32_0_128_128_1_U0_ap_start,
    int_ap_idle_reg,
    d0,
    D,
    \p_src_rows_read_reg_106_reg[31]_0 ,
    \p_src_cols_read_reg_111_reg[31]_0 ,
    \p_dst_rows_read_reg_96_reg[31]_0 ,
    \p_dst_cols_read_reg_101_reg[31]_0 );
  output ap_enable_reg_pp1_iter8;
  output ap_rst_n_inv;
  output start_once_reg;
  output \ap_CS_fsm_reg[7] ;
  output [0:0]Q;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]E;
  output ap_enable_reg_pp1_iter17_reg;
  output internal_full_n_reg;
  output start_once_reg_reg_0;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output [7:0]\read_pixel_fu_162_reg[7] ;
  output [7:0]\trunc_ln831_2_reg_2142_reg[5] ;
  input ap_clk;
  input ap_rst_n;
  input in_mat_data_empty_n;
  input out_mat_data_full_n;
  input resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  input resize_1_0_128_128_32_32_1_2_U0_ap_start;
  input start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input axiStrm2xfMat_32_0_128_128_1_U0_ap_start;
  input [0:0]int_ap_idle_reg;
  input [7:0]d0;
  input [7:0]D;
  input [31:0]\p_src_rows_read_reg_106_reg[31]_0 ;
  input [31:0]\p_src_cols_read_reg_111_reg[31]_0 ;
  input [31:0]\p_dst_rows_read_reg_96_reg[31]_0 ;
  input [31:0]\p_dst_cols_read_reg_101_reg[31]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter17_reg;
  wire ap_enable_reg_pp1_iter8;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axiStrm2xfMat_32_0_128_128_1_U0_ap_start;
  wire [7:0]d0;
  wire grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg;
  wire grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_n_5;
  wire grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_n_6;
  wire grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_n_8;
  wire grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_n_9;
  wire in_mat_data_empty_n;
  wire [0:0]int_ap_idle_reg;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire out_mat_data_full_n;
  wire [31:0]p_dst_cols_read_reg_101;
  wire [31:0]\p_dst_cols_read_reg_101_reg[31]_0 ;
  wire [31:0]p_dst_rows_read_reg_96;
  wire [31:0]\p_dst_rows_read_reg_96_reg[31]_0 ;
  wire [31:0]p_src_cols_read_reg_111;
  wire [31:0]\p_src_cols_read_reg_111_reg[31]_0 ;
  wire [31:0]p_src_rows_read_reg_106;
  wire [31:0]\p_src_rows_read_reg_106_reg[31]_0 ;
  wire [7:0]\read_pixel_fu_162_reg[7] ;
  wire resize_1_0_128_128_32_32_1_2_U0_ap_start;
  wire resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read;
  wire start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire [7:0]\trunc_ln831_2_reg_2142_reg[5] ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_n_6),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_n_5),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_resizeNNBilinear_0_128_128_1_32_32_1_2_s grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80
       (.D({grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_n_5,grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_n_6}),
        .E(E),
        .Q(p_src_cols_read_reg_111),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter17_reg_0(ap_enable_reg_pp1_iter17_reg),
        .ap_enable_reg_pp1_iter8_reg_0(ap_enable_reg_pp1_iter8),
        .ap_rst_n(ap_rst_n),
        .d0(d0),
        .grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .\icmp_ln382_reg_1865_reg[0]_0 (grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_n_9),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .internal_empty_n_reg(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_n_8),
        .internal_empty_n_reg_0(internal_empty_n_reg),
        .internal_empty_n_reg_1(internal_empty_n_reg_0),
        .internal_empty_n_reg_2(internal_empty_n_reg_1),
        .\loop_row_count_reg_1801_reg[31]_0 (p_dst_rows_read_reg_96),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] ({ap_CS_fsm_state2,Q}),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_0 ),
        .out_mat_data_full_n(out_mat_data_full_n),
        .\read_pixel_fu_162_reg[7]_0 (\read_pixel_fu_162_reg[7] ),
        .\read_pixel_fu_162_reg[7]_1 (D),
        .resize_1_0_128_128_32_32_1_2_U0_ap_start(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read(resize_1_0_128_128_32_32_1_2_U0_p_dst_cols_read),
        .\sext_ln382_reg_1845_reg[32]_0 (p_dst_cols_read_reg_101),
        .start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .start_once_reg_reg(start_once_reg),
        .\trunc_ln831_2_reg_2142_reg[5]_0 (\trunc_ln831_2_reg_2142_reg[5] ),
        .\ynew_reg_1776_reg[63]_0 (p_src_rows_read_reg_106));
  FDRE #(
    .INIT(1'b0)) 
    grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_n_9),
        .Q(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00001F0000000000)) 
    int_ap_idle_i_3
       (.I0(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .I1(start_once_reg),
        .I2(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .I3(Q),
        .I4(axiStrm2xfMat_32_0_128_128_1_U0_ap_start),
        .I5(int_ap_idle_reg),
        .O(internal_full_n_reg));
  LUT3 #(
    .INIT(8'h40)) 
    internal_full_n_i_2__4
       (.I0(start_once_reg),
        .I1(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .I2(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .O(start_once_reg_reg_0));
  FDRE \p_dst_cols_read_reg_101_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [0]),
        .Q(p_dst_cols_read_reg_101[0]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [10]),
        .Q(p_dst_cols_read_reg_101[10]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [11]),
        .Q(p_dst_cols_read_reg_101[11]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [12]),
        .Q(p_dst_cols_read_reg_101[12]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [13]),
        .Q(p_dst_cols_read_reg_101[13]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [14]),
        .Q(p_dst_cols_read_reg_101[14]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [15]),
        .Q(p_dst_cols_read_reg_101[15]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [16]),
        .Q(p_dst_cols_read_reg_101[16]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [17]),
        .Q(p_dst_cols_read_reg_101[17]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [18]),
        .Q(p_dst_cols_read_reg_101[18]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [19]),
        .Q(p_dst_cols_read_reg_101[19]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [1]),
        .Q(p_dst_cols_read_reg_101[1]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [20]),
        .Q(p_dst_cols_read_reg_101[20]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [21]),
        .Q(p_dst_cols_read_reg_101[21]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [22]),
        .Q(p_dst_cols_read_reg_101[22]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [23]),
        .Q(p_dst_cols_read_reg_101[23]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [24]),
        .Q(p_dst_cols_read_reg_101[24]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [25]),
        .Q(p_dst_cols_read_reg_101[25]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [26]),
        .Q(p_dst_cols_read_reg_101[26]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [27]),
        .Q(p_dst_cols_read_reg_101[27]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [28]),
        .Q(p_dst_cols_read_reg_101[28]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [29]),
        .Q(p_dst_cols_read_reg_101[29]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [2]),
        .Q(p_dst_cols_read_reg_101[2]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [30]),
        .Q(p_dst_cols_read_reg_101[30]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [31]),
        .Q(p_dst_cols_read_reg_101[31]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [3]),
        .Q(p_dst_cols_read_reg_101[3]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [4]),
        .Q(p_dst_cols_read_reg_101[4]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [5]),
        .Q(p_dst_cols_read_reg_101[5]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [6]),
        .Q(p_dst_cols_read_reg_101[6]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [7]),
        .Q(p_dst_cols_read_reg_101[7]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [8]),
        .Q(p_dst_cols_read_reg_101[8]),
        .R(1'b0));
  FDRE \p_dst_cols_read_reg_101_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_cols_read_reg_101_reg[31]_0 [9]),
        .Q(p_dst_cols_read_reg_101[9]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [0]),
        .Q(p_dst_rows_read_reg_96[0]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [10]),
        .Q(p_dst_rows_read_reg_96[10]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [11]),
        .Q(p_dst_rows_read_reg_96[11]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [12]),
        .Q(p_dst_rows_read_reg_96[12]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [13]),
        .Q(p_dst_rows_read_reg_96[13]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [14]),
        .Q(p_dst_rows_read_reg_96[14]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [15]),
        .Q(p_dst_rows_read_reg_96[15]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [16]),
        .Q(p_dst_rows_read_reg_96[16]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [17]),
        .Q(p_dst_rows_read_reg_96[17]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [18]),
        .Q(p_dst_rows_read_reg_96[18]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [19]),
        .Q(p_dst_rows_read_reg_96[19]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [1]),
        .Q(p_dst_rows_read_reg_96[1]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [20]),
        .Q(p_dst_rows_read_reg_96[20]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [21]),
        .Q(p_dst_rows_read_reg_96[21]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [22]),
        .Q(p_dst_rows_read_reg_96[22]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [23]),
        .Q(p_dst_rows_read_reg_96[23]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [24]),
        .Q(p_dst_rows_read_reg_96[24]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [25]),
        .Q(p_dst_rows_read_reg_96[25]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [26]),
        .Q(p_dst_rows_read_reg_96[26]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [27]),
        .Q(p_dst_rows_read_reg_96[27]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [28]),
        .Q(p_dst_rows_read_reg_96[28]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [29]),
        .Q(p_dst_rows_read_reg_96[29]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [2]),
        .Q(p_dst_rows_read_reg_96[2]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [30]),
        .Q(p_dst_rows_read_reg_96[30]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [31]),
        .Q(p_dst_rows_read_reg_96[31]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [3]),
        .Q(p_dst_rows_read_reg_96[3]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [4]),
        .Q(p_dst_rows_read_reg_96[4]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [5]),
        .Q(p_dst_rows_read_reg_96[5]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [6]),
        .Q(p_dst_rows_read_reg_96[6]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [7]),
        .Q(p_dst_rows_read_reg_96[7]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [8]),
        .Q(p_dst_rows_read_reg_96[8]),
        .R(1'b0));
  FDRE \p_dst_rows_read_reg_96_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_dst_rows_read_reg_96_reg[31]_0 [9]),
        .Q(p_dst_rows_read_reg_96[9]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [0]),
        .Q(p_src_cols_read_reg_111[0]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [10]),
        .Q(p_src_cols_read_reg_111[10]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [11]),
        .Q(p_src_cols_read_reg_111[11]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [12]),
        .Q(p_src_cols_read_reg_111[12]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [13]),
        .Q(p_src_cols_read_reg_111[13]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [14]),
        .Q(p_src_cols_read_reg_111[14]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [15]),
        .Q(p_src_cols_read_reg_111[15]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [16]),
        .Q(p_src_cols_read_reg_111[16]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [17]),
        .Q(p_src_cols_read_reg_111[17]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [18]),
        .Q(p_src_cols_read_reg_111[18]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [19]),
        .Q(p_src_cols_read_reg_111[19]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [1]),
        .Q(p_src_cols_read_reg_111[1]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [20]),
        .Q(p_src_cols_read_reg_111[20]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [21]),
        .Q(p_src_cols_read_reg_111[21]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [22]),
        .Q(p_src_cols_read_reg_111[22]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [23]),
        .Q(p_src_cols_read_reg_111[23]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [24]),
        .Q(p_src_cols_read_reg_111[24]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [25]),
        .Q(p_src_cols_read_reg_111[25]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [26]),
        .Q(p_src_cols_read_reg_111[26]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [27]),
        .Q(p_src_cols_read_reg_111[27]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [28]),
        .Q(p_src_cols_read_reg_111[28]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [29]),
        .Q(p_src_cols_read_reg_111[29]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [2]),
        .Q(p_src_cols_read_reg_111[2]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [30]),
        .Q(p_src_cols_read_reg_111[30]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [31]),
        .Q(p_src_cols_read_reg_111[31]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [3]),
        .Q(p_src_cols_read_reg_111[3]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [4]),
        .Q(p_src_cols_read_reg_111[4]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [5]),
        .Q(p_src_cols_read_reg_111[5]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [6]),
        .Q(p_src_cols_read_reg_111[6]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [7]),
        .Q(p_src_cols_read_reg_111[7]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [8]),
        .Q(p_src_cols_read_reg_111[8]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_111_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_cols_read_reg_111_reg[31]_0 [9]),
        .Q(p_src_cols_read_reg_111[9]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [0]),
        .Q(p_src_rows_read_reg_106[0]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [10]),
        .Q(p_src_rows_read_reg_106[10]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [11]),
        .Q(p_src_rows_read_reg_106[11]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [12]),
        .Q(p_src_rows_read_reg_106[12]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [13]),
        .Q(p_src_rows_read_reg_106[13]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [14]),
        .Q(p_src_rows_read_reg_106[14]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [15]),
        .Q(p_src_rows_read_reg_106[15]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [16]),
        .Q(p_src_rows_read_reg_106[16]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [17]),
        .Q(p_src_rows_read_reg_106[17]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [18]),
        .Q(p_src_rows_read_reg_106[18]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [19]),
        .Q(p_src_rows_read_reg_106[19]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [1]),
        .Q(p_src_rows_read_reg_106[1]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [20]),
        .Q(p_src_rows_read_reg_106[20]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [21]),
        .Q(p_src_rows_read_reg_106[21]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [22]),
        .Q(p_src_rows_read_reg_106[22]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [23]),
        .Q(p_src_rows_read_reg_106[23]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [24]),
        .Q(p_src_rows_read_reg_106[24]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [25]),
        .Q(p_src_rows_read_reg_106[25]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [26]),
        .Q(p_src_rows_read_reg_106[26]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [27]),
        .Q(p_src_rows_read_reg_106[27]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [28]),
        .Q(p_src_rows_read_reg_106[28]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [29]),
        .Q(p_src_rows_read_reg_106[29]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [2]),
        .Q(p_src_rows_read_reg_106[2]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [30]),
        .Q(p_src_rows_read_reg_106[30]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [31]),
        .Q(p_src_rows_read_reg_106[31]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [3]),
        .Q(p_src_rows_read_reg_106[3]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [4]),
        .Q(p_src_rows_read_reg_106[4]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [5]),
        .Q(p_src_rows_read_reg_106[5]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [6]),
        .Q(p_src_rows_read_reg_106[6]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [7]),
        .Q(p_src_rows_read_reg_106[7]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [8]),
        .Q(p_src_rows_read_reg_106[8]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_106_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_rows_read_reg_106_reg[31]_0 [9]),
        .Q(p_src_rows_read_reg_106[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_resizeNNBilinear_0_128_128_1_32_32_1_2_s_fu_80_n_8),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_scaleCompute_17_42_20_48_16_1_s
   (\cmp7515_reg_1816_reg[0] ,
    \ap_return_int_reg_reg[41]_0 ,
    CO,
    ap_ce_reg_reg_0,
    grp_fu_1630_ce,
    Q,
    \inscale_int_reg_reg[47]_0 ,
    buff1_reg,
    D,
    \currindex_int_reg_reg[19]_0 ,
    output_rows_count_reg_427_reg,
    buff1_reg_0,
    buff1_reg_1,
    cmp7515_reg_1816,
    icmp_ln851_reg_1906,
    \icmp_ln851_reg_1906_reg[0]_i_2_0 ,
    shl_i_i_i216_i_reg_1840_reg,
    indexx_pre_V_1_reg_1835_reg,
    shl_i_i_i_i_i_reg_1830_reg,
    shl_i_i_i_i233_i_reg_1825,
    ap_clk);
  output \cmp7515_reg_1816_reg[0] ;
  output [41:0]\ap_return_int_reg_reg[41]_0 ;
  output [0:0]CO;
  output [0:0]ap_ce_reg_reg_0;
  input grp_fu_1630_ce;
  input [7:0]Q;
  input [47:0]\inscale_int_reg_reg[47]_0 ;
  input [9:0]buff1_reg;
  input [37:0]D;
  input [19:0]\currindex_int_reg_reg[19]_0 ;
  input [19:0]output_rows_count_reg_427_reg;
  input buff1_reg_0;
  input buff1_reg_1;
  input cmp7515_reg_1816;
  input icmp_ln851_reg_1906;
  input [21:0]\icmp_ln851_reg_1906_reg[0]_i_2_0 ;
  input [1:0]shl_i_i_i216_i_reg_1840_reg;
  input [2:0]indexx_pre_V_1_reg_1835_reg;
  input [28:0]shl_i_i_i_i_i_reg_1830_reg;
  input [29:0]shl_i_i_i_i233_i_reg_1825;
  input ap_clk;

  wire [0:0]CO;
  wire [37:0]D;
  wire [7:0]Q;
  wire [47:34]a_reg0;
  wire ap_ce_reg;
  wire [0:0]ap_ce_reg_reg_0;
  wire ap_clk;
  wire [41:0]ap_return_int_reg;
  wire \ap_return_int_reg[23]_i_2_n_3 ;
  wire \ap_return_int_reg[23]_i_3_n_3 ;
  wire \ap_return_int_reg[23]_i_4_n_3 ;
  wire \ap_return_int_reg[27]_i_2_n_3 ;
  wire \ap_return_int_reg[27]_i_3_n_3 ;
  wire \ap_return_int_reg[27]_i_4_n_3 ;
  wire \ap_return_int_reg[27]_i_5_n_3 ;
  wire \ap_return_int_reg[31]_i_2_n_3 ;
  wire \ap_return_int_reg[31]_i_3_n_3 ;
  wire \ap_return_int_reg[31]_i_4_n_3 ;
  wire \ap_return_int_reg[31]_i_5_n_3 ;
  wire \ap_return_int_reg[35]_i_2_n_3 ;
  wire \ap_return_int_reg[35]_i_3_n_3 ;
  wire \ap_return_int_reg[35]_i_4_n_3 ;
  wire \ap_return_int_reg[35]_i_5_n_3 ;
  wire \ap_return_int_reg[39]_i_2_n_3 ;
  wire \ap_return_int_reg[39]_i_3_n_3 ;
  wire \ap_return_int_reg[39]_i_4_n_3 ;
  wire \ap_return_int_reg[39]_i_5_n_3 ;
  wire \ap_return_int_reg[41]_i_2_n_3 ;
  wire \ap_return_int_reg[41]_i_3_n_3 ;
  wire \ap_return_int_reg_reg[23]_i_1_n_3 ;
  wire \ap_return_int_reg_reg[23]_i_1_n_4 ;
  wire \ap_return_int_reg_reg[23]_i_1_n_5 ;
  wire \ap_return_int_reg_reg[23]_i_1_n_6 ;
  wire \ap_return_int_reg_reg[27]_i_1_n_3 ;
  wire \ap_return_int_reg_reg[27]_i_1_n_4 ;
  wire \ap_return_int_reg_reg[27]_i_1_n_5 ;
  wire \ap_return_int_reg_reg[27]_i_1_n_6 ;
  wire \ap_return_int_reg_reg[31]_i_1_n_3 ;
  wire \ap_return_int_reg_reg[31]_i_1_n_4 ;
  wire \ap_return_int_reg_reg[31]_i_1_n_5 ;
  wire \ap_return_int_reg_reg[31]_i_1_n_6 ;
  wire \ap_return_int_reg_reg[35]_i_1_n_3 ;
  wire \ap_return_int_reg_reg[35]_i_1_n_4 ;
  wire \ap_return_int_reg_reg[35]_i_1_n_5 ;
  wire \ap_return_int_reg_reg[35]_i_1_n_6 ;
  wire \ap_return_int_reg_reg[39]_i_1_n_3 ;
  wire \ap_return_int_reg_reg[39]_i_1_n_4 ;
  wire \ap_return_int_reg_reg[39]_i_1_n_5 ;
  wire \ap_return_int_reg_reg[39]_i_1_n_6 ;
  wire [41:0]\ap_return_int_reg_reg[41]_0 ;
  wire \ap_return_int_reg_reg[41]_i_1_n_6 ;
  wire [41:22]b;
  wire [41:22]b_reg0;
  wire [9:0]buff1_reg;
  wire buff1_reg_0;
  wire buff1_reg_1;
  wire cmp7515_reg_1816;
  wire \cmp7515_reg_1816_reg[0] ;
  wire \cmp_i_i235_i_reg_1901[0]_i_11_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_12_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_13_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_14_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_15_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_16_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_17_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_18_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_20_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_21_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_22_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_23_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_24_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_25_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_26_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_27_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_29_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_30_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_31_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_32_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_33_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_34_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_35_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_36_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_38_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_39_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_40_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_41_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_42_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_43_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_44_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_45_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_47_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_48_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_49_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_4_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_50_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_51_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_52_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_53_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_54_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_55_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_56_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_57_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_58_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_59_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_5_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_60_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_61_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_62_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_6_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_7_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_8_n_3 ;
  wire \cmp_i_i235_i_reg_1901[0]_i_9_n_3 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_10_n_3 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_10_n_4 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_10_n_5 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_10_n_6 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_19_n_3 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_19_n_4 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_19_n_5 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_19_n_6 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_28_n_3 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_28_n_4 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_28_n_5 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_28_n_6 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_2_n_5 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_2_n_6 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_37_n_3 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_37_n_4 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_37_n_5 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_37_n_6 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_3_n_3 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_3_n_4 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_3_n_5 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_3_n_6 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_46_n_3 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_46_n_4 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_46_n_5 ;
  wire \cmp_i_i235_i_reg_1901_reg[0]_i_46_n_6 ;
  wire [19:0]\currindex_int_reg_reg[19]_0 ;
  wire grp_fu_1630_ce;
  wire grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce;
  wire [19:0]grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex;
  wire [47:17]grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale;
  wire \icmp_ln1494_reg_1985[0]_i_11_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_12_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_13_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_14_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_15_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_16_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_17_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_18_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_20_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_21_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_22_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_23_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_24_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_25_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_26_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_27_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_29_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_30_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_31_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_32_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_33_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_34_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_35_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_36_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_38_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_39_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_40_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_41_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_42_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_43_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_44_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_45_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_47_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_48_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_49_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_4_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_50_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_51_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_52_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_53_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_54_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_55_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_56_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_57_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_58_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_59_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_5_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_60_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_61_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_62_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_6_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_7_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_8_n_3 ;
  wire \icmp_ln1494_reg_1985[0]_i_9_n_3 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_10_n_3 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_10_n_4 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_10_n_5 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_10_n_6 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_19_n_3 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_19_n_4 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_19_n_5 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_19_n_6 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_28_n_3 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_28_n_4 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_28_n_5 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_28_n_6 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_2_n_5 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_2_n_6 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_37_n_3 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_37_n_4 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_37_n_5 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_37_n_6 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_3_n_3 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_3_n_4 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_3_n_5 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_3_n_6 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_46_n_3 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_46_n_4 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_46_n_5 ;
  wire \icmp_ln1494_reg_1985_reg[0]_i_46_n_6 ;
  wire icmp_ln851_fu_941_p2;
  wire icmp_ln851_reg_1906;
  wire \icmp_ln851_reg_1906[0]_i_10_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_11_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_12_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_13_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_14_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_15_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_16_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_17_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_18_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_4_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_5_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_6_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_7_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_8_n_3 ;
  wire \icmp_ln851_reg_1906[0]_i_9_n_3 ;
  wire [21:0]\icmp_ln851_reg_1906_reg[0]_i_2_0 ;
  wire \icmp_ln851_reg_1906_reg[0]_i_2_n_4 ;
  wire \icmp_ln851_reg_1906_reg[0]_i_2_n_5 ;
  wire \icmp_ln851_reg_1906_reg[0]_i_2_n_6 ;
  wire \icmp_ln851_reg_1906_reg[0]_i_3_n_3 ;
  wire \icmp_ln851_reg_1906_reg[0]_i_3_n_4 ;
  wire \icmp_ln851_reg_1906_reg[0]_i_3_n_5 ;
  wire \icmp_ln851_reg_1906_reg[0]_i_3_n_6 ;
  wire [2:0]indexx_pre_V_1_reg_1835_reg;
  wire [47:17]inscale_int_reg;
  wire [47:0]\inscale_int_reg_reg[47]_0 ;
  wire mul_48ns_42s_74_5_0_U61_n_10;
  wire mul_48ns_42s_74_5_0_U61_n_11;
  wire mul_48ns_42s_74_5_0_U61_n_12;
  wire mul_48ns_42s_74_5_0_U61_n_13;
  wire mul_48ns_42s_74_5_0_U61_n_14;
  wire mul_48ns_42s_74_5_0_U61_n_15;
  wire mul_48ns_42s_74_5_0_U61_n_16;
  wire mul_48ns_42s_74_5_0_U61_n_17;
  wire mul_48ns_42s_74_5_0_U61_n_18;
  wire mul_48ns_42s_74_5_0_U61_n_19;
  wire mul_48ns_42s_74_5_0_U61_n_20;
  wire mul_48ns_42s_74_5_0_U61_n_21;
  wire mul_48ns_42s_74_5_0_U61_n_22;
  wire mul_48ns_42s_74_5_0_U61_n_23;
  wire mul_48ns_42s_74_5_0_U61_n_24;
  wire mul_48ns_42s_74_5_0_U61_n_25;
  wire mul_48ns_42s_74_5_0_U61_n_26;
  wire mul_48ns_42s_74_5_0_U61_n_27;
  wire mul_48ns_42s_74_5_0_U61_n_28;
  wire mul_48ns_42s_74_5_0_U61_n_29;
  wire mul_48ns_42s_74_5_0_U61_n_30;
  wire mul_48ns_42s_74_5_0_U61_n_31;
  wire mul_48ns_42s_74_5_0_U61_n_32;
  wire mul_48ns_42s_74_5_0_U61_n_33;
  wire mul_48ns_42s_74_5_0_U61_n_34;
  wire mul_48ns_42s_74_5_0_U61_n_35;
  wire mul_48ns_42s_74_5_0_U61_n_36;
  wire mul_48ns_42s_74_5_0_U61_n_37;
  wire mul_48ns_42s_74_5_0_U61_n_38;
  wire mul_48ns_42s_74_5_0_U61_n_39;
  wire mul_48ns_42s_74_5_0_U61_n_4;
  wire mul_48ns_42s_74_5_0_U61_n_40;
  wire mul_48ns_42s_74_5_0_U61_n_41;
  wire mul_48ns_42s_74_5_0_U61_n_42;
  wire mul_48ns_42s_74_5_0_U61_n_43;
  wire mul_48ns_42s_74_5_0_U61_n_44;
  wire mul_48ns_42s_74_5_0_U61_n_45;
  wire mul_48ns_42s_74_5_0_U61_n_46;
  wire mul_48ns_42s_74_5_0_U61_n_47;
  wire mul_48ns_42s_74_5_0_U61_n_48;
  wire mul_48ns_42s_74_5_0_U61_n_49;
  wire mul_48ns_42s_74_5_0_U61_n_5;
  wire mul_48ns_42s_74_5_0_U61_n_50;
  wire mul_48ns_42s_74_5_0_U61_n_51;
  wire mul_48ns_42s_74_5_0_U61_n_52;
  wire mul_48ns_42s_74_5_0_U61_n_53;
  wire mul_48ns_42s_74_5_0_U61_n_54;
  wire mul_48ns_42s_74_5_0_U61_n_55;
  wire mul_48ns_42s_74_5_0_U61_n_56;
  wire mul_48ns_42s_74_5_0_U61_n_57;
  wire mul_48ns_42s_74_5_0_U61_n_58;
  wire mul_48ns_42s_74_5_0_U61_n_59;
  wire mul_48ns_42s_74_5_0_U61_n_6;
  wire mul_48ns_42s_74_5_0_U61_n_60;
  wire mul_48ns_42s_74_5_0_U61_n_61;
  wire mul_48ns_42s_74_5_0_U61_n_62;
  wire mul_48ns_42s_74_5_0_U61_n_63;
  wire mul_48ns_42s_74_5_0_U61_n_64;
  wire mul_48ns_42s_74_5_0_U61_n_65;
  wire mul_48ns_42s_74_5_0_U61_n_66;
  wire mul_48ns_42s_74_5_0_U61_n_67;
  wire mul_48ns_42s_74_5_0_U61_n_68;
  wire mul_48ns_42s_74_5_0_U61_n_7;
  wire mul_48ns_42s_74_5_0_U61_n_8;
  wire mul_48ns_42s_74_5_0_U61_n_83;
  wire mul_48ns_42s_74_5_0_U61_n_84;
  wire mul_48ns_42s_74_5_0_U61_n_85;
  wire mul_48ns_42s_74_5_0_U61_n_9;
  wire [19:0]output_rows_count_reg_427_reg;
  wire [41:20]p_0_in;
  wire [73:32]r_V_4_reg_91_reg__0;
  wire r_V_4_reg_91_reg_n_61;
  wire r_V_4_reg_91_reg_n_62;
  wire r_V_4_reg_91_reg_n_63;
  wire r_V_4_reg_91_reg_n_64;
  wire r_V_4_reg_91_reg_n_65;
  wire r_V_4_reg_91_reg_n_66;
  wire r_V_4_reg_91_reg_n_67;
  wire r_V_4_reg_91_reg_n_68;
  wire r_V_4_reg_91_reg_n_69;
  wire r_V_4_reg_91_reg_n_70;
  wire r_V_4_reg_91_reg_n_71;
  wire r_V_4_reg_91_reg_n_72;
  wire r_V_4_reg_91_reg_n_73;
  wire r_V_4_reg_91_reg_n_74;
  wire r_V_4_reg_91_reg_n_75;
  wire r_V_4_reg_91_reg_n_76;
  wire r_V_4_reg_91_reg_n_77;
  wire r_V_4_reg_91_reg_n_78;
  wire r_V_4_reg_91_reg_n_79;
  wire r_V_4_reg_91_reg_n_80;
  wire r_V_4_reg_91_reg_n_81;
  wire r_V_4_reg_91_reg_n_82;
  wire r_V_4_reg_91_reg_n_83;
  wire r_V_4_reg_91_reg_n_84;
  wire r_V_4_reg_91_reg_n_85;
  wire [1:0]shl_i_i_i216_i_reg_1840_reg;
  wire [29:0]shl_i_i_i_i233_i_reg_1825;
  wire [28:0]shl_i_i_i_i_i_reg_1830_reg;
  wire [3:1]\NLW_ap_return_int_reg_reg[41]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_ap_return_int_reg_reg[41]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:3]\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_46_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1494_reg_1985_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1494_reg_1985_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln1494_reg_1985_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1494_reg_1985_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1494_reg_1985_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1494_reg_1985_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1494_reg_1985_reg[0]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1494_reg_1985_reg[0]_i_46_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln851_reg_1906_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln851_reg_1906_reg[0]_i_3_O_UNCONNECTED ;
  wire NLW_r_V_4_reg_91_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_4_reg_91_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_4_reg_91_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_4_reg_91_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_4_reg_91_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_4_reg_91_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_4_reg_91_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_4_reg_91_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_4_reg_91_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_4_reg_91_reg_PCOUT_UNCONNECTED;

  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .Q(ap_ce_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[23]_i_2 
       (.I0(r_V_4_reg_91_reg__0[55]),
        .O(\ap_return_int_reg[23]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[23]_i_3 
       (.I0(r_V_4_reg_91_reg__0[54]),
        .O(\ap_return_int_reg[23]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[23]_i_4 
       (.I0(r_V_4_reg_91_reg__0[53]),
        .O(\ap_return_int_reg[23]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[27]_i_2 
       (.I0(r_V_4_reg_91_reg__0[59]),
        .O(\ap_return_int_reg[27]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[27]_i_3 
       (.I0(r_V_4_reg_91_reg__0[58]),
        .O(\ap_return_int_reg[27]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[27]_i_4 
       (.I0(r_V_4_reg_91_reg__0[57]),
        .O(\ap_return_int_reg[27]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[27]_i_5 
       (.I0(r_V_4_reg_91_reg__0[56]),
        .O(\ap_return_int_reg[27]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[31]_i_2 
       (.I0(r_V_4_reg_91_reg__0[63]),
        .O(\ap_return_int_reg[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[31]_i_3 
       (.I0(r_V_4_reg_91_reg__0[62]),
        .O(\ap_return_int_reg[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[31]_i_4 
       (.I0(r_V_4_reg_91_reg__0[61]),
        .O(\ap_return_int_reg[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[31]_i_5 
       (.I0(r_V_4_reg_91_reg__0[60]),
        .O(\ap_return_int_reg[31]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[35]_i_2 
       (.I0(r_V_4_reg_91_reg__0[67]),
        .O(\ap_return_int_reg[35]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[35]_i_3 
       (.I0(r_V_4_reg_91_reg__0[66]),
        .O(\ap_return_int_reg[35]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[35]_i_4 
       (.I0(r_V_4_reg_91_reg__0[65]),
        .O(\ap_return_int_reg[35]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[35]_i_5 
       (.I0(r_V_4_reg_91_reg__0[64]),
        .O(\ap_return_int_reg[35]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[39]_i_2 
       (.I0(r_V_4_reg_91_reg__0[71]),
        .O(\ap_return_int_reg[39]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[39]_i_3 
       (.I0(r_V_4_reg_91_reg__0[70]),
        .O(\ap_return_int_reg[39]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[39]_i_4 
       (.I0(r_V_4_reg_91_reg__0[69]),
        .O(\ap_return_int_reg[39]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[39]_i_5 
       (.I0(r_V_4_reg_91_reg__0[68]),
        .O(\ap_return_int_reg[39]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[41]_i_2 
       (.I0(r_V_4_reg_91_reg__0[73]),
        .O(\ap_return_int_reg[41]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[41]_i_3 
       (.I0(r_V_4_reg_91_reg__0[72]),
        .O(\ap_return_int_reg[41]_i_3_n_3 ));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_4_reg_91_reg__0[32]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_4_reg_91_reg__0[42]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_4_reg_91_reg__0[43]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_4_reg_91_reg__0[44]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_4_reg_91_reg__0[45]),
        .Q(ap_return_int_reg[13]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_4_reg_91_reg__0[46]),
        .Q(ap_return_int_reg[14]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_4_reg_91_reg__0[47]),
        .Q(ap_return_int_reg[15]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_4_reg_91_reg__0[48]),
        .Q(ap_return_int_reg[16]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_4_reg_91_reg__0[49]),
        .Q(ap_return_int_reg[17]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_4_reg_91_reg__0[50]),
        .Q(ap_return_int_reg[18]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_4_reg_91_reg__0[51]),
        .Q(ap_return_int_reg[19]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_4_reg_91_reg__0[33]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[20]),
        .Q(ap_return_int_reg[20]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[21]),
        .Q(ap_return_int_reg[21]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[22]),
        .Q(ap_return_int_reg[22]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[23]),
        .Q(ap_return_int_reg[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_int_reg_reg[23]_i_1 
       (.CI(1'b0),
        .CO({\ap_return_int_reg_reg[23]_i_1_n_3 ,\ap_return_int_reg_reg[23]_i_1_n_4 ,\ap_return_int_reg_reg[23]_i_1_n_5 ,\ap_return_int_reg_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({r_V_4_reg_91_reg__0[55:53],1'b0}),
        .O(p_0_in[23:20]),
        .S({\ap_return_int_reg[23]_i_2_n_3 ,\ap_return_int_reg[23]_i_3_n_3 ,\ap_return_int_reg[23]_i_4_n_3 ,r_V_4_reg_91_reg__0[52]}));
  FDRE \ap_return_int_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[24]),
        .Q(ap_return_int_reg[24]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[25]),
        .Q(ap_return_int_reg[25]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[26]),
        .Q(ap_return_int_reg[26]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[27]),
        .Q(ap_return_int_reg[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_int_reg_reg[27]_i_1 
       (.CI(\ap_return_int_reg_reg[23]_i_1_n_3 ),
        .CO({\ap_return_int_reg_reg[27]_i_1_n_3 ,\ap_return_int_reg_reg[27]_i_1_n_4 ,\ap_return_int_reg_reg[27]_i_1_n_5 ,\ap_return_int_reg_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(r_V_4_reg_91_reg__0[59:56]),
        .O(p_0_in[27:24]),
        .S({\ap_return_int_reg[27]_i_2_n_3 ,\ap_return_int_reg[27]_i_3_n_3 ,\ap_return_int_reg[27]_i_4_n_3 ,\ap_return_int_reg[27]_i_5_n_3 }));
  FDRE \ap_return_int_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[28]),
        .Q(ap_return_int_reg[28]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[29]),
        .Q(ap_return_int_reg[29]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_4_reg_91_reg__0[34]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[30]),
        .Q(ap_return_int_reg[30]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[31] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[31]),
        .Q(ap_return_int_reg[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_int_reg_reg[31]_i_1 
       (.CI(\ap_return_int_reg_reg[27]_i_1_n_3 ),
        .CO({\ap_return_int_reg_reg[31]_i_1_n_3 ,\ap_return_int_reg_reg[31]_i_1_n_4 ,\ap_return_int_reg_reg[31]_i_1_n_5 ,\ap_return_int_reg_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(r_V_4_reg_91_reg__0[63:60]),
        .O(p_0_in[31:28]),
        .S({\ap_return_int_reg[31]_i_2_n_3 ,\ap_return_int_reg[31]_i_3_n_3 ,\ap_return_int_reg[31]_i_4_n_3 ,\ap_return_int_reg[31]_i_5_n_3 }));
  FDRE \ap_return_int_reg_reg[32] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[32]),
        .Q(ap_return_int_reg[32]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[33] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[33]),
        .Q(ap_return_int_reg[33]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[34] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[34]),
        .Q(ap_return_int_reg[34]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[35] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[35]),
        .Q(ap_return_int_reg[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_int_reg_reg[35]_i_1 
       (.CI(\ap_return_int_reg_reg[31]_i_1_n_3 ),
        .CO({\ap_return_int_reg_reg[35]_i_1_n_3 ,\ap_return_int_reg_reg[35]_i_1_n_4 ,\ap_return_int_reg_reg[35]_i_1_n_5 ,\ap_return_int_reg_reg[35]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(r_V_4_reg_91_reg__0[67:64]),
        .O(p_0_in[35:32]),
        .S({\ap_return_int_reg[35]_i_2_n_3 ,\ap_return_int_reg[35]_i_3_n_3 ,\ap_return_int_reg[35]_i_4_n_3 ,\ap_return_int_reg[35]_i_5_n_3 }));
  FDRE \ap_return_int_reg_reg[36] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[36]),
        .Q(ap_return_int_reg[36]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[37] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[37]),
        .Q(ap_return_int_reg[37]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[38] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[38]),
        .Q(ap_return_int_reg[38]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[39] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[39]),
        .Q(ap_return_int_reg[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_int_reg_reg[39]_i_1 
       (.CI(\ap_return_int_reg_reg[35]_i_1_n_3 ),
        .CO({\ap_return_int_reg_reg[39]_i_1_n_3 ,\ap_return_int_reg_reg[39]_i_1_n_4 ,\ap_return_int_reg_reg[39]_i_1_n_5 ,\ap_return_int_reg_reg[39]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(r_V_4_reg_91_reg__0[71:68]),
        .O(p_0_in[39:36]),
        .S({\ap_return_int_reg[39]_i_2_n_3 ,\ap_return_int_reg[39]_i_3_n_3 ,\ap_return_int_reg[39]_i_4_n_3 ,\ap_return_int_reg[39]_i_5_n_3 }));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_4_reg_91_reg__0[35]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[40] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[40]),
        .Q(ap_return_int_reg[40]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[41] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[41]),
        .Q(ap_return_int_reg[41]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_int_reg_reg[41]_i_1 
       (.CI(\ap_return_int_reg_reg[39]_i_1_n_3 ),
        .CO({\NLW_ap_return_int_reg_reg[41]_i_1_CO_UNCONNECTED [3:1],\ap_return_int_reg_reg[41]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,r_V_4_reg_91_reg__0[72]}),
        .O({\NLW_ap_return_int_reg_reg[41]_i_1_O_UNCONNECTED [3:2],p_0_in[41:40]}),
        .S({1'b0,1'b0,\ap_return_int_reg[41]_i_2_n_3 ,\ap_return_int_reg[41]_i_3_n_3 }));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_4_reg_91_reg__0[36]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_4_reg_91_reg__0[37]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_4_reg_91_reg__0[38]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_4_reg_91_reg__0[39]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_4_reg_91_reg__0[40]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(r_V_4_reg_91_reg__0[41]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h70707700)) 
    \cmp_i_i235_i_reg_1901[0]_i_11 
       (.I0(shl_i_i_i_i233_i_reg_1825[23]),
        .I1(shl_i_i_i_i233_i_reg_1825[22]),
        .I2(p_0_in[41]),
        .I3(ap_return_int_reg[41]),
        .I4(ap_ce_reg),
        .O(\cmp_i_i235_i_reg_1901[0]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h70707700)) 
    \cmp_i_i235_i_reg_1901[0]_i_12 
       (.I0(shl_i_i_i_i233_i_reg_1825[21]),
        .I1(shl_i_i_i_i233_i_reg_1825[20]),
        .I2(p_0_in[41]),
        .I3(ap_return_int_reg[41]),
        .I4(ap_ce_reg),
        .O(\cmp_i_i235_i_reg_1901[0]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'h70707700)) 
    \cmp_i_i235_i_reg_1901[0]_i_13 
       (.I0(shl_i_i_i_i233_i_reg_1825[19]),
        .I1(shl_i_i_i_i233_i_reg_1825[18]),
        .I2(p_0_in[41]),
        .I3(ap_return_int_reg[41]),
        .I4(ap_ce_reg),
        .O(\cmp_i_i235_i_reg_1901[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h44500000FFFF4450)) 
    \cmp_i_i235_i_reg_1901[0]_i_14 
       (.I0(shl_i_i_i_i233_i_reg_1825[16]),
        .I1(p_0_in[40]),
        .I2(ap_return_int_reg[40]),
        .I3(ap_ce_reg),
        .I4(\ap_return_int_reg_reg[41]_0 [41]),
        .I5(shl_i_i_i_i233_i_reg_1825[17]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'h88811811)) 
    \cmp_i_i235_i_reg_1901[0]_i_15 
       (.I0(shl_i_i_i_i233_i_reg_1825[22]),
        .I1(shl_i_i_i_i233_i_reg_1825[23]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[41]),
        .I4(p_0_in[41]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'h88811811)) 
    \cmp_i_i235_i_reg_1901[0]_i_16 
       (.I0(shl_i_i_i_i233_i_reg_1825[20]),
        .I1(shl_i_i_i_i233_i_reg_1825[21]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[41]),
        .I4(p_0_in[41]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h88811811)) 
    \cmp_i_i235_i_reg_1901[0]_i_17 
       (.I0(shl_i_i_i_i233_i_reg_1825[18]),
        .I1(shl_i_i_i_i233_i_reg_1825[19]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[41]),
        .I4(p_0_in[41]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hAC0000AC53000053)) 
    \cmp_i_i235_i_reg_1901[0]_i_18 
       (.I0(p_0_in[40]),
        .I1(ap_return_int_reg[40]),
        .I2(ap_ce_reg),
        .I3(shl_i_i_i_i233_i_reg_1825[17]),
        .I4(\ap_return_int_reg_reg[41]_0 [41]),
        .I5(shl_i_i_i_i233_i_reg_1825[16]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \cmp_i_i235_i_reg_1901[0]_i_20 
       (.I0(\ap_return_int_reg_reg[41]_0 [39]),
        .I1(shl_i_i_i_i233_i_reg_1825[14]),
        .I2(p_0_in[38]),
        .I3(ap_return_int_reg[38]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i233_i_reg_1825[15]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \cmp_i_i235_i_reg_1901[0]_i_21 
       (.I0(\ap_return_int_reg_reg[41]_0 [37]),
        .I1(shl_i_i_i_i233_i_reg_1825[12]),
        .I2(p_0_in[36]),
        .I3(ap_return_int_reg[36]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i233_i_reg_1825[13]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \cmp_i_i235_i_reg_1901[0]_i_22 
       (.I0(\ap_return_int_reg_reg[41]_0 [35]),
        .I1(shl_i_i_i_i233_i_reg_1825[10]),
        .I2(p_0_in[34]),
        .I3(ap_return_int_reg[34]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i233_i_reg_1825[11]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \cmp_i_i235_i_reg_1901[0]_i_23 
       (.I0(\ap_return_int_reg_reg[41]_0 [33]),
        .I1(shl_i_i_i_i233_i_reg_1825[8]),
        .I2(p_0_in[32]),
        .I3(ap_return_int_reg[32]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i233_i_reg_1825[9]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \cmp_i_i235_i_reg_1901[0]_i_24 
       (.I0(\ap_return_int_reg_reg[41]_0 [39]),
        .I1(shl_i_i_i_i233_i_reg_1825[14]),
        .I2(p_0_in[38]),
        .I3(ap_return_int_reg[38]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i233_i_reg_1825[15]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \cmp_i_i235_i_reg_1901[0]_i_25 
       (.I0(\ap_return_int_reg_reg[41]_0 [37]),
        .I1(shl_i_i_i_i233_i_reg_1825[12]),
        .I2(p_0_in[36]),
        .I3(ap_return_int_reg[36]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i233_i_reg_1825[13]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \cmp_i_i235_i_reg_1901[0]_i_26 
       (.I0(\ap_return_int_reg_reg[41]_0 [35]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[34]),
        .I3(p_0_in[34]),
        .I4(shl_i_i_i_i233_i_reg_1825[10]),
        .I5(shl_i_i_i_i233_i_reg_1825[11]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \cmp_i_i235_i_reg_1901[0]_i_27 
       (.I0(\ap_return_int_reg_reg[41]_0 [33]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[32]),
        .I3(p_0_in[32]),
        .I4(shl_i_i_i_i233_i_reg_1825[8]),
        .I5(shl_i_i_i_i233_i_reg_1825[9]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \cmp_i_i235_i_reg_1901[0]_i_29 
       (.I0(\ap_return_int_reg_reg[41]_0 [31]),
        .I1(shl_i_i_i_i233_i_reg_1825[6]),
        .I2(p_0_in[30]),
        .I3(ap_return_int_reg[30]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i233_i_reg_1825[7]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \cmp_i_i235_i_reg_1901[0]_i_30 
       (.I0(\ap_return_int_reg_reg[41]_0 [29]),
        .I1(shl_i_i_i_i233_i_reg_1825[4]),
        .I2(p_0_in[28]),
        .I3(ap_return_int_reg[28]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i233_i_reg_1825[5]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \cmp_i_i235_i_reg_1901[0]_i_31 
       (.I0(\ap_return_int_reg_reg[41]_0 [27]),
        .I1(shl_i_i_i_i233_i_reg_1825[2]),
        .I2(p_0_in[26]),
        .I3(ap_return_int_reg[26]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i233_i_reg_1825[3]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \cmp_i_i235_i_reg_1901[0]_i_32 
       (.I0(\ap_return_int_reg_reg[41]_0 [25]),
        .I1(shl_i_i_i_i233_i_reg_1825[0]),
        .I2(p_0_in[24]),
        .I3(ap_return_int_reg[24]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i233_i_reg_1825[1]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \cmp_i_i235_i_reg_1901[0]_i_33 
       (.I0(\ap_return_int_reg_reg[41]_0 [31]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[30]),
        .I3(p_0_in[30]),
        .I4(shl_i_i_i_i233_i_reg_1825[6]),
        .I5(shl_i_i_i_i233_i_reg_1825[7]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \cmp_i_i235_i_reg_1901[0]_i_34 
       (.I0(\ap_return_int_reg_reg[41]_0 [29]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[28]),
        .I3(p_0_in[28]),
        .I4(shl_i_i_i_i233_i_reg_1825[4]),
        .I5(shl_i_i_i_i233_i_reg_1825[5]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \cmp_i_i235_i_reg_1901[0]_i_35 
       (.I0(\ap_return_int_reg_reg[41]_0 [27]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[26]),
        .I3(p_0_in[26]),
        .I4(shl_i_i_i_i233_i_reg_1825[2]),
        .I5(shl_i_i_i_i233_i_reg_1825[3]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \cmp_i_i235_i_reg_1901[0]_i_36 
       (.I0(\ap_return_int_reg_reg[41]_0 [25]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[24]),
        .I3(p_0_in[24]),
        .I4(shl_i_i_i_i233_i_reg_1825[0]),
        .I5(shl_i_i_i_i233_i_reg_1825[1]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'h44500000FFFF4450)) 
    \cmp_i_i235_i_reg_1901[0]_i_38 
       (.I0(shl_i_i_i216_i_reg_1840_reg[0]),
        .I1(p_0_in[22]),
        .I2(ap_return_int_reg[22]),
        .I3(ap_ce_reg),
        .I4(\ap_return_int_reg_reg[41]_0 [23]),
        .I5(shl_i_i_i216_i_reg_1840_reg[1]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_38_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_39 
       (.I0(ap_return_int_reg[21]),
        .I1(p_0_in[21]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[20]),
        .I4(p_0_in[20]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_39_n_3 ));
  LUT5 #(
    .INIT(32'h1BFF0000)) 
    \cmp_i_i235_i_reg_1901[0]_i_4 
       (.I0(ap_ce_reg),
        .I1(ap_return_int_reg[41]),
        .I2(p_0_in[41]),
        .I3(shl_i_i_i_i233_i_reg_1825[28]),
        .I4(shl_i_i_i_i233_i_reg_1825[29]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_40 
       (.I0(ap_return_int_reg[18]),
        .I1(r_V_4_reg_91_reg__0[50]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[19]),
        .I4(r_V_4_reg_91_reg__0[51]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_40_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_41 
       (.I0(ap_return_int_reg[16]),
        .I1(r_V_4_reg_91_reg__0[48]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[17]),
        .I4(r_V_4_reg_91_reg__0[49]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h8282824141824141)) 
    \cmp_i_i235_i_reg_1901[0]_i_42 
       (.I0(shl_i_i_i216_i_reg_1840_reg[0]),
        .I1(shl_i_i_i216_i_reg_1840_reg[1]),
        .I2(\ap_return_int_reg_reg[41]_0 [23]),
        .I3(ap_ce_reg),
        .I4(ap_return_int_reg[22]),
        .I5(p_0_in[22]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_42_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_43 
       (.I0(p_0_in[20]),
        .I1(ap_return_int_reg[20]),
        .I2(ap_ce_reg),
        .I3(p_0_in[21]),
        .I4(ap_return_int_reg[21]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_43_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_44 
       (.I0(r_V_4_reg_91_reg__0[51]),
        .I1(ap_return_int_reg[19]),
        .I2(ap_ce_reg),
        .I3(r_V_4_reg_91_reg__0[50]),
        .I4(ap_return_int_reg[18]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_44_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_45 
       (.I0(r_V_4_reg_91_reg__0[49]),
        .I1(ap_return_int_reg[17]),
        .I2(ap_ce_reg),
        .I3(r_V_4_reg_91_reg__0[48]),
        .I4(ap_return_int_reg[16]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_45_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_47 
       (.I0(ap_return_int_reg[14]),
        .I1(r_V_4_reg_91_reg__0[46]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[15]),
        .I4(r_V_4_reg_91_reg__0[47]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_47_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_48 
       (.I0(ap_return_int_reg[12]),
        .I1(r_V_4_reg_91_reg__0[44]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[13]),
        .I4(r_V_4_reg_91_reg__0[45]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_48_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_49 
       (.I0(ap_return_int_reg[10]),
        .I1(r_V_4_reg_91_reg__0[42]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[11]),
        .I4(r_V_4_reg_91_reg__0[43]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_49_n_3 ));
  LUT5 #(
    .INIT(32'h70707700)) 
    \cmp_i_i235_i_reg_1901[0]_i_5 
       (.I0(shl_i_i_i_i233_i_reg_1825[27]),
        .I1(shl_i_i_i_i233_i_reg_1825[26]),
        .I2(p_0_in[41]),
        .I3(ap_return_int_reg[41]),
        .I4(ap_ce_reg),
        .O(\cmp_i_i235_i_reg_1901[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_50 
       (.I0(ap_return_int_reg[8]),
        .I1(r_V_4_reg_91_reg__0[40]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[9]),
        .I4(r_V_4_reg_91_reg__0[41]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_50_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_51 
       (.I0(r_V_4_reg_91_reg__0[47]),
        .I1(ap_return_int_reg[15]),
        .I2(ap_ce_reg),
        .I3(r_V_4_reg_91_reg__0[46]),
        .I4(ap_return_int_reg[14]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_51_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_52 
       (.I0(r_V_4_reg_91_reg__0[45]),
        .I1(ap_return_int_reg[13]),
        .I2(ap_ce_reg),
        .I3(r_V_4_reg_91_reg__0[44]),
        .I4(ap_return_int_reg[12]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_52_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_53 
       (.I0(r_V_4_reg_91_reg__0[43]),
        .I1(ap_return_int_reg[11]),
        .I2(ap_ce_reg),
        .I3(r_V_4_reg_91_reg__0[42]),
        .I4(ap_return_int_reg[10]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_53_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_54 
       (.I0(r_V_4_reg_91_reg__0[41]),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg),
        .I3(r_V_4_reg_91_reg__0[40]),
        .I4(ap_return_int_reg[8]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_54_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_55 
       (.I0(ap_return_int_reg[6]),
        .I1(r_V_4_reg_91_reg__0[38]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[7]),
        .I4(r_V_4_reg_91_reg__0[39]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_55_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_56 
       (.I0(ap_return_int_reg[4]),
        .I1(r_V_4_reg_91_reg__0[36]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[5]),
        .I4(r_V_4_reg_91_reg__0[37]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_56_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_57 
       (.I0(ap_return_int_reg[2]),
        .I1(r_V_4_reg_91_reg__0[34]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[3]),
        .I4(r_V_4_reg_91_reg__0[35]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_57_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \cmp_i_i235_i_reg_1901[0]_i_58 
       (.I0(ap_return_int_reg[0]),
        .I1(r_V_4_reg_91_reg__0[32]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[1]),
        .I4(r_V_4_reg_91_reg__0[33]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_58_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_59 
       (.I0(r_V_4_reg_91_reg__0[39]),
        .I1(ap_return_int_reg[7]),
        .I2(ap_ce_reg),
        .I3(r_V_4_reg_91_reg__0[38]),
        .I4(ap_return_int_reg[6]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_59_n_3 ));
  LUT5 #(
    .INIT(32'h70707700)) 
    \cmp_i_i235_i_reg_1901[0]_i_6 
       (.I0(shl_i_i_i_i233_i_reg_1825[25]),
        .I1(shl_i_i_i_i233_i_reg_1825[24]),
        .I2(p_0_in[41]),
        .I3(ap_return_int_reg[41]),
        .I4(ap_ce_reg),
        .O(\cmp_i_i235_i_reg_1901[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_60 
       (.I0(r_V_4_reg_91_reg__0[37]),
        .I1(ap_return_int_reg[5]),
        .I2(ap_ce_reg),
        .I3(r_V_4_reg_91_reg__0[36]),
        .I4(ap_return_int_reg[4]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_60_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_61 
       (.I0(r_V_4_reg_91_reg__0[35]),
        .I1(ap_return_int_reg[3]),
        .I2(ap_ce_reg),
        .I3(r_V_4_reg_91_reg__0[34]),
        .I4(ap_return_int_reg[2]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_61_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \cmp_i_i235_i_reg_1901[0]_i_62 
       (.I0(r_V_4_reg_91_reg__0[33]),
        .I1(ap_return_int_reg[1]),
        .I2(ap_ce_reg),
        .I3(r_V_4_reg_91_reg__0[32]),
        .I4(ap_return_int_reg[0]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_62_n_3 ));
  LUT5 #(
    .INIT(32'h88811811)) 
    \cmp_i_i235_i_reg_1901[0]_i_7 
       (.I0(shl_i_i_i_i233_i_reg_1825[28]),
        .I1(shl_i_i_i_i233_i_reg_1825[29]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[41]),
        .I4(p_0_in[41]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h88811811)) 
    \cmp_i_i235_i_reg_1901[0]_i_8 
       (.I0(shl_i_i_i_i233_i_reg_1825[26]),
        .I1(shl_i_i_i_i233_i_reg_1825[27]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[41]),
        .I4(p_0_in[41]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h88811811)) 
    \cmp_i_i235_i_reg_1901[0]_i_9 
       (.I0(shl_i_i_i_i233_i_reg_1825[24]),
        .I1(shl_i_i_i_i233_i_reg_1825[25]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[41]),
        .I4(p_0_in[41]),
        .O(\cmp_i_i235_i_reg_1901[0]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i_i235_i_reg_1901_reg[0]_i_10 
       (.CI(\cmp_i_i235_i_reg_1901_reg[0]_i_19_n_3 ),
        .CO({\cmp_i_i235_i_reg_1901_reg[0]_i_10_n_3 ,\cmp_i_i235_i_reg_1901_reg[0]_i_10_n_4 ,\cmp_i_i235_i_reg_1901_reg[0]_i_10_n_5 ,\cmp_i_i235_i_reg_1901_reg[0]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp_i_i235_i_reg_1901[0]_i_20_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_21_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_22_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_23_n_3 }),
        .O(\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\cmp_i_i235_i_reg_1901[0]_i_24_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_25_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_26_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_27_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i_i235_i_reg_1901_reg[0]_i_19 
       (.CI(\cmp_i_i235_i_reg_1901_reg[0]_i_28_n_3 ),
        .CO({\cmp_i_i235_i_reg_1901_reg[0]_i_19_n_3 ,\cmp_i_i235_i_reg_1901_reg[0]_i_19_n_4 ,\cmp_i_i235_i_reg_1901_reg[0]_i_19_n_5 ,\cmp_i_i235_i_reg_1901_reg[0]_i_19_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp_i_i235_i_reg_1901[0]_i_29_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_30_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_31_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_32_n_3 }),
        .O(\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\cmp_i_i235_i_reg_1901[0]_i_33_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_34_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_35_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_36_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i_i235_i_reg_1901_reg[0]_i_2 
       (.CI(\cmp_i_i235_i_reg_1901_reg[0]_i_3_n_3 ),
        .CO({\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_2_CO_UNCONNECTED [3],CO,\cmp_i_i235_i_reg_1901_reg[0]_i_2_n_5 ,\cmp_i_i235_i_reg_1901_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\cmp_i_i235_i_reg_1901[0]_i_4_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_5_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_6_n_3 }),
        .O(\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\cmp_i_i235_i_reg_1901[0]_i_7_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_8_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_9_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i_i235_i_reg_1901_reg[0]_i_28 
       (.CI(\cmp_i_i235_i_reg_1901_reg[0]_i_37_n_3 ),
        .CO({\cmp_i_i235_i_reg_1901_reg[0]_i_28_n_3 ,\cmp_i_i235_i_reg_1901_reg[0]_i_28_n_4 ,\cmp_i_i235_i_reg_1901_reg[0]_i_28_n_5 ,\cmp_i_i235_i_reg_1901_reg[0]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp_i_i235_i_reg_1901[0]_i_38_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_39_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_40_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_41_n_3 }),
        .O(\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\cmp_i_i235_i_reg_1901[0]_i_42_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_43_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_44_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_45_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i_i235_i_reg_1901_reg[0]_i_3 
       (.CI(\cmp_i_i235_i_reg_1901_reg[0]_i_10_n_3 ),
        .CO({\cmp_i_i235_i_reg_1901_reg[0]_i_3_n_3 ,\cmp_i_i235_i_reg_1901_reg[0]_i_3_n_4 ,\cmp_i_i235_i_reg_1901_reg[0]_i_3_n_5 ,\cmp_i_i235_i_reg_1901_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp_i_i235_i_reg_1901[0]_i_11_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_12_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_13_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_14_n_3 }),
        .O(\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\cmp_i_i235_i_reg_1901[0]_i_15_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_16_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_17_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_18_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i_i235_i_reg_1901_reg[0]_i_37 
       (.CI(\cmp_i_i235_i_reg_1901_reg[0]_i_46_n_3 ),
        .CO({\cmp_i_i235_i_reg_1901_reg[0]_i_37_n_3 ,\cmp_i_i235_i_reg_1901_reg[0]_i_37_n_4 ,\cmp_i_i235_i_reg_1901_reg[0]_i_37_n_5 ,\cmp_i_i235_i_reg_1901_reg[0]_i_37_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp_i_i235_i_reg_1901[0]_i_47_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_48_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_49_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_50_n_3 }),
        .O(\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_37_O_UNCONNECTED [3:0]),
        .S({\cmp_i_i235_i_reg_1901[0]_i_51_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_52_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_53_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_54_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i_i235_i_reg_1901_reg[0]_i_46 
       (.CI(1'b0),
        .CO({\cmp_i_i235_i_reg_1901_reg[0]_i_46_n_3 ,\cmp_i_i235_i_reg_1901_reg[0]_i_46_n_4 ,\cmp_i_i235_i_reg_1901_reg[0]_i_46_n_5 ,\cmp_i_i235_i_reg_1901_reg[0]_i_46_n_6 }),
        .CYINIT(1'b0),
        .DI({\cmp_i_i235_i_reg_1901[0]_i_55_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_56_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_57_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_58_n_3 }),
        .O(\NLW_cmp_i_i235_i_reg_1901_reg[0]_i_46_O_UNCONNECTED [3:0]),
        .S({\cmp_i_i235_i_reg_1901[0]_i_59_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_60_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_61_n_3 ,\cmp_i_i235_i_reg_1901[0]_i_62_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[0]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [0]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(output_rows_count_reg_427_reg[0]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[10]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [10]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(output_rows_count_reg_427_reg[10]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[10]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[11]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [11]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(output_rows_count_reg_427_reg[11]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[11]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[12]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [12]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(output_rows_count_reg_427_reg[12]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[12]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[13]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [13]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(output_rows_count_reg_427_reg[13]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[13]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[14]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [14]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(output_rows_count_reg_427_reg[14]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[14]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[15]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [15]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(output_rows_count_reg_427_reg[15]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[15]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[16]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [16]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(output_rows_count_reg_427_reg[16]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[16]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[17]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [17]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(output_rows_count_reg_427_reg[17]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[17]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[18]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [18]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(output_rows_count_reg_427_reg[18]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[19]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [19]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(output_rows_count_reg_427_reg[19]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[19]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[1]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [1]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(output_rows_count_reg_427_reg[1]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[2]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [2]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(output_rows_count_reg_427_reg[2]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[2]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[3]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [3]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(output_rows_count_reg_427_reg[3]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[3]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[4]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [4]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(output_rows_count_reg_427_reg[4]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[4]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[5]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [5]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(output_rows_count_reg_427_reg[5]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[5]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[6]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [6]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(output_rows_count_reg_427_reg[6]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[7]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [7]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(output_rows_count_reg_427_reg[7]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[7]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[8]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [8]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(output_rows_count_reg_427_reg[8]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[8]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \currindex_int_reg[9]_i_1 
       (.I0(\currindex_int_reg_reg[19]_0 [9]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(output_rows_count_reg_427_reg[9]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[9]));
  FDRE \currindex_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[0]),
        .Q(b[22]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[10]),
        .Q(b[32]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[11]),
        .Q(b[33]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[12]),
        .Q(b[34]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[13]),
        .Q(b[35]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[14]),
        .Q(b[36]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[15]),
        .Q(b[37]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[16]),
        .Q(b[38]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[17]),
        .Q(b[39]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[18]),
        .Q(b[40]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[19]),
        .Q(b[41]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[1]),
        .Q(b[23]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[2]),
        .Q(b[24]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[3]),
        .Q(b[25]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[4]),
        .Q(b[26]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[5]),
        .Q(b[27]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[6]),
        .Q(b[28]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[7]),
        .Q(b[29]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[8]),
        .Q(b[30]),
        .R(1'b0));
  FDRE \currindex_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex[9]),
        .Q(b[31]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h70707700)) 
    \icmp_ln1494_reg_1985[0]_i_11 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[22]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[21]),
        .I2(p_0_in[41]),
        .I3(ap_return_int_reg[41]),
        .I4(ap_ce_reg),
        .O(\icmp_ln1494_reg_1985[0]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h70707700)) 
    \icmp_ln1494_reg_1985[0]_i_12 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[20]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[19]),
        .I2(p_0_in[41]),
        .I3(ap_return_int_reg[41]),
        .I4(ap_ce_reg),
        .O(\icmp_ln1494_reg_1985[0]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'h70707700)) 
    \icmp_ln1494_reg_1985[0]_i_13 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[18]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[17]),
        .I2(p_0_in[41]),
        .I3(ap_return_int_reg[41]),
        .I4(ap_ce_reg),
        .O(\icmp_ln1494_reg_1985[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h44500000FFFF4450)) 
    \icmp_ln1494_reg_1985[0]_i_14 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[16]),
        .I1(p_0_in[40]),
        .I2(ap_return_int_reg[40]),
        .I3(ap_ce_reg),
        .I4(\ap_return_int_reg_reg[41]_0 [41]),
        .I5(indexx_pre_V_1_reg_1835_reg[2]),
        .O(\icmp_ln1494_reg_1985[0]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'hA8200145)) 
    \icmp_ln1494_reg_1985[0]_i_15 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[21]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[41]),
        .I3(p_0_in[41]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[22]),
        .O(\icmp_ln1494_reg_1985[0]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'hA8200145)) 
    \icmp_ln1494_reg_1985[0]_i_16 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[19]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[41]),
        .I3(p_0_in[41]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[20]),
        .O(\icmp_ln1494_reg_1985[0]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'hA8200145)) 
    \icmp_ln1494_reg_1985[0]_i_17 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[17]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[41]),
        .I3(p_0_in[41]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[18]),
        .O(\icmp_ln1494_reg_1985[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h8282824141824141)) 
    \icmp_ln1494_reg_1985[0]_i_18 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[16]),
        .I1(indexx_pre_V_1_reg_1835_reg[2]),
        .I2(\ap_return_int_reg_reg[41]_0 [41]),
        .I3(ap_ce_reg),
        .I4(ap_return_int_reg[40]),
        .I5(p_0_in[40]),
        .O(\icmp_ln1494_reg_1985[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h7575775510101100)) 
    \icmp_ln1494_reg_1985[0]_i_20 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[15]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[14]),
        .I2(p_0_in[38]),
        .I3(ap_return_int_reg[38]),
        .I4(ap_ce_reg),
        .I5(\ap_return_int_reg_reg[41]_0 [39]),
        .O(\icmp_ln1494_reg_1985[0]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \icmp_ln1494_reg_1985[0]_i_21 
       (.I0(\ap_return_int_reg_reg[41]_0 [37]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[12]),
        .I2(p_0_in[36]),
        .I3(ap_return_int_reg[36]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i_i_reg_1830_reg[13]),
        .O(\icmp_ln1494_reg_1985[0]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \icmp_ln1494_reg_1985[0]_i_22 
       (.I0(\ap_return_int_reg_reg[41]_0 [35]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[10]),
        .I2(p_0_in[34]),
        .I3(ap_return_int_reg[34]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i_i_reg_1830_reg[11]),
        .O(\icmp_ln1494_reg_1985[0]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h7575775510101100)) 
    \icmp_ln1494_reg_1985[0]_i_23 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[9]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[8]),
        .I2(p_0_in[32]),
        .I3(ap_return_int_reg[32]),
        .I4(ap_ce_reg),
        .I5(\ap_return_int_reg_reg[41]_0 [33]),
        .O(\icmp_ln1494_reg_1985[0]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \icmp_ln1494_reg_1985[0]_i_24 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[15]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[38]),
        .I3(p_0_in[38]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[14]),
        .I5(\ap_return_int_reg_reg[41]_0 [39]),
        .O(\icmp_ln1494_reg_1985[0]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \icmp_ln1494_reg_1985[0]_i_25 
       (.I0(\ap_return_int_reg_reg[41]_0 [37]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[36]),
        .I3(p_0_in[36]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[12]),
        .I5(shl_i_i_i_i_i_reg_1830_reg[13]),
        .O(\icmp_ln1494_reg_1985[0]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \icmp_ln1494_reg_1985[0]_i_26 
       (.I0(\ap_return_int_reg_reg[41]_0 [35]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[10]),
        .I2(p_0_in[34]),
        .I3(ap_return_int_reg[34]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i_i_reg_1830_reg[11]),
        .O(\icmp_ln1494_reg_1985[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \icmp_ln1494_reg_1985[0]_i_27 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[9]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[32]),
        .I3(p_0_in[32]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[8]),
        .I5(\ap_return_int_reg_reg[41]_0 [33]),
        .O(\icmp_ln1494_reg_1985[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \icmp_ln1494_reg_1985[0]_i_29 
       (.I0(\ap_return_int_reg_reg[41]_0 [31]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[6]),
        .I2(p_0_in[30]),
        .I3(ap_return_int_reg[30]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i_i_reg_1830_reg[7]),
        .O(\icmp_ln1494_reg_1985[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \icmp_ln1494_reg_1985[0]_i_30 
       (.I0(\ap_return_int_reg_reg[41]_0 [29]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[4]),
        .I2(p_0_in[28]),
        .I3(ap_return_int_reg[28]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i_i_reg_1830_reg[5]),
        .O(\icmp_ln1494_reg_1985[0]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h7575775510101100)) 
    \icmp_ln1494_reg_1985[0]_i_31 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[3]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[2]),
        .I2(p_0_in[26]),
        .I3(ap_return_int_reg[26]),
        .I4(ap_ce_reg),
        .I5(\ap_return_int_reg_reg[41]_0 [27]),
        .O(\icmp_ln1494_reg_1985[0]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h20202200BABABBAA)) 
    \icmp_ln1494_reg_1985[0]_i_32 
       (.I0(\ap_return_int_reg_reg[41]_0 [25]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[0]),
        .I2(p_0_in[24]),
        .I3(ap_return_int_reg[24]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i_i_reg_1830_reg[1]),
        .O(\icmp_ln1494_reg_1985[0]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \icmp_ln1494_reg_1985[0]_i_33 
       (.I0(\ap_return_int_reg_reg[41]_0 [31]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[30]),
        .I3(p_0_in[30]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[6]),
        .I5(shl_i_i_i_i_i_reg_1830_reg[7]),
        .O(\icmp_ln1494_reg_1985[0]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \icmp_ln1494_reg_1985[0]_i_34 
       (.I0(\ap_return_int_reg_reg[41]_0 [29]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[4]),
        .I2(p_0_in[28]),
        .I3(ap_return_int_reg[28]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i_i_reg_1830_reg[5]),
        .O(\icmp_ln1494_reg_1985[0]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hA820028A54100145)) 
    \icmp_ln1494_reg_1985[0]_i_35 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[3]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[26]),
        .I3(p_0_in[26]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[2]),
        .I5(\ap_return_int_reg_reg[41]_0 [27]),
        .O(\icmp_ln1494_reg_1985[0]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \icmp_ln1494_reg_1985[0]_i_36 
       (.I0(\ap_return_int_reg_reg[41]_0 [25]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[0]),
        .I2(p_0_in[24]),
        .I3(ap_return_int_reg[24]),
        .I4(ap_ce_reg),
        .I5(shl_i_i_i_i_i_reg_1830_reg[1]),
        .O(\icmp_ln1494_reg_1985[0]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'h44500000FFFF4450)) 
    \icmp_ln1494_reg_1985[0]_i_38 
       (.I0(indexx_pre_V_1_reg_1835_reg[0]),
        .I1(p_0_in[22]),
        .I2(ap_return_int_reg[22]),
        .I3(ap_ce_reg),
        .I4(\ap_return_int_reg_reg[41]_0 [23]),
        .I5(indexx_pre_V_1_reg_1835_reg[1]),
        .O(\icmp_ln1494_reg_1985[0]_i_38_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_39 
       (.I0(ap_return_int_reg[21]),
        .I1(p_0_in[21]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[20]),
        .I4(p_0_in[20]),
        .O(\icmp_ln1494_reg_1985[0]_i_39_n_3 ));
  LUT5 #(
    .INIT(32'h1BFF0000)) 
    \icmp_ln1494_reg_1985[0]_i_4 
       (.I0(ap_ce_reg),
        .I1(ap_return_int_reg[41]),
        .I2(p_0_in[41]),
        .I3(shl_i_i_i_i_i_reg_1830_reg[27]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[28]),
        .O(\icmp_ln1494_reg_1985[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_40 
       (.I0(ap_return_int_reg[18]),
        .I1(r_V_4_reg_91_reg__0[50]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[19]),
        .I4(r_V_4_reg_91_reg__0[51]),
        .O(\icmp_ln1494_reg_1985[0]_i_40_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_41 
       (.I0(ap_return_int_reg[16]),
        .I1(r_V_4_reg_91_reg__0[48]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[17]),
        .I4(r_V_4_reg_91_reg__0[49]),
        .O(\icmp_ln1494_reg_1985[0]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'hAC0000AC53000053)) 
    \icmp_ln1494_reg_1985[0]_i_42 
       (.I0(p_0_in[22]),
        .I1(ap_return_int_reg[22]),
        .I2(ap_ce_reg),
        .I3(\ap_return_int_reg_reg[41]_0 [23]),
        .I4(indexx_pre_V_1_reg_1835_reg[1]),
        .I5(indexx_pre_V_1_reg_1835_reg[0]),
        .O(\icmp_ln1494_reg_1985[0]_i_42_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_43 
       (.I0(p_0_in[20]),
        .I1(ap_return_int_reg[20]),
        .I2(ap_ce_reg),
        .I3(p_0_in[21]),
        .I4(ap_return_int_reg[21]),
        .O(\icmp_ln1494_reg_1985[0]_i_43_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_44 
       (.I0(r_V_4_reg_91_reg__0[51]),
        .I1(ap_return_int_reg[19]),
        .I2(ap_ce_reg),
        .I3(r_V_4_reg_91_reg__0[50]),
        .I4(ap_return_int_reg[18]),
        .O(\icmp_ln1494_reg_1985[0]_i_44_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_45 
       (.I0(r_V_4_reg_91_reg__0[49]),
        .I1(ap_return_int_reg[17]),
        .I2(ap_ce_reg),
        .I3(r_V_4_reg_91_reg__0[48]),
        .I4(ap_return_int_reg[16]),
        .O(\icmp_ln1494_reg_1985[0]_i_45_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_47 
       (.I0(ap_return_int_reg[14]),
        .I1(r_V_4_reg_91_reg__0[46]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[15]),
        .I4(r_V_4_reg_91_reg__0[47]),
        .O(\icmp_ln1494_reg_1985[0]_i_47_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_48 
       (.I0(ap_return_int_reg[12]),
        .I1(r_V_4_reg_91_reg__0[44]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[13]),
        .I4(r_V_4_reg_91_reg__0[45]),
        .O(\icmp_ln1494_reg_1985[0]_i_48_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_49 
       (.I0(ap_return_int_reg[10]),
        .I1(r_V_4_reg_91_reg__0[42]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[11]),
        .I4(r_V_4_reg_91_reg__0[43]),
        .O(\icmp_ln1494_reg_1985[0]_i_49_n_3 ));
  LUT5 #(
    .INIT(32'h70707700)) 
    \icmp_ln1494_reg_1985[0]_i_5 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[26]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[25]),
        .I2(p_0_in[41]),
        .I3(ap_return_int_reg[41]),
        .I4(ap_ce_reg),
        .O(\icmp_ln1494_reg_1985[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_50 
       (.I0(ap_return_int_reg[8]),
        .I1(r_V_4_reg_91_reg__0[40]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[9]),
        .I4(r_V_4_reg_91_reg__0[41]),
        .O(\icmp_ln1494_reg_1985[0]_i_50_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_51 
       (.I0(r_V_4_reg_91_reg__0[47]),
        .I1(ap_return_int_reg[15]),
        .I2(ap_ce_reg),
        .I3(r_V_4_reg_91_reg__0[46]),
        .I4(ap_return_int_reg[14]),
        .O(\icmp_ln1494_reg_1985[0]_i_51_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_52 
       (.I0(r_V_4_reg_91_reg__0[45]),
        .I1(ap_return_int_reg[13]),
        .I2(ap_ce_reg),
        .I3(r_V_4_reg_91_reg__0[44]),
        .I4(ap_return_int_reg[12]),
        .O(\icmp_ln1494_reg_1985[0]_i_52_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_53 
       (.I0(r_V_4_reg_91_reg__0[43]),
        .I1(ap_return_int_reg[11]),
        .I2(ap_ce_reg),
        .I3(r_V_4_reg_91_reg__0[42]),
        .I4(ap_return_int_reg[10]),
        .O(\icmp_ln1494_reg_1985[0]_i_53_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_54 
       (.I0(r_V_4_reg_91_reg__0[41]),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg),
        .I3(r_V_4_reg_91_reg__0[40]),
        .I4(ap_return_int_reg[8]),
        .O(\icmp_ln1494_reg_1985[0]_i_54_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_55 
       (.I0(ap_return_int_reg[6]),
        .I1(r_V_4_reg_91_reg__0[38]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[7]),
        .I4(r_V_4_reg_91_reg__0[39]),
        .O(\icmp_ln1494_reg_1985[0]_i_55_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_56 
       (.I0(ap_return_int_reg[4]),
        .I1(r_V_4_reg_91_reg__0[36]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[5]),
        .I4(r_V_4_reg_91_reg__0[37]),
        .O(\icmp_ln1494_reg_1985[0]_i_56_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_57 
       (.I0(ap_return_int_reg[2]),
        .I1(r_V_4_reg_91_reg__0[34]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[3]),
        .I4(r_V_4_reg_91_reg__0[35]),
        .O(\icmp_ln1494_reg_1985[0]_i_57_n_3 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln1494_reg_1985[0]_i_58 
       (.I0(ap_return_int_reg[0]),
        .I1(r_V_4_reg_91_reg__0[32]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[1]),
        .I4(r_V_4_reg_91_reg__0[33]),
        .O(\icmp_ln1494_reg_1985[0]_i_58_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_59 
       (.I0(r_V_4_reg_91_reg__0[39]),
        .I1(ap_return_int_reg[7]),
        .I2(ap_ce_reg),
        .I3(r_V_4_reg_91_reg__0[38]),
        .I4(ap_return_int_reg[6]),
        .O(\icmp_ln1494_reg_1985[0]_i_59_n_3 ));
  LUT5 #(
    .INIT(32'h70707700)) 
    \icmp_ln1494_reg_1985[0]_i_6 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[24]),
        .I1(shl_i_i_i_i_i_reg_1830_reg[23]),
        .I2(p_0_in[41]),
        .I3(ap_return_int_reg[41]),
        .I4(ap_ce_reg),
        .O(\icmp_ln1494_reg_1985[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_60 
       (.I0(r_V_4_reg_91_reg__0[37]),
        .I1(ap_return_int_reg[5]),
        .I2(ap_ce_reg),
        .I3(r_V_4_reg_91_reg__0[36]),
        .I4(ap_return_int_reg[4]),
        .O(\icmp_ln1494_reg_1985[0]_i_60_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_61 
       (.I0(r_V_4_reg_91_reg__0[35]),
        .I1(ap_return_int_reg[3]),
        .I2(ap_ce_reg),
        .I3(r_V_4_reg_91_reg__0[34]),
        .I4(ap_return_int_reg[2]),
        .O(\icmp_ln1494_reg_1985[0]_i_61_n_3 ));
  LUT5 #(
    .INIT(32'h00500353)) 
    \icmp_ln1494_reg_1985[0]_i_62 
       (.I0(r_V_4_reg_91_reg__0[33]),
        .I1(ap_return_int_reg[1]),
        .I2(ap_ce_reg),
        .I3(r_V_4_reg_91_reg__0[32]),
        .I4(ap_return_int_reg[0]),
        .O(\icmp_ln1494_reg_1985[0]_i_62_n_3 ));
  LUT5 #(
    .INIT(32'hA8200145)) 
    \icmp_ln1494_reg_1985[0]_i_7 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[27]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[41]),
        .I3(p_0_in[41]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[28]),
        .O(\icmp_ln1494_reg_1985[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hA8200145)) 
    \icmp_ln1494_reg_1985[0]_i_8 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[25]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[41]),
        .I3(p_0_in[41]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[26]),
        .O(\icmp_ln1494_reg_1985[0]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hA8200145)) 
    \icmp_ln1494_reg_1985[0]_i_9 
       (.I0(shl_i_i_i_i_i_reg_1830_reg[23]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[41]),
        .I3(p_0_in[41]),
        .I4(shl_i_i_i_i_i_reg_1830_reg[24]),
        .O(\icmp_ln1494_reg_1985[0]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1494_reg_1985_reg[0]_i_10 
       (.CI(\icmp_ln1494_reg_1985_reg[0]_i_19_n_3 ),
        .CO({\icmp_ln1494_reg_1985_reg[0]_i_10_n_3 ,\icmp_ln1494_reg_1985_reg[0]_i_10_n_4 ,\icmp_ln1494_reg_1985_reg[0]_i_10_n_5 ,\icmp_ln1494_reg_1985_reg[0]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1494_reg_1985[0]_i_20_n_3 ,\icmp_ln1494_reg_1985[0]_i_21_n_3 ,\icmp_ln1494_reg_1985[0]_i_22_n_3 ,\icmp_ln1494_reg_1985[0]_i_23_n_3 }),
        .O(\NLW_icmp_ln1494_reg_1985_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1494_reg_1985[0]_i_24_n_3 ,\icmp_ln1494_reg_1985[0]_i_25_n_3 ,\icmp_ln1494_reg_1985[0]_i_26_n_3 ,\icmp_ln1494_reg_1985[0]_i_27_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1494_reg_1985_reg[0]_i_19 
       (.CI(\icmp_ln1494_reg_1985_reg[0]_i_28_n_3 ),
        .CO({\icmp_ln1494_reg_1985_reg[0]_i_19_n_3 ,\icmp_ln1494_reg_1985_reg[0]_i_19_n_4 ,\icmp_ln1494_reg_1985_reg[0]_i_19_n_5 ,\icmp_ln1494_reg_1985_reg[0]_i_19_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1494_reg_1985[0]_i_29_n_3 ,\icmp_ln1494_reg_1985[0]_i_30_n_3 ,\icmp_ln1494_reg_1985[0]_i_31_n_3 ,\icmp_ln1494_reg_1985[0]_i_32_n_3 }),
        .O(\NLW_icmp_ln1494_reg_1985_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1494_reg_1985[0]_i_33_n_3 ,\icmp_ln1494_reg_1985[0]_i_34_n_3 ,\icmp_ln1494_reg_1985[0]_i_35_n_3 ,\icmp_ln1494_reg_1985[0]_i_36_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1494_reg_1985_reg[0]_i_2 
       (.CI(\icmp_ln1494_reg_1985_reg[0]_i_3_n_3 ),
        .CO({\NLW_icmp_ln1494_reg_1985_reg[0]_i_2_CO_UNCONNECTED [3],ap_ce_reg_reg_0,\icmp_ln1494_reg_1985_reg[0]_i_2_n_5 ,\icmp_ln1494_reg_1985_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\icmp_ln1494_reg_1985[0]_i_4_n_3 ,\icmp_ln1494_reg_1985[0]_i_5_n_3 ,\icmp_ln1494_reg_1985[0]_i_6_n_3 }),
        .O(\NLW_icmp_ln1494_reg_1985_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln1494_reg_1985[0]_i_7_n_3 ,\icmp_ln1494_reg_1985[0]_i_8_n_3 ,\icmp_ln1494_reg_1985[0]_i_9_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1494_reg_1985_reg[0]_i_28 
       (.CI(\icmp_ln1494_reg_1985_reg[0]_i_37_n_3 ),
        .CO({\icmp_ln1494_reg_1985_reg[0]_i_28_n_3 ,\icmp_ln1494_reg_1985_reg[0]_i_28_n_4 ,\icmp_ln1494_reg_1985_reg[0]_i_28_n_5 ,\icmp_ln1494_reg_1985_reg[0]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1494_reg_1985[0]_i_38_n_3 ,\icmp_ln1494_reg_1985[0]_i_39_n_3 ,\icmp_ln1494_reg_1985[0]_i_40_n_3 ,\icmp_ln1494_reg_1985[0]_i_41_n_3 }),
        .O(\NLW_icmp_ln1494_reg_1985_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1494_reg_1985[0]_i_42_n_3 ,\icmp_ln1494_reg_1985[0]_i_43_n_3 ,\icmp_ln1494_reg_1985[0]_i_44_n_3 ,\icmp_ln1494_reg_1985[0]_i_45_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1494_reg_1985_reg[0]_i_3 
       (.CI(\icmp_ln1494_reg_1985_reg[0]_i_10_n_3 ),
        .CO({\icmp_ln1494_reg_1985_reg[0]_i_3_n_3 ,\icmp_ln1494_reg_1985_reg[0]_i_3_n_4 ,\icmp_ln1494_reg_1985_reg[0]_i_3_n_5 ,\icmp_ln1494_reg_1985_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1494_reg_1985[0]_i_11_n_3 ,\icmp_ln1494_reg_1985[0]_i_12_n_3 ,\icmp_ln1494_reg_1985[0]_i_13_n_3 ,\icmp_ln1494_reg_1985[0]_i_14_n_3 }),
        .O(\NLW_icmp_ln1494_reg_1985_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1494_reg_1985[0]_i_15_n_3 ,\icmp_ln1494_reg_1985[0]_i_16_n_3 ,\icmp_ln1494_reg_1985[0]_i_17_n_3 ,\icmp_ln1494_reg_1985[0]_i_18_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1494_reg_1985_reg[0]_i_37 
       (.CI(\icmp_ln1494_reg_1985_reg[0]_i_46_n_3 ),
        .CO({\icmp_ln1494_reg_1985_reg[0]_i_37_n_3 ,\icmp_ln1494_reg_1985_reg[0]_i_37_n_4 ,\icmp_ln1494_reg_1985_reg[0]_i_37_n_5 ,\icmp_ln1494_reg_1985_reg[0]_i_37_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1494_reg_1985[0]_i_47_n_3 ,\icmp_ln1494_reg_1985[0]_i_48_n_3 ,\icmp_ln1494_reg_1985[0]_i_49_n_3 ,\icmp_ln1494_reg_1985[0]_i_50_n_3 }),
        .O(\NLW_icmp_ln1494_reg_1985_reg[0]_i_37_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1494_reg_1985[0]_i_51_n_3 ,\icmp_ln1494_reg_1985[0]_i_52_n_3 ,\icmp_ln1494_reg_1985[0]_i_53_n_3 ,\icmp_ln1494_reg_1985[0]_i_54_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1494_reg_1985_reg[0]_i_46 
       (.CI(1'b0),
        .CO({\icmp_ln1494_reg_1985_reg[0]_i_46_n_3 ,\icmp_ln1494_reg_1985_reg[0]_i_46_n_4 ,\icmp_ln1494_reg_1985_reg[0]_i_46_n_5 ,\icmp_ln1494_reg_1985_reg[0]_i_46_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1494_reg_1985[0]_i_55_n_3 ,\icmp_ln1494_reg_1985[0]_i_56_n_3 ,\icmp_ln1494_reg_1985[0]_i_57_n_3 ,\icmp_ln1494_reg_1985[0]_i_58_n_3 }),
        .O(\NLW_icmp_ln1494_reg_1985_reg[0]_i_46_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1494_reg_1985[0]_i_59_n_3 ,\icmp_ln1494_reg_1985[0]_i_60_n_3 ,\icmp_ln1494_reg_1985[0]_i_61_n_3 ,\icmp_ln1494_reg_1985[0]_i_62_n_3 }));
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln851_reg_1906[0]_i_1 
       (.I0(icmp_ln851_fu_941_p2),
        .I1(cmp7515_reg_1816),
        .I2(Q[6]),
        .I3(icmp_ln851_reg_1906),
        .O(\cmp7515_reg_1816_reg[0] ));
  LUT5 #(
    .INIT(32'h88844844)) 
    \icmp_ln851_reg_1906[0]_i_10 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [5]),
        .I1(\icmp_ln851_reg_1906[0]_i_17_n_3 ),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[5]),
        .I4(r_V_4_reg_91_reg__0[37]),
        .O(\icmp_ln851_reg_1906[0]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h88844844)) 
    \icmp_ln851_reg_1906[0]_i_11 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [2]),
        .I1(\icmp_ln851_reg_1906[0]_i_18_n_3 ),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[2]),
        .I4(r_V_4_reg_91_reg__0[34]),
        .O(\icmp_ln851_reg_1906[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \icmp_ln851_reg_1906[0]_i_12 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [19]),
        .I1(\icmp_ln851_reg_1906_reg[0]_i_2_0 [18]),
        .I2(r_V_4_reg_91_reg__0[50]),
        .I3(ap_return_int_reg[18]),
        .I4(ap_ce_reg),
        .I5(\ap_return_int_reg_reg[41]_0 [19]),
        .O(\icmp_ln851_reg_1906[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \icmp_ln851_reg_1906[0]_i_13 
       (.I0(\ap_return_int_reg_reg[41]_0 [16]),
        .I1(\icmp_ln851_reg_1906_reg[0]_i_2_0 [15]),
        .I2(r_V_4_reg_91_reg__0[47]),
        .I3(ap_return_int_reg[15]),
        .I4(ap_ce_reg),
        .I5(\icmp_ln851_reg_1906_reg[0]_i_2_0 [16]),
        .O(\icmp_ln851_reg_1906[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \icmp_ln851_reg_1906[0]_i_14 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [13]),
        .I1(\icmp_ln851_reg_1906_reg[0]_i_2_0 [12]),
        .I2(r_V_4_reg_91_reg__0[44]),
        .I3(ap_return_int_reg[12]),
        .I4(ap_ce_reg),
        .I5(\ap_return_int_reg_reg[41]_0 [13]),
        .O(\icmp_ln851_reg_1906[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \icmp_ln851_reg_1906[0]_i_15 
       (.I0(\ap_return_int_reg_reg[41]_0 [10]),
        .I1(\icmp_ln851_reg_1906_reg[0]_i_2_0 [9]),
        .I2(r_V_4_reg_91_reg__0[41]),
        .I3(ap_return_int_reg[9]),
        .I4(ap_ce_reg),
        .I5(\icmp_ln851_reg_1906_reg[0]_i_2_0 [10]),
        .O(\icmp_ln851_reg_1906[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \icmp_ln851_reg_1906[0]_i_16 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [7]),
        .I1(\icmp_ln851_reg_1906_reg[0]_i_2_0 [6]),
        .I2(r_V_4_reg_91_reg__0[38]),
        .I3(ap_return_int_reg[6]),
        .I4(ap_ce_reg),
        .I5(\ap_return_int_reg_reg[41]_0 [7]),
        .O(\icmp_ln851_reg_1906[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \icmp_ln851_reg_1906[0]_i_17 
       (.I0(\ap_return_int_reg_reg[41]_0 [4]),
        .I1(\icmp_ln851_reg_1906_reg[0]_i_2_0 [3]),
        .I2(r_V_4_reg_91_reg__0[35]),
        .I3(ap_return_int_reg[3]),
        .I4(ap_ce_reg),
        .I5(\icmp_ln851_reg_1906_reg[0]_i_2_0 [4]),
        .O(\icmp_ln851_reg_1906[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h8282882241414411)) 
    \icmp_ln851_reg_1906[0]_i_18 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [1]),
        .I1(\icmp_ln851_reg_1906_reg[0]_i_2_0 [0]),
        .I2(r_V_4_reg_91_reg__0[32]),
        .I3(ap_return_int_reg[0]),
        .I4(ap_ce_reg),
        .I5(\ap_return_int_reg_reg[41]_0 [1]),
        .O(\icmp_ln851_reg_1906[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \icmp_ln851_reg_1906[0]_i_4 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [21]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[21]),
        .I3(p_0_in[21]),
        .O(\icmp_ln851_reg_1906[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h88844844)) 
    \icmp_ln851_reg_1906[0]_i_5 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [20]),
        .I1(\icmp_ln851_reg_1906[0]_i_12_n_3 ),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[20]),
        .I4(p_0_in[20]),
        .O(\icmp_ln851_reg_1906[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h88844844)) 
    \icmp_ln851_reg_1906[0]_i_6 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [17]),
        .I1(\icmp_ln851_reg_1906[0]_i_13_n_3 ),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[17]),
        .I4(r_V_4_reg_91_reg__0[49]),
        .O(\icmp_ln851_reg_1906[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h88844844)) 
    \icmp_ln851_reg_1906[0]_i_7 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [14]),
        .I1(\icmp_ln851_reg_1906[0]_i_14_n_3 ),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[14]),
        .I4(r_V_4_reg_91_reg__0[46]),
        .O(\icmp_ln851_reg_1906[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h88844844)) 
    \icmp_ln851_reg_1906[0]_i_8 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [11]),
        .I1(\icmp_ln851_reg_1906[0]_i_15_n_3 ),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[11]),
        .I4(r_V_4_reg_91_reg__0[43]),
        .O(\icmp_ln851_reg_1906[0]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h88844844)) 
    \icmp_ln851_reg_1906[0]_i_9 
       (.I0(\icmp_ln851_reg_1906_reg[0]_i_2_0 [8]),
        .I1(\icmp_ln851_reg_1906[0]_i_16_n_3 ),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[8]),
        .I4(r_V_4_reg_91_reg__0[40]),
        .O(\icmp_ln851_reg_1906[0]_i_9_n_3 ));
  CARRY4 \icmp_ln851_reg_1906_reg[0]_i_2 
       (.CI(\icmp_ln851_reg_1906_reg[0]_i_3_n_3 ),
        .CO({icmp_ln851_fu_941_p2,\icmp_ln851_reg_1906_reg[0]_i_2_n_4 ,\icmp_ln851_reg_1906_reg[0]_i_2_n_5 ,\icmp_ln851_reg_1906_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_icmp_ln851_reg_1906_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln851_reg_1906[0]_i_4_n_3 ,\icmp_ln851_reg_1906[0]_i_5_n_3 ,\icmp_ln851_reg_1906[0]_i_6_n_3 ,\icmp_ln851_reg_1906[0]_i_7_n_3 }));
  CARRY4 \icmp_ln851_reg_1906_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\icmp_ln851_reg_1906_reg[0]_i_3_n_3 ,\icmp_ln851_reg_1906_reg[0]_i_3_n_4 ,\icmp_ln851_reg_1906_reg[0]_i_3_n_5 ,\icmp_ln851_reg_1906_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_icmp_ln851_reg_1906_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln851_reg_1906[0]_i_8_n_3 ,\icmp_ln851_reg_1906[0]_i_9_n_3 ,\icmp_ln851_reg_1906[0]_i_10_n_3 ,\icmp_ln851_reg_1906[0]_i_11_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[17]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [17]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[7]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[17]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[18]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [18]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[8]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[18]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[19]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [19]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[9]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[19]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[20]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [20]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[10]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[20]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[21]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [21]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[11]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[21]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[22]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [22]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[12]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[22]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[23]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [23]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[13]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[23]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[24]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [24]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[14]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[24]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[25]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [25]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[15]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[25]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[26]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [26]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[16]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[26]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[27]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [27]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[17]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[27]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[28]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [28]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[18]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[28]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[29]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [29]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[19]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[29]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[30]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [30]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[20]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[30]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[31]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [31]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[21]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[31]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[32]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [32]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[22]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[32]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[33]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [33]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[23]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[33]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[34]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [34]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[24]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[34]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[35]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [35]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[25]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[35]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[36]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [36]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[26]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[36]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[37]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [37]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[27]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[37]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[38]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [38]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[28]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[38]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[39]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [39]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[29]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[39]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[40]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [40]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[30]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[40]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[41]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [41]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[31]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[41]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[42]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [42]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[32]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[42]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[43]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [43]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[33]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[43]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[44]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [44]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[34]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[44]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[45]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [45]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[35]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[45]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[46]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [46]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[36]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[46]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \inscale_int_reg[47]_i_1 
       (.I0(\inscale_int_reg_reg[47]_0 [47]),
        .I1(mul_48ns_42s_74_5_0_U61_n_83),
        .I2(D[37]),
        .O(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[47]));
  FDRE \inscale_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[17]),
        .Q(inscale_int_reg[17]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[18]),
        .Q(inscale_int_reg[18]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[19]),
        .Q(inscale_int_reg[19]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[20]),
        .Q(inscale_int_reg[20]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[21]),
        .Q(inscale_int_reg[21]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[22]),
        .Q(inscale_int_reg[22]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[23]),
        .Q(inscale_int_reg[23]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[24] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[24]),
        .Q(inscale_int_reg[24]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[25] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[25]),
        .Q(inscale_int_reg[25]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[26] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[26]),
        .Q(inscale_int_reg[26]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[27] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[27]),
        .Q(inscale_int_reg[27]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[28] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[28]),
        .Q(inscale_int_reg[28]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[29] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[29]),
        .Q(inscale_int_reg[29]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[30] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[30]),
        .Q(inscale_int_reg[30]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[31] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[31]),
        .Q(inscale_int_reg[31]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[32] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[32]),
        .Q(inscale_int_reg[32]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[33] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[33]),
        .Q(inscale_int_reg[33]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[34] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[34]),
        .Q(inscale_int_reg[34]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[35] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[35]),
        .Q(inscale_int_reg[35]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[36] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[36]),
        .Q(inscale_int_reg[36]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[37] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[37]),
        .Q(inscale_int_reg[37]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[38] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[38]),
        .Q(inscale_int_reg[38]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[39] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[39]),
        .Q(inscale_int_reg[39]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[40] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[40]),
        .Q(inscale_int_reg[40]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[41] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[41]),
        .Q(inscale_int_reg[41]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[42] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[42]),
        .Q(inscale_int_reg[42]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[43] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[43]),
        .Q(inscale_int_reg[43]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[44] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[44]),
        .Q(inscale_int_reg[44]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[45] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[45]),
        .Q(inscale_int_reg[45]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[46] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[46]),
        .Q(inscale_int_reg[46]),
        .R(1'b0));
  FDRE \inscale_int_reg_reg[47] 
       (.C(ap_clk),
        .CE(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .D(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale[47]),
        .Q(inscale_int_reg[47]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_48ns_42s_74_5_0 mul_48ns_42s_74_5_0_U61
       (.D({mul_48ns_42s_74_5_0_U61_n_4,mul_48ns_42s_74_5_0_U61_n_5,mul_48ns_42s_74_5_0_U61_n_6,mul_48ns_42s_74_5_0_U61_n_7,mul_48ns_42s_74_5_0_U61_n_8,mul_48ns_42s_74_5_0_U61_n_9,mul_48ns_42s_74_5_0_U61_n_10,mul_48ns_42s_74_5_0_U61_n_11,mul_48ns_42s_74_5_0_U61_n_12,mul_48ns_42s_74_5_0_U61_n_13,mul_48ns_42s_74_5_0_U61_n_14,mul_48ns_42s_74_5_0_U61_n_15,mul_48ns_42s_74_5_0_U61_n_16,mul_48ns_42s_74_5_0_U61_n_17,mul_48ns_42s_74_5_0_U61_n_18,mul_48ns_42s_74_5_0_U61_n_19,mul_48ns_42s_74_5_0_U61_n_20}),
        .E(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce),
        .PCOUT({mul_48ns_42s_74_5_0_U61_n_21,mul_48ns_42s_74_5_0_U61_n_22,mul_48ns_42s_74_5_0_U61_n_23,mul_48ns_42s_74_5_0_U61_n_24,mul_48ns_42s_74_5_0_U61_n_25,mul_48ns_42s_74_5_0_U61_n_26,mul_48ns_42s_74_5_0_U61_n_27,mul_48ns_42s_74_5_0_U61_n_28,mul_48ns_42s_74_5_0_U61_n_29,mul_48ns_42s_74_5_0_U61_n_30,mul_48ns_42s_74_5_0_U61_n_31,mul_48ns_42s_74_5_0_U61_n_32,mul_48ns_42s_74_5_0_U61_n_33,mul_48ns_42s_74_5_0_U61_n_34,mul_48ns_42s_74_5_0_U61_n_35,mul_48ns_42s_74_5_0_U61_n_36,mul_48ns_42s_74_5_0_U61_n_37,mul_48ns_42s_74_5_0_U61_n_38,mul_48ns_42s_74_5_0_U61_n_39,mul_48ns_42s_74_5_0_U61_n_40,mul_48ns_42s_74_5_0_U61_n_41,mul_48ns_42s_74_5_0_U61_n_42,mul_48ns_42s_74_5_0_U61_n_43,mul_48ns_42s_74_5_0_U61_n_44,mul_48ns_42s_74_5_0_U61_n_45,mul_48ns_42s_74_5_0_U61_n_46,mul_48ns_42s_74_5_0_U61_n_47,mul_48ns_42s_74_5_0_U61_n_48,mul_48ns_42s_74_5_0_U61_n_49,mul_48ns_42s_74_5_0_U61_n_50,mul_48ns_42s_74_5_0_U61_n_51,mul_48ns_42s_74_5_0_U61_n_52,mul_48ns_42s_74_5_0_U61_n_53,mul_48ns_42s_74_5_0_U61_n_54,mul_48ns_42s_74_5_0_U61_n_55,mul_48ns_42s_74_5_0_U61_n_56,mul_48ns_42s_74_5_0_U61_n_57,mul_48ns_42s_74_5_0_U61_n_58,mul_48ns_42s_74_5_0_U61_n_59,mul_48ns_42s_74_5_0_U61_n_60,mul_48ns_42s_74_5_0_U61_n_61,mul_48ns_42s_74_5_0_U61_n_62,mul_48ns_42s_74_5_0_U61_n_63,mul_48ns_42s_74_5_0_U61_n_64,mul_48ns_42s_74_5_0_U61_n_65,mul_48ns_42s_74_5_0_U61_n_66,mul_48ns_42s_74_5_0_U61_n_67,mul_48ns_42s_74_5_0_U61_n_68}),
        .Q(b),
        .\a_reg0_reg[47] (a_reg0),
        .\a_reg0_reg[47]_0 (inscale_int_reg),
        .\ap_CS_fsm_reg[16] (mul_48ns_42s_74_5_0_U61_n_83),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\b_reg0_reg[41] (b_reg0),
        .buff1_reg(Q),
        .buff1_reg_0(\inscale_int_reg_reg[47]_0 [16:0]),
        .buff1_reg_1(buff1_reg),
        .buff1_reg_2(D[6:0]),
        .buff1_reg_3(buff1_reg_0),
        .buff1_reg_4(buff1_reg_1),
        .\buff2_reg[16]__0 ({mul_48ns_42s_74_5_0_U61_n_84,mul_48ns_42s_74_5_0_U61_n_85}),
        .grp_fu_1630_ce(grp_fu_1630_ce));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_4_reg_91_reg
       (.A({b_reg0[41],b_reg0[41],b_reg0[41],b_reg0[41],b_reg0[41],b_reg0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_4_reg_91_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_4_reg_91_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_4_reg_91_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_4_reg_91_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_ce_reg),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_ce_reg),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_4_reg_91_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_4_reg_91_reg_OVERFLOW_UNCONNECTED),
        .P({r_V_4_reg_91_reg_n_61,r_V_4_reg_91_reg_n_62,r_V_4_reg_91_reg_n_63,r_V_4_reg_91_reg_n_64,r_V_4_reg_91_reg_n_65,r_V_4_reg_91_reg_n_66,r_V_4_reg_91_reg_n_67,r_V_4_reg_91_reg_n_68,r_V_4_reg_91_reg_n_69,r_V_4_reg_91_reg_n_70,r_V_4_reg_91_reg_n_71,r_V_4_reg_91_reg_n_72,r_V_4_reg_91_reg_n_73,r_V_4_reg_91_reg_n_74,r_V_4_reg_91_reg_n_75,r_V_4_reg_91_reg_n_76,r_V_4_reg_91_reg_n_77,r_V_4_reg_91_reg_n_78,r_V_4_reg_91_reg_n_79,r_V_4_reg_91_reg_n_80,r_V_4_reg_91_reg_n_81,r_V_4_reg_91_reg_n_82,r_V_4_reg_91_reg_n_83,r_V_4_reg_91_reg_n_84,r_V_4_reg_91_reg_n_85,r_V_4_reg_91_reg__0[73:51]}),
        .PATTERNBDETECT(NLW_r_V_4_reg_91_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_4_reg_91_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_48ns_42s_74_5_0_U61_n_21,mul_48ns_42s_74_5_0_U61_n_22,mul_48ns_42s_74_5_0_U61_n_23,mul_48ns_42s_74_5_0_U61_n_24,mul_48ns_42s_74_5_0_U61_n_25,mul_48ns_42s_74_5_0_U61_n_26,mul_48ns_42s_74_5_0_U61_n_27,mul_48ns_42s_74_5_0_U61_n_28,mul_48ns_42s_74_5_0_U61_n_29,mul_48ns_42s_74_5_0_U61_n_30,mul_48ns_42s_74_5_0_U61_n_31,mul_48ns_42s_74_5_0_U61_n_32,mul_48ns_42s_74_5_0_U61_n_33,mul_48ns_42s_74_5_0_U61_n_34,mul_48ns_42s_74_5_0_U61_n_35,mul_48ns_42s_74_5_0_U61_n_36,mul_48ns_42s_74_5_0_U61_n_37,mul_48ns_42s_74_5_0_U61_n_38,mul_48ns_42s_74_5_0_U61_n_39,mul_48ns_42s_74_5_0_U61_n_40,mul_48ns_42s_74_5_0_U61_n_41,mul_48ns_42s_74_5_0_U61_n_42,mul_48ns_42s_74_5_0_U61_n_43,mul_48ns_42s_74_5_0_U61_n_44,mul_48ns_42s_74_5_0_U61_n_45,mul_48ns_42s_74_5_0_U61_n_46,mul_48ns_42s_74_5_0_U61_n_47,mul_48ns_42s_74_5_0_U61_n_48,mul_48ns_42s_74_5_0_U61_n_49,mul_48ns_42s_74_5_0_U61_n_50,mul_48ns_42s_74_5_0_U61_n_51,mul_48ns_42s_74_5_0_U61_n_52,mul_48ns_42s_74_5_0_U61_n_53,mul_48ns_42s_74_5_0_U61_n_54,mul_48ns_42s_74_5_0_U61_n_55,mul_48ns_42s_74_5_0_U61_n_56,mul_48ns_42s_74_5_0_U61_n_57,mul_48ns_42s_74_5_0_U61_n_58,mul_48ns_42s_74_5_0_U61_n_59,mul_48ns_42s_74_5_0_U61_n_60,mul_48ns_42s_74_5_0_U61_n_61,mul_48ns_42s_74_5_0_U61_n_62,mul_48ns_42s_74_5_0_U61_n_63,mul_48ns_42s_74_5_0_U61_n_64,mul_48ns_42s_74_5_0_U61_n_65,mul_48ns_42s_74_5_0_U61_n_66,mul_48ns_42s_74_5_0_U61_n_67,mul_48ns_42s_74_5_0_U61_n_68}),
        .PCOUT(NLW_r_V_4_reg_91_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_4_reg_91_reg_UNDERFLOW_UNCONNECTED));
  FDRE \r_V_4_reg_91_reg[0]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U61_n_20),
        .Q(r_V_4_reg_91_reg__0[34]),
        .R(1'b0));
  FDRE \r_V_4_reg_91_reg[10]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U61_n_10),
        .Q(r_V_4_reg_91_reg__0[44]),
        .R(1'b0));
  FDRE \r_V_4_reg_91_reg[11]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U61_n_9),
        .Q(r_V_4_reg_91_reg__0[45]),
        .R(1'b0));
  FDRE \r_V_4_reg_91_reg[12]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U61_n_8),
        .Q(r_V_4_reg_91_reg__0[46]),
        .R(1'b0));
  FDRE \r_V_4_reg_91_reg[13]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U61_n_7),
        .Q(r_V_4_reg_91_reg__0[47]),
        .R(1'b0));
  FDRE \r_V_4_reg_91_reg[14]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U61_n_6),
        .Q(r_V_4_reg_91_reg__0[48]),
        .R(1'b0));
  FDRE \r_V_4_reg_91_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U61_n_85),
        .Q(r_V_4_reg_91_reg__0[32]),
        .R(1'b0));
  FDRE \r_V_4_reg_91_reg[15]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U61_n_5),
        .Q(r_V_4_reg_91_reg__0[49]),
        .R(1'b0));
  FDRE \r_V_4_reg_91_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U61_n_84),
        .Q(r_V_4_reg_91_reg__0[33]),
        .R(1'b0));
  FDRE \r_V_4_reg_91_reg[16]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U61_n_4),
        .Q(r_V_4_reg_91_reg__0[50]),
        .R(1'b0));
  FDRE \r_V_4_reg_91_reg[1]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U61_n_19),
        .Q(r_V_4_reg_91_reg__0[35]),
        .R(1'b0));
  FDRE \r_V_4_reg_91_reg[2]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U61_n_18),
        .Q(r_V_4_reg_91_reg__0[36]),
        .R(1'b0));
  FDRE \r_V_4_reg_91_reg[3]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U61_n_17),
        .Q(r_V_4_reg_91_reg__0[37]),
        .R(1'b0));
  FDRE \r_V_4_reg_91_reg[4]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U61_n_16),
        .Q(r_V_4_reg_91_reg__0[38]),
        .R(1'b0));
  FDRE \r_V_4_reg_91_reg[5]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U61_n_15),
        .Q(r_V_4_reg_91_reg__0[39]),
        .R(1'b0));
  FDRE \r_V_4_reg_91_reg[6]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U61_n_14),
        .Q(r_V_4_reg_91_reg__0[40]),
        .R(1'b0));
  FDRE \r_V_4_reg_91_reg[7]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U61_n_13),
        .Q(r_V_4_reg_91_reg__0[41]),
        .R(1'b0));
  FDRE \r_V_4_reg_91_reg[8]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U61_n_12),
        .Q(r_V_4_reg_91_reg__0[42]),
        .R(1'b0));
  FDRE \r_V_4_reg_91_reg[9]__1 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mul_48ns_42s_74_5_0_U61_n_11),
        .Q(r_V_4_reg_91_reg__0[43]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[0]_i_1 
       (.I0(r_V_4_reg_91_reg__0[32]),
        .I1(ap_return_int_reg[0]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[10]_i_1 
       (.I0(r_V_4_reg_91_reg__0[42]),
        .I1(ap_return_int_reg[10]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[11]_i_1 
       (.I0(r_V_4_reg_91_reg__0[43]),
        .I1(ap_return_int_reg[11]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[12]_i_1 
       (.I0(r_V_4_reg_91_reg__0[44]),
        .I1(ap_return_int_reg[12]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[13]_i_1 
       (.I0(r_V_4_reg_91_reg__0[45]),
        .I1(ap_return_int_reg[13]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[14]_i_1 
       (.I0(r_V_4_reg_91_reg__0[46]),
        .I1(ap_return_int_reg[14]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[15]_i_1 
       (.I0(r_V_4_reg_91_reg__0[47]),
        .I1(ap_return_int_reg[15]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[16]_i_1 
       (.I0(r_V_4_reg_91_reg__0[48]),
        .I1(ap_return_int_reg[16]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[17]_i_1 
       (.I0(r_V_4_reg_91_reg__0[49]),
        .I1(ap_return_int_reg[17]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[18]_i_1 
       (.I0(r_V_4_reg_91_reg__0[50]),
        .I1(ap_return_int_reg[18]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[19]_i_1 
       (.I0(r_V_4_reg_91_reg__0[51]),
        .I1(ap_return_int_reg[19]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[1]_i_1 
       (.I0(r_V_4_reg_91_reg__0[33]),
        .I1(ap_return_int_reg[1]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[20]_i_1 
       (.I0(p_0_in[20]),
        .I1(ap_return_int_reg[20]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[21]_i_1 
       (.I0(p_0_in[21]),
        .I1(ap_return_int_reg[21]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[22]_i_1 
       (.I0(p_0_in[22]),
        .I1(ap_return_int_reg[22]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[23]_i_1 
       (.I0(p_0_in[23]),
        .I1(ap_return_int_reg[23]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[24]_i_1 
       (.I0(p_0_in[24]),
        .I1(ap_return_int_reg[24]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[25]_i_1 
       (.I0(p_0_in[25]),
        .I1(ap_return_int_reg[25]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[26]_i_1 
       (.I0(p_0_in[26]),
        .I1(ap_return_int_reg[26]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[27]_i_1 
       (.I0(p_0_in[27]),
        .I1(ap_return_int_reg[27]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[28]_i_1 
       (.I0(p_0_in[28]),
        .I1(ap_return_int_reg[28]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[29]_i_1 
       (.I0(p_0_in[29]),
        .I1(ap_return_int_reg[29]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[2]_i_1 
       (.I0(r_V_4_reg_91_reg__0[34]),
        .I1(ap_return_int_reg[2]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[30]_i_1 
       (.I0(p_0_in[30]),
        .I1(ap_return_int_reg[30]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[31]_i_1 
       (.I0(p_0_in[31]),
        .I1(ap_return_int_reg[31]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[32]_i_1 
       (.I0(p_0_in[32]),
        .I1(ap_return_int_reg[32]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[33]_i_1 
       (.I0(p_0_in[33]),
        .I1(ap_return_int_reg[33]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[34]_i_1 
       (.I0(p_0_in[34]),
        .I1(ap_return_int_reg[34]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[35]_i_1 
       (.I0(p_0_in[35]),
        .I1(ap_return_int_reg[35]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[36]_i_1 
       (.I0(p_0_in[36]),
        .I1(ap_return_int_reg[36]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[37]_i_1 
       (.I0(p_0_in[37]),
        .I1(ap_return_int_reg[37]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[38]_i_1 
       (.I0(p_0_in[38]),
        .I1(ap_return_int_reg[38]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[39]_i_1 
       (.I0(p_0_in[39]),
        .I1(ap_return_int_reg[39]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [39]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[3]_i_1 
       (.I0(r_V_4_reg_91_reg__0[35]),
        .I1(ap_return_int_reg[3]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[40]_i_1 
       (.I0(p_0_in[40]),
        .I1(ap_return_int_reg[40]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[41]_i_2 
       (.I0(p_0_in[41]),
        .I1(ap_return_int_reg[41]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[4]_i_1 
       (.I0(r_V_4_reg_91_reg__0[36]),
        .I1(ap_return_int_reg[4]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[5]_i_1 
       (.I0(r_V_4_reg_91_reg__0[37]),
        .I1(ap_return_int_reg[5]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[6]_i_1 
       (.I0(r_V_4_reg_91_reg__0[38]),
        .I1(ap_return_int_reg[6]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[7]_i_1 
       (.I0(r_V_4_reg_91_reg__0[39]),
        .I1(ap_return_int_reg[7]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[8]_i_1 
       (.I0(r_V_4_reg_91_reg__0[40]),
        .I1(ap_return_int_reg[8]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_606[9]_i_1 
       (.I0(r_V_4_reg_91_reg__0[41]),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg),
        .O(\ap_return_int_reg_reg[41]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_axiStrm2xfMat_32_0_128_128_1_U0
   (start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n,
    axiStrm2xfMat_32_0_128_128_1_U0_ap_start,
    internal_full_n_reg_0,
    shiftReg_ce,
    internal_full_n_reg_1,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_idle,
    internal_full_n_reg_2,
    ap_clk,
    in_mat_rows_c_full_n,
    in_mat_cols_c_full_n,
    Q,
    in_mat_rows_c_empty_n,
    in_mat_cols_c_empty_n,
    in_mat_cols_c10_full_n,
    in_mat_rows_c9_full_n,
    axiStrm2xfMat_32_0_128_128_1_U0_ap_ready,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    out_mat_cols_c_full_n,
    out_mat_rows_c_full_n,
    start_for_resize_1_0_128_128_32_32_1_2_U0_full_n,
    start_once_reg,
    Block_split1_proc_U0_ap_start,
    ap_rst_n_inv);
  output start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n;
  output axiStrm2xfMat_32_0_128_128_1_U0_ap_start;
  output internal_full_n_reg_0;
  output shiftReg_ce;
  output internal_full_n_reg_1;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output ap_idle;
  output internal_full_n_reg_2;
  input ap_clk;
  input in_mat_rows_c_full_n;
  input in_mat_cols_c_full_n;
  input [0:0]Q;
  input in_mat_rows_c_empty_n;
  input in_mat_cols_c_empty_n;
  input in_mat_cols_c10_full_n;
  input in_mat_rows_c9_full_n;
  input axiStrm2xfMat_32_0_128_128_1_U0_ap_ready;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input int_ap_idle_reg;
  input [0:0]int_ap_idle_reg_0;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  input out_mat_cols_c_full_n;
  input out_mat_rows_c_full_n;
  input start_for_resize_1_0_128_128_32_32_1_2_U0_full_n;
  input start_once_reg;
  input Block_split1_proc_U0_ap_start;
  input ap_rst_n_inv;

  wire Block_split1_proc_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axiStrm2xfMat_32_0_128_128_1_U0_ap_ready;
  wire axiStrm2xfMat_32_0_128_128_1_U0_ap_start;
  wire in_mat_cols_c10_full_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire in_mat_rows_c9_full_n;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire internal_empty_n_i_1__21_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__21_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[0]_i_2__1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire out_mat_cols_c_full_n;
  wire out_mat_rows_c_full_n;
  wire shiftReg_ce;
  wire start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n;
  wire start_for_resize_1_0_128_128_32_32_1_2_U0_full_n;
  wire start_once_reg;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;

  LUT4 #(
    .INIT(16'h0080)) 
    int_ap_idle_i_1
       (.I0(internal_full_n_reg_2),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .O(ap_idle));
  LUT4 #(
    .INIT(16'h07FF)) 
    int_ap_idle_i_2
       (.I0(start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n),
        .I1(start_for_resize_1_0_128_128_32_32_1_2_U0_full_n),
        .I2(start_once_reg),
        .I3(Block_split1_proc_U0_ap_start),
        .O(internal_full_n_reg_2));
  LUT5 #(
    .INIT(32'h40000000)) 
    int_ap_ready_i_1
       (.I0(internal_full_n_reg_2),
        .I1(out_mat_cols_c_full_n),
        .I2(in_mat_rows_c_full_n),
        .I3(out_mat_rows_c_full_n),
        .I4(in_mat_cols_c_full_n),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__21
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(axiStrm2xfMat_32_0_128_128_1_U0_ap_ready),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(axiStrm2xfMat_32_0_128_128_1_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__21_n_3));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__3
       (.I0(shiftReg_ce),
        .I1(in_mat_rows_c_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__4
       (.I0(shiftReg_ce),
        .I1(in_mat_cols_c_full_n),
        .O(internal_full_n_reg_1));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__5
       (.I0(axiStrm2xfMat_32_0_128_128_1_U0_ap_start),
        .I1(Q),
        .I2(in_mat_rows_c_empty_n),
        .I3(in_mat_cols_c_empty_n),
        .I4(in_mat_cols_c10_full_n),
        .I5(in_mat_rows_c9_full_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__6
       (.I0(axiStrm2xfMat_32_0_128_128_1_U0_ap_start),
        .I1(Q),
        .I2(in_mat_rows_c_empty_n),
        .I3(in_mat_rows_c9_full_n),
        .I4(in_mat_cols_c_empty_n),
        .I5(in_mat_cols_c10_full_n),
        .O(internal_empty_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_3),
        .Q(axiStrm2xfMat_32_0_128_128_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__21
       (.I0(ap_rst_n),
        .I1(start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr[0]_i_2__1_n_3 ),
        .O(internal_full_n_i_1__21_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_3),
        .Q(start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h59555555A6AAAAAA)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr[0]_i_2__1_n_3 ),
        .I1(Block_split1_proc_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_resize_1_0_128_128_32_32_1_2_U0_full_n),
        .I4(start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[0]_i_2__1 
       (.I0(axiStrm2xfMat_32_0_128_128_1_U0_ap_start),
        .I1(axiStrm2xfMat_32_0_128_128_1_U0_ap_ready),
        .O(\mOutPtr[0]_i_2__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(axiStrm2xfMat_32_0_128_128_1_U0_ap_ready),
        .I3(axiStrm2xfMat_32_0_128_128_1_U0_ap_start),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0
   (start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n,
    hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start,
    \ap_CS_fsm_reg[1] ,
    shiftReg_ce,
    ap_rst_n_0,
    E,
    internal_empty_n_reg_0,
    internal_empty_n4_out,
    internal_empty_n_reg_1,
    \srcMat_cols_read_reg_77_reg[31] ,
    ap_clk,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0,
    xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg,
    ap_rst_n,
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg,
    srcMat_2_c_empty_n,
    Q,
    xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start,
    srcMat_1_c_empty_n,
    \mOutPtr_reg[2]_0 ,
    cols_cast_loc_c_empty_n,
    rows_cast_loc_c_empty_n,
    ap_done_reg,
    \SRL_SIG_reg[0][31] ,
    ap_return_preg,
    rows_cast_loc_c_full_n,
    ap_done_reg_0,
    srcMat_1_c_full_n,
    cols_cast_loc_c_full_n,
    srcMat_2_c_full_n,
    start_once_reg,
    ap_rst_n_inv);
  output start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n;
  output hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start;
  output \ap_CS_fsm_reg[1] ;
  output shiftReg_ce;
  output ap_rst_n_0;
  output [0:0]E;
  output [0:0]internal_empty_n_reg_0;
  output internal_empty_n4_out;
  output internal_empty_n_reg_1;
  output [31:0]\srcMat_cols_read_reg_77_reg[31] ;
  input ap_clk;
  input [0:0]grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg;
  input grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0;
  input xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;
  input grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg;
  input ap_rst_n;
  input ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg;
  input srcMat_2_c_empty_n;
  input [0:0]Q;
  input xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;
  input srcMat_1_c_empty_n;
  input [1:0]\mOutPtr_reg[2]_0 ;
  input cols_cast_loc_c_empty_n;
  input rows_cast_loc_c_empty_n;
  input ap_done_reg;
  input [31:0]\SRL_SIG_reg[0][31] ;
  input [31:0]ap_return_preg;
  input rows_cast_loc_c_full_n;
  input ap_done_reg_0;
  input srcMat_1_c_full_n;
  input cols_cast_loc_c_full_n;
  input srcMat_2_c_full_n;
  input start_once_reg;
  input ap_rst_n_inv;

  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire \SRL_SIG_reg[2][0]_srl3_i_4__0_n_3 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire [31:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg;
  wire cols_cast_loc_c_empty_n;
  wire cols_cast_loc_c_full_n;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg;
  wire [0:0]grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0;
  wire hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__12_n_3;
  wire internal_empty_n_i_2__13_n_3;
  wire internal_empty_n_i_3__1_n_3;
  wire [0:0]internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__11_n_3;
  wire internal_full_n_i_2__13_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1__0_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr[2]_i_2__0_n_3 ;
  wire [1:0]\mOutPtr_reg[2]_0 ;
  wire rows_cast_loc_c_empty_n;
  wire rows_cast_loc_c_full_n;
  wire shiftReg_ce;
  wire srcMat_1_c_empty_n;
  wire srcMat_1_c_full_n;
  wire srcMat_2_c_empty_n;
  wire srcMat_2_c_full_n;
  wire [31:0]\srcMat_cols_read_reg_77_reg[31] ;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n;
  wire start_once_reg;
  wire xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;

  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(\SRL_SIG_reg[0][31] [0]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[0]),
        .O(\srcMat_cols_read_reg_77_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [10]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[10]),
        .O(\srcMat_cols_read_reg_77_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [11]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[11]),
        .O(\srcMat_cols_read_reg_77_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [12]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[12]),
        .O(\srcMat_cols_read_reg_77_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [13]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[13]),
        .O(\srcMat_cols_read_reg_77_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][14]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [14]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[14]),
        .O(\srcMat_cols_read_reg_77_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [15]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[15]),
        .O(\srcMat_cols_read_reg_77_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][16]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [16]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[16]),
        .O(\srcMat_cols_read_reg_77_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][17]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [17]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[17]),
        .O(\srcMat_cols_read_reg_77_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][18]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [18]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[18]),
        .O(\srcMat_cols_read_reg_77_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][19]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [19]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[19]),
        .O(\srcMat_cols_read_reg_77_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(\SRL_SIG_reg[0][31] [1]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[1]),
        .O(\srcMat_cols_read_reg_77_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][20]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [20]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[20]),
        .O(\srcMat_cols_read_reg_77_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][21]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [21]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[21]),
        .O(\srcMat_cols_read_reg_77_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][22]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [22]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[22]),
        .O(\srcMat_cols_read_reg_77_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][23]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [23]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[23]),
        .O(\srcMat_cols_read_reg_77_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][24]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [24]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[24]),
        .O(\srcMat_cols_read_reg_77_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][25]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [25]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[25]),
        .O(\srcMat_cols_read_reg_77_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][26]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [26]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[26]),
        .O(\srcMat_cols_read_reg_77_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][27]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [27]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[27]),
        .O(\srcMat_cols_read_reg_77_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][28]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [28]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[28]),
        .O(\srcMat_cols_read_reg_77_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][29]_i_1 
       (.I0(\SRL_SIG_reg[0][31] [29]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[29]),
        .O(\srcMat_cols_read_reg_77_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(\SRL_SIG_reg[0][31] [2]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[2]),
        .O(\srcMat_cols_read_reg_77_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][30]_i_1 
       (.I0(\SRL_SIG_reg[0][31] [30]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[30]),
        .O(\srcMat_cols_read_reg_77_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][31]_i_2 
       (.I0(\SRL_SIG_reg[0][31] [31]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[31]),
        .O(\srcMat_cols_read_reg_77_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(\SRL_SIG_reg[0][31] [3]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[3]),
        .O(\srcMat_cols_read_reg_77_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(\SRL_SIG_reg[0][31] [4]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[4]),
        .O(\srcMat_cols_read_reg_77_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(\SRL_SIG_reg[0][31] [5]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[5]),
        .O(\srcMat_cols_read_reg_77_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(\SRL_SIG_reg[0][31] [6]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[6]),
        .O(\srcMat_cols_read_reg_77_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [7]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[7]),
        .O(\srcMat_cols_read_reg_77_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [8]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[8]),
        .O(\srcMat_cols_read_reg_77_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [9]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[9]),
        .O(\srcMat_cols_read_reg_77_reg[31] [9]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg[2][0]_srl3_i_4__0_n_3 ),
        .I1(rows_cast_loc_c_full_n),
        .I2(ap_done_reg_0),
        .I3(srcMat_1_c_full_n),
        .I4(cols_cast_loc_c_full_n),
        .I5(srcMat_2_c_full_n),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__0 
       (.I0(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .I1(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .I2(start_once_reg),
        .O(\SRL_SIG_reg[2][0]_srl3_i_4__0_n_3 ));
  LUT5 #(
    .INIT(32'hA8A800A8)) 
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(shiftReg_ce),
        .I2(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0),
        .I3(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg),
        .I4(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFF33FF02)) 
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_i_1
       (.I0(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg),
        .I1(shiftReg_ce),
        .I2(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read),
        .I4(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'hDDD00000)) 
    internal_empty_n_i_1__12
       (.I0(internal_empty_n_i_2__13_n_3),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr[2]_i_2__0_n_3 ),
        .I3(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__12_n_3));
  LUT6 #(
    .INIT(64'hAAAAAAAA2AAAAAAA)) 
    internal_empty_n_i_2__1
       (.I0(shiftReg_ce),
        .I1(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I2(\mOutPtr_reg[2]_0 [0]),
        .I3(cols_cast_loc_c_empty_n),
        .I4(rows_cast_loc_c_empty_n),
        .I5(ap_done_reg),
        .O(internal_empty_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h04)) 
    internal_empty_n_i_2__13
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_i_3__1_n_3),
        .I2(mOutPtr[1]),
        .O(internal_empty_n_i_2__13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    internal_empty_n_i_3__1
       (.I0(\mOutPtr_reg[2]_0 [1]),
        .I1(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I2(start_once_reg),
        .I3(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .I4(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .O(internal_empty_n_i_3__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_3),
        .Q(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDFFD5DDD5DDD5DD)) 
    internal_full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .I2(internal_full_n_i_2__13_n_3),
        .I3(\mOutPtr[2]_i_2__0_n_3 ),
        .I4(\mOutPtr_reg[2]_0 [1]),
        .I5(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .O(internal_full_n_i_1__11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    internal_full_n_i_2__13
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__13_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_3),
        .Q(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I1(\mOutPtr_reg[2]_0 [1]),
        .I2(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .I3(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[1]_i_1 
       (.I0(shiftReg_ce),
        .I1(srcMat_2_c_empty_n),
        .I2(Q),
        .I3(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start),
        .I4(srcMat_1_c_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg),
        .I2(\SRL_SIG_reg[2][0]_srl3_i_4__0_n_3 ),
        .I3(\mOutPtr_reg[2]_0 [1]),
        .I4(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr[2]_i_2__0_n_3 ),
        .I3(\mOutPtr_reg[2]_0 [1]),
        .I4(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \mOutPtr[2]_i_1__1 
       (.I0(shiftReg_ce),
        .I1(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I2(\mOutPtr_reg[2]_0 [0]),
        .I3(cols_cast_loc_c_empty_n),
        .I4(rows_cast_loc_c_empty_n),
        .I5(ap_done_reg),
        .O(internal_empty_n_reg_0));
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[2]_i_2__0 
       (.I0(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .I1(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .I2(start_once_reg),
        .O(\mOutPtr[2]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \mOutPtr[2]_i_3 
       (.I0(shiftReg_ce),
        .I1(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I2(\mOutPtr_reg[2]_0 [0]),
        .I3(cols_cast_loc_c_empty_n),
        .I4(rows_cast_loc_c_empty_n),
        .I5(ap_done_reg),
        .O(internal_empty_n_reg_1));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0
   (hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_start,
    ap_done_reg_reg,
    shiftReg_ce,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg,
    D,
    \dstMat_rows_read_reg_92_reg[28] ,
    shiftReg_ce_0,
    shiftReg_ce_1,
    internal_empty_n4_out,
    E,
    grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg_reg,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_clk,
    ap_done_reg,
    grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg_reg_0,
    ap_rst_n,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg_0,
    \SRL_SIG_reg[0][28] ,
    ap_return_1_preg,
    \SRL_SIG_reg[0][28]_0 ,
    ap_return_0_preg,
    rows_cast_loc_channel_full_n,
    ap_sync_reg_channel_write_rows_cast_loc_channel_reg,
    cols_cast_loc_channel_full_n,
    ap_sync_reg_channel_write_cols_cast_loc_channel,
    hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read,
    dstMat_2_c_full_n,
    cols_loc_c_full_n,
    dstMat_1_c_full_n,
    \mOutPtr_reg[2]_0 ,
    start_once_reg,
    grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg,
    Q,
    ap_rst_n_inv);
  output hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_start;
  output ap_done_reg_reg;
  output shiftReg_ce;
  output ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg;
  output [28:0]D;
  output [28:0]\dstMat_rows_read_reg_92_reg[28] ;
  output shiftReg_ce_0;
  output shiftReg_ce_1;
  output internal_empty_n4_out;
  output [0:0]E;
  output grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg_reg;
  output \ap_CS_fsm_reg[2] ;
  output ap_rst_n_0;
  output ap_rst_n_1;
  input ap_clk;
  input ap_done_reg;
  input grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg_reg_0;
  input ap_rst_n;
  input ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg_0;
  input [28:0]\SRL_SIG_reg[0][28] ;
  input [28:0]ap_return_1_preg;
  input [28:0]\SRL_SIG_reg[0][28]_0 ;
  input [28:0]ap_return_0_preg;
  input rows_cast_loc_channel_full_n;
  input ap_sync_reg_channel_write_rows_cast_loc_channel_reg;
  input cols_cast_loc_channel_full_n;
  input ap_sync_reg_channel_write_cols_cast_loc_channel;
  input hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read;
  input dstMat_2_c_full_n;
  input cols_loc_c_full_n;
  input dstMat_1_c_full_n;
  input [0:0]\mOutPtr_reg[2]_0 ;
  input start_once_reg;
  input grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg;
  input [1:0]Q;
  input ap_rst_n_inv;

  wire [28:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [28:0]\SRL_SIG_reg[0][28] ;
  wire [28:0]\SRL_SIG_reg[0][28]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire [28:0]ap_return_0_preg;
  wire [28:0]ap_return_1_preg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_cols_cast_loc_channel;
  wire ap_sync_reg_channel_write_rows_cast_loc_channel_reg;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg_0;
  wire cols_cast_loc_channel_full_n;
  wire cols_loc_c_full_n;
  wire dstMat_1_c_full_n;
  wire dstMat_2_c_full_n;
  wire [28:0]\dstMat_rows_read_reg_92_reg[28] ;
  wire grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg;
  wire grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg_reg;
  wire grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg_reg_0;
  wire hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_start;
  wire hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__5_n_3;
  wire internal_empty_n_i_2__12_n_3;
  wire internal_empty_n_i_3_n_3;
  wire internal_full_n_i_1__4_n_3;
  wire internal_full_n_i_2__6_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1__0_n_3 ;
  wire \mOutPtr[2]_i_2_n_3 ;
  wire [0:0]\mOutPtr_reg[2]_0 ;
  wire rows_cast_loc_channel_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_full_n;
  wire start_once_reg;

  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [0]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [0]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[0]),
        .O(\dstMat_rows_read_reg_92_reg[28] [0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [10]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [10]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[10]),
        .O(\dstMat_rows_read_reg_92_reg[28] [10]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [11]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [11]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[11]),
        .O(\dstMat_rows_read_reg_92_reg[28] [11]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [12]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [12]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[12]),
        .O(\dstMat_rows_read_reg_92_reg[28] [12]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [13]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [13]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[13]),
        .O(\dstMat_rows_read_reg_92_reg[28] [13]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [14]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [14]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[14]),
        .O(\dstMat_rows_read_reg_92_reg[28] [14]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [15]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [15]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[15]),
        .O(\dstMat_rows_read_reg_92_reg[28] [15]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][16]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [16]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][16]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [16]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[16]),
        .O(\dstMat_rows_read_reg_92_reg[28] [16]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][17]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [17]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][17]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [17]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[17]),
        .O(\dstMat_rows_read_reg_92_reg[28] [17]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][18]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [18]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][18]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [18]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[18]),
        .O(\dstMat_rows_read_reg_92_reg[28] [18]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][19]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [19]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][19]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [19]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[19]),
        .O(\dstMat_rows_read_reg_92_reg[28] [19]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [1]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [1]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[1]),
        .O(\dstMat_rows_read_reg_92_reg[28] [1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][20]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [20]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][20]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [20]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[20]),
        .O(\dstMat_rows_read_reg_92_reg[28] [20]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][21]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [21]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][21]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [21]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[21]),
        .O(\dstMat_rows_read_reg_92_reg[28] [21]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][22]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [22]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][22]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [22]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[22]),
        .O(\dstMat_rows_read_reg_92_reg[28] [22]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [23]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [23]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[23]),
        .O(\dstMat_rows_read_reg_92_reg[28] [23]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][24]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [24]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][24]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [24]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[24]),
        .O(\dstMat_rows_read_reg_92_reg[28] [24]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][25]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [25]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][25]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [25]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[25]),
        .O(\dstMat_rows_read_reg_92_reg[28] [25]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][26]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [26]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][26]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [26]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[26]),
        .O(\dstMat_rows_read_reg_92_reg[28] [26]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][27]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [27]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][27]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [27]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[27]),
        .O(\dstMat_rows_read_reg_92_reg[28] [27]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][28]_i_1 
       (.I0(shiftReg_ce),
        .I1(ap_done_reg),
        .I2(rows_cast_loc_channel_full_n),
        .I3(ap_sync_reg_channel_write_rows_cast_loc_channel_reg),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][28]_i_1__0 
       (.I0(shiftReg_ce),
        .I1(ap_done_reg),
        .I2(cols_cast_loc_channel_full_n),
        .I3(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .O(shiftReg_ce_1));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][28]_i_2 
       (.I0(\SRL_SIG_reg[0][28] [28]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][28]_i_2__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [28]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[28]),
        .O(\dstMat_rows_read_reg_92_reg[28] [28]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [2]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [2]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[2]),
        .O(\dstMat_rows_read_reg_92_reg[28] [2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [3]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [3]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[3]),
        .O(\dstMat_rows_read_reg_92_reg[28] [3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [4]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [4]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[4]),
        .O(\dstMat_rows_read_reg_92_reg[28] [4]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [5]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [5]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[5]),
        .O(\dstMat_rows_read_reg_92_reg[28] [5]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [6]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [6]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[6]),
        .O(\dstMat_rows_read_reg_92_reg[28] [6]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [7]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [7]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[7]),
        .O(\dstMat_rows_read_reg_92_reg[28] [7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [8]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [8]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[8]),
        .O(\dstMat_rows_read_reg_92_reg[28] [8]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [9]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [9]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[9]),
        .O(\dstMat_rows_read_reg_92_reg[28] [9]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg_reg),
        .I1(ap_done_reg),
        .I2(dstMat_2_c_full_n),
        .I3(cols_loc_c_full_n),
        .I4(dstMat_1_c_full_n),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG_reg[2][0]_srl3_i_4 
       (.I0(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg),
        .I1(start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_full_n),
        .I2(start_once_reg),
        .O(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ap_done_reg_i_2
       (.I0(shiftReg_ce),
        .I1(ap_done_reg),
        .O(ap_done_reg_reg));
  LUT6 #(
    .INIT(64'h888A0002888A0000)) 
    ap_sync_reg_channel_write_cols_cast_loc_channel_i_1
       (.I0(ap_rst_n),
        .I1(ap_done_reg_reg),
        .I2(ap_sync_reg_channel_write_rows_cast_loc_channel_reg),
        .I3(rows_cast_loc_channel_full_n),
        .I4(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .I5(cols_cast_loc_channel_full_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h808080808080A2A0)) 
    ap_sync_reg_channel_write_rows_cast_loc_channel_i_1
       (.I0(ap_rst_n),
        .I1(ap_done_reg_reg),
        .I2(ap_sync_reg_channel_write_rows_cast_loc_channel_reg),
        .I3(rows_cast_loc_channel_full_n),
        .I4(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .I5(cols_cast_loc_channel_full_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_i_1
       (.I0(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg_reg_0),
        .I1(shiftReg_ce),
        .I2(ap_rst_n),
        .I3(ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg_0),
        .O(ap_sync_reg_grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_ready_reg));
  LUT5 #(
    .INIT(32'hFF33FF02)) 
    grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(shiftReg_ce),
        .I2(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg_reg_0),
        .I3(Q[0]),
        .I4(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  LUT5 #(
    .INIT(32'hDDD00000)) 
    internal_empty_n_i_1__5
       (.I0(internal_empty_n_i_2__12_n_3),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr[2]_i_2_n_3 ),
        .I3(hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_start),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_empty_n_i_2
       (.I0(shiftReg_ce),
        .I1(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .O(internal_empty_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h04)) 
    internal_empty_n_i_2__12
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_i_3_n_3),
        .I2(mOutPtr[1]),
        .O(internal_empty_n_i_2__12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    internal_empty_n_i_3
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_start),
        .I2(start_once_reg),
        .I3(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg),
        .I4(start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_full_n),
        .O(internal_empty_n_i_3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_3),
        .Q(hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDFFD5DDD5DDD5DD)) 
    internal_full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_full_n),
        .I2(internal_full_n_i_2__6_n_3),
        .I3(\mOutPtr[2]_i_2_n_3 ),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_start),
        .O(internal_full_n_i_1__4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    internal_full_n_i_2__6
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__6_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_3),
        .Q(start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_start),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_full_n),
        .I3(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg),
        .I2(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg_reg),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[2]_i_1 
       (.I0(shiftReg_ce),
        .I1(hlsStrm2xfMat_32_0_128_128_1_16384_U0_cols_loc_read),
        .O(E));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr[2]_i_2_n_3 ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(hlsStrm2xfMat_32_0_128_128_1_16384_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[2]_i_2 
       (.I0(start_for_hlsStrm2xfMat_32_0_128_128_1_16384_U0_full_n),
        .I1(grp_axiStrm2xfMat_32_0_128_128_1_1_fu_76_ap_start_reg),
        .I2(start_once_reg),
        .O(\mOutPtr[2]_i_2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__0_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_resize_1_0_128_128_32_32_1_2_U0
   (start_for_resize_1_0_128_128_32_32_1_2_U0_full_n,
    resize_1_0_128_128_32_32_1_2_U0_ap_start,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[1]_1 ,
    Block_split1_proc_U0_ap_start,
    start_once_reg,
    start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n,
    ap_rst_n_inv);
  output start_for_resize_1_0_128_128_32_32_1_2_U0_full_n;
  output resize_1_0_128_128_32_32_1_2_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input Block_split1_proc_U0_ap_start;
  input start_once_reg;
  input start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n;
  input ap_rst_n_inv;

  wire Block_split1_proc_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__22_n_3;
  wire internal_full_n_i_1__22_n_3;
  wire internal_full_n_i_2__5_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire resize_1_0_128_128_32_32_1_2_U0_ap_start;
  wire start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n;
  wire start_for_resize_1_0_128_128_32_32_1_2_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hFFFEFF0000000000)) 
    internal_empty_n_i_1__22
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_i_2__5_n_3),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__22_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_3),
        .Q(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__22
       (.I0(ap_rst_n),
        .I1(start_for_resize_1_0_128_128_32_32_1_2_U0_full_n),
        .I2(internal_full_n_i_2__5_n_3),
        .I3(mOutPtr[0]),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__22_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    internal_full_n_i_2__5
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .O(internal_full_n_i_2__5_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_3),
        .Q(start_for_resize_1_0_128_128_32_32_1_2_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h59555555A6AAAAAA)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(Block_split1_proc_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_resize_1_0_128_128_32_32_1_2_U0_full_n),
        .I4(start_for_axiStrm2xfMat_32_0_128_128_1_U0_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h7E778188)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7FFE7F7F80018080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_xfMat2axiStrm_32_0_32_32_1_U0
   (start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    internal_full_n_reg_0,
    ap_clk,
    start_once_reg,
    resize_1_0_128_128_32_32_1_2_U0_ap_start,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
    internal_empty_n_reg_0,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n;
  output xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  output internal_full_n_reg_0;
  input ap_clk;
  input start_once_reg;
  input resize_1_0_128_128_32_32_1_2_U0_ap_start;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__25_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__25_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire resize_1_0_128_128_32_32_1_2_U0_ap_start;
  wire start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n;
  wire start_once_reg;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;

  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[1]_i_5__1 
       (.I0(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .I1(start_once_reg),
        .I2(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__25
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .I3(internal_empty_n_reg_0),
        .I4(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__25_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__25_n_3),
        .Q(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__25
       (.I0(ap_rst_n),
        .I1(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(internal_empty_n_reg_0),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__25_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__25_n_3),
        .Q(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I1(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .I2(start_once_reg),
        .I3(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .I4(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(resize_1_0_128_128_32_32_1_2_U0_ap_start),
        .I2(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_udiv_64ns_16ns_64_68_seq_1
   (SR,
    \quot_reg[47] ,
    \quot_reg[47]_0 ,
    ap_clk,
    \dividend0_reg[63] ,
    Q,
    \dividend0_reg[63]_0 ,
    \divisor0_reg[15] ,
    \divisor0_reg[15]_0 ,
    ap_rst_n,
    grp_xfUDivResize_fu_563_ap_start_reg,
    \scalex_V_reg_1771_reg[0] ,
    ap_return_preg);
  output [0:0]SR;
  output [47:0]\quot_reg[47] ;
  output [47:0]\quot_reg[47]_0 ;
  input ap_clk;
  input [31:0]\dividend0_reg[63] ;
  input [0:0]Q;
  input [31:0]\dividend0_reg[63]_0 ;
  input [15:0]\divisor0_reg[15] ;
  input [15:0]\divisor0_reg[15]_0 ;
  input ap_rst_n;
  input grp_xfUDivResize_fu_563_ap_start_reg;
  input [1:0]\scalex_V_reg_1771_reg[0] ;
  input [47:0]ap_return_preg;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [47:0]ap_return_preg;
  wire ap_rst_n;
  wire [31:0]\dividend0_reg[63] ;
  wire [31:0]\dividend0_reg[63]_0 ;
  wire [15:0]\divisor0_reg[15] ;
  wire [15:0]\divisor0_reg[15]_0 ;
  wire grp_xfUDivResize_fu_563_ap_start_reg;
  wire [47:0]\quot_reg[47] ;
  wire [47:0]\quot_reg[47]_0 ;
  wire [1:0]\scalex_V_reg_1771_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_udiv_64ns_16ns_64_68_seq_1_div resize_accel_udiv_64ns_16ns_64_68_seq_1_div_U
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n(ap_rst_n),
        .\dividend0_reg[63]_0 (\dividend0_reg[63] ),
        .\dividend0_reg[63]_1 (\dividend0_reg[63]_0 ),
        .\divisor0_reg[15]_0 (\divisor0_reg[15] ),
        .\divisor0_reg[15]_1 (\divisor0_reg[15]_0 ),
        .grp_xfUDivResize_fu_563_ap_start_reg(grp_xfUDivResize_fu_563_ap_start_reg),
        .\quot_reg[47]_0 (\quot_reg[47] ),
        .\quot_reg[47]_1 (\quot_reg[47]_0 ),
        .\scalex_V_reg_1771_reg[0] (\scalex_V_reg_1771_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_udiv_64ns_16ns_64_68_seq_1_div
   (SR,
    \quot_reg[47]_0 ,
    \quot_reg[47]_1 ,
    ap_clk,
    \dividend0_reg[63]_0 ,
    Q,
    \dividend0_reg[63]_1 ,
    \divisor0_reg[15]_0 ,
    \divisor0_reg[15]_1 ,
    ap_rst_n,
    grp_xfUDivResize_fu_563_ap_start_reg,
    \scalex_V_reg_1771_reg[0] ,
    ap_return_preg);
  output [0:0]SR;
  output [47:0]\quot_reg[47]_0 ;
  output [47:0]\quot_reg[47]_1 ;
  input ap_clk;
  input [31:0]\dividend0_reg[63]_0 ;
  input [0:0]Q;
  input [31:0]\dividend0_reg[63]_1 ;
  input [15:0]\divisor0_reg[15]_0 ;
  input [15:0]\divisor0_reg[15]_1 ;
  input ap_rst_n;
  input grp_xfUDivResize_fu_563_ap_start_reg;
  input [1:0]\scalex_V_reg_1771_reg[0] ;
  input [47:0]ap_return_preg;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [47:0]ap_return_preg;
  wire ap_rst_n;
  wire [31:0]\dividend0_reg[63]_0 ;
  wire [31:0]\dividend0_reg[63]_1 ;
  wire \dividend0_reg_n_3_[32] ;
  wire \dividend0_reg_n_3_[33] ;
  wire \dividend0_reg_n_3_[34] ;
  wire \dividend0_reg_n_3_[35] ;
  wire \dividend0_reg_n_3_[36] ;
  wire \dividend0_reg_n_3_[37] ;
  wire \dividend0_reg_n_3_[38] ;
  wire \dividend0_reg_n_3_[39] ;
  wire \dividend0_reg_n_3_[40] ;
  wire \dividend0_reg_n_3_[41] ;
  wire \dividend0_reg_n_3_[42] ;
  wire \dividend0_reg_n_3_[43] ;
  wire \dividend0_reg_n_3_[44] ;
  wire \dividend0_reg_n_3_[45] ;
  wire \dividend0_reg_n_3_[46] ;
  wire \dividend0_reg_n_3_[47] ;
  wire \dividend0_reg_n_3_[48] ;
  wire \dividend0_reg_n_3_[49] ;
  wire \dividend0_reg_n_3_[50] ;
  wire \dividend0_reg_n_3_[51] ;
  wire \dividend0_reg_n_3_[52] ;
  wire \dividend0_reg_n_3_[53] ;
  wire \dividend0_reg_n_3_[54] ;
  wire \dividend0_reg_n_3_[55] ;
  wire \dividend0_reg_n_3_[56] ;
  wire \dividend0_reg_n_3_[57] ;
  wire \dividend0_reg_n_3_[58] ;
  wire \dividend0_reg_n_3_[59] ;
  wire \dividend0_reg_n_3_[60] ;
  wire \dividend0_reg_n_3_[61] ;
  wire \dividend0_reg_n_3_[62] ;
  wire \dividend0_reg_n_3_[63] ;
  wire [47:0]dividend_tmp;
  wire [15:0]\divisor0_reg[15]_0 ;
  wire [15:0]\divisor0_reg[15]_1 ;
  wire \divisor0_reg_n_3_[0] ;
  wire \divisor0_reg_n_3_[10] ;
  wire \divisor0_reg_n_3_[11] ;
  wire \divisor0_reg_n_3_[12] ;
  wire \divisor0_reg_n_3_[13] ;
  wire \divisor0_reg_n_3_[14] ;
  wire \divisor0_reg_n_3_[15] ;
  wire \divisor0_reg_n_3_[1] ;
  wire \divisor0_reg_n_3_[2] ;
  wire \divisor0_reg_n_3_[3] ;
  wire \divisor0_reg_n_3_[4] ;
  wire \divisor0_reg_n_3_[5] ;
  wire \divisor0_reg_n_3_[6] ;
  wire \divisor0_reg_n_3_[7] ;
  wire \divisor0_reg_n_3_[8] ;
  wire \divisor0_reg_n_3_[9] ;
  wire done0;
  wire grp_fu_24_ap_start;
  wire grp_xfUDivResize_fu_563_ap_start_reg;
  wire [15:0]grp_xfUDivResize_fu_563_in_d;
  wire [63:32]grp_xfUDivResize_fu_563_in_n;
  wire [47:0]\quot_reg[47]_0 ;
  wire [47:0]\quot_reg[47]_1 ;
  wire [1:0]\scalex_V_reg_1771_reg[0] ;
  wire start0;

  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[32]_i_1 
       (.I0(\dividend0_reg[63]_0 [0]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [0]),
        .O(grp_xfUDivResize_fu_563_in_n[32]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[33]_i_1 
       (.I0(\dividend0_reg[63]_0 [1]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [1]),
        .O(grp_xfUDivResize_fu_563_in_n[33]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[34]_i_1 
       (.I0(\dividend0_reg[63]_0 [2]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [2]),
        .O(grp_xfUDivResize_fu_563_in_n[34]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[35]_i_1 
       (.I0(\dividend0_reg[63]_0 [3]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [3]),
        .O(grp_xfUDivResize_fu_563_in_n[35]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[36]_i_1 
       (.I0(\dividend0_reg[63]_0 [4]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [4]),
        .O(grp_xfUDivResize_fu_563_in_n[36]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[37]_i_1 
       (.I0(\dividend0_reg[63]_0 [5]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [5]),
        .O(grp_xfUDivResize_fu_563_in_n[37]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[38]_i_1 
       (.I0(\dividend0_reg[63]_0 [6]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [6]),
        .O(grp_xfUDivResize_fu_563_in_n[38]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[39]_i_1 
       (.I0(\dividend0_reg[63]_0 [7]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [7]),
        .O(grp_xfUDivResize_fu_563_in_n[39]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[40]_i_1 
       (.I0(\dividend0_reg[63]_0 [8]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [8]),
        .O(grp_xfUDivResize_fu_563_in_n[40]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[41]_i_1 
       (.I0(\dividend0_reg[63]_0 [9]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [9]),
        .O(grp_xfUDivResize_fu_563_in_n[41]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[42]_i_1 
       (.I0(\dividend0_reg[63]_0 [10]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [10]),
        .O(grp_xfUDivResize_fu_563_in_n[42]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[43]_i_1 
       (.I0(\dividend0_reg[63]_0 [11]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [11]),
        .O(grp_xfUDivResize_fu_563_in_n[43]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[44]_i_1 
       (.I0(\dividend0_reg[63]_0 [12]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [12]),
        .O(grp_xfUDivResize_fu_563_in_n[44]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[45]_i_1 
       (.I0(\dividend0_reg[63]_0 [13]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [13]),
        .O(grp_xfUDivResize_fu_563_in_n[45]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[46]_i_1 
       (.I0(\dividend0_reg[63]_0 [14]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [14]),
        .O(grp_xfUDivResize_fu_563_in_n[46]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[47]_i_1 
       (.I0(\dividend0_reg[63]_0 [15]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [15]),
        .O(grp_xfUDivResize_fu_563_in_n[47]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[48]_i_1 
       (.I0(\dividend0_reg[63]_0 [16]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [16]),
        .O(grp_xfUDivResize_fu_563_in_n[48]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[49]_i_1 
       (.I0(\dividend0_reg[63]_0 [17]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [17]),
        .O(grp_xfUDivResize_fu_563_in_n[49]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[50]_i_1 
       (.I0(\dividend0_reg[63]_0 [18]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [18]),
        .O(grp_xfUDivResize_fu_563_in_n[50]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[51]_i_1 
       (.I0(\dividend0_reg[63]_0 [19]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [19]),
        .O(grp_xfUDivResize_fu_563_in_n[51]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[52]_i_1 
       (.I0(\dividend0_reg[63]_0 [20]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [20]),
        .O(grp_xfUDivResize_fu_563_in_n[52]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[53]_i_1 
       (.I0(\dividend0_reg[63]_0 [21]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [21]),
        .O(grp_xfUDivResize_fu_563_in_n[53]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[54]_i_1 
       (.I0(\dividend0_reg[63]_0 [22]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [22]),
        .O(grp_xfUDivResize_fu_563_in_n[54]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[55]_i_1 
       (.I0(\dividend0_reg[63]_0 [23]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [23]),
        .O(grp_xfUDivResize_fu_563_in_n[55]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[56]_i_1 
       (.I0(\dividend0_reg[63]_0 [24]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [24]),
        .O(grp_xfUDivResize_fu_563_in_n[56]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[57]_i_1 
       (.I0(\dividend0_reg[63]_0 [25]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [25]),
        .O(grp_xfUDivResize_fu_563_in_n[57]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[58]_i_1 
       (.I0(\dividend0_reg[63]_0 [26]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [26]),
        .O(grp_xfUDivResize_fu_563_in_n[58]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[59]_i_1 
       (.I0(\dividend0_reg[63]_0 [27]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [27]),
        .O(grp_xfUDivResize_fu_563_in_n[59]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[60]_i_1 
       (.I0(\dividend0_reg[63]_0 [28]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [28]),
        .O(grp_xfUDivResize_fu_563_in_n[60]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[61]_i_1 
       (.I0(\dividend0_reg[63]_0 [29]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [29]),
        .O(grp_xfUDivResize_fu_563_in_n[61]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[62]_i_1 
       (.I0(\dividend0_reg[63]_0 [30]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [30]),
        .O(grp_xfUDivResize_fu_563_in_n[62]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[63]_i_1 
       (.I0(\dividend0_reg[63]_0 [31]),
        .I1(Q),
        .I2(\dividend0_reg[63]_1 [31]),
        .O(grp_xfUDivResize_fu_563_in_n[63]));
  FDRE \dividend0_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[32]),
        .Q(\dividend0_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \dividend0_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[33]),
        .Q(\dividend0_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \dividend0_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[34]),
        .Q(\dividend0_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \dividend0_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[35]),
        .Q(\dividend0_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \dividend0_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[36]),
        .Q(\dividend0_reg_n_3_[36] ),
        .R(1'b0));
  FDRE \dividend0_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[37]),
        .Q(\dividend0_reg_n_3_[37] ),
        .R(1'b0));
  FDRE \dividend0_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[38]),
        .Q(\dividend0_reg_n_3_[38] ),
        .R(1'b0));
  FDRE \dividend0_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[39]),
        .Q(\dividend0_reg_n_3_[39] ),
        .R(1'b0));
  FDRE \dividend0_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[40]),
        .Q(\dividend0_reg_n_3_[40] ),
        .R(1'b0));
  FDRE \dividend0_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[41]),
        .Q(\dividend0_reg_n_3_[41] ),
        .R(1'b0));
  FDRE \dividend0_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[42]),
        .Q(\dividend0_reg_n_3_[42] ),
        .R(1'b0));
  FDRE \dividend0_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[43]),
        .Q(\dividend0_reg_n_3_[43] ),
        .R(1'b0));
  FDRE \dividend0_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[44]),
        .Q(\dividend0_reg_n_3_[44] ),
        .R(1'b0));
  FDRE \dividend0_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[45]),
        .Q(\dividend0_reg_n_3_[45] ),
        .R(1'b0));
  FDRE \dividend0_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[46]),
        .Q(\dividend0_reg_n_3_[46] ),
        .R(1'b0));
  FDRE \dividend0_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[47]),
        .Q(\dividend0_reg_n_3_[47] ),
        .R(1'b0));
  FDRE \dividend0_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[48]),
        .Q(\dividend0_reg_n_3_[48] ),
        .R(1'b0));
  FDRE \dividend0_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[49]),
        .Q(\dividend0_reg_n_3_[49] ),
        .R(1'b0));
  FDRE \dividend0_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[50]),
        .Q(\dividend0_reg_n_3_[50] ),
        .R(1'b0));
  FDRE \dividend0_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[51]),
        .Q(\dividend0_reg_n_3_[51] ),
        .R(1'b0));
  FDRE \dividend0_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[52]),
        .Q(\dividend0_reg_n_3_[52] ),
        .R(1'b0));
  FDRE \dividend0_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[53]),
        .Q(\dividend0_reg_n_3_[53] ),
        .R(1'b0));
  FDRE \dividend0_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[54]),
        .Q(\dividend0_reg_n_3_[54] ),
        .R(1'b0));
  FDRE \dividend0_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[55]),
        .Q(\dividend0_reg_n_3_[55] ),
        .R(1'b0));
  FDRE \dividend0_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[56]),
        .Q(\dividend0_reg_n_3_[56] ),
        .R(1'b0));
  FDRE \dividend0_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[57]),
        .Q(\dividend0_reg_n_3_[57] ),
        .R(1'b0));
  FDRE \dividend0_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[58]),
        .Q(\dividend0_reg_n_3_[58] ),
        .R(1'b0));
  FDRE \dividend0_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[59]),
        .Q(\dividend0_reg_n_3_[59] ),
        .R(1'b0));
  FDRE \dividend0_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[60]),
        .Q(\dividend0_reg_n_3_[60] ),
        .R(1'b0));
  FDRE \dividend0_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[61]),
        .Q(\dividend0_reg_n_3_[61] ),
        .R(1'b0));
  FDRE \dividend0_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[62]),
        .Q(\dividend0_reg_n_3_[62] ),
        .R(1'b0));
  FDRE \dividend0_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_n[63]),
        .Q(\dividend0_reg_n_3_[63] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[0]_i_1 
       (.I0(\divisor0_reg[15]_0 [0]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [0]),
        .O(grp_xfUDivResize_fu_563_in_d[0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[10]_i_1 
       (.I0(\divisor0_reg[15]_0 [10]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [10]),
        .O(grp_xfUDivResize_fu_563_in_d[10]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[11]_i_1 
       (.I0(\divisor0_reg[15]_0 [11]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [11]),
        .O(grp_xfUDivResize_fu_563_in_d[11]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[12]_i_1 
       (.I0(\divisor0_reg[15]_0 [12]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [12]),
        .O(grp_xfUDivResize_fu_563_in_d[12]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[13]_i_1 
       (.I0(\divisor0_reg[15]_0 [13]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [13]),
        .O(grp_xfUDivResize_fu_563_in_d[13]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[14]_i_1 
       (.I0(\divisor0_reg[15]_0 [14]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [14]),
        .O(grp_xfUDivResize_fu_563_in_d[14]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[15]_i_1 
       (.I0(\divisor0_reg[15]_0 [15]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [15]),
        .O(grp_xfUDivResize_fu_563_in_d[15]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[1]_i_1 
       (.I0(\divisor0_reg[15]_0 [1]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [1]),
        .O(grp_xfUDivResize_fu_563_in_d[1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[2]_i_1 
       (.I0(\divisor0_reg[15]_0 [2]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [2]),
        .O(grp_xfUDivResize_fu_563_in_d[2]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[3]_i_1 
       (.I0(\divisor0_reg[15]_0 [3]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [3]),
        .O(grp_xfUDivResize_fu_563_in_d[3]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[4]_i_1 
       (.I0(\divisor0_reg[15]_0 [4]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [4]),
        .O(grp_xfUDivResize_fu_563_in_d[4]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[5]_i_1 
       (.I0(\divisor0_reg[15]_0 [5]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [5]),
        .O(grp_xfUDivResize_fu_563_in_d[5]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[6]_i_1 
       (.I0(\divisor0_reg[15]_0 [6]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [6]),
        .O(grp_xfUDivResize_fu_563_in_d[6]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[7]_i_1 
       (.I0(\divisor0_reg[15]_0 [7]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [7]),
        .O(grp_xfUDivResize_fu_563_in_d[7]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[8]_i_1 
       (.I0(\divisor0_reg[15]_0 [8]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [8]),
        .O(grp_xfUDivResize_fu_563_in_d[8]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[9]_i_1 
       (.I0(\divisor0_reg[15]_0 [9]),
        .I1(Q),
        .I2(\divisor0_reg[15]_1 [9]),
        .O(grp_xfUDivResize_fu_563_in_d[9]));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[0]),
        .Q(\divisor0_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[10]),
        .Q(\divisor0_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[11]),
        .Q(\divisor0_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[12]),
        .Q(\divisor0_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[13]),
        .Q(\divisor0_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[14]),
        .Q(\divisor0_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[15]),
        .Q(\divisor0_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[1]),
        .Q(\divisor0_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[2]),
        .Q(\divisor0_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[3]),
        .Q(\divisor0_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[4]),
        .Q(\divisor0_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[5]),
        .Q(\divisor0_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[6]),
        .Q(\divisor0_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[7]),
        .Q(\divisor0_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[8]),
        .Q(\divisor0_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_in_d[9]),
        .Q(\divisor0_reg_n_3_[9] ),
        .R(1'b0));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[0]),
        .Q(\quot_reg[47]_1 [0]),
        .R(1'b0));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[10]),
        .Q(\quot_reg[47]_1 [10]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[11]),
        .Q(\quot_reg[47]_1 [11]),
        .R(1'b0));
  FDRE \quot_reg[12] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[12]),
        .Q(\quot_reg[47]_1 [12]),
        .R(1'b0));
  FDRE \quot_reg[13] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[13]),
        .Q(\quot_reg[47]_1 [13]),
        .R(1'b0));
  FDRE \quot_reg[14] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[14]),
        .Q(\quot_reg[47]_1 [14]),
        .R(1'b0));
  FDRE \quot_reg[15] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[15]),
        .Q(\quot_reg[47]_1 [15]),
        .R(1'b0));
  FDRE \quot_reg[16] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[16]),
        .Q(\quot_reg[47]_1 [16]),
        .R(1'b0));
  FDRE \quot_reg[17] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[17]),
        .Q(\quot_reg[47]_1 [17]),
        .R(1'b0));
  FDRE \quot_reg[18] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[18]),
        .Q(\quot_reg[47]_1 [18]),
        .R(1'b0));
  FDRE \quot_reg[19] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[19]),
        .Q(\quot_reg[47]_1 [19]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[1]),
        .Q(\quot_reg[47]_1 [1]),
        .R(1'b0));
  FDRE \quot_reg[20] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[20]),
        .Q(\quot_reg[47]_1 [20]),
        .R(1'b0));
  FDRE \quot_reg[21] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[21]),
        .Q(\quot_reg[47]_1 [21]),
        .R(1'b0));
  FDRE \quot_reg[22] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[22]),
        .Q(\quot_reg[47]_1 [22]),
        .R(1'b0));
  FDRE \quot_reg[23] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[23]),
        .Q(\quot_reg[47]_1 [23]),
        .R(1'b0));
  FDRE \quot_reg[24] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[24]),
        .Q(\quot_reg[47]_1 [24]),
        .R(1'b0));
  FDRE \quot_reg[25] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[25]),
        .Q(\quot_reg[47]_1 [25]),
        .R(1'b0));
  FDRE \quot_reg[26] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[26]),
        .Q(\quot_reg[47]_1 [26]),
        .R(1'b0));
  FDRE \quot_reg[27] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[27]),
        .Q(\quot_reg[47]_1 [27]),
        .R(1'b0));
  FDRE \quot_reg[28] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[28]),
        .Q(\quot_reg[47]_1 [28]),
        .R(1'b0));
  FDRE \quot_reg[29] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[29]),
        .Q(\quot_reg[47]_1 [29]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[2]),
        .Q(\quot_reg[47]_1 [2]),
        .R(1'b0));
  FDRE \quot_reg[30] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[30]),
        .Q(\quot_reg[47]_1 [30]),
        .R(1'b0));
  FDRE \quot_reg[31] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[31]),
        .Q(\quot_reg[47]_1 [31]),
        .R(1'b0));
  FDRE \quot_reg[32] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[32]),
        .Q(\quot_reg[47]_1 [32]),
        .R(1'b0));
  FDRE \quot_reg[33] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[33]),
        .Q(\quot_reg[47]_1 [33]),
        .R(1'b0));
  FDRE \quot_reg[34] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[34]),
        .Q(\quot_reg[47]_1 [34]),
        .R(1'b0));
  FDRE \quot_reg[35] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[35]),
        .Q(\quot_reg[47]_1 [35]),
        .R(1'b0));
  FDRE \quot_reg[36] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[36]),
        .Q(\quot_reg[47]_1 [36]),
        .R(1'b0));
  FDRE \quot_reg[37] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[37]),
        .Q(\quot_reg[47]_1 [37]),
        .R(1'b0));
  FDRE \quot_reg[38] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[38]),
        .Q(\quot_reg[47]_1 [38]),
        .R(1'b0));
  FDRE \quot_reg[39] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[39]),
        .Q(\quot_reg[47]_1 [39]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[3]),
        .Q(\quot_reg[47]_1 [3]),
        .R(1'b0));
  FDRE \quot_reg[40] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[40]),
        .Q(\quot_reg[47]_1 [40]),
        .R(1'b0));
  FDRE \quot_reg[41] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[41]),
        .Q(\quot_reg[47]_1 [41]),
        .R(1'b0));
  FDRE \quot_reg[42] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[42]),
        .Q(\quot_reg[47]_1 [42]),
        .R(1'b0));
  FDRE \quot_reg[43] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[43]),
        .Q(\quot_reg[47]_1 [43]),
        .R(1'b0));
  FDRE \quot_reg[44] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[44]),
        .Q(\quot_reg[47]_1 [44]),
        .R(1'b0));
  FDRE \quot_reg[45] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[45]),
        .Q(\quot_reg[47]_1 [45]),
        .R(1'b0));
  FDRE \quot_reg[46] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[46]),
        .Q(\quot_reg[47]_1 [46]),
        .R(1'b0));
  FDRE \quot_reg[47] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[47]),
        .Q(\quot_reg[47]_1 [47]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[4]),
        .Q(\quot_reg[47]_1 [4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[5]),
        .Q(\quot_reg[47]_1 [5]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[6]),
        .Q(\quot_reg[47]_1 [6]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[7]),
        .Q(\quot_reg[47]_1 [7]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[8]),
        .Q(\quot_reg[47]_1 [8]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[9]),
        .Q(\quot_reg[47]_1 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u_0
       (.E(start0),
        .Q(dividend_tmp),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dividend0_reg[63]_0 ({\dividend0_reg_n_3_[63] ,\dividend0_reg_n_3_[62] ,\dividend0_reg_n_3_[61] ,\dividend0_reg_n_3_[60] ,\dividend0_reg_n_3_[59] ,\dividend0_reg_n_3_[58] ,\dividend0_reg_n_3_[57] ,\dividend0_reg_n_3_[56] ,\dividend0_reg_n_3_[55] ,\dividend0_reg_n_3_[54] ,\dividend0_reg_n_3_[53] ,\dividend0_reg_n_3_[52] ,\dividend0_reg_n_3_[51] ,\dividend0_reg_n_3_[50] ,\dividend0_reg_n_3_[49] ,\dividend0_reg_n_3_[48] ,\dividend0_reg_n_3_[47] ,\dividend0_reg_n_3_[46] ,\dividend0_reg_n_3_[45] ,\dividend0_reg_n_3_[44] ,\dividend0_reg_n_3_[43] ,\dividend0_reg_n_3_[42] ,\dividend0_reg_n_3_[41] ,\dividend0_reg_n_3_[40] ,\dividend0_reg_n_3_[39] ,\dividend0_reg_n_3_[38] ,\dividend0_reg_n_3_[37] ,\dividend0_reg_n_3_[36] ,\dividend0_reg_n_3_[35] ,\dividend0_reg_n_3_[34] ,\dividend0_reg_n_3_[33] ,\dividend0_reg_n_3_[32] }),
        .\divisor0_reg[15]_0 ({\divisor0_reg_n_3_[15] ,\divisor0_reg_n_3_[14] ,\divisor0_reg_n_3_[13] ,\divisor0_reg_n_3_[12] ,\divisor0_reg_n_3_[11] ,\divisor0_reg_n_3_[10] ,\divisor0_reg_n_3_[9] ,\divisor0_reg_n_3_[8] ,\divisor0_reg_n_3_[7] ,\divisor0_reg_n_3_[6] ,\divisor0_reg_n_3_[5] ,\divisor0_reg_n_3_[4] ,\divisor0_reg_n_3_[3] ,\divisor0_reg_n_3_[2] ,\divisor0_reg_n_3_[1] ,\divisor0_reg_n_3_[0] }),
        .\r_stage_reg[64]_0 (done0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[10]_i_1 
       (.I0(\quot_reg[47]_1 [10]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[10]),
        .O(\quot_reg[47]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[11]_i_1 
       (.I0(\quot_reg[47]_1 [11]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[11]),
        .O(\quot_reg[47]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[12]_i_1 
       (.I0(\quot_reg[47]_1 [12]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[12]),
        .O(\quot_reg[47]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[13]_i_1 
       (.I0(\quot_reg[47]_1 [13]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[13]),
        .O(\quot_reg[47]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[14]_i_1 
       (.I0(\quot_reg[47]_1 [14]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[14]),
        .O(\quot_reg[47]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[15]_i_1 
       (.I0(\quot_reg[47]_1 [15]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[15]),
        .O(\quot_reg[47]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[16]_i_1 
       (.I0(\quot_reg[47]_1 [16]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[16]),
        .O(\quot_reg[47]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[17]_i_1 
       (.I0(\quot_reg[47]_1 [17]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[17]),
        .O(\quot_reg[47]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[18]_i_1 
       (.I0(\quot_reg[47]_1 [18]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[18]),
        .O(\quot_reg[47]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[19]_i_1 
       (.I0(\quot_reg[47]_1 [19]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[19]),
        .O(\quot_reg[47]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[20]_i_1 
       (.I0(\quot_reg[47]_1 [20]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[20]),
        .O(\quot_reg[47]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[21]_i_1 
       (.I0(\quot_reg[47]_1 [21]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[21]),
        .O(\quot_reg[47]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[22]_i_1 
       (.I0(\quot_reg[47]_1 [22]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[22]),
        .O(\quot_reg[47]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[23]_i_1 
       (.I0(\quot_reg[47]_1 [23]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[23]),
        .O(\quot_reg[47]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[24]_i_1 
       (.I0(\quot_reg[47]_1 [24]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[24]),
        .O(\quot_reg[47]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[25]_i_1 
       (.I0(\quot_reg[47]_1 [25]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[25]),
        .O(\quot_reg[47]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[26]_i_1 
       (.I0(\quot_reg[47]_1 [26]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[26]),
        .O(\quot_reg[47]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[27]_i_1 
       (.I0(\quot_reg[47]_1 [27]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[27]),
        .O(\quot_reg[47]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[28]_i_1 
       (.I0(\quot_reg[47]_1 [28]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[28]),
        .O(\quot_reg[47]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[29]_i_1 
       (.I0(\quot_reg[47]_1 [29]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[29]),
        .O(\quot_reg[47]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[30]_i_1 
       (.I0(\quot_reg[47]_1 [30]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[30]),
        .O(\quot_reg[47]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[31]_i_1 
       (.I0(\quot_reg[47]_1 [31]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[31]),
        .O(\quot_reg[47]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[32]_i_1 
       (.I0(\quot_reg[47]_1 [32]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[32]),
        .O(\quot_reg[47]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[33]_i_1 
       (.I0(\quot_reg[47]_1 [33]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[33]),
        .O(\quot_reg[47]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[34]_i_1 
       (.I0(\quot_reg[47]_1 [34]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[34]),
        .O(\quot_reg[47]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[35]_i_1 
       (.I0(\quot_reg[47]_1 [35]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[35]),
        .O(\quot_reg[47]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[36]_i_1 
       (.I0(\quot_reg[47]_1 [36]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[36]),
        .O(\quot_reg[47]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[37]_i_1 
       (.I0(\quot_reg[47]_1 [37]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[37]),
        .O(\quot_reg[47]_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[38]_i_1 
       (.I0(\quot_reg[47]_1 [38]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[38]),
        .O(\quot_reg[47]_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[39]_i_1 
       (.I0(\quot_reg[47]_1 [39]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[39]),
        .O(\quot_reg[47]_0 [39]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[40]_i_1 
       (.I0(\quot_reg[47]_1 [40]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[40]),
        .O(\quot_reg[47]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[41]_i_1 
       (.I0(\quot_reg[47]_1 [41]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[41]),
        .O(\quot_reg[47]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[42]_i_1 
       (.I0(\quot_reg[47]_1 [42]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[42]),
        .O(\quot_reg[47]_0 [42]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[43]_i_1 
       (.I0(\quot_reg[47]_1 [43]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[43]),
        .O(\quot_reg[47]_0 [43]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[44]_i_1 
       (.I0(\quot_reg[47]_1 [44]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[44]),
        .O(\quot_reg[47]_0 [44]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[45]_i_1 
       (.I0(\quot_reg[47]_1 [45]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[45]),
        .O(\quot_reg[47]_0 [45]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[46]_i_1 
       (.I0(\quot_reg[47]_1 [46]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[46]),
        .O(\quot_reg[47]_0 [46]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalex_V_reg_1771[47]_i_1 
       (.I0(\quot_reg[47]_1 [47]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[47]),
        .O(\quot_reg[47]_0 [47]));
  LUT2 #(
    .INIT(4'h8)) 
    start0_i_1
       (.I0(grp_xfUDivResize_fu_563_ap_start_reg),
        .I1(\scalex_V_reg_1771_reg[0] [0]),
        .O(grp_fu_24_ap_start));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_24_ap_start),
        .Q(start0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln703_1_reg_1781[0]_i_1 
       (.I0(\quot_reg[47]_1 [0]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[0]),
        .O(\quot_reg[47]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln703_1_reg_1781[1]_i_1 
       (.I0(\quot_reg[47]_1 [1]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[1]),
        .O(\quot_reg[47]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln703_1_reg_1781[2]_i_1 
       (.I0(\quot_reg[47]_1 [2]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[2]),
        .O(\quot_reg[47]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln703_1_reg_1781[3]_i_1 
       (.I0(\quot_reg[47]_1 [3]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[3]),
        .O(\quot_reg[47]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln703_1_reg_1781[4]_i_1 
       (.I0(\quot_reg[47]_1 [4]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[4]),
        .O(\quot_reg[47]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln703_1_reg_1781[5]_i_1 
       (.I0(\quot_reg[47]_1 [5]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[5]),
        .O(\quot_reg[47]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln703_1_reg_1781[6]_i_1 
       (.I0(\quot_reg[47]_1 [6]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[6]),
        .O(\quot_reg[47]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln703_1_reg_1781[7]_i_1 
       (.I0(\quot_reg[47]_1 [7]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[7]),
        .O(\quot_reg[47]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln703_1_reg_1781[8]_i_1 
       (.I0(\quot_reg[47]_1 [8]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[8]),
        .O(\quot_reg[47]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln703_1_reg_1781[9]_i_1 
       (.I0(\quot_reg[47]_1 [9]),
        .I1(\scalex_V_reg_1771_reg[0] [1]),
        .I2(ap_return_preg[9]),
        .O(\quot_reg[47]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u
   (SR,
    Q,
    \r_stage_reg[64]_0 ,
    ap_rst_n,
    ap_clk,
    E,
    \dividend0_reg[63]_0 ,
    \divisor0_reg[15]_0 );
  output [0:0]SR;
  output [47:0]Q;
  output [0:0]\r_stage_reg[64]_0 ;
  input ap_rst_n;
  input ap_clk;
  input [0:0]E;
  input [31:0]\dividend0_reg[63]_0 ;
  input [15:0]\divisor0_reg[15]_0 ;

  wire [0:0]E;
  wire [47:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire cal_tmp_carry__0_i_5_n_3;
  wire cal_tmp_carry__0_i_6_n_3;
  wire cal_tmp_carry__0_i_7_n_3;
  wire cal_tmp_carry__0_i_8_n_3;
  wire cal_tmp_carry__0_n_10;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__0_n_9;
  wire cal_tmp_carry__10_i_1_n_3;
  wire cal_tmp_carry__10_i_2_n_3;
  wire cal_tmp_carry__10_i_3_n_3;
  wire cal_tmp_carry__10_i_4_n_3;
  wire cal_tmp_carry__10_n_10;
  wire cal_tmp_carry__10_n_3;
  wire cal_tmp_carry__10_n_4;
  wire cal_tmp_carry__10_n_5;
  wire cal_tmp_carry__10_n_6;
  wire cal_tmp_carry__10_n_7;
  wire cal_tmp_carry__10_n_8;
  wire cal_tmp_carry__10_n_9;
  wire cal_tmp_carry__11_i_1_n_3;
  wire cal_tmp_carry__11_i_2_n_3;
  wire cal_tmp_carry__11_i_3_n_3;
  wire cal_tmp_carry__11_i_4_n_3;
  wire cal_tmp_carry__11_n_10;
  wire cal_tmp_carry__11_n_3;
  wire cal_tmp_carry__11_n_4;
  wire cal_tmp_carry__11_n_5;
  wire cal_tmp_carry__11_n_6;
  wire cal_tmp_carry__11_n_7;
  wire cal_tmp_carry__11_n_8;
  wire cal_tmp_carry__11_n_9;
  wire cal_tmp_carry__12_i_1_n_3;
  wire cal_tmp_carry__12_i_2_n_3;
  wire cal_tmp_carry__12_i_3_n_3;
  wire cal_tmp_carry__12_i_4_n_3;
  wire cal_tmp_carry__12_n_10;
  wire cal_tmp_carry__12_n_3;
  wire cal_tmp_carry__12_n_4;
  wire cal_tmp_carry__12_n_5;
  wire cal_tmp_carry__12_n_6;
  wire cal_tmp_carry__12_n_7;
  wire cal_tmp_carry__12_n_8;
  wire cal_tmp_carry__12_n_9;
  wire cal_tmp_carry__13_i_1_n_3;
  wire cal_tmp_carry__13_i_2_n_3;
  wire cal_tmp_carry__13_i_3_n_3;
  wire cal_tmp_carry__13_i_4_n_3;
  wire cal_tmp_carry__13_n_10;
  wire cal_tmp_carry__13_n_3;
  wire cal_tmp_carry__13_n_4;
  wire cal_tmp_carry__13_n_5;
  wire cal_tmp_carry__13_n_6;
  wire cal_tmp_carry__13_n_7;
  wire cal_tmp_carry__13_n_8;
  wire cal_tmp_carry__13_n_9;
  wire cal_tmp_carry__14_i_1_n_3;
  wire cal_tmp_carry__14_i_2_n_3;
  wire cal_tmp_carry__14_i_3_n_3;
  wire cal_tmp_carry__14_i_4_n_3;
  wire cal_tmp_carry__14_n_10;
  wire cal_tmp_carry__14_n_4;
  wire cal_tmp_carry__14_n_5;
  wire cal_tmp_carry__14_n_6;
  wire cal_tmp_carry__14_n_8;
  wire cal_tmp_carry__14_n_9;
  wire cal_tmp_carry__1_i_5_n_3;
  wire cal_tmp_carry__1_i_6_n_3;
  wire cal_tmp_carry__1_i_7_n_3;
  wire cal_tmp_carry__1_i_8_n_3;
  wire cal_tmp_carry__1_n_10;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__1_n_9;
  wire cal_tmp_carry__2_i_5_n_3;
  wire cal_tmp_carry__2_i_6_n_3;
  wire cal_tmp_carry__2_i_7_n_3;
  wire cal_tmp_carry__2_i_8_n_3;
  wire cal_tmp_carry__2_n_10;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__2_n_9;
  wire cal_tmp_carry__3_i_1_n_3;
  wire cal_tmp_carry__3_i_2_n_3;
  wire cal_tmp_carry__3_i_3_n_3;
  wire cal_tmp_carry__3_i_4_n_3;
  wire cal_tmp_carry__3_n_10;
  wire cal_tmp_carry__3_n_3;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__3_n_6;
  wire cal_tmp_carry__3_n_7;
  wire cal_tmp_carry__3_n_8;
  wire cal_tmp_carry__3_n_9;
  wire cal_tmp_carry__4_i_1_n_3;
  wire cal_tmp_carry__4_i_2_n_3;
  wire cal_tmp_carry__4_i_3_n_3;
  wire cal_tmp_carry__4_i_4_n_3;
  wire cal_tmp_carry__4_n_10;
  wire cal_tmp_carry__4_n_3;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__4_n_6;
  wire cal_tmp_carry__4_n_7;
  wire cal_tmp_carry__4_n_8;
  wire cal_tmp_carry__4_n_9;
  wire cal_tmp_carry__5_i_1_n_3;
  wire cal_tmp_carry__5_i_2_n_3;
  wire cal_tmp_carry__5_i_3_n_3;
  wire cal_tmp_carry__5_i_4_n_3;
  wire cal_tmp_carry__5_n_10;
  wire cal_tmp_carry__5_n_3;
  wire cal_tmp_carry__5_n_4;
  wire cal_tmp_carry__5_n_5;
  wire cal_tmp_carry__5_n_6;
  wire cal_tmp_carry__5_n_7;
  wire cal_tmp_carry__5_n_8;
  wire cal_tmp_carry__5_n_9;
  wire cal_tmp_carry__6_i_1_n_3;
  wire cal_tmp_carry__6_i_2_n_3;
  wire cal_tmp_carry__6_i_3_n_3;
  wire cal_tmp_carry__6_i_4_n_3;
  wire cal_tmp_carry__6_n_10;
  wire cal_tmp_carry__6_n_3;
  wire cal_tmp_carry__6_n_4;
  wire cal_tmp_carry__6_n_5;
  wire cal_tmp_carry__6_n_6;
  wire cal_tmp_carry__6_n_7;
  wire cal_tmp_carry__6_n_8;
  wire cal_tmp_carry__6_n_9;
  wire cal_tmp_carry__7_i_1_n_3;
  wire cal_tmp_carry__7_i_2_n_3;
  wire cal_tmp_carry__7_i_3_n_3;
  wire cal_tmp_carry__7_i_4_n_3;
  wire cal_tmp_carry__7_n_10;
  wire cal_tmp_carry__7_n_3;
  wire cal_tmp_carry__7_n_4;
  wire cal_tmp_carry__7_n_5;
  wire cal_tmp_carry__7_n_6;
  wire cal_tmp_carry__7_n_7;
  wire cal_tmp_carry__7_n_8;
  wire cal_tmp_carry__7_n_9;
  wire cal_tmp_carry__8_i_1_n_3;
  wire cal_tmp_carry__8_i_2_n_3;
  wire cal_tmp_carry__8_i_3_n_3;
  wire cal_tmp_carry__8_i_4_n_3;
  wire cal_tmp_carry__8_n_10;
  wire cal_tmp_carry__8_n_3;
  wire cal_tmp_carry__8_n_4;
  wire cal_tmp_carry__8_n_5;
  wire cal_tmp_carry__8_n_6;
  wire cal_tmp_carry__8_n_7;
  wire cal_tmp_carry__8_n_8;
  wire cal_tmp_carry__8_n_9;
  wire cal_tmp_carry__9_i_1_n_3;
  wire cal_tmp_carry__9_i_2_n_3;
  wire cal_tmp_carry__9_i_3_n_3;
  wire cal_tmp_carry__9_i_4_n_3;
  wire cal_tmp_carry__9_n_10;
  wire cal_tmp_carry__9_n_3;
  wire cal_tmp_carry__9_n_4;
  wire cal_tmp_carry__9_n_5;
  wire cal_tmp_carry__9_n_6;
  wire cal_tmp_carry__9_n_7;
  wire cal_tmp_carry__9_n_8;
  wire cal_tmp_carry__9_n_9;
  wire cal_tmp_carry_i_5_n_3;
  wire cal_tmp_carry_i_6_n_3;
  wire cal_tmp_carry_i_7_n_3;
  wire cal_tmp_carry_i_8_n_3;
  wire cal_tmp_carry_n_10;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire cal_tmp_carry_n_9;
  wire [63:32]dividend0;
  wire [31:0]\dividend0_reg[63]_0 ;
  wire [63:48]dividend_tmp;
  wire \dividend_tmp[10]_i_1_n_3 ;
  wire \dividend_tmp[11]_i_1_n_3 ;
  wire \dividend_tmp[12]_i_1_n_3 ;
  wire \dividend_tmp[13]_i_1_n_3 ;
  wire \dividend_tmp[14]_i_1_n_3 ;
  wire \dividend_tmp[15]_i_1_n_3 ;
  wire \dividend_tmp[16]_i_1_n_3 ;
  wire \dividend_tmp[17]_i_1_n_3 ;
  wire \dividend_tmp[18]_i_1_n_3 ;
  wire \dividend_tmp[19]_i_1_n_3 ;
  wire \dividend_tmp[1]_i_1_n_3 ;
  wire \dividend_tmp[20]_i_1_n_3 ;
  wire \dividend_tmp[21]_i_1_n_3 ;
  wire \dividend_tmp[22]_i_1_n_3 ;
  wire \dividend_tmp[23]_i_1_n_3 ;
  wire \dividend_tmp[24]_i_1_n_3 ;
  wire \dividend_tmp[25]_i_1_n_3 ;
  wire \dividend_tmp[26]_i_1_n_3 ;
  wire \dividend_tmp[27]_i_1_n_3 ;
  wire \dividend_tmp[28]_i_1_n_3 ;
  wire \dividend_tmp[29]_i_1_n_3 ;
  wire \dividend_tmp[2]_i_1_n_3 ;
  wire \dividend_tmp[30]_i_1_n_3 ;
  wire \dividend_tmp[31]_i_1_n_3 ;
  wire \dividend_tmp[32]_i_1_n_3 ;
  wire \dividend_tmp[33]_i_1_n_3 ;
  wire \dividend_tmp[34]_i_1_n_3 ;
  wire \dividend_tmp[35]_i_1_n_3 ;
  wire \dividend_tmp[36]_i_1_n_3 ;
  wire \dividend_tmp[37]_i_1_n_3 ;
  wire \dividend_tmp[38]_i_1_n_3 ;
  wire \dividend_tmp[39]_i_1_n_3 ;
  wire \dividend_tmp[3]_i_1_n_3 ;
  wire \dividend_tmp[40]_i_1_n_3 ;
  wire \dividend_tmp[41]_i_1_n_3 ;
  wire \dividend_tmp[42]_i_1_n_3 ;
  wire \dividend_tmp[43]_i_1_n_3 ;
  wire \dividend_tmp[44]_i_1_n_3 ;
  wire \dividend_tmp[45]_i_1_n_3 ;
  wire \dividend_tmp[46]_i_1_n_3 ;
  wire \dividend_tmp[47]_i_1_n_3 ;
  wire \dividend_tmp[48]_i_1_n_3 ;
  wire \dividend_tmp[49]_i_1_n_3 ;
  wire \dividend_tmp[4]_i_1_n_3 ;
  wire \dividend_tmp[50]_i_1_n_3 ;
  wire \dividend_tmp[51]_i_1_n_3 ;
  wire \dividend_tmp[52]_i_1_n_3 ;
  wire \dividend_tmp[53]_i_1_n_3 ;
  wire \dividend_tmp[54]_i_1_n_3 ;
  wire \dividend_tmp[55]_i_1_n_3 ;
  wire \dividend_tmp[56]_i_1_n_3 ;
  wire \dividend_tmp[57]_i_1_n_3 ;
  wire \dividend_tmp[58]_i_1_n_3 ;
  wire \dividend_tmp[59]_i_1_n_3 ;
  wire \dividend_tmp[5]_i_1_n_3 ;
  wire \dividend_tmp[60]_i_1_n_3 ;
  wire \dividend_tmp[61]_i_1_n_3 ;
  wire \dividend_tmp[62]_i_1_n_3 ;
  wire \dividend_tmp[63]_i_1_n_3 ;
  wire \dividend_tmp[6]_i_1_n_3 ;
  wire \dividend_tmp[7]_i_1_n_3 ;
  wire \dividend_tmp[8]_i_1_n_3 ;
  wire \dividend_tmp[9]_i_1_n_3 ;
  wire [15:0]divisor0;
  wire [15:0]\divisor0_reg[15]_0 ;
  wire p_0_in;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire \r_stage_reg[0]_rep_n_3 ;
  wire [0:0]\r_stage_reg[64]_0 ;
  wire \r_stage_reg_n_3_[0] ;
  wire \r_stage_reg_n_3_[10] ;
  wire \r_stage_reg_n_3_[11] ;
  wire \r_stage_reg_n_3_[12] ;
  wire \r_stage_reg_n_3_[13] ;
  wire \r_stage_reg_n_3_[14] ;
  wire \r_stage_reg_n_3_[15] ;
  wire \r_stage_reg_n_3_[16] ;
  wire \r_stage_reg_n_3_[17] ;
  wire \r_stage_reg_n_3_[18] ;
  wire \r_stage_reg_n_3_[19] ;
  wire \r_stage_reg_n_3_[1] ;
  wire \r_stage_reg_n_3_[20] ;
  wire \r_stage_reg_n_3_[21] ;
  wire \r_stage_reg_n_3_[22] ;
  wire \r_stage_reg_n_3_[23] ;
  wire \r_stage_reg_n_3_[24] ;
  wire \r_stage_reg_n_3_[25] ;
  wire \r_stage_reg_n_3_[26] ;
  wire \r_stage_reg_n_3_[27] ;
  wire \r_stage_reg_n_3_[28] ;
  wire \r_stage_reg_n_3_[29] ;
  wire \r_stage_reg_n_3_[2] ;
  wire \r_stage_reg_n_3_[30] ;
  wire \r_stage_reg_n_3_[31] ;
  wire \r_stage_reg_n_3_[32] ;
  wire \r_stage_reg_n_3_[33] ;
  wire \r_stage_reg_n_3_[34] ;
  wire \r_stage_reg_n_3_[35] ;
  wire \r_stage_reg_n_3_[36] ;
  wire \r_stage_reg_n_3_[37] ;
  wire \r_stage_reg_n_3_[38] ;
  wire \r_stage_reg_n_3_[39] ;
  wire \r_stage_reg_n_3_[3] ;
  wire \r_stage_reg_n_3_[40] ;
  wire \r_stage_reg_n_3_[41] ;
  wire \r_stage_reg_n_3_[42] ;
  wire \r_stage_reg_n_3_[43] ;
  wire \r_stage_reg_n_3_[44] ;
  wire \r_stage_reg_n_3_[45] ;
  wire \r_stage_reg_n_3_[46] ;
  wire \r_stage_reg_n_3_[47] ;
  wire \r_stage_reg_n_3_[48] ;
  wire \r_stage_reg_n_3_[49] ;
  wire \r_stage_reg_n_3_[4] ;
  wire \r_stage_reg_n_3_[50] ;
  wire \r_stage_reg_n_3_[51] ;
  wire \r_stage_reg_n_3_[52] ;
  wire \r_stage_reg_n_3_[53] ;
  wire \r_stage_reg_n_3_[54] ;
  wire \r_stage_reg_n_3_[55] ;
  wire \r_stage_reg_n_3_[56] ;
  wire \r_stage_reg_n_3_[57] ;
  wire \r_stage_reg_n_3_[58] ;
  wire \r_stage_reg_n_3_[59] ;
  wire \r_stage_reg_n_3_[5] ;
  wire \r_stage_reg_n_3_[60] ;
  wire \r_stage_reg_n_3_[61] ;
  wire \r_stage_reg_n_3_[62] ;
  wire \r_stage_reg_n_3_[63] ;
  wire \r_stage_reg_n_3_[6] ;
  wire \r_stage_reg_n_3_[7] ;
  wire \r_stage_reg_n_3_[8] ;
  wire \r_stage_reg_n_3_[9] ;
  wire [62:0]remd_tmp;
  wire \remd_tmp[0]_i_1_n_3 ;
  wire \remd_tmp[10]_i_1_n_3 ;
  wire \remd_tmp[11]_i_1_n_3 ;
  wire \remd_tmp[12]_i_1_n_3 ;
  wire \remd_tmp[13]_i_1_n_3 ;
  wire \remd_tmp[14]_i_1_n_3 ;
  wire \remd_tmp[15]_i_1_n_3 ;
  wire \remd_tmp[16]_i_1_n_3 ;
  wire \remd_tmp[17]_i_1_n_3 ;
  wire \remd_tmp[18]_i_1_n_3 ;
  wire \remd_tmp[19]_i_1_n_3 ;
  wire \remd_tmp[1]_i_1_n_3 ;
  wire \remd_tmp[20]_i_1_n_3 ;
  wire \remd_tmp[21]_i_1_n_3 ;
  wire \remd_tmp[22]_i_1_n_3 ;
  wire \remd_tmp[23]_i_1_n_3 ;
  wire \remd_tmp[24]_i_1_n_3 ;
  wire \remd_tmp[25]_i_1_n_3 ;
  wire \remd_tmp[26]_i_1_n_3 ;
  wire \remd_tmp[27]_i_1_n_3 ;
  wire \remd_tmp[28]_i_1_n_3 ;
  wire \remd_tmp[29]_i_1_n_3 ;
  wire \remd_tmp[2]_i_1_n_3 ;
  wire \remd_tmp[30]_i_1_n_3 ;
  wire \remd_tmp[31]_i_1_n_3 ;
  wire \remd_tmp[32]_i_1_n_3 ;
  wire \remd_tmp[33]_i_1_n_3 ;
  wire \remd_tmp[34]_i_1_n_3 ;
  wire \remd_tmp[35]_i_1_n_3 ;
  wire \remd_tmp[36]_i_1_n_3 ;
  wire \remd_tmp[37]_i_1_n_3 ;
  wire \remd_tmp[38]_i_1_n_3 ;
  wire \remd_tmp[39]_i_1_n_3 ;
  wire \remd_tmp[3]_i_1_n_3 ;
  wire \remd_tmp[40]_i_1_n_3 ;
  wire \remd_tmp[41]_i_1_n_3 ;
  wire \remd_tmp[42]_i_1_n_3 ;
  wire \remd_tmp[43]_i_1_n_3 ;
  wire \remd_tmp[44]_i_1_n_3 ;
  wire \remd_tmp[45]_i_1_n_3 ;
  wire \remd_tmp[46]_i_1_n_3 ;
  wire \remd_tmp[47]_i_1_n_3 ;
  wire \remd_tmp[48]_i_1_n_3 ;
  wire \remd_tmp[49]_i_1_n_3 ;
  wire \remd_tmp[4]_i_1_n_3 ;
  wire \remd_tmp[50]_i_1_n_3 ;
  wire \remd_tmp[51]_i_1_n_3 ;
  wire \remd_tmp[52]_i_1_n_3 ;
  wire \remd_tmp[53]_i_1_n_3 ;
  wire \remd_tmp[54]_i_1_n_3 ;
  wire \remd_tmp[55]_i_1_n_3 ;
  wire \remd_tmp[56]_i_1_n_3 ;
  wire \remd_tmp[57]_i_1_n_3 ;
  wire \remd_tmp[58]_i_1_n_3 ;
  wire \remd_tmp[59]_i_1_n_3 ;
  wire \remd_tmp[5]_i_1_n_3 ;
  wire \remd_tmp[60]_i_1_n_3 ;
  wire \remd_tmp[61]_i_1_n_3 ;
  wire \remd_tmp[62]_i_1_n_3 ;
  wire \remd_tmp[6]_i_1_n_3 ;
  wire \remd_tmp[7]_i_1_n_3 ;
  wire \remd_tmp[8]_i_1_n_3 ;
  wire \remd_tmp[9]_i_1_n_3 ;
  wire [14:0]remd_tmp_mux;
  wire [3:3]NLW_cal_tmp_carry__14_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__15_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__15_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_3,cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_7,cal_tmp_carry_n_8,cal_tmp_carry_n_9,cal_tmp_carry_n_10}),
        .S({cal_tmp_carry_i_5_n_3,cal_tmp_carry_i_6_n_3,cal_tmp_carry_i_7_n_3,cal_tmp_carry_i_8_n_3}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_3),
        .CO({cal_tmp_carry__0_n_3,cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8,cal_tmp_carry__0_n_9,cal_tmp_carry__0_n_10}),
        .S({cal_tmp_carry__0_i_5_n_3,cal_tmp_carry__0_i_6_n_3,cal_tmp_carry__0_i_7_n_3,cal_tmp_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[6]),
        .I2(divisor0[7]),
        .O(cal_tmp_carry__0_i_5_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[5]),
        .I2(divisor0[6]),
        .O(cal_tmp_carry__0_i_6_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[4]),
        .I2(divisor0[5]),
        .O(cal_tmp_carry__0_i_7_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[3]),
        .I2(divisor0[4]),
        .O(cal_tmp_carry__0_i_8_n_3));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_3),
        .CO({cal_tmp_carry__1_n_3,cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[10:7]),
        .O({cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8,cal_tmp_carry__1_n_9,cal_tmp_carry__1_n_10}),
        .S({cal_tmp_carry__1_i_5_n_3,cal_tmp_carry__1_i_6_n_3,cal_tmp_carry__1_i_7_n_3,cal_tmp_carry__1_i_8_n_3}));
  CARRY4 cal_tmp_carry__10
       (.CI(cal_tmp_carry__9_n_3),
        .CO({cal_tmp_carry__10_n_3,cal_tmp_carry__10_n_4,cal_tmp_carry__10_n_5,cal_tmp_carry__10_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__10_n_7,cal_tmp_carry__10_n_8,cal_tmp_carry__10_n_9,cal_tmp_carry__10_n_10}),
        .S({cal_tmp_carry__10_i_1_n_3,cal_tmp_carry__10_i_2_n_3,cal_tmp_carry__10_i_3_n_3,cal_tmp_carry__10_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__10_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[46]),
        .O(cal_tmp_carry__10_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__10_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[45]),
        .O(cal_tmp_carry__10_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__10_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[44]),
        .O(cal_tmp_carry__10_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__10_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[43]),
        .O(cal_tmp_carry__10_i_4_n_3));
  CARRY4 cal_tmp_carry__11
       (.CI(cal_tmp_carry__10_n_3),
        .CO({cal_tmp_carry__11_n_3,cal_tmp_carry__11_n_4,cal_tmp_carry__11_n_5,cal_tmp_carry__11_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__11_n_7,cal_tmp_carry__11_n_8,cal_tmp_carry__11_n_9,cal_tmp_carry__11_n_10}),
        .S({cal_tmp_carry__11_i_1_n_3,cal_tmp_carry__11_i_2_n_3,cal_tmp_carry__11_i_3_n_3,cal_tmp_carry__11_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__11_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[50]),
        .O(cal_tmp_carry__11_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__11_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[49]),
        .O(cal_tmp_carry__11_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__11_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[48]),
        .O(cal_tmp_carry__11_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__11_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[47]),
        .O(cal_tmp_carry__11_i_4_n_3));
  CARRY4 cal_tmp_carry__12
       (.CI(cal_tmp_carry__11_n_3),
        .CO({cal_tmp_carry__12_n_3,cal_tmp_carry__12_n_4,cal_tmp_carry__12_n_5,cal_tmp_carry__12_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__12_n_7,cal_tmp_carry__12_n_8,cal_tmp_carry__12_n_9,cal_tmp_carry__12_n_10}),
        .S({cal_tmp_carry__12_i_1_n_3,cal_tmp_carry__12_i_2_n_3,cal_tmp_carry__12_i_3_n_3,cal_tmp_carry__12_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__12_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[54]),
        .O(cal_tmp_carry__12_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__12_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[53]),
        .O(cal_tmp_carry__12_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__12_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[52]),
        .O(cal_tmp_carry__12_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__12_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[51]),
        .O(cal_tmp_carry__12_i_4_n_3));
  CARRY4 cal_tmp_carry__13
       (.CI(cal_tmp_carry__12_n_3),
        .CO({cal_tmp_carry__13_n_3,cal_tmp_carry__13_n_4,cal_tmp_carry__13_n_5,cal_tmp_carry__13_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__13_n_7,cal_tmp_carry__13_n_8,cal_tmp_carry__13_n_9,cal_tmp_carry__13_n_10}),
        .S({cal_tmp_carry__13_i_1_n_3,cal_tmp_carry__13_i_2_n_3,cal_tmp_carry__13_i_3_n_3,cal_tmp_carry__13_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__13_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[58]),
        .O(cal_tmp_carry__13_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__13_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[57]),
        .O(cal_tmp_carry__13_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__13_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[56]),
        .O(cal_tmp_carry__13_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__13_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[55]),
        .O(cal_tmp_carry__13_i_4_n_3));
  CARRY4 cal_tmp_carry__14
       (.CI(cal_tmp_carry__13_n_3),
        .CO({p_2_out,cal_tmp_carry__14_n_4,cal_tmp_carry__14_n_5,cal_tmp_carry__14_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__14_O_UNCONNECTED[3],cal_tmp_carry__14_n_8,cal_tmp_carry__14_n_9,cal_tmp_carry__14_n_10}),
        .S({cal_tmp_carry__14_i_1_n_3,cal_tmp_carry__14_i_2_n_3,cal_tmp_carry__14_i_3_n_3,cal_tmp_carry__14_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__14_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[62]),
        .O(cal_tmp_carry__14_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__14_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[61]),
        .O(cal_tmp_carry__14_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__14_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[60]),
        .O(cal_tmp_carry__14_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__14_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[59]),
        .O(cal_tmp_carry__14_i_4_n_3));
  CARRY4 cal_tmp_carry__15
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__15_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__15_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[10]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_2
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[9]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_3
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_4
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[7]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_5
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[10]),
        .I2(divisor0[11]),
        .O(cal_tmp_carry__1_i_5_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_6
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[9]),
        .I2(divisor0[10]),
        .O(cal_tmp_carry__1_i_6_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_7
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[8]),
        .I2(divisor0[9]),
        .O(cal_tmp_carry__1_i_7_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_8
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[7]),
        .I2(divisor0[8]),
        .O(cal_tmp_carry__1_i_8_n_3));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_3),
        .CO({cal_tmp_carry__2_n_3,cal_tmp_carry__2_n_4,cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[14:11]),
        .O({cal_tmp_carry__2_n_7,cal_tmp_carry__2_n_8,cal_tmp_carry__2_n_9,cal_tmp_carry__2_n_10}),
        .S({cal_tmp_carry__2_i_5_n_3,cal_tmp_carry__2_i_6_n_3,cal_tmp_carry__2_i_7_n_3,cal_tmp_carry__2_i_8_n_3}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_1
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[14]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_2
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[13]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_3
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[12]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_4
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[11]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_5
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[14]),
        .I2(divisor0[15]),
        .O(cal_tmp_carry__2_i_5_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_6
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[13]),
        .I2(divisor0[14]),
        .O(cal_tmp_carry__2_i_6_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_7
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[12]),
        .I2(divisor0[13]),
        .O(cal_tmp_carry__2_i_7_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_8
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[11]),
        .I2(divisor0[12]),
        .O(cal_tmp_carry__2_i_8_n_3));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_3),
        .CO({cal_tmp_carry__3_n_3,cal_tmp_carry__3_n_4,cal_tmp_carry__3_n_5,cal_tmp_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__3_n_7,cal_tmp_carry__3_n_8,cal_tmp_carry__3_n_9,cal_tmp_carry__3_n_10}),
        .S({cal_tmp_carry__3_i_1_n_3,cal_tmp_carry__3_i_2_n_3,cal_tmp_carry__3_i_3_n_3,cal_tmp_carry__3_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[18]),
        .O(cal_tmp_carry__3_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[17]),
        .O(cal_tmp_carry__3_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[16]),
        .O(cal_tmp_carry__3_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[15]),
        .O(cal_tmp_carry__3_i_4_n_3));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_3),
        .CO({cal_tmp_carry__4_n_3,cal_tmp_carry__4_n_4,cal_tmp_carry__4_n_5,cal_tmp_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__4_n_7,cal_tmp_carry__4_n_8,cal_tmp_carry__4_n_9,cal_tmp_carry__4_n_10}),
        .S({cal_tmp_carry__4_i_1_n_3,cal_tmp_carry__4_i_2_n_3,cal_tmp_carry__4_i_3_n_3,cal_tmp_carry__4_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[22]),
        .O(cal_tmp_carry__4_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[21]),
        .O(cal_tmp_carry__4_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[20]),
        .O(cal_tmp_carry__4_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[19]),
        .O(cal_tmp_carry__4_i_4_n_3));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_3),
        .CO({cal_tmp_carry__5_n_3,cal_tmp_carry__5_n_4,cal_tmp_carry__5_n_5,cal_tmp_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__5_n_7,cal_tmp_carry__5_n_8,cal_tmp_carry__5_n_9,cal_tmp_carry__5_n_10}),
        .S({cal_tmp_carry__5_i_1_n_3,cal_tmp_carry__5_i_2_n_3,cal_tmp_carry__5_i_3_n_3,cal_tmp_carry__5_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[26]),
        .O(cal_tmp_carry__5_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[25]),
        .O(cal_tmp_carry__5_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[24]),
        .O(cal_tmp_carry__5_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[23]),
        .O(cal_tmp_carry__5_i_4_n_3));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_3),
        .CO({cal_tmp_carry__6_n_3,cal_tmp_carry__6_n_4,cal_tmp_carry__6_n_5,cal_tmp_carry__6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__6_n_7,cal_tmp_carry__6_n_8,cal_tmp_carry__6_n_9,cal_tmp_carry__6_n_10}),
        .S({cal_tmp_carry__6_i_1_n_3,cal_tmp_carry__6_i_2_n_3,cal_tmp_carry__6_i_3_n_3,cal_tmp_carry__6_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[30]),
        .O(cal_tmp_carry__6_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[29]),
        .O(cal_tmp_carry__6_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[28]),
        .O(cal_tmp_carry__6_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[27]),
        .O(cal_tmp_carry__6_i_4_n_3));
  CARRY4 cal_tmp_carry__7
       (.CI(cal_tmp_carry__6_n_3),
        .CO({cal_tmp_carry__7_n_3,cal_tmp_carry__7_n_4,cal_tmp_carry__7_n_5,cal_tmp_carry__7_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__7_n_7,cal_tmp_carry__7_n_8,cal_tmp_carry__7_n_9,cal_tmp_carry__7_n_10}),
        .S({cal_tmp_carry__7_i_1_n_3,cal_tmp_carry__7_i_2_n_3,cal_tmp_carry__7_i_3_n_3,cal_tmp_carry__7_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__7_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[34]),
        .O(cal_tmp_carry__7_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__7_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[33]),
        .O(cal_tmp_carry__7_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__7_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[32]),
        .O(cal_tmp_carry__7_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__7_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[31]),
        .O(cal_tmp_carry__7_i_4_n_3));
  CARRY4 cal_tmp_carry__8
       (.CI(cal_tmp_carry__7_n_3),
        .CO({cal_tmp_carry__8_n_3,cal_tmp_carry__8_n_4,cal_tmp_carry__8_n_5,cal_tmp_carry__8_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__8_n_7,cal_tmp_carry__8_n_8,cal_tmp_carry__8_n_9,cal_tmp_carry__8_n_10}),
        .S({cal_tmp_carry__8_i_1_n_3,cal_tmp_carry__8_i_2_n_3,cal_tmp_carry__8_i_3_n_3,cal_tmp_carry__8_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__8_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[38]),
        .O(cal_tmp_carry__8_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__8_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[37]),
        .O(cal_tmp_carry__8_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__8_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[36]),
        .O(cal_tmp_carry__8_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__8_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[35]),
        .O(cal_tmp_carry__8_i_4_n_3));
  CARRY4 cal_tmp_carry__9
       (.CI(cal_tmp_carry__8_n_3),
        .CO({cal_tmp_carry__9_n_3,cal_tmp_carry__9_n_4,cal_tmp_carry__9_n_5,cal_tmp_carry__9_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__9_n_7,cal_tmp_carry__9_n_8,cal_tmp_carry__9_n_9,cal_tmp_carry__9_n_10}),
        .S({cal_tmp_carry__9_i_1_n_3,cal_tmp_carry__9_i_2_n_3,cal_tmp_carry__9_i_3_n_3,cal_tmp_carry__9_i_4_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__9_i_1
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[42]),
        .O(cal_tmp_carry__9_i_1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__9_i_2
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[41]),
        .O(cal_tmp_carry__9_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__9_i_3
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[40]),
        .O(cal_tmp_carry__9_i_3_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__9_i_4
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[39]),
        .O(cal_tmp_carry__9_i_4_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4
       (.I0(dividend0[63]),
        .I1(dividend_tmp[63]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(p_1_in0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[2]),
        .I2(divisor0[3]),
        .O(cal_tmp_carry_i_5_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[1]),
        .I2(divisor0[2]),
        .O(cal_tmp_carry_i_6_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(remd_tmp[0]),
        .I2(divisor0[1]),
        .O(cal_tmp_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'hE41B)) 
    cal_tmp_carry_i_8
       (.I0(\r_stage_reg[0]_rep_n_3 ),
        .I1(dividend_tmp[63]),
        .I2(dividend0[63]),
        .I3(divisor0[0]),
        .O(cal_tmp_carry_i_8_n_3));
  FDRE \dividend0_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [0]),
        .Q(dividend0[32]),
        .R(1'b0));
  FDRE \dividend0_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [1]),
        .Q(dividend0[33]),
        .R(1'b0));
  FDRE \dividend0_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [2]),
        .Q(dividend0[34]),
        .R(1'b0));
  FDRE \dividend0_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [3]),
        .Q(dividend0[35]),
        .R(1'b0));
  FDRE \dividend0_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [4]),
        .Q(dividend0[36]),
        .R(1'b0));
  FDRE \dividend0_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [5]),
        .Q(dividend0[37]),
        .R(1'b0));
  FDRE \dividend0_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [6]),
        .Q(dividend0[38]),
        .R(1'b0));
  FDRE \dividend0_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [7]),
        .Q(dividend0[39]),
        .R(1'b0));
  FDRE \dividend0_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [8]),
        .Q(dividend0[40]),
        .R(1'b0));
  FDRE \dividend0_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [9]),
        .Q(dividend0[41]),
        .R(1'b0));
  FDRE \dividend0_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [10]),
        .Q(dividend0[42]),
        .R(1'b0));
  FDRE \dividend0_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [11]),
        .Q(dividend0[43]),
        .R(1'b0));
  FDRE \dividend0_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [12]),
        .Q(dividend0[44]),
        .R(1'b0));
  FDRE \dividend0_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [13]),
        .Q(dividend0[45]),
        .R(1'b0));
  FDRE \dividend0_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [14]),
        .Q(dividend0[46]),
        .R(1'b0));
  FDRE \dividend0_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [15]),
        .Q(dividend0[47]),
        .R(1'b0));
  FDRE \dividend0_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [16]),
        .Q(dividend0[48]),
        .R(1'b0));
  FDRE \dividend0_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [17]),
        .Q(dividend0[49]),
        .R(1'b0));
  FDRE \dividend0_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [18]),
        .Q(dividend0[50]),
        .R(1'b0));
  FDRE \dividend0_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [19]),
        .Q(dividend0[51]),
        .R(1'b0));
  FDRE \dividend0_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [20]),
        .Q(dividend0[52]),
        .R(1'b0));
  FDRE \dividend0_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [21]),
        .Q(dividend0[53]),
        .R(1'b0));
  FDRE \dividend0_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [22]),
        .Q(dividend0[54]),
        .R(1'b0));
  FDRE \dividend0_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [23]),
        .Q(dividend0[55]),
        .R(1'b0));
  FDRE \dividend0_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [24]),
        .Q(dividend0[56]),
        .R(1'b0));
  FDRE \dividend0_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [25]),
        .Q(dividend0[57]),
        .R(1'b0));
  FDRE \dividend0_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [26]),
        .Q(dividend0[58]),
        .R(1'b0));
  FDRE \dividend0_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [27]),
        .Q(dividend0[59]),
        .R(1'b0));
  FDRE \dividend0_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [28]),
        .Q(dividend0[60]),
        .R(1'b0));
  FDRE \dividend0_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [29]),
        .Q(dividend0[61]),
        .R(1'b0));
  FDRE \dividend0_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [30]),
        .Q(dividend0[62]),
        .R(1'b0));
  FDRE \dividend0_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[63]_0 [31]),
        .Q(dividend0[63]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[10]_i_1 
       (.I0(Q[9]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[11]_i_1 
       (.I0(Q[10]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[12]_i_1 
       (.I0(Q[11]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[13]_i_1 
       (.I0(Q[12]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[14]_i_1 
       (.I0(Q[13]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[15]_i_1 
       (.I0(Q[14]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[16]_i_1 
       (.I0(Q[15]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[17]_i_1 
       (.I0(Q[16]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[18]_i_1 
       (.I0(Q[17]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[19]_i_1 
       (.I0(Q[18]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[1]_i_1 
       (.I0(Q[0]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[20]_i_1 
       (.I0(Q[19]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[21]_i_1 
       (.I0(Q[20]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[22]_i_1 
       (.I0(Q[21]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[23]_i_1 
       (.I0(Q[22]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[24]_i_1 
       (.I0(Q[23]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[25]_i_1 
       (.I0(Q[24]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[26]_i_1 
       (.I0(Q[25]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[27]_i_1 
       (.I0(Q[26]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[28]_i_1 
       (.I0(Q[27]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[29]_i_1 
       (.I0(Q[28]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[2]_i_1 
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[30]_i_1 
       (.I0(Q[29]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[30]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[31]_i_1 
       (.I0(Q[30]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[32]_i_1 
       (.I0(Q[31]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[32]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[33]_i_1 
       (.I0(dividend0[32]),
        .I1(Q[32]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[33]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[34]_i_1 
       (.I0(dividend0[33]),
        .I1(Q[33]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[34]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[35]_i_1 
       (.I0(dividend0[34]),
        .I1(Q[34]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[35]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[36]_i_1 
       (.I0(dividend0[35]),
        .I1(Q[35]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[36]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[37]_i_1 
       (.I0(dividend0[36]),
        .I1(Q[36]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[37]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[38]_i_1 
       (.I0(dividend0[37]),
        .I1(Q[37]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[38]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[39]_i_1 
       (.I0(dividend0[38]),
        .I1(Q[38]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[39]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[3]_i_1 
       (.I0(Q[2]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[40]_i_1 
       (.I0(dividend0[39]),
        .I1(Q[39]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[40]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[41]_i_1 
       (.I0(dividend0[40]),
        .I1(Q[40]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[41]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[42]_i_1 
       (.I0(dividend0[41]),
        .I1(Q[41]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[42]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[43]_i_1 
       (.I0(dividend0[42]),
        .I1(Q[42]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[43]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[44]_i_1 
       (.I0(dividend0[43]),
        .I1(Q[43]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[44]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[45]_i_1 
       (.I0(dividend0[44]),
        .I1(Q[44]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[45]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[46]_i_1 
       (.I0(dividend0[45]),
        .I1(Q[45]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[46]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[47]_i_1 
       (.I0(dividend0[46]),
        .I1(Q[46]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[47]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[48]_i_1 
       (.I0(dividend0[47]),
        .I1(Q[47]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[48]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[49]_i_1 
       (.I0(dividend0[48]),
        .I1(dividend_tmp[48]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[49]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[4]_i_1 
       (.I0(Q[3]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[50]_i_1 
       (.I0(dividend0[49]),
        .I1(dividend_tmp[49]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[50]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[51]_i_1 
       (.I0(dividend0[50]),
        .I1(dividend_tmp[50]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[51]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[52]_i_1 
       (.I0(dividend0[51]),
        .I1(dividend_tmp[51]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[52]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[53]_i_1 
       (.I0(dividend0[52]),
        .I1(dividend_tmp[52]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[53]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[54]_i_1 
       (.I0(dividend0[53]),
        .I1(dividend_tmp[53]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[54]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[55]_i_1 
       (.I0(dividend0[54]),
        .I1(dividend_tmp[54]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[55]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[56]_i_1 
       (.I0(dividend0[55]),
        .I1(dividend_tmp[55]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[56]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[57]_i_1 
       (.I0(dividend0[56]),
        .I1(dividend_tmp[56]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[57]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[58]_i_1 
       (.I0(dividend0[57]),
        .I1(dividend_tmp[57]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[58]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[59]_i_1 
       (.I0(dividend0[58]),
        .I1(dividend_tmp[58]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[59]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[5]_i_1 
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[60]_i_1 
       (.I0(dividend0[59]),
        .I1(dividend_tmp[59]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[60]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[61]_i_1 
       (.I0(dividend0[60]),
        .I1(dividend_tmp[60]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[61]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[62]_i_1 
       (.I0(dividend0[61]),
        .I1(dividend_tmp[61]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[62]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[63]_i_1 
       (.I0(dividend0[62]),
        .I1(dividend_tmp[62]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .O(\dividend_tmp[63]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[6]_i_1 
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[7]_i_1 
       (.I0(Q[6]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[8]_i_1 
       (.I0(Q[7]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[9]_i_1 
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_3_[0] ),
        .O(\dividend_tmp[9]_i_1_n_3 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_3 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_3 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_3 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_3 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_3 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_3 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1_n_3 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1_n_3 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1_n_3 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1_n_3 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_3 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1_n_3 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1_n_3 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1_n_3 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1_n_3 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1_n_3 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_3 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1_n_3 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1_n_3 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1_n_3 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1_n_3 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_3 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1_n_3 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1_n_3 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[32]_i_1_n_3 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[33]_i_1_n_3 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[34]_i_1_n_3 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[35]_i_1_n_3 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[36]_i_1_n_3 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[37]_i_1_n_3 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[38]_i_1_n_3 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[39]_i_1_n_3 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_3 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[40]_i_1_n_3 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[41]_i_1_n_3 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[42]_i_1_n_3 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[43]_i_1_n_3 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[44]_i_1_n_3 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[45]_i_1_n_3 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[46]_i_1_n_3 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[47]_i_1_n_3 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[48]_i_1_n_3 ),
        .Q(dividend_tmp[48]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[49]_i_1_n_3 ),
        .Q(dividend_tmp[49]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_3 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[50]_i_1_n_3 ),
        .Q(dividend_tmp[50]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[51]_i_1_n_3 ),
        .Q(dividend_tmp[51]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[52]_i_1_n_3 ),
        .Q(dividend_tmp[52]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[53]_i_1_n_3 ),
        .Q(dividend_tmp[53]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[54]_i_1_n_3 ),
        .Q(dividend_tmp[54]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[55]_i_1_n_3 ),
        .Q(dividend_tmp[55]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[56]_i_1_n_3 ),
        .Q(dividend_tmp[56]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[57]_i_1_n_3 ),
        .Q(dividend_tmp[57]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[58]_i_1_n_3 ),
        .Q(dividend_tmp[58]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[59]_i_1_n_3 ),
        .Q(dividend_tmp[59]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_3 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[60]_i_1_n_3 ),
        .Q(dividend_tmp[60]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[61]_i_1_n_3 ),
        .Q(dividend_tmp[61]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[62]_i_1_n_3 ),
        .Q(dividend_tmp[62]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[63]_i_1_n_3 ),
        .Q(dividend_tmp[63]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_3 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_3 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_3 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_3 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[15]_0 [0]),
        .Q(divisor0[0]),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[15]_0 [10]),
        .Q(divisor0[10]),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[15]_0 [11]),
        .Q(divisor0[11]),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[15]_0 [12]),
        .Q(divisor0[12]),
        .R(1'b0));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[15]_0 [13]),
        .Q(divisor0[13]),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[15]_0 [14]),
        .Q(divisor0[14]),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[15]_0 [15]),
        .Q(divisor0[15]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[15]_0 [1]),
        .Q(divisor0[1]),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[15]_0 [2]),
        .Q(divisor0[2]),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[15]_0 [3]),
        .Q(divisor0[3]),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[15]_0 [4]),
        .Q(divisor0[4]),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[15]_0 [5]),
        .Q(divisor0[5]),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[15]_0 [6]),
        .Q(divisor0[6]),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[15]_0 [7]),
        .Q(divisor0[7]),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[15]_0 [8]),
        .Q(divisor0[8]),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[15]_0 [9]),
        .Q(divisor0[9]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "r_stage_reg[0]" *) 
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg_n_3_[0] ),
        .R(SR));
  (* ORIG_CELL_NAME = "r_stage_reg[0]" *) 
  FDRE \r_stage_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg[0]_rep_n_3 ),
        .R(SR));
  FDRE \r_stage_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[9] ),
        .Q(\r_stage_reg_n_3_[10] ),
        .R(SR));
  FDRE \r_stage_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[10] ),
        .Q(\r_stage_reg_n_3_[11] ),
        .R(SR));
  FDRE \r_stage_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[11] ),
        .Q(\r_stage_reg_n_3_[12] ),
        .R(SR));
  FDRE \r_stage_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[12] ),
        .Q(\r_stage_reg_n_3_[13] ),
        .R(SR));
  FDRE \r_stage_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[13] ),
        .Q(\r_stage_reg_n_3_[14] ),
        .R(SR));
  FDRE \r_stage_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[14] ),
        .Q(\r_stage_reg_n_3_[15] ),
        .R(SR));
  FDRE \r_stage_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[15] ),
        .Q(\r_stage_reg_n_3_[16] ),
        .R(SR));
  FDRE \r_stage_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[16] ),
        .Q(\r_stage_reg_n_3_[17] ),
        .R(SR));
  FDRE \r_stage_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[17] ),
        .Q(\r_stage_reg_n_3_[18] ),
        .R(SR));
  FDRE \r_stage_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[18] ),
        .Q(\r_stage_reg_n_3_[19] ),
        .R(SR));
  FDRE \r_stage_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[0] ),
        .Q(\r_stage_reg_n_3_[1] ),
        .R(SR));
  FDRE \r_stage_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[19] ),
        .Q(\r_stage_reg_n_3_[20] ),
        .R(SR));
  FDRE \r_stage_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[20] ),
        .Q(\r_stage_reg_n_3_[21] ),
        .R(SR));
  FDRE \r_stage_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[21] ),
        .Q(\r_stage_reg_n_3_[22] ),
        .R(SR));
  FDRE \r_stage_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[22] ),
        .Q(\r_stage_reg_n_3_[23] ),
        .R(SR));
  FDRE \r_stage_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[23] ),
        .Q(\r_stage_reg_n_3_[24] ),
        .R(SR));
  FDRE \r_stage_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[24] ),
        .Q(\r_stage_reg_n_3_[25] ),
        .R(SR));
  FDRE \r_stage_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[25] ),
        .Q(\r_stage_reg_n_3_[26] ),
        .R(SR));
  FDRE \r_stage_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[26] ),
        .Q(\r_stage_reg_n_3_[27] ),
        .R(SR));
  FDRE \r_stage_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[27] ),
        .Q(\r_stage_reg_n_3_[28] ),
        .R(SR));
  FDRE \r_stage_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[28] ),
        .Q(\r_stage_reg_n_3_[29] ),
        .R(SR));
  FDRE \r_stage_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[1] ),
        .Q(\r_stage_reg_n_3_[2] ),
        .R(SR));
  FDRE \r_stage_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[29] ),
        .Q(\r_stage_reg_n_3_[30] ),
        .R(SR));
  FDRE \r_stage_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[30] ),
        .Q(\r_stage_reg_n_3_[31] ),
        .R(SR));
  FDRE \r_stage_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[31] ),
        .Q(\r_stage_reg_n_3_[32] ),
        .R(SR));
  FDRE \r_stage_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[32] ),
        .Q(\r_stage_reg_n_3_[33] ),
        .R(SR));
  FDRE \r_stage_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[33] ),
        .Q(\r_stage_reg_n_3_[34] ),
        .R(SR));
  FDRE \r_stage_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[34] ),
        .Q(\r_stage_reg_n_3_[35] ),
        .R(SR));
  FDRE \r_stage_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[35] ),
        .Q(\r_stage_reg_n_3_[36] ),
        .R(SR));
  FDRE \r_stage_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[36] ),
        .Q(\r_stage_reg_n_3_[37] ),
        .R(SR));
  FDRE \r_stage_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[37] ),
        .Q(\r_stage_reg_n_3_[38] ),
        .R(SR));
  FDRE \r_stage_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[38] ),
        .Q(\r_stage_reg_n_3_[39] ),
        .R(SR));
  FDRE \r_stage_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[2] ),
        .Q(\r_stage_reg_n_3_[3] ),
        .R(SR));
  FDRE \r_stage_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[39] ),
        .Q(\r_stage_reg_n_3_[40] ),
        .R(SR));
  FDRE \r_stage_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[40] ),
        .Q(\r_stage_reg_n_3_[41] ),
        .R(SR));
  FDRE \r_stage_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[41] ),
        .Q(\r_stage_reg_n_3_[42] ),
        .R(SR));
  FDRE \r_stage_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[42] ),
        .Q(\r_stage_reg_n_3_[43] ),
        .R(SR));
  FDRE \r_stage_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[43] ),
        .Q(\r_stage_reg_n_3_[44] ),
        .R(SR));
  FDRE \r_stage_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[44] ),
        .Q(\r_stage_reg_n_3_[45] ),
        .R(SR));
  FDRE \r_stage_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[45] ),
        .Q(\r_stage_reg_n_3_[46] ),
        .R(SR));
  FDRE \r_stage_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[46] ),
        .Q(\r_stage_reg_n_3_[47] ),
        .R(SR));
  FDRE \r_stage_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[47] ),
        .Q(\r_stage_reg_n_3_[48] ),
        .R(SR));
  FDRE \r_stage_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[48] ),
        .Q(\r_stage_reg_n_3_[49] ),
        .R(SR));
  FDRE \r_stage_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[3] ),
        .Q(\r_stage_reg_n_3_[4] ),
        .R(SR));
  FDRE \r_stage_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[49] ),
        .Q(\r_stage_reg_n_3_[50] ),
        .R(SR));
  FDRE \r_stage_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[50] ),
        .Q(\r_stage_reg_n_3_[51] ),
        .R(SR));
  FDRE \r_stage_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[51] ),
        .Q(\r_stage_reg_n_3_[52] ),
        .R(SR));
  FDRE \r_stage_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[52] ),
        .Q(\r_stage_reg_n_3_[53] ),
        .R(SR));
  FDRE \r_stage_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[53] ),
        .Q(\r_stage_reg_n_3_[54] ),
        .R(SR));
  FDRE \r_stage_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[54] ),
        .Q(\r_stage_reg_n_3_[55] ),
        .R(SR));
  FDRE \r_stage_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[55] ),
        .Q(\r_stage_reg_n_3_[56] ),
        .R(SR));
  FDRE \r_stage_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[56] ),
        .Q(\r_stage_reg_n_3_[57] ),
        .R(SR));
  FDRE \r_stage_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[57] ),
        .Q(\r_stage_reg_n_3_[58] ),
        .R(SR));
  FDRE \r_stage_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[58] ),
        .Q(\r_stage_reg_n_3_[59] ),
        .R(SR));
  FDRE \r_stage_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[4] ),
        .Q(\r_stage_reg_n_3_[5] ),
        .R(SR));
  FDRE \r_stage_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[59] ),
        .Q(\r_stage_reg_n_3_[60] ),
        .R(SR));
  FDRE \r_stage_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[60] ),
        .Q(\r_stage_reg_n_3_[61] ),
        .R(SR));
  FDRE \r_stage_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[61] ),
        .Q(\r_stage_reg_n_3_[62] ),
        .R(SR));
  FDRE \r_stage_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[62] ),
        .Q(\r_stage_reg_n_3_[63] ),
        .R(SR));
  FDRE \r_stage_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[63] ),
        .Q(\r_stage_reg[64]_0 ),
        .R(SR));
  FDRE \r_stage_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[5] ),
        .Q(\r_stage_reg_n_3_[6] ),
        .R(SR));
  FDRE \r_stage_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[6] ),
        .Q(\r_stage_reg_n_3_[7] ),
        .R(SR));
  FDRE \r_stage_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[7] ),
        .Q(\r_stage_reg_n_3_[8] ),
        .R(SR));
  FDRE \r_stage_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_3_[8] ),
        .Q(\r_stage_reg_n_3_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(dividend0[63]),
        .I1(dividend_tmp[63]),
        .I2(\r_stage_reg[0]_rep_n_3 ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_10),
        .O(\remd_tmp[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_8),
        .O(\remd_tmp[10]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[11]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_10),
        .O(\remd_tmp[12]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_9),
        .O(\remd_tmp[13]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_8),
        .O(\remd_tmp[14]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[15]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_10),
        .O(\remd_tmp[16]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(remd_tmp[16]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_9),
        .O(\remd_tmp[17]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(remd_tmp[17]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_8),
        .O(\remd_tmp[18]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(remd_tmp[18]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_7),
        .O(\remd_tmp[19]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_9),
        .O(\remd_tmp[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(remd_tmp[19]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_10),
        .O(\remd_tmp[20]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(remd_tmp[20]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_9),
        .O(\remd_tmp[21]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(remd_tmp[21]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_8),
        .O(\remd_tmp[22]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(remd_tmp[22]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_7),
        .O(\remd_tmp[23]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(remd_tmp[23]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_10),
        .O(\remd_tmp[24]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1 
       (.I0(remd_tmp[24]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_9),
        .O(\remd_tmp[25]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1 
       (.I0(remd_tmp[25]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_8),
        .O(\remd_tmp[26]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1 
       (.I0(remd_tmp[26]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_7),
        .O(\remd_tmp[27]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1 
       (.I0(remd_tmp[27]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_10),
        .O(\remd_tmp[28]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1 
       (.I0(remd_tmp[28]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_9),
        .O(\remd_tmp[29]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_8),
        .O(\remd_tmp[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1 
       (.I0(remd_tmp[29]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_8),
        .O(\remd_tmp[30]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[31]_i_1 
       (.I0(remd_tmp[30]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_7),
        .O(\remd_tmp[31]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[32]_i_1 
       (.I0(remd_tmp[31]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__7_n_10),
        .O(\remd_tmp[32]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[33]_i_1 
       (.I0(remd_tmp[32]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__7_n_9),
        .O(\remd_tmp[33]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[34]_i_1 
       (.I0(remd_tmp[33]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__7_n_8),
        .O(\remd_tmp[34]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[35]_i_1 
       (.I0(remd_tmp[34]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__7_n_7),
        .O(\remd_tmp[35]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[36]_i_1 
       (.I0(remd_tmp[35]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__8_n_10),
        .O(\remd_tmp[36]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[37]_i_1 
       (.I0(remd_tmp[36]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__8_n_9),
        .O(\remd_tmp[37]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[38]_i_1 
       (.I0(remd_tmp[37]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__8_n_8),
        .O(\remd_tmp[38]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[39]_i_1 
       (.I0(remd_tmp[38]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__8_n_7),
        .O(\remd_tmp[39]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_7),
        .O(\remd_tmp[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[40]_i_1 
       (.I0(remd_tmp[39]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__9_n_10),
        .O(\remd_tmp[40]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[41]_i_1 
       (.I0(remd_tmp[40]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__9_n_9),
        .O(\remd_tmp[41]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[42]_i_1 
       (.I0(remd_tmp[41]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__9_n_8),
        .O(\remd_tmp[42]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[43]_i_1 
       (.I0(remd_tmp[42]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__9_n_7),
        .O(\remd_tmp[43]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[44]_i_1 
       (.I0(remd_tmp[43]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__10_n_10),
        .O(\remd_tmp[44]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[45]_i_1 
       (.I0(remd_tmp[44]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__10_n_9),
        .O(\remd_tmp[45]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[46]_i_1 
       (.I0(remd_tmp[45]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__10_n_8),
        .O(\remd_tmp[46]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[47]_i_1 
       (.I0(remd_tmp[46]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__10_n_7),
        .O(\remd_tmp[47]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[48]_i_1 
       (.I0(remd_tmp[47]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__11_n_10),
        .O(\remd_tmp[48]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[49]_i_1 
       (.I0(remd_tmp[48]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__11_n_9),
        .O(\remd_tmp[49]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_10),
        .O(\remd_tmp[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[50]_i_1 
       (.I0(remd_tmp[49]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__11_n_8),
        .O(\remd_tmp[50]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[51]_i_1 
       (.I0(remd_tmp[50]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__11_n_7),
        .O(\remd_tmp[51]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[52]_i_1 
       (.I0(remd_tmp[51]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__12_n_10),
        .O(\remd_tmp[52]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[53]_i_1 
       (.I0(remd_tmp[52]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__12_n_9),
        .O(\remd_tmp[53]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[54]_i_1 
       (.I0(remd_tmp[53]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__12_n_8),
        .O(\remd_tmp[54]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[55]_i_1 
       (.I0(remd_tmp[54]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__12_n_7),
        .O(\remd_tmp[55]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[56]_i_1 
       (.I0(remd_tmp[55]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__13_n_10),
        .O(\remd_tmp[56]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[57]_i_1 
       (.I0(remd_tmp[56]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__13_n_9),
        .O(\remd_tmp[57]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[58]_i_1 
       (.I0(remd_tmp[57]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__13_n_8),
        .O(\remd_tmp[58]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[59]_i_1 
       (.I0(remd_tmp[58]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__13_n_7),
        .O(\remd_tmp[59]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_9),
        .O(\remd_tmp[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[60]_i_1 
       (.I0(remd_tmp[59]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__14_n_10),
        .O(\remd_tmp[60]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[61]_i_1 
       (.I0(remd_tmp[60]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__14_n_9),
        .O(\remd_tmp[61]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[62]_i_1 
       (.I0(remd_tmp[61]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__14_n_8),
        .O(\remd_tmp[62]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_8),
        .O(\remd_tmp[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[7]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_10),
        .O(\remd_tmp[8]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg[0]_rep_n_3 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_9),
        .O(\remd_tmp[9]_i_1_n_3 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_3 ),
        .Q(remd_tmp[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_3 ),
        .Q(remd_tmp[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_3 ),
        .Q(remd_tmp[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_3 ),
        .Q(remd_tmp[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_3 ),
        .Q(remd_tmp[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_3 ),
        .Q(remd_tmp[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_3 ),
        .Q(remd_tmp[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_3 ),
        .Q(remd_tmp[16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_3 ),
        .Q(remd_tmp[17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_3 ),
        .Q(remd_tmp[18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_3 ),
        .Q(remd_tmp[19]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_3 ),
        .Q(remd_tmp[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_3 ),
        .Q(remd_tmp[20]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_3 ),
        .Q(remd_tmp[21]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_3 ),
        .Q(remd_tmp[22]),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_3 ),
        .Q(remd_tmp[23]),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_3 ),
        .Q(remd_tmp[24]),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1_n_3 ),
        .Q(remd_tmp[25]),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1_n_3 ),
        .Q(remd_tmp[26]),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1_n_3 ),
        .Q(remd_tmp[27]),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1_n_3 ),
        .Q(remd_tmp[28]),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1_n_3 ),
        .Q(remd_tmp[29]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_3 ),
        .Q(remd_tmp[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1_n_3 ),
        .Q(remd_tmp[30]),
        .R(1'b0));
  FDRE \remd_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[31]_i_1_n_3 ),
        .Q(remd_tmp[31]),
        .R(1'b0));
  FDRE \remd_tmp_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[32]_i_1_n_3 ),
        .Q(remd_tmp[32]),
        .R(1'b0));
  FDRE \remd_tmp_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[33]_i_1_n_3 ),
        .Q(remd_tmp[33]),
        .R(1'b0));
  FDRE \remd_tmp_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[34]_i_1_n_3 ),
        .Q(remd_tmp[34]),
        .R(1'b0));
  FDRE \remd_tmp_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[35]_i_1_n_3 ),
        .Q(remd_tmp[35]),
        .R(1'b0));
  FDRE \remd_tmp_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[36]_i_1_n_3 ),
        .Q(remd_tmp[36]),
        .R(1'b0));
  FDRE \remd_tmp_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[37]_i_1_n_3 ),
        .Q(remd_tmp[37]),
        .R(1'b0));
  FDRE \remd_tmp_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[38]_i_1_n_3 ),
        .Q(remd_tmp[38]),
        .R(1'b0));
  FDRE \remd_tmp_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[39]_i_1_n_3 ),
        .Q(remd_tmp[39]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_3 ),
        .Q(remd_tmp[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[40]_i_1_n_3 ),
        .Q(remd_tmp[40]),
        .R(1'b0));
  FDRE \remd_tmp_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[41]_i_1_n_3 ),
        .Q(remd_tmp[41]),
        .R(1'b0));
  FDRE \remd_tmp_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[42]_i_1_n_3 ),
        .Q(remd_tmp[42]),
        .R(1'b0));
  FDRE \remd_tmp_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[43]_i_1_n_3 ),
        .Q(remd_tmp[43]),
        .R(1'b0));
  FDRE \remd_tmp_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[44]_i_1_n_3 ),
        .Q(remd_tmp[44]),
        .R(1'b0));
  FDRE \remd_tmp_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[45]_i_1_n_3 ),
        .Q(remd_tmp[45]),
        .R(1'b0));
  FDRE \remd_tmp_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[46]_i_1_n_3 ),
        .Q(remd_tmp[46]),
        .R(1'b0));
  FDRE \remd_tmp_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[47]_i_1_n_3 ),
        .Q(remd_tmp[47]),
        .R(1'b0));
  FDRE \remd_tmp_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[48]_i_1_n_3 ),
        .Q(remd_tmp[48]),
        .R(1'b0));
  FDRE \remd_tmp_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[49]_i_1_n_3 ),
        .Q(remd_tmp[49]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_3 ),
        .Q(remd_tmp[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[50]_i_1_n_3 ),
        .Q(remd_tmp[50]),
        .R(1'b0));
  FDRE \remd_tmp_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[51]_i_1_n_3 ),
        .Q(remd_tmp[51]),
        .R(1'b0));
  FDRE \remd_tmp_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[52]_i_1_n_3 ),
        .Q(remd_tmp[52]),
        .R(1'b0));
  FDRE \remd_tmp_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[53]_i_1_n_3 ),
        .Q(remd_tmp[53]),
        .R(1'b0));
  FDRE \remd_tmp_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[54]_i_1_n_3 ),
        .Q(remd_tmp[54]),
        .R(1'b0));
  FDRE \remd_tmp_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[55]_i_1_n_3 ),
        .Q(remd_tmp[55]),
        .R(1'b0));
  FDRE \remd_tmp_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[56]_i_1_n_3 ),
        .Q(remd_tmp[56]),
        .R(1'b0));
  FDRE \remd_tmp_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[57]_i_1_n_3 ),
        .Q(remd_tmp[57]),
        .R(1'b0));
  FDRE \remd_tmp_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[58]_i_1_n_3 ),
        .Q(remd_tmp[58]),
        .R(1'b0));
  FDRE \remd_tmp_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[59]_i_1_n_3 ),
        .Q(remd_tmp[59]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_3 ),
        .Q(remd_tmp[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[60]_i_1_n_3 ),
        .Q(remd_tmp[60]),
        .R(1'b0));
  FDRE \remd_tmp_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[61]_i_1_n_3 ),
        .Q(remd_tmp[61]),
        .R(1'b0));
  FDRE \remd_tmp_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[62]_i_1_n_3 ),
        .Q(remd_tmp[62]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_3 ),
        .Q(remd_tmp[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_3 ),
        .Q(remd_tmp[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_3 ),
        .Q(remd_tmp[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_3 ),
        .Q(remd_tmp[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_xfMat2axiStrm_32_0_32_32_1_1
   (\icmp_ln414_1_reg_864_reg[0] ,
    \trunc_ln414_2_reg_872_reg[3] ,
    Q,
    \ap_CS_fsm_reg[1] ,
    B_V_data_1_sel_wr_reg,
    B_V_data_1_sel_wr01_out,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    internal_empty_n_reg,
    ap_rst_n_0,
    ap_rst_n_1,
    \ap_CS_fsm_reg[1]_0 ,
    \SRL_SIG_reg[0][31] ,
    ap_clk,
    ap_rst_n_inv,
    shiftReg_addr,
    \shl_ln414_2_reg_938_reg[31] ,
    \shl_ln414_2_reg_938_reg[31]_0 ,
    D,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0,
    xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read,
    B_V_data_1_sel_wr,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    out_mat_data_empty_n,
    ap_rst_n,
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done,
    out_mat_cols_c12_empty_n,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    out_mat_rows_c11_empty_n,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
    \ap_return_preg_reg[31] ,
    img_out_TREADY_int_regslice,
    \lshr_ln674_1_reg_955_reg[0] ,
    \lshr_ln674_1_reg_955_reg[7] ,
    \lshr_ln674_1_reg_955_reg[6] ,
    \lshr_ln674_1_reg_955_reg[5] ,
    \lshr_ln674_1_reg_955_reg[4] ,
    \lshr_ln674_1_reg_955_reg[3] ,
    \lshr_ln674_1_reg_955_reg[2] ,
    \lshr_ln674_1_reg_955_reg[1] ,
    \shl_ln414_2_reg_938_reg[23] ,
    \shl_ln414_2_reg_938_reg[15] ,
    \SRL_SIG_reg[0][31]_0 );
  output \icmp_ln414_1_reg_864_reg[0] ;
  output \trunc_ln414_2_reg_872_reg[3] ;
  output [0:0]Q;
  output \ap_CS_fsm_reg[1] ;
  output B_V_data_1_sel_wr_reg;
  output B_V_data_1_sel_wr01_out;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output internal_empty_n_reg;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output [31:0]\SRL_SIG_reg[0][31] ;
  input ap_clk;
  input ap_rst_n_inv;
  input shiftReg_addr;
  input [1:0]\shl_ln414_2_reg_938_reg[31] ;
  input [1:0]\shl_ln414_2_reg_938_reg[31]_0 ;
  input [7:0]D;
  input grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg;
  input [1:0]grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg;
  input grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0;
  input xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;
  input B_V_data_1_sel_wr;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input out_mat_data_empty_n;
  input ap_rst_n;
  input ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done;
  input out_mat_cols_c12_empty_n;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  input out_mat_rows_c11_empty_n;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  input [31:0]\ap_return_preg_reg[31] ;
  input img_out_TREADY_int_regslice;
  input [0:0]\lshr_ln674_1_reg_955_reg[0] ;
  input \lshr_ln674_1_reg_955_reg[7] ;
  input \lshr_ln674_1_reg_955_reg[6] ;
  input \lshr_ln674_1_reg_955_reg[5] ;
  input \lshr_ln674_1_reg_955_reg[4] ;
  input \lshr_ln674_1_reg_955_reg[3] ;
  input \lshr_ln674_1_reg_955_reg[2] ;
  input \lshr_ln674_1_reg_955_reg[1] ;
  input \shl_ln414_2_reg_938_reg[23] ;
  input \shl_ln414_2_reg_938_reg[15] ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;

  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire B_V_data_1_sel_wr_reg;
  wire [7:0]D;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_2;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire [31:0]ap_return_preg;
  wire [31:0]\ap_return_preg_reg[31] ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done;
  wire [28:0]cols_cast_loc_c_dout;
  wire cols_cast_loc_c_empty_n;
  wire cols_cast_loc_c_full_n;
  wire cols_loc_channel_U_n_10;
  wire cols_loc_channel_U_n_100;
  wire cols_loc_channel_U_n_101;
  wire cols_loc_channel_U_n_102;
  wire cols_loc_channel_U_n_103;
  wire cols_loc_channel_U_n_104;
  wire cols_loc_channel_U_n_105;
  wire cols_loc_channel_U_n_106;
  wire cols_loc_channel_U_n_107;
  wire cols_loc_channel_U_n_108;
  wire cols_loc_channel_U_n_109;
  wire cols_loc_channel_U_n_11;
  wire cols_loc_channel_U_n_110;
  wire cols_loc_channel_U_n_111;
  wire cols_loc_channel_U_n_112;
  wire cols_loc_channel_U_n_113;
  wire cols_loc_channel_U_n_114;
  wire cols_loc_channel_U_n_115;
  wire cols_loc_channel_U_n_116;
  wire cols_loc_channel_U_n_117;
  wire cols_loc_channel_U_n_118;
  wire cols_loc_channel_U_n_119;
  wire cols_loc_channel_U_n_12;
  wire cols_loc_channel_U_n_120;
  wire cols_loc_channel_U_n_121;
  wire cols_loc_channel_U_n_122;
  wire cols_loc_channel_U_n_123;
  wire cols_loc_channel_U_n_124;
  wire cols_loc_channel_U_n_125;
  wire cols_loc_channel_U_n_126;
  wire cols_loc_channel_U_n_127;
  wire cols_loc_channel_U_n_13;
  wire cols_loc_channel_U_n_14;
  wire cols_loc_channel_U_n_15;
  wire cols_loc_channel_U_n_16;
  wire cols_loc_channel_U_n_17;
  wire cols_loc_channel_U_n_18;
  wire cols_loc_channel_U_n_19;
  wire cols_loc_channel_U_n_20;
  wire cols_loc_channel_U_n_21;
  wire cols_loc_channel_U_n_22;
  wire cols_loc_channel_U_n_23;
  wire cols_loc_channel_U_n_24;
  wire cols_loc_channel_U_n_25;
  wire cols_loc_channel_U_n_26;
  wire cols_loc_channel_U_n_27;
  wire cols_loc_channel_U_n_28;
  wire cols_loc_channel_U_n_29;
  wire cols_loc_channel_U_n_30;
  wire cols_loc_channel_U_n_31;
  wire cols_loc_channel_U_n_32;
  wire cols_loc_channel_U_n_33;
  wire cols_loc_channel_U_n_34;
  wire cols_loc_channel_U_n_4;
  wire cols_loc_channel_U_n_5;
  wire cols_loc_channel_U_n_6;
  wire cols_loc_channel_U_n_67;
  wire cols_loc_channel_U_n_68;
  wire cols_loc_channel_U_n_69;
  wire cols_loc_channel_U_n_7;
  wire cols_loc_channel_U_n_70;
  wire cols_loc_channel_U_n_71;
  wire cols_loc_channel_U_n_72;
  wire cols_loc_channel_U_n_73;
  wire cols_loc_channel_U_n_74;
  wire cols_loc_channel_U_n_75;
  wire cols_loc_channel_U_n_76;
  wire cols_loc_channel_U_n_77;
  wire cols_loc_channel_U_n_78;
  wire cols_loc_channel_U_n_79;
  wire cols_loc_channel_U_n_8;
  wire cols_loc_channel_U_n_80;
  wire cols_loc_channel_U_n_81;
  wire cols_loc_channel_U_n_82;
  wire cols_loc_channel_U_n_83;
  wire cols_loc_channel_U_n_84;
  wire cols_loc_channel_U_n_85;
  wire cols_loc_channel_U_n_86;
  wire cols_loc_channel_U_n_87;
  wire cols_loc_channel_U_n_88;
  wire cols_loc_channel_U_n_89;
  wire cols_loc_channel_U_n_9;
  wire cols_loc_channel_U_n_90;
  wire cols_loc_channel_U_n_91;
  wire cols_loc_channel_U_n_92;
  wire cols_loc_channel_U_n_93;
  wire cols_loc_channel_U_n_94;
  wire cols_loc_channel_U_n_95;
  wire cols_loc_channel_U_n_96;
  wire cols_loc_channel_U_n_97;
  wire cols_loc_channel_U_n_98;
  wire cols_loc_channel_U_n_99;
  wire [31:0]cols_loc_channel_dout;
  wire [28:0]cols_reg_773;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg;
  wire [1:0]grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0;
  wire hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_ready;
  wire hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start;
  wire hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_11;
  wire hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_12;
  wire \icmp_ln414_1_reg_864_reg[0] ;
  wire img_out_TREADY_int_regslice;
  wire internal_empty_n4_out;
  wire internal_empty_n_reg;
  wire [0:0]\lshr_ln674_1_reg_955_reg[0] ;
  wire \lshr_ln674_1_reg_955_reg[1] ;
  wire \lshr_ln674_1_reg_955_reg[2] ;
  wire \lshr_ln674_1_reg_955_reg[3] ;
  wire \lshr_ln674_1_reg_955_reg[4] ;
  wire \lshr_ln674_1_reg_955_reg[5] ;
  wire \lshr_ln674_1_reg_955_reg[6] ;
  wire \lshr_ln674_1_reg_955_reg[7] ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire out_mat_cols_c12_empty_n;
  wire out_mat_data_empty_n;
  wire out_mat_rows_c11_empty_n;
  wire [28:0]rows_cast_loc_c_dout;
  wire rows_cast_loc_c_empty_n;
  wire rows_cast_loc_c_full_n;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire \shl_ln414_2_reg_938_reg[15] ;
  wire \shl_ln414_2_reg_938_reg[23] ;
  wire [1:0]\shl_ln414_2_reg_938_reg[31] ;
  wire [1:0]\shl_ln414_2_reg_938_reg[31]_0 ;
  wire [31:0]srcMat_1_c_dout;
  wire srcMat_1_c_empty_n;
  wire srcMat_1_c_full_n;
  wire srcMat_2_c_U_n_5;
  wire srcMat_2_c_U_n_6;
  wire [28:0]srcMat_2_c_dout;
  wire srcMat_2_c_empty_n;
  wire srcMat_2_c_full_n;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_11;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_12;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_13;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_14;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_15;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_16;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_17;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_18;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_19;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_20;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_21;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_22;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_23;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_24;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_25;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_26;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_27;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_28;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_29;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_30;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_31;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_32;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_33;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_34;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_35;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_36;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_37;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_38;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_39;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_40;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_41;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_42;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_43;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_8;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_9;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n;
  wire start_once_reg;
  wire strm_U_n_5;
  wire strm_empty_n;
  wire strm_full_n;
  wire \trunc_ln414_2_reg_872_reg[3] ;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  wire xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_n_39;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_n_41;
  wire [31:0]xfMat2hlsStrm_32_0_32_32_1_1024_U0_strm_din;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d3_S_x cols_cast_loc_c_U
       (.E(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_cast_loc_c_empty_n(cols_cast_loc_c_empty_n),
        .cols_cast_loc_c_full_n(cols_cast_loc_c_full_n),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_12),
        .\mOutPtr_reg[1]_0 (start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_11),
        .out(cols_cast_loc_c_dout),
        .p_reg__0(\ap_return_preg_reg[31] [28:0]),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x cols_loc_channel_U
       (.D(cols_loc_channel_U_n_34),
        .DI({cols_loc_channel_U_n_98,cols_loc_channel_U_n_99,cols_loc_channel_U_n_100,cols_loc_channel_U_n_101}),
        .Q(cols_reg_773),
        .S({cols_loc_channel_U_n_4,cols_loc_channel_U_n_5,cols_loc_channel_U_n_6,cols_loc_channel_U_n_7}),
        .\SRL_SIG_reg[0][12] ({cols_loc_channel_U_n_106,cols_loc_channel_U_n_107,cols_loc_channel_U_n_108,cols_loc_channel_U_n_109}),
        .\SRL_SIG_reg[0][16] ({cols_loc_channel_U_n_110,cols_loc_channel_U_n_111,cols_loc_channel_U_n_112,cols_loc_channel_U_n_113}),
        .\SRL_SIG_reg[0][20] ({cols_loc_channel_U_n_114,cols_loc_channel_U_n_115,cols_loc_channel_U_n_116,cols_loc_channel_U_n_117}),
        .\SRL_SIG_reg[0][24] ({cols_loc_channel_U_n_118,cols_loc_channel_U_n_119,cols_loc_channel_U_n_120,cols_loc_channel_U_n_121}),
        .\SRL_SIG_reg[0][28] ({cols_loc_channel_U_n_122,cols_loc_channel_U_n_123,cols_loc_channel_U_n_124,cols_loc_channel_U_n_125}),
        .\SRL_SIG_reg[0][30] ({cols_loc_channel_U_n_126,cols_loc_channel_U_n_127}),
        .\SRL_SIG_reg[0][31] ({start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_12,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_13,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_14,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_15,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_16,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_17,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_18,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_19,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_20,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_21,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_22,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_23,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_24,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_25,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_26,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_27,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_28,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_29,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_30,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_31,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_32,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_33,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_34,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_35,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_36,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_37,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_38,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_39,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_40,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_41,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_42,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_43}),
        .\SRL_SIG_reg[0][8] ({cols_loc_channel_U_n_102,cols_loc_channel_U_n_103,cols_loc_channel_U_n_104,cols_loc_channel_U_n_105}),
        .\SRL_SIG_reg[1][12] ({cols_loc_channel_U_n_75,cols_loc_channel_U_n_76,cols_loc_channel_U_n_77,cols_loc_channel_U_n_78}),
        .\SRL_SIG_reg[1][16] ({cols_loc_channel_U_n_79,cols_loc_channel_U_n_80,cols_loc_channel_U_n_81,cols_loc_channel_U_n_82}),
        .\SRL_SIG_reg[1][20] ({cols_loc_channel_U_n_83,cols_loc_channel_U_n_84,cols_loc_channel_U_n_85,cols_loc_channel_U_n_86}),
        .\SRL_SIG_reg[1][24] ({cols_loc_channel_U_n_87,cols_loc_channel_U_n_88,cols_loc_channel_U_n_89,cols_loc_channel_U_n_90}),
        .\SRL_SIG_reg[1][28] ({cols_loc_channel_U_n_91,cols_loc_channel_U_n_92,cols_loc_channel_U_n_93,cols_loc_channel_U_n_94}),
        .\SRL_SIG_reg[1][31] ({cols_loc_channel_U_n_95,cols_loc_channel_U_n_96,cols_loc_channel_U_n_97}),
        .\SRL_SIG_reg[1][4] ({cols_loc_channel_U_n_67,cols_loc_channel_U_n_68,cols_loc_channel_U_n_69,cols_loc_channel_U_n_70}),
        .\SRL_SIG_reg[1][8] ({cols_loc_channel_U_n_71,cols_loc_channel_U_n_72,cols_loc_channel_U_n_73,cols_loc_channel_U_n_74}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_loc_channel_dout(cols_loc_channel_dout),
        .\cols_reg_773_reg[11] ({cols_loc_channel_U_n_12,cols_loc_channel_U_n_13,cols_loc_channel_U_n_14,cols_loc_channel_U_n_15}),
        .\cols_reg_773_reg[15] ({cols_loc_channel_U_n_16,cols_loc_channel_U_n_17,cols_loc_channel_U_n_18,cols_loc_channel_U_n_19}),
        .\cols_reg_773_reg[19] ({cols_loc_channel_U_n_20,cols_loc_channel_U_n_21,cols_loc_channel_U_n_22,cols_loc_channel_U_n_23}),
        .\cols_reg_773_reg[23] ({cols_loc_channel_U_n_24,cols_loc_channel_U_n_25,cols_loc_channel_U_n_26,cols_loc_channel_U_n_27}),
        .\cols_reg_773_reg[27] ({cols_loc_channel_U_n_28,cols_loc_channel_U_n_29,cols_loc_channel_U_n_30,cols_loc_channel_U_n_31}),
        .\cols_reg_773_reg[28] (cols_loc_channel_U_n_32),
        .\cols_reg_773_reg[7] ({cols_loc_channel_U_n_8,cols_loc_channel_U_n_9,cols_loc_channel_U_n_10,cols_loc_channel_U_n_11}),
        .internal_full_n_reg_0(cols_loc_channel_U_n_33),
        .\mOutPtr_reg[1]_0 (xfMat2hlsStrm_32_0_32_32_1_1024_U0_n_41),
        .shiftReg_ce(shiftReg_ce),
        .xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_hlsStrm2axiStrm_32_32_32_1_1_8_256_s hlsStrm2axiStrm_32_32_32_1_1_8_256_U0
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg(B_V_data_1_sel_wr_reg),
        .Q({hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_ready,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2]_0 (grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_12),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done),
        .ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_11),
        .ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg_0(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0),
        .cols_cast_loc_c_empty_n(cols_cast_loc_c_empty_n),
        .hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .\icmp_ln479_reg_244_reg[0]_0 (B_V_data_1_sel_wr01_out),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .out(rows_cast_loc_c_dout),
        .out_mat_cols_c12_empty_n(out_mat_cols_c12_empty_n),
        .out_mat_rows_c11_empty_n(out_mat_rows_c11_empty_n),
        .p_reg__0(cols_cast_loc_c_dout),
        .rows_cast_loc_c_empty_n(rows_cast_loc_c_empty_n),
        .shiftReg_ce(shiftReg_ce),
        .strm_empty_n(strm_empty_n),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_done(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d3_S_x_7 rows_cast_loc_c_U
       (.E(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_12),
        .\mOutPtr_reg[1]_0 (start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_11),
        .out(rows_cast_loc_c_dout),
        .p_reg(\SRL_SIG_reg[0][31]_0 [28:0]),
        .rows_cast_loc_c_empty_n(rows_cast_loc_c_empty_n),
        .rows_cast_loc_c_full_n(rows_cast_loc_c_full_n),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x_8 srcMat_1_c_U
       (.E(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_8),
        .Q(ap_CS_fsm_state1_2),
        .\SRL_SIG_reg[0][31] (\SRL_SIG_reg[0][31]_0 ),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[1]_0 (srcMat_2_c_U_n_6),
        .shiftReg_ce(shiftReg_ce),
        .srcMat_1_c_dout(srcMat_1_c_dout),
        .srcMat_1_c_empty_n(srcMat_1_c_empty_n),
        .srcMat_1_c_full_n(srcMat_1_c_full_n),
        .srcMat_2_c_empty_n(srcMat_2_c_empty_n),
        .xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w29_d2_S_x srcMat_2_c_U
       (.D(ap_NS_fsm),
        .E(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_8),
        .Q(ap_CS_fsm_state1_2),
        .\SRL_SIG_reg[0][28] (srcMat_2_c_dout),
        .\SRL_SIG_reg[0][28]_0 (\ap_return_preg_reg[31] [28:0]),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_cast_loc_c_full_n(cols_cast_loc_c_full_n),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg(srcMat_2_c_U_n_5),
        .internal_empty_n_reg_0(srcMat_2_c_U_n_6),
        .rows_cast_loc_c_full_n(rows_cast_loc_c_full_n),
        .shiftReg_ce(shiftReg_ce),
        .srcMat_1_c_empty_n(srcMat_1_c_empty_n),
        .srcMat_1_c_full_n(srcMat_1_c_full_n),
        .srcMat_2_c_empty_n(srcMat_2_c_empty_n),
        .srcMat_2_c_full_n(srcMat_2_c_full_n),
        .start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0 start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U
       (.E(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_8),
        .Q(ap_CS_fsm_state1_2),
        .\SRL_SIG_reg[0][31] (\ap_return_preg_reg[31] ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_0(ap_done_reg_0),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_11),
        .cols_cast_loc_c_empty_n(cols_cast_loc_c_empty_n),
        .cols_cast_loc_c_full_n(cols_cast_loc_c_full_n),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg[1]),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0),
        .hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg_0(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_9),
        .internal_empty_n_reg_1(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_11),
        .\mOutPtr_reg[2]_0 ({hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_ready,ap_CS_fsm_state1}),
        .rows_cast_loc_c_empty_n(rows_cast_loc_c_empty_n),
        .rows_cast_loc_c_full_n(rows_cast_loc_c_full_n),
        .shiftReg_ce(shiftReg_ce),
        .srcMat_1_c_empty_n(srcMat_1_c_empty_n),
        .srcMat_1_c_full_n(srcMat_1_c_full_n),
        .srcMat_2_c_empty_n(srcMat_2_c_empty_n),
        .srcMat_2_c_full_n(srcMat_2_c_full_n),
        .\srcMat_cols_read_reg_77_reg[31] ({start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_12,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_13,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_14,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_15,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_16,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_17,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_18,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_19,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_20,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_21,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_22,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_23,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_24,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_25,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_26,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_27,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_28,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_29,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_30,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_31,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_32,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_33,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_34,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_35,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_36,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_37,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_38,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_39,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_40,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_41,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_42,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_43}),
        .start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read),
        .xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_fifo_w32_d2_S_x_9 strm_U
       (.D(xfMat2hlsStrm_32_0_32_32_1_1024_U0_strm_din),
        .\SRL_SIG_reg[0][31] (\SRL_SIG_reg[0][31] ),
        .\ap_CS_fsm_reg[5] (xfMat2hlsStrm_32_0_32_32_1_1024_U0_n_39),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(B_V_data_1_sel_wr01_out),
        .internal_full_n_reg_0(strm_U_n_5),
        .shiftReg_ce(shiftReg_ce_1),
        .strm_empty_n(strm_empty_n),
        .strm_full_n(strm_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_xfMat2axiStrm_32_0_32_32_1_Block_split3_proc xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_done_reg_reg_0(cols_loc_channel_U_n_33),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[31]_0 (\ap_return_preg_reg[31] ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(srcMat_2_c_U_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_xfMat2hlsStrm_32_0_32_32_1_1024_s xfMat2hlsStrm_32_0_32_32_1_1024_U0
       (.D(D),
        .DI({cols_loc_channel_U_n_98,cols_loc_channel_U_n_99,cols_loc_channel_U_n_100,cols_loc_channel_U_n_101}),
        .Q(ap_CS_fsm_state1_2),
        .S({cols_loc_channel_U_n_4,cols_loc_channel_U_n_5,cols_loc_channel_U_n_6,cols_loc_channel_U_n_7}),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm),
        .\ap_CS_fsm_reg[5]_0 (strm_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_loc_channel_dout(cols_loc_channel_dout),
        .\cols_reg_773_reg[28]_0 (cols_reg_773),
        .\cols_reg_773_reg[28]_1 (srcMat_2_c_dout),
        .\icmp_ln390_reg_815_reg[0]_0 (xfMat2hlsStrm_32_0_32_32_1_1024_U0_n_39),
        .\icmp_ln414_1_reg_864_reg[0]_0 (\icmp_ln414_1_reg_864_reg[0] ),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(xfMat2hlsStrm_32_0_32_32_1_1024_U0_n_41),
        .\lshr_ln674_1_reg_955_reg[0]_0 (\lshr_ln674_1_reg_955_reg[0] ),
        .\lshr_ln674_1_reg_955_reg[1]_0 (\lshr_ln674_1_reg_955_reg[1] ),
        .\lshr_ln674_1_reg_955_reg[2]_0 (\lshr_ln674_1_reg_955_reg[2] ),
        .\lshr_ln674_1_reg_955_reg[3]_0 (\lshr_ln674_1_reg_955_reg[3] ),
        .\lshr_ln674_1_reg_955_reg[4]_0 (\lshr_ln674_1_reg_955_reg[4] ),
        .\lshr_ln674_1_reg_955_reg[5]_0 (\lshr_ln674_1_reg_955_reg[5] ),
        .\lshr_ln674_1_reg_955_reg[6]_0 (\lshr_ln674_1_reg_955_reg[6] ),
        .\lshr_ln674_1_reg_955_reg[7]_0 (\lshr_ln674_1_reg_955_reg[7] ),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[1] (grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg[1]),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .shiftReg_addr(shiftReg_addr),
        .shiftReg_ce(shiftReg_ce_1),
        .\shl_ln414_2_reg_938_reg[15]_0 (\shl_ln414_2_reg_938_reg[15] ),
        .\shl_ln414_2_reg_938_reg[23]_0 (\shl_ln414_2_reg_938_reg[23] ),
        .\shl_ln414_2_reg_938_reg[31]_0 (xfMat2hlsStrm_32_0_32_32_1_1024_U0_strm_din),
        .\shl_ln414_2_reg_938_reg[31]_1 (\shl_ln414_2_reg_938_reg[31] ),
        .\shl_ln414_2_reg_938_reg[31]_2 (\shl_ln414_2_reg_938_reg[31]_0 ),
        .srcMat_1_c_dout(srcMat_1_c_dout),
        .srcMat_1_c_empty_n(srcMat_1_c_empty_n),
        .srcMat_2_c_empty_n(srcMat_2_c_empty_n),
        .strm_full_n(strm_full_n),
        .\sub13_i_i_reg_810_reg[0]_0 (cols_loc_channel_U_n_34),
        .\sub13_i_i_reg_810_reg[12]_0 ({cols_loc_channel_U_n_106,cols_loc_channel_U_n_107,cols_loc_channel_U_n_108,cols_loc_channel_U_n_109}),
        .\sub13_i_i_reg_810_reg[12]_1 ({cols_loc_channel_U_n_75,cols_loc_channel_U_n_76,cols_loc_channel_U_n_77,cols_loc_channel_U_n_78}),
        .\sub13_i_i_reg_810_reg[16]_0 ({cols_loc_channel_U_n_110,cols_loc_channel_U_n_111,cols_loc_channel_U_n_112,cols_loc_channel_U_n_113}),
        .\sub13_i_i_reg_810_reg[16]_1 ({cols_loc_channel_U_n_79,cols_loc_channel_U_n_80,cols_loc_channel_U_n_81,cols_loc_channel_U_n_82}),
        .\sub13_i_i_reg_810_reg[20]_0 ({cols_loc_channel_U_n_114,cols_loc_channel_U_n_115,cols_loc_channel_U_n_116,cols_loc_channel_U_n_117}),
        .\sub13_i_i_reg_810_reg[20]_1 ({cols_loc_channel_U_n_83,cols_loc_channel_U_n_84,cols_loc_channel_U_n_85,cols_loc_channel_U_n_86}),
        .\sub13_i_i_reg_810_reg[24]_0 ({cols_loc_channel_U_n_118,cols_loc_channel_U_n_119,cols_loc_channel_U_n_120,cols_loc_channel_U_n_121}),
        .\sub13_i_i_reg_810_reg[24]_1 ({cols_loc_channel_U_n_87,cols_loc_channel_U_n_88,cols_loc_channel_U_n_89,cols_loc_channel_U_n_90}),
        .\sub13_i_i_reg_810_reg[28]_0 ({cols_loc_channel_U_n_122,cols_loc_channel_U_n_123,cols_loc_channel_U_n_124,cols_loc_channel_U_n_125}),
        .\sub13_i_i_reg_810_reg[28]_1 ({cols_loc_channel_U_n_91,cols_loc_channel_U_n_92,cols_loc_channel_U_n_93,cols_loc_channel_U_n_94}),
        .\sub13_i_i_reg_810_reg[31]_0 ({cols_loc_channel_U_n_126,cols_loc_channel_U_n_127}),
        .\sub13_i_i_reg_810_reg[31]_1 ({cols_loc_channel_U_n_95,cols_loc_channel_U_n_96,cols_loc_channel_U_n_97}),
        .\sub13_i_i_reg_810_reg[4]_0 ({cols_loc_channel_U_n_67,cols_loc_channel_U_n_68,cols_loc_channel_U_n_69,cols_loc_channel_U_n_70}),
        .\sub13_i_i_reg_810_reg[8]_0 ({cols_loc_channel_U_n_102,cols_loc_channel_U_n_103,cols_loc_channel_U_n_104,cols_loc_channel_U_n_105}),
        .\sub13_i_i_reg_810_reg[8]_1 ({cols_loc_channel_U_n_71,cols_loc_channel_U_n_72,cols_loc_channel_U_n_73,cols_loc_channel_U_n_74}),
        .\sub_ln378_reg_784_reg[11]_0 ({cols_loc_channel_U_n_12,cols_loc_channel_U_n_13,cols_loc_channel_U_n_14,cols_loc_channel_U_n_15}),
        .\sub_ln378_reg_784_reg[15]_0 ({cols_loc_channel_U_n_16,cols_loc_channel_U_n_17,cols_loc_channel_U_n_18,cols_loc_channel_U_n_19}),
        .\sub_ln378_reg_784_reg[19]_0 ({cols_loc_channel_U_n_20,cols_loc_channel_U_n_21,cols_loc_channel_U_n_22,cols_loc_channel_U_n_23}),
        .\sub_ln378_reg_784_reg[23]_0 ({cols_loc_channel_U_n_24,cols_loc_channel_U_n_25,cols_loc_channel_U_n_26,cols_loc_channel_U_n_27}),
        .\sub_ln378_reg_784_reg[27]_0 ({cols_loc_channel_U_n_28,cols_loc_channel_U_n_29,cols_loc_channel_U_n_30,cols_loc_channel_U_n_31}),
        .\sub_ln378_reg_784_reg[28]_0 (cols_loc_channel_U_n_32),
        .\sub_ln378_reg_784_reg[7]_0 ({cols_loc_channel_U_n_8,cols_loc_channel_U_n_9,cols_loc_channel_U_n_10,cols_loc_channel_U_n_11}),
        .\trunc_ln414_2_reg_872_reg[3]_0 (\trunc_ln414_2_reg_872_reg[3] ),
        .\trunc_ln414_2_reg_872_reg[5]_0 (Q),
        .xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_xfMat2axiStrm_32_0_32_32_1_Block_split3_proc
   (ap_done_reg,
    start_once_reg,
    ap_return_preg,
    ap_done_reg_reg_0,
    ap_clk,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    shiftReg_ce,
    \ap_return_preg_reg[31]_0 );
  output ap_done_reg;
  output start_once_reg;
  output [31:0]ap_return_preg;
  input ap_done_reg_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input shiftReg_ce;
  input [31:0]\ap_return_preg_reg[31]_0 ;

  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [31:0]ap_return_preg;
  wire [31:0]\ap_return_preg_reg[31]_0 ;
  wire ap_rst_n_inv;
  wire shiftReg_ce;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [10]),
        .Q(ap_return_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [11]),
        .Q(ap_return_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [12]),
        .Q(ap_return_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [13]),
        .Q(ap_return_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [14]),
        .Q(ap_return_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [15]),
        .Q(ap_return_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [16]),
        .Q(ap_return_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [17]),
        .Q(ap_return_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [18]),
        .Q(ap_return_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [19]),
        .Q(ap_return_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [20]),
        .Q(ap_return_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [21]),
        .Q(ap_return_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [22]),
        .Q(ap_return_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [23]),
        .Q(ap_return_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [24]),
        .Q(ap_return_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [25]),
        .Q(ap_return_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [26]),
        .Q(ap_return_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [27]),
        .Q(ap_return_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [28]),
        .Q(ap_return_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [29]),
        .Q(ap_return_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [30]),
        .Q(ap_return_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [31]),
        .Q(ap_return_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_xfMat2axiStrm_32_0_32_32_1_s
   (icmp_ln414_1_reg_864,
    \trunc_ln414_2_reg_872_reg[5] ,
    \B_V_data_1_state_reg[0] ,
    xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    \ap_CS_fsm_reg[0]_0 ,
    img_out_TDATA,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
    ap_clk,
    ap_rst_n_inv,
    shiftReg_addr,
    Q,
    \shl_ln414_2_reg_938_reg[31] ,
    D,
    img_out_TREADY,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    out_mat_data_empty_n,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    ap_rst_n,
    \lshr_ln674_1_reg_955_reg[0] ,
    \lshr_ln674_1_reg_955_reg[7] ,
    \lshr_ln674_1_reg_955_reg[6] ,
    \lshr_ln674_1_reg_955_reg[5] ,
    \lshr_ln674_1_reg_955_reg[4] ,
    \lshr_ln674_1_reg_955_reg[3] ,
    \lshr_ln674_1_reg_955_reg[2] ,
    \lshr_ln674_1_reg_955_reg[1] ,
    \shl_ln414_2_reg_938_reg[23] ,
    \shl_ln414_2_reg_938_reg[15] ,
    \srcMat_cols_read_reg_77_reg[31]_0 ,
    \srcMat_rows_read_reg_72_reg[31]_0 ,
    out_mat_cols_c12_empty_n,
    out_mat_rows_c11_empty_n);
  output icmp_ln414_1_reg_864;
  output [1:0]\trunc_ln414_2_reg_872_reg[5] ;
  output \B_V_data_1_state_reg[0] ;
  output xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output [31:0]img_out_TDATA;
  output xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  input ap_clk;
  input ap_rst_n_inv;
  input shiftReg_addr;
  input [1:0]Q;
  input [1:0]\shl_ln414_2_reg_938_reg[31] ;
  input [7:0]D;
  input img_out_TREADY;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input out_mat_data_empty_n;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  input ap_rst_n;
  input [0:0]\lshr_ln674_1_reg_955_reg[0] ;
  input \lshr_ln674_1_reg_955_reg[7] ;
  input \lshr_ln674_1_reg_955_reg[6] ;
  input \lshr_ln674_1_reg_955_reg[5] ;
  input \lshr_ln674_1_reg_955_reg[4] ;
  input \lshr_ln674_1_reg_955_reg[3] ;
  input \lshr_ln674_1_reg_955_reg[2] ;
  input \lshr_ln674_1_reg_955_reg[1] ;
  input \shl_ln414_2_reg_938_reg[23] ;
  input \shl_ln414_2_reg_938_reg[15] ;
  input [31:0]\srcMat_cols_read_reg_77_reg[31]_0 ;
  input [31:0]\srcMat_rows_read_reg_72_reg[31]_0 ;
  input out_mat_cols_c12_empty_n;
  input out_mat_rows_c11_empty_n;

  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire \B_V_data_1_state_reg[0] ;
  wire [7:0]D;
  wire [1:0]Q;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done;
  wire ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg_n_3;
  wire [31:0]data_in;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_12;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_13;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_14;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_15;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_6;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_7;
  wire icmp_ln414_1_reg_864;
  wire [31:0]img_out_TDATA;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire [0:0]\lshr_ln674_1_reg_955_reg[0] ;
  wire \lshr_ln674_1_reg_955_reg[1] ;
  wire \lshr_ln674_1_reg_955_reg[2] ;
  wire \lshr_ln674_1_reg_955_reg[3] ;
  wire \lshr_ln674_1_reg_955_reg[4] ;
  wire \lshr_ln674_1_reg_955_reg[5] ;
  wire \lshr_ln674_1_reg_955_reg[6] ;
  wire \lshr_ln674_1_reg_955_reg[7] ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire out_mat_cols_c12_empty_n;
  wire out_mat_data_empty_n;
  wire out_mat_rows_c11_empty_n;
  wire regslice_both_dstPtr_V_data_V_U_n_7;
  wire shiftReg_addr;
  wire \shl_ln414_2_reg_938_reg[15] ;
  wire \shl_ln414_2_reg_938_reg[23] ;
  wire [1:0]\shl_ln414_2_reg_938_reg[31] ;
  wire [28:0]srcMat_cols_read_reg_77;
  wire [31:29]srcMat_cols_read_reg_77__0;
  wire [31:0]\srcMat_cols_read_reg_77_reg[31]_0 ;
  wire [28:0]srcMat_rows_read_reg_72;
  wire [31:29]srcMat_rows_read_reg_72__0;
  wire [31:0]\srcMat_rows_read_reg_72_reg[31]_0 ;
  wire [1:0]\trunc_ln414_2_reg_872_reg[5] ;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  wire xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dstPtr_V_data_V_U_n_7),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_15),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_14),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_12),
        .Q(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_13),
        .Q(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg_n_3),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_xfMat2axiStrm_32_0_32_32_1_1 grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .B_V_data_1_sel_wr_reg(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_7),
        .D(D),
        .Q(\trunc_ln414_2_reg_872_reg[5] [1]),
        .\SRL_SIG_reg[0][31] (data_in),
        .\SRL_SIG_reg[0][31]_0 ({srcMat_rows_read_reg_72__0,srcMat_rows_read_reg_72}),
        .\ap_CS_fsm_reg[1] (grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_6),
        .\ap_CS_fsm_reg[1]_0 ({grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_14,grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_15}),
        .ap_clk(ap_clk),
        .\ap_return_preg_reg[31] ({srcMat_cols_read_reg_77__0,srcMat_cols_read_reg_77}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_12),
        .ap_rst_n_1(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_13),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg({ap_CS_fsm_state2,\ap_CS_fsm_reg[0]_0 }),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg_n_3),
        .\icmp_ln414_1_reg_864_reg[0] (icmp_ln414_1_reg_864),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .internal_empty_n_reg(internal_empty_n_reg_0),
        .\lshr_ln674_1_reg_955_reg[0] (\lshr_ln674_1_reg_955_reg[0] ),
        .\lshr_ln674_1_reg_955_reg[1] (\lshr_ln674_1_reg_955_reg[1] ),
        .\lshr_ln674_1_reg_955_reg[2] (\lshr_ln674_1_reg_955_reg[2] ),
        .\lshr_ln674_1_reg_955_reg[3] (\lshr_ln674_1_reg_955_reg[3] ),
        .\lshr_ln674_1_reg_955_reg[4] (\lshr_ln674_1_reg_955_reg[4] ),
        .\lshr_ln674_1_reg_955_reg[5] (\lshr_ln674_1_reg_955_reg[5] ),
        .\lshr_ln674_1_reg_955_reg[6] (\lshr_ln674_1_reg_955_reg[6] ),
        .\lshr_ln674_1_reg_955_reg[7] (\lshr_ln674_1_reg_955_reg[7] ),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .out_mat_cols_c12_empty_n(out_mat_cols_c12_empty_n),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .out_mat_rows_c11_empty_n(out_mat_rows_c11_empty_n),
        .shiftReg_addr(shiftReg_addr),
        .\shl_ln414_2_reg_938_reg[15] (\shl_ln414_2_reg_938_reg[15] ),
        .\shl_ln414_2_reg_938_reg[23] (\shl_ln414_2_reg_938_reg[23] ),
        .\shl_ln414_2_reg_938_reg[31] (Q),
        .\shl_ln414_2_reg_938_reg[31]_0 (\shl_ln414_2_reg_938_reg[31] ),
        .\trunc_ln414_2_reg_872_reg[3] (\trunc_ln414_2_reg_872_reg[5] [0]),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_done(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read));
  LUT4 #(
    .INIT(16'h8000)) 
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_i_2
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(out_mat_cols_c12_empty_n),
        .I2(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I3(out_mat_rows_c11_empty_n),
        .O(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_6),
        .Q(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_regslice_both regslice_both_dstPtr_V_data_V_U
       (.\B_V_data_1_payload_A_reg[31]_0 (data_in),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .B_V_data_1_sel_wr_reg_0(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_7),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .D(regslice_both_dstPtr_V_data_V_U_n_7),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg[0]_0 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .internal_empty_n_reg(internal_empty_n_reg),
        .out_mat_cols_c12_empty_n(out_mat_cols_c12_empty_n),
        .out_mat_rows_c11_empty_n(out_mat_rows_c11_empty_n),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_done(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start));
  FDRE \srcMat_cols_read_reg_77_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [0]),
        .Q(srcMat_cols_read_reg_77[0]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [10]),
        .Q(srcMat_cols_read_reg_77[10]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [11]),
        .Q(srcMat_cols_read_reg_77[11]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [12]),
        .Q(srcMat_cols_read_reg_77[12]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [13]),
        .Q(srcMat_cols_read_reg_77[13]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [14]),
        .Q(srcMat_cols_read_reg_77[14]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [15]),
        .Q(srcMat_cols_read_reg_77[15]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [16]),
        .Q(srcMat_cols_read_reg_77[16]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [17]),
        .Q(srcMat_cols_read_reg_77[17]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [18]),
        .Q(srcMat_cols_read_reg_77[18]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [19]),
        .Q(srcMat_cols_read_reg_77[19]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [1]),
        .Q(srcMat_cols_read_reg_77[1]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [20]),
        .Q(srcMat_cols_read_reg_77[20]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [21]),
        .Q(srcMat_cols_read_reg_77[21]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [22]),
        .Q(srcMat_cols_read_reg_77[22]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [23]),
        .Q(srcMat_cols_read_reg_77[23]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [24]),
        .Q(srcMat_cols_read_reg_77[24]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [25]),
        .Q(srcMat_cols_read_reg_77[25]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [26]),
        .Q(srcMat_cols_read_reg_77[26]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [27]),
        .Q(srcMat_cols_read_reg_77[27]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [28]),
        .Q(srcMat_cols_read_reg_77[28]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [29]),
        .Q(srcMat_cols_read_reg_77__0[29]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [2]),
        .Q(srcMat_cols_read_reg_77[2]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [30]),
        .Q(srcMat_cols_read_reg_77__0[30]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [31]),
        .Q(srcMat_cols_read_reg_77__0[31]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [3]),
        .Q(srcMat_cols_read_reg_77[3]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [4]),
        .Q(srcMat_cols_read_reg_77[4]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [5]),
        .Q(srcMat_cols_read_reg_77[5]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [6]),
        .Q(srcMat_cols_read_reg_77[6]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [7]),
        .Q(srcMat_cols_read_reg_77[7]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [8]),
        .Q(srcMat_cols_read_reg_77[8]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [9]),
        .Q(srcMat_cols_read_reg_77[9]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [0]),
        .Q(srcMat_rows_read_reg_72[0]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [10]),
        .Q(srcMat_rows_read_reg_72[10]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [11]),
        .Q(srcMat_rows_read_reg_72[11]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [12]),
        .Q(srcMat_rows_read_reg_72[12]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [13]),
        .Q(srcMat_rows_read_reg_72[13]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [14]),
        .Q(srcMat_rows_read_reg_72[14]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [15]),
        .Q(srcMat_rows_read_reg_72[15]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [16]),
        .Q(srcMat_rows_read_reg_72[16]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [17]),
        .Q(srcMat_rows_read_reg_72[17]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [18]),
        .Q(srcMat_rows_read_reg_72[18]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [19]),
        .Q(srcMat_rows_read_reg_72[19]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [1]),
        .Q(srcMat_rows_read_reg_72[1]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [20]),
        .Q(srcMat_rows_read_reg_72[20]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [21]),
        .Q(srcMat_rows_read_reg_72[21]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [22]),
        .Q(srcMat_rows_read_reg_72[22]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [23]),
        .Q(srcMat_rows_read_reg_72[23]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [24]),
        .Q(srcMat_rows_read_reg_72[24]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [25]),
        .Q(srcMat_rows_read_reg_72[25]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [26]),
        .Q(srcMat_rows_read_reg_72[26]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [27]),
        .Q(srcMat_rows_read_reg_72[27]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [28]),
        .Q(srcMat_rows_read_reg_72[28]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [29]),
        .Q(srcMat_rows_read_reg_72__0[29]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [2]),
        .Q(srcMat_rows_read_reg_72[2]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [30]),
        .Q(srcMat_rows_read_reg_72__0[30]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [31]),
        .Q(srcMat_rows_read_reg_72__0[31]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [3]),
        .Q(srcMat_rows_read_reg_72[3]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [4]),
        .Q(srcMat_rows_read_reg_72[4]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [5]),
        .Q(srcMat_rows_read_reg_72[5]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [6]),
        .Q(srcMat_rows_read_reg_72[6]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [7]),
        .Q(srcMat_rows_read_reg_72[7]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [8]),
        .Q(srcMat_rows_read_reg_72[8]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [9]),
        .Q(srcMat_rows_read_reg_72[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_xfMat2hlsStrm_32_0_32_32_1_1024_s
   (Q,
    \icmp_ln414_1_reg_864_reg[0]_0 ,
    \trunc_ln414_2_reg_872_reg[3]_0 ,
    \cols_reg_773_reg[28]_0 ,
    \trunc_ln414_2_reg_872_reg[5]_0 ,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    internal_empty_n_reg,
    \icmp_ln390_reg_815_reg[0]_0 ,
    shiftReg_ce,
    internal_empty_n_reg_0,
    \shl_ln414_2_reg_938_reg[31]_0 ,
    ap_clk,
    srcMat_1_c_dout,
    cols_loc_channel_dout,
    ap_rst_n_inv,
    DI,
    \sub13_i_i_reg_810_reg[4]_0 ,
    \sub13_i_i_reg_810_reg[8]_0 ,
    \sub13_i_i_reg_810_reg[8]_1 ,
    \sub13_i_i_reg_810_reg[12]_0 ,
    \sub13_i_i_reg_810_reg[12]_1 ,
    \sub13_i_i_reg_810_reg[16]_0 ,
    \sub13_i_i_reg_810_reg[16]_1 ,
    \sub13_i_i_reg_810_reg[20]_0 ,
    \sub13_i_i_reg_810_reg[20]_1 ,
    \sub13_i_i_reg_810_reg[24]_0 ,
    \sub13_i_i_reg_810_reg[24]_1 ,
    \sub13_i_i_reg_810_reg[28]_0 ,
    \sub13_i_i_reg_810_reg[28]_1 ,
    \sub13_i_i_reg_810_reg[31]_0 ,
    \sub13_i_i_reg_810_reg[31]_1 ,
    S,
    \sub_ln378_reg_784_reg[7]_0 ,
    \sub_ln378_reg_784_reg[11]_0 ,
    \sub_ln378_reg_784_reg[15]_0 ,
    \sub_ln378_reg_784_reg[19]_0 ,
    \sub_ln378_reg_784_reg[23]_0 ,
    \sub_ln378_reg_784_reg[27]_0 ,
    \sub_ln378_reg_784_reg[28]_0 ,
    shiftReg_addr,
    \shl_ln414_2_reg_938_reg[31]_1 ,
    \shl_ln414_2_reg_938_reg[31]_2 ,
    D,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[1] ,
    out_mat_data_empty_n,
    strm_full_n,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[5]_0 ,
    srcMat_1_c_empty_n,
    xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start,
    srcMat_2_c_empty_n,
    \sub13_i_i_reg_810_reg[0]_0 ,
    \cols_reg_773_reg[28]_1 ,
    \lshr_ln674_1_reg_955_reg[0]_0 ,
    \lshr_ln674_1_reg_955_reg[7]_0 ,
    \lshr_ln674_1_reg_955_reg[6]_0 ,
    \lshr_ln674_1_reg_955_reg[5]_0 ,
    \lshr_ln674_1_reg_955_reg[4]_0 ,
    \lshr_ln674_1_reg_955_reg[3]_0 ,
    \lshr_ln674_1_reg_955_reg[2]_0 ,
    \lshr_ln674_1_reg_955_reg[1]_0 ,
    \shl_ln414_2_reg_938_reg[23]_0 ,
    \shl_ln414_2_reg_938_reg[15]_0 );
  output [0:0]Q;
  output \icmp_ln414_1_reg_864_reg[0]_0 ;
  output \trunc_ln414_2_reg_872_reg[3]_0 ;
  output [28:0]\cols_reg_773_reg[28]_0 ;
  output [0:0]\trunc_ln414_2_reg_872_reg[5]_0 ;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output internal_empty_n_reg;
  output \icmp_ln390_reg_815_reg[0]_0 ;
  output shiftReg_ce;
  output internal_empty_n_reg_0;
  output [31:0]\shl_ln414_2_reg_938_reg[31]_0 ;
  input ap_clk;
  input [31:0]srcMat_1_c_dout;
  input [31:0]cols_loc_channel_dout;
  input ap_rst_n_inv;
  input [3:0]DI;
  input [3:0]\sub13_i_i_reg_810_reg[4]_0 ;
  input [3:0]\sub13_i_i_reg_810_reg[8]_0 ;
  input [3:0]\sub13_i_i_reg_810_reg[8]_1 ;
  input [3:0]\sub13_i_i_reg_810_reg[12]_0 ;
  input [3:0]\sub13_i_i_reg_810_reg[12]_1 ;
  input [3:0]\sub13_i_i_reg_810_reg[16]_0 ;
  input [3:0]\sub13_i_i_reg_810_reg[16]_1 ;
  input [3:0]\sub13_i_i_reg_810_reg[20]_0 ;
  input [3:0]\sub13_i_i_reg_810_reg[20]_1 ;
  input [3:0]\sub13_i_i_reg_810_reg[24]_0 ;
  input [3:0]\sub13_i_i_reg_810_reg[24]_1 ;
  input [3:0]\sub13_i_i_reg_810_reg[28]_0 ;
  input [3:0]\sub13_i_i_reg_810_reg[28]_1 ;
  input [1:0]\sub13_i_i_reg_810_reg[31]_0 ;
  input [2:0]\sub13_i_i_reg_810_reg[31]_1 ;
  input [3:0]S;
  input [3:0]\sub_ln378_reg_784_reg[7]_0 ;
  input [3:0]\sub_ln378_reg_784_reg[11]_0 ;
  input [3:0]\sub_ln378_reg_784_reg[15]_0 ;
  input [3:0]\sub_ln378_reg_784_reg[19]_0 ;
  input [3:0]\sub_ln378_reg_784_reg[23]_0 ;
  input [3:0]\sub_ln378_reg_784_reg[27]_0 ;
  input [0:0]\sub_ln378_reg_784_reg[28]_0 ;
  input shiftReg_addr;
  input [1:0]\shl_ln414_2_reg_938_reg[31]_1 ;
  input [1:0]\shl_ln414_2_reg_938_reg[31]_2 ;
  input [7:0]D;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]\mOutPtr_reg[1] ;
  input out_mat_data_empty_n;
  input strm_full_n;
  input ap_rst_n;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[5]_0 ;
  input srcMat_1_c_empty_n;
  input xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;
  input srcMat_2_c_empty_n;
  input [0:0]\sub13_i_i_reg_810_reg[0]_0 ;
  input [28:0]\cols_reg_773_reg[28]_1 ;
  input [0:0]\lshr_ln674_1_reg_955_reg[0]_0 ;
  input \lshr_ln674_1_reg_955_reg[7]_0 ;
  input \lshr_ln674_1_reg_955_reg[6]_0 ;
  input \lshr_ln674_1_reg_955_reg[5]_0 ;
  input \lshr_ln674_1_reg_955_reg[4]_0 ;
  input \lshr_ln674_1_reg_955_reg[3]_0 ;
  input \lshr_ln674_1_reg_955_reg[2]_0 ;
  input \lshr_ln674_1_reg_955_reg[1]_0 ;
  input \shl_ln414_2_reg_938_reg[23]_0 ;
  input \shl_ln414_2_reg_938_reg[15]_0 ;

  wire [7:0]D;
  wire [3:0]DI;
  wire [30:3]K_size_fu_254_p3;
  wire [31:4]PTR_WIDTH_min_last_N_fu_193_p2;
  wire \PTR_WIDTH_min_last_N_reg_800[11]_i_2_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[11]_i_3_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[11]_i_4_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[11]_i_5_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[15]_i_2_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[15]_i_3_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[15]_i_4_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[15]_i_5_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[19]_i_2_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[19]_i_3_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[19]_i_4_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[19]_i_5_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[23]_i_2_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[23]_i_3_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[23]_i_4_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[23]_i_5_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[27]_i_2_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[27]_i_3_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[27]_i_4_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[27]_i_5_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[31]_i_2_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[31]_i_3_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[31]_i_4_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[31]_i_5_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[3]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[7]_i_2_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[7]_i_3_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[7]_i_4_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800[7]_i_5_n_3 ;
  wire [28:0]PTR_WIDTH_min_last_N_reg_800_reg;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[11]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[11]_i_1_n_4 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[11]_i_1_n_5 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[11]_i_1_n_6 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[15]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[15]_i_1_n_4 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[15]_i_1_n_5 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[15]_i_1_n_6 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[19]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[19]_i_1_n_4 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[19]_i_1_n_5 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[19]_i_1_n_6 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[23]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[23]_i_1_n_4 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[23]_i_1_n_5 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[23]_i_1_n_6 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[27]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[27]_i_1_n_4 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[27]_i_1_n_5 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[27]_i_1_n_6 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[31]_i_1_n_4 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[31]_i_1_n_5 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[31]_i_1_n_6 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[7]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[7]_i_1_n_4 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[7]_i_1_n_5 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[7]_i_1_n_6 ;
  wire [30:5]PTR_WIDTH_plus_Ksize_fu_266_p3;
  wire [31:3]PTR_WIDTH_plus_last_N_fu_199_p2;
  wire \PTR_WIDTH_plus_last_N_reg_805[5]_i_2_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_805[5]_i_3_n_3 ;
  wire [28:0]PTR_WIDTH_plus_last_N_reg_805_reg;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[13]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[13]_i_1_n_4 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[13]_i_1_n_5 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[13]_i_1_n_6 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[17]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[17]_i_1_n_4 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[17]_i_1_n_5 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[17]_i_1_n_6 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[21]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[21]_i_1_n_4 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[21]_i_1_n_5 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[21]_i_1_n_6 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[25]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[25]_i_1_n_4 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[25]_i_1_n_5 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[25]_i_1_n_6 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[29]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[29]_i_1_n_4 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[29]_i_1_n_5 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[29]_i_1_n_6 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[31]_i_1_n_6 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_n_4 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_n_5 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_n_6 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[9]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[9]_i_1_n_4 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[9]_i_1_n_5 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[9]_i_1_n_6 ;
  wire [0:0]Q;
  wire [3:0]S;
  wire \SRL_SIG[0][31]_i_10_n_3 ;
  wire \SRL_SIG[0][31]_i_11_n_3 ;
  wire \SRL_SIG[0][31]_i_4_n_3 ;
  wire \SRL_SIG[0][31]_i_5_n_3 ;
  wire \SRL_SIG[0][31]_i_6_n_3 ;
  wire \SRL_SIG[0][31]_i_7_n_3 ;
  wire \SRL_SIG[0][31]_i_8_n_3 ;
  wire \SRL_SIG[0][31]_i_9_n_3 ;
  wire add_ln417_1_fu_326_p2_carry_i_1_n_3;
  wire add_ln417_1_fu_326_p2_carry_i_2_n_3;
  wire add_ln417_1_fu_326_p2_carry_i_3_n_3;
  wire add_ln417_1_fu_326_p2_carry_i_4_n_3;
  wire add_ln417_1_fu_326_p2_carry_i_5_n_3;
  wire add_ln417_1_fu_326_p2_carry_n_5;
  wire add_ln417_1_fu_326_p2_carry_n_6;
  wire add_ln421_fu_367_p2_carry__0_i_4_n_3;
  wire add_ln421_fu_367_p2_carry__0_i_5_n_3;
  wire add_ln421_fu_367_p2_carry__0_i_6_n_3;
  wire add_ln421_fu_367_p2_carry__0_i_7_n_3;
  wire add_ln421_fu_367_p2_carry__0_i_8_n_3;
  wire add_ln421_fu_367_p2_carry__0_n_10;
  wire add_ln421_fu_367_p2_carry__0_n_3;
  wire add_ln421_fu_367_p2_carry__0_n_4;
  wire add_ln421_fu_367_p2_carry__0_n_5;
  wire add_ln421_fu_367_p2_carry__0_n_6;
  wire add_ln421_fu_367_p2_carry__0_n_7;
  wire add_ln421_fu_367_p2_carry__0_n_8;
  wire add_ln421_fu_367_p2_carry__0_n_9;
  wire add_ln421_fu_367_p2_carry__1_i_2_n_3;
  wire add_ln421_fu_367_p2_carry__1_i_5_n_3;
  wire add_ln421_fu_367_p2_carry__1_i_6_n_3;
  wire add_ln421_fu_367_p2_carry__1_i_7_n_3;
  wire add_ln421_fu_367_p2_carry__1_i_8_n_3;
  wire add_ln421_fu_367_p2_carry__1_n_10;
  wire add_ln421_fu_367_p2_carry__1_n_3;
  wire add_ln421_fu_367_p2_carry__1_n_4;
  wire add_ln421_fu_367_p2_carry__1_n_5;
  wire add_ln421_fu_367_p2_carry__1_n_6;
  wire add_ln421_fu_367_p2_carry__1_n_7;
  wire add_ln421_fu_367_p2_carry__1_n_8;
  wire add_ln421_fu_367_p2_carry__1_n_9;
  wire add_ln421_fu_367_p2_carry__2_i_5_n_3;
  wire add_ln421_fu_367_p2_carry__2_i_6_n_3;
  wire add_ln421_fu_367_p2_carry__2_i_7_n_3;
  wire add_ln421_fu_367_p2_carry__2_i_8_n_3;
  wire add_ln421_fu_367_p2_carry__2_n_10;
  wire add_ln421_fu_367_p2_carry__2_n_3;
  wire add_ln421_fu_367_p2_carry__2_n_4;
  wire add_ln421_fu_367_p2_carry__2_n_5;
  wire add_ln421_fu_367_p2_carry__2_n_6;
  wire add_ln421_fu_367_p2_carry__2_n_7;
  wire add_ln421_fu_367_p2_carry__2_n_8;
  wire add_ln421_fu_367_p2_carry__2_n_9;
  wire add_ln421_fu_367_p2_carry__3_i_4_n_3;
  wire add_ln421_fu_367_p2_carry__3_i_5_n_3;
  wire add_ln421_fu_367_p2_carry__3_i_6_n_3;
  wire add_ln421_fu_367_p2_carry__3_i_7_n_3;
  wire add_ln421_fu_367_p2_carry__3_i_8_n_3;
  wire add_ln421_fu_367_p2_carry__3_n_10;
  wire add_ln421_fu_367_p2_carry__3_n_3;
  wire add_ln421_fu_367_p2_carry__3_n_4;
  wire add_ln421_fu_367_p2_carry__3_n_5;
  wire add_ln421_fu_367_p2_carry__3_n_6;
  wire add_ln421_fu_367_p2_carry__3_n_7;
  wire add_ln421_fu_367_p2_carry__3_n_8;
  wire add_ln421_fu_367_p2_carry__3_n_9;
  wire add_ln421_fu_367_p2_carry__4_i_2_n_3;
  wire add_ln421_fu_367_p2_carry__4_i_5_n_3;
  wire add_ln421_fu_367_p2_carry__4_i_6_n_3;
  wire add_ln421_fu_367_p2_carry__4_i_7_n_3;
  wire add_ln421_fu_367_p2_carry__4_i_8_n_3;
  wire add_ln421_fu_367_p2_carry__4_n_10;
  wire add_ln421_fu_367_p2_carry__4_n_3;
  wire add_ln421_fu_367_p2_carry__4_n_4;
  wire add_ln421_fu_367_p2_carry__4_n_5;
  wire add_ln421_fu_367_p2_carry__4_n_6;
  wire add_ln421_fu_367_p2_carry__4_n_7;
  wire add_ln421_fu_367_p2_carry__4_n_8;
  wire add_ln421_fu_367_p2_carry__4_n_9;
  wire add_ln421_fu_367_p2_carry__5_i_5_n_3;
  wire add_ln421_fu_367_p2_carry__5_i_6_n_3;
  wire add_ln421_fu_367_p2_carry__5_i_7_n_3;
  wire add_ln421_fu_367_p2_carry__5_i_8_n_3;
  wire add_ln421_fu_367_p2_carry__5_n_10;
  wire add_ln421_fu_367_p2_carry__5_n_3;
  wire add_ln421_fu_367_p2_carry__5_n_4;
  wire add_ln421_fu_367_p2_carry__5_n_5;
  wire add_ln421_fu_367_p2_carry__5_n_6;
  wire add_ln421_fu_367_p2_carry__5_n_7;
  wire add_ln421_fu_367_p2_carry__5_n_8;
  wire add_ln421_fu_367_p2_carry__5_n_9;
  wire add_ln421_fu_367_p2_carry__6_i_1_n_3;
  wire add_ln421_fu_367_p2_carry__6_n_10;
  wire add_ln421_fu_367_p2_carry_i_3_n_3;
  wire add_ln421_fu_367_p2_carry_i_4_n_3;
  wire add_ln421_fu_367_p2_carry_i_5_n_3;
  wire add_ln421_fu_367_p2_carry_i_6_n_3;
  wire add_ln421_fu_367_p2_carry_i_7_n_3;
  wire add_ln421_fu_367_p2_carry_i_8_n_3;
  wire add_ln421_fu_367_p2_carry_n_3;
  wire add_ln421_fu_367_p2_carry_n_4;
  wire add_ln421_fu_367_p2_carry_n_5;
  wire add_ln421_fu_367_p2_carry_n_6;
  wire add_ln421_fu_367_p2_carry_n_7;
  wire add_ln421_fu_367_p2_carry_n_8;
  wire add_ln421_fu_367_p2_carry_n_9;
  wire [23:7]and_ln414_3_fu_482_p2;
  wire [31:6]and_ln414_3_reg_944;
  wire and_ln414_3_reg_9440;
  wire \and_ln414_3_reg_944[15]_i_1_n_3 ;
  wire \and_ln414_3_reg_944[31]_i_2_n_3 ;
  wire \and_ln414_3_reg_944[7]_i_1_n_3 ;
  wire \ap_CS_fsm[0]_i_2_n_3 ;
  wire \ap_CS_fsm[5]_i_3_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state9;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state5;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter3_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:3]bits_to_add_fu_102;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__0_n_3 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__0_n_4 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__0_n_5 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__0_n_6 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__1_n_3 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__1_n_4 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__1_n_5 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__1_n_6 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__2_n_3 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__2_n_4 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__2_n_5 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__2_n_6 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__3_n_3 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__3_n_4 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__3_n_5 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__3_n_6 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__4_n_3 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__4_n_4 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__4_n_5 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__4_n_6 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__5_n_3 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__5_n_4 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__5_n_5 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__5_n_6 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry_n_3 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry_n_4 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry_n_5 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry_n_6 ;
  wire bits_to_add_fu_102112_out;
  wire \bits_to_add_fu_102[31]_i_2_n_3 ;
  wire \bits_to_add_fu_102[31]_i_3_n_3 ;
  wire \bits_to_add_fu_102_reg_n_3_[10] ;
  wire \bits_to_add_fu_102_reg_n_3_[11] ;
  wire \bits_to_add_fu_102_reg_n_3_[12] ;
  wire \bits_to_add_fu_102_reg_n_3_[13] ;
  wire \bits_to_add_fu_102_reg_n_3_[14] ;
  wire \bits_to_add_fu_102_reg_n_3_[15] ;
  wire \bits_to_add_fu_102_reg_n_3_[16] ;
  wire \bits_to_add_fu_102_reg_n_3_[17] ;
  wire \bits_to_add_fu_102_reg_n_3_[18] ;
  wire \bits_to_add_fu_102_reg_n_3_[19] ;
  wire \bits_to_add_fu_102_reg_n_3_[20] ;
  wire \bits_to_add_fu_102_reg_n_3_[21] ;
  wire \bits_to_add_fu_102_reg_n_3_[22] ;
  wire \bits_to_add_fu_102_reg_n_3_[23] ;
  wire \bits_to_add_fu_102_reg_n_3_[24] ;
  wire \bits_to_add_fu_102_reg_n_3_[25] ;
  wire \bits_to_add_fu_102_reg_n_3_[26] ;
  wire \bits_to_add_fu_102_reg_n_3_[27] ;
  wire \bits_to_add_fu_102_reg_n_3_[28] ;
  wire \bits_to_add_fu_102_reg_n_3_[29] ;
  wire \bits_to_add_fu_102_reg_n_3_[30] ;
  wire \bits_to_add_fu_102_reg_n_3_[31] ;
  wire \bits_to_add_fu_102_reg_n_3_[3] ;
  wire \bits_to_add_fu_102_reg_n_3_[4] ;
  wire \bits_to_add_fu_102_reg_n_3_[5] ;
  wire \bits_to_add_fu_102_reg_n_3_[6] ;
  wire \bits_to_add_fu_102_reg_n_3_[7] ;
  wire \bits_to_add_fu_102_reg_n_3_[8] ;
  wire \bits_to_add_fu_102_reg_n_3_[9] ;
  wire clk_cnt_reg_1480;
  wire \clk_cnt_reg_148[0]_i_1_n_3 ;
  wire [31:0]clk_cnt_reg_148_reg;
  wire [31:0]cols_loc_channel_dout;
  wire [28:0]\cols_reg_773_reg[28]_0 ;
  wire [28:0]\cols_reg_773_reg[28]_1 ;
  wire \i_/i_/i___60_carry__0_n_10 ;
  wire \i_/i_/i___60_carry__0_n_3 ;
  wire \i_/i_/i___60_carry__0_n_4 ;
  wire \i_/i_/i___60_carry__0_n_5 ;
  wire \i_/i_/i___60_carry__0_n_6 ;
  wire \i_/i_/i___60_carry__0_n_7 ;
  wire \i_/i_/i___60_carry__0_n_8 ;
  wire \i_/i_/i___60_carry__0_n_9 ;
  wire \i_/i_/i___60_carry__1_n_10 ;
  wire \i_/i_/i___60_carry__1_n_3 ;
  wire \i_/i_/i___60_carry__1_n_4 ;
  wire \i_/i_/i___60_carry__1_n_5 ;
  wire \i_/i_/i___60_carry__1_n_6 ;
  wire \i_/i_/i___60_carry__1_n_7 ;
  wire \i_/i_/i___60_carry__1_n_8 ;
  wire \i_/i_/i___60_carry__1_n_9 ;
  wire \i_/i_/i___60_carry__2_n_10 ;
  wire \i_/i_/i___60_carry__2_n_3 ;
  wire \i_/i_/i___60_carry__2_n_4 ;
  wire \i_/i_/i___60_carry__2_n_5 ;
  wire \i_/i_/i___60_carry__2_n_6 ;
  wire \i_/i_/i___60_carry__2_n_7 ;
  wire \i_/i_/i___60_carry__2_n_8 ;
  wire \i_/i_/i___60_carry__2_n_9 ;
  wire \i_/i_/i___60_carry__3_n_10 ;
  wire \i_/i_/i___60_carry__3_n_3 ;
  wire \i_/i_/i___60_carry__3_n_4 ;
  wire \i_/i_/i___60_carry__3_n_5 ;
  wire \i_/i_/i___60_carry__3_n_6 ;
  wire \i_/i_/i___60_carry__3_n_7 ;
  wire \i_/i_/i___60_carry__3_n_8 ;
  wire \i_/i_/i___60_carry__3_n_9 ;
  wire \i_/i_/i___60_carry__4_n_10 ;
  wire \i_/i_/i___60_carry__4_n_3 ;
  wire \i_/i_/i___60_carry__4_n_4 ;
  wire \i_/i_/i___60_carry__4_n_5 ;
  wire \i_/i_/i___60_carry__4_n_6 ;
  wire \i_/i_/i___60_carry__4_n_7 ;
  wire \i_/i_/i___60_carry__4_n_8 ;
  wire \i_/i_/i___60_carry__4_n_9 ;
  wire \i_/i_/i___60_carry__5_n_10 ;
  wire \i_/i_/i___60_carry__5_n_3 ;
  wire \i_/i_/i___60_carry__5_n_4 ;
  wire \i_/i_/i___60_carry__5_n_5 ;
  wire \i_/i_/i___60_carry__5_n_6 ;
  wire \i_/i_/i___60_carry__5_n_7 ;
  wire \i_/i_/i___60_carry__5_n_8 ;
  wire \i_/i_/i___60_carry__5_n_9 ;
  wire \i_/i_/i___60_carry__6_n_10 ;
  wire \i_/i_/i___60_carry__6_n_4 ;
  wire \i_/i_/i___60_carry__6_n_5 ;
  wire \i_/i_/i___60_carry__6_n_6 ;
  wire \i_/i_/i___60_carry__6_n_7 ;
  wire \i_/i_/i___60_carry__6_n_8 ;
  wire \i_/i_/i___60_carry__6_n_9 ;
  wire \i_/i_/i___60_carry_n_10 ;
  wire \i_/i_/i___60_carry_n_3 ;
  wire \i_/i_/i___60_carry_n_4 ;
  wire \i_/i_/i___60_carry_n_5 ;
  wire \i_/i_/i___60_carry_n_6 ;
  wire \i_/i_/i___60_carry_n_7 ;
  wire \i_/i_/i___60_carry_n_8 ;
  wire \i_/i_/i___60_carry_n_9 ;
  wire \i_/i_/i__carry__0_n_10 ;
  wire \i_/i_/i__carry__0_n_3 ;
  wire \i_/i_/i__carry__0_n_4 ;
  wire \i_/i_/i__carry__0_n_5 ;
  wire \i_/i_/i__carry__0_n_6 ;
  wire \i_/i_/i__carry__0_n_7 ;
  wire \i_/i_/i__carry__0_n_8 ;
  wire \i_/i_/i__carry__0_n_9 ;
  wire \i_/i_/i__carry__1_n_10 ;
  wire \i_/i_/i__carry__1_n_3 ;
  wire \i_/i_/i__carry__1_n_4 ;
  wire \i_/i_/i__carry__1_n_5 ;
  wire \i_/i_/i__carry__1_n_6 ;
  wire \i_/i_/i__carry__1_n_7 ;
  wire \i_/i_/i__carry__1_n_8 ;
  wire \i_/i_/i__carry__1_n_9 ;
  wire \i_/i_/i__carry__2_n_10 ;
  wire \i_/i_/i__carry__2_n_3 ;
  wire \i_/i_/i__carry__2_n_4 ;
  wire \i_/i_/i__carry__2_n_5 ;
  wire \i_/i_/i__carry__2_n_6 ;
  wire \i_/i_/i__carry__2_n_7 ;
  wire \i_/i_/i__carry__2_n_8 ;
  wire \i_/i_/i__carry__2_n_9 ;
  wire \i_/i_/i__carry__3_n_10 ;
  wire \i_/i_/i__carry__3_n_3 ;
  wire \i_/i_/i__carry__3_n_4 ;
  wire \i_/i_/i__carry__3_n_5 ;
  wire \i_/i_/i__carry__3_n_6 ;
  wire \i_/i_/i__carry__3_n_7 ;
  wire \i_/i_/i__carry__3_n_8 ;
  wire \i_/i_/i__carry__3_n_9 ;
  wire \i_/i_/i__carry__4_n_10 ;
  wire \i_/i_/i__carry__4_n_3 ;
  wire \i_/i_/i__carry__4_n_4 ;
  wire \i_/i_/i__carry__4_n_5 ;
  wire \i_/i_/i__carry__4_n_6 ;
  wire \i_/i_/i__carry__4_n_7 ;
  wire \i_/i_/i__carry__4_n_8 ;
  wire \i_/i_/i__carry__4_n_9 ;
  wire \i_/i_/i__carry__5_n_10 ;
  wire \i_/i_/i__carry__5_n_3 ;
  wire \i_/i_/i__carry__5_n_4 ;
  wire \i_/i_/i__carry__5_n_5 ;
  wire \i_/i_/i__carry__5_n_6 ;
  wire \i_/i_/i__carry__5_n_7 ;
  wire \i_/i_/i__carry__5_n_8 ;
  wire \i_/i_/i__carry__5_n_9 ;
  wire \i_/i_/i__carry__6_n_10 ;
  wire \i_/i_/i__carry__6_n_5 ;
  wire \i_/i_/i__carry__6_n_6 ;
  wire \i_/i_/i__carry__6_n_8 ;
  wire \i_/i_/i__carry__6_n_9 ;
  wire \i_/i_/i__carry_n_10 ;
  wire \i_/i_/i__carry_n_3 ;
  wire \i_/i_/i__carry_n_4 ;
  wire \i_/i_/i__carry_n_5 ;
  wire \i_/i_/i__carry_n_6 ;
  wire \i_/i_/i__carry_n_7 ;
  wire \i_/i_/i__carry_n_8 ;
  wire \i_/i_/i__carry_n_9 ;
  wire i___60_carry_i_1_n_3;
  wire i__carry__0_i_1_n_3;
  wire i__carry__0_i_2_n_3;
  wire i__carry__0_i_3_n_3;
  wire i__carry__0_i_4_n_3;
  wire i__carry__1_i_1_n_3;
  wire i__carry__1_i_2_n_3;
  wire i__carry__1_i_3_n_3;
  wire i__carry__1_i_4_n_3;
  wire i__carry__2_i_1_n_3;
  wire i__carry__2_i_2_n_3;
  wire i__carry__2_i_3_n_3;
  wire i__carry__2_i_4_n_3;
  wire i__carry__3_i_1_n_3;
  wire i__carry__3_i_2_n_3;
  wire i__carry__3_i_3_n_3;
  wire i__carry__3_i_4_n_3;
  wire i__carry__4_i_1_n_3;
  wire i__carry__4_i_2_n_3;
  wire i__carry__4_i_3_n_3;
  wire i__carry__4_i_4_n_3;
  wire i__carry__5_i_1_n_3;
  wire i__carry__5_i_2_n_3;
  wire i__carry__5_i_3_n_3;
  wire i__carry__5_i_4_n_3;
  wire i__carry__6_i_1_n_3;
  wire i__carry_i_1__2_n_3;
  wire i__carry_i_2_n_3;
  wire i__carry_i_3_n_3;
  wire i__carry_i_4_n_3;
  wire i__carry_i_5_n_3;
  wire [30:0]i_reg_137_reg;
  wire icmp_ln390_1_fu_230_p2_carry__0_i_1_n_3;
  wire icmp_ln390_1_fu_230_p2_carry__0_i_2_n_3;
  wire icmp_ln390_1_fu_230_p2_carry__0_i_3_n_3;
  wire icmp_ln390_1_fu_230_p2_carry__0_i_4_n_3;
  wire icmp_ln390_1_fu_230_p2_carry__0_n_3;
  wire icmp_ln390_1_fu_230_p2_carry__0_n_4;
  wire icmp_ln390_1_fu_230_p2_carry__0_n_5;
  wire icmp_ln390_1_fu_230_p2_carry__0_n_6;
  wire icmp_ln390_1_fu_230_p2_carry__1_i_1_n_3;
  wire icmp_ln390_1_fu_230_p2_carry__1_i_2_n_3;
  wire icmp_ln390_1_fu_230_p2_carry__1_i_3_n_3;
  wire icmp_ln390_1_fu_230_p2_carry__1_n_5;
  wire icmp_ln390_1_fu_230_p2_carry__1_n_6;
  wire icmp_ln390_1_fu_230_p2_carry_i_1_n_3;
  wire icmp_ln390_1_fu_230_p2_carry_i_2_n_3;
  wire icmp_ln390_1_fu_230_p2_carry_i_3_n_3;
  wire icmp_ln390_1_fu_230_p2_carry_i_4_n_3;
  wire icmp_ln390_1_fu_230_p2_carry_n_3;
  wire icmp_ln390_1_fu_230_p2_carry_n_4;
  wire icmp_ln390_1_fu_230_p2_carry_n_5;
  wire icmp_ln390_1_fu_230_p2_carry_n_6;
  wire icmp_ln390_1_reg_839;
  wire \icmp_ln390_1_reg_839[0]_i_1_n_3 ;
  wire \icmp_ln390_1_reg_839_pp0_iter1_reg[0]_i_1_n_3 ;
  wire \icmp_ln390_1_reg_839_pp0_iter1_reg_reg_n_3_[0] ;
  wire icmp_ln390_fu_210_p2;
  wire icmp_ln390_fu_210_p2_carry__0_i_1_n_3;
  wire icmp_ln390_fu_210_p2_carry__0_i_2_n_3;
  wire icmp_ln390_fu_210_p2_carry__0_i_3_n_3;
  wire icmp_ln390_fu_210_p2_carry__0_i_4_n_3;
  wire icmp_ln390_fu_210_p2_carry__0_i_5_n_3;
  wire icmp_ln390_fu_210_p2_carry__0_i_6_n_3;
  wire icmp_ln390_fu_210_p2_carry__0_i_7_n_3;
  wire icmp_ln390_fu_210_p2_carry__0_i_8_n_3;
  wire icmp_ln390_fu_210_p2_carry__0_n_3;
  wire icmp_ln390_fu_210_p2_carry__0_n_4;
  wire icmp_ln390_fu_210_p2_carry__0_n_5;
  wire icmp_ln390_fu_210_p2_carry__0_n_6;
  wire icmp_ln390_fu_210_p2_carry__1_i_1_n_3;
  wire icmp_ln390_fu_210_p2_carry__1_i_2_n_3;
  wire icmp_ln390_fu_210_p2_carry__1_i_3_n_3;
  wire icmp_ln390_fu_210_p2_carry__1_i_4_n_3;
  wire icmp_ln390_fu_210_p2_carry__1_i_5_n_3;
  wire icmp_ln390_fu_210_p2_carry__1_i_6_n_3;
  wire icmp_ln390_fu_210_p2_carry__1_i_7_n_3;
  wire icmp_ln390_fu_210_p2_carry__1_i_8_n_3;
  wire icmp_ln390_fu_210_p2_carry__1_n_3;
  wire icmp_ln390_fu_210_p2_carry__1_n_4;
  wire icmp_ln390_fu_210_p2_carry__1_n_5;
  wire icmp_ln390_fu_210_p2_carry__1_n_6;
  wire icmp_ln390_fu_210_p2_carry__2_i_1_n_3;
  wire icmp_ln390_fu_210_p2_carry__2_i_2_n_3;
  wire icmp_ln390_fu_210_p2_carry__2_i_3_n_3;
  wire icmp_ln390_fu_210_p2_carry__2_i_4_n_3;
  wire icmp_ln390_fu_210_p2_carry__2_i_5_n_3;
  wire icmp_ln390_fu_210_p2_carry__2_i_6_n_3;
  wire icmp_ln390_fu_210_p2_carry__2_i_7_n_3;
  wire icmp_ln390_fu_210_p2_carry__2_i_8_n_3;
  wire icmp_ln390_fu_210_p2_carry__2_n_4;
  wire icmp_ln390_fu_210_p2_carry__2_n_5;
  wire icmp_ln390_fu_210_p2_carry__2_n_6;
  wire icmp_ln390_fu_210_p2_carry_i_1_n_3;
  wire icmp_ln390_fu_210_p2_carry_i_2_n_3;
  wire icmp_ln390_fu_210_p2_carry_i_3_n_3;
  wire icmp_ln390_fu_210_p2_carry_i_4_n_3;
  wire icmp_ln390_fu_210_p2_carry_i_5_n_3;
  wire icmp_ln390_fu_210_p2_carry_i_6_n_3;
  wire icmp_ln390_fu_210_p2_carry_i_7_n_3;
  wire icmp_ln390_fu_210_p2_carry_i_8_n_3;
  wire icmp_ln390_fu_210_p2_carry_n_3;
  wire icmp_ln390_fu_210_p2_carry_n_4;
  wire icmp_ln390_fu_210_p2_carry_n_5;
  wire icmp_ln390_fu_210_p2_carry_n_6;
  wire icmp_ln390_reg_815;
  wire \icmp_ln390_reg_815_reg[0]_0 ;
  wire icmp_ln398_fu_235_p2_carry__0_i_1_n_3;
  wire icmp_ln398_fu_235_p2_carry__0_i_2_n_3;
  wire icmp_ln398_fu_235_p2_carry__0_i_3_n_3;
  wire icmp_ln398_fu_235_p2_carry__0_i_4_n_3;
  wire icmp_ln398_fu_235_p2_carry__0_n_3;
  wire icmp_ln398_fu_235_p2_carry__0_n_4;
  wire icmp_ln398_fu_235_p2_carry__0_n_5;
  wire icmp_ln398_fu_235_p2_carry__0_n_6;
  wire icmp_ln398_fu_235_p2_carry__1_i_1_n_3;
  wire icmp_ln398_fu_235_p2_carry__1_i_2_n_3;
  wire icmp_ln398_fu_235_p2_carry__1_i_3_n_3;
  wire icmp_ln398_fu_235_p2_carry__1_n_5;
  wire icmp_ln398_fu_235_p2_carry__1_n_6;
  wire icmp_ln398_fu_235_p2_carry_i_1_n_3;
  wire icmp_ln398_fu_235_p2_carry_i_2_n_3;
  wire icmp_ln398_fu_235_p2_carry_i_3_n_3;
  wire icmp_ln398_fu_235_p2_carry_i_4_n_3;
  wire icmp_ln398_fu_235_p2_carry_n_3;
  wire icmp_ln398_fu_235_p2_carry_n_4;
  wire icmp_ln398_fu_235_p2_carry_n_5;
  wire icmp_ln398_fu_235_p2_carry_n_6;
  wire icmp_ln398_reg_843;
  wire \icmp_ln398_reg_843[0]_i_1_n_3 ;
  wire \icmp_ln398_reg_843[0]_rep_i_1_n_3 ;
  wire \icmp_ln398_reg_843_reg[0]_rep_n_3 ;
  wire icmp_ln412_fu_272_p2;
  wire icmp_ln412_fu_272_p2__0_carry__0_i_1_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__0_i_2_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__0_i_3_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__0_i_4_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__0_i_5_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__0_i_6_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__0_i_7_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__0_i_8_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__0_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__0_n_4;
  wire icmp_ln412_fu_272_p2__0_carry__0_n_5;
  wire icmp_ln412_fu_272_p2__0_carry__0_n_6;
  wire icmp_ln412_fu_272_p2__0_carry__1_i_1_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__1_i_2_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__1_i_3_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__1_i_4_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__1_i_5_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__1_i_6_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__1_i_7_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__1_i_8_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__1_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__1_n_4;
  wire icmp_ln412_fu_272_p2__0_carry__1_n_5;
  wire icmp_ln412_fu_272_p2__0_carry__1_n_6;
  wire icmp_ln412_fu_272_p2__0_carry__2_i_1_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__2_i_2_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__2_i_3_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__2_i_4_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__2_i_5_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__2_i_6_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__2_n_5;
  wire icmp_ln412_fu_272_p2__0_carry__2_n_6;
  wire icmp_ln412_fu_272_p2__0_carry_i_1_n_3;
  wire icmp_ln412_fu_272_p2__0_carry_i_2_n_3;
  wire icmp_ln412_fu_272_p2__0_carry_i_3_n_3;
  wire icmp_ln412_fu_272_p2__0_carry_i_4_n_3;
  wire icmp_ln412_fu_272_p2__0_carry_i_5_n_3;
  wire icmp_ln412_fu_272_p2__0_carry_i_6_n_3;
  wire icmp_ln412_fu_272_p2__0_carry_i_7_n_3;
  wire icmp_ln412_fu_272_p2__0_carry_i_8_n_3;
  wire icmp_ln412_fu_272_p2__0_carry_n_3;
  wire icmp_ln412_fu_272_p2__0_carry_n_4;
  wire icmp_ln412_fu_272_p2__0_carry_n_5;
  wire icmp_ln412_fu_272_p2__0_carry_n_6;
  wire icmp_ln412_reg_855;
  wire \icmp_ln412_reg_855[0]_i_1_n_3 ;
  wire \icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ;
  wire icmp_ln414_1_fu_298_p2;
  wire icmp_ln414_1_reg_8640;
  wire \icmp_ln414_1_reg_864[0]_i_10_n_3 ;
  wire \icmp_ln414_1_reg_864[0]_i_11_n_3 ;
  wire \icmp_ln414_1_reg_864[0]_i_12_n_3 ;
  wire \icmp_ln414_1_reg_864[0]_i_13_n_3 ;
  wire \icmp_ln414_1_reg_864[0]_i_14_n_3 ;
  wire \icmp_ln414_1_reg_864[0]_i_15_n_3 ;
  wire \icmp_ln414_1_reg_864[0]_i_16_n_3 ;
  wire \icmp_ln414_1_reg_864[0]_i_17_n_3 ;
  wire \icmp_ln414_1_reg_864[0]_i_18_n_3 ;
  wire \icmp_ln414_1_reg_864[0]_i_3_n_3 ;
  wire \icmp_ln414_1_reg_864[0]_i_6_n_3 ;
  wire \icmp_ln414_1_reg_864[0]_i_7_n_3 ;
  wire \icmp_ln414_1_reg_864[0]_i_8_n_3 ;
  wire \icmp_ln414_1_reg_864[0]_i_9_n_3 ;
  wire icmp_ln414_1_reg_864_pp0_iter2_reg;
  wire \icmp_ln414_1_reg_864_reg[0]_0 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_4_n_10 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_4_n_3 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_4_n_4 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_4_n_5 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_4_n_6 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_4_n_7 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_4_n_8 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_4_n_9 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_5_n_10 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_5_n_3 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_5_n_4 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_5_n_5 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_5_n_6 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_5_n_7 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_5_n_8 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_5_n_9 ;
  wire icmp_ln414_fu_373_p2;
  wire icmp_ln414_fu_373_p2_carry__0_i_10_n_3;
  wire icmp_ln414_fu_373_p2_carry__0_i_11_n_3;
  wire icmp_ln414_fu_373_p2_carry__0_i_12_n_3;
  wire icmp_ln414_fu_373_p2_carry__0_i_13_n_3;
  wire icmp_ln414_fu_373_p2_carry__0_i_1_n_3;
  wire icmp_ln414_fu_373_p2_carry__0_i_2_n_3;
  wire icmp_ln414_fu_373_p2_carry__0_i_3_n_3;
  wire icmp_ln414_fu_373_p2_carry__0_i_4_n_3;
  wire icmp_ln414_fu_373_p2_carry__0_i_5_n_3;
  wire icmp_ln414_fu_373_p2_carry__0_i_6_n_3;
  wire icmp_ln414_fu_373_p2_carry__0_i_7_n_3;
  wire icmp_ln414_fu_373_p2_carry__0_i_8_n_3;
  wire icmp_ln414_fu_373_p2_carry__0_i_9_n_10;
  wire icmp_ln414_fu_373_p2_carry__0_i_9_n_3;
  wire icmp_ln414_fu_373_p2_carry__0_i_9_n_4;
  wire icmp_ln414_fu_373_p2_carry__0_i_9_n_5;
  wire icmp_ln414_fu_373_p2_carry__0_i_9_n_6;
  wire icmp_ln414_fu_373_p2_carry__0_i_9_n_7;
  wire icmp_ln414_fu_373_p2_carry__0_i_9_n_8;
  wire icmp_ln414_fu_373_p2_carry__0_i_9_n_9;
  wire icmp_ln414_fu_373_p2_carry__0_n_3;
  wire icmp_ln414_fu_373_p2_carry__0_n_4;
  wire icmp_ln414_fu_373_p2_carry__0_n_5;
  wire icmp_ln414_fu_373_p2_carry__0_n_6;
  wire icmp_ln414_fu_373_p2_carry__1_i_10_n_3;
  wire icmp_ln414_fu_373_p2_carry__1_i_11_n_3;
  wire icmp_ln414_fu_373_p2_carry__1_i_12_n_3;
  wire icmp_ln414_fu_373_p2_carry__1_i_13_n_3;
  wire icmp_ln414_fu_373_p2_carry__1_i_1_n_3;
  wire icmp_ln414_fu_373_p2_carry__1_i_2_n_3;
  wire icmp_ln414_fu_373_p2_carry__1_i_3_n_3;
  wire icmp_ln414_fu_373_p2_carry__1_i_4_n_3;
  wire icmp_ln414_fu_373_p2_carry__1_i_5_n_3;
  wire icmp_ln414_fu_373_p2_carry__1_i_6_n_3;
  wire icmp_ln414_fu_373_p2_carry__1_i_7_n_3;
  wire icmp_ln414_fu_373_p2_carry__1_i_8_n_3;
  wire icmp_ln414_fu_373_p2_carry__1_i_9_n_10;
  wire icmp_ln414_fu_373_p2_carry__1_i_9_n_3;
  wire icmp_ln414_fu_373_p2_carry__1_i_9_n_4;
  wire icmp_ln414_fu_373_p2_carry__1_i_9_n_5;
  wire icmp_ln414_fu_373_p2_carry__1_i_9_n_6;
  wire icmp_ln414_fu_373_p2_carry__1_i_9_n_7;
  wire icmp_ln414_fu_373_p2_carry__1_i_9_n_8;
  wire icmp_ln414_fu_373_p2_carry__1_i_9_n_9;
  wire icmp_ln414_fu_373_p2_carry__1_n_3;
  wire icmp_ln414_fu_373_p2_carry__1_n_4;
  wire icmp_ln414_fu_373_p2_carry__1_n_5;
  wire icmp_ln414_fu_373_p2_carry__1_n_6;
  wire icmp_ln414_fu_373_p2_carry__2_i_1_n_3;
  wire icmp_ln414_fu_373_p2_carry__2_i_2_n_3;
  wire icmp_ln414_fu_373_p2_carry__2_i_3_n_3;
  wire icmp_ln414_fu_373_p2_carry__2_i_4_n_3;
  wire icmp_ln414_fu_373_p2_carry__2_i_5_n_10;
  wire icmp_ln414_fu_373_p2_carry__2_i_5_n_4;
  wire icmp_ln414_fu_373_p2_carry__2_i_5_n_5;
  wire icmp_ln414_fu_373_p2_carry__2_i_5_n_6;
  wire icmp_ln414_fu_373_p2_carry__2_i_5_n_7;
  wire icmp_ln414_fu_373_p2_carry__2_i_5_n_8;
  wire icmp_ln414_fu_373_p2_carry__2_i_5_n_9;
  wire icmp_ln414_fu_373_p2_carry__2_i_6_n_3;
  wire icmp_ln414_fu_373_p2_carry__2_i_7_n_3;
  wire icmp_ln414_fu_373_p2_carry__2_i_8_n_3;
  wire icmp_ln414_fu_373_p2_carry__2_i_9_n_3;
  wire icmp_ln414_fu_373_p2_carry__2_n_6;
  wire icmp_ln414_fu_373_p2_carry_i_10_n_10;
  wire icmp_ln414_fu_373_p2_carry_i_10_n_3;
  wire icmp_ln414_fu_373_p2_carry_i_10_n_4;
  wire icmp_ln414_fu_373_p2_carry_i_10_n_5;
  wire icmp_ln414_fu_373_p2_carry_i_10_n_6;
  wire icmp_ln414_fu_373_p2_carry_i_10_n_7;
  wire icmp_ln414_fu_373_p2_carry_i_10_n_8;
  wire icmp_ln414_fu_373_p2_carry_i_10_n_9;
  wire icmp_ln414_fu_373_p2_carry_i_11_n_3;
  wire icmp_ln414_fu_373_p2_carry_i_12_n_3;
  wire icmp_ln414_fu_373_p2_carry_i_13_n_3;
  wire icmp_ln414_fu_373_p2_carry_i_14_n_3;
  wire icmp_ln414_fu_373_p2_carry_i_1_n_3;
  wire icmp_ln414_fu_373_p2_carry_i_2_n_3;
  wire icmp_ln414_fu_373_p2_carry_i_3_n_3;
  wire icmp_ln414_fu_373_p2_carry_i_4_n_3;
  wire icmp_ln414_fu_373_p2_carry_i_5_n_3;
  wire icmp_ln414_fu_373_p2_carry_i_6_n_3;
  wire icmp_ln414_fu_373_p2_carry_i_7_n_3;
  wire icmp_ln414_fu_373_p2_carry_i_8_n_3;
  wire icmp_ln414_fu_373_p2_carry_i_9_n_3;
  wire icmp_ln414_fu_373_p2_carry_n_3;
  wire icmp_ln414_fu_373_p2_carry_n_4;
  wire icmp_ln414_fu_373_p2_carry_n_5;
  wire icmp_ln414_fu_373_p2_carry_n_6;
  wire icmp_ln414_reg_911;
  wire icmp_ln414_reg_9110;
  wire icmp_ln414_reg_911_pp0_iter2_reg;
  wire icmp_ln416_fu_308_p2;
  wire icmp_ln416_fu_308_p2_carry__0_i_1_n_3;
  wire icmp_ln416_fu_308_p2_carry__0_i_2_n_3;
  wire icmp_ln416_fu_308_p2_carry__0_i_3_n_3;
  wire icmp_ln416_fu_308_p2_carry__0_i_4_n_3;
  wire icmp_ln416_fu_308_p2_carry__0_i_5_n_3;
  wire icmp_ln416_fu_308_p2_carry__0_i_6_n_3;
  wire icmp_ln416_fu_308_p2_carry__0_i_7_n_3;
  wire icmp_ln416_fu_308_p2_carry__0_i_8_n_3;
  wire icmp_ln416_fu_308_p2_carry__0_n_3;
  wire icmp_ln416_fu_308_p2_carry__0_n_4;
  wire icmp_ln416_fu_308_p2_carry__0_n_5;
  wire icmp_ln416_fu_308_p2_carry__0_n_6;
  wire icmp_ln416_fu_308_p2_carry__1_i_1_n_3;
  wire icmp_ln416_fu_308_p2_carry__1_i_2_n_3;
  wire icmp_ln416_fu_308_p2_carry__1_i_3_n_3;
  wire icmp_ln416_fu_308_p2_carry__1_n_6;
  wire icmp_ln416_fu_308_p2_carry_i_1_n_3;
  wire icmp_ln416_fu_308_p2_carry_i_2_n_3;
  wire icmp_ln416_fu_308_p2_carry_i_3_n_3;
  wire icmp_ln416_fu_308_p2_carry_i_4_n_3;
  wire icmp_ln416_fu_308_p2_carry_i_5_n_3;
  wire icmp_ln416_fu_308_p2_carry_i_6_n_3;
  wire icmp_ln416_fu_308_p2_carry_i_7_n_3;
  wire icmp_ln416_fu_308_p2_carry_n_3;
  wire icmp_ln416_fu_308_p2_carry_n_4;
  wire icmp_ln416_fu_308_p2_carry_n_5;
  wire icmp_ln416_fu_308_p2_carry_n_6;
  wire icmp_ln416_reg_880;
  wire icmp_ln416_reg_880_pp0_iter2_reg;
  wire icmp_ln674_fu_332_p2;
  wire icmp_ln674_fu_332_p2_carry__0_i_10_n_3;
  wire icmp_ln674_fu_332_p2_carry__0_i_10_n_4;
  wire icmp_ln674_fu_332_p2_carry__0_i_10_n_5;
  wire icmp_ln674_fu_332_p2_carry__0_i_10_n_6;
  wire icmp_ln674_fu_332_p2_carry__0_i_15_n_3;
  wire icmp_ln674_fu_332_p2_carry__0_i_16_n_3;
  wire icmp_ln674_fu_332_p2_carry__0_i_17_n_3;
  wire icmp_ln674_fu_332_p2_carry__0_i_18_n_3;
  wire icmp_ln674_fu_332_p2_carry__0_i_1_n_3;
  wire icmp_ln674_fu_332_p2_carry__0_i_23_n_3;
  wire icmp_ln674_fu_332_p2_carry__0_i_24_n_3;
  wire icmp_ln674_fu_332_p2_carry__0_i_25_n_3;
  wire icmp_ln674_fu_332_p2_carry__0_i_26_n_3;
  wire icmp_ln674_fu_332_p2_carry__0_i_2_n_3;
  wire icmp_ln674_fu_332_p2_carry__0_i_3_n_3;
  wire icmp_ln674_fu_332_p2_carry__0_i_4_n_3;
  wire icmp_ln674_fu_332_p2_carry__0_i_5_n_3;
  wire icmp_ln674_fu_332_p2_carry__0_i_6_n_3;
  wire icmp_ln674_fu_332_p2_carry__0_i_7_n_3;
  wire icmp_ln674_fu_332_p2_carry__0_i_8_n_3;
  wire icmp_ln674_fu_332_p2_carry__0_i_9_n_3;
  wire icmp_ln674_fu_332_p2_carry__0_i_9_n_4;
  wire icmp_ln674_fu_332_p2_carry__0_i_9_n_5;
  wire icmp_ln674_fu_332_p2_carry__0_i_9_n_6;
  wire icmp_ln674_fu_332_p2_carry__0_n_3;
  wire icmp_ln674_fu_332_p2_carry__0_n_4;
  wire icmp_ln674_fu_332_p2_carry__0_n_5;
  wire icmp_ln674_fu_332_p2_carry__0_n_6;
  wire icmp_ln674_fu_332_p2_carry__1_i_10_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_i_10_n_4;
  wire icmp_ln674_fu_332_p2_carry__1_i_10_n_5;
  wire icmp_ln674_fu_332_p2_carry__1_i_10_n_6;
  wire icmp_ln674_fu_332_p2_carry__1_i_15_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_i_16_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_i_17_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_i_18_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_i_1_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_i_23_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_i_24_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_i_25_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_i_26_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_i_2_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_i_3_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_i_4_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_i_5_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_i_6_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_i_7_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_i_8_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_i_9_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_i_9_n_4;
  wire icmp_ln674_fu_332_p2_carry__1_i_9_n_5;
  wire icmp_ln674_fu_332_p2_carry__1_i_9_n_6;
  wire icmp_ln674_fu_332_p2_carry__1_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_n_4;
  wire icmp_ln674_fu_332_p2_carry__1_n_5;
  wire icmp_ln674_fu_332_p2_carry__1_n_6;
  wire icmp_ln674_fu_332_p2_carry__2_i_10_n_3;
  wire icmp_ln674_fu_332_p2_carry__2_i_11_n_3;
  wire icmp_ln674_fu_332_p2_carry__2_i_12_n_3;
  wire icmp_ln674_fu_332_p2_carry__2_i_1_n_3;
  wire icmp_ln674_fu_332_p2_carry__2_i_2_n_3;
  wire icmp_ln674_fu_332_p2_carry__2_i_3_n_3;
  wire icmp_ln674_fu_332_p2_carry__2_i_4_n_3;
  wire icmp_ln674_fu_332_p2_carry__2_i_5_n_4;
  wire icmp_ln674_fu_332_p2_carry__2_i_5_n_5;
  wire icmp_ln674_fu_332_p2_carry__2_i_5_n_6;
  wire icmp_ln674_fu_332_p2_carry__2_i_9_n_3;
  wire icmp_ln674_fu_332_p2_carry__2_n_6;
  wire icmp_ln674_fu_332_p2_carry_i_10_n_3;
  wire icmp_ln674_fu_332_p2_carry_i_10_n_4;
  wire icmp_ln674_fu_332_p2_carry_i_10_n_5;
  wire icmp_ln674_fu_332_p2_carry_i_10_n_6;
  wire icmp_ln674_fu_332_p2_carry_i_11_n_3;
  wire icmp_ln674_fu_332_p2_carry_i_11_n_4;
  wire icmp_ln674_fu_332_p2_carry_i_11_n_5;
  wire icmp_ln674_fu_332_p2_carry_i_11_n_6;
  wire icmp_ln674_fu_332_p2_carry_i_16_n_3;
  wire icmp_ln674_fu_332_p2_carry_i_17_n_3;
  wire icmp_ln674_fu_332_p2_carry_i_18_n_3;
  wire icmp_ln674_fu_332_p2_carry_i_19_n_3;
  wire icmp_ln674_fu_332_p2_carry_i_1_n_3;
  wire icmp_ln674_fu_332_p2_carry_i_25_n_3;
  wire icmp_ln674_fu_332_p2_carry_i_26_n_3;
  wire icmp_ln674_fu_332_p2_carry_i_27_n_3;
  wire icmp_ln674_fu_332_p2_carry_i_28_n_3;
  wire icmp_ln674_fu_332_p2_carry_i_2_n_3;
  wire icmp_ln674_fu_332_p2_carry_i_3_n_3;
  wire icmp_ln674_fu_332_p2_carry_i_4_n_3;
  wire icmp_ln674_fu_332_p2_carry_i_5_n_3;
  wire icmp_ln674_fu_332_p2_carry_i_6_n_3;
  wire icmp_ln674_fu_332_p2_carry_i_7_n_3;
  wire icmp_ln674_fu_332_p2_carry_i_8_n_3;
  wire icmp_ln674_fu_332_p2_carry_i_9_n_3;
  wire icmp_ln674_fu_332_p2_carry_n_3;
  wire icmp_ln674_fu_332_p2_carry_n_4;
  wire icmp_ln674_fu_332_p2_carry_n_5;
  wire icmp_ln674_fu_332_p2_carry_n_6;
  wire icmp_ln674_reg_885;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire [31:3]last_N_size_fu_187_p2;
  wire \last_N_size_reg_795[5]_i_2_n_3 ;
  wire \last_N_size_reg_795_reg[13]_i_1_n_3 ;
  wire \last_N_size_reg_795_reg[13]_i_1_n_4 ;
  wire \last_N_size_reg_795_reg[13]_i_1_n_5 ;
  wire \last_N_size_reg_795_reg[13]_i_1_n_6 ;
  wire \last_N_size_reg_795_reg[17]_i_1_n_3 ;
  wire \last_N_size_reg_795_reg[17]_i_1_n_4 ;
  wire \last_N_size_reg_795_reg[17]_i_1_n_5 ;
  wire \last_N_size_reg_795_reg[17]_i_1_n_6 ;
  wire \last_N_size_reg_795_reg[21]_i_1_n_3 ;
  wire \last_N_size_reg_795_reg[21]_i_1_n_4 ;
  wire \last_N_size_reg_795_reg[21]_i_1_n_5 ;
  wire \last_N_size_reg_795_reg[21]_i_1_n_6 ;
  wire \last_N_size_reg_795_reg[25]_i_1_n_3 ;
  wire \last_N_size_reg_795_reg[25]_i_1_n_4 ;
  wire \last_N_size_reg_795_reg[25]_i_1_n_5 ;
  wire \last_N_size_reg_795_reg[25]_i_1_n_6 ;
  wire \last_N_size_reg_795_reg[29]_i_1_n_3 ;
  wire \last_N_size_reg_795_reg[29]_i_1_n_4 ;
  wire \last_N_size_reg_795_reg[29]_i_1_n_5 ;
  wire \last_N_size_reg_795_reg[29]_i_1_n_6 ;
  wire \last_N_size_reg_795_reg[31]_i_1_n_6 ;
  wire \last_N_size_reg_795_reg[5]_i_1_n_3 ;
  wire \last_N_size_reg_795_reg[5]_i_1_n_4 ;
  wire \last_N_size_reg_795_reg[5]_i_1_n_5 ;
  wire \last_N_size_reg_795_reg[5]_i_1_n_6 ;
  wire \last_N_size_reg_795_reg[9]_i_1_n_3 ;
  wire \last_N_size_reg_795_reg[9]_i_1_n_4 ;
  wire \last_N_size_reg_795_reg[9]_i_1_n_5 ;
  wire \last_N_size_reg_795_reg[9]_i_1_n_6 ;
  wire \last_N_size_reg_795_reg_n_3_[10] ;
  wire \last_N_size_reg_795_reg_n_3_[11] ;
  wire \last_N_size_reg_795_reg_n_3_[12] ;
  wire \last_N_size_reg_795_reg_n_3_[13] ;
  wire \last_N_size_reg_795_reg_n_3_[14] ;
  wire \last_N_size_reg_795_reg_n_3_[15] ;
  wire \last_N_size_reg_795_reg_n_3_[16] ;
  wire \last_N_size_reg_795_reg_n_3_[17] ;
  wire \last_N_size_reg_795_reg_n_3_[18] ;
  wire \last_N_size_reg_795_reg_n_3_[19] ;
  wire \last_N_size_reg_795_reg_n_3_[20] ;
  wire \last_N_size_reg_795_reg_n_3_[21] ;
  wire \last_N_size_reg_795_reg_n_3_[22] ;
  wire \last_N_size_reg_795_reg_n_3_[23] ;
  wire \last_N_size_reg_795_reg_n_3_[24] ;
  wire \last_N_size_reg_795_reg_n_3_[25] ;
  wire \last_N_size_reg_795_reg_n_3_[26] ;
  wire \last_N_size_reg_795_reg_n_3_[27] ;
  wire \last_N_size_reg_795_reg_n_3_[28] ;
  wire \last_N_size_reg_795_reg_n_3_[29] ;
  wire \last_N_size_reg_795_reg_n_3_[30] ;
  wire \last_N_size_reg_795_reg_n_3_[31] ;
  wire \last_N_size_reg_795_reg_n_3_[3] ;
  wire \last_N_size_reg_795_reg_n_3_[4] ;
  wire \last_N_size_reg_795_reg_n_3_[5] ;
  wire \last_N_size_reg_795_reg_n_3_[6] ;
  wire \last_N_size_reg_795_reg_n_3_[7] ;
  wire \last_N_size_reg_795_reg_n_3_[8] ;
  wire \last_N_size_reg_795_reg_n_3_[9] ;
  wire [31:0]loop_count_reg_789;
  wire [7:7]lshr_ln414_2_fu_556_p2;
  wire [31:7]lshr_ln414_2_reg_960;
  wire lshr_ln414_2_reg_9600;
  wire \lshr_ln414_2_reg_960[15]_i_1_n_3 ;
  wire \lshr_ln414_2_reg_960[23]_i_1_n_3 ;
  wire \lshr_ln414_2_reg_960[31]_i_2_n_3 ;
  wire [7:0]lshr_ln674_1_reg_955;
  wire \lshr_ln674_1_reg_955[7]_i_1_n_3 ;
  wire [0:0]\lshr_ln674_1_reg_955_reg[0]_0 ;
  wire \lshr_ln674_1_reg_955_reg[1]_0 ;
  wire \lshr_ln674_1_reg_955_reg[2]_0 ;
  wire \lshr_ln674_1_reg_955_reg[3]_0 ;
  wire \lshr_ln674_1_reg_955_reg[4]_0 ;
  wire \lshr_ln674_1_reg_955_reg[5]_0 ;
  wire \lshr_ln674_1_reg_955_reg[6]_0 ;
  wire \lshr_ln674_1_reg_955_reg[7]_0 ;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_2__0_n_3 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [0:0]\mOutPtr_reg[1] ;
  wire mul_32s_32s_32_2_1_U94_n_19;
  wire mul_32s_32s_32_2_1_U94_n_20;
  wire mul_32s_32s_32_2_1_U94_n_21;
  wire mul_32s_32s_32_2_1_U94_n_22;
  wire mul_32s_32s_32_2_1_U94_n_23;
  wire mul_32s_32s_32_2_1_U94_n_24;
  wire mul_32s_32s_32_2_1_U94_n_25;
  wire mul_32s_32s_32_2_1_U94_n_26;
  wire mul_32s_32s_32_2_1_U94_n_27;
  wire mul_32s_32s_32_2_1_U94_n_28;
  wire mul_32s_32s_32_2_1_U94_n_29;
  wire mul_32s_32s_32_2_1_U94_n_30;
  wire mul_32s_32s_32_2_1_U94_n_31;
  wire mul_32s_32s_32_2_1_U94_n_32;
  wire mul_32s_32s_32_2_1_U94_n_33;
  wire mul_32s_32s_32_2_1_U94_n_34;
  wire out_mat_data_empty_n;
  wire p_15_in;
  wire p_1_in;
  wire p_20_in;
  wire [31:0]p_Val2_s_fu_98;
  wire \p_Val2_s_fu_98[0]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[0]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[0]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[0]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[0]_i_5_n_3 ;
  wire \p_Val2_s_fu_98[10]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[10]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[10]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[10]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[11]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[11]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[11]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[11]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[12]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[12]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[12]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[13]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[13]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[13]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[13]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[14]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[14]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[14]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[14]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[14]_i_5_n_3 ;
  wire \p_Val2_s_fu_98[14]_i_6_n_3 ;
  wire \p_Val2_s_fu_98[14]_i_7_n_3 ;
  wire \p_Val2_s_fu_98[15]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[15]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[15]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[15]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[15]_i_5_n_3 ;
  wire \p_Val2_s_fu_98[15]_i_6_n_3 ;
  wire \p_Val2_s_fu_98[15]_i_7_n_3 ;
  wire \p_Val2_s_fu_98[16]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[16]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[16]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[16]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[17]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[17]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[17]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[18]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[18]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[18]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[19]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[19]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[19]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[1]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[1]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[1]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[20]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[20]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[20]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[20]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[21]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[21]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[21]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[22]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[22]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[22]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[22]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[22]_i_5_n_3 ;
  wire \p_Val2_s_fu_98[23]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[23]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[23]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[23]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[23]_i_5_n_3 ;
  wire \p_Val2_s_fu_98[23]_i_6_n_3 ;
  wire \p_Val2_s_fu_98[23]_i_7_n_3 ;
  wire \p_Val2_s_fu_98[23]_i_8_n_3 ;
  wire \p_Val2_s_fu_98[23]_i_9_n_3 ;
  wire \p_Val2_s_fu_98[24]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[24]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[24]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[24]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[24]_i_5_n_3 ;
  wire \p_Val2_s_fu_98[25]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[25]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[25]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[26]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[26]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[26]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[27]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[27]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[27]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[28]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[28]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[28]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[29]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[29]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[29]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[2]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[2]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[2]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[2]_i_5_n_3 ;
  wire \p_Val2_s_fu_98[2]_i_6_n_3 ;
  wire \p_Val2_s_fu_98[30]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[30]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[30]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[30]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[30]_i_5_n_3 ;
  wire \p_Val2_s_fu_98[30]_i_6_n_3 ;
  wire \p_Val2_s_fu_98[31]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[31]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[31]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[31]_i_5_n_3 ;
  wire \p_Val2_s_fu_98[31]_i_6_n_3 ;
  wire \p_Val2_s_fu_98[31]_i_7_n_3 ;
  wire \p_Val2_s_fu_98[31]_i_8_n_3 ;
  wire \p_Val2_s_fu_98[3]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[3]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[3]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[4]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[4]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[4]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[5]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[5]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[5]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[6]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[6]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[6]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[6]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[6]_i_5_n_3 ;
  wire \p_Val2_s_fu_98[6]_i_6_n_3 ;
  wire \p_Val2_s_fu_98[6]_i_7_n_3 ;
  wire \p_Val2_s_fu_98[7]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[7]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[7]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[7]_i_5_n_3 ;
  wire \p_Val2_s_fu_98[7]_i_6_n_3 ;
  wire \p_Val2_s_fu_98[8]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[8]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[8]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[8]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[9]_i_1_n_3 ;
  wire \p_Val2_s_fu_98[9]_i_2_n_3 ;
  wire \p_Val2_s_fu_98[9]_i_3_n_3 ;
  wire \p_Val2_s_fu_98[9]_i_4_n_3 ;
  wire \p_Val2_s_fu_98[9]_i_5_n_3 ;
  wire \p_Val2_s_fu_98[9]_i_6_n_3 ;
  wire \p_Val2_s_fu_98[9]_i_7_n_3 ;
  wire \p_Val2_s_fu_98_reg[1]_i_1_n_3 ;
  wire \p_Val2_s_fu_98_reg[2]_i_1_n_3 ;
  wire \p_Val2_s_fu_98_reg[3]_i_1_n_3 ;
  wire \p_Val2_s_fu_98_reg[4]_i_1_n_3 ;
  wire \p_Val2_s_fu_98_reg[5]_i_1_n_3 ;
  wire \p_Val2_s_fu_98_reg[7]_i_1_n_3 ;
  wire [31:16]\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 ;
  wire [5:5]select_ln414_fu_567_p3;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire [31:7]shl_ln414_2_fu_464_p2;
  wire [31:7]shl_ln414_2_reg_938;
  wire \shl_ln414_2_reg_938[31]_i_2_n_3 ;
  wire \shl_ln414_2_reg_938_reg[15]_0 ;
  wire \shl_ln414_2_reg_938_reg[23]_0 ;
  wire [31:0]\shl_ln414_2_reg_938_reg[31]_0 ;
  wire [1:0]\shl_ln414_2_reg_938_reg[31]_1 ;
  wire [1:0]\shl_ln414_2_reg_938_reg[31]_2 ;
  wire [31:3]shl_ln_fu_180_p3;
  wire [31:0]srcMat_1_c_dout;
  wire srcMat_1_c_empty_n;
  wire srcMat_2_c_empty_n;
  wire strm_full_n;
  wire [31:1]sub13_i_i_fu_205_p2;
  wire sub13_i_i_fu_205_p2_carry__0_n_3;
  wire sub13_i_i_fu_205_p2_carry__0_n_4;
  wire sub13_i_i_fu_205_p2_carry__0_n_5;
  wire sub13_i_i_fu_205_p2_carry__0_n_6;
  wire sub13_i_i_fu_205_p2_carry__1_n_3;
  wire sub13_i_i_fu_205_p2_carry__1_n_4;
  wire sub13_i_i_fu_205_p2_carry__1_n_5;
  wire sub13_i_i_fu_205_p2_carry__1_n_6;
  wire sub13_i_i_fu_205_p2_carry__2_n_3;
  wire sub13_i_i_fu_205_p2_carry__2_n_4;
  wire sub13_i_i_fu_205_p2_carry__2_n_5;
  wire sub13_i_i_fu_205_p2_carry__2_n_6;
  wire sub13_i_i_fu_205_p2_carry__3_n_3;
  wire sub13_i_i_fu_205_p2_carry__3_n_4;
  wire sub13_i_i_fu_205_p2_carry__3_n_5;
  wire sub13_i_i_fu_205_p2_carry__3_n_6;
  wire sub13_i_i_fu_205_p2_carry__4_n_3;
  wire sub13_i_i_fu_205_p2_carry__4_n_4;
  wire sub13_i_i_fu_205_p2_carry__4_n_5;
  wire sub13_i_i_fu_205_p2_carry__4_n_6;
  wire sub13_i_i_fu_205_p2_carry__5_n_3;
  wire sub13_i_i_fu_205_p2_carry__5_n_4;
  wire sub13_i_i_fu_205_p2_carry__5_n_5;
  wire sub13_i_i_fu_205_p2_carry__5_n_6;
  wire sub13_i_i_fu_205_p2_carry__6_n_5;
  wire sub13_i_i_fu_205_p2_carry__6_n_6;
  wire sub13_i_i_fu_205_p2_carry_n_3;
  wire sub13_i_i_fu_205_p2_carry_n_4;
  wire sub13_i_i_fu_205_p2_carry_n_5;
  wire sub13_i_i_fu_205_p2_carry_n_6;
  wire [31:0]sub13_i_i_reg_810;
  wire [0:0]\sub13_i_i_reg_810_reg[0]_0 ;
  wire [3:0]\sub13_i_i_reg_810_reg[12]_0 ;
  wire [3:0]\sub13_i_i_reg_810_reg[12]_1 ;
  wire [3:0]\sub13_i_i_reg_810_reg[16]_0 ;
  wire [3:0]\sub13_i_i_reg_810_reg[16]_1 ;
  wire [3:0]\sub13_i_i_reg_810_reg[20]_0 ;
  wire [3:0]\sub13_i_i_reg_810_reg[20]_1 ;
  wire [3:0]\sub13_i_i_reg_810_reg[24]_0 ;
  wire [3:0]\sub13_i_i_reg_810_reg[24]_1 ;
  wire [3:0]\sub13_i_i_reg_810_reg[28]_0 ;
  wire [3:0]\sub13_i_i_reg_810_reg[28]_1 ;
  wire [1:0]\sub13_i_i_reg_810_reg[31]_0 ;
  wire [2:0]\sub13_i_i_reg_810_reg[31]_1 ;
  wire [3:0]\sub13_i_i_reg_810_reg[4]_0 ;
  wire [3:0]\sub13_i_i_reg_810_reg[8]_0 ;
  wire [3:0]\sub13_i_i_reg_810_reg[8]_1 ;
  wire [28:0]sub_ln378_fu_175_p2;
  wire sub_ln378_fu_175_p2_carry__0_n_3;
  wire sub_ln378_fu_175_p2_carry__0_n_4;
  wire sub_ln378_fu_175_p2_carry__0_n_5;
  wire sub_ln378_fu_175_p2_carry__0_n_6;
  wire sub_ln378_fu_175_p2_carry__1_n_3;
  wire sub_ln378_fu_175_p2_carry__1_n_4;
  wire sub_ln378_fu_175_p2_carry__1_n_5;
  wire sub_ln378_fu_175_p2_carry__1_n_6;
  wire sub_ln378_fu_175_p2_carry__2_n_3;
  wire sub_ln378_fu_175_p2_carry__2_n_4;
  wire sub_ln378_fu_175_p2_carry__2_n_5;
  wire sub_ln378_fu_175_p2_carry__2_n_6;
  wire sub_ln378_fu_175_p2_carry__3_n_3;
  wire sub_ln378_fu_175_p2_carry__3_n_4;
  wire sub_ln378_fu_175_p2_carry__3_n_5;
  wire sub_ln378_fu_175_p2_carry__3_n_6;
  wire sub_ln378_fu_175_p2_carry__4_n_3;
  wire sub_ln378_fu_175_p2_carry__4_n_4;
  wire sub_ln378_fu_175_p2_carry__4_n_5;
  wire sub_ln378_fu_175_p2_carry__4_n_6;
  wire sub_ln378_fu_175_p2_carry__5_n_3;
  wire sub_ln378_fu_175_p2_carry__5_n_4;
  wire sub_ln378_fu_175_p2_carry__5_n_5;
  wire sub_ln378_fu_175_p2_carry__5_n_6;
  wire sub_ln378_fu_175_p2_carry_n_3;
  wire sub_ln378_fu_175_p2_carry_n_4;
  wire sub_ln378_fu_175_p2_carry_n_5;
  wire sub_ln378_fu_175_p2_carry_n_6;
  wire [3:0]\sub_ln378_reg_784_reg[11]_0 ;
  wire [3:0]\sub_ln378_reg_784_reg[15]_0 ;
  wire [3:0]\sub_ln378_reg_784_reg[19]_0 ;
  wire [3:0]\sub_ln378_reg_784_reg[23]_0 ;
  wire [3:0]\sub_ln378_reg_784_reg[27]_0 ;
  wire [0:0]\sub_ln378_reg_784_reg[28]_0 ;
  wire [3:0]\sub_ln378_reg_784_reg[7]_0 ;
  wire [5:0]sub_ln414_1_reg_971;
  wire sub_ln414_1_reg_9710;
  wire \sub_ln414_1_reg_971[3]_i_1_n_3 ;
  wire \sub_ln414_1_reg_971[4]_i_1_n_3 ;
  wire [5:3]sub_ln414_reg_966;
  wire \sub_ln414_reg_966[3]_i_1_n_3 ;
  wire \sub_ln414_reg_966[4]_i_1_n_3 ;
  wire \sub_ln414_reg_966[5]_i_1_n_3 ;
  wire [3:3]sub_ln674_4_fu_531_p2;
  wire [3:1]sub_ln674_4_reg_950;
  wire [7:0]tmp_V_reg_933;
  wire [5:3]trunc_ln414_1_reg_927;
  wire \trunc_ln414_1_reg_927[3]_i_1_n_3 ;
  wire [5:3]trunc_ln414_1_reg_927_pp0_iter2_reg;
  wire [4:4]trunc_ln414_2_reg_872;
  wire \trunc_ln414_2_reg_872[5]_i_2_n_3 ;
  wire \trunc_ln414_2_reg_872[5]_i_3_n_3 ;
  wire \trunc_ln414_2_reg_872[5]_i_4_n_3 ;
  wire \trunc_ln414_2_reg_872[5]_i_5_n_3 ;
  wire \trunc_ln414_2_reg_872[5]_i_6_n_3 ;
  wire \trunc_ln414_2_reg_872_reg[3]_0 ;
  wire [0:0]\trunc_ln414_2_reg_872_reg[5]_0 ;
  wire \trunc_ln414_2_reg_872_reg[5]_i_1_n_10 ;
  wire \trunc_ln414_2_reg_872_reg[5]_i_1_n_3 ;
  wire \trunc_ln414_2_reg_872_reg[5]_i_1_n_4 ;
  wire \trunc_ln414_2_reg_872_reg[5]_i_1_n_5 ;
  wire \trunc_ln414_2_reg_872_reg[5]_i_1_n_6 ;
  wire \trunc_ln414_2_reg_872_reg[5]_i_1_n_7 ;
  wire \trunc_ln414_2_reg_872_reg[5]_i_1_n_8 ;
  wire \trunc_ln414_2_reg_872_reg[5]_i_1_n_9 ;
  wire [5:4]trunc_ln414_3_fu_346_p1;
  wire [5:3]trunc_ln414_3_reg_906;
  wire \trunc_ln414_3_reg_906[3]_i_1_n_3 ;
  wire [5:3]trunc_ln414_reg_919;
  wire [5:3]trunc_ln414_reg_919_pp0_iter2_reg;
  wire [3:3]trunc_ln674_1_fu_342_p1;
  wire [31:4]trunc_ln674_1_fu_342_p1__0;
  wire [3:3]trunc_ln674_1_reg_900;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;
  wire [3:3]\NLW_PTR_WIDTH_min_last_N_reg_800_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_PTR_WIDTH_plus_last_N_reg_805_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_PTR_WIDTH_plus_last_N_reg_805_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_add_ln417_1_fu_326_p2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_add_ln417_1_fu_326_p2_carry_O_UNCONNECTED;
  wire [0:0]NLW_add_ln421_fu_367_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln421_fu_367_p2_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln421_fu_367_p2_carry__6_O_UNCONNECTED;
  wire [3:0]\NLW_bits_to_add_fu_1020_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_bits_to_add_fu_1020_inferred__0/i__carry__6_O_UNCONNECTED ;
  wire [3:3]\NLW_i_/i_/i___60_carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_/i_/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_/i_/i__carry__6_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln390_1_fu_230_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln390_1_fu_230_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln390_1_fu_230_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln390_1_fu_230_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln390_fu_210_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln390_fu_210_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln390_fu_210_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln390_fu_210_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln398_fu_235_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln398_fu_235_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln398_fu_235_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln398_fu_235_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln412_fu_272_p2__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln412_fu_272_p2__0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln412_fu_272_p2__0_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln412_fu_272_p2__0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln412_fu_272_p2__0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_373_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_373_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_373_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln414_fu_373_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_373_p2_carry__2_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln414_fu_373_p2_carry__2_i_5_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln416_fu_308_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln416_fu_308_p2_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln416_fu_308_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln416_fu_308_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_fu_332_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_fu_332_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_fu_332_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln674_fu_332_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_fu_332_p2_carry__2_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln674_fu_332_p2_carry__2_i_5_CO_UNCONNECTED;
  wire [3:1]\NLW_last_N_size_reg_795_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_last_N_size_reg_795_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_last_N_size_reg_795_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_sub13_i_i_fu_205_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_sub13_i_i_fu_205_p2_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_sub_ln378_fu_175_p2_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_sub_ln378_fu_175_p2_carry__6_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[11]_i_2 
       (.I0(shl_ln_fu_180_p3[11]),
        .O(\PTR_WIDTH_min_last_N_reg_800[11]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[11]_i_3 
       (.I0(shl_ln_fu_180_p3[10]),
        .O(\PTR_WIDTH_min_last_N_reg_800[11]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[11]_i_4 
       (.I0(shl_ln_fu_180_p3[9]),
        .O(\PTR_WIDTH_min_last_N_reg_800[11]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[11]_i_5 
       (.I0(shl_ln_fu_180_p3[8]),
        .O(\PTR_WIDTH_min_last_N_reg_800[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[15]_i_2 
       (.I0(shl_ln_fu_180_p3[15]),
        .O(\PTR_WIDTH_min_last_N_reg_800[15]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[15]_i_3 
       (.I0(shl_ln_fu_180_p3[14]),
        .O(\PTR_WIDTH_min_last_N_reg_800[15]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[15]_i_4 
       (.I0(shl_ln_fu_180_p3[13]),
        .O(\PTR_WIDTH_min_last_N_reg_800[15]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[15]_i_5 
       (.I0(shl_ln_fu_180_p3[12]),
        .O(\PTR_WIDTH_min_last_N_reg_800[15]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[19]_i_2 
       (.I0(shl_ln_fu_180_p3[19]),
        .O(\PTR_WIDTH_min_last_N_reg_800[19]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[19]_i_3 
       (.I0(shl_ln_fu_180_p3[18]),
        .O(\PTR_WIDTH_min_last_N_reg_800[19]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[19]_i_4 
       (.I0(shl_ln_fu_180_p3[17]),
        .O(\PTR_WIDTH_min_last_N_reg_800[19]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[19]_i_5 
       (.I0(shl_ln_fu_180_p3[16]),
        .O(\PTR_WIDTH_min_last_N_reg_800[19]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[23]_i_2 
       (.I0(shl_ln_fu_180_p3[23]),
        .O(\PTR_WIDTH_min_last_N_reg_800[23]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[23]_i_3 
       (.I0(shl_ln_fu_180_p3[22]),
        .O(\PTR_WIDTH_min_last_N_reg_800[23]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[23]_i_4 
       (.I0(shl_ln_fu_180_p3[21]),
        .O(\PTR_WIDTH_min_last_N_reg_800[23]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[23]_i_5 
       (.I0(shl_ln_fu_180_p3[20]),
        .O(\PTR_WIDTH_min_last_N_reg_800[23]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[27]_i_2 
       (.I0(shl_ln_fu_180_p3[27]),
        .O(\PTR_WIDTH_min_last_N_reg_800[27]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[27]_i_3 
       (.I0(shl_ln_fu_180_p3[26]),
        .O(\PTR_WIDTH_min_last_N_reg_800[27]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[27]_i_4 
       (.I0(shl_ln_fu_180_p3[25]),
        .O(\PTR_WIDTH_min_last_N_reg_800[27]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[27]_i_5 
       (.I0(shl_ln_fu_180_p3[24]),
        .O(\PTR_WIDTH_min_last_N_reg_800[27]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[31]_i_2 
       (.I0(shl_ln_fu_180_p3[31]),
        .O(\PTR_WIDTH_min_last_N_reg_800[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[31]_i_3 
       (.I0(shl_ln_fu_180_p3[30]),
        .O(\PTR_WIDTH_min_last_N_reg_800[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[31]_i_4 
       (.I0(shl_ln_fu_180_p3[29]),
        .O(\PTR_WIDTH_min_last_N_reg_800[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[31]_i_5 
       (.I0(shl_ln_fu_180_p3[28]),
        .O(\PTR_WIDTH_min_last_N_reg_800[31]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[3]_i_1 
       (.I0(shl_ln_fu_180_p3[3]),
        .O(\PTR_WIDTH_min_last_N_reg_800[3]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[7]_i_2 
       (.I0(shl_ln_fu_180_p3[5]),
        .O(\PTR_WIDTH_min_last_N_reg_800[7]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[7]_i_3 
       (.I0(shl_ln_fu_180_p3[7]),
        .O(\PTR_WIDTH_min_last_N_reg_800[7]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[7]_i_4 
       (.I0(shl_ln_fu_180_p3[6]),
        .O(\PTR_WIDTH_min_last_N_reg_800[7]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[7]_i_5 
       (.I0(shl_ln_fu_180_p3[4]),
        .O(\PTR_WIDTH_min_last_N_reg_800[7]_i_5_n_3 ));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[10]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[7]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[11]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_800_reg[11]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_800_reg[7]_i_1_n_3 ),
        .CO({\PTR_WIDTH_min_last_N_reg_800_reg[11]_i_1_n_3 ,\PTR_WIDTH_min_last_N_reg_800_reg[11]_i_1_n_4 ,\PTR_WIDTH_min_last_N_reg_800_reg[11]_i_1_n_5 ,\PTR_WIDTH_min_last_N_reg_800_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_193_p2[11:8]),
        .S({\PTR_WIDTH_min_last_N_reg_800[11]_i_2_n_3 ,\PTR_WIDTH_min_last_N_reg_800[11]_i_3_n_3 ,\PTR_WIDTH_min_last_N_reg_800[11]_i_4_n_3 ,\PTR_WIDTH_min_last_N_reg_800[11]_i_5_n_3 }));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[12]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[9]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[13]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[10]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[14]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[11]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[15]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_800_reg[15]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_800_reg[11]_i_1_n_3 ),
        .CO({\PTR_WIDTH_min_last_N_reg_800_reg[15]_i_1_n_3 ,\PTR_WIDTH_min_last_N_reg_800_reg[15]_i_1_n_4 ,\PTR_WIDTH_min_last_N_reg_800_reg[15]_i_1_n_5 ,\PTR_WIDTH_min_last_N_reg_800_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_193_p2[15:12]),
        .S({\PTR_WIDTH_min_last_N_reg_800[15]_i_2_n_3 ,\PTR_WIDTH_min_last_N_reg_800[15]_i_3_n_3 ,\PTR_WIDTH_min_last_N_reg_800[15]_i_4_n_3 ,\PTR_WIDTH_min_last_N_reg_800[15]_i_5_n_3 }));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[16]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[13]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[17]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[14]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[18]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[15]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[19]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_800_reg[19]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_800_reg[15]_i_1_n_3 ),
        .CO({\PTR_WIDTH_min_last_N_reg_800_reg[19]_i_1_n_3 ,\PTR_WIDTH_min_last_N_reg_800_reg[19]_i_1_n_4 ,\PTR_WIDTH_min_last_N_reg_800_reg[19]_i_1_n_5 ,\PTR_WIDTH_min_last_N_reg_800_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_193_p2[19:16]),
        .S({\PTR_WIDTH_min_last_N_reg_800[19]_i_2_n_3 ,\PTR_WIDTH_min_last_N_reg_800[19]_i_3_n_3 ,\PTR_WIDTH_min_last_N_reg_800[19]_i_4_n_3 ,\PTR_WIDTH_min_last_N_reg_800[19]_i_5_n_3 }));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[20]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[17]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[21]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[18]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[22]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[19]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[23]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_800_reg[23]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_800_reg[19]_i_1_n_3 ),
        .CO({\PTR_WIDTH_min_last_N_reg_800_reg[23]_i_1_n_3 ,\PTR_WIDTH_min_last_N_reg_800_reg[23]_i_1_n_4 ,\PTR_WIDTH_min_last_N_reg_800_reg[23]_i_1_n_5 ,\PTR_WIDTH_min_last_N_reg_800_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_193_p2[23:20]),
        .S({\PTR_WIDTH_min_last_N_reg_800[23]_i_2_n_3 ,\PTR_WIDTH_min_last_N_reg_800[23]_i_3_n_3 ,\PTR_WIDTH_min_last_N_reg_800[23]_i_4_n_3 ,\PTR_WIDTH_min_last_N_reg_800[23]_i_5_n_3 }));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[24]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[21]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[25]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[22]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[26]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[23]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[27]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_800_reg[27]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_800_reg[23]_i_1_n_3 ),
        .CO({\PTR_WIDTH_min_last_N_reg_800_reg[27]_i_1_n_3 ,\PTR_WIDTH_min_last_N_reg_800_reg[27]_i_1_n_4 ,\PTR_WIDTH_min_last_N_reg_800_reg[27]_i_1_n_5 ,\PTR_WIDTH_min_last_N_reg_800_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_193_p2[27:24]),
        .S({\PTR_WIDTH_min_last_N_reg_800[27]_i_2_n_3 ,\PTR_WIDTH_min_last_N_reg_800[27]_i_3_n_3 ,\PTR_WIDTH_min_last_N_reg_800[27]_i_4_n_3 ,\PTR_WIDTH_min_last_N_reg_800[27]_i_5_n_3 }));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[28]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[25]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[29]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[26]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[30]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[27]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[31]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_800_reg[31]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_800_reg[27]_i_1_n_3 ),
        .CO({\NLW_PTR_WIDTH_min_last_N_reg_800_reg[31]_i_1_CO_UNCONNECTED [3],\PTR_WIDTH_min_last_N_reg_800_reg[31]_i_1_n_4 ,\PTR_WIDTH_min_last_N_reg_800_reg[31]_i_1_n_5 ,\PTR_WIDTH_min_last_N_reg_800_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_193_p2[31:28]),
        .S({\PTR_WIDTH_min_last_N_reg_800[31]_i_2_n_3 ,\PTR_WIDTH_min_last_N_reg_800[31]_i_3_n_3 ,\PTR_WIDTH_min_last_N_reg_800[31]_i_4_n_3 ,\PTR_WIDTH_min_last_N_reg_800[31]_i_5_n_3 }));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\PTR_WIDTH_min_last_N_reg_800[3]_i_1_n_3 ),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[0]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[4]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[1]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[5]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[2]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[6]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[3]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[7]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_800_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\PTR_WIDTH_min_last_N_reg_800_reg[7]_i_1_n_3 ,\PTR_WIDTH_min_last_N_reg_800_reg[7]_i_1_n_4 ,\PTR_WIDTH_min_last_N_reg_800_reg[7]_i_1_n_5 ,\PTR_WIDTH_min_last_N_reg_800_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\PTR_WIDTH_min_last_N_reg_800[7]_i_2_n_3 ,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_193_p2[7:4]),
        .S({\PTR_WIDTH_min_last_N_reg_800[7]_i_3_n_3 ,\PTR_WIDTH_min_last_N_reg_800[7]_i_4_n_3 ,shl_ln_fu_180_p3[5],\PTR_WIDTH_min_last_N_reg_800[7]_i_5_n_3 }));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[8]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[5]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[9]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_plus_last_N_reg_805[5]_i_2 
       (.I0(shl_ln_fu_180_p3[5]),
        .O(\PTR_WIDTH_plus_last_N_reg_805[5]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_plus_last_N_reg_805[5]_i_3 
       (.I0(shl_ln_fu_180_p3[3]),
        .O(\PTR_WIDTH_plus_last_N_reg_805[5]_i_3_n_3 ));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[10]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[7]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[11]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[8]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[12]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[9]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[13]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_805_reg[13]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_805_reg[9]_i_1_n_3 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_805_reg[13]_i_1_n_3 ,\PTR_WIDTH_plus_last_N_reg_805_reg[13]_i_1_n_4 ,\PTR_WIDTH_plus_last_N_reg_805_reg[13]_i_1_n_5 ,\PTR_WIDTH_plus_last_N_reg_805_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_199_p2[13:10]),
        .S(shl_ln_fu_180_p3[13:10]));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[14]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[11]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[15]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[12]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[16]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[13]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[17]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_805_reg[17]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_805_reg[13]_i_1_n_3 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_805_reg[17]_i_1_n_3 ,\PTR_WIDTH_plus_last_N_reg_805_reg[17]_i_1_n_4 ,\PTR_WIDTH_plus_last_N_reg_805_reg[17]_i_1_n_5 ,\PTR_WIDTH_plus_last_N_reg_805_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_199_p2[17:14]),
        .S(shl_ln_fu_180_p3[17:14]));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[18]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[15]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[19]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[16]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[20]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[17]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[21]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_805_reg[21]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_805_reg[17]_i_1_n_3 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_805_reg[21]_i_1_n_3 ,\PTR_WIDTH_plus_last_N_reg_805_reg[21]_i_1_n_4 ,\PTR_WIDTH_plus_last_N_reg_805_reg[21]_i_1_n_5 ,\PTR_WIDTH_plus_last_N_reg_805_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_199_p2[21:18]),
        .S(shl_ln_fu_180_p3[21:18]));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[22]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[19]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[23]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[20]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[24]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[21]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[25]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_805_reg[25]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_805_reg[21]_i_1_n_3 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_805_reg[25]_i_1_n_3 ,\PTR_WIDTH_plus_last_N_reg_805_reg[25]_i_1_n_4 ,\PTR_WIDTH_plus_last_N_reg_805_reg[25]_i_1_n_5 ,\PTR_WIDTH_plus_last_N_reg_805_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_199_p2[25:22]),
        .S(shl_ln_fu_180_p3[25:22]));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[26]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[23]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[27]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[24]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[28]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[25]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[29]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_805_reg[29]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_805_reg[25]_i_1_n_3 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_805_reg[29]_i_1_n_3 ,\PTR_WIDTH_plus_last_N_reg_805_reg[29]_i_1_n_4 ,\PTR_WIDTH_plus_last_N_reg_805_reg[29]_i_1_n_5 ,\PTR_WIDTH_plus_last_N_reg_805_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_199_p2[29:26]),
        .S(shl_ln_fu_180_p3[29:26]));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[30]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[27]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[31]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_805_reg[31]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_805_reg[29]_i_1_n_3 ),
        .CO({\NLW_PTR_WIDTH_plus_last_N_reg_805_reg[31]_i_1_CO_UNCONNECTED [3:1],\PTR_WIDTH_plus_last_N_reg_805_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_PTR_WIDTH_plus_last_N_reg_805_reg[31]_i_1_O_UNCONNECTED [3:2],PTR_WIDTH_plus_last_N_fu_199_p2[31:30]}),
        .S({1'b0,1'b0,shl_ln_fu_180_p3[31:30]}));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[3]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[0]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[4]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[1]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[5]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_n_3 ,\PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_n_4 ,\PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_n_5 ,\PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({shl_ln_fu_180_p3[5],1'b0,shl_ln_fu_180_p3[3],1'b0}),
        .O({PTR_WIDTH_plus_last_N_fu_199_p2[5:3],\NLW_PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\PTR_WIDTH_plus_last_N_reg_805[5]_i_2_n_3 ,shl_ln_fu_180_p3[4],\PTR_WIDTH_plus_last_N_reg_805[5]_i_3_n_3 ,1'b0}));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[6]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[3]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[7]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[4]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[8]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[5]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[9]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_805_reg[9]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_n_3 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_805_reg[9]_i_1_n_3 ,\PTR_WIDTH_plus_last_N_reg_805_reg[9]_i_1_n_4 ,\PTR_WIDTH_plus_last_N_reg_805_reg[9]_i_1_n_5 ,\PTR_WIDTH_plus_last_N_reg_805_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_199_p2[9:6]),
        .S(shl_ln_fu_180_p3[9:6]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[31]),
        .I3(and_ln414_3_reg_944[6]),
        .I4(p_Val2_s_fu_98[0]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][10]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(shl_ln414_2_reg_938[10]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[14]),
        .I4(p_Val2_s_fu_98[10]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][11]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(shl_ln414_2_reg_938[11]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[14]),
        .I4(p_Val2_s_fu_98[11]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][12]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(shl_ln414_2_reg_938[12]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[14]),
        .I4(p_Val2_s_fu_98[12]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][13]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(shl_ln414_2_reg_938[13]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[14]),
        .I4(p_Val2_s_fu_98[13]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][14]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(shl_ln414_2_reg_938[14]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[14]),
        .I4(p_Val2_s_fu_98[14]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(shl_ln414_2_reg_938[15]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[15]),
        .I4(p_Val2_s_fu_98[15]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [15]));
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][16]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[15]),
        .I3(and_ln414_3_reg_944[23]),
        .I4(p_Val2_s_fu_98[16]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][17]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[14]),
        .I3(and_ln414_3_reg_944[23]),
        .I4(p_Val2_s_fu_98[17]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][18]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[13]),
        .I3(and_ln414_3_reg_944[23]),
        .I4(p_Val2_s_fu_98[18]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][19]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[12]),
        .I3(and_ln414_3_reg_944[23]),
        .I4(p_Val2_s_fu_98[19]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[30]),
        .I3(and_ln414_3_reg_944[6]),
        .I4(p_Val2_s_fu_98[1]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][20]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[11]),
        .I3(and_ln414_3_reg_944[23]),
        .I4(p_Val2_s_fu_98[20]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][21]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[10]),
        .I3(and_ln414_3_reg_944[23]),
        .I4(p_Val2_s_fu_98[21]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][22]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[9]),
        .I3(and_ln414_3_reg_944[23]),
        .I4(p_Val2_s_fu_98[22]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [22]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][23]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(shl_ln414_2_reg_938[8]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(shl_ln414_2_reg_938[23]),
        .I4(and_ln414_3_reg_944[23]),
        .I5(p_Val2_s_fu_98[23]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [23]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][24]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(shl_ln414_2_reg_938[7]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(shl_ln414_2_reg_938[24]),
        .I4(and_ln414_3_reg_944[31]),
        .I5(p_Val2_s_fu_98[24]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [24]));
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][25]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(shl_ln414_2_reg_938[25]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[31]),
        .I4(p_Val2_s_fu_98[25]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [25]));
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][26]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(shl_ln414_2_reg_938[26]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[31]),
        .I4(p_Val2_s_fu_98[26]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [26]));
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][27]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(shl_ln414_2_reg_938[27]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[31]),
        .I4(p_Val2_s_fu_98[27]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [27]));
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][28]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(shl_ln414_2_reg_938[28]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[31]),
        .I4(p_Val2_s_fu_98[28]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [28]));
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][29]_i_1__0 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(shl_ln414_2_reg_938[29]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[31]),
        .I4(p_Val2_s_fu_98[29]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[29]),
        .I3(and_ln414_3_reg_944[6]),
        .I4(p_Val2_s_fu_98[2]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [2]));
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][30]_i_1__0 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(shl_ln414_2_reg_938[30]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[31]),
        .I4(p_Val2_s_fu_98[30]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [30]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \SRL_SIG[0][31]_i_10 
       (.I0(\bits_to_add_fu_102_reg_n_3_[15] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[12] ),
        .I2(\bits_to_add_fu_102_reg_n_3_[26] ),
        .I3(\bits_to_add_fu_102_reg_n_3_[5] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[25] ),
        .I5(\bits_to_add_fu_102_reg_n_3_[28] ),
        .O(\SRL_SIG[0][31]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SRL_SIG[0][31]_i_11 
       (.I0(\bits_to_add_fu_102_reg_n_3_[24] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[18] ),
        .I2(\bits_to_add_fu_102_reg_n_3_[23] ),
        .I3(\bits_to_add_fu_102_reg_n_3_[11] ),
        .O(\SRL_SIG[0][31]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h404040FF40404040)) 
    \SRL_SIG[0][31]_i_1__1 
       (.I0(\icmp_ln390_reg_815_reg[0]_0 ),
        .I1(strm_full_n),
        .I2(ap_CS_fsm_state9),
        .I3(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I4(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I5(ap_enable_reg_pp0_iter3_reg_n_3),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][31]_i_2__0 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(shl_ln414_2_reg_938[31]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[31]),
        .I4(p_Val2_s_fu_98[31]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [31]));
  LUT3 #(
    .INIT(8'h5D)) 
    \SRL_SIG[0][31]_i_3 
       (.I0(icmp_ln390_reg_815),
        .I1(\SRL_SIG[0][31]_i_5_n_3 ),
        .I2(\SRL_SIG[0][31]_i_6_n_3 ),
        .O(\icmp_ln390_reg_815_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][31]_i_4 
       (.I0(ap_CS_fsm_state9),
        .I1(strm_full_n),
        .I2(\icmp_ln390_reg_815_reg[0]_0 ),
        .O(\SRL_SIG[0][31]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \SRL_SIG[0][31]_i_5 
       (.I0(\SRL_SIG[0][31]_i_7_n_3 ),
        .I1(\SRL_SIG[0][31]_i_8_n_3 ),
        .I2(\SRL_SIG[0][31]_i_9_n_3 ),
        .I3(\bits_to_add_fu_102_reg_n_3_[8] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[19] ),
        .I5(\bits_to_add_fu_102_reg_n_3_[3] ),
        .O(\SRL_SIG[0][31]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \SRL_SIG[0][31]_i_6 
       (.I0(\SRL_SIG[0][31]_i_10_n_3 ),
        .I1(\SRL_SIG[0][31]_i_11_n_3 ),
        .I2(\bits_to_add_fu_102_reg_n_3_[30] ),
        .I3(\bits_to_add_fu_102_reg_n_3_[20] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[27] ),
        .I5(\bits_to_add_fu_102_reg_n_3_[21] ),
        .O(\SRL_SIG[0][31]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SRL_SIG[0][31]_i_7 
       (.I0(\bits_to_add_fu_102_reg_n_3_[29] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[14] ),
        .I2(\bits_to_add_fu_102_reg_n_3_[17] ),
        .I3(\bits_to_add_fu_102_reg_n_3_[4] ),
        .O(\SRL_SIG[0][31]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \SRL_SIG[0][31]_i_8 
       (.I0(\bits_to_add_fu_102_reg_n_3_[16] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[6] ),
        .I2(\bits_to_add_fu_102_reg_n_3_[13] ),
        .I3(\bits_to_add_fu_102_reg_n_3_[9] ),
        .O(\SRL_SIG[0][31]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SRL_SIG[0][31]_i_9 
       (.I0(\bits_to_add_fu_102_reg_n_3_[22] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[31] ),
        .I2(\bits_to_add_fu_102_reg_n_3_[10] ),
        .I3(\bits_to_add_fu_102_reg_n_3_[7] ),
        .O(\SRL_SIG[0][31]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[28]),
        .I3(and_ln414_3_reg_944[6]),
        .I4(p_Val2_s_fu_98[3]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[27]),
        .I3(and_ln414_3_reg_944[6]),
        .I4(p_Val2_s_fu_98[4]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[26]),
        .I3(and_ln414_3_reg_944[6]),
        .I4(p_Val2_s_fu_98[5]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[25]),
        .I3(and_ln414_3_reg_944[6]),
        .I4(p_Val2_s_fu_98[6]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(shl_ln414_2_reg_938[24]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(shl_ln414_2_reg_938[7]),
        .I4(and_ln414_3_reg_944[7]),
        .I5(p_Val2_s_fu_98[7]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [7]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][8]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(shl_ln414_2_reg_938[23]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(shl_ln414_2_reg_938[8]),
        .I4(and_ln414_3_reg_944[14]),
        .I5(p_Val2_s_fu_98[8]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][9]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_3 ),
        .I1(shl_ln414_2_reg_938[9]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[14]),
        .I4(p_Val2_s_fu_98[9]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln417_1_fu_326_p2_carry
       (.CI(1'b0),
        .CO({NLW_add_ln417_1_fu_326_p2_carry_CO_UNCONNECTED[3:2],add_ln417_1_fu_326_p2_carry_n_5,add_ln417_1_fu_326_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln417_1_fu_326_p2_carry_i_1_n_3,add_ln417_1_fu_326_p2_carry_i_2_n_3}),
        .O({NLW_add_ln417_1_fu_326_p2_carry_O_UNCONNECTED[3],trunc_ln414_3_fu_346_p1,NLW_add_ln417_1_fu_326_p2_carry_O_UNCONNECTED[0]}),
        .S({1'b0,add_ln417_1_fu_326_p2_carry_i_3_n_3,add_ln417_1_fu_326_p2_carry_i_4_n_3,add_ln417_1_fu_326_p2_carry_i_5_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln417_1_fu_326_p2_carry_i_1
       (.I0(\last_N_size_reg_795_reg_n_3_[4] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(add_ln417_1_fu_326_p2_carry_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln417_1_fu_326_p2_carry_i_2
       (.I0(\bits_to_add_fu_102_reg_n_3_[3] ),
        .O(add_ln417_1_fu_326_p2_carry_i_2_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln417_1_fu_326_p2_carry_i_3
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[5] ),
        .I2(\bits_to_add_fu_102_reg_n_3_[5] ),
        .O(add_ln417_1_fu_326_p2_carry_i_3_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln417_1_fu_326_p2_carry_i_4
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[4] ),
        .I2(\bits_to_add_fu_102_reg_n_3_[4] ),
        .O(add_ln417_1_fu_326_p2_carry_i_4_n_3));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln417_1_fu_326_p2_carry_i_5
       (.I0(\last_N_size_reg_795_reg_n_3_[3] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I2(\bits_to_add_fu_102_reg_n_3_[3] ),
        .O(add_ln417_1_fu_326_p2_carry_i_5_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln421_fu_367_p2_carry
       (.CI(1'b0),
        .CO({add_ln421_fu_367_p2_carry_n_3,add_ln421_fu_367_p2_carry_n_4,add_ln421_fu_367_p2_carry_n_5,add_ln421_fu_367_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_266_p3[6:5],add_ln421_fu_367_p2_carry_i_3_n_3,add_ln421_fu_367_p2_carry_i_4_n_3}),
        .O({add_ln421_fu_367_p2_carry_n_7,add_ln421_fu_367_p2_carry_n_8,add_ln421_fu_367_p2_carry_n_9,NLW_add_ln421_fu_367_p2_carry_O_UNCONNECTED[0]}),
        .S({add_ln421_fu_367_p2_carry_i_5_n_3,add_ln421_fu_367_p2_carry_i_6_n_3,add_ln421_fu_367_p2_carry_i_7_n_3,add_ln421_fu_367_p2_carry_i_8_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln421_fu_367_p2_carry__0
       (.CI(add_ln421_fu_367_p2_carry_n_3),
        .CO({add_ln421_fu_367_p2_carry__0_n_3,add_ln421_fu_367_p2_carry__0_n_4,add_ln421_fu_367_p2_carry__0_n_5,add_ln421_fu_367_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_266_p3[10:8],add_ln421_fu_367_p2_carry__0_i_4_n_3}),
        .O({add_ln421_fu_367_p2_carry__0_n_7,add_ln421_fu_367_p2_carry__0_n_8,add_ln421_fu_367_p2_carry__0_n_9,add_ln421_fu_367_p2_carry__0_n_10}),
        .S({add_ln421_fu_367_p2_carry__0_i_5_n_3,add_ln421_fu_367_p2_carry__0_i_6_n_3,add_ln421_fu_367_p2_carry__0_i_7_n_3,add_ln421_fu_367_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__0_i_1
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[7]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[10]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__0_i_2
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[6]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[9]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__0_i_3
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[5]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln421_fu_367_p2_carry__0_i_4
       (.I0(\bits_to_add_fu_102_reg_n_3_[7] ),
        .O(add_ln421_fu_367_p2_carry__0_i_4_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__0_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[7]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_3_[10] ),
        .O(add_ln421_fu_367_p2_carry__0_i_5_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__0_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[6]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_3_[9] ),
        .O(add_ln421_fu_367_p2_carry__0_i_6_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__0_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[5]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_3_[8] ),
        .O(add_ln421_fu_367_p2_carry__0_i_7_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__0_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[4]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_3_[7] ),
        .O(add_ln421_fu_367_p2_carry__0_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln421_fu_367_p2_carry__1
       (.CI(add_ln421_fu_367_p2_carry__0_n_3),
        .CO({add_ln421_fu_367_p2_carry__1_n_3,add_ln421_fu_367_p2_carry__1_n_4,add_ln421_fu_367_p2_carry__1_n_5,add_ln421_fu_367_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_266_p3[14],add_ln421_fu_367_p2_carry__1_i_2_n_3,PTR_WIDTH_plus_Ksize_fu_266_p3[12:11]}),
        .O({add_ln421_fu_367_p2_carry__1_n_7,add_ln421_fu_367_p2_carry__1_n_8,add_ln421_fu_367_p2_carry__1_n_9,add_ln421_fu_367_p2_carry__1_n_10}),
        .S({add_ln421_fu_367_p2_carry__1_i_5_n_3,add_ln421_fu_367_p2_carry__1_i_6_n_3,add_ln421_fu_367_p2_carry__1_i_7_n_3,add_ln421_fu_367_p2_carry__1_i_8_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__1_i_1
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[11]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[14]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln421_fu_367_p2_carry__1_i_2
       (.I0(\bits_to_add_fu_102_reg_n_3_[13] ),
        .O(add_ln421_fu_367_p2_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__1_i_3
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[9]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[12]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__1_i_4
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[8]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[11]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__1_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[11]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_3_[14] ),
        .O(add_ln421_fu_367_p2_carry__1_i_5_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__1_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[10]),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I2(\bits_to_add_fu_102_reg_n_3_[13] ),
        .O(add_ln421_fu_367_p2_carry__1_i_6_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__1_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[9]),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I2(\bits_to_add_fu_102_reg_n_3_[12] ),
        .O(add_ln421_fu_367_p2_carry__1_i_7_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__1_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[8]),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I2(\bits_to_add_fu_102_reg_n_3_[11] ),
        .O(add_ln421_fu_367_p2_carry__1_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln421_fu_367_p2_carry__2
       (.CI(add_ln421_fu_367_p2_carry__1_n_3),
        .CO({add_ln421_fu_367_p2_carry__2_n_3,add_ln421_fu_367_p2_carry__2_n_4,add_ln421_fu_367_p2_carry__2_n_5,add_ln421_fu_367_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(PTR_WIDTH_plus_Ksize_fu_266_p3[18:15]),
        .O({add_ln421_fu_367_p2_carry__2_n_7,add_ln421_fu_367_p2_carry__2_n_8,add_ln421_fu_367_p2_carry__2_n_9,add_ln421_fu_367_p2_carry__2_n_10}),
        .S({add_ln421_fu_367_p2_carry__2_i_5_n_3,add_ln421_fu_367_p2_carry__2_i_6_n_3,add_ln421_fu_367_p2_carry__2_i_7_n_3,add_ln421_fu_367_p2_carry__2_i_8_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__2_i_1
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[15]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[18]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__2_i_2
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[14]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[17]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__2_i_3
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[13]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[16]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__2_i_4
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[12]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[15]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__2_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[15]),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I2(\bits_to_add_fu_102_reg_n_3_[18] ),
        .O(add_ln421_fu_367_p2_carry__2_i_5_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__2_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[14]),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I2(\bits_to_add_fu_102_reg_n_3_[17] ),
        .O(add_ln421_fu_367_p2_carry__2_i_6_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__2_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[13]),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I2(\bits_to_add_fu_102_reg_n_3_[16] ),
        .O(add_ln421_fu_367_p2_carry__2_i_7_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__2_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[12]),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I2(\bits_to_add_fu_102_reg_n_3_[15] ),
        .O(add_ln421_fu_367_p2_carry__2_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln421_fu_367_p2_carry__3
       (.CI(add_ln421_fu_367_p2_carry__2_n_3),
        .CO({add_ln421_fu_367_p2_carry__3_n_3,add_ln421_fu_367_p2_carry__3_n_4,add_ln421_fu_367_p2_carry__3_n_5,add_ln421_fu_367_p2_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_266_p3[22:20],add_ln421_fu_367_p2_carry__3_i_4_n_3}),
        .O({add_ln421_fu_367_p2_carry__3_n_7,add_ln421_fu_367_p2_carry__3_n_8,add_ln421_fu_367_p2_carry__3_n_9,add_ln421_fu_367_p2_carry__3_n_10}),
        .S({add_ln421_fu_367_p2_carry__3_i_5_n_3,add_ln421_fu_367_p2_carry__3_i_6_n_3,add_ln421_fu_367_p2_carry__3_i_7_n_3,add_ln421_fu_367_p2_carry__3_i_8_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__3_i_1
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[19]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[22]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__3_i_2
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[18]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[21]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__3_i_3
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[17]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[20]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln421_fu_367_p2_carry__3_i_4
       (.I0(\bits_to_add_fu_102_reg_n_3_[19] ),
        .O(add_ln421_fu_367_p2_carry__3_i_4_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__3_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[19]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_3_[22] ),
        .O(add_ln421_fu_367_p2_carry__3_i_5_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__3_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[18]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_3_[21] ),
        .O(add_ln421_fu_367_p2_carry__3_i_6_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__3_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[17]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_3_[20] ),
        .O(add_ln421_fu_367_p2_carry__3_i_7_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__3_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[16]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_3_[19] ),
        .O(add_ln421_fu_367_p2_carry__3_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln421_fu_367_p2_carry__4
       (.CI(add_ln421_fu_367_p2_carry__3_n_3),
        .CO({add_ln421_fu_367_p2_carry__4_n_3,add_ln421_fu_367_p2_carry__4_n_4,add_ln421_fu_367_p2_carry__4_n_5,add_ln421_fu_367_p2_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_266_p3[26],add_ln421_fu_367_p2_carry__4_i_2_n_3,PTR_WIDTH_plus_Ksize_fu_266_p3[24:23]}),
        .O({add_ln421_fu_367_p2_carry__4_n_7,add_ln421_fu_367_p2_carry__4_n_8,add_ln421_fu_367_p2_carry__4_n_9,add_ln421_fu_367_p2_carry__4_n_10}),
        .S({add_ln421_fu_367_p2_carry__4_i_5_n_3,add_ln421_fu_367_p2_carry__4_i_6_n_3,add_ln421_fu_367_p2_carry__4_i_7_n_3,add_ln421_fu_367_p2_carry__4_i_8_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__4_i_1
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[23]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[26]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln421_fu_367_p2_carry__4_i_2
       (.I0(\bits_to_add_fu_102_reg_n_3_[25] ),
        .O(add_ln421_fu_367_p2_carry__4_i_2_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__4_i_3
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[21]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[24]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__4_i_4
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[20]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[23]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__4_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[23]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_3_[26] ),
        .O(add_ln421_fu_367_p2_carry__4_i_5_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__4_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[22]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_3_[25] ),
        .O(add_ln421_fu_367_p2_carry__4_i_6_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__4_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[21]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_3_[24] ),
        .O(add_ln421_fu_367_p2_carry__4_i_7_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__4_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[20]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_3_[23] ),
        .O(add_ln421_fu_367_p2_carry__4_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln421_fu_367_p2_carry__5
       (.CI(add_ln421_fu_367_p2_carry__4_n_3),
        .CO({add_ln421_fu_367_p2_carry__5_n_3,add_ln421_fu_367_p2_carry__5_n_4,add_ln421_fu_367_p2_carry__5_n_5,add_ln421_fu_367_p2_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI(PTR_WIDTH_plus_Ksize_fu_266_p3[30:27]),
        .O({add_ln421_fu_367_p2_carry__5_n_7,add_ln421_fu_367_p2_carry__5_n_8,add_ln421_fu_367_p2_carry__5_n_9,add_ln421_fu_367_p2_carry__5_n_10}),
        .S({add_ln421_fu_367_p2_carry__5_i_5_n_3,add_ln421_fu_367_p2_carry__5_i_6_n_3,add_ln421_fu_367_p2_carry__5_i_7_n_3,add_ln421_fu_367_p2_carry__5_i_8_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__5_i_1
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[27]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[30]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__5_i_2
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[26]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[29]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__5_i_3
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[25]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[28]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__5_i_4
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[24]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[27]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__5_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[27]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_3_[30] ),
        .O(add_ln421_fu_367_p2_carry__5_i_5_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__5_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[26]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_3_[29] ),
        .O(add_ln421_fu_367_p2_carry__5_i_6_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__5_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[25]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_3_[28] ),
        .O(add_ln421_fu_367_p2_carry__5_i_7_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__5_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[24]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_3_[27] ),
        .O(add_ln421_fu_367_p2_carry__5_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln421_fu_367_p2_carry__6
       (.CI(add_ln421_fu_367_p2_carry__5_n_3),
        .CO(NLW_add_ln421_fu_367_p2_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln421_fu_367_p2_carry__6_O_UNCONNECTED[3:1],add_ln421_fu_367_p2_carry__6_n_10}),
        .S({1'b0,1'b0,1'b0,add_ln421_fu_367_p2_carry__6_i_1_n_3}));
  LUT3 #(
    .INIT(8'h95)) 
    add_ln421_fu_367_p2_carry__6_i_1
       (.I0(\bits_to_add_fu_102_reg_n_3_[31] ),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[28]),
        .I2(icmp_ln398_reg_843),
        .O(add_ln421_fu_367_p2_carry__6_i_1_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry_i_1
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[3]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[6]));
  LUT2 #(
    .INIT(4'hB)) 
    add_ln421_fu_367_p2_carry_i_2
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[2]),
        .I1(icmp_ln398_reg_843),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[5]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln421_fu_367_p2_carry_i_3
       (.I0(\bits_to_add_fu_102_reg_n_3_[4] ),
        .O(add_ln421_fu_367_p2_carry_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln421_fu_367_p2_carry_i_4
       (.I0(\bits_to_add_fu_102_reg_n_3_[3] ),
        .O(add_ln421_fu_367_p2_carry_i_4_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[3]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_3_[6] ),
        .O(add_ln421_fu_367_p2_carry_i_5_n_3));
  LUT3 #(
    .INIT(8'hD2)) 
    add_ln421_fu_367_p2_carry_i_6
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[2]),
        .I2(\bits_to_add_fu_102_reg_n_3_[5] ),
        .O(add_ln421_fu_367_p2_carry_i_6_n_3));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[1]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_3_[4] ),
        .O(add_ln421_fu_367_p2_carry_i_7_n_3));
  LUT3 #(
    .INIT(8'hD2)) 
    add_ln421_fu_367_p2_carry_i_8
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[0]),
        .I2(\bits_to_add_fu_102_reg_n_3_[3] ),
        .O(add_ln421_fu_367_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln414_3_reg_944[14]_i_1 
       (.I0(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .I1(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I2(trunc_ln414_2_reg_872),
        .O(and_ln414_3_fu_482_p2[15]));
  LUT3 #(
    .INIT(8'h10)) 
    \and_ln414_3_reg_944[15]_i_1 
       (.I0(icmp_ln412_reg_855),
        .I1(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I2(trunc_ln414_2_reg_872),
        .O(\and_ln414_3_reg_944[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'h0007)) 
    \and_ln414_3_reg_944[23]_i_1 
       (.I0(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I1(trunc_ln414_2_reg_872),
        .I2(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I3(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(and_ln414_3_fu_482_p2[23]));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln414_3_reg_944[31]_i_1 
       (.I0(icmp_ln412_reg_855),
        .I1(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .O(and_ln414_3_reg_9440));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln414_3_reg_944[31]_i_2 
       (.I0(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I1(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(\and_ln414_3_reg_944[31]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \and_ln414_3_reg_944[6]_i_1 
       (.I0(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .I1(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I2(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I3(trunc_ln414_2_reg_872),
        .O(and_ln414_3_fu_482_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln414_3_reg_944[7]_i_1 
       (.I0(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I1(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I2(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(\and_ln414_3_reg_944[7]_i_1_n_3 ));
  FDRE \and_ln414_3_reg_944_reg[14] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(and_ln414_3_fu_482_p2[15]),
        .Q(and_ln414_3_reg_944[14]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_944_reg[15] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(\and_ln414_3_reg_944[31]_i_2_n_3 ),
        .Q(and_ln414_3_reg_944[15]),
        .R(\and_ln414_3_reg_944[15]_i_1_n_3 ));
  FDRE \and_ln414_3_reg_944_reg[23] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(and_ln414_3_fu_482_p2[23]),
        .Q(and_ln414_3_reg_944[23]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_944_reg[31] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(\and_ln414_3_reg_944[31]_i_2_n_3 ),
        .Q(and_ln414_3_reg_944[31]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_944_reg[6] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(and_ln414_3_fu_482_p2[7]),
        .Q(and_ln414_3_reg_944[6]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_944_reg[7] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(\and_ln414_3_reg_944[7]_i_1_n_3 ),
        .Q(and_ln414_3_reg_944[7]),
        .R(\and_ln414_3_reg_944[15]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h70F0FFFF)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(srcMat_1_c_empty_n),
        .I1(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start),
        .I2(Q),
        .I3(srcMat_2_c_empty_n),
        .I4(\ap_CS_fsm[0]_i_2_n_3 ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\icmp_ln390_reg_815_reg[0]_0 ),
        .I1(strm_full_n),
        .I2(ap_CS_fsm_state9),
        .O(\ap_CS_fsm[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(icmp_ln390_fu_210_p2),
        .I1(ap_CS_fsm_state4),
        .I2(\ap_CS_fsm[5]_i_3_n_3 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(ap_CS_fsm_state9),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[5]_i_3_n_3 ),
        .I4(ap_CS_fsm_state4),
        .I5(icmp_ln390_fu_210_p2),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0DDDDDD)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(ap_enable_reg_pp0_iter3_reg_n_3),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_condition_pp0_exit_iter0_state5),
        .I5(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .O(\ap_CS_fsm[5]_i_3_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1]_0 ),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_condition_pp0_exit_iter0_state5),
        .I1(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_NS_fsm1),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h880088A0)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I4(ap_condition_pp0_exit_iter0_state5),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h70FF700000000000)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln390_fu_210_p2),
        .I2(ap_enable_reg_pp0_iter3_reg_n_3),
        .I3(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter3_reg_n_3),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bits_to_add_fu_1020_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\bits_to_add_fu_1020_inferred__0/i__carry_n_3 ,\bits_to_add_fu_1020_inferred__0/i__carry_n_4 ,\bits_to_add_fu_1020_inferred__0/i__carry_n_5 ,\bits_to_add_fu_1020_inferred__0/i__carry_n_6 }),
        .CYINIT(bits_to_add_fu_102112_out),
        .DI({\bits_to_add_fu_102_reg_n_3_[6] ,\bits_to_add_fu_102_reg_n_3_[5] ,\bits_to_add_fu_102_reg_n_3_[4] ,\bits_to_add_fu_102_reg_n_3_[3] }),
        .O(bits_to_add_fu_102[6:3]),
        .S({i__carry_i_2_n_3,i__carry_i_3_n_3,i__carry_i_4_n_3,i__carry_i_5_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bits_to_add_fu_1020_inferred__0/i__carry__0 
       (.CI(\bits_to_add_fu_1020_inferred__0/i__carry_n_3 ),
        .CO({\bits_to_add_fu_1020_inferred__0/i__carry__0_n_3 ,\bits_to_add_fu_1020_inferred__0/i__carry__0_n_4 ,\bits_to_add_fu_1020_inferred__0/i__carry__0_n_5 ,\bits_to_add_fu_1020_inferred__0/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\bits_to_add_fu_102_reg_n_3_[10] ,\bits_to_add_fu_102_reg_n_3_[9] ,\bits_to_add_fu_102_reg_n_3_[8] ,\bits_to_add_fu_102_reg_n_3_[7] }),
        .O(bits_to_add_fu_102[10:7]),
        .S({i__carry__0_i_1_n_3,i__carry__0_i_2_n_3,i__carry__0_i_3_n_3,i__carry__0_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bits_to_add_fu_1020_inferred__0/i__carry__1 
       (.CI(\bits_to_add_fu_1020_inferred__0/i__carry__0_n_3 ),
        .CO({\bits_to_add_fu_1020_inferred__0/i__carry__1_n_3 ,\bits_to_add_fu_1020_inferred__0/i__carry__1_n_4 ,\bits_to_add_fu_1020_inferred__0/i__carry__1_n_5 ,\bits_to_add_fu_1020_inferred__0/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({\bits_to_add_fu_102_reg_n_3_[14] ,\bits_to_add_fu_102_reg_n_3_[13] ,\bits_to_add_fu_102_reg_n_3_[12] ,\bits_to_add_fu_102_reg_n_3_[11] }),
        .O(bits_to_add_fu_102[14:11]),
        .S({i__carry__1_i_1_n_3,i__carry__1_i_2_n_3,i__carry__1_i_3_n_3,i__carry__1_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bits_to_add_fu_1020_inferred__0/i__carry__2 
       (.CI(\bits_to_add_fu_1020_inferred__0/i__carry__1_n_3 ),
        .CO({\bits_to_add_fu_1020_inferred__0/i__carry__2_n_3 ,\bits_to_add_fu_1020_inferred__0/i__carry__2_n_4 ,\bits_to_add_fu_1020_inferred__0/i__carry__2_n_5 ,\bits_to_add_fu_1020_inferred__0/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI({\bits_to_add_fu_102_reg_n_3_[18] ,\bits_to_add_fu_102_reg_n_3_[17] ,\bits_to_add_fu_102_reg_n_3_[16] ,\bits_to_add_fu_102_reg_n_3_[15] }),
        .O(bits_to_add_fu_102[18:15]),
        .S({i__carry__2_i_1_n_3,i__carry__2_i_2_n_3,i__carry__2_i_3_n_3,i__carry__2_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bits_to_add_fu_1020_inferred__0/i__carry__3 
       (.CI(\bits_to_add_fu_1020_inferred__0/i__carry__2_n_3 ),
        .CO({\bits_to_add_fu_1020_inferred__0/i__carry__3_n_3 ,\bits_to_add_fu_1020_inferred__0/i__carry__3_n_4 ,\bits_to_add_fu_1020_inferred__0/i__carry__3_n_5 ,\bits_to_add_fu_1020_inferred__0/i__carry__3_n_6 }),
        .CYINIT(1'b0),
        .DI({\bits_to_add_fu_102_reg_n_3_[22] ,\bits_to_add_fu_102_reg_n_3_[21] ,\bits_to_add_fu_102_reg_n_3_[20] ,\bits_to_add_fu_102_reg_n_3_[19] }),
        .O(bits_to_add_fu_102[22:19]),
        .S({i__carry__3_i_1_n_3,i__carry__3_i_2_n_3,i__carry__3_i_3_n_3,i__carry__3_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bits_to_add_fu_1020_inferred__0/i__carry__4 
       (.CI(\bits_to_add_fu_1020_inferred__0/i__carry__3_n_3 ),
        .CO({\bits_to_add_fu_1020_inferred__0/i__carry__4_n_3 ,\bits_to_add_fu_1020_inferred__0/i__carry__4_n_4 ,\bits_to_add_fu_1020_inferred__0/i__carry__4_n_5 ,\bits_to_add_fu_1020_inferred__0/i__carry__4_n_6 }),
        .CYINIT(1'b0),
        .DI({\bits_to_add_fu_102_reg_n_3_[26] ,\bits_to_add_fu_102_reg_n_3_[25] ,\bits_to_add_fu_102_reg_n_3_[24] ,\bits_to_add_fu_102_reg_n_3_[23] }),
        .O(bits_to_add_fu_102[26:23]),
        .S({i__carry__4_i_1_n_3,i__carry__4_i_2_n_3,i__carry__4_i_3_n_3,i__carry__4_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bits_to_add_fu_1020_inferred__0/i__carry__5 
       (.CI(\bits_to_add_fu_1020_inferred__0/i__carry__4_n_3 ),
        .CO({\bits_to_add_fu_1020_inferred__0/i__carry__5_n_3 ,\bits_to_add_fu_1020_inferred__0/i__carry__5_n_4 ,\bits_to_add_fu_1020_inferred__0/i__carry__5_n_5 ,\bits_to_add_fu_1020_inferred__0/i__carry__5_n_6 }),
        .CYINIT(1'b0),
        .DI({\bits_to_add_fu_102_reg_n_3_[30] ,\bits_to_add_fu_102_reg_n_3_[29] ,\bits_to_add_fu_102_reg_n_3_[28] ,\bits_to_add_fu_102_reg_n_3_[27] }),
        .O(bits_to_add_fu_102[30:27]),
        .S({i__carry__5_i_1_n_3,i__carry__5_i_2_n_3,i__carry__5_i_3_n_3,i__carry__5_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bits_to_add_fu_1020_inferred__0/i__carry__6 
       (.CI(\bits_to_add_fu_1020_inferred__0/i__carry__5_n_3 ),
        .CO(\NLW_bits_to_add_fu_1020_inferred__0/i__carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bits_to_add_fu_1020_inferred__0/i__carry__6_O_UNCONNECTED [3:1],bits_to_add_fu_102[31]}),
        .S({1'b0,1'b0,1'b0,i__carry__6_i_1_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    \bits_to_add_fu_102[31]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln390_fu_210_p2),
        .O(ap_NS_fsm1));
  LUT3 #(
    .INIT(8'h20)) 
    \bits_to_add_fu_102[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\bits_to_add_fu_102[31]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \bits_to_add_fu_102[31]_i_3 
       (.I0(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter3_reg_n_3),
        .I2(strm_full_n),
        .I3(\icmp_ln390_1_reg_839_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(out_mat_data_empty_n),
        .O(\bits_to_add_fu_102[31]_i_3_n_3 ));
  FDRE \bits_to_add_fu_102_reg[10] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[10]),
        .Q(\bits_to_add_fu_102_reg_n_3_[10] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[11] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[11]),
        .Q(\bits_to_add_fu_102_reg_n_3_[11] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[12] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[12]),
        .Q(\bits_to_add_fu_102_reg_n_3_[12] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[13] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[13]),
        .Q(\bits_to_add_fu_102_reg_n_3_[13] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[14] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[14]),
        .Q(\bits_to_add_fu_102_reg_n_3_[14] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[15] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[15]),
        .Q(\bits_to_add_fu_102_reg_n_3_[15] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[16] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[16]),
        .Q(\bits_to_add_fu_102_reg_n_3_[16] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[17] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[17]),
        .Q(\bits_to_add_fu_102_reg_n_3_[17] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[18] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[18]),
        .Q(\bits_to_add_fu_102_reg_n_3_[18] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[19] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[19]),
        .Q(\bits_to_add_fu_102_reg_n_3_[19] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[20] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[20]),
        .Q(\bits_to_add_fu_102_reg_n_3_[20] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[21] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[21]),
        .Q(\bits_to_add_fu_102_reg_n_3_[21] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[22] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[22]),
        .Q(\bits_to_add_fu_102_reg_n_3_[22] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[23] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[23]),
        .Q(\bits_to_add_fu_102_reg_n_3_[23] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[24] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[24]),
        .Q(\bits_to_add_fu_102_reg_n_3_[24] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[25] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[25]),
        .Q(\bits_to_add_fu_102_reg_n_3_[25] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[26] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[26]),
        .Q(\bits_to_add_fu_102_reg_n_3_[26] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[27] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[27]),
        .Q(\bits_to_add_fu_102_reg_n_3_[27] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[28] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[28]),
        .Q(\bits_to_add_fu_102_reg_n_3_[28] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[29] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[29]),
        .Q(\bits_to_add_fu_102_reg_n_3_[29] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[30] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[30]),
        .Q(\bits_to_add_fu_102_reg_n_3_[30] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[31] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[31]),
        .Q(\bits_to_add_fu_102_reg_n_3_[31] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[3]),
        .Q(\bits_to_add_fu_102_reg_n_3_[3] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[4]),
        .Q(\bits_to_add_fu_102_reg_n_3_[4] ),
        .R(ap_NS_fsm1));
  FDSE \bits_to_add_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[5]),
        .Q(\bits_to_add_fu_102_reg_n_3_[5] ),
        .S(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[6]),
        .Q(\bits_to_add_fu_102_reg_n_3_[6] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[7]),
        .Q(\bits_to_add_fu_102_reg_n_3_[7] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[8] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[8]),
        .Q(\bits_to_add_fu_102_reg_n_3_[8] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[9] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_3 ),
        .D(bits_to_add_fu_102[9]),
        .Q(\bits_to_add_fu_102_reg_n_3_[9] ),
        .R(ap_NS_fsm1));
  LUT4 #(
    .INIT(16'hF888)) 
    \clk_cnt_reg_148[0]_i_1 
       (.I0(icmp_ln390_fu_210_p2),
        .I1(ap_CS_fsm_state4),
        .I2(clk_cnt_reg_1480),
        .I3(p_1_in),
        .O(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[0] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry_n_10 ),
        .Q(clk_cnt_reg_148_reg[0]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[10] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__1_n_8 ),
        .Q(clk_cnt_reg_148_reg[10]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[11] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__1_n_7 ),
        .Q(clk_cnt_reg_148_reg[11]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[12] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__2_n_10 ),
        .Q(clk_cnt_reg_148_reg[12]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[13] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__2_n_9 ),
        .Q(clk_cnt_reg_148_reg[13]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[14] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__2_n_8 ),
        .Q(clk_cnt_reg_148_reg[14]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[15] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__2_n_7 ),
        .Q(clk_cnt_reg_148_reg[15]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[16] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__3_n_10 ),
        .Q(clk_cnt_reg_148_reg[16]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[17] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__3_n_9 ),
        .Q(clk_cnt_reg_148_reg[17]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[18] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__3_n_8 ),
        .Q(clk_cnt_reg_148_reg[18]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[19] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__3_n_7 ),
        .Q(clk_cnt_reg_148_reg[19]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[1] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry_n_9 ),
        .Q(clk_cnt_reg_148_reg[1]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[20] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__4_n_10 ),
        .Q(clk_cnt_reg_148_reg[20]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[21] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__4_n_9 ),
        .Q(clk_cnt_reg_148_reg[21]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[22] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__4_n_8 ),
        .Q(clk_cnt_reg_148_reg[22]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[23] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__4_n_7 ),
        .Q(clk_cnt_reg_148_reg[23]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[24] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__5_n_10 ),
        .Q(clk_cnt_reg_148_reg[24]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[25] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__5_n_9 ),
        .Q(clk_cnt_reg_148_reg[25]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[26] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__5_n_8 ),
        .Q(clk_cnt_reg_148_reg[26]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[27] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__5_n_7 ),
        .Q(clk_cnt_reg_148_reg[27]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[28] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__6_n_10 ),
        .Q(clk_cnt_reg_148_reg[28]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[29] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__6_n_9 ),
        .Q(clk_cnt_reg_148_reg[29]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[2] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry_n_8 ),
        .Q(clk_cnt_reg_148_reg[2]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[30] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__6_n_8 ),
        .Q(clk_cnt_reg_148_reg[30]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[31] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__6_n_7 ),
        .Q(clk_cnt_reg_148_reg[31]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[3] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry_n_7 ),
        .Q(clk_cnt_reg_148_reg[3]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[4] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__0_n_10 ),
        .Q(clk_cnt_reg_148_reg[4]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[5] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__0_n_9 ),
        .Q(clk_cnt_reg_148_reg[5]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[6] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__0_n_8 ),
        .Q(clk_cnt_reg_148_reg[6]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[7] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__0_n_7 ),
        .Q(clk_cnt_reg_148_reg[7]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[8] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__1_n_10 ),
        .Q(clk_cnt_reg_148_reg[8]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \clk_cnt_reg_148_reg[9] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__1_n_9 ),
        .Q(clk_cnt_reg_148_reg[9]),
        .R(\clk_cnt_reg_148[0]_i_1_n_3 ));
  FDRE \cols_reg_773_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [0]),
        .Q(\cols_reg_773_reg[28]_0 [0]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [10]),
        .Q(\cols_reg_773_reg[28]_0 [10]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [11]),
        .Q(\cols_reg_773_reg[28]_0 [11]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [12]),
        .Q(\cols_reg_773_reg[28]_0 [12]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [13]),
        .Q(\cols_reg_773_reg[28]_0 [13]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [14]),
        .Q(\cols_reg_773_reg[28]_0 [14]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [15]),
        .Q(\cols_reg_773_reg[28]_0 [15]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [16]),
        .Q(\cols_reg_773_reg[28]_0 [16]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [17]),
        .Q(\cols_reg_773_reg[28]_0 [17]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [18]),
        .Q(\cols_reg_773_reg[28]_0 [18]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [19]),
        .Q(\cols_reg_773_reg[28]_0 [19]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [1]),
        .Q(\cols_reg_773_reg[28]_0 [1]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [20]),
        .Q(\cols_reg_773_reg[28]_0 [20]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [21]),
        .Q(\cols_reg_773_reg[28]_0 [21]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [22]),
        .Q(\cols_reg_773_reg[28]_0 [22]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [23]),
        .Q(\cols_reg_773_reg[28]_0 [23]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [24]),
        .Q(\cols_reg_773_reg[28]_0 [24]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [25]),
        .Q(\cols_reg_773_reg[28]_0 [25]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [26]),
        .Q(\cols_reg_773_reg[28]_0 [26]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [27]),
        .Q(\cols_reg_773_reg[28]_0 [27]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [28]),
        .Q(\cols_reg_773_reg[28]_0 [28]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [2]),
        .Q(\cols_reg_773_reg[28]_0 [2]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [3]),
        .Q(\cols_reg_773_reg[28]_0 [3]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [4]),
        .Q(\cols_reg_773_reg[28]_0 [4]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [5]),
        .Q(\cols_reg_773_reg[28]_0 [5]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [6]),
        .Q(\cols_reg_773_reg[28]_0 [6]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [7]),
        .Q(\cols_reg_773_reg[28]_0 [7]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [8]),
        .Q(\cols_reg_773_reg[28]_0 [8]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [9]),
        .Q(\cols_reg_773_reg[28]_0 [9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry 
       (.CI(1'b0),
        .CO({\i_/i_/i___60_carry_n_3 ,\i_/i_/i___60_carry_n_4 ,\i_/i_/i___60_carry_n_5 ,\i_/i_/i___60_carry_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i___60_carry_n_7 ,\i_/i_/i___60_carry_n_8 ,\i_/i_/i___60_carry_n_9 ,\i_/i_/i___60_carry_n_10 }),
        .S({clk_cnt_reg_148_reg[3:1],i___60_carry_i_1_n_3}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry__0 
       (.CI(\i_/i_/i___60_carry_n_3 ),
        .CO({\i_/i_/i___60_carry__0_n_3 ,\i_/i_/i___60_carry__0_n_4 ,\i_/i_/i___60_carry__0_n_5 ,\i_/i_/i___60_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___60_carry__0_n_7 ,\i_/i_/i___60_carry__0_n_8 ,\i_/i_/i___60_carry__0_n_9 ,\i_/i_/i___60_carry__0_n_10 }),
        .S(clk_cnt_reg_148_reg[7:4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry__1 
       (.CI(\i_/i_/i___60_carry__0_n_3 ),
        .CO({\i_/i_/i___60_carry__1_n_3 ,\i_/i_/i___60_carry__1_n_4 ,\i_/i_/i___60_carry__1_n_5 ,\i_/i_/i___60_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___60_carry__1_n_7 ,\i_/i_/i___60_carry__1_n_8 ,\i_/i_/i___60_carry__1_n_9 ,\i_/i_/i___60_carry__1_n_10 }),
        .S(clk_cnt_reg_148_reg[11:8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry__2 
       (.CI(\i_/i_/i___60_carry__1_n_3 ),
        .CO({\i_/i_/i___60_carry__2_n_3 ,\i_/i_/i___60_carry__2_n_4 ,\i_/i_/i___60_carry__2_n_5 ,\i_/i_/i___60_carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___60_carry__2_n_7 ,\i_/i_/i___60_carry__2_n_8 ,\i_/i_/i___60_carry__2_n_9 ,\i_/i_/i___60_carry__2_n_10 }),
        .S(clk_cnt_reg_148_reg[15:12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry__3 
       (.CI(\i_/i_/i___60_carry__2_n_3 ),
        .CO({\i_/i_/i___60_carry__3_n_3 ,\i_/i_/i___60_carry__3_n_4 ,\i_/i_/i___60_carry__3_n_5 ,\i_/i_/i___60_carry__3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___60_carry__3_n_7 ,\i_/i_/i___60_carry__3_n_8 ,\i_/i_/i___60_carry__3_n_9 ,\i_/i_/i___60_carry__3_n_10 }),
        .S(clk_cnt_reg_148_reg[19:16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry__4 
       (.CI(\i_/i_/i___60_carry__3_n_3 ),
        .CO({\i_/i_/i___60_carry__4_n_3 ,\i_/i_/i___60_carry__4_n_4 ,\i_/i_/i___60_carry__4_n_5 ,\i_/i_/i___60_carry__4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___60_carry__4_n_7 ,\i_/i_/i___60_carry__4_n_8 ,\i_/i_/i___60_carry__4_n_9 ,\i_/i_/i___60_carry__4_n_10 }),
        .S(clk_cnt_reg_148_reg[23:20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry__5 
       (.CI(\i_/i_/i___60_carry__4_n_3 ),
        .CO({\i_/i_/i___60_carry__5_n_3 ,\i_/i_/i___60_carry__5_n_4 ,\i_/i_/i___60_carry__5_n_5 ,\i_/i_/i___60_carry__5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___60_carry__5_n_7 ,\i_/i_/i___60_carry__5_n_8 ,\i_/i_/i___60_carry__5_n_9 ,\i_/i_/i___60_carry__5_n_10 }),
        .S(clk_cnt_reg_148_reg[27:24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry__6 
       (.CI(\i_/i_/i___60_carry__5_n_3 ),
        .CO({\NLW_i_/i_/i___60_carry__6_CO_UNCONNECTED [3],\i_/i_/i___60_carry__6_n_4 ,\i_/i_/i___60_carry__6_n_5 ,\i_/i_/i___60_carry__6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___60_carry__6_n_7 ,\i_/i_/i___60_carry__6_n_8 ,\i_/i_/i___60_carry__6_n_9 ,\i_/i_/i___60_carry__6_n_10 }),
        .S(clk_cnt_reg_148_reg[31:28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry 
       (.CI(1'b0),
        .CO({\i_/i_/i__carry_n_3 ,\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i__carry_n_7 ,\i_/i_/i__carry_n_8 ,\i_/i_/i__carry_n_9 ,\i_/i_/i__carry_n_10 }),
        .S({i_reg_137_reg[3:1],i__carry_i_1__2_n_3}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__0 
       (.CI(\i_/i_/i__carry_n_3 ),
        .CO({\i_/i_/i__carry__0_n_3 ,\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__0_n_7 ,\i_/i_/i__carry__0_n_8 ,\i_/i_/i__carry__0_n_9 ,\i_/i_/i__carry__0_n_10 }),
        .S(i_reg_137_reg[7:4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__1 
       (.CI(\i_/i_/i__carry__0_n_3 ),
        .CO({\i_/i_/i__carry__1_n_3 ,\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__1_n_7 ,\i_/i_/i__carry__1_n_8 ,\i_/i_/i__carry__1_n_9 ,\i_/i_/i__carry__1_n_10 }),
        .S(i_reg_137_reg[11:8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__2 
       (.CI(\i_/i_/i__carry__1_n_3 ),
        .CO({\i_/i_/i__carry__2_n_3 ,\i_/i_/i__carry__2_n_4 ,\i_/i_/i__carry__2_n_5 ,\i_/i_/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__2_n_7 ,\i_/i_/i__carry__2_n_8 ,\i_/i_/i__carry__2_n_9 ,\i_/i_/i__carry__2_n_10 }),
        .S(i_reg_137_reg[15:12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__3 
       (.CI(\i_/i_/i__carry__2_n_3 ),
        .CO({\i_/i_/i__carry__3_n_3 ,\i_/i_/i__carry__3_n_4 ,\i_/i_/i__carry__3_n_5 ,\i_/i_/i__carry__3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__3_n_7 ,\i_/i_/i__carry__3_n_8 ,\i_/i_/i__carry__3_n_9 ,\i_/i_/i__carry__3_n_10 }),
        .S(i_reg_137_reg[19:16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__4 
       (.CI(\i_/i_/i__carry__3_n_3 ),
        .CO({\i_/i_/i__carry__4_n_3 ,\i_/i_/i__carry__4_n_4 ,\i_/i_/i__carry__4_n_5 ,\i_/i_/i__carry__4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__4_n_7 ,\i_/i_/i__carry__4_n_8 ,\i_/i_/i__carry__4_n_9 ,\i_/i_/i__carry__4_n_10 }),
        .S(i_reg_137_reg[23:20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__5 
       (.CI(\i_/i_/i__carry__4_n_3 ),
        .CO({\i_/i_/i__carry__5_n_3 ,\i_/i_/i__carry__5_n_4 ,\i_/i_/i__carry__5_n_5 ,\i_/i_/i__carry__5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__5_n_7 ,\i_/i_/i__carry__5_n_8 ,\i_/i_/i__carry__5_n_9 ,\i_/i_/i__carry__5_n_10 }),
        .S(i_reg_137_reg[27:24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__6 
       (.CI(\i_/i_/i__carry__5_n_3 ),
        .CO({\NLW_i_/i_/i__carry__6_CO_UNCONNECTED [3:2],\i_/i_/i__carry__6_n_5 ,\i_/i_/i__carry__6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_/i_/i__carry__6_O_UNCONNECTED [3],\i_/i_/i__carry__6_n_8 ,\i_/i_/i__carry__6_n_9 ,\i_/i_/i__carry__6_n_10 }),
        .S({1'b0,i_reg_137_reg[30:28]}));
  LUT1 #(
    .INIT(2'h1)) 
    i___60_carry_i_1
       (.I0(clk_cnt_reg_148_reg[0]),
        .O(i___60_carry_i_1_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__0_i_1
       (.I0(\bits_to_add_fu_102_reg_n_3_[10] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[7]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[10] ),
        .O(i__carry__0_i_1_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__0_i_2
       (.I0(\bits_to_add_fu_102_reg_n_3_[9] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[6]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[9] ),
        .O(i__carry__0_i_2_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__0_i_3
       (.I0(\bits_to_add_fu_102_reg_n_3_[8] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[5]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[8] ),
        .O(i__carry__0_i_3_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__0_i_4
       (.I0(\bits_to_add_fu_102_reg_n_3_[7] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[4]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[7] ),
        .O(i__carry__0_i_4_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__1_i_1
       (.I0(\bits_to_add_fu_102_reg_n_3_[14] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[11]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[14] ),
        .O(i__carry__1_i_1_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__1_i_2
       (.I0(\bits_to_add_fu_102_reg_n_3_[13] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[10]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[13] ),
        .O(i__carry__1_i_2_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__1_i_3
       (.I0(\bits_to_add_fu_102_reg_n_3_[12] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[9]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[12] ),
        .O(i__carry__1_i_3_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__1_i_4
       (.I0(\bits_to_add_fu_102_reg_n_3_[11] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[8]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[11] ),
        .O(i__carry__1_i_4_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__2_i_1
       (.I0(\bits_to_add_fu_102_reg_n_3_[18] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[15]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[18] ),
        .O(i__carry__2_i_1_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__2_i_2
       (.I0(\bits_to_add_fu_102_reg_n_3_[17] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[14]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[17] ),
        .O(i__carry__2_i_2_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__2_i_3
       (.I0(\bits_to_add_fu_102_reg_n_3_[16] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[13]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[16] ),
        .O(i__carry__2_i_3_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__2_i_4
       (.I0(\bits_to_add_fu_102_reg_n_3_[15] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[12]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[15] ),
        .O(i__carry__2_i_4_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__3_i_1
       (.I0(\bits_to_add_fu_102_reg_n_3_[22] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[19]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[22] ),
        .O(i__carry__3_i_1_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__3_i_2
       (.I0(\bits_to_add_fu_102_reg_n_3_[21] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[18]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[21] ),
        .O(i__carry__3_i_2_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__3_i_3
       (.I0(\bits_to_add_fu_102_reg_n_3_[20] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[17]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[20] ),
        .O(i__carry__3_i_3_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__3_i_4
       (.I0(\bits_to_add_fu_102_reg_n_3_[19] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[16]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[19] ),
        .O(i__carry__3_i_4_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__4_i_1
       (.I0(\bits_to_add_fu_102_reg_n_3_[26] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[23]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[26] ),
        .O(i__carry__4_i_1_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__4_i_2
       (.I0(\bits_to_add_fu_102_reg_n_3_[25] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[22]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[25] ),
        .O(i__carry__4_i_2_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__4_i_3
       (.I0(\bits_to_add_fu_102_reg_n_3_[24] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[21]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[24] ),
        .O(i__carry__4_i_3_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__4_i_4
       (.I0(\bits_to_add_fu_102_reg_n_3_[23] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[20]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[23] ),
        .O(i__carry__4_i_4_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__5_i_1
       (.I0(\bits_to_add_fu_102_reg_n_3_[30] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[27]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[30] ),
        .O(i__carry__5_i_1_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__5_i_2
       (.I0(\bits_to_add_fu_102_reg_n_3_[29] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[26]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[29] ),
        .O(i__carry__5_i_2_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__5_i_3
       (.I0(\bits_to_add_fu_102_reg_n_3_[28] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[25]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[28] ),
        .O(i__carry__5_i_3_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__5_i_4
       (.I0(\bits_to_add_fu_102_reg_n_3_[27] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[24]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[27] ),
        .O(i__carry__5_i_4_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__6_i_1
       (.I0(\bits_to_add_fu_102_reg_n_3_[31] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[28]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[31] ),
        .O(i__carry__6_i_1_n_3));
  LUT4 #(
    .INIT(16'h0800)) 
    i__carry_i_1__1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I3(icmp_ln412_fu_272_p2),
        .O(bits_to_add_fu_102112_out));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__2
       (.I0(i_reg_137_reg[0]),
        .O(i__carry_i_1__2_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry_i_2
       (.I0(\bits_to_add_fu_102_reg_n_3_[6] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[3]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[6] ),
        .O(i__carry_i_2_n_3));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry_i_3
       (.I0(\bits_to_add_fu_102_reg_n_3_[5] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[2]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[5] ),
        .O(i__carry_i_3_n_3));
  LUT5 #(
    .INIT(32'h99595559)) 
    i__carry_i_4
       (.I0(\bits_to_add_fu_102_reg_n_3_[4] ),
        .I1(icmp_ln398_reg_843),
        .I2(PTR_WIDTH_min_last_N_reg_800_reg[1]),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[4] ),
        .O(i__carry_i_4_n_3));
  LUT5 #(
    .INIT(32'hAA596659)) 
    i__carry_i_5
       (.I0(\bits_to_add_fu_102_reg_n_3_[3] ),
        .I1(icmp_ln398_reg_843),
        .I2(PTR_WIDTH_min_last_N_reg_800_reg[0]),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_3_[3] ),
        .O(i__carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h0020)) 
    \i_reg_137[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state5),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .O(clk_cnt_reg_1480));
  FDRE \i_reg_137_reg[0] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry_n_10 ),
        .Q(i_reg_137_reg[0]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__1_n_8 ),
        .Q(i_reg_137_reg[10]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__1_n_7 ),
        .Q(i_reg_137_reg[11]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__2_n_10 ),
        .Q(i_reg_137_reg[12]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__2_n_9 ),
        .Q(i_reg_137_reg[13]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__2_n_8 ),
        .Q(i_reg_137_reg[14]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__2_n_7 ),
        .Q(i_reg_137_reg[15]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__3_n_10 ),
        .Q(i_reg_137_reg[16]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__3_n_9 ),
        .Q(i_reg_137_reg[17]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__3_n_8 ),
        .Q(i_reg_137_reg[18]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__3_n_7 ),
        .Q(i_reg_137_reg[19]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[1] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry_n_9 ),
        .Q(i_reg_137_reg[1]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__4_n_10 ),
        .Q(i_reg_137_reg[20]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__4_n_9 ),
        .Q(i_reg_137_reg[21]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[22] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__4_n_8 ),
        .Q(i_reg_137_reg[22]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[23] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__4_n_7 ),
        .Q(i_reg_137_reg[23]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[24] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__5_n_10 ),
        .Q(i_reg_137_reg[24]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[25] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__5_n_9 ),
        .Q(i_reg_137_reg[25]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[26] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__5_n_8 ),
        .Q(i_reg_137_reg[26]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[27] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__5_n_7 ),
        .Q(i_reg_137_reg[27]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[28] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__6_n_10 ),
        .Q(i_reg_137_reg[28]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[29] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__6_n_9 ),
        .Q(i_reg_137_reg[29]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[2] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry_n_8 ),
        .Q(i_reg_137_reg[2]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[30] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__6_n_8 ),
        .Q(i_reg_137_reg[30]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[3] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry_n_7 ),
        .Q(i_reg_137_reg[3]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[4] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__0_n_10 ),
        .Q(i_reg_137_reg[4]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[5] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__0_n_9 ),
        .Q(i_reg_137_reg[5]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[6] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__0_n_8 ),
        .Q(i_reg_137_reg[6]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__0_n_7 ),
        .Q(i_reg_137_reg[7]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__1_n_10 ),
        .Q(i_reg_137_reg[8]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__1_n_9 ),
        .Q(i_reg_137_reg[9]),
        .R(ap_NS_fsm1));
  CARRY4 icmp_ln390_1_fu_230_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln390_1_fu_230_p2_carry_n_3,icmp_ln390_1_fu_230_p2_carry_n_4,icmp_ln390_1_fu_230_p2_carry_n_5,icmp_ln390_1_fu_230_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln390_1_fu_230_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln390_1_fu_230_p2_carry_i_1_n_3,icmp_ln390_1_fu_230_p2_carry_i_2_n_3,icmp_ln390_1_fu_230_p2_carry_i_3_n_3,icmp_ln390_1_fu_230_p2_carry_i_4_n_3}));
  CARRY4 icmp_ln390_1_fu_230_p2_carry__0
       (.CI(icmp_ln390_1_fu_230_p2_carry_n_3),
        .CO({icmp_ln390_1_fu_230_p2_carry__0_n_3,icmp_ln390_1_fu_230_p2_carry__0_n_4,icmp_ln390_1_fu_230_p2_carry__0_n_5,icmp_ln390_1_fu_230_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln390_1_fu_230_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln390_1_fu_230_p2_carry__0_i_1_n_3,icmp_ln390_1_fu_230_p2_carry__0_i_2_n_3,icmp_ln390_1_fu_230_p2_carry__0_i_3_n_3,icmp_ln390_1_fu_230_p2_carry__0_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry__0_i_1
       (.I0(i_reg_137_reg[21]),
        .I1(loop_count_reg_789[21]),
        .I2(i_reg_137_reg[22]),
        .I3(loop_count_reg_789[22]),
        .I4(loop_count_reg_789[23]),
        .I5(i_reg_137_reg[23]),
        .O(icmp_ln390_1_fu_230_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry__0_i_2
       (.I0(i_reg_137_reg[18]),
        .I1(loop_count_reg_789[18]),
        .I2(i_reg_137_reg[19]),
        .I3(loop_count_reg_789[19]),
        .I4(loop_count_reg_789[20]),
        .I5(i_reg_137_reg[20]),
        .O(icmp_ln390_1_fu_230_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry__0_i_3
       (.I0(i_reg_137_reg[16]),
        .I1(loop_count_reg_789[16]),
        .I2(i_reg_137_reg[15]),
        .I3(loop_count_reg_789[15]),
        .I4(loop_count_reg_789[17]),
        .I5(i_reg_137_reg[17]),
        .O(icmp_ln390_1_fu_230_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry__0_i_4
       (.I0(i_reg_137_reg[14]),
        .I1(loop_count_reg_789[14]),
        .I2(i_reg_137_reg[12]),
        .I3(loop_count_reg_789[12]),
        .I4(loop_count_reg_789[13]),
        .I5(i_reg_137_reg[13]),
        .O(icmp_ln390_1_fu_230_p2_carry__0_i_4_n_3));
  CARRY4 icmp_ln390_1_fu_230_p2_carry__1
       (.CI(icmp_ln390_1_fu_230_p2_carry__0_n_3),
        .CO({NLW_icmp_ln390_1_fu_230_p2_carry__1_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state5,icmp_ln390_1_fu_230_p2_carry__1_n_5,icmp_ln390_1_fu_230_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln390_1_fu_230_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln390_1_fu_230_p2_carry__1_i_1_n_3,icmp_ln390_1_fu_230_p2_carry__1_i_2_n_3,icmp_ln390_1_fu_230_p2_carry__1_i_3_n_3}));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln390_1_fu_230_p2_carry__1_i_1
       (.I0(loop_count_reg_789[31]),
        .I1(loop_count_reg_789[30]),
        .I2(i_reg_137_reg[30]),
        .O(icmp_ln390_1_fu_230_p2_carry__1_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry__1_i_2
       (.I0(i_reg_137_reg[27]),
        .I1(loop_count_reg_789[27]),
        .I2(i_reg_137_reg[28]),
        .I3(loop_count_reg_789[28]),
        .I4(loop_count_reg_789[29]),
        .I5(i_reg_137_reg[29]),
        .O(icmp_ln390_1_fu_230_p2_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry__1_i_3
       (.I0(i_reg_137_reg[26]),
        .I1(loop_count_reg_789[26]),
        .I2(i_reg_137_reg[24]),
        .I3(loop_count_reg_789[24]),
        .I4(loop_count_reg_789[25]),
        .I5(i_reg_137_reg[25]),
        .O(icmp_ln390_1_fu_230_p2_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry_i_1
       (.I0(i_reg_137_reg[10]),
        .I1(loop_count_reg_789[10]),
        .I2(i_reg_137_reg[9]),
        .I3(loop_count_reg_789[9]),
        .I4(loop_count_reg_789[11]),
        .I5(i_reg_137_reg[11]),
        .O(icmp_ln390_1_fu_230_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry_i_2
       (.I0(i_reg_137_reg[6]),
        .I1(loop_count_reg_789[6]),
        .I2(i_reg_137_reg[7]),
        .I3(loop_count_reg_789[7]),
        .I4(loop_count_reg_789[8]),
        .I5(i_reg_137_reg[8]),
        .O(icmp_ln390_1_fu_230_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry_i_3
       (.I0(i_reg_137_reg[5]),
        .I1(loop_count_reg_789[5]),
        .I2(i_reg_137_reg[3]),
        .I3(loop_count_reg_789[3]),
        .I4(loop_count_reg_789[4]),
        .I5(i_reg_137_reg[4]),
        .O(icmp_ln390_1_fu_230_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry_i_4
       (.I0(i_reg_137_reg[0]),
        .I1(loop_count_reg_789[0]),
        .I2(i_reg_137_reg[1]),
        .I3(loop_count_reg_789[1]),
        .I4(loop_count_reg_789[2]),
        .I5(i_reg_137_reg[2]),
        .O(icmp_ln390_1_fu_230_p2_carry_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln390_1_reg_839[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I3(icmp_ln390_1_reg_839),
        .O(\icmp_ln390_1_reg_839[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln390_1_reg_839_pp0_iter1_reg[0]_i_1 
       (.I0(icmp_ln390_1_reg_839),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I3(\icmp_ln390_1_reg_839_pp0_iter1_reg_reg_n_3_[0] ),
        .O(\icmp_ln390_1_reg_839_pp0_iter1_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln390_1_reg_839_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln390_1_reg_839_pp0_iter1_reg[0]_i_1_n_3 ),
        .Q(\icmp_ln390_1_reg_839_pp0_iter1_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln390_1_reg_839_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln390_1_reg_839[0]_i_1_n_3 ),
        .Q(icmp_ln390_1_reg_839),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln390_fu_210_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln390_fu_210_p2_carry_n_3,icmp_ln390_fu_210_p2_carry_n_4,icmp_ln390_fu_210_p2_carry_n_5,icmp_ln390_fu_210_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln390_fu_210_p2_carry_i_1_n_3,icmp_ln390_fu_210_p2_carry_i_2_n_3,icmp_ln390_fu_210_p2_carry_i_3_n_3,icmp_ln390_fu_210_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln390_fu_210_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln390_fu_210_p2_carry_i_5_n_3,icmp_ln390_fu_210_p2_carry_i_6_n_3,icmp_ln390_fu_210_p2_carry_i_7_n_3,icmp_ln390_fu_210_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln390_fu_210_p2_carry__0
       (.CI(icmp_ln390_fu_210_p2_carry_n_3),
        .CO({icmp_ln390_fu_210_p2_carry__0_n_3,icmp_ln390_fu_210_p2_carry__0_n_4,icmp_ln390_fu_210_p2_carry__0_n_5,icmp_ln390_fu_210_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln390_fu_210_p2_carry__0_i_1_n_3,icmp_ln390_fu_210_p2_carry__0_i_2_n_3,icmp_ln390_fu_210_p2_carry__0_i_3_n_3,icmp_ln390_fu_210_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln390_fu_210_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln390_fu_210_p2_carry__0_i_5_n_3,icmp_ln390_fu_210_p2_carry__0_i_6_n_3,icmp_ln390_fu_210_p2_carry__0_i_7_n_3,icmp_ln390_fu_210_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__0_i_1
       (.I0(loop_count_reg_789[15]),
        .I1(loop_count_reg_789[14]),
        .O(icmp_ln390_fu_210_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__0_i_2
       (.I0(loop_count_reg_789[13]),
        .I1(loop_count_reg_789[12]),
        .O(icmp_ln390_fu_210_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__0_i_3
       (.I0(loop_count_reg_789[11]),
        .I1(loop_count_reg_789[10]),
        .O(icmp_ln390_fu_210_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__0_i_4
       (.I0(loop_count_reg_789[9]),
        .I1(loop_count_reg_789[8]),
        .O(icmp_ln390_fu_210_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__0_i_5
       (.I0(loop_count_reg_789[14]),
        .I1(loop_count_reg_789[15]),
        .O(icmp_ln390_fu_210_p2_carry__0_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__0_i_6
       (.I0(loop_count_reg_789[12]),
        .I1(loop_count_reg_789[13]),
        .O(icmp_ln390_fu_210_p2_carry__0_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__0_i_7
       (.I0(loop_count_reg_789[10]),
        .I1(loop_count_reg_789[11]),
        .O(icmp_ln390_fu_210_p2_carry__0_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__0_i_8
       (.I0(loop_count_reg_789[8]),
        .I1(loop_count_reg_789[9]),
        .O(icmp_ln390_fu_210_p2_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln390_fu_210_p2_carry__1
       (.CI(icmp_ln390_fu_210_p2_carry__0_n_3),
        .CO({icmp_ln390_fu_210_p2_carry__1_n_3,icmp_ln390_fu_210_p2_carry__1_n_4,icmp_ln390_fu_210_p2_carry__1_n_5,icmp_ln390_fu_210_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln390_fu_210_p2_carry__1_i_1_n_3,icmp_ln390_fu_210_p2_carry__1_i_2_n_3,icmp_ln390_fu_210_p2_carry__1_i_3_n_3,icmp_ln390_fu_210_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln390_fu_210_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln390_fu_210_p2_carry__1_i_5_n_3,icmp_ln390_fu_210_p2_carry__1_i_6_n_3,icmp_ln390_fu_210_p2_carry__1_i_7_n_3,icmp_ln390_fu_210_p2_carry__1_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__1_i_1
       (.I0(loop_count_reg_789[23]),
        .I1(loop_count_reg_789[22]),
        .O(icmp_ln390_fu_210_p2_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__1_i_2
       (.I0(loop_count_reg_789[21]),
        .I1(loop_count_reg_789[20]),
        .O(icmp_ln390_fu_210_p2_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__1_i_3
       (.I0(loop_count_reg_789[19]),
        .I1(loop_count_reg_789[18]),
        .O(icmp_ln390_fu_210_p2_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__1_i_4
       (.I0(loop_count_reg_789[17]),
        .I1(loop_count_reg_789[16]),
        .O(icmp_ln390_fu_210_p2_carry__1_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__1_i_5
       (.I0(loop_count_reg_789[22]),
        .I1(loop_count_reg_789[23]),
        .O(icmp_ln390_fu_210_p2_carry__1_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__1_i_6
       (.I0(loop_count_reg_789[20]),
        .I1(loop_count_reg_789[21]),
        .O(icmp_ln390_fu_210_p2_carry__1_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__1_i_7
       (.I0(loop_count_reg_789[18]),
        .I1(loop_count_reg_789[19]),
        .O(icmp_ln390_fu_210_p2_carry__1_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__1_i_8
       (.I0(loop_count_reg_789[16]),
        .I1(loop_count_reg_789[17]),
        .O(icmp_ln390_fu_210_p2_carry__1_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln390_fu_210_p2_carry__2
       (.CI(icmp_ln390_fu_210_p2_carry__1_n_3),
        .CO({icmp_ln390_fu_210_p2,icmp_ln390_fu_210_p2_carry__2_n_4,icmp_ln390_fu_210_p2_carry__2_n_5,icmp_ln390_fu_210_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln390_fu_210_p2_carry__2_i_1_n_3,icmp_ln390_fu_210_p2_carry__2_i_2_n_3,icmp_ln390_fu_210_p2_carry__2_i_3_n_3,icmp_ln390_fu_210_p2_carry__2_i_4_n_3}),
        .O(NLW_icmp_ln390_fu_210_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln390_fu_210_p2_carry__2_i_5_n_3,icmp_ln390_fu_210_p2_carry__2_i_6_n_3,icmp_ln390_fu_210_p2_carry__2_i_7_n_3,icmp_ln390_fu_210_p2_carry__2_i_8_n_3}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln390_fu_210_p2_carry__2_i_1
       (.I0(loop_count_reg_789[30]),
        .I1(loop_count_reg_789[31]),
        .O(icmp_ln390_fu_210_p2_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__2_i_2
       (.I0(loop_count_reg_789[29]),
        .I1(loop_count_reg_789[28]),
        .O(icmp_ln390_fu_210_p2_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__2_i_3
       (.I0(loop_count_reg_789[27]),
        .I1(loop_count_reg_789[26]),
        .O(icmp_ln390_fu_210_p2_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__2_i_4
       (.I0(loop_count_reg_789[25]),
        .I1(loop_count_reg_789[24]),
        .O(icmp_ln390_fu_210_p2_carry__2_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__2_i_5
       (.I0(loop_count_reg_789[30]),
        .I1(loop_count_reg_789[31]),
        .O(icmp_ln390_fu_210_p2_carry__2_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__2_i_6
       (.I0(loop_count_reg_789[28]),
        .I1(loop_count_reg_789[29]),
        .O(icmp_ln390_fu_210_p2_carry__2_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__2_i_7
       (.I0(loop_count_reg_789[26]),
        .I1(loop_count_reg_789[27]),
        .O(icmp_ln390_fu_210_p2_carry__2_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__2_i_8
       (.I0(loop_count_reg_789[24]),
        .I1(loop_count_reg_789[25]),
        .O(icmp_ln390_fu_210_p2_carry__2_i_8_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry_i_1
       (.I0(loop_count_reg_789[7]),
        .I1(loop_count_reg_789[6]),
        .O(icmp_ln390_fu_210_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry_i_2
       (.I0(loop_count_reg_789[5]),
        .I1(loop_count_reg_789[4]),
        .O(icmp_ln390_fu_210_p2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry_i_3
       (.I0(loop_count_reg_789[3]),
        .I1(loop_count_reg_789[2]),
        .O(icmp_ln390_fu_210_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry_i_4
       (.I0(loop_count_reg_789[1]),
        .I1(loop_count_reg_789[0]),
        .O(icmp_ln390_fu_210_p2_carry_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry_i_5
       (.I0(loop_count_reg_789[6]),
        .I1(loop_count_reg_789[7]),
        .O(icmp_ln390_fu_210_p2_carry_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry_i_6
       (.I0(loop_count_reg_789[4]),
        .I1(loop_count_reg_789[5]),
        .O(icmp_ln390_fu_210_p2_carry_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry_i_7
       (.I0(loop_count_reg_789[2]),
        .I1(loop_count_reg_789[3]),
        .O(icmp_ln390_fu_210_p2_carry_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry_i_8
       (.I0(loop_count_reg_789[0]),
        .I1(loop_count_reg_789[1]),
        .O(icmp_ln390_fu_210_p2_carry_i_8_n_3));
  FDRE \icmp_ln390_reg_815_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(icmp_ln390_fu_210_p2),
        .Q(icmp_ln390_reg_815),
        .R(1'b0));
  CARRY4 icmp_ln398_fu_235_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln398_fu_235_p2_carry_n_3,icmp_ln398_fu_235_p2_carry_n_4,icmp_ln398_fu_235_p2_carry_n_5,icmp_ln398_fu_235_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln398_fu_235_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln398_fu_235_p2_carry_i_1_n_3,icmp_ln398_fu_235_p2_carry_i_2_n_3,icmp_ln398_fu_235_p2_carry_i_3_n_3,icmp_ln398_fu_235_p2_carry_i_4_n_3}));
  CARRY4 icmp_ln398_fu_235_p2_carry__0
       (.CI(icmp_ln398_fu_235_p2_carry_n_3),
        .CO({icmp_ln398_fu_235_p2_carry__0_n_3,icmp_ln398_fu_235_p2_carry__0_n_4,icmp_ln398_fu_235_p2_carry__0_n_5,icmp_ln398_fu_235_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln398_fu_235_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln398_fu_235_p2_carry__0_i_1_n_3,icmp_ln398_fu_235_p2_carry__0_i_2_n_3,icmp_ln398_fu_235_p2_carry__0_i_3_n_3,icmp_ln398_fu_235_p2_carry__0_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry__0_i_1
       (.I0(clk_cnt_reg_148_reg[23]),
        .I1(sub13_i_i_reg_810[23]),
        .I2(clk_cnt_reg_148_reg[21]),
        .I3(sub13_i_i_reg_810[21]),
        .I4(sub13_i_i_reg_810[22]),
        .I5(clk_cnt_reg_148_reg[22]),
        .O(icmp_ln398_fu_235_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry__0_i_2
       (.I0(clk_cnt_reg_148_reg[20]),
        .I1(sub13_i_i_reg_810[20]),
        .I2(clk_cnt_reg_148_reg[18]),
        .I3(sub13_i_i_reg_810[18]),
        .I4(sub13_i_i_reg_810[19]),
        .I5(clk_cnt_reg_148_reg[19]),
        .O(icmp_ln398_fu_235_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry__0_i_3
       (.I0(clk_cnt_reg_148_reg[15]),
        .I1(sub13_i_i_reg_810[15]),
        .I2(clk_cnt_reg_148_reg[16]),
        .I3(sub13_i_i_reg_810[16]),
        .I4(sub13_i_i_reg_810[17]),
        .I5(clk_cnt_reg_148_reg[17]),
        .O(icmp_ln398_fu_235_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry__0_i_4
       (.I0(clk_cnt_reg_148_reg[12]),
        .I1(sub13_i_i_reg_810[12]),
        .I2(clk_cnt_reg_148_reg[13]),
        .I3(sub13_i_i_reg_810[13]),
        .I4(sub13_i_i_reg_810[14]),
        .I5(clk_cnt_reg_148_reg[14]),
        .O(icmp_ln398_fu_235_p2_carry__0_i_4_n_3));
  CARRY4 icmp_ln398_fu_235_p2_carry__1
       (.CI(icmp_ln398_fu_235_p2_carry__0_n_3),
        .CO({NLW_icmp_ln398_fu_235_p2_carry__1_CO_UNCONNECTED[3],p_1_in,icmp_ln398_fu_235_p2_carry__1_n_5,icmp_ln398_fu_235_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln398_fu_235_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln398_fu_235_p2_carry__1_i_1_n_3,icmp_ln398_fu_235_p2_carry__1_i_2_n_3,icmp_ln398_fu_235_p2_carry__1_i_3_n_3}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln398_fu_235_p2_carry__1_i_1
       (.I0(sub13_i_i_reg_810[31]),
        .I1(clk_cnt_reg_148_reg[31]),
        .I2(sub13_i_i_reg_810[30]),
        .I3(clk_cnt_reg_148_reg[30]),
        .O(icmp_ln398_fu_235_p2_carry__1_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry__1_i_2
       (.I0(clk_cnt_reg_148_reg[27]),
        .I1(sub13_i_i_reg_810[27]),
        .I2(clk_cnt_reg_148_reg[28]),
        .I3(sub13_i_i_reg_810[28]),
        .I4(sub13_i_i_reg_810[29]),
        .I5(clk_cnt_reg_148_reg[29]),
        .O(icmp_ln398_fu_235_p2_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry__1_i_3
       (.I0(clk_cnt_reg_148_reg[24]),
        .I1(sub13_i_i_reg_810[24]),
        .I2(clk_cnt_reg_148_reg[25]),
        .I3(sub13_i_i_reg_810[25]),
        .I4(sub13_i_i_reg_810[26]),
        .I5(clk_cnt_reg_148_reg[26]),
        .O(icmp_ln398_fu_235_p2_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry_i_1
       (.I0(clk_cnt_reg_148_reg[9]),
        .I1(sub13_i_i_reg_810[9]),
        .I2(clk_cnt_reg_148_reg[10]),
        .I3(sub13_i_i_reg_810[10]),
        .I4(sub13_i_i_reg_810[11]),
        .I5(clk_cnt_reg_148_reg[11]),
        .O(icmp_ln398_fu_235_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry_i_2
       (.I0(clk_cnt_reg_148_reg[6]),
        .I1(sub13_i_i_reg_810[6]),
        .I2(clk_cnt_reg_148_reg[7]),
        .I3(sub13_i_i_reg_810[7]),
        .I4(sub13_i_i_reg_810[8]),
        .I5(clk_cnt_reg_148_reg[8]),
        .O(icmp_ln398_fu_235_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry_i_3
       (.I0(clk_cnt_reg_148_reg[3]),
        .I1(sub13_i_i_reg_810[3]),
        .I2(clk_cnt_reg_148_reg[4]),
        .I3(sub13_i_i_reg_810[4]),
        .I4(sub13_i_i_reg_810[5]),
        .I5(clk_cnt_reg_148_reg[5]),
        .O(icmp_ln398_fu_235_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry_i_4
       (.I0(clk_cnt_reg_148_reg[0]),
        .I1(sub13_i_i_reg_810[0]),
        .I2(clk_cnt_reg_148_reg[1]),
        .I3(sub13_i_i_reg_810[1]),
        .I4(sub13_i_i_reg_810[2]),
        .I5(clk_cnt_reg_148_reg[2]),
        .O(icmp_ln398_fu_235_p2_carry_i_4_n_3));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \icmp_ln398_reg_843[0]_i_1 
       (.I0(p_1_in),
        .I1(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state5),
        .I4(icmp_ln398_reg_843),
        .O(\icmp_ln398_reg_843[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \icmp_ln398_reg_843[0]_rep_i_1 
       (.I0(p_1_in),
        .I1(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state5),
        .I4(icmp_ln398_reg_843),
        .O(\icmp_ln398_reg_843[0]_rep_i_1_n_3 ));
  (* ORIG_CELL_NAME = "icmp_ln398_reg_843_reg[0]" *) 
  FDRE \icmp_ln398_reg_843_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln398_reg_843[0]_i_1_n_3 ),
        .Q(icmp_ln398_reg_843),
        .R(1'b0));
  (* ORIG_CELL_NAME = "icmp_ln398_reg_843_reg[0]" *) 
  FDRE \icmp_ln398_reg_843_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln398_reg_843[0]_rep_i_1_n_3 ),
        .Q(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln412_fu_272_p2__0_carry
       (.CI(1'b0),
        .CO({icmp_ln412_fu_272_p2__0_carry_n_3,icmp_ln412_fu_272_p2__0_carry_n_4,icmp_ln412_fu_272_p2__0_carry_n_5,icmp_ln412_fu_272_p2__0_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln412_fu_272_p2__0_carry_i_1_n_3,icmp_ln412_fu_272_p2__0_carry_i_2_n_3,icmp_ln412_fu_272_p2__0_carry_i_3_n_3,icmp_ln412_fu_272_p2__0_carry_i_4_n_3}),
        .O(NLW_icmp_ln412_fu_272_p2__0_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln412_fu_272_p2__0_carry_i_5_n_3,icmp_ln412_fu_272_p2__0_carry_i_6_n_3,icmp_ln412_fu_272_p2__0_carry_i_7_n_3,icmp_ln412_fu_272_p2__0_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln412_fu_272_p2__0_carry__0
       (.CI(icmp_ln412_fu_272_p2__0_carry_n_3),
        .CO({icmp_ln412_fu_272_p2__0_carry__0_n_3,icmp_ln412_fu_272_p2__0_carry__0_n_4,icmp_ln412_fu_272_p2__0_carry__0_n_5,icmp_ln412_fu_272_p2__0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln412_fu_272_p2__0_carry__0_i_1_n_3,icmp_ln412_fu_272_p2__0_carry__0_i_2_n_3,icmp_ln412_fu_272_p2__0_carry__0_i_3_n_3,icmp_ln412_fu_272_p2__0_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln412_fu_272_p2__0_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln412_fu_272_p2__0_carry__0_i_5_n_3,icmp_ln412_fu_272_p2__0_carry__0_i_6_n_3,icmp_ln412_fu_272_p2__0_carry__0_i_7_n_3,icmp_ln412_fu_272_p2__0_carry__0_i_8_n_3}));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry__0_i_1
       (.I0(\bits_to_add_fu_102_reg_n_3_[17] ),
        .I1(\last_N_size_reg_795_reg_n_3_[17] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_3_[16] ),
        .I4(\last_N_size_reg_795_reg_n_3_[16] ),
        .O(icmp_ln412_fu_272_p2__0_carry__0_i_1_n_3));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry__0_i_2
       (.I0(\bits_to_add_fu_102_reg_n_3_[15] ),
        .I1(\last_N_size_reg_795_reg_n_3_[15] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_3_[14] ),
        .I4(\last_N_size_reg_795_reg_n_3_[14] ),
        .O(icmp_ln412_fu_272_p2__0_carry__0_i_2_n_3));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry__0_i_3
       (.I0(\bits_to_add_fu_102_reg_n_3_[13] ),
        .I1(\last_N_size_reg_795_reg_n_3_[13] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_3_[12] ),
        .I4(\last_N_size_reg_795_reg_n_3_[12] ),
        .O(icmp_ln412_fu_272_p2__0_carry__0_i_3_n_3));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry__0_i_4
       (.I0(\bits_to_add_fu_102_reg_n_3_[11] ),
        .I1(\last_N_size_reg_795_reg_n_3_[11] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_3_[10] ),
        .I4(\last_N_size_reg_795_reg_n_3_[10] ),
        .O(icmp_ln412_fu_272_p2__0_carry__0_i_4_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__0_i_5
       (.I0(\last_N_size_reg_795_reg_n_3_[17] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[17] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_3_[16] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[16] ),
        .O(icmp_ln412_fu_272_p2__0_carry__0_i_5_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__0_i_6
       (.I0(\last_N_size_reg_795_reg_n_3_[15] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[15] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_3_[14] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[14] ),
        .O(icmp_ln412_fu_272_p2__0_carry__0_i_6_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__0_i_7
       (.I0(\last_N_size_reg_795_reg_n_3_[13] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[13] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_3_[12] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[12] ),
        .O(icmp_ln412_fu_272_p2__0_carry__0_i_7_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__0_i_8
       (.I0(\last_N_size_reg_795_reg_n_3_[11] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[11] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_3_[10] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[10] ),
        .O(icmp_ln412_fu_272_p2__0_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln412_fu_272_p2__0_carry__1
       (.CI(icmp_ln412_fu_272_p2__0_carry__0_n_3),
        .CO({icmp_ln412_fu_272_p2__0_carry__1_n_3,icmp_ln412_fu_272_p2__0_carry__1_n_4,icmp_ln412_fu_272_p2__0_carry__1_n_5,icmp_ln412_fu_272_p2__0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln412_fu_272_p2__0_carry__1_i_1_n_3,icmp_ln412_fu_272_p2__0_carry__1_i_2_n_3,icmp_ln412_fu_272_p2__0_carry__1_i_3_n_3,icmp_ln412_fu_272_p2__0_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln412_fu_272_p2__0_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln412_fu_272_p2__0_carry__1_i_5_n_3,icmp_ln412_fu_272_p2__0_carry__1_i_6_n_3,icmp_ln412_fu_272_p2__0_carry__1_i_7_n_3,icmp_ln412_fu_272_p2__0_carry__1_i_8_n_3}));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry__1_i_1
       (.I0(\bits_to_add_fu_102_reg_n_3_[25] ),
        .I1(\last_N_size_reg_795_reg_n_3_[25] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_3_[24] ),
        .I4(\last_N_size_reg_795_reg_n_3_[24] ),
        .O(icmp_ln412_fu_272_p2__0_carry__1_i_1_n_3));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry__1_i_2
       (.I0(\bits_to_add_fu_102_reg_n_3_[23] ),
        .I1(\last_N_size_reg_795_reg_n_3_[23] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_3_[22] ),
        .I4(\last_N_size_reg_795_reg_n_3_[22] ),
        .O(icmp_ln412_fu_272_p2__0_carry__1_i_2_n_3));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry__1_i_3
       (.I0(\bits_to_add_fu_102_reg_n_3_[21] ),
        .I1(\last_N_size_reg_795_reg_n_3_[21] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_3_[20] ),
        .I4(\last_N_size_reg_795_reg_n_3_[20] ),
        .O(icmp_ln412_fu_272_p2__0_carry__1_i_3_n_3));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry__1_i_4
       (.I0(\bits_to_add_fu_102_reg_n_3_[19] ),
        .I1(\last_N_size_reg_795_reg_n_3_[19] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_3_[18] ),
        .I4(\last_N_size_reg_795_reg_n_3_[18] ),
        .O(icmp_ln412_fu_272_p2__0_carry__1_i_4_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__1_i_5
       (.I0(\last_N_size_reg_795_reg_n_3_[25] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[25] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_3_[24] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[24] ),
        .O(icmp_ln412_fu_272_p2__0_carry__1_i_5_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__1_i_6
       (.I0(\last_N_size_reg_795_reg_n_3_[23] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[23] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_3_[22] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[22] ),
        .O(icmp_ln412_fu_272_p2__0_carry__1_i_6_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__1_i_7
       (.I0(\last_N_size_reg_795_reg_n_3_[21] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[21] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_3_[20] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[20] ),
        .O(icmp_ln412_fu_272_p2__0_carry__1_i_7_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__1_i_8
       (.I0(\last_N_size_reg_795_reg_n_3_[19] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[19] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_3_[18] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[18] ),
        .O(icmp_ln412_fu_272_p2__0_carry__1_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln412_fu_272_p2__0_carry__2
       (.CI(icmp_ln412_fu_272_p2__0_carry__1_n_3),
        .CO({NLW_icmp_ln412_fu_272_p2__0_carry__2_CO_UNCONNECTED[3],icmp_ln412_fu_272_p2,icmp_ln412_fu_272_p2__0_carry__2_n_5,icmp_ln412_fu_272_p2__0_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln412_fu_272_p2__0_carry__2_i_1_n_3,icmp_ln412_fu_272_p2__0_carry__2_i_2_n_3,icmp_ln412_fu_272_p2__0_carry__2_i_3_n_3}),
        .O(NLW_icmp_ln412_fu_272_p2__0_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln412_fu_272_p2__0_carry__2_i_4_n_3,icmp_ln412_fu_272_p2__0_carry__2_i_5_n_3,icmp_ln412_fu_272_p2__0_carry__2_i_6_n_3}));
  LUT5 #(
    .INIT(32'h4540D540)) 
    icmp_ln412_fu_272_p2__0_carry__2_i_1
       (.I0(\bits_to_add_fu_102_reg_n_3_[31] ),
        .I1(\last_N_size_reg_795_reg_n_3_[31] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_3_[30] ),
        .I4(\last_N_size_reg_795_reg_n_3_[30] ),
        .O(icmp_ln412_fu_272_p2__0_carry__2_i_1_n_3));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry__2_i_2
       (.I0(\bits_to_add_fu_102_reg_n_3_[29] ),
        .I1(\last_N_size_reg_795_reg_n_3_[29] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_3_[28] ),
        .I4(\last_N_size_reg_795_reg_n_3_[28] ),
        .O(icmp_ln412_fu_272_p2__0_carry__2_i_2_n_3));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry__2_i_3
       (.I0(\bits_to_add_fu_102_reg_n_3_[27] ),
        .I1(\last_N_size_reg_795_reg_n_3_[27] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_3_[26] ),
        .I4(\last_N_size_reg_795_reg_n_3_[26] ),
        .O(icmp_ln412_fu_272_p2__0_carry__2_i_3_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__2_i_4
       (.I0(\last_N_size_reg_795_reg_n_3_[31] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[31] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_3_[30] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[30] ),
        .O(icmp_ln412_fu_272_p2__0_carry__2_i_4_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__2_i_5
       (.I0(\last_N_size_reg_795_reg_n_3_[29] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[29] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_3_[28] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[28] ),
        .O(icmp_ln412_fu_272_p2__0_carry__2_i_5_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__2_i_6
       (.I0(\last_N_size_reg_795_reg_n_3_[27] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[27] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_3_[26] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[26] ),
        .O(icmp_ln412_fu_272_p2__0_carry__2_i_6_n_3));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry_i_1
       (.I0(\bits_to_add_fu_102_reg_n_3_[9] ),
        .I1(\last_N_size_reg_795_reg_n_3_[9] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_3_[8] ),
        .I4(\last_N_size_reg_795_reg_n_3_[8] ),
        .O(icmp_ln412_fu_272_p2__0_carry_i_1_n_3));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry_i_2
       (.I0(\bits_to_add_fu_102_reg_n_3_[7] ),
        .I1(\last_N_size_reg_795_reg_n_3_[7] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_3_[6] ),
        .I4(\last_N_size_reg_795_reg_n_3_[6] ),
        .O(icmp_ln412_fu_272_p2__0_carry_i_2_n_3));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry_i_3
       (.I0(\bits_to_add_fu_102_reg_n_3_[5] ),
        .I1(\last_N_size_reg_795_reg_n_3_[5] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_3_[4] ),
        .I4(\last_N_size_reg_795_reg_n_3_[4] ),
        .O(icmp_ln412_fu_272_p2__0_carry_i_3_n_3));
  LUT3 #(
    .INIT(8'h40)) 
    icmp_ln412_fu_272_p2__0_carry_i_4
       (.I0(\last_N_size_reg_795_reg_n_3_[3] ),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_3_[3] ),
        .O(icmp_ln412_fu_272_p2__0_carry_i_4_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry_i_5
       (.I0(\last_N_size_reg_795_reg_n_3_[9] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[9] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_3_[8] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[8] ),
        .O(icmp_ln412_fu_272_p2__0_carry_i_5_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry_i_6
       (.I0(\last_N_size_reg_795_reg_n_3_[7] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[7] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_3_[6] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[6] ),
        .O(icmp_ln412_fu_272_p2__0_carry_i_6_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry_i_7
       (.I0(\last_N_size_reg_795_reg_n_3_[4] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[4] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_3_[5] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[5] ),
        .O(icmp_ln412_fu_272_p2__0_carry_i_7_n_3));
  LUT3 #(
    .INIT(8'hB4)) 
    icmp_ln412_fu_272_p2__0_carry_i_8
       (.I0(\last_N_size_reg_795_reg_n_3_[3] ),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_3_[3] ),
        .O(icmp_ln412_fu_272_p2__0_carry_i_8_n_3));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \icmp_ln412_reg_855[0]_i_1 
       (.I0(icmp_ln412_fu_272_p2),
        .I1(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln390_1_reg_839),
        .I4(icmp_ln412_reg_855),
        .O(\icmp_ln412_reg_855[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFB00FBFB)) 
    \icmp_ln412_reg_855_pp0_iter2_reg[0]_i_1 
       (.I0(out_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln390_1_reg_839_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(strm_full_n),
        .I4(ap_enable_reg_pp0_iter3_reg_n_3),
        .I5(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln412_reg_855_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln412_reg_855),
        .Q(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln412_reg_855_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln412_reg_855[0]_i_1_n_3 ),
        .Q(icmp_ln412_reg_855),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln414_1_reg_864[0]_i_1 
       (.I0(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln412_fu_272_p2),
        .O(icmp_ln414_1_reg_8640));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln414_1_reg_864[0]_i_10 
       (.I0(\bits_to_add_fu_102_reg_n_3_[26] ),
        .O(\icmp_ln414_1_reg_864[0]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln414_1_reg_864[0]_i_11 
       (.I0(\bits_to_add_fu_102_reg_n_3_[25] ),
        .O(\icmp_ln414_1_reg_864[0]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln414_1_reg_864[0]_i_12 
       (.I0(\bits_to_add_fu_102_reg_n_3_[24] ),
        .O(\icmp_ln414_1_reg_864[0]_i_12_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln414_1_reg_864[0]_i_13 
       (.I0(\bits_to_add_fu_102_reg_n_3_[19] ),
        .O(\icmp_ln414_1_reg_864[0]_i_13_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln414_1_reg_864[0]_i_14 
       (.I0(\bits_to_add_fu_102_reg_n_3_[18] ),
        .O(\icmp_ln414_1_reg_864[0]_i_14_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln414_1_reg_864[0]_i_15 
       (.I0(\bits_to_add_fu_102_reg_n_3_[17] ),
        .O(\icmp_ln414_1_reg_864[0]_i_15_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln414_1_reg_864[0]_i_16 
       (.I0(\bits_to_add_fu_102_reg_n_3_[16] ),
        .O(\icmp_ln414_1_reg_864[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln414_1_reg_864[0]_i_17 
       (.I0(icmp_ln414_fu_373_p2_carry__1_i_9_n_10),
        .I1(\icmp_ln414_1_reg_864_reg[0]_i_5_n_7 ),
        .I2(\icmp_ln414_1_reg_864_reg[0]_i_4_n_8 ),
        .I3(\trunc_ln414_2_reg_872_reg[5]_i_1_n_8 ),
        .O(\icmp_ln414_1_reg_864[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln414_1_reg_864[0]_i_18 
       (.I0(icmp_ln414_fu_373_p2_carry__2_i_5_n_9),
        .I1(icmp_ln414_fu_373_p2_carry__0_i_9_n_10),
        .I2(\icmp_ln414_1_reg_864_reg[0]_i_4_n_7 ),
        .I3(icmp_ln414_fu_373_p2_carry__1_i_9_n_7),
        .O(\icmp_ln414_1_reg_864[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln414_1_reg_864[0]_i_2 
       (.I0(\icmp_ln414_1_reg_864[0]_i_3_n_3 ),
        .I1(\icmp_ln414_1_reg_864_reg[0]_i_4_n_10 ),
        .I2(\icmp_ln414_1_reg_864_reg[0]_i_5_n_9 ),
        .I3(\trunc_ln414_2_reg_872_reg[5]_i_1_n_7 ),
        .I4(\icmp_ln414_1_reg_864[0]_i_6_n_3 ),
        .I5(\icmp_ln414_1_reg_864[0]_i_7_n_3 ),
        .O(icmp_ln414_1_fu_298_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln414_1_reg_864[0]_i_3 
       (.I0(icmp_ln414_fu_373_p2_carry__0_i_9_n_9),
        .I1(\icmp_ln414_1_reg_864_reg[0]_i_5_n_8 ),
        .I2(icmp_ln414_fu_373_p2_carry_i_10_n_9),
        .I3(\icmp_ln414_1_reg_864_reg[0]_i_5_n_10 ),
        .I4(\icmp_ln414_1_reg_864[0]_i_8_n_3 ),
        .O(\icmp_ln414_1_reg_864[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln414_1_reg_864[0]_i_6 
       (.I0(icmp_ln414_fu_373_p2_carry__0_i_9_n_8),
        .I1(icmp_ln414_fu_373_p2_carry__1_i_9_n_8),
        .I2(icmp_ln414_fu_373_p2_carry__2_i_5_n_10),
        .I3(icmp_ln414_fu_373_p2_carry__2_i_5_n_8),
        .I4(\icmp_ln414_1_reg_864[0]_i_17_n_3 ),
        .O(\icmp_ln414_1_reg_864[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln414_1_reg_864[0]_i_7 
       (.I0(icmp_ln414_fu_373_p2_carry_i_10_n_8),
        .I1(icmp_ln414_fu_373_p2_carry__1_i_9_n_9),
        .I2(icmp_ln414_fu_373_p2_carry_i_10_n_7),
        .I3(\icmp_ln414_1_reg_864_reg[0]_i_4_n_9 ),
        .I4(\icmp_ln414_1_reg_864[0]_i_18_n_3 ),
        .O(\icmp_ln414_1_reg_864[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln414_1_reg_864[0]_i_8 
       (.I0(icmp_ln414_fu_373_p2_carry__2_i_5_n_7),
        .I1(icmp_ln414_fu_373_p2_carry_i_10_n_10),
        .I2(icmp_ln414_fu_373_p2_carry__0_i_9_n_7),
        .I3(\trunc_ln414_2_reg_872_reg[5]_i_1_n_9 ),
        .O(\icmp_ln414_1_reg_864[0]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln414_1_reg_864[0]_i_9 
       (.I0(\bits_to_add_fu_102_reg_n_3_[27] ),
        .O(\icmp_ln414_1_reg_864[0]_i_9_n_3 ));
  FDRE \icmp_ln414_1_reg_864_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .Q(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln414_1_reg_864_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln414_1_reg_8640),
        .D(icmp_ln414_1_fu_298_p2),
        .Q(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln414_1_reg_864_reg[0]_i_4 
       (.CI(icmp_ln414_fu_373_p2_carry__1_i_9_n_3),
        .CO({\icmp_ln414_1_reg_864_reg[0]_i_4_n_3 ,\icmp_ln414_1_reg_864_reg[0]_i_4_n_4 ,\icmp_ln414_1_reg_864_reg[0]_i_4_n_5 ,\icmp_ln414_1_reg_864_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\icmp_ln414_1_reg_864_reg[0]_i_4_n_7 ,\icmp_ln414_1_reg_864_reg[0]_i_4_n_8 ,\icmp_ln414_1_reg_864_reg[0]_i_4_n_9 ,\icmp_ln414_1_reg_864_reg[0]_i_4_n_10 }),
        .S({\icmp_ln414_1_reg_864[0]_i_9_n_3 ,\icmp_ln414_1_reg_864[0]_i_10_n_3 ,\icmp_ln414_1_reg_864[0]_i_11_n_3 ,\icmp_ln414_1_reg_864[0]_i_12_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln414_1_reg_864_reg[0]_i_5 
       (.CI(icmp_ln414_fu_373_p2_carry__0_i_9_n_3),
        .CO({\icmp_ln414_1_reg_864_reg[0]_i_5_n_3 ,\icmp_ln414_1_reg_864_reg[0]_i_5_n_4 ,\icmp_ln414_1_reg_864_reg[0]_i_5_n_5 ,\icmp_ln414_1_reg_864_reg[0]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\icmp_ln414_1_reg_864_reg[0]_i_5_n_7 ,\icmp_ln414_1_reg_864_reg[0]_i_5_n_8 ,\icmp_ln414_1_reg_864_reg[0]_i_5_n_9 ,\icmp_ln414_1_reg_864_reg[0]_i_5_n_10 }),
        .S({\icmp_ln414_1_reg_864[0]_i_13_n_3 ,\icmp_ln414_1_reg_864[0]_i_14_n_3 ,\icmp_ln414_1_reg_864[0]_i_15_n_3 ,\icmp_ln414_1_reg_864[0]_i_16_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_373_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln414_fu_373_p2_carry_n_3,icmp_ln414_fu_373_p2_carry_n_4,icmp_ln414_fu_373_p2_carry_n_5,icmp_ln414_fu_373_p2_carry_n_6}),
        .CYINIT(icmp_ln414_fu_373_p2_carry_i_1_n_3),
        .DI({icmp_ln414_fu_373_p2_carry_i_2_n_3,icmp_ln414_fu_373_p2_carry_i_3_n_3,icmp_ln414_fu_373_p2_carry_i_4_n_3,icmp_ln414_fu_373_p2_carry_i_5_n_3}),
        .O(NLW_icmp_ln414_fu_373_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_373_p2_carry_i_6_n_3,icmp_ln414_fu_373_p2_carry_i_7_n_3,icmp_ln414_fu_373_p2_carry_i_8_n_3,icmp_ln414_fu_373_p2_carry_i_9_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_373_p2_carry__0
       (.CI(icmp_ln414_fu_373_p2_carry_n_3),
        .CO({icmp_ln414_fu_373_p2_carry__0_n_3,icmp_ln414_fu_373_p2_carry__0_n_4,icmp_ln414_fu_373_p2_carry__0_n_5,icmp_ln414_fu_373_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_373_p2_carry__0_i_1_n_3,icmp_ln414_fu_373_p2_carry__0_i_2_n_3,icmp_ln414_fu_373_p2_carry__0_i_3_n_3,icmp_ln414_fu_373_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln414_fu_373_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_373_p2_carry__0_i_5_n_3,icmp_ln414_fu_373_p2_carry__0_i_6_n_3,icmp_ln414_fu_373_p2_carry__0_i_7_n_3,icmp_ln414_fu_373_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry__0_i_1
       (.I0(\icmp_ln414_1_reg_864_reg[0]_i_5_n_7 ),
        .I1(add_ln421_fu_367_p2_carry__3_n_10),
        .I2(\icmp_ln414_1_reg_864_reg[0]_i_5_n_8 ),
        .I3(add_ln421_fu_367_p2_carry__2_n_7),
        .O(icmp_ln414_fu_373_p2_carry__0_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__0_i_10
       (.I0(\bits_to_add_fu_102_reg_n_3_[15] ),
        .O(icmp_ln414_fu_373_p2_carry__0_i_10_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__0_i_11
       (.I0(\bits_to_add_fu_102_reg_n_3_[14] ),
        .O(icmp_ln414_fu_373_p2_carry__0_i_11_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__0_i_12
       (.I0(\bits_to_add_fu_102_reg_n_3_[13] ),
        .O(icmp_ln414_fu_373_p2_carry__0_i_12_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__0_i_13
       (.I0(\bits_to_add_fu_102_reg_n_3_[12] ),
        .O(icmp_ln414_fu_373_p2_carry__0_i_13_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry__0_i_2
       (.I0(\icmp_ln414_1_reg_864_reg[0]_i_5_n_9 ),
        .I1(add_ln421_fu_367_p2_carry__2_n_8),
        .I2(\icmp_ln414_1_reg_864_reg[0]_i_5_n_10 ),
        .I3(add_ln421_fu_367_p2_carry__2_n_9),
        .O(icmp_ln414_fu_373_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry__0_i_3
       (.I0(icmp_ln414_fu_373_p2_carry__0_i_9_n_7),
        .I1(add_ln421_fu_367_p2_carry__2_n_10),
        .I2(icmp_ln414_fu_373_p2_carry__0_i_9_n_8),
        .I3(add_ln421_fu_367_p2_carry__1_n_7),
        .O(icmp_ln414_fu_373_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry__0_i_4
       (.I0(icmp_ln414_fu_373_p2_carry__0_i_9_n_9),
        .I1(add_ln421_fu_367_p2_carry__1_n_8),
        .I2(icmp_ln414_fu_373_p2_carry__0_i_9_n_10),
        .I3(add_ln421_fu_367_p2_carry__1_n_9),
        .O(icmp_ln414_fu_373_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry__0_i_5
       (.I0(add_ln421_fu_367_p2_carry__3_n_10),
        .I1(\icmp_ln414_1_reg_864_reg[0]_i_5_n_7 ),
        .I2(add_ln421_fu_367_p2_carry__2_n_7),
        .I3(\icmp_ln414_1_reg_864_reg[0]_i_5_n_8 ),
        .O(icmp_ln414_fu_373_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry__0_i_6
       (.I0(add_ln421_fu_367_p2_carry__2_n_8),
        .I1(\icmp_ln414_1_reg_864_reg[0]_i_5_n_9 ),
        .I2(add_ln421_fu_367_p2_carry__2_n_9),
        .I3(\icmp_ln414_1_reg_864_reg[0]_i_5_n_10 ),
        .O(icmp_ln414_fu_373_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry__0_i_7
       (.I0(add_ln421_fu_367_p2_carry__2_n_10),
        .I1(icmp_ln414_fu_373_p2_carry__0_i_9_n_7),
        .I2(add_ln421_fu_367_p2_carry__1_n_7),
        .I3(icmp_ln414_fu_373_p2_carry__0_i_9_n_8),
        .O(icmp_ln414_fu_373_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry__0_i_8
       (.I0(add_ln421_fu_367_p2_carry__1_n_8),
        .I1(icmp_ln414_fu_373_p2_carry__0_i_9_n_9),
        .I2(add_ln421_fu_367_p2_carry__1_n_9),
        .I3(icmp_ln414_fu_373_p2_carry__0_i_9_n_10),
        .O(icmp_ln414_fu_373_p2_carry__0_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_373_p2_carry__0_i_9
       (.CI(icmp_ln414_fu_373_p2_carry_i_10_n_3),
        .CO({icmp_ln414_fu_373_p2_carry__0_i_9_n_3,icmp_ln414_fu_373_p2_carry__0_i_9_n_4,icmp_ln414_fu_373_p2_carry__0_i_9_n_5,icmp_ln414_fu_373_p2_carry__0_i_9_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln414_fu_373_p2_carry__0_i_9_n_7,icmp_ln414_fu_373_p2_carry__0_i_9_n_8,icmp_ln414_fu_373_p2_carry__0_i_9_n_9,icmp_ln414_fu_373_p2_carry__0_i_9_n_10}),
        .S({icmp_ln414_fu_373_p2_carry__0_i_10_n_3,icmp_ln414_fu_373_p2_carry__0_i_11_n_3,icmp_ln414_fu_373_p2_carry__0_i_12_n_3,icmp_ln414_fu_373_p2_carry__0_i_13_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_373_p2_carry__1
       (.CI(icmp_ln414_fu_373_p2_carry__0_n_3),
        .CO({icmp_ln414_fu_373_p2_carry__1_n_3,icmp_ln414_fu_373_p2_carry__1_n_4,icmp_ln414_fu_373_p2_carry__1_n_5,icmp_ln414_fu_373_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_373_p2_carry__1_i_1_n_3,icmp_ln414_fu_373_p2_carry__1_i_2_n_3,icmp_ln414_fu_373_p2_carry__1_i_3_n_3,icmp_ln414_fu_373_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln414_fu_373_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_373_p2_carry__1_i_5_n_3,icmp_ln414_fu_373_p2_carry__1_i_6_n_3,icmp_ln414_fu_373_p2_carry__1_i_7_n_3,icmp_ln414_fu_373_p2_carry__1_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry__1_i_1
       (.I0(\icmp_ln414_1_reg_864_reg[0]_i_4_n_7 ),
        .I1(add_ln421_fu_367_p2_carry__5_n_10),
        .I2(\icmp_ln414_1_reg_864_reg[0]_i_4_n_8 ),
        .I3(add_ln421_fu_367_p2_carry__4_n_7),
        .O(icmp_ln414_fu_373_p2_carry__1_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__1_i_10
       (.I0(\bits_to_add_fu_102_reg_n_3_[23] ),
        .O(icmp_ln414_fu_373_p2_carry__1_i_10_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__1_i_11
       (.I0(\bits_to_add_fu_102_reg_n_3_[22] ),
        .O(icmp_ln414_fu_373_p2_carry__1_i_11_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__1_i_12
       (.I0(\bits_to_add_fu_102_reg_n_3_[21] ),
        .O(icmp_ln414_fu_373_p2_carry__1_i_12_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__1_i_13
       (.I0(\bits_to_add_fu_102_reg_n_3_[20] ),
        .O(icmp_ln414_fu_373_p2_carry__1_i_13_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry__1_i_2
       (.I0(\icmp_ln414_1_reg_864_reg[0]_i_4_n_9 ),
        .I1(add_ln421_fu_367_p2_carry__4_n_8),
        .I2(\icmp_ln414_1_reg_864_reg[0]_i_4_n_10 ),
        .I3(add_ln421_fu_367_p2_carry__4_n_9),
        .O(icmp_ln414_fu_373_p2_carry__1_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry__1_i_3
       (.I0(icmp_ln414_fu_373_p2_carry__1_i_9_n_7),
        .I1(add_ln421_fu_367_p2_carry__4_n_10),
        .I2(icmp_ln414_fu_373_p2_carry__1_i_9_n_8),
        .I3(add_ln421_fu_367_p2_carry__3_n_7),
        .O(icmp_ln414_fu_373_p2_carry__1_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry__1_i_4
       (.I0(icmp_ln414_fu_373_p2_carry__1_i_9_n_9),
        .I1(add_ln421_fu_367_p2_carry__3_n_8),
        .I2(icmp_ln414_fu_373_p2_carry__1_i_9_n_10),
        .I3(add_ln421_fu_367_p2_carry__3_n_9),
        .O(icmp_ln414_fu_373_p2_carry__1_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry__1_i_5
       (.I0(add_ln421_fu_367_p2_carry__5_n_10),
        .I1(\icmp_ln414_1_reg_864_reg[0]_i_4_n_7 ),
        .I2(add_ln421_fu_367_p2_carry__4_n_7),
        .I3(\icmp_ln414_1_reg_864_reg[0]_i_4_n_8 ),
        .O(icmp_ln414_fu_373_p2_carry__1_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry__1_i_6
       (.I0(add_ln421_fu_367_p2_carry__4_n_8),
        .I1(\icmp_ln414_1_reg_864_reg[0]_i_4_n_9 ),
        .I2(add_ln421_fu_367_p2_carry__4_n_9),
        .I3(\icmp_ln414_1_reg_864_reg[0]_i_4_n_10 ),
        .O(icmp_ln414_fu_373_p2_carry__1_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry__1_i_7
       (.I0(add_ln421_fu_367_p2_carry__4_n_10),
        .I1(icmp_ln414_fu_373_p2_carry__1_i_9_n_7),
        .I2(add_ln421_fu_367_p2_carry__3_n_7),
        .I3(icmp_ln414_fu_373_p2_carry__1_i_9_n_8),
        .O(icmp_ln414_fu_373_p2_carry__1_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry__1_i_8
       (.I0(add_ln421_fu_367_p2_carry__3_n_8),
        .I1(icmp_ln414_fu_373_p2_carry__1_i_9_n_9),
        .I2(add_ln421_fu_367_p2_carry__3_n_9),
        .I3(icmp_ln414_fu_373_p2_carry__1_i_9_n_10),
        .O(icmp_ln414_fu_373_p2_carry__1_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_373_p2_carry__1_i_9
       (.CI(\icmp_ln414_1_reg_864_reg[0]_i_5_n_3 ),
        .CO({icmp_ln414_fu_373_p2_carry__1_i_9_n_3,icmp_ln414_fu_373_p2_carry__1_i_9_n_4,icmp_ln414_fu_373_p2_carry__1_i_9_n_5,icmp_ln414_fu_373_p2_carry__1_i_9_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln414_fu_373_p2_carry__1_i_9_n_7,icmp_ln414_fu_373_p2_carry__1_i_9_n_8,icmp_ln414_fu_373_p2_carry__1_i_9_n_9,icmp_ln414_fu_373_p2_carry__1_i_9_n_10}),
        .S({icmp_ln414_fu_373_p2_carry__1_i_10_n_3,icmp_ln414_fu_373_p2_carry__1_i_11_n_3,icmp_ln414_fu_373_p2_carry__1_i_12_n_3,icmp_ln414_fu_373_p2_carry__1_i_13_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_373_p2_carry__2
       (.CI(icmp_ln414_fu_373_p2_carry__1_n_3),
        .CO({NLW_icmp_ln414_fu_373_p2_carry__2_CO_UNCONNECTED[3:2],icmp_ln414_fu_373_p2,icmp_ln414_fu_373_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln414_fu_373_p2_carry__2_i_1_n_3,icmp_ln414_fu_373_p2_carry__2_i_2_n_3}),
        .O(NLW_icmp_ln414_fu_373_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln414_fu_373_p2_carry__2_i_3_n_3,icmp_ln414_fu_373_p2_carry__2_i_4_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry__2_i_1
       (.I0(icmp_ln414_fu_373_p2_carry__2_i_5_n_7),
        .I1(add_ln421_fu_367_p2_carry__6_n_10),
        .I2(icmp_ln414_fu_373_p2_carry__2_i_5_n_8),
        .I3(add_ln421_fu_367_p2_carry__5_n_7),
        .O(icmp_ln414_fu_373_p2_carry__2_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry__2_i_2
       (.I0(icmp_ln414_fu_373_p2_carry__2_i_5_n_9),
        .I1(add_ln421_fu_367_p2_carry__5_n_8),
        .I2(icmp_ln414_fu_373_p2_carry__2_i_5_n_10),
        .I3(add_ln421_fu_367_p2_carry__5_n_9),
        .O(icmp_ln414_fu_373_p2_carry__2_i_2_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry__2_i_3
       (.I0(add_ln421_fu_367_p2_carry__6_n_10),
        .I1(icmp_ln414_fu_373_p2_carry__2_i_5_n_7),
        .I2(add_ln421_fu_367_p2_carry__5_n_7),
        .I3(icmp_ln414_fu_373_p2_carry__2_i_5_n_8),
        .O(icmp_ln414_fu_373_p2_carry__2_i_3_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry__2_i_4
       (.I0(add_ln421_fu_367_p2_carry__5_n_8),
        .I1(icmp_ln414_fu_373_p2_carry__2_i_5_n_9),
        .I2(add_ln421_fu_367_p2_carry__5_n_9),
        .I3(icmp_ln414_fu_373_p2_carry__2_i_5_n_10),
        .O(icmp_ln414_fu_373_p2_carry__2_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_373_p2_carry__2_i_5
       (.CI(\icmp_ln414_1_reg_864_reg[0]_i_4_n_3 ),
        .CO({NLW_icmp_ln414_fu_373_p2_carry__2_i_5_CO_UNCONNECTED[3],icmp_ln414_fu_373_p2_carry__2_i_5_n_4,icmp_ln414_fu_373_p2_carry__2_i_5_n_5,icmp_ln414_fu_373_p2_carry__2_i_5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln414_fu_373_p2_carry__2_i_5_n_7,icmp_ln414_fu_373_p2_carry__2_i_5_n_8,icmp_ln414_fu_373_p2_carry__2_i_5_n_9,icmp_ln414_fu_373_p2_carry__2_i_5_n_10}),
        .S({icmp_ln414_fu_373_p2_carry__2_i_6_n_3,icmp_ln414_fu_373_p2_carry__2_i_7_n_3,icmp_ln414_fu_373_p2_carry__2_i_8_n_3,icmp_ln414_fu_373_p2_carry__2_i_9_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__2_i_6
       (.I0(\bits_to_add_fu_102_reg_n_3_[31] ),
        .O(icmp_ln414_fu_373_p2_carry__2_i_6_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__2_i_7
       (.I0(\bits_to_add_fu_102_reg_n_3_[30] ),
        .O(icmp_ln414_fu_373_p2_carry__2_i_7_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__2_i_8
       (.I0(\bits_to_add_fu_102_reg_n_3_[29] ),
        .O(icmp_ln414_fu_373_p2_carry__2_i_8_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__2_i_9
       (.I0(\bits_to_add_fu_102_reg_n_3_[28] ),
        .O(icmp_ln414_fu_373_p2_carry__2_i_9_n_3));
  LUT3 #(
    .INIT(8'h20)) 
    icmp_ln414_fu_373_p2_carry_i_1
       (.I0(\bits_to_add_fu_102_reg_n_3_[3] ),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[0]),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln414_fu_373_p2_carry_i_1_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_373_p2_carry_i_10
       (.CI(\trunc_ln414_2_reg_872_reg[5]_i_1_n_3 ),
        .CO({icmp_ln414_fu_373_p2_carry_i_10_n_3,icmp_ln414_fu_373_p2_carry_i_10_n_4,icmp_ln414_fu_373_p2_carry_i_10_n_5,icmp_ln414_fu_373_p2_carry_i_10_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln414_fu_373_p2_carry_i_10_n_7,icmp_ln414_fu_373_p2_carry_i_10_n_8,icmp_ln414_fu_373_p2_carry_i_10_n_9,icmp_ln414_fu_373_p2_carry_i_10_n_10}),
        .S({icmp_ln414_fu_373_p2_carry_i_11_n_3,icmp_ln414_fu_373_p2_carry_i_12_n_3,icmp_ln414_fu_373_p2_carry_i_13_n_3,icmp_ln414_fu_373_p2_carry_i_14_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry_i_11
       (.I0(\bits_to_add_fu_102_reg_n_3_[11] ),
        .O(icmp_ln414_fu_373_p2_carry_i_11_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry_i_12
       (.I0(\bits_to_add_fu_102_reg_n_3_[10] ),
        .O(icmp_ln414_fu_373_p2_carry_i_12_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry_i_13
       (.I0(\bits_to_add_fu_102_reg_n_3_[9] ),
        .O(icmp_ln414_fu_373_p2_carry_i_13_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry_i_14
       (.I0(\bits_to_add_fu_102_reg_n_3_[8] ),
        .O(icmp_ln414_fu_373_p2_carry_i_14_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry_i_2
       (.I0(icmp_ln414_fu_373_p2_carry_i_10_n_7),
        .I1(add_ln421_fu_367_p2_carry__1_n_10),
        .I2(icmp_ln414_fu_373_p2_carry_i_10_n_8),
        .I3(add_ln421_fu_367_p2_carry__0_n_7),
        .O(icmp_ln414_fu_373_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry_i_3
       (.I0(icmp_ln414_fu_373_p2_carry_i_10_n_9),
        .I1(add_ln421_fu_367_p2_carry__0_n_8),
        .I2(icmp_ln414_fu_373_p2_carry_i_10_n_10),
        .I3(add_ln421_fu_367_p2_carry__0_n_9),
        .O(icmp_ln414_fu_373_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry_i_4
       (.I0(\trunc_ln414_2_reg_872_reg[5]_i_1_n_7 ),
        .I1(add_ln421_fu_367_p2_carry__0_n_10),
        .I2(\trunc_ln414_2_reg_872_reg[5]_i_1_n_8 ),
        .I3(add_ln421_fu_367_p2_carry_n_7),
        .O(icmp_ln414_fu_373_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry_i_5
       (.I0(\trunc_ln414_2_reg_872_reg[5]_i_1_n_9 ),
        .I1(add_ln421_fu_367_p2_carry_n_8),
        .I2(\trunc_ln414_2_reg_872_reg[5]_i_1_n_10 ),
        .I3(add_ln421_fu_367_p2_carry_n_9),
        .O(icmp_ln414_fu_373_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry_i_6
       (.I0(add_ln421_fu_367_p2_carry__1_n_10),
        .I1(icmp_ln414_fu_373_p2_carry_i_10_n_7),
        .I2(add_ln421_fu_367_p2_carry__0_n_7),
        .I3(icmp_ln414_fu_373_p2_carry_i_10_n_8),
        .O(icmp_ln414_fu_373_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry_i_7
       (.I0(add_ln421_fu_367_p2_carry__0_n_8),
        .I1(icmp_ln414_fu_373_p2_carry_i_10_n_9),
        .I2(add_ln421_fu_367_p2_carry__0_n_9),
        .I3(icmp_ln414_fu_373_p2_carry_i_10_n_10),
        .O(icmp_ln414_fu_373_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry_i_8
       (.I0(add_ln421_fu_367_p2_carry__0_n_10),
        .I1(\trunc_ln414_2_reg_872_reg[5]_i_1_n_7 ),
        .I2(add_ln421_fu_367_p2_carry_n_7),
        .I3(\trunc_ln414_2_reg_872_reg[5]_i_1_n_8 ),
        .O(icmp_ln414_fu_373_p2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry_i_9
       (.I0(add_ln421_fu_367_p2_carry_n_8),
        .I1(\trunc_ln414_2_reg_872_reg[5]_i_1_n_9 ),
        .I2(add_ln421_fu_367_p2_carry_n_9),
        .I3(\trunc_ln414_2_reg_872_reg[5]_i_1_n_10 ),
        .O(icmp_ln414_fu_373_p2_carry_i_9_n_3));
  LUT3 #(
    .INIT(8'h20)) 
    \icmp_ln414_reg_911[0]_i_1 
       (.I0(icmp_ln412_fu_272_p2),
        .I1(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(icmp_ln414_reg_9110));
  FDRE \icmp_ln414_reg_911_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln414_reg_911),
        .Q(icmp_ln414_reg_911_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln414_reg_911_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln414_reg_9110),
        .D(icmp_ln414_fu_373_p2),
        .Q(icmp_ln414_reg_911),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln416_fu_308_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln416_fu_308_p2_carry_n_3,icmp_ln416_fu_308_p2_carry_n_4,icmp_ln416_fu_308_p2_carry_n_5,icmp_ln416_fu_308_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln416_fu_308_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln416_fu_308_p2_carry_i_1_n_3,icmp_ln416_fu_308_p2_carry_i_2_n_3,icmp_ln416_fu_308_p2_carry_i_3_n_3,icmp_ln416_fu_308_p2_carry_i_4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln416_fu_308_p2_carry__0
       (.CI(icmp_ln416_fu_308_p2_carry_n_3),
        .CO({icmp_ln416_fu_308_p2_carry__0_n_3,icmp_ln416_fu_308_p2_carry__0_n_4,icmp_ln416_fu_308_p2_carry__0_n_5,icmp_ln416_fu_308_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln416_fu_308_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln416_fu_308_p2_carry__0_i_1_n_3,icmp_ln416_fu_308_p2_carry__0_i_2_n_3,icmp_ln416_fu_308_p2_carry__0_i_3_n_3,icmp_ln416_fu_308_p2_carry__0_i_4_n_3}));
  LUT4 #(
    .INIT(16'h802A)) 
    icmp_ln416_fu_308_p2_carry__0_i_1
       (.I0(icmp_ln416_fu_308_p2_carry__0_i_5_n_3),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I2(\last_N_size_reg_795_reg_n_3_[26] ),
        .I3(\bits_to_add_fu_102_reg_n_3_[26] ),
        .O(icmp_ln416_fu_308_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000090050095)) 
    icmp_ln416_fu_308_p2_carry__0_i_2
       (.I0(\bits_to_add_fu_102_reg_n_3_[22] ),
        .I1(\last_N_size_reg_795_reg_n_3_[22] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I3(\bits_to_add_fu_102_reg_n_3_[23] ),
        .I4(\last_N_size_reg_795_reg_n_3_[23] ),
        .I5(icmp_ln416_fu_308_p2_carry__0_i_6_n_3),
        .O(icmp_ln416_fu_308_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h802A)) 
    icmp_ln416_fu_308_p2_carry__0_i_3
       (.I0(icmp_ln416_fu_308_p2_carry__0_i_7_n_3),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I2(\last_N_size_reg_795_reg_n_3_[20] ),
        .I3(\bits_to_add_fu_102_reg_n_3_[20] ),
        .O(icmp_ln416_fu_308_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h0000000090050095)) 
    icmp_ln416_fu_308_p2_carry__0_i_4
       (.I0(\bits_to_add_fu_102_reg_n_3_[16] ),
        .I1(\last_N_size_reg_795_reg_n_3_[16] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I3(\bits_to_add_fu_102_reg_n_3_[17] ),
        .I4(\last_N_size_reg_795_reg_n_3_[17] ),
        .I5(icmp_ln416_fu_308_p2_carry__0_i_8_n_3),
        .O(icmp_ln416_fu_308_p2_carry__0_i_4_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln416_fu_308_p2_carry__0_i_5
       (.I0(\last_N_size_reg_795_reg_n_3_[25] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[25] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I3(\last_N_size_reg_795_reg_n_3_[24] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[24] ),
        .O(icmp_ln416_fu_308_p2_carry__0_i_5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    icmp_ln416_fu_308_p2_carry__0_i_6
       (.I0(\bits_to_add_fu_102_reg_n_3_[21] ),
        .I1(\last_N_size_reg_795_reg_n_3_[21] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln416_fu_308_p2_carry__0_i_6_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln416_fu_308_p2_carry__0_i_7
       (.I0(\last_N_size_reg_795_reg_n_3_[19] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[19] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I3(\last_N_size_reg_795_reg_n_3_[18] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[18] ),
        .O(icmp_ln416_fu_308_p2_carry__0_i_7_n_3));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    icmp_ln416_fu_308_p2_carry__0_i_8
       (.I0(\bits_to_add_fu_102_reg_n_3_[15] ),
        .I1(\last_N_size_reg_795_reg_n_3_[15] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln416_fu_308_p2_carry__0_i_8_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln416_fu_308_p2_carry__1
       (.CI(icmp_ln416_fu_308_p2_carry__0_n_3),
        .CO({NLW_icmp_ln416_fu_308_p2_carry__1_CO_UNCONNECTED[3:2],icmp_ln416_fu_308_p2,icmp_ln416_fu_308_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln416_fu_308_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln416_fu_308_p2_carry__1_i_1_n_3,icmp_ln416_fu_308_p2_carry__1_i_2_n_3}));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln416_fu_308_p2_carry__1_i_1
       (.I0(\last_N_size_reg_795_reg_n_3_[31] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[31] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I3(\last_N_size_reg_795_reg_n_3_[30] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[30] ),
        .O(icmp_ln416_fu_308_p2_carry__1_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000090050095)) 
    icmp_ln416_fu_308_p2_carry__1_i_2
       (.I0(\bits_to_add_fu_102_reg_n_3_[28] ),
        .I1(\last_N_size_reg_795_reg_n_3_[28] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I3(\bits_to_add_fu_102_reg_n_3_[29] ),
        .I4(\last_N_size_reg_795_reg_n_3_[29] ),
        .I5(icmp_ln416_fu_308_p2_carry__1_i_3_n_3),
        .O(icmp_ln416_fu_308_p2_carry__1_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    icmp_ln416_fu_308_p2_carry__1_i_3
       (.I0(\bits_to_add_fu_102_reg_n_3_[27] ),
        .I1(\last_N_size_reg_795_reg_n_3_[27] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln416_fu_308_p2_carry__1_i_3_n_3));
  LUT4 #(
    .INIT(16'h802A)) 
    icmp_ln416_fu_308_p2_carry_i_1
       (.I0(icmp_ln416_fu_308_p2_carry_i_5_n_3),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I2(\last_N_size_reg_795_reg_n_3_[14] ),
        .I3(\bits_to_add_fu_102_reg_n_3_[14] ),
        .O(icmp_ln416_fu_308_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000090050095)) 
    icmp_ln416_fu_308_p2_carry_i_2
       (.I0(\bits_to_add_fu_102_reg_n_3_[10] ),
        .I1(\last_N_size_reg_795_reg_n_3_[10] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I3(\bits_to_add_fu_102_reg_n_3_[11] ),
        .I4(\last_N_size_reg_795_reg_n_3_[11] ),
        .I5(icmp_ln416_fu_308_p2_carry_i_6_n_3),
        .O(icmp_ln416_fu_308_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h802A)) 
    icmp_ln416_fu_308_p2_carry_i_3
       (.I0(icmp_ln416_fu_308_p2_carry_i_7_n_3),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I2(\last_N_size_reg_795_reg_n_3_[8] ),
        .I3(\bits_to_add_fu_102_reg_n_3_[8] ),
        .O(icmp_ln416_fu_308_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9005009500000000)) 
    icmp_ln416_fu_308_p2_carry_i_4
       (.I0(\bits_to_add_fu_102_reg_n_3_[5] ),
        .I1(\last_N_size_reg_795_reg_n_3_[5] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I3(\bits_to_add_fu_102_reg_n_3_[4] ),
        .I4(\last_N_size_reg_795_reg_n_3_[4] ),
        .I5(\trunc_ln414_3_reg_906[3]_i_1_n_3 ),
        .O(icmp_ln416_fu_308_p2_carry_i_4_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln416_fu_308_p2_carry_i_5
       (.I0(\last_N_size_reg_795_reg_n_3_[13] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[13] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I3(\last_N_size_reg_795_reg_n_3_[12] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[12] ),
        .O(icmp_ln416_fu_308_p2_carry_i_5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    icmp_ln416_fu_308_p2_carry_i_6
       (.I0(\bits_to_add_fu_102_reg_n_3_[9] ),
        .I1(\last_N_size_reg_795_reg_n_3_[9] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln416_fu_308_p2_carry_i_6_n_3));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln416_fu_308_p2_carry_i_7
       (.I0(\last_N_size_reg_795_reg_n_3_[7] ),
        .I1(\bits_to_add_fu_102_reg_n_3_[7] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I3(\last_N_size_reg_795_reg_n_3_[6] ),
        .I4(\bits_to_add_fu_102_reg_n_3_[6] ),
        .O(icmp_ln416_fu_308_p2_carry_i_7_n_3));
  FDRE \icmp_ln416_reg_880_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln416_reg_880),
        .Q(icmp_ln416_reg_880_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln416_reg_880_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln414_1_reg_8640),
        .D(icmp_ln416_fu_308_p2),
        .Q(icmp_ln416_reg_880),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln674_fu_332_p2_carry_n_3,icmp_ln674_fu_332_p2_carry_n_4,icmp_ln674_fu_332_p2_carry_n_5,icmp_ln674_fu_332_p2_carry_n_6}),
        .CYINIT(icmp_ln674_fu_332_p2_carry_i_1_n_3),
        .DI({icmp_ln674_fu_332_p2_carry_i_2_n_3,icmp_ln674_fu_332_p2_carry_i_3_n_3,icmp_ln674_fu_332_p2_carry_i_4_n_3,icmp_ln674_fu_332_p2_carry_i_5_n_3}),
        .O(NLW_icmp_ln674_fu_332_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_fu_332_p2_carry_i_6_n_3,icmp_ln674_fu_332_p2_carry_i_7_n_3,icmp_ln674_fu_332_p2_carry_i_8_n_3,icmp_ln674_fu_332_p2_carry_i_9_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry__0
       (.CI(icmp_ln674_fu_332_p2_carry_n_3),
        .CO({icmp_ln674_fu_332_p2_carry__0_n_3,icmp_ln674_fu_332_p2_carry__0_n_4,icmp_ln674_fu_332_p2_carry__0_n_5,icmp_ln674_fu_332_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln674_fu_332_p2_carry__0_i_1_n_3,icmp_ln674_fu_332_p2_carry__0_i_2_n_3,icmp_ln674_fu_332_p2_carry__0_i_3_n_3,icmp_ln674_fu_332_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln674_fu_332_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_fu_332_p2_carry__0_i_5_n_3,icmp_ln674_fu_332_p2_carry__0_i_6_n_3,icmp_ln674_fu_332_p2_carry__0_i_7_n_3,icmp_ln674_fu_332_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry__0_i_1
       (.I0(\bits_to_add_fu_102_reg_n_3_[19] ),
        .I1(trunc_ln674_1_fu_342_p1__0[19]),
        .I2(\bits_to_add_fu_102_reg_n_3_[18] ),
        .I3(trunc_ln674_1_fu_342_p1__0[18]),
        .O(icmp_ln674_fu_332_p2_carry__0_i_1_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry__0_i_10
       (.CI(icmp_ln674_fu_332_p2_carry_i_10_n_3),
        .CO({icmp_ln674_fu_332_p2_carry__0_i_10_n_3,icmp_ln674_fu_332_p2_carry__0_i_10_n_4,icmp_ln674_fu_332_p2_carry__0_i_10_n_5,icmp_ln674_fu_332_p2_carry__0_i_10_n_6}),
        .CYINIT(1'b0),
        .DI(K_size_fu_254_p3[15:12]),
        .O(trunc_ln674_1_fu_342_p1__0[15:12]),
        .S({icmp_ln674_fu_332_p2_carry__0_i_23_n_3,icmp_ln674_fu_332_p2_carry__0_i_24_n_3,icmp_ln674_fu_332_p2_carry__0_i_25_n_3,icmp_ln674_fu_332_p2_carry__0_i_26_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__0_i_11
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[19] ),
        .O(K_size_fu_254_p3[19]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__0_i_12
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[18] ),
        .O(K_size_fu_254_p3[18]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__0_i_13
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[17] ),
        .O(K_size_fu_254_p3[17]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__0_i_14
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[16] ),
        .O(K_size_fu_254_p3[16]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__0_i_15
       (.I0(\last_N_size_reg_795_reg_n_3_[19] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_15_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__0_i_16
       (.I0(\last_N_size_reg_795_reg_n_3_[18] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_16_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__0_i_17
       (.I0(\last_N_size_reg_795_reg_n_3_[17] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_17_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__0_i_18
       (.I0(\last_N_size_reg_795_reg_n_3_[16] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_18_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__0_i_19
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[15] ),
        .O(K_size_fu_254_p3[15]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry__0_i_2
       (.I0(\bits_to_add_fu_102_reg_n_3_[17] ),
        .I1(trunc_ln674_1_fu_342_p1__0[17]),
        .I2(\bits_to_add_fu_102_reg_n_3_[16] ),
        .I3(trunc_ln674_1_fu_342_p1__0[16]),
        .O(icmp_ln674_fu_332_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__0_i_20
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[14] ),
        .O(K_size_fu_254_p3[14]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__0_i_21
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[13] ),
        .O(K_size_fu_254_p3[13]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__0_i_22
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[12] ),
        .O(K_size_fu_254_p3[12]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__0_i_23
       (.I0(\last_N_size_reg_795_reg_n_3_[15] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_23_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__0_i_24
       (.I0(\last_N_size_reg_795_reg_n_3_[14] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_24_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__0_i_25
       (.I0(\last_N_size_reg_795_reg_n_3_[13] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_25_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__0_i_26
       (.I0(\last_N_size_reg_795_reg_n_3_[12] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_26_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry__0_i_3
       (.I0(\bits_to_add_fu_102_reg_n_3_[15] ),
        .I1(trunc_ln674_1_fu_342_p1__0[15]),
        .I2(\bits_to_add_fu_102_reg_n_3_[14] ),
        .I3(trunc_ln674_1_fu_342_p1__0[14]),
        .O(icmp_ln674_fu_332_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry__0_i_4
       (.I0(\bits_to_add_fu_102_reg_n_3_[13] ),
        .I1(trunc_ln674_1_fu_342_p1__0[13]),
        .I2(\bits_to_add_fu_102_reg_n_3_[12] ),
        .I3(trunc_ln674_1_fu_342_p1__0[12]),
        .O(icmp_ln674_fu_332_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry__0_i_5
       (.I0(trunc_ln674_1_fu_342_p1__0[19]),
        .I1(\bits_to_add_fu_102_reg_n_3_[19] ),
        .I2(trunc_ln674_1_fu_342_p1__0[18]),
        .I3(\bits_to_add_fu_102_reg_n_3_[18] ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry__0_i_6
       (.I0(trunc_ln674_1_fu_342_p1__0[17]),
        .I1(\bits_to_add_fu_102_reg_n_3_[17] ),
        .I2(trunc_ln674_1_fu_342_p1__0[16]),
        .I3(\bits_to_add_fu_102_reg_n_3_[16] ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry__0_i_7
       (.I0(trunc_ln674_1_fu_342_p1__0[15]),
        .I1(\bits_to_add_fu_102_reg_n_3_[15] ),
        .I2(trunc_ln674_1_fu_342_p1__0[14]),
        .I3(\bits_to_add_fu_102_reg_n_3_[14] ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry__0_i_8
       (.I0(trunc_ln674_1_fu_342_p1__0[13]),
        .I1(\bits_to_add_fu_102_reg_n_3_[13] ),
        .I2(trunc_ln674_1_fu_342_p1__0[12]),
        .I3(\bits_to_add_fu_102_reg_n_3_[12] ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry__0_i_9
       (.CI(icmp_ln674_fu_332_p2_carry__0_i_10_n_3),
        .CO({icmp_ln674_fu_332_p2_carry__0_i_9_n_3,icmp_ln674_fu_332_p2_carry__0_i_9_n_4,icmp_ln674_fu_332_p2_carry__0_i_9_n_5,icmp_ln674_fu_332_p2_carry__0_i_9_n_6}),
        .CYINIT(1'b0),
        .DI(K_size_fu_254_p3[19:16]),
        .O(trunc_ln674_1_fu_342_p1__0[19:16]),
        .S({icmp_ln674_fu_332_p2_carry__0_i_15_n_3,icmp_ln674_fu_332_p2_carry__0_i_16_n_3,icmp_ln674_fu_332_p2_carry__0_i_17_n_3,icmp_ln674_fu_332_p2_carry__0_i_18_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry__1
       (.CI(icmp_ln674_fu_332_p2_carry__0_n_3),
        .CO({icmp_ln674_fu_332_p2_carry__1_n_3,icmp_ln674_fu_332_p2_carry__1_n_4,icmp_ln674_fu_332_p2_carry__1_n_5,icmp_ln674_fu_332_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln674_fu_332_p2_carry__1_i_1_n_3,icmp_ln674_fu_332_p2_carry__1_i_2_n_3,icmp_ln674_fu_332_p2_carry__1_i_3_n_3,icmp_ln674_fu_332_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln674_fu_332_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_fu_332_p2_carry__1_i_5_n_3,icmp_ln674_fu_332_p2_carry__1_i_6_n_3,icmp_ln674_fu_332_p2_carry__1_i_7_n_3,icmp_ln674_fu_332_p2_carry__1_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry__1_i_1
       (.I0(\bits_to_add_fu_102_reg_n_3_[27] ),
        .I1(trunc_ln674_1_fu_342_p1__0[27]),
        .I2(\bits_to_add_fu_102_reg_n_3_[26] ),
        .I3(trunc_ln674_1_fu_342_p1__0[26]),
        .O(icmp_ln674_fu_332_p2_carry__1_i_1_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry__1_i_10
       (.CI(icmp_ln674_fu_332_p2_carry__0_i_9_n_3),
        .CO({icmp_ln674_fu_332_p2_carry__1_i_10_n_3,icmp_ln674_fu_332_p2_carry__1_i_10_n_4,icmp_ln674_fu_332_p2_carry__1_i_10_n_5,icmp_ln674_fu_332_p2_carry__1_i_10_n_6}),
        .CYINIT(1'b0),
        .DI(K_size_fu_254_p3[23:20]),
        .O(trunc_ln674_1_fu_342_p1__0[23:20]),
        .S({icmp_ln674_fu_332_p2_carry__1_i_23_n_3,icmp_ln674_fu_332_p2_carry__1_i_24_n_3,icmp_ln674_fu_332_p2_carry__1_i_25_n_3,icmp_ln674_fu_332_p2_carry__1_i_26_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__1_i_11
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[27] ),
        .O(K_size_fu_254_p3[27]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__1_i_12
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[26] ),
        .O(K_size_fu_254_p3[26]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__1_i_13
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[25] ),
        .O(K_size_fu_254_p3[25]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__1_i_14
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[24] ),
        .O(K_size_fu_254_p3[24]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__1_i_15
       (.I0(\last_N_size_reg_795_reg_n_3_[27] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_15_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__1_i_16
       (.I0(\last_N_size_reg_795_reg_n_3_[26] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_16_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__1_i_17
       (.I0(\last_N_size_reg_795_reg_n_3_[25] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_17_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__1_i_18
       (.I0(\last_N_size_reg_795_reg_n_3_[24] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_18_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__1_i_19
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[23] ),
        .O(K_size_fu_254_p3[23]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry__1_i_2
       (.I0(\bits_to_add_fu_102_reg_n_3_[25] ),
        .I1(trunc_ln674_1_fu_342_p1__0[25]),
        .I2(\bits_to_add_fu_102_reg_n_3_[24] ),
        .I3(trunc_ln674_1_fu_342_p1__0[24]),
        .O(icmp_ln674_fu_332_p2_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__1_i_20
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[22] ),
        .O(K_size_fu_254_p3[22]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__1_i_21
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[21] ),
        .O(K_size_fu_254_p3[21]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__1_i_22
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[20] ),
        .O(K_size_fu_254_p3[20]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__1_i_23
       (.I0(\last_N_size_reg_795_reg_n_3_[23] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_23_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__1_i_24
       (.I0(\last_N_size_reg_795_reg_n_3_[22] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_24_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__1_i_25
       (.I0(\last_N_size_reg_795_reg_n_3_[21] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_25_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__1_i_26
       (.I0(\last_N_size_reg_795_reg_n_3_[20] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_26_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry__1_i_3
       (.I0(\bits_to_add_fu_102_reg_n_3_[23] ),
        .I1(trunc_ln674_1_fu_342_p1__0[23]),
        .I2(\bits_to_add_fu_102_reg_n_3_[22] ),
        .I3(trunc_ln674_1_fu_342_p1__0[22]),
        .O(icmp_ln674_fu_332_p2_carry__1_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry__1_i_4
       (.I0(\bits_to_add_fu_102_reg_n_3_[21] ),
        .I1(trunc_ln674_1_fu_342_p1__0[21]),
        .I2(\bits_to_add_fu_102_reg_n_3_[20] ),
        .I3(trunc_ln674_1_fu_342_p1__0[20]),
        .O(icmp_ln674_fu_332_p2_carry__1_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry__1_i_5
       (.I0(trunc_ln674_1_fu_342_p1__0[27]),
        .I1(\bits_to_add_fu_102_reg_n_3_[27] ),
        .I2(trunc_ln674_1_fu_342_p1__0[26]),
        .I3(\bits_to_add_fu_102_reg_n_3_[26] ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry__1_i_6
       (.I0(trunc_ln674_1_fu_342_p1__0[25]),
        .I1(\bits_to_add_fu_102_reg_n_3_[25] ),
        .I2(trunc_ln674_1_fu_342_p1__0[24]),
        .I3(\bits_to_add_fu_102_reg_n_3_[24] ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry__1_i_7
       (.I0(trunc_ln674_1_fu_342_p1__0[23]),
        .I1(\bits_to_add_fu_102_reg_n_3_[23] ),
        .I2(trunc_ln674_1_fu_342_p1__0[22]),
        .I3(\bits_to_add_fu_102_reg_n_3_[22] ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry__1_i_8
       (.I0(trunc_ln674_1_fu_342_p1__0[21]),
        .I1(\bits_to_add_fu_102_reg_n_3_[21] ),
        .I2(trunc_ln674_1_fu_342_p1__0[20]),
        .I3(\bits_to_add_fu_102_reg_n_3_[20] ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry__1_i_9
       (.CI(icmp_ln674_fu_332_p2_carry__1_i_10_n_3),
        .CO({icmp_ln674_fu_332_p2_carry__1_i_9_n_3,icmp_ln674_fu_332_p2_carry__1_i_9_n_4,icmp_ln674_fu_332_p2_carry__1_i_9_n_5,icmp_ln674_fu_332_p2_carry__1_i_9_n_6}),
        .CYINIT(1'b0),
        .DI(K_size_fu_254_p3[27:24]),
        .O(trunc_ln674_1_fu_342_p1__0[27:24]),
        .S({icmp_ln674_fu_332_p2_carry__1_i_15_n_3,icmp_ln674_fu_332_p2_carry__1_i_16_n_3,icmp_ln674_fu_332_p2_carry__1_i_17_n_3,icmp_ln674_fu_332_p2_carry__1_i_18_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry__2
       (.CI(icmp_ln674_fu_332_p2_carry__1_n_3),
        .CO({NLW_icmp_ln674_fu_332_p2_carry__2_CO_UNCONNECTED[3:2],icmp_ln674_fu_332_p2,icmp_ln674_fu_332_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln674_fu_332_p2_carry__2_i_1_n_3,icmp_ln674_fu_332_p2_carry__2_i_2_n_3}),
        .O(NLW_icmp_ln674_fu_332_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln674_fu_332_p2_carry__2_i_3_n_3,icmp_ln674_fu_332_p2_carry__2_i_4_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry__2_i_1
       (.I0(\bits_to_add_fu_102_reg_n_3_[31] ),
        .I1(trunc_ln674_1_fu_342_p1__0[31]),
        .I2(\bits_to_add_fu_102_reg_n_3_[30] ),
        .I3(trunc_ln674_1_fu_342_p1__0[30]),
        .O(icmp_ln674_fu_332_p2_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__2_i_10
       (.I0(\last_N_size_reg_795_reg_n_3_[30] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry__2_i_10_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__2_i_11
       (.I0(\last_N_size_reg_795_reg_n_3_[29] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry__2_i_11_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__2_i_12
       (.I0(\last_N_size_reg_795_reg_n_3_[28] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry__2_i_12_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry__2_i_2
       (.I0(\bits_to_add_fu_102_reg_n_3_[29] ),
        .I1(trunc_ln674_1_fu_342_p1__0[29]),
        .I2(\bits_to_add_fu_102_reg_n_3_[28] ),
        .I3(trunc_ln674_1_fu_342_p1__0[28]),
        .O(icmp_ln674_fu_332_p2_carry__2_i_2_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry__2_i_3
       (.I0(trunc_ln674_1_fu_342_p1__0[31]),
        .I1(\bits_to_add_fu_102_reg_n_3_[31] ),
        .I2(trunc_ln674_1_fu_342_p1__0[30]),
        .I3(\bits_to_add_fu_102_reg_n_3_[30] ),
        .O(icmp_ln674_fu_332_p2_carry__2_i_3_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry__2_i_4
       (.I0(trunc_ln674_1_fu_342_p1__0[29]),
        .I1(\bits_to_add_fu_102_reg_n_3_[29] ),
        .I2(trunc_ln674_1_fu_342_p1__0[28]),
        .I3(\bits_to_add_fu_102_reg_n_3_[28] ),
        .O(icmp_ln674_fu_332_p2_carry__2_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry__2_i_5
       (.CI(icmp_ln674_fu_332_p2_carry__1_i_9_n_3),
        .CO({NLW_icmp_ln674_fu_332_p2_carry__2_i_5_CO_UNCONNECTED[3],icmp_ln674_fu_332_p2_carry__2_i_5_n_4,icmp_ln674_fu_332_p2_carry__2_i_5_n_5,icmp_ln674_fu_332_p2_carry__2_i_5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,K_size_fu_254_p3[30:28]}),
        .O(trunc_ln674_1_fu_342_p1__0[31:28]),
        .S({icmp_ln674_fu_332_p2_carry__2_i_9_n_3,icmp_ln674_fu_332_p2_carry__2_i_10_n_3,icmp_ln674_fu_332_p2_carry__2_i_11_n_3,icmp_ln674_fu_332_p2_carry__2_i_12_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__2_i_6
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[30] ),
        .O(K_size_fu_254_p3[30]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__2_i_7
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[29] ),
        .O(K_size_fu_254_p3[29]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__2_i_8
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[28] ),
        .O(K_size_fu_254_p3[28]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__2_i_9
       (.I0(\last_N_size_reg_795_reg_n_3_[31] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry__2_i_9_n_3));
  LUT3 #(
    .INIT(8'h8A)) 
    icmp_ln674_fu_332_p2_carry_i_1
       (.I0(\bits_to_add_fu_102_reg_n_3_[3] ),
        .I1(\last_N_size_reg_795_reg_n_3_[3] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry_i_1_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry_i_10
       (.CI(icmp_ln674_fu_332_p2_carry_i_11_n_3),
        .CO({icmp_ln674_fu_332_p2_carry_i_10_n_3,icmp_ln674_fu_332_p2_carry_i_10_n_4,icmp_ln674_fu_332_p2_carry_i_10_n_5,icmp_ln674_fu_332_p2_carry_i_10_n_6}),
        .CYINIT(1'b0),
        .DI(K_size_fu_254_p3[11:8]),
        .O(trunc_ln674_1_fu_342_p1__0[11:8]),
        .S({icmp_ln674_fu_332_p2_carry_i_16_n_3,icmp_ln674_fu_332_p2_carry_i_17_n_3,icmp_ln674_fu_332_p2_carry_i_18_n_3,icmp_ln674_fu_332_p2_carry_i_19_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry_i_11
       (.CI(1'b0),
        .CO({icmp_ln674_fu_332_p2_carry_i_11_n_3,icmp_ln674_fu_332_p2_carry_i_11_n_4,icmp_ln674_fu_332_p2_carry_i_11_n_5,icmp_ln674_fu_332_p2_carry_i_11_n_6}),
        .CYINIT(K_size_fu_254_p3[3]),
        .DI(K_size_fu_254_p3[7:4]),
        .O(trunc_ln674_1_fu_342_p1__0[7:4]),
        .S({icmp_ln674_fu_332_p2_carry_i_25_n_3,icmp_ln674_fu_332_p2_carry_i_26_n_3,icmp_ln674_fu_332_p2_carry_i_27_n_3,icmp_ln674_fu_332_p2_carry_i_28_n_3}));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry_i_12
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[11] ),
        .O(K_size_fu_254_p3[11]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry_i_13
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[10] ),
        .O(K_size_fu_254_p3[10]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry_i_14
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[9] ),
        .O(K_size_fu_254_p3[9]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry_i_15
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[8] ),
        .O(K_size_fu_254_p3[8]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry_i_16
       (.I0(\last_N_size_reg_795_reg_n_3_[11] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry_i_16_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry_i_17
       (.I0(\last_N_size_reg_795_reg_n_3_[10] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry_i_17_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry_i_18
       (.I0(\last_N_size_reg_795_reg_n_3_[9] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry_i_18_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry_i_19
       (.I0(\last_N_size_reg_795_reg_n_3_[8] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry_i_19_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry_i_2
       (.I0(\bits_to_add_fu_102_reg_n_3_[11] ),
        .I1(trunc_ln674_1_fu_342_p1__0[11]),
        .I2(\bits_to_add_fu_102_reg_n_3_[10] ),
        .I3(trunc_ln674_1_fu_342_p1__0[10]),
        .O(icmp_ln674_fu_332_p2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln674_fu_332_p2_carry_i_20
       (.I0(\last_N_size_reg_795_reg_n_3_[3] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(K_size_fu_254_p3[3]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry_i_21
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[7] ),
        .O(K_size_fu_254_p3[7]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry_i_22
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[6] ),
        .O(K_size_fu_254_p3[6]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry_i_23
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[5] ),
        .O(K_size_fu_254_p3[5]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry_i_24
       (.I0(\last_N_size_reg_795_reg_n_3_[4] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(K_size_fu_254_p3[4]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry_i_25
       (.I0(\last_N_size_reg_795_reg_n_3_[7] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry_i_25_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry_i_26
       (.I0(\last_N_size_reg_795_reg_n_3_[6] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry_i_26_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry_i_27
       (.I0(\last_N_size_reg_795_reg_n_3_[5] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .O(icmp_ln674_fu_332_p2_carry_i_27_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry_i_28
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(\last_N_size_reg_795_reg_n_3_[4] ),
        .O(icmp_ln674_fu_332_p2_carry_i_28_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry_i_3
       (.I0(\bits_to_add_fu_102_reg_n_3_[9] ),
        .I1(trunc_ln674_1_fu_342_p1__0[9]),
        .I2(\bits_to_add_fu_102_reg_n_3_[8] ),
        .I3(trunc_ln674_1_fu_342_p1__0[8]),
        .O(icmp_ln674_fu_332_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry_i_4
       (.I0(\bits_to_add_fu_102_reg_n_3_[7] ),
        .I1(trunc_ln674_1_fu_342_p1__0[7]),
        .I2(\bits_to_add_fu_102_reg_n_3_[6] ),
        .I3(trunc_ln674_1_fu_342_p1__0[6]),
        .O(icmp_ln674_fu_332_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry_i_5
       (.I0(\bits_to_add_fu_102_reg_n_3_[5] ),
        .I1(trunc_ln674_1_fu_342_p1__0[5]),
        .I2(\bits_to_add_fu_102_reg_n_3_[4] ),
        .I3(trunc_ln674_1_fu_342_p1__0[4]),
        .O(icmp_ln674_fu_332_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry_i_6
       (.I0(trunc_ln674_1_fu_342_p1__0[11]),
        .I1(\bits_to_add_fu_102_reg_n_3_[11] ),
        .I2(trunc_ln674_1_fu_342_p1__0[10]),
        .I3(\bits_to_add_fu_102_reg_n_3_[10] ),
        .O(icmp_ln674_fu_332_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry_i_7
       (.I0(trunc_ln674_1_fu_342_p1__0[9]),
        .I1(\bits_to_add_fu_102_reg_n_3_[9] ),
        .I2(trunc_ln674_1_fu_342_p1__0[8]),
        .I3(\bits_to_add_fu_102_reg_n_3_[8] ),
        .O(icmp_ln674_fu_332_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry_i_8
       (.I0(trunc_ln674_1_fu_342_p1__0[7]),
        .I1(\bits_to_add_fu_102_reg_n_3_[7] ),
        .I2(trunc_ln674_1_fu_342_p1__0[6]),
        .I3(\bits_to_add_fu_102_reg_n_3_[6] ),
        .O(icmp_ln674_fu_332_p2_carry_i_8_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry_i_9
       (.I0(trunc_ln674_1_fu_342_p1__0[5]),
        .I1(\bits_to_add_fu_102_reg_n_3_[5] ),
        .I2(trunc_ln674_1_fu_342_p1__0[4]),
        .I3(\bits_to_add_fu_102_reg_n_3_[4] ),
        .O(icmp_ln674_fu_332_p2_carry_i_9_n_3));
  FDRE \icmp_ln674_reg_885_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln414_1_reg_8640),
        .D(icmp_ln674_fu_332_p2),
        .Q(icmp_ln674_reg_885),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \last_N_size_reg_795[5]_i_2 
       (.I0(shl_ln_fu_180_p3[3]),
        .O(\last_N_size_reg_795[5]_i_2_n_3 ));
  FDRE \last_N_size_reg_795_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[10]),
        .Q(\last_N_size_reg_795_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[11]),
        .Q(\last_N_size_reg_795_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[12]),
        .Q(\last_N_size_reg_795_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[13]),
        .Q(\last_N_size_reg_795_reg_n_3_[13] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_795_reg[13]_i_1 
       (.CI(\last_N_size_reg_795_reg[9]_i_1_n_3 ),
        .CO({\last_N_size_reg_795_reg[13]_i_1_n_3 ,\last_N_size_reg_795_reg[13]_i_1_n_4 ,\last_N_size_reg_795_reg[13]_i_1_n_5 ,\last_N_size_reg_795_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(last_N_size_fu_187_p2[13:10]),
        .S(shl_ln_fu_180_p3[13:10]));
  FDRE \last_N_size_reg_795_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[14]),
        .Q(\last_N_size_reg_795_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[15]),
        .Q(\last_N_size_reg_795_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[16]),
        .Q(\last_N_size_reg_795_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[17]),
        .Q(\last_N_size_reg_795_reg_n_3_[17] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_795_reg[17]_i_1 
       (.CI(\last_N_size_reg_795_reg[13]_i_1_n_3 ),
        .CO({\last_N_size_reg_795_reg[17]_i_1_n_3 ,\last_N_size_reg_795_reg[17]_i_1_n_4 ,\last_N_size_reg_795_reg[17]_i_1_n_5 ,\last_N_size_reg_795_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(last_N_size_fu_187_p2[17:14]),
        .S(shl_ln_fu_180_p3[17:14]));
  FDRE \last_N_size_reg_795_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[18]),
        .Q(\last_N_size_reg_795_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[19]),
        .Q(\last_N_size_reg_795_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[20]),
        .Q(\last_N_size_reg_795_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[21]),
        .Q(\last_N_size_reg_795_reg_n_3_[21] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_795_reg[21]_i_1 
       (.CI(\last_N_size_reg_795_reg[17]_i_1_n_3 ),
        .CO({\last_N_size_reg_795_reg[21]_i_1_n_3 ,\last_N_size_reg_795_reg[21]_i_1_n_4 ,\last_N_size_reg_795_reg[21]_i_1_n_5 ,\last_N_size_reg_795_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(last_N_size_fu_187_p2[21:18]),
        .S(shl_ln_fu_180_p3[21:18]));
  FDRE \last_N_size_reg_795_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[22]),
        .Q(\last_N_size_reg_795_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[23]),
        .Q(\last_N_size_reg_795_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[24]),
        .Q(\last_N_size_reg_795_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[25]),
        .Q(\last_N_size_reg_795_reg_n_3_[25] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_795_reg[25]_i_1 
       (.CI(\last_N_size_reg_795_reg[21]_i_1_n_3 ),
        .CO({\last_N_size_reg_795_reg[25]_i_1_n_3 ,\last_N_size_reg_795_reg[25]_i_1_n_4 ,\last_N_size_reg_795_reg[25]_i_1_n_5 ,\last_N_size_reg_795_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(last_N_size_fu_187_p2[25:22]),
        .S(shl_ln_fu_180_p3[25:22]));
  FDRE \last_N_size_reg_795_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[26]),
        .Q(\last_N_size_reg_795_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[27]),
        .Q(\last_N_size_reg_795_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[28]),
        .Q(\last_N_size_reg_795_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[29]),
        .Q(\last_N_size_reg_795_reg_n_3_[29] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_795_reg[29]_i_1 
       (.CI(\last_N_size_reg_795_reg[25]_i_1_n_3 ),
        .CO({\last_N_size_reg_795_reg[29]_i_1_n_3 ,\last_N_size_reg_795_reg[29]_i_1_n_4 ,\last_N_size_reg_795_reg[29]_i_1_n_5 ,\last_N_size_reg_795_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(last_N_size_fu_187_p2[29:26]),
        .S(shl_ln_fu_180_p3[29:26]));
  FDRE \last_N_size_reg_795_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[30]),
        .Q(\last_N_size_reg_795_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[31]),
        .Q(\last_N_size_reg_795_reg_n_3_[31] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_795_reg[31]_i_1 
       (.CI(\last_N_size_reg_795_reg[29]_i_1_n_3 ),
        .CO({\NLW_last_N_size_reg_795_reg[31]_i_1_CO_UNCONNECTED [3:1],\last_N_size_reg_795_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_last_N_size_reg_795_reg[31]_i_1_O_UNCONNECTED [3:2],last_N_size_fu_187_p2[31:30]}),
        .S({1'b0,1'b0,shl_ln_fu_180_p3[31:30]}));
  FDRE \last_N_size_reg_795_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[3]),
        .Q(\last_N_size_reg_795_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[4]),
        .Q(\last_N_size_reg_795_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[5]),
        .Q(\last_N_size_reg_795_reg_n_3_[5] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_795_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\last_N_size_reg_795_reg[5]_i_1_n_3 ,\last_N_size_reg_795_reg[5]_i_1_n_4 ,\last_N_size_reg_795_reg[5]_i_1_n_5 ,\last_N_size_reg_795_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,shl_ln_fu_180_p3[3],1'b0}),
        .O({last_N_size_fu_187_p2[5:3],\NLW_last_N_size_reg_795_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({shl_ln_fu_180_p3[5:4],\last_N_size_reg_795[5]_i_2_n_3 ,1'b0}));
  FDRE \last_N_size_reg_795_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[6]),
        .Q(\last_N_size_reg_795_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[7]),
        .Q(\last_N_size_reg_795_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[8]),
        .Q(\last_N_size_reg_795_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[9]),
        .Q(\last_N_size_reg_795_reg_n_3_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_795_reg[9]_i_1 
       (.CI(\last_N_size_reg_795_reg[5]_i_1_n_3 ),
        .CO({\last_N_size_reg_795_reg[9]_i_1_n_3 ,\last_N_size_reg_795_reg[9]_i_1_n_4 ,\last_N_size_reg_795_reg[9]_i_1_n_5 ,\last_N_size_reg_795_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(last_N_size_fu_187_p2[9:6]),
        .S(shl_ln_fu_180_p3[9:6]));
  FDRE \loop_count_reg_789_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U94_n_34),
        .Q(loop_count_reg_789[0]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U94_n_24),
        .Q(loop_count_reg_789[10]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U94_n_23),
        .Q(loop_count_reg_789[11]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U94_n_22),
        .Q(loop_count_reg_789[12]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U94_n_21),
        .Q(loop_count_reg_789[13]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U94_n_20),
        .Q(loop_count_reg_789[14]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U94_n_19),
        .Q(loop_count_reg_789[15]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [16]),
        .Q(loop_count_reg_789[16]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [17]),
        .Q(loop_count_reg_789[17]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [18]),
        .Q(loop_count_reg_789[18]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [19]),
        .Q(loop_count_reg_789[19]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U94_n_33),
        .Q(loop_count_reg_789[1]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [20]),
        .Q(loop_count_reg_789[20]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [21]),
        .Q(loop_count_reg_789[21]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [22]),
        .Q(loop_count_reg_789[22]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [23]),
        .Q(loop_count_reg_789[23]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [24]),
        .Q(loop_count_reg_789[24]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [25]),
        .Q(loop_count_reg_789[25]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [26]),
        .Q(loop_count_reg_789[26]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [27]),
        .Q(loop_count_reg_789[27]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [28]),
        .Q(loop_count_reg_789[28]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [29]),
        .Q(loop_count_reg_789[29]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U94_n_32),
        .Q(loop_count_reg_789[2]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [30]),
        .Q(loop_count_reg_789[30]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [31]),
        .Q(loop_count_reg_789[31]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U94_n_31),
        .Q(loop_count_reg_789[3]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U94_n_30),
        .Q(loop_count_reg_789[4]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U94_n_29),
        .Q(loop_count_reg_789[5]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U94_n_28),
        .Q(loop_count_reg_789[6]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U94_n_27),
        .Q(loop_count_reg_789[7]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U94_n_26),
        .Q(loop_count_reg_789[8]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U94_n_25),
        .Q(loop_count_reg_789[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \lshr_ln414_2_reg_960[15]_i_1 
       (.I0(trunc_ln414_3_reg_906[3]),
        .I1(trunc_ln414_3_reg_906[4]),
        .I2(trunc_ln414_3_reg_906[5]),
        .O(\lshr_ln414_2_reg_960[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \lshr_ln414_2_reg_960[23]_i_1 
       (.I0(trunc_ln414_3_reg_906[4]),
        .I1(trunc_ln414_3_reg_906[5]),
        .O(\lshr_ln414_2_reg_960[23]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \lshr_ln414_2_reg_960[31]_i_1 
       (.I0(icmp_ln412_reg_855),
        .I1(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I2(icmp_ln416_reg_880),
        .O(lshr_ln414_2_reg_9600));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \lshr_ln414_2_reg_960[31]_i_2 
       (.I0(trunc_ln414_3_reg_906[3]),
        .I1(trunc_ln414_3_reg_906[4]),
        .I2(trunc_ln414_3_reg_906[5]),
        .O(\lshr_ln414_2_reg_960[31]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \lshr_ln414_2_reg_960[7]_i_1 
       (.I0(trunc_ln414_3_reg_906[5]),
        .O(lshr_ln414_2_fu_556_p2));
  FDRE \lshr_ln414_2_reg_960_reg[15] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln414_2_reg_960[15]_i_1_n_3 ),
        .Q(lshr_ln414_2_reg_960[15]),
        .R(1'b0));
  FDRE \lshr_ln414_2_reg_960_reg[23] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln414_2_reg_960[23]_i_1_n_3 ),
        .Q(lshr_ln414_2_reg_960[23]),
        .R(1'b0));
  FDRE \lshr_ln414_2_reg_960_reg[31] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln414_2_reg_960[31]_i_2_n_3 ),
        .Q(lshr_ln414_2_reg_960[31]),
        .R(1'b0));
  FDRE \lshr_ln414_2_reg_960_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(lshr_ln414_2_fu_556_p2),
        .Q(lshr_ln414_2_reg_960[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0010)) 
    \lshr_ln674_1_reg_955[7]_i_1 
       (.I0(icmp_ln412_reg_855),
        .I1(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I2(icmp_ln674_reg_885),
        .I3(icmp_ln416_reg_880),
        .O(\lshr_ln674_1_reg_955[7]_i_1_n_3 ));
  FDRE \lshr_ln674_1_reg_955_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln674_1_reg_955_reg[0]_0 ),
        .Q(lshr_ln674_1_reg_955[0]),
        .R(1'b0));
  FDRE \lshr_ln674_1_reg_955_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln674_1_reg_955_reg[1]_0 ),
        .Q(lshr_ln674_1_reg_955[1]),
        .R(\lshr_ln674_1_reg_955[7]_i_1_n_3 ));
  FDRE \lshr_ln674_1_reg_955_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln674_1_reg_955_reg[2]_0 ),
        .Q(lshr_ln674_1_reg_955[2]),
        .R(\lshr_ln674_1_reg_955[7]_i_1_n_3 ));
  FDRE \lshr_ln674_1_reg_955_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln674_1_reg_955_reg[3]_0 ),
        .Q(lshr_ln674_1_reg_955[3]),
        .R(\lshr_ln674_1_reg_955[7]_i_1_n_3 ));
  FDRE \lshr_ln674_1_reg_955_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln674_1_reg_955_reg[4]_0 ),
        .Q(lshr_ln674_1_reg_955[4]),
        .R(\lshr_ln674_1_reg_955[7]_i_1_n_3 ));
  FDRE \lshr_ln674_1_reg_955_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln674_1_reg_955_reg[5]_0 ),
        .Q(lshr_ln674_1_reg_955[5]),
        .R(\lshr_ln674_1_reg_955[7]_i_1_n_3 ));
  FDRE \lshr_ln674_1_reg_955_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln674_1_reg_955_reg[6]_0 ),
        .Q(lshr_ln674_1_reg_955[6]),
        .R(\lshr_ln674_1_reg_955[7]_i_1_n_3 ));
  FDRE \lshr_ln674_1_reg_955_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln674_1_reg_955_reg[7]_0 ),
        .Q(lshr_ln674_1_reg_955[7]),
        .R(\lshr_ln674_1_reg_955[7]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr[0]_i_2__0_n_3 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h5555595555555555)) 
    \mOutPtr[0]_i_2__0 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln390_1_reg_839_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I5(out_mat_data_empty_n),
        .O(\mOutPtr[0]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \mOutPtr[1]_i_2__1 
       (.I0(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start),
        .I1(ap_CS_fsm_state9),
        .I2(strm_full_n),
        .I3(\icmp_ln390_reg_815_reg[0]_0 ),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \mOutPtr[1]_i_2__3 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\icmp_ln390_1_reg_839_pp0_iter1_reg_reg_n_3_[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I4(out_mat_data_empty_n),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h00000000FFDFFFFF)) 
    \mOutPtr[1]_i_3__1 
       (.I0(out_mat_data_empty_n),
        .I1(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\icmp_ln390_1_reg_839_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(internal_empty_n_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_mul_32s_32s_32_2_1 mul_32s_32s_32_2_1_U94
       (.D({\resize_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 ,mul_32s_32s_32_2_1_U94_n_19,mul_32s_32s_32_2_1_U94_n_20,mul_32s_32s_32_2_1_U94_n_21,mul_32s_32s_32_2_1_U94_n_22,mul_32s_32s_32_2_1_U94_n_23,mul_32s_32s_32_2_1_U94_n_24,mul_32s_32s_32_2_1_U94_n_25,mul_32s_32s_32_2_1_U94_n_26,mul_32s_32s_32_2_1_U94_n_27,mul_32s_32s_32_2_1_U94_n_28,mul_32s_32s_32_2_1_U94_n_29,mul_32s_32s_32_2_1_U94_n_30,mul_32s_32s_32_2_1_U94_n_31,mul_32s_32s_32_2_1_U94_n_32,mul_32s_32s_32_2_1_U94_n_33,mul_32s_32s_32_2_1_U94_n_34}),
        .Q(Q),
        .ap_clk(ap_clk),
        .cols_loc_channel_dout(cols_loc_channel_dout),
        .srcMat_1_c_dout(srcMat_1_c_dout));
  LUT6 #(
    .INIT(64'hAABABBBBAABAAAAA)) 
    \p_Val2_s_fu_98[0]_i_1 
       (.I0(\p_Val2_s_fu_98[0]_i_2_n_3 ),
        .I1(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I2(lshr_ln674_1_reg_955[0]),
        .I3(sub_ln674_4_reg_950[3]),
        .I4(\p_Val2_s_fu_98[0]_i_3_n_3 ),
        .I5(\p_Val2_s_fu_98[0]_i_4_n_3 ),
        .O(\p_Val2_s_fu_98[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF000F000F0008080)) 
    \p_Val2_s_fu_98[0]_i_2 
       (.I0(\p_Val2_s_fu_98[6]_i_4_n_3 ),
        .I1(\p_Val2_s_fu_98[0]_i_5_n_3 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I3(p_Val2_s_fu_98[0]),
        .I4(\p_Val2_s_fu_98[6]_i_6_n_3 ),
        .I5(sub_ln414_1_reg_971[5]),
        .O(\p_Val2_s_fu_98[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_s_fu_98[0]_i_3 
       (.I0(lshr_ln414_2_reg_960[7]),
        .I1(icmp_ln416_reg_880_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[0]_i_4 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[31]),
        .I2(and_ln414_3_reg_944[6]),
        .I3(p_Val2_s_fu_98[0]),
        .O(\p_Val2_s_fu_98[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \p_Val2_s_fu_98[0]_i_5 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I1(tmp_V_reg_933[0]),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I3(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[10]_i_1 
       (.I0(\p_Val2_s_fu_98[14]_i_2_n_3 ),
        .I1(\p_Val2_s_fu_98[10]_i_2_n_3 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I3(p_Val2_s_fu_98[10]),
        .I4(\p_Val2_s_fu_98[14]_i_4_n_3 ),
        .I5(\p_Val2_s_fu_98[10]_i_3_n_3 ),
        .O(\p_Val2_s_fu_98[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \p_Val2_s_fu_98[10]_i_2 
       (.I0(shl_ln414_2_reg_938[10]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(and_ln414_3_reg_944[14]),
        .I3(p_Val2_s_fu_98[10]),
        .O(\p_Val2_s_fu_98[10]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h2020F000)) 
    \p_Val2_s_fu_98[10]_i_3 
       (.I0(sub_ln414_reg_966[3]),
        .I1(\p_Val2_s_fu_98[10]_i_4_n_3 ),
        .I2(\p_Val2_s_fu_98[6]_i_4_n_3 ),
        .I3(\p_Val2_s_fu_98[26]_i_3_n_3 ),
        .I4(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[10]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \p_Val2_s_fu_98[10]_i_4 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(sub_ln414_reg_966[5]),
        .I3(tmp_V_reg_933[6]),
        .O(\p_Val2_s_fu_98[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[11]_i_1 
       (.I0(\p_Val2_s_fu_98[14]_i_2_n_3 ),
        .I1(\p_Val2_s_fu_98[11]_i_2_n_3 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I3(p_Val2_s_fu_98[11]),
        .I4(\p_Val2_s_fu_98[14]_i_4_n_3 ),
        .I5(\p_Val2_s_fu_98[11]_i_3_n_3 ),
        .O(\p_Val2_s_fu_98[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \p_Val2_s_fu_98[11]_i_2 
       (.I0(shl_ln414_2_reg_938[11]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(and_ln414_3_reg_944[14]),
        .I3(p_Val2_s_fu_98[11]),
        .O(\p_Val2_s_fu_98[11]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h2020F000)) 
    \p_Val2_s_fu_98[11]_i_3 
       (.I0(sub_ln414_reg_966[3]),
        .I1(\p_Val2_s_fu_98[11]_i_4_n_3 ),
        .I2(\p_Val2_s_fu_98[6]_i_4_n_3 ),
        .I3(\p_Val2_s_fu_98[27]_i_3_n_3 ),
        .I4(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[11]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \p_Val2_s_fu_98[11]_i_4 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(sub_ln414_reg_966[5]),
        .I3(tmp_V_reg_933[5]),
        .O(\p_Val2_s_fu_98[11]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[12]_i_1 
       (.I0(\p_Val2_s_fu_98[14]_i_2_n_3 ),
        .I1(\p_Val2_s_fu_98[12]_i_2_n_3 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I3(p_Val2_s_fu_98[12]),
        .I4(\p_Val2_s_fu_98[14]_i_4_n_3 ),
        .I5(\p_Val2_s_fu_98[12]_i_3_n_3 ),
        .O(\p_Val2_s_fu_98[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \p_Val2_s_fu_98[12]_i_2 
       (.I0(shl_ln414_2_reg_938[12]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(and_ln414_3_reg_944[14]),
        .I3(p_Val2_s_fu_98[12]),
        .O(\p_Val2_s_fu_98[12]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    \p_Val2_s_fu_98[12]_i_3 
       (.I0(\p_Val2_s_fu_98[6]_i_4_n_3 ),
        .I1(sub_ln414_reg_966[3]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .I3(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I4(\p_Val2_s_fu_98[20]_i_4_n_3 ),
        .O(\p_Val2_s_fu_98[12]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[13]_i_1 
       (.I0(\p_Val2_s_fu_98[14]_i_2_n_3 ),
        .I1(\p_Val2_s_fu_98[13]_i_2_n_3 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I3(p_Val2_s_fu_98[13]),
        .I4(\p_Val2_s_fu_98[14]_i_4_n_3 ),
        .I5(\p_Val2_s_fu_98[13]_i_3_n_3 ),
        .O(\p_Val2_s_fu_98[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \p_Val2_s_fu_98[13]_i_2 
       (.I0(shl_ln414_2_reg_938[13]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(and_ln414_3_reg_944[14]),
        .I3(p_Val2_s_fu_98[13]),
        .O(\p_Val2_s_fu_98[13]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h2020F000)) 
    \p_Val2_s_fu_98[13]_i_3 
       (.I0(sub_ln414_reg_966[3]),
        .I1(\p_Val2_s_fu_98[13]_i_4_n_3 ),
        .I2(\p_Val2_s_fu_98[6]_i_4_n_3 ),
        .I3(\p_Val2_s_fu_98[29]_i_3_n_3 ),
        .I4(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[13]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \p_Val2_s_fu_98[13]_i_4 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(sub_ln414_reg_966[5]),
        .I3(tmp_V_reg_933[3]),
        .O(\p_Val2_s_fu_98[13]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[14]_i_1 
       (.I0(\p_Val2_s_fu_98[14]_i_2_n_3 ),
        .I1(\p_Val2_s_fu_98[14]_i_3_n_3 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I3(p_Val2_s_fu_98[14]),
        .I4(\p_Val2_s_fu_98[14]_i_4_n_3 ),
        .I5(\p_Val2_s_fu_98[14]_i_5_n_3 ),
        .O(\p_Val2_s_fu_98[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \p_Val2_s_fu_98[14]_i_2 
       (.I0(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I1(icmp_ln416_reg_880_pp0_iter2_reg),
        .I2(lshr_ln414_2_reg_960[15]),
        .O(\p_Val2_s_fu_98[14]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \p_Val2_s_fu_98[14]_i_3 
       (.I0(shl_ln414_2_reg_938[14]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(and_ln414_3_reg_944[14]),
        .I3(p_Val2_s_fu_98[14]),
        .O(\p_Val2_s_fu_98[14]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFECCFFFF)) 
    \p_Val2_s_fu_98[14]_i_4 
       (.I0(sub_ln414_1_reg_971[0]),
        .I1(sub_ln414_1_reg_971[5]),
        .I2(sub_ln414_1_reg_971[3]),
        .I3(sub_ln414_1_reg_971[4]),
        .I4(\p_Val2_s_fu_98[14]_i_6_n_3 ),
        .O(\p_Val2_s_fu_98[14]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'h2020F000)) 
    \p_Val2_s_fu_98[14]_i_5 
       (.I0(sub_ln414_reg_966[3]),
        .I1(\p_Val2_s_fu_98[14]_i_7_n_3 ),
        .I2(\p_Val2_s_fu_98[6]_i_4_n_3 ),
        .I3(\p_Val2_s_fu_98[30]_i_4_n_3 ),
        .I4(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[14]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00001010000F101F)) 
    \p_Val2_s_fu_98[14]_i_6 
       (.I0(trunc_ln414_1_reg_927_pp0_iter2_reg[3]),
        .I1(trunc_ln414_1_reg_927_pp0_iter2_reg[4]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .I3(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .I4(trunc_ln414_1_reg_927_pp0_iter2_reg[5]),
        .I5(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .O(\p_Val2_s_fu_98[14]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \p_Val2_s_fu_98[14]_i_7 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(sub_ln414_reg_966[5]),
        .I3(tmp_V_reg_933[2]),
        .O(\p_Val2_s_fu_98[14]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFB000B0)) 
    \p_Val2_s_fu_98[15]_i_1 
       (.I0(icmp_ln416_reg_880_pp0_iter2_reg),
        .I1(lshr_ln414_2_reg_960[15]),
        .I2(\p_Val2_s_fu_98[15]_i_2_n_3 ),
        .I3(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I4(\p_Val2_s_fu_98[15]_i_3_n_3 ),
        .O(\p_Val2_s_fu_98[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \p_Val2_s_fu_98[15]_i_2 
       (.I0(shl_ln414_2_reg_938[15]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(and_ln414_3_reg_944[15]),
        .I3(p_Val2_s_fu_98[15]),
        .O(\p_Val2_s_fu_98[15]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0702FFFF07020000)) 
    \p_Val2_s_fu_98[15]_i_3 
       (.I0(icmp_ln414_reg_911_pp0_iter2_reg),
        .I1(\p_Val2_s_fu_98[15]_i_4_n_3 ),
        .I2(\p_Val2_s_fu_98[15]_i_5_n_3 ),
        .I3(\p_Val2_s_fu_98[31]_i_7_n_3 ),
        .I4(\p_Val2_s_fu_98[15]_i_6_n_3 ),
        .I5(p_Val2_s_fu_98[15]),
        .O(\p_Val2_s_fu_98[15]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \p_Val2_s_fu_98[15]_i_4 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(sub_ln414_reg_966[5]),
        .I3(tmp_V_reg_933[1]),
        .O(\p_Val2_s_fu_98[15]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'hFF3FF535)) 
    \p_Val2_s_fu_98[15]_i_5 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I1(sub_ln414_reg_966[3]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .I3(sub_ln414_reg_966[4]),
        .I4(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .O(\p_Val2_s_fu_98[15]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'h00010505)) 
    \p_Val2_s_fu_98[15]_i_6 
       (.I0(\p_Val2_s_fu_98[15]_i_7_n_3 ),
        .I1(sub_ln414_1_reg_971[0]),
        .I2(sub_ln414_1_reg_971[5]),
        .I3(sub_ln414_1_reg_971[3]),
        .I4(sub_ln414_1_reg_971[4]),
        .O(\p_Val2_s_fu_98[15]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \p_Val2_s_fu_98[15]_i_7 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I1(trunc_ln414_1_reg_927_pp0_iter2_reg[5]),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .I3(icmp_ln414_reg_911_pp0_iter2_reg),
        .I4(trunc_ln414_1_reg_927_pp0_iter2_reg[4]),
        .O(\p_Val2_s_fu_98[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40554000)) 
    \p_Val2_s_fu_98[16]_i_1 
       (.I0(\p_Val2_s_fu_98[23]_i_2_n_3 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[15]),
        .I3(and_ln414_3_reg_944[23]),
        .I4(p_Val2_s_fu_98[16]),
        .I5(\p_Val2_s_fu_98[16]_i_2_n_3 ),
        .O(\p_Val2_s_fu_98[16]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFE000200000000)) 
    \p_Val2_s_fu_98[16]_i_2 
       (.I0(\p_Val2_s_fu_98[16]_i_3_n_3 ),
        .I1(\p_Val2_s_fu_98[22]_i_5_n_3 ),
        .I2(sub_ln414_1_reg_971[4]),
        .I3(sub_ln414_1_reg_971[5]),
        .I4(p_Val2_s_fu_98[16]),
        .I5(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .O(\p_Val2_s_fu_98[16]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h80808080000F0000)) 
    \p_Val2_s_fu_98[16]_i_3 
       (.I0(\p_Val2_s_fu_98[31]_i_7_n_3 ),
        .I1(sub_ln414_reg_966[3]),
        .I2(\p_Val2_s_fu_98[6]_i_4_n_3 ),
        .I3(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I4(\p_Val2_s_fu_98[16]_i_4_n_3 ),
        .I5(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[16]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \p_Val2_s_fu_98[16]_i_4 
       (.I0(tmp_V_reg_933[0]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .I3(sub_ln414_reg_966[5]),
        .O(\p_Val2_s_fu_98[16]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[17]_i_1 
       (.I0(\p_Val2_s_fu_98[23]_i_2_n_3 ),
        .I1(\p_Val2_s_fu_98[17]_i_2_n_3 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I3(\p_Val2_s_fu_98[17]_i_3_n_3 ),
        .I4(\p_Val2_s_fu_98[22]_i_4_n_3 ),
        .I5(p_Val2_s_fu_98[17]),
        .O(\p_Val2_s_fu_98[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[17]_i_2 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[14]),
        .I2(and_ln414_3_reg_944[23]),
        .I3(p_Val2_s_fu_98[17]),
        .O(\p_Val2_s_fu_98[17]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFF00000000100010)) 
    \p_Val2_s_fu_98[17]_i_3 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I1(\p_Val2_s_fu_98[30]_i_6_n_3 ),
        .I2(tmp_V_reg_933[1]),
        .I3(\p_Val2_s_fu_98[6]_i_4_n_3 ),
        .I4(\p_Val2_s_fu_98[30]_i_4_n_3 ),
        .I5(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[17]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[18]_i_1 
       (.I0(\p_Val2_s_fu_98[23]_i_2_n_3 ),
        .I1(\p_Val2_s_fu_98[18]_i_2_n_3 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I3(\p_Val2_s_fu_98[18]_i_3_n_3 ),
        .I4(\p_Val2_s_fu_98[22]_i_4_n_3 ),
        .I5(p_Val2_s_fu_98[18]),
        .O(\p_Val2_s_fu_98[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[18]_i_2 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[13]),
        .I2(and_ln414_3_reg_944[23]),
        .I3(p_Val2_s_fu_98[18]),
        .O(\p_Val2_s_fu_98[18]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFF00000000100010)) 
    \p_Val2_s_fu_98[18]_i_3 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I1(\p_Val2_s_fu_98[30]_i_6_n_3 ),
        .I2(tmp_V_reg_933[2]),
        .I3(\p_Val2_s_fu_98[6]_i_4_n_3 ),
        .I4(\p_Val2_s_fu_98[29]_i_3_n_3 ),
        .I5(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[18]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[19]_i_1 
       (.I0(\p_Val2_s_fu_98[23]_i_2_n_3 ),
        .I1(\p_Val2_s_fu_98[19]_i_2_n_3 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I3(\p_Val2_s_fu_98[19]_i_3_n_3 ),
        .I4(\p_Val2_s_fu_98[22]_i_4_n_3 ),
        .I5(p_Val2_s_fu_98[19]),
        .O(\p_Val2_s_fu_98[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[19]_i_2 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[12]),
        .I2(and_ln414_3_reg_944[23]),
        .I3(p_Val2_s_fu_98[19]),
        .O(\p_Val2_s_fu_98[19]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFF00000000100010)) 
    \p_Val2_s_fu_98[19]_i_3 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I1(\p_Val2_s_fu_98[30]_i_6_n_3 ),
        .I2(tmp_V_reg_933[3]),
        .I3(\p_Val2_s_fu_98[6]_i_4_n_3 ),
        .I4(\p_Val2_s_fu_98[28]_i_3_n_3 ),
        .I5(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[19]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \p_Val2_s_fu_98[1]_i_2 
       (.I0(lshr_ln674_1_reg_955[1]),
        .I1(sub_ln674_4_reg_950[3]),
        .I2(lshr_ln414_2_reg_960[7]),
        .I3(icmp_ln416_reg_880_pp0_iter2_reg),
        .I4(\p_Val2_s_fu_98[1]_i_4_n_3 ),
        .O(\p_Val2_s_fu_98[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \p_Val2_s_fu_98[1]_i_3 
       (.I0(\p_Val2_s_fu_98[6]_i_4_n_3 ),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(\p_Val2_s_fu_98[15]_i_4_n_3 ),
        .I3(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I4(\p_Val2_s_fu_98[6]_i_2_n_3 ),
        .I5(p_Val2_s_fu_98[1]),
        .O(\p_Val2_s_fu_98[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[1]_i_4 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[30]),
        .I2(and_ln414_3_reg_944[6]),
        .I3(p_Val2_s_fu_98[1]),
        .O(\p_Val2_s_fu_98[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[20]_i_1 
       (.I0(\p_Val2_s_fu_98[23]_i_2_n_3 ),
        .I1(\p_Val2_s_fu_98[20]_i_2_n_3 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I3(\p_Val2_s_fu_98[20]_i_3_n_3 ),
        .I4(\p_Val2_s_fu_98[22]_i_4_n_3 ),
        .I5(p_Val2_s_fu_98[20]),
        .O(\p_Val2_s_fu_98[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[20]_i_2 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[11]),
        .I2(and_ln414_3_reg_944[23]),
        .I3(p_Val2_s_fu_98[20]),
        .O(\p_Val2_s_fu_98[20]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'h00200025)) 
    \p_Val2_s_fu_98[20]_i_3 
       (.I0(\p_Val2_s_fu_98[6]_i_4_n_3 ),
        .I1(sub_ln414_reg_966[3]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .I3(\p_Val2_s_fu_98[20]_i_4_n_3 ),
        .I4(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .O(\p_Val2_s_fu_98[20]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \p_Val2_s_fu_98[20]_i_4 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(sub_ln414_reg_966[5]),
        .I3(tmp_V_reg_933[4]),
        .O(\p_Val2_s_fu_98[20]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[21]_i_1 
       (.I0(\p_Val2_s_fu_98[23]_i_2_n_3 ),
        .I1(\p_Val2_s_fu_98[21]_i_2_n_3 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I3(\p_Val2_s_fu_98[21]_i_3_n_3 ),
        .I4(\p_Val2_s_fu_98[22]_i_4_n_3 ),
        .I5(p_Val2_s_fu_98[21]),
        .O(\p_Val2_s_fu_98[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[21]_i_2 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[10]),
        .I2(and_ln414_3_reg_944[23]),
        .I3(p_Val2_s_fu_98[21]),
        .O(\p_Val2_s_fu_98[21]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8888888800030000)) 
    \p_Val2_s_fu_98[21]_i_3 
       (.I0(\p_Val2_s_fu_98[26]_i_3_n_3 ),
        .I1(\p_Val2_s_fu_98[6]_i_4_n_3 ),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I3(\p_Val2_s_fu_98[30]_i_6_n_3 ),
        .I4(tmp_V_reg_933[5]),
        .I5(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[21]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[22]_i_1 
       (.I0(\p_Val2_s_fu_98[23]_i_2_n_3 ),
        .I1(\p_Val2_s_fu_98[22]_i_2_n_3 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I3(\p_Val2_s_fu_98[22]_i_3_n_3 ),
        .I4(\p_Val2_s_fu_98[22]_i_4_n_3 ),
        .I5(p_Val2_s_fu_98[22]),
        .O(\p_Val2_s_fu_98[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[22]_i_2 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[9]),
        .I2(and_ln414_3_reg_944[23]),
        .I3(p_Val2_s_fu_98[22]),
        .O(\p_Val2_s_fu_98[22]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8888888800030000)) 
    \p_Val2_s_fu_98[22]_i_3 
       (.I0(\p_Val2_s_fu_98[25]_i_3_n_3 ),
        .I1(\p_Val2_s_fu_98[6]_i_4_n_3 ),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I3(\p_Val2_s_fu_98[30]_i_6_n_3 ),
        .I4(tmp_V_reg_933[6]),
        .I5(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[22]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h00000103)) 
    \p_Val2_s_fu_98[22]_i_4 
       (.I0(sub_ln414_1_reg_971[0]),
        .I1(sub_ln414_1_reg_971[5]),
        .I2(sub_ln414_1_reg_971[4]),
        .I3(sub_ln414_1_reg_971[3]),
        .I4(\p_Val2_s_fu_98[22]_i_5_n_3 ),
        .O(\p_Val2_s_fu_98[22]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFAFFFAFFFACCFA00)) 
    \p_Val2_s_fu_98[22]_i_5 
       (.I0(trunc_ln414_1_reg_927_pp0_iter2_reg[4]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .I2(trunc_ln414_1_reg_927_pp0_iter2_reg[5]),
        .I3(icmp_ln414_reg_911_pp0_iter2_reg),
        .I4(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I5(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .O(\p_Val2_s_fu_98[22]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[23]_i_1 
       (.I0(\p_Val2_s_fu_98[23]_i_2_n_3 ),
        .I1(\p_Val2_s_fu_98[23]_i_3_n_3 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I3(p_Val2_s_fu_98[23]),
        .I4(\p_Val2_s_fu_98[23]_i_4_n_3 ),
        .I5(\p_Val2_s_fu_98[23]_i_5_n_3 ),
        .O(\p_Val2_s_fu_98[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \p_Val2_s_fu_98[23]_i_2 
       (.I0(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I1(icmp_ln416_reg_880_pp0_iter2_reg),
        .I2(lshr_ln414_2_reg_960[23]),
        .O(\p_Val2_s_fu_98[23]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[23]_i_3 
       (.I0(shl_ln414_2_reg_938[8]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[23]),
        .I3(and_ln414_3_reg_944[23]),
        .I4(p_Val2_s_fu_98[23]),
        .O(\p_Val2_s_fu_98[23]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFC)) 
    \p_Val2_s_fu_98[23]_i_4 
       (.I0(sub_ln414_1_reg_971[0]),
        .I1(sub_ln414_1_reg_971[5]),
        .I2(sub_ln414_1_reg_971[4]),
        .I3(sub_ln414_1_reg_971[3]),
        .I4(\p_Val2_s_fu_98[23]_i_6_n_3 ),
        .I5(\p_Val2_s_fu_98[23]_i_7_n_3 ),
        .O(\p_Val2_s_fu_98[23]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'h110F1100)) 
    \p_Val2_s_fu_98[23]_i_5 
       (.I0(\p_Val2_s_fu_98[23]_i_8_n_3 ),
        .I1(sub_ln414_reg_966[4]),
        .I2(\p_Val2_s_fu_98[23]_i_9_n_3 ),
        .I3(icmp_ln414_reg_911_pp0_iter2_reg),
        .I4(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .O(\p_Val2_s_fu_98[23]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'hAAC000C0)) 
    \p_Val2_s_fu_98[23]_i_6 
       (.I0(trunc_ln414_1_reg_927_pp0_iter2_reg[3]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .I3(icmp_ln414_reg_911_pp0_iter2_reg),
        .I4(trunc_ln414_1_reg_927_pp0_iter2_reg[4]),
        .O(\p_Val2_s_fu_98[23]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_s_fu_98[23]_i_7 
       (.I0(trunc_ln414_1_reg_927_pp0_iter2_reg[5]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .O(\p_Val2_s_fu_98[23]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDD0FDDFF)) 
    \p_Val2_s_fu_98[23]_i_8 
       (.I0(tmp_V_reg_933[1]),
        .I1(sub_ln414_reg_966[3]),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I3(icmp_ln414_reg_911_pp0_iter2_reg),
        .I4(tmp_V_reg_933[0]),
        .I5(\p_Val2_s_fu_98[30]_i_6_n_3 ),
        .O(\p_Val2_s_fu_98[23]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFBBAFFFAFBB)) 
    \p_Val2_s_fu_98[23]_i_9 
       (.I0(\p_Val2_s_fu_98[30]_i_6_n_3 ),
        .I1(tmp_V_reg_933[7]),
        .I2(tmp_V_reg_933[0]),
        .I3(icmp_ln414_reg_911_pp0_iter2_reg),
        .I4(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I5(sub_ln414_reg_966[3]),
        .O(\p_Val2_s_fu_98[23]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'hFFB000B0)) 
    \p_Val2_s_fu_98[24]_i_1 
       (.I0(icmp_ln416_reg_880_pp0_iter2_reg),
        .I1(lshr_ln414_2_reg_960[31]),
        .I2(\p_Val2_s_fu_98[24]_i_2_n_3 ),
        .I3(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I4(\p_Val2_s_fu_98[24]_i_3_n_3 ),
        .O(\p_Val2_s_fu_98[24]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[24]_i_2 
       (.I0(shl_ln414_2_reg_938[7]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[24]),
        .I3(and_ln414_3_reg_944[31]),
        .I4(p_Val2_s_fu_98[24]),
        .O(\p_Val2_s_fu_98[24]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \p_Val2_s_fu_98[24]_i_3 
       (.I0(\p_Val2_s_fu_98[24]_i_4_n_3 ),
        .I1(\p_Val2_s_fu_98[24]_i_5_n_3 ),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .I3(trunc_ln414_1_reg_927_pp0_iter2_reg[3]),
        .I4(trunc_ln414_1_reg_927_pp0_iter2_reg[4]),
        .I5(p_Val2_s_fu_98[24]),
        .O(\p_Val2_s_fu_98[24]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'h110F1100)) 
    \p_Val2_s_fu_98[24]_i_4 
       (.I0(\p_Val2_s_fu_98[23]_i_9_n_3 ),
        .I1(sub_ln414_reg_966[4]),
        .I2(\p_Val2_s_fu_98[23]_i_8_n_3 ),
        .I3(icmp_ln414_reg_911_pp0_iter2_reg),
        .I4(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .O(\p_Val2_s_fu_98[24]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE2)) 
    \p_Val2_s_fu_98[24]_i_5 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(trunc_ln414_1_reg_927_pp0_iter2_reg[5]),
        .I3(sub_ln414_1_reg_971[4]),
        .I4(sub_ln414_1_reg_971[5]),
        .I5(sub_ln414_1_reg_971[3]),
        .O(\p_Val2_s_fu_98[24]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAAAAAAAA)) 
    \p_Val2_s_fu_98[25]_i_1 
       (.I0(\p_Val2_s_fu_98[25]_i_2_n_3 ),
        .I1(p_Val2_s_fu_98[25]),
        .I2(\p_Val2_s_fu_98[30]_i_3_n_3 ),
        .I3(\p_Val2_s_fu_98[25]_i_3_n_3 ),
        .I4(\p_Val2_s_fu_98[30]_i_5_n_3 ),
        .I5(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .O(\p_Val2_s_fu_98[25]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \p_Val2_s_fu_98[25]_i_2 
       (.I0(p_Val2_s_fu_98[25]),
        .I1(and_ln414_3_reg_944[31]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(shl_ln414_2_reg_938[25]),
        .I4(\p_Val2_s_fu_98[31]_i_3_n_3 ),
        .O(\p_Val2_s_fu_98[25]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h020202020F000000)) 
    \p_Val2_s_fu_98[25]_i_3 
       (.I0(tmp_V_reg_933[2]),
        .I1(sub_ln414_reg_966[3]),
        .I2(\p_Val2_s_fu_98[30]_i_6_n_3 ),
        .I3(tmp_V_reg_933[1]),
        .I4(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I5(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[25]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEAEAAAEAAAEAA)) 
    \p_Val2_s_fu_98[26]_i_1 
       (.I0(\p_Val2_s_fu_98[26]_i_2_n_3 ),
        .I1(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I2(\p_Val2_s_fu_98[30]_i_3_n_3 ),
        .I3(p_Val2_s_fu_98[26]),
        .I4(\p_Val2_s_fu_98[26]_i_3_n_3 ),
        .I5(\p_Val2_s_fu_98[30]_i_5_n_3 ),
        .O(\p_Val2_s_fu_98[26]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \p_Val2_s_fu_98[26]_i_2 
       (.I0(p_Val2_s_fu_98[26]),
        .I1(and_ln414_3_reg_944[31]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(shl_ln414_2_reg_938[26]),
        .I4(\p_Val2_s_fu_98[31]_i_3_n_3 ),
        .O(\p_Val2_s_fu_98[26]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h000008080F000808)) 
    \p_Val2_s_fu_98[26]_i_3 
       (.I0(tmp_V_reg_933[2]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I2(\p_Val2_s_fu_98[30]_i_6_n_3 ),
        .I3(tmp_V_reg_933[3]),
        .I4(icmp_ln414_reg_911_pp0_iter2_reg),
        .I5(sub_ln414_reg_966[3]),
        .O(\p_Val2_s_fu_98[26]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAAAAAAAA)) 
    \p_Val2_s_fu_98[27]_i_1 
       (.I0(\p_Val2_s_fu_98[27]_i_2_n_3 ),
        .I1(p_Val2_s_fu_98[27]),
        .I2(\p_Val2_s_fu_98[30]_i_3_n_3 ),
        .I3(\p_Val2_s_fu_98[27]_i_3_n_3 ),
        .I4(\p_Val2_s_fu_98[30]_i_5_n_3 ),
        .I5(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .O(\p_Val2_s_fu_98[27]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \p_Val2_s_fu_98[27]_i_2 
       (.I0(p_Val2_s_fu_98[27]),
        .I1(and_ln414_3_reg_944[31]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(shl_ln414_2_reg_938[27]),
        .I4(\p_Val2_s_fu_98[31]_i_3_n_3 ),
        .O(\p_Val2_s_fu_98[27]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h000008080F000808)) 
    \p_Val2_s_fu_98[27]_i_3 
       (.I0(tmp_V_reg_933[3]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I2(\p_Val2_s_fu_98[30]_i_6_n_3 ),
        .I3(tmp_V_reg_933[4]),
        .I4(icmp_ln414_reg_911_pp0_iter2_reg),
        .I5(sub_ln414_reg_966[3]),
        .O(\p_Val2_s_fu_98[27]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAAAAAAAA)) 
    \p_Val2_s_fu_98[28]_i_1 
       (.I0(\p_Val2_s_fu_98[28]_i_2_n_3 ),
        .I1(p_Val2_s_fu_98[28]),
        .I2(\p_Val2_s_fu_98[30]_i_3_n_3 ),
        .I3(\p_Val2_s_fu_98[28]_i_3_n_3 ),
        .I4(\p_Val2_s_fu_98[30]_i_5_n_3 ),
        .I5(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .O(\p_Val2_s_fu_98[28]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \p_Val2_s_fu_98[28]_i_2 
       (.I0(p_Val2_s_fu_98[28]),
        .I1(and_ln414_3_reg_944[31]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(shl_ln414_2_reg_938[28]),
        .I4(\p_Val2_s_fu_98[31]_i_3_n_3 ),
        .O(\p_Val2_s_fu_98[28]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h000008080F000808)) 
    \p_Val2_s_fu_98[28]_i_3 
       (.I0(tmp_V_reg_933[4]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I2(\p_Val2_s_fu_98[30]_i_6_n_3 ),
        .I3(tmp_V_reg_933[5]),
        .I4(icmp_ln414_reg_911_pp0_iter2_reg),
        .I5(sub_ln414_reg_966[3]),
        .O(\p_Val2_s_fu_98[28]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEAEAAAEAAAEAA)) 
    \p_Val2_s_fu_98[29]_i_1 
       (.I0(\p_Val2_s_fu_98[29]_i_2_n_3 ),
        .I1(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I2(\p_Val2_s_fu_98[30]_i_3_n_3 ),
        .I3(p_Val2_s_fu_98[29]),
        .I4(\p_Val2_s_fu_98[29]_i_3_n_3 ),
        .I5(\p_Val2_s_fu_98[30]_i_5_n_3 ),
        .O(\p_Val2_s_fu_98[29]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \p_Val2_s_fu_98[29]_i_2 
       (.I0(p_Val2_s_fu_98[29]),
        .I1(and_ln414_3_reg_944[31]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(shl_ln414_2_reg_938[29]),
        .I4(\p_Val2_s_fu_98[31]_i_3_n_3 ),
        .O(\p_Val2_s_fu_98[29]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h000008080F000808)) 
    \p_Val2_s_fu_98[29]_i_3 
       (.I0(tmp_V_reg_933[5]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I2(\p_Val2_s_fu_98[30]_i_6_n_3 ),
        .I3(tmp_V_reg_933[6]),
        .I4(icmp_ln414_reg_911_pp0_iter2_reg),
        .I5(sub_ln414_reg_966[3]),
        .O(\p_Val2_s_fu_98[29]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF02FF00000200)) 
    \p_Val2_s_fu_98[2]_i_2 
       (.I0(lshr_ln674_1_reg_955[2]),
        .I1(sub_ln674_4_reg_950[1]),
        .I2(sub_ln674_4_reg_950[3]),
        .I3(lshr_ln414_2_reg_960[7]),
        .I4(icmp_ln416_reg_880_pp0_iter2_reg),
        .I5(\p_Val2_s_fu_98[2]_i_4_n_3 ),
        .O(\p_Val2_s_fu_98[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \p_Val2_s_fu_98[2]_i_3 
       (.I0(\p_Val2_s_fu_98[2]_i_5_n_3 ),
        .I1(\p_Val2_s_fu_98[6]_i_4_n_3 ),
        .I2(\p_Val2_s_fu_98[29]_i_3_n_3 ),
        .I3(\p_Val2_s_fu_98[2]_i_6_n_3 ),
        .I4(\p_Val2_s_fu_98[6]_i_2_n_3 ),
        .I5(p_Val2_s_fu_98[2]),
        .O(\p_Val2_s_fu_98[2]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[2]_i_4 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[29]),
        .I2(and_ln414_3_reg_944[6]),
        .I3(p_Val2_s_fu_98[2]),
        .O(\p_Val2_s_fu_98[2]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \p_Val2_s_fu_98[2]_i_5 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .I3(tmp_V_reg_933[2]),
        .O(\p_Val2_s_fu_98[2]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_s_fu_98[2]_i_6 
       (.I0(icmp_ln414_reg_911_pp0_iter2_reg),
        .I1(sub_ln414_reg_966[4]),
        .O(\p_Val2_s_fu_98[2]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAAAAAAAA)) 
    \p_Val2_s_fu_98[30]_i_1 
       (.I0(\p_Val2_s_fu_98[30]_i_2_n_3 ),
        .I1(p_Val2_s_fu_98[30]),
        .I2(\p_Val2_s_fu_98[30]_i_3_n_3 ),
        .I3(\p_Val2_s_fu_98[30]_i_4_n_3 ),
        .I4(\p_Val2_s_fu_98[30]_i_5_n_3 ),
        .I5(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .O(\p_Val2_s_fu_98[30]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \p_Val2_s_fu_98[30]_i_2 
       (.I0(p_Val2_s_fu_98[30]),
        .I1(and_ln414_3_reg_944[31]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(shl_ln414_2_reg_938[30]),
        .I4(\p_Val2_s_fu_98[31]_i_3_n_3 ),
        .O(\p_Val2_s_fu_98[30]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \p_Val2_s_fu_98[30]_i_3 
       (.I0(\p_Val2_s_fu_98[31]_i_6_n_3 ),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(trunc_ln414_1_reg_927_pp0_iter2_reg[3]),
        .I3(trunc_ln414_1_reg_927_pp0_iter2_reg[4]),
        .O(\p_Val2_s_fu_98[30]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000008F80808)) 
    \p_Val2_s_fu_98[30]_i_4 
       (.I0(tmp_V_reg_933[6]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .I3(sub_ln414_reg_966[3]),
        .I4(tmp_V_reg_933[7]),
        .I5(\p_Val2_s_fu_98[30]_i_6_n_3 ),
        .O(\p_Val2_s_fu_98[30]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_Val2_s_fu_98[30]_i_5 
       (.I0(\p_Val2_s_fu_98[31]_i_6_n_3 ),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[30]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_s_fu_98[30]_i_6 
       (.I0(sub_ln414_reg_966[5]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .O(\p_Val2_s_fu_98[30]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A800A8A8)) 
    \p_Val2_s_fu_98[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter3_reg_n_3),
        .I1(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I2(strm_full_n),
        .I3(\icmp_ln390_1_reg_839_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(out_mat_data_empty_n),
        .O(p_15_in));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[31]_i_2 
       (.I0(\p_Val2_s_fu_98[31]_i_3_n_3 ),
        .I1(\p_Val2_s_fu_98[31]_i_4_n_3 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I3(\p_Val2_s_fu_98[31]_i_5_n_3 ),
        .I4(\p_Val2_s_fu_98[31]_i_6_n_3 ),
        .I5(p_Val2_s_fu_98[31]),
        .O(\p_Val2_s_fu_98[31]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \p_Val2_s_fu_98[31]_i_3 
       (.I0(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I1(icmp_ln416_reg_880_pp0_iter2_reg),
        .I2(lshr_ln414_2_reg_960[31]),
        .O(\p_Val2_s_fu_98[31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \p_Val2_s_fu_98[31]_i_4 
       (.I0(shl_ln414_2_reg_938[31]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(and_ln414_3_reg_944[31]),
        .I3(p_Val2_s_fu_98[31]),
        .O(\p_Val2_s_fu_98[31]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \p_Val2_s_fu_98[31]_i_5 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I3(\p_Val2_s_fu_98[31]_i_7_n_3 ),
        .O(\p_Val2_s_fu_98[31]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0001000000010101)) 
    \p_Val2_s_fu_98[31]_i_6 
       (.I0(sub_ln414_1_reg_971[0]),
        .I1(sub_ln414_1_reg_971[3]),
        .I2(\p_Val2_s_fu_98[31]_i_8_n_3 ),
        .I3(trunc_ln414_1_reg_927_pp0_iter2_reg[5]),
        .I4(icmp_ln414_reg_911_pp0_iter2_reg),
        .I5(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .O(\p_Val2_s_fu_98[31]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'h003088B8)) 
    \p_Val2_s_fu_98[31]_i_7 
       (.I0(tmp_V_reg_933[0]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(tmp_V_reg_933[7]),
        .I3(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I4(sub_ln414_reg_966[5]),
        .O(\p_Val2_s_fu_98[31]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_s_fu_98[31]_i_8 
       (.I0(sub_ln414_1_reg_971[4]),
        .I1(sub_ln414_1_reg_971[5]),
        .O(\p_Val2_s_fu_98[31]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF02FF00000200)) 
    \p_Val2_s_fu_98[3]_i_2 
       (.I0(lshr_ln674_1_reg_955[3]),
        .I1(sub_ln674_4_reg_950[1]),
        .I2(sub_ln674_4_reg_950[3]),
        .I3(lshr_ln414_2_reg_960[7]),
        .I4(icmp_ln416_reg_880_pp0_iter2_reg),
        .I5(\p_Val2_s_fu_98[3]_i_4_n_3 ),
        .O(\p_Val2_s_fu_98[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \p_Val2_s_fu_98[3]_i_3 
       (.I0(\p_Val2_s_fu_98[6]_i_4_n_3 ),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(\p_Val2_s_fu_98[13]_i_4_n_3 ),
        .I3(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I4(\p_Val2_s_fu_98[6]_i_2_n_3 ),
        .I5(p_Val2_s_fu_98[3]),
        .O(\p_Val2_s_fu_98[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[3]_i_4 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[28]),
        .I2(and_ln414_3_reg_944[6]),
        .I3(p_Val2_s_fu_98[3]),
        .O(\p_Val2_s_fu_98[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF02FF00000200)) 
    \p_Val2_s_fu_98[4]_i_2 
       (.I0(lshr_ln674_1_reg_955[4]),
        .I1(sub_ln674_4_reg_950[1]),
        .I2(sub_ln674_4_reg_950[3]),
        .I3(lshr_ln414_2_reg_960[7]),
        .I4(icmp_ln416_reg_880_pp0_iter2_reg),
        .I5(\p_Val2_s_fu_98[4]_i_4_n_3 ),
        .O(\p_Val2_s_fu_98[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \p_Val2_s_fu_98[4]_i_3 
       (.I0(\p_Val2_s_fu_98[6]_i_4_n_3 ),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(\p_Val2_s_fu_98[20]_i_4_n_3 ),
        .I3(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I4(\p_Val2_s_fu_98[6]_i_2_n_3 ),
        .I5(p_Val2_s_fu_98[4]),
        .O(\p_Val2_s_fu_98[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[4]_i_4 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[27]),
        .I2(and_ln414_3_reg_944[6]),
        .I3(p_Val2_s_fu_98[4]),
        .O(\p_Val2_s_fu_98[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF02FF00000200)) 
    \p_Val2_s_fu_98[5]_i_2 
       (.I0(lshr_ln674_1_reg_955[5]),
        .I1(sub_ln674_4_reg_950[1]),
        .I2(sub_ln674_4_reg_950[3]),
        .I3(lshr_ln414_2_reg_960[7]),
        .I4(icmp_ln416_reg_880_pp0_iter2_reg),
        .I5(\p_Val2_s_fu_98[5]_i_4_n_3 ),
        .O(\p_Val2_s_fu_98[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \p_Val2_s_fu_98[5]_i_3 
       (.I0(\p_Val2_s_fu_98[6]_i_4_n_3 ),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(\p_Val2_s_fu_98[11]_i_4_n_3 ),
        .I3(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I4(\p_Val2_s_fu_98[6]_i_2_n_3 ),
        .I5(p_Val2_s_fu_98[5]),
        .O(\p_Val2_s_fu_98[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[5]_i_4 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[26]),
        .I2(and_ln414_3_reg_944[6]),
        .I3(p_Val2_s_fu_98[5]),
        .O(\p_Val2_s_fu_98[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hE444FFFFE4440000)) 
    \p_Val2_s_fu_98[6]_i_1 
       (.I0(\p_Val2_s_fu_98[6]_i_2_n_3 ),
        .I1(p_Val2_s_fu_98[6]),
        .I2(\p_Val2_s_fu_98[6]_i_3_n_3 ),
        .I3(\p_Val2_s_fu_98[6]_i_4_n_3 ),
        .I4(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I5(\p_Val2_s_fu_98[6]_i_5_n_3 ),
        .O(\p_Val2_s_fu_98[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00001333)) 
    \p_Val2_s_fu_98[6]_i_2 
       (.I0(sub_ln414_1_reg_971[0]),
        .I1(sub_ln414_1_reg_971[5]),
        .I2(sub_ln414_1_reg_971[4]),
        .I3(sub_ln414_1_reg_971[3]),
        .I4(\p_Val2_s_fu_98[6]_i_6_n_3 ),
        .O(\p_Val2_s_fu_98[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \p_Val2_s_fu_98[6]_i_3 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .I3(tmp_V_reg_933[6]),
        .O(\p_Val2_s_fu_98[6]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \p_Val2_s_fu_98[6]_i_4 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .I1(sub_ln414_reg_966[4]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF02FF00000200)) 
    \p_Val2_s_fu_98[6]_i_5 
       (.I0(lshr_ln674_1_reg_955[6]),
        .I1(sub_ln674_4_reg_950[1]),
        .I2(sub_ln674_4_reg_950[3]),
        .I3(lshr_ln414_2_reg_960[7]),
        .I4(icmp_ln416_reg_880_pp0_iter2_reg),
        .I5(\p_Val2_s_fu_98[6]_i_7_n_3 ),
        .O(\p_Val2_s_fu_98[6]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \p_Val2_s_fu_98[6]_i_6 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .I3(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .O(\p_Val2_s_fu_98[6]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[6]_i_7 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[25]),
        .I2(and_ln414_3_reg_944[6]),
        .I3(p_Val2_s_fu_98[6]),
        .O(\p_Val2_s_fu_98[6]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF02FF00000200)) 
    \p_Val2_s_fu_98[7]_i_2 
       (.I0(lshr_ln674_1_reg_955[7]),
        .I1(sub_ln674_4_reg_950[1]),
        .I2(sub_ln674_4_reg_950[3]),
        .I3(lshr_ln414_2_reg_960[7]),
        .I4(icmp_ln416_reg_880_pp0_iter2_reg),
        .I5(\p_Val2_s_fu_98[7]_i_4_n_3 ),
        .O(\p_Val2_s_fu_98[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88BB8B8B88888B8B)) 
    \p_Val2_s_fu_98[7]_i_3 
       (.I0(p_Val2_s_fu_98[7]),
        .I1(\p_Val2_s_fu_98[7]_i_5_n_3 ),
        .I2(\p_Val2_s_fu_98[7]_i_6_n_3 ),
        .I3(\p_Val2_s_fu_98[23]_i_8_n_3 ),
        .I4(icmp_ln414_reg_911_pp0_iter2_reg),
        .I5(sub_ln414_reg_966[4]),
        .O(\p_Val2_s_fu_98[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[7]_i_4 
       (.I0(shl_ln414_2_reg_938[24]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[7]),
        .I3(and_ln414_3_reg_944[7]),
        .I4(p_Val2_s_fu_98[7]),
        .O(\p_Val2_s_fu_98[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD5FF55)) 
    \p_Val2_s_fu_98[7]_i_5 
       (.I0(\p_Val2_s_fu_98[14]_i_6_n_3 ),
        .I1(sub_ln414_1_reg_971[3]),
        .I2(sub_ln414_1_reg_971[4]),
        .I3(sub_ln414_1_reg_971[5]),
        .I4(sub_ln414_1_reg_971[0]),
        .I5(\p_Val2_s_fu_98[9]_i_6_n_3 ),
        .O(\p_Val2_s_fu_98[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFAFFFFFCFAFCF)) 
    \p_Val2_s_fu_98[7]_i_6 
       (.I0(sub_ln414_reg_966[3]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I2(\p_Val2_s_fu_98[31]_i_7_n_3 ),
        .I3(icmp_ln414_reg_911_pp0_iter2_reg),
        .I4(sub_ln414_reg_966[4]),
        .I5(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .O(\p_Val2_s_fu_98[7]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'hFFB000B0)) 
    \p_Val2_s_fu_98[8]_i_1 
       (.I0(icmp_ln416_reg_880_pp0_iter2_reg),
        .I1(lshr_ln414_2_reg_960[15]),
        .I2(\p_Val2_s_fu_98[8]_i_2_n_3 ),
        .I3(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I4(\p_Val2_s_fu_98[8]_i_3_n_3 ),
        .O(\p_Val2_s_fu_98[8]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[8]_i_2 
       (.I0(shl_ln414_2_reg_938[23]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[8]),
        .I3(and_ln414_3_reg_944[14]),
        .I4(p_Val2_s_fu_98[8]),
        .O(\p_Val2_s_fu_98[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFBFFBB00080088)) 
    \p_Val2_s_fu_98[8]_i_3 
       (.I0(\p_Val2_s_fu_98[8]_i_4_n_3 ),
        .I1(\p_Val2_s_fu_98[14]_i_6_n_3 ),
        .I2(sub_ln414_1_reg_971[3]),
        .I3(sub_ln414_1_reg_971[5]),
        .I4(sub_ln414_1_reg_971[4]),
        .I5(p_Val2_s_fu_98[8]),
        .O(\p_Val2_s_fu_98[8]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'h0101F101)) 
    \p_Val2_s_fu_98[8]_i_4 
       (.I0(\p_Val2_s_fu_98[23]_i_8_n_3 ),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .I3(sub_ln414_reg_966[4]),
        .I4(\p_Val2_s_fu_98[23]_i_9_n_3 ),
        .O(\p_Val2_s_fu_98[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[9]_i_1 
       (.I0(\p_Val2_s_fu_98[14]_i_2_n_3 ),
        .I1(\p_Val2_s_fu_98[9]_i_2_n_3 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .I3(p_Val2_s_fu_98[9]),
        .I4(\p_Val2_s_fu_98[14]_i_4_n_3 ),
        .I5(\p_Val2_s_fu_98[9]_i_3_n_3 ),
        .O(\p_Val2_s_fu_98[9]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \p_Val2_s_fu_98[9]_i_2 
       (.I0(shl_ln414_2_reg_938[9]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(and_ln414_3_reg_944[14]),
        .I3(p_Val2_s_fu_98[9]),
        .O(\p_Val2_s_fu_98[9]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h004400440404FFFF)) 
    \p_Val2_s_fu_98[9]_i_3 
       (.I0(\p_Val2_s_fu_98[9]_i_4_n_3 ),
        .I1(tmp_V_reg_933[7]),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I3(sub_ln414_reg_966[5]),
        .I4(\p_Val2_s_fu_98[9]_i_5_n_3 ),
        .I5(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[9]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \p_Val2_s_fu_98[9]_i_4 
       (.I0(sub_ln414_reg_966[4]),
        .I1(sub_ln414_reg_966[3]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[9]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFF55FF7FFF7FFF7F)) 
    \p_Val2_s_fu_98[9]_i_5 
       (.I0(\p_Val2_s_fu_98[6]_i_4_n_3 ),
        .I1(\p_Val2_s_fu_98[9]_i_6_n_3 ),
        .I2(tmp_V_reg_933[1]),
        .I3(\p_Val2_s_fu_98[30]_i_6_n_3 ),
        .I4(\p_Val2_s_fu_98[9]_i_7_n_3 ),
        .I5(tmp_V_reg_933[2]),
        .O(\p_Val2_s_fu_98[9]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_s_fu_98[9]_i_6 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[9]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_s_fu_98[9]_i_7 
       (.I0(icmp_ln414_reg_911_pp0_iter2_reg),
        .I1(sub_ln414_reg_966[3]),
        .O(\p_Val2_s_fu_98[9]_i_7_n_3 ));
  FDRE \p_Val2_s_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[0]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[0]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[10]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[10]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[11]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[11]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[12]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[12]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[13]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[13]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[14]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[14]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[15]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[15]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[16]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[16]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[17]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[17]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[18]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[18]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[19]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[19]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98_reg[1]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[1]),
        .R(1'b0));
  MUXF7 \p_Val2_s_fu_98_reg[1]_i_1 
       (.I0(\p_Val2_s_fu_98[1]_i_2_n_3 ),
        .I1(\p_Val2_s_fu_98[1]_i_3_n_3 ),
        .O(\p_Val2_s_fu_98_reg[1]_i_1_n_3 ),
        .S(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ));
  FDRE \p_Val2_s_fu_98_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[20]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[20]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[21]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[21]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[22]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[22]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[23]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[23]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[24]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[24]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[25]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[25]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[26]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[26]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[27]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[27]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[28]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[28]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[29]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[29]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98_reg[2]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[2]),
        .R(1'b0));
  MUXF7 \p_Val2_s_fu_98_reg[2]_i_1 
       (.I0(\p_Val2_s_fu_98[2]_i_2_n_3 ),
        .I1(\p_Val2_s_fu_98[2]_i_3_n_3 ),
        .O(\p_Val2_s_fu_98_reg[2]_i_1_n_3 ),
        .S(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ));
  FDRE \p_Val2_s_fu_98_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[30]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[30]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[31]_i_2_n_3 ),
        .Q(p_Val2_s_fu_98[31]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98_reg[3]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[3]),
        .R(1'b0));
  MUXF7 \p_Val2_s_fu_98_reg[3]_i_1 
       (.I0(\p_Val2_s_fu_98[3]_i_2_n_3 ),
        .I1(\p_Val2_s_fu_98[3]_i_3_n_3 ),
        .O(\p_Val2_s_fu_98_reg[3]_i_1_n_3 ),
        .S(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ));
  FDRE \p_Val2_s_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98_reg[4]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[4]),
        .R(1'b0));
  MUXF7 \p_Val2_s_fu_98_reg[4]_i_1 
       (.I0(\p_Val2_s_fu_98[4]_i_2_n_3 ),
        .I1(\p_Val2_s_fu_98[4]_i_3_n_3 ),
        .O(\p_Val2_s_fu_98_reg[4]_i_1_n_3 ),
        .S(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ));
  FDRE \p_Val2_s_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98_reg[5]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[5]),
        .R(1'b0));
  MUXF7 \p_Val2_s_fu_98_reg[5]_i_1 
       (.I0(\p_Val2_s_fu_98[5]_i_2_n_3 ),
        .I1(\p_Val2_s_fu_98[5]_i_3_n_3 ),
        .O(\p_Val2_s_fu_98_reg[5]_i_1_n_3 ),
        .S(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ));
  FDRE \p_Val2_s_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[6]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[6]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98_reg[7]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[7]),
        .R(1'b0));
  MUXF7 \p_Val2_s_fu_98_reg[7]_i_1 
       (.I0(\p_Val2_s_fu_98[7]_i_2_n_3 ),
        .I1(\p_Val2_s_fu_98[7]_i_3_n_3 ),
        .O(\p_Val2_s_fu_98_reg[7]_i_1_n_3 ),
        .S(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ));
  FDRE \p_Val2_s_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[8]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[8]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[9]_i_1_n_3 ),
        .Q(p_Val2_s_fu_98[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0808000003000000)) 
    \shl_ln414_2_reg_938[10]_i_1 
       (.I0(D[3]),
        .I1(trunc_ln414_2_reg_872),
        .I2(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I3(D[2]),
        .I4(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[10]));
  LUT6 #(
    .INIT(64'h0000880000003000)) 
    \shl_ln414_2_reg_938[11]_i_1 
       (.I0(D[4]),
        .I1(trunc_ln414_2_reg_872),
        .I2(D[3]),
        .I3(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I4(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[11]));
  LUT6 #(
    .INIT(64'h0808000003000000)) 
    \shl_ln414_2_reg_938[12]_i_1 
       (.I0(D[5]),
        .I1(trunc_ln414_2_reg_872),
        .I2(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I3(D[4]),
        .I4(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[12]));
  LUT6 #(
    .INIT(64'h0000880000003000)) 
    \shl_ln414_2_reg_938[13]_i_1 
       (.I0(D[6]),
        .I1(trunc_ln414_2_reg_872),
        .I2(D[5]),
        .I3(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I4(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[13]));
  LUT6 #(
    .INIT(64'h0808000003000000)) 
    \shl_ln414_2_reg_938[14]_i_1 
       (.I0(D[7]),
        .I1(trunc_ln414_2_reg_872),
        .I2(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I3(D[6]),
        .I4(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[14]));
  LUT6 #(
    .INIT(64'h0000300000008800)) 
    \shl_ln414_2_reg_938[24]_i_1 
       (.I0(D[0]),
        .I1(trunc_ln414_2_reg_872),
        .I2(D[1]),
        .I3(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I4(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[24]));
  LUT6 #(
    .INIT(64'h0300000008080000)) 
    \shl_ln414_2_reg_938[25]_i_1 
       (.I0(D[1]),
        .I1(trunc_ln414_2_reg_872),
        .I2(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I3(D[2]),
        .I4(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[25]));
  LUT6 #(
    .INIT(64'h0000300000008800)) 
    \shl_ln414_2_reg_938[26]_i_1 
       (.I0(D[2]),
        .I1(trunc_ln414_2_reg_872),
        .I2(D[3]),
        .I3(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I4(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[26]));
  LUT6 #(
    .INIT(64'h0300000008080000)) 
    \shl_ln414_2_reg_938[27]_i_1 
       (.I0(D[3]),
        .I1(trunc_ln414_2_reg_872),
        .I2(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I3(D[4]),
        .I4(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[27]));
  LUT6 #(
    .INIT(64'h0000300000008800)) 
    \shl_ln414_2_reg_938[28]_i_1 
       (.I0(D[4]),
        .I1(trunc_ln414_2_reg_872),
        .I2(D[5]),
        .I3(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I4(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[28]));
  LUT6 #(
    .INIT(64'h0300000008080000)) 
    \shl_ln414_2_reg_938[29]_i_1 
       (.I0(D[5]),
        .I1(trunc_ln414_2_reg_872),
        .I2(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I3(D[6]),
        .I4(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[29]));
  LUT6 #(
    .INIT(64'h0000300000008800)) 
    \shl_ln414_2_reg_938[30]_i_1 
       (.I0(D[6]),
        .I1(trunc_ln414_2_reg_872),
        .I2(D[7]),
        .I3(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I4(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[30]));
  LUT6 #(
    .INIT(64'h4440040000000000)) 
    \shl_ln414_2_reg_938[31]_i_1 
       (.I0(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .I1(\shl_ln414_2_reg_938[31]_i_2_n_3 ),
        .I2(shiftReg_addr),
        .I3(\shl_ln414_2_reg_938_reg[31]_1 [1]),
        .I4(\shl_ln414_2_reg_938_reg[31]_2 [1]),
        .I5(trunc_ln414_2_reg_872),
        .O(shl_ln414_2_fu_464_p2[31]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \shl_ln414_2_reg_938[31]_i_2 
       (.I0(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I1(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .O(\shl_ln414_2_reg_938[31]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8880080000000000)) 
    \shl_ln414_2_reg_938[7]_i_1 
       (.I0(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .I1(\shl_ln414_2_reg_938[31]_i_2_n_3 ),
        .I2(shiftReg_addr),
        .I3(\shl_ln414_2_reg_938_reg[31]_1 [0]),
        .I4(\shl_ln414_2_reg_938_reg[31]_2 [0]),
        .I5(trunc_ln414_2_reg_872),
        .O(shl_ln414_2_fu_464_p2[7]));
  LUT6 #(
    .INIT(64'h0000880000003000)) 
    \shl_ln414_2_reg_938[8]_i_1 
       (.I0(D[1]),
        .I1(trunc_ln414_2_reg_872),
        .I2(D[0]),
        .I3(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I4(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[8]));
  LUT6 #(
    .INIT(64'h0000880000003000)) 
    \shl_ln414_2_reg_938[9]_i_1 
       (.I0(D[2]),
        .I1(trunc_ln414_2_reg_872),
        .I2(D[1]),
        .I3(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I4(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[9]));
  FDRE \shl_ln414_2_reg_938_reg[10] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[10]),
        .Q(shl_ln414_2_reg_938[10]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[11] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[11]),
        .Q(shl_ln414_2_reg_938[11]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[12] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[12]),
        .Q(shl_ln414_2_reg_938[12]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[13] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[13]),
        .Q(shl_ln414_2_reg_938[13]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[14] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[14]),
        .Q(shl_ln414_2_reg_938[14]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[15] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(\shl_ln414_2_reg_938_reg[15]_0 ),
        .Q(shl_ln414_2_reg_938[15]),
        .R(\and_ln414_3_reg_944[15]_i_1_n_3 ));
  FDRE \shl_ln414_2_reg_938_reg[23] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(\shl_ln414_2_reg_938_reg[23]_0 ),
        .Q(shl_ln414_2_reg_938[23]),
        .R(\and_ln414_3_reg_944[15]_i_1_n_3 ));
  FDRE \shl_ln414_2_reg_938_reg[24] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[24]),
        .Q(shl_ln414_2_reg_938[24]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[25] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[25]),
        .Q(shl_ln414_2_reg_938[25]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[26] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[26]),
        .Q(shl_ln414_2_reg_938[26]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[27] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[27]),
        .Q(shl_ln414_2_reg_938[27]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[28] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[28]),
        .Q(shl_ln414_2_reg_938[28]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[29] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[29]),
        .Q(shl_ln414_2_reg_938[29]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[30] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[30]),
        .Q(shl_ln414_2_reg_938[30]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[31] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[31]),
        .Q(shl_ln414_2_reg_938[31]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[7] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[7]),
        .Q(shl_ln414_2_reg_938[7]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[8] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[8]),
        .Q(shl_ln414_2_reg_938[8]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[9] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[9]),
        .Q(shl_ln414_2_reg_938[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_205_p2_carry
       (.CI(1'b0),
        .CO({sub13_i_i_fu_205_p2_carry_n_3,sub13_i_i_fu_205_p2_carry_n_4,sub13_i_i_fu_205_p2_carry_n_5,sub13_i_i_fu_205_p2_carry_n_6}),
        .CYINIT(cols_loc_channel_dout[0]),
        .DI(DI),
        .O(sub13_i_i_fu_205_p2[4:1]),
        .S(\sub13_i_i_reg_810_reg[4]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_205_p2_carry__0
       (.CI(sub13_i_i_fu_205_p2_carry_n_3),
        .CO({sub13_i_i_fu_205_p2_carry__0_n_3,sub13_i_i_fu_205_p2_carry__0_n_4,sub13_i_i_fu_205_p2_carry__0_n_5,sub13_i_i_fu_205_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(\sub13_i_i_reg_810_reg[8]_0 ),
        .O(sub13_i_i_fu_205_p2[8:5]),
        .S(\sub13_i_i_reg_810_reg[8]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_205_p2_carry__1
       (.CI(sub13_i_i_fu_205_p2_carry__0_n_3),
        .CO({sub13_i_i_fu_205_p2_carry__1_n_3,sub13_i_i_fu_205_p2_carry__1_n_4,sub13_i_i_fu_205_p2_carry__1_n_5,sub13_i_i_fu_205_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(\sub13_i_i_reg_810_reg[12]_0 ),
        .O(sub13_i_i_fu_205_p2[12:9]),
        .S(\sub13_i_i_reg_810_reg[12]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_205_p2_carry__2
       (.CI(sub13_i_i_fu_205_p2_carry__1_n_3),
        .CO({sub13_i_i_fu_205_p2_carry__2_n_3,sub13_i_i_fu_205_p2_carry__2_n_4,sub13_i_i_fu_205_p2_carry__2_n_5,sub13_i_i_fu_205_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(\sub13_i_i_reg_810_reg[16]_0 ),
        .O(sub13_i_i_fu_205_p2[16:13]),
        .S(\sub13_i_i_reg_810_reg[16]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_205_p2_carry__3
       (.CI(sub13_i_i_fu_205_p2_carry__2_n_3),
        .CO({sub13_i_i_fu_205_p2_carry__3_n_3,sub13_i_i_fu_205_p2_carry__3_n_4,sub13_i_i_fu_205_p2_carry__3_n_5,sub13_i_i_fu_205_p2_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI(\sub13_i_i_reg_810_reg[20]_0 ),
        .O(sub13_i_i_fu_205_p2[20:17]),
        .S(\sub13_i_i_reg_810_reg[20]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_205_p2_carry__4
       (.CI(sub13_i_i_fu_205_p2_carry__3_n_3),
        .CO({sub13_i_i_fu_205_p2_carry__4_n_3,sub13_i_i_fu_205_p2_carry__4_n_4,sub13_i_i_fu_205_p2_carry__4_n_5,sub13_i_i_fu_205_p2_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI(\sub13_i_i_reg_810_reg[24]_0 ),
        .O(sub13_i_i_fu_205_p2[24:21]),
        .S(\sub13_i_i_reg_810_reg[24]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_205_p2_carry__5
       (.CI(sub13_i_i_fu_205_p2_carry__4_n_3),
        .CO({sub13_i_i_fu_205_p2_carry__5_n_3,sub13_i_i_fu_205_p2_carry__5_n_4,sub13_i_i_fu_205_p2_carry__5_n_5,sub13_i_i_fu_205_p2_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI(\sub13_i_i_reg_810_reg[28]_0 ),
        .O(sub13_i_i_fu_205_p2[28:25]),
        .S(\sub13_i_i_reg_810_reg[28]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_205_p2_carry__6
       (.CI(sub13_i_i_fu_205_p2_carry__5_n_3),
        .CO({NLW_sub13_i_i_fu_205_p2_carry__6_CO_UNCONNECTED[3:2],sub13_i_i_fu_205_p2_carry__6_n_5,sub13_i_i_fu_205_p2_carry__6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sub13_i_i_reg_810_reg[31]_0 }),
        .O({NLW_sub13_i_i_fu_205_p2_carry__6_O_UNCONNECTED[3],sub13_i_i_fu_205_p2[31:29]}),
        .S({1'b0,\sub13_i_i_reg_810_reg[31]_1 }));
  FDRE \sub13_i_i_reg_810_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sub13_i_i_reg_810_reg[0]_0 ),
        .Q(sub13_i_i_reg_810[0]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[10]),
        .Q(sub13_i_i_reg_810[10]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[11]),
        .Q(sub13_i_i_reg_810[11]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[12]),
        .Q(sub13_i_i_reg_810[12]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[13]),
        .Q(sub13_i_i_reg_810[13]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[14]),
        .Q(sub13_i_i_reg_810[14]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[15]),
        .Q(sub13_i_i_reg_810[15]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[16]),
        .Q(sub13_i_i_reg_810[16]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[17]),
        .Q(sub13_i_i_reg_810[17]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[18]),
        .Q(sub13_i_i_reg_810[18]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[19]),
        .Q(sub13_i_i_reg_810[19]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[1]),
        .Q(sub13_i_i_reg_810[1]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[20]),
        .Q(sub13_i_i_reg_810[20]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[21]),
        .Q(sub13_i_i_reg_810[21]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[22]),
        .Q(sub13_i_i_reg_810[22]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[23]),
        .Q(sub13_i_i_reg_810[23]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[24]),
        .Q(sub13_i_i_reg_810[24]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[25]),
        .Q(sub13_i_i_reg_810[25]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[26]),
        .Q(sub13_i_i_reg_810[26]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[27]),
        .Q(sub13_i_i_reg_810[27]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[28]),
        .Q(sub13_i_i_reg_810[28]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[29]),
        .Q(sub13_i_i_reg_810[29]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[2]),
        .Q(sub13_i_i_reg_810[2]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[30]),
        .Q(sub13_i_i_reg_810[30]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[31]),
        .Q(sub13_i_i_reg_810[31]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[3]),
        .Q(sub13_i_i_reg_810[3]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[4]),
        .Q(sub13_i_i_reg_810[4]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[5]),
        .Q(sub13_i_i_reg_810[5]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[6]),
        .Q(sub13_i_i_reg_810[6]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[7]),
        .Q(sub13_i_i_reg_810[7]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[8]),
        .Q(sub13_i_i_reg_810[8]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[9]),
        .Q(sub13_i_i_reg_810[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry
       (.CI(1'b0),
        .CO({sub_ln378_fu_175_p2_carry_n_3,sub_ln378_fu_175_p2_carry_n_4,sub_ln378_fu_175_p2_carry_n_5,sub_ln378_fu_175_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI(\cols_reg_773_reg[28]_0 [3:0]),
        .O(sub_ln378_fu_175_p2[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry__0
       (.CI(sub_ln378_fu_175_p2_carry_n_3),
        .CO({sub_ln378_fu_175_p2_carry__0_n_3,sub_ln378_fu_175_p2_carry__0_n_4,sub_ln378_fu_175_p2_carry__0_n_5,sub_ln378_fu_175_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(\cols_reg_773_reg[28]_0 [7:4]),
        .O(sub_ln378_fu_175_p2[7:4]),
        .S(\sub_ln378_reg_784_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry__1
       (.CI(sub_ln378_fu_175_p2_carry__0_n_3),
        .CO({sub_ln378_fu_175_p2_carry__1_n_3,sub_ln378_fu_175_p2_carry__1_n_4,sub_ln378_fu_175_p2_carry__1_n_5,sub_ln378_fu_175_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(\cols_reg_773_reg[28]_0 [11:8]),
        .O(sub_ln378_fu_175_p2[11:8]),
        .S(\sub_ln378_reg_784_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry__2
       (.CI(sub_ln378_fu_175_p2_carry__1_n_3),
        .CO({sub_ln378_fu_175_p2_carry__2_n_3,sub_ln378_fu_175_p2_carry__2_n_4,sub_ln378_fu_175_p2_carry__2_n_5,sub_ln378_fu_175_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(\cols_reg_773_reg[28]_0 [15:12]),
        .O(sub_ln378_fu_175_p2[15:12]),
        .S(\sub_ln378_reg_784_reg[15]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry__3
       (.CI(sub_ln378_fu_175_p2_carry__2_n_3),
        .CO({sub_ln378_fu_175_p2_carry__3_n_3,sub_ln378_fu_175_p2_carry__3_n_4,sub_ln378_fu_175_p2_carry__3_n_5,sub_ln378_fu_175_p2_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI(\cols_reg_773_reg[28]_0 [19:16]),
        .O(sub_ln378_fu_175_p2[19:16]),
        .S(\sub_ln378_reg_784_reg[19]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry__4
       (.CI(sub_ln378_fu_175_p2_carry__3_n_3),
        .CO({sub_ln378_fu_175_p2_carry__4_n_3,sub_ln378_fu_175_p2_carry__4_n_4,sub_ln378_fu_175_p2_carry__4_n_5,sub_ln378_fu_175_p2_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI(\cols_reg_773_reg[28]_0 [23:20]),
        .O(sub_ln378_fu_175_p2[23:20]),
        .S(\sub_ln378_reg_784_reg[23]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry__5
       (.CI(sub_ln378_fu_175_p2_carry__4_n_3),
        .CO({sub_ln378_fu_175_p2_carry__5_n_3,sub_ln378_fu_175_p2_carry__5_n_4,sub_ln378_fu_175_p2_carry__5_n_5,sub_ln378_fu_175_p2_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI(\cols_reg_773_reg[28]_0 [27:24]),
        .O(sub_ln378_fu_175_p2[27:24]),
        .S(\sub_ln378_reg_784_reg[27]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry__6
       (.CI(sub_ln378_fu_175_p2_carry__5_n_3),
        .CO(NLW_sub_ln378_fu_175_p2_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln378_fu_175_p2_carry__6_O_UNCONNECTED[3:1],sub_ln378_fu_175_p2[28]}),
        .S({1'b0,1'b0,1'b0,\sub_ln378_reg_784_reg[28]_0 }));
  FDRE \sub_ln378_reg_784_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[0]),
        .Q(shl_ln_fu_180_p3[3]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[10]),
        .Q(shl_ln_fu_180_p3[13]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[11]),
        .Q(shl_ln_fu_180_p3[14]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[12]),
        .Q(shl_ln_fu_180_p3[15]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[13]),
        .Q(shl_ln_fu_180_p3[16]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[14]),
        .Q(shl_ln_fu_180_p3[17]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[15]),
        .Q(shl_ln_fu_180_p3[18]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[16]),
        .Q(shl_ln_fu_180_p3[19]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[17]),
        .Q(shl_ln_fu_180_p3[20]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[18]),
        .Q(shl_ln_fu_180_p3[21]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[19]),
        .Q(shl_ln_fu_180_p3[22]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[1]),
        .Q(shl_ln_fu_180_p3[4]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[20]),
        .Q(shl_ln_fu_180_p3[23]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[21]),
        .Q(shl_ln_fu_180_p3[24]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[22]),
        .Q(shl_ln_fu_180_p3[25]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[23]),
        .Q(shl_ln_fu_180_p3[26]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[24]),
        .Q(shl_ln_fu_180_p3[27]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[25]),
        .Q(shl_ln_fu_180_p3[28]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[26]),
        .Q(shl_ln_fu_180_p3[29]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[27]),
        .Q(shl_ln_fu_180_p3[30]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[28]),
        .Q(shl_ln_fu_180_p3[31]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[2]),
        .Q(shl_ln_fu_180_p3[5]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[3]),
        .Q(shl_ln_fu_180_p3[6]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[4]),
        .Q(shl_ln_fu_180_p3[7]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[5]),
        .Q(shl_ln_fu_180_p3[8]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[6]),
        .Q(shl_ln_fu_180_p3[9]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[7]),
        .Q(shl_ln_fu_180_p3[10]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[8]),
        .Q(shl_ln_fu_180_p3[11]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[9]),
        .Q(shl_ln_fu_180_p3[12]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h47)) 
    \sub_ln414_1_reg_971[3]_i_1 
       (.I0(trunc_ln414_reg_919[3]),
        .I1(icmp_ln414_reg_911),
        .I2(trunc_ln414_1_reg_927[3]),
        .O(\sub_ln414_1_reg_971[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \sub_ln414_1_reg_971[4]_i_1 
       (.I0(trunc_ln414_reg_919[4]),
        .I1(icmp_ln414_reg_911),
        .I2(trunc_ln414_1_reg_927[4]),
        .O(\sub_ln414_1_reg_971[4]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln414_1_reg_971[5]_i_1 
       (.I0(icmp_ln412_reg_855),
        .I1(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .O(sub_ln414_1_reg_9710));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln414_1_reg_971[5]_i_2 
       (.I0(trunc_ln414_reg_919[5]),
        .I1(icmp_ln414_reg_911),
        .I2(trunc_ln414_1_reg_927[5]),
        .O(select_ln414_fu_567_p3));
  FDRE \sub_ln414_1_reg_971_reg[0] 
       (.C(ap_clk),
        .CE(sub_ln414_1_reg_9710),
        .D(icmp_ln414_reg_911),
        .Q(sub_ln414_1_reg_971[0]),
        .R(1'b0));
  FDRE \sub_ln414_1_reg_971_reg[3] 
       (.C(ap_clk),
        .CE(sub_ln414_1_reg_9710),
        .D(\sub_ln414_1_reg_971[3]_i_1_n_3 ),
        .Q(sub_ln414_1_reg_971[3]),
        .R(1'b0));
  FDRE \sub_ln414_1_reg_971_reg[4] 
       (.C(ap_clk),
        .CE(sub_ln414_1_reg_9710),
        .D(\sub_ln414_1_reg_971[4]_i_1_n_3 ),
        .Q(sub_ln414_1_reg_971[4]),
        .R(1'b0));
  FDRE \sub_ln414_1_reg_971_reg[5] 
       (.C(ap_clk),
        .CE(sub_ln414_1_reg_9710),
        .D(select_ln414_fu_567_p3),
        .Q(sub_ln414_1_reg_971[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF7FF0400)) 
    \sub_ln414_reg_966[3]_i_1 
       (.I0(trunc_ln414_reg_919[3]),
        .I1(icmp_ln414_reg_911),
        .I2(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I3(icmp_ln412_reg_855),
        .I4(sub_ln414_reg_966[3]),
        .O(\sub_ln414_reg_966[3]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF7FF0400)) 
    \sub_ln414_reg_966[4]_i_1 
       (.I0(trunc_ln414_reg_919[4]),
        .I1(icmp_ln414_reg_911),
        .I2(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I3(icmp_ln412_reg_855),
        .I4(sub_ln414_reg_966[4]),
        .O(\sub_ln414_reg_966[4]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \sub_ln414_reg_966[5]_i_1 
       (.I0(trunc_ln414_reg_919[5]),
        .I1(icmp_ln414_reg_911),
        .I2(\bits_to_add_fu_102[31]_i_3_n_3 ),
        .I3(icmp_ln412_reg_855),
        .I4(sub_ln414_reg_966[5]),
        .O(\sub_ln414_reg_966[5]_i_1_n_3 ));
  FDRE \sub_ln414_reg_966_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln414_reg_966[3]_i_1_n_3 ),
        .Q(sub_ln414_reg_966[3]),
        .R(1'b0));
  FDRE \sub_ln414_reg_966_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln414_reg_966[4]_i_1_n_3 ),
        .Q(sub_ln414_reg_966[4]),
        .R(1'b0));
  FDRE \sub_ln414_reg_966_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln414_reg_966[5]_i_1_n_3 ),
        .Q(sub_ln414_reg_966[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln674_4_reg_950[3]_i_1 
       (.I0(icmp_ln674_reg_885),
        .I1(trunc_ln674_1_reg_900),
        .I2(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .O(sub_ln674_4_fu_531_p2));
  FDRE \sub_ln674_4_reg_950_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(icmp_ln674_reg_885),
        .Q(sub_ln674_4_reg_950[1]),
        .R(1'b0));
  FDRE \sub_ln674_4_reg_950_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(sub_ln674_4_fu_531_p2),
        .Q(sub_ln674_4_reg_950[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0B0B0B0B0B000B0B)) 
    \tmp_V_reg_933[7]_i_1 
       (.I0(out_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln390_1_reg_839_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(strm_full_n),
        .I4(ap_enable_reg_pp0_iter3_reg_n_3),
        .I5(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_3_[0] ),
        .O(p_20_in));
  FDRE \tmp_V_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(D[0]),
        .Q(tmp_V_reg_933[0]),
        .R(1'b0));
  FDRE \tmp_V_reg_933_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(D[1]),
        .Q(tmp_V_reg_933[1]),
        .R(1'b0));
  FDRE \tmp_V_reg_933_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(D[2]),
        .Q(tmp_V_reg_933[2]),
        .R(1'b0));
  FDRE \tmp_V_reg_933_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(D[3]),
        .Q(tmp_V_reg_933[3]),
        .R(1'b0));
  FDRE \tmp_V_reg_933_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(D[4]),
        .Q(tmp_V_reg_933[4]),
        .R(1'b0));
  FDRE \tmp_V_reg_933_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(D[5]),
        .Q(tmp_V_reg_933[5]),
        .R(1'b0));
  FDRE \tmp_V_reg_933_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(D[6]),
        .Q(tmp_V_reg_933[6]),
        .R(1'b0));
  FDRE \tmp_V_reg_933_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(D[7]),
        .Q(tmp_V_reg_933[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \trunc_ln414_1_reg_927[3]_i_1 
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[0]),
        .I2(\bits_to_add_fu_102_reg_n_3_[3] ),
        .O(\trunc_ln414_1_reg_927[3]_i_1_n_3 ));
  FDRE \trunc_ln414_1_reg_927_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_1_reg_927[3]),
        .Q(trunc_ln414_1_reg_927_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_927_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_1_reg_927[4]),
        .Q(trunc_ln414_1_reg_927_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_927_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_1_reg_927[5]),
        .Q(trunc_ln414_1_reg_927_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_927_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln414_reg_9110),
        .D(\trunc_ln414_1_reg_927[3]_i_1_n_3 ),
        .Q(trunc_ln414_1_reg_927[3]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_927_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln414_reg_9110),
        .D(add_ln421_fu_367_p2_carry_n_9),
        .Q(trunc_ln414_1_reg_927[4]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_927_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln414_reg_9110),
        .D(add_ln421_fu_367_p2_carry_n_8),
        .Q(trunc_ln414_1_reg_927[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln414_2_reg_872[5]_i_2 
       (.I0(\bits_to_add_fu_102_reg_n_3_[3] ),
        .O(\trunc_ln414_2_reg_872[5]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln414_2_reg_872[5]_i_3 
       (.I0(\bits_to_add_fu_102_reg_n_3_[5] ),
        .O(\trunc_ln414_2_reg_872[5]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln414_2_reg_872[5]_i_4 
       (.I0(\bits_to_add_fu_102_reg_n_3_[7] ),
        .O(\trunc_ln414_2_reg_872[5]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln414_2_reg_872[5]_i_5 
       (.I0(\bits_to_add_fu_102_reg_n_3_[6] ),
        .O(\trunc_ln414_2_reg_872[5]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln414_2_reg_872[5]_i_6 
       (.I0(\bits_to_add_fu_102_reg_n_3_[4] ),
        .O(\trunc_ln414_2_reg_872[5]_i_6_n_3 ));
  FDRE \trunc_ln414_2_reg_872_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln414_1_reg_8640),
        .D(\bits_to_add_fu_102_reg_n_3_[3] ),
        .Q(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .R(1'b0));
  FDRE \trunc_ln414_2_reg_872_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln414_1_reg_8640),
        .D(\trunc_ln414_2_reg_872_reg[5]_i_1_n_10 ),
        .Q(trunc_ln414_2_reg_872),
        .R(1'b0));
  FDRE \trunc_ln414_2_reg_872_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln414_1_reg_8640),
        .D(\trunc_ln414_2_reg_872_reg[5]_i_1_n_9 ),
        .Q(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \trunc_ln414_2_reg_872_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln414_2_reg_872_reg[5]_i_1_n_3 ,\trunc_ln414_2_reg_872_reg[5]_i_1_n_4 ,\trunc_ln414_2_reg_872_reg[5]_i_1_n_5 ,\trunc_ln414_2_reg_872_reg[5]_i_1_n_6 }),
        .CYINIT(\trunc_ln414_2_reg_872[5]_i_2_n_3 ),
        .DI({1'b0,1'b0,\trunc_ln414_2_reg_872[5]_i_3_n_3 ,1'b0}),
        .O({\trunc_ln414_2_reg_872_reg[5]_i_1_n_7 ,\trunc_ln414_2_reg_872_reg[5]_i_1_n_8 ,\trunc_ln414_2_reg_872_reg[5]_i_1_n_9 ,\trunc_ln414_2_reg_872_reg[5]_i_1_n_10 }),
        .S({\trunc_ln414_2_reg_872[5]_i_4_n_3 ,\trunc_ln414_2_reg_872[5]_i_5_n_3 ,\bits_to_add_fu_102_reg_n_3_[5] ,\trunc_ln414_2_reg_872[5]_i_6_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \trunc_ln414_3_reg_906[3]_i_1 
       (.I0(\last_N_size_reg_795_reg_n_3_[3] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_3 ),
        .I2(\bits_to_add_fu_102_reg_n_3_[3] ),
        .O(\trunc_ln414_3_reg_906[3]_i_1_n_3 ));
  FDRE \trunc_ln414_3_reg_906_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln414_1_reg_8640),
        .D(\trunc_ln414_3_reg_906[3]_i_1_n_3 ),
        .Q(trunc_ln414_3_reg_906[3]),
        .R(1'b0));
  FDRE \trunc_ln414_3_reg_906_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln414_1_reg_8640),
        .D(trunc_ln414_3_fu_346_p1[4]),
        .Q(trunc_ln414_3_reg_906[4]),
        .R(1'b0));
  FDRE \trunc_ln414_3_reg_906_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln414_1_reg_8640),
        .D(trunc_ln414_3_fu_346_p1[5]),
        .Q(trunc_ln414_3_reg_906[5]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_919_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_919[3]),
        .Q(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_919_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_919[4]),
        .Q(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_919_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_919[5]),
        .Q(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_919_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln414_reg_9110),
        .D(\bits_to_add_fu_102_reg_n_3_[3] ),
        .Q(trunc_ln414_reg_919[3]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_919_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln414_reg_9110),
        .D(\trunc_ln414_2_reg_872_reg[5]_i_1_n_10 ),
        .Q(trunc_ln414_reg_919[4]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_919_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln414_reg_9110),
        .D(\trunc_ln414_2_reg_872_reg[5]_i_1_n_9 ),
        .Q(trunc_ln414_reg_919[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln674_1_reg_900[3]_i_1 
       (.I0(icmp_ln398_reg_843),
        .I1(\last_N_size_reg_795_reg_n_3_[3] ),
        .O(trunc_ln674_1_fu_342_p1));
  FDRE \trunc_ln674_1_reg_900_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln414_1_reg_8640),
        .D(trunc_ln674_1_fu_342_p1),
        .Q(trunc_ln674_1_reg_900),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_xfUDivResize
   (D,
    \ap_CS_fsm_reg[3]_0 ,
    ap_rst_n_0,
    \quot_reg[47] ,
    Q,
    grp_xfUDivResize_fu_563_ap_start_reg,
    \dividend0_reg[63] ,
    \dividend0_reg[63]_0 ,
    \divisor0_reg[15] ,
    \divisor0_reg[15]_0 ,
    ap_rst_n,
    ap_clk);
  output [2:0]D;
  output \ap_CS_fsm_reg[3]_0 ;
  output ap_rst_n_0;
  output [47:0]\quot_reg[47] ;
  input [2:0]Q;
  input grp_xfUDivResize_fu_563_ap_start_reg;
  input [31:0]\dividend0_reg[63] ;
  input [31:0]\dividend0_reg[63]_0 ;
  input [15:0]\divisor0_reg[15] ;
  input [15:0]\divisor0_reg[15]_0 ;
  input ap_rst_n;
  input ap_clk;

  wire [2:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm[1]_i_10_n_3 ;
  wire \ap_CS_fsm[1]_i_11_n_3 ;
  wire \ap_CS_fsm[1]_i_12_n_3 ;
  wire \ap_CS_fsm[1]_i_13_n_3 ;
  wire \ap_CS_fsm[1]_i_14_n_3 ;
  wire \ap_CS_fsm[1]_i_2__0_n_3 ;
  wire \ap_CS_fsm[1]_i_3_n_3 ;
  wire \ap_CS_fsm[1]_i_4_n_3 ;
  wire \ap_CS_fsm[1]_i_5_n_3 ;
  wire \ap_CS_fsm[1]_i_6_n_3 ;
  wire \ap_CS_fsm[1]_i_7_n_3 ;
  wire \ap_CS_fsm[1]_i_8_n_3 ;
  wire \ap_CS_fsm[1]_i_9_n_3 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire \ap_CS_fsm_reg_n_3_[10] ;
  wire \ap_CS_fsm_reg_n_3_[11] ;
  wire \ap_CS_fsm_reg_n_3_[12] ;
  wire \ap_CS_fsm_reg_n_3_[13] ;
  wire \ap_CS_fsm_reg_n_3_[14] ;
  wire \ap_CS_fsm_reg_n_3_[15] ;
  wire \ap_CS_fsm_reg_n_3_[16] ;
  wire \ap_CS_fsm_reg_n_3_[17] ;
  wire \ap_CS_fsm_reg_n_3_[18] ;
  wire \ap_CS_fsm_reg_n_3_[19] ;
  wire \ap_CS_fsm_reg_n_3_[1] ;
  wire \ap_CS_fsm_reg_n_3_[20] ;
  wire \ap_CS_fsm_reg_n_3_[21] ;
  wire \ap_CS_fsm_reg_n_3_[22] ;
  wire \ap_CS_fsm_reg_n_3_[23] ;
  wire \ap_CS_fsm_reg_n_3_[24] ;
  wire \ap_CS_fsm_reg_n_3_[25] ;
  wire \ap_CS_fsm_reg_n_3_[26] ;
  wire \ap_CS_fsm_reg_n_3_[27] ;
  wire \ap_CS_fsm_reg_n_3_[28] ;
  wire \ap_CS_fsm_reg_n_3_[29] ;
  wire \ap_CS_fsm_reg_n_3_[2] ;
  wire \ap_CS_fsm_reg_n_3_[30] ;
  wire \ap_CS_fsm_reg_n_3_[31] ;
  wire \ap_CS_fsm_reg_n_3_[32] ;
  wire \ap_CS_fsm_reg_n_3_[33] ;
  wire \ap_CS_fsm_reg_n_3_[34] ;
  wire \ap_CS_fsm_reg_n_3_[35] ;
  wire \ap_CS_fsm_reg_n_3_[36] ;
  wire \ap_CS_fsm_reg_n_3_[37] ;
  wire \ap_CS_fsm_reg_n_3_[38] ;
  wire \ap_CS_fsm_reg_n_3_[39] ;
  wire \ap_CS_fsm_reg_n_3_[3] ;
  wire \ap_CS_fsm_reg_n_3_[40] ;
  wire \ap_CS_fsm_reg_n_3_[41] ;
  wire \ap_CS_fsm_reg_n_3_[42] ;
  wire \ap_CS_fsm_reg_n_3_[43] ;
  wire \ap_CS_fsm_reg_n_3_[44] ;
  wire \ap_CS_fsm_reg_n_3_[45] ;
  wire \ap_CS_fsm_reg_n_3_[46] ;
  wire \ap_CS_fsm_reg_n_3_[47] ;
  wire \ap_CS_fsm_reg_n_3_[48] ;
  wire \ap_CS_fsm_reg_n_3_[49] ;
  wire \ap_CS_fsm_reg_n_3_[4] ;
  wire \ap_CS_fsm_reg_n_3_[50] ;
  wire \ap_CS_fsm_reg_n_3_[51] ;
  wire \ap_CS_fsm_reg_n_3_[52] ;
  wire \ap_CS_fsm_reg_n_3_[53] ;
  wire \ap_CS_fsm_reg_n_3_[54] ;
  wire \ap_CS_fsm_reg_n_3_[55] ;
  wire \ap_CS_fsm_reg_n_3_[56] ;
  wire \ap_CS_fsm_reg_n_3_[57] ;
  wire \ap_CS_fsm_reg_n_3_[58] ;
  wire \ap_CS_fsm_reg_n_3_[59] ;
  wire \ap_CS_fsm_reg_n_3_[5] ;
  wire \ap_CS_fsm_reg_n_3_[60] ;
  wire \ap_CS_fsm_reg_n_3_[61] ;
  wire \ap_CS_fsm_reg_n_3_[62] ;
  wire \ap_CS_fsm_reg_n_3_[63] ;
  wire \ap_CS_fsm_reg_n_3_[64] ;
  wire \ap_CS_fsm_reg_n_3_[65] ;
  wire \ap_CS_fsm_reg_n_3_[66] ;
  wire \ap_CS_fsm_reg_n_3_[6] ;
  wire \ap_CS_fsm_reg_n_3_[7] ;
  wire \ap_CS_fsm_reg_n_3_[8] ;
  wire \ap_CS_fsm_reg_n_3_[9] ;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire [47:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [31:0]\dividend0_reg[63] ;
  wire [31:0]\dividend0_reg[63]_0 ;
  wire [15:0]\divisor0_reg[15] ;
  wire [15:0]\divisor0_reg[15]_0 ;
  wire grp_xfUDivResize_fu_563_ap_done;
  wire grp_xfUDivResize_fu_563_ap_ready;
  wire grp_xfUDivResize_fu_563_ap_start_reg;
  wire [47:0]quot;
  wire [47:0]\quot_reg[47] ;

  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(grp_xfUDivResize_fu_563_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(grp_xfUDivResize_fu_563_ap_ready),
        .O(grp_xfUDivResize_fu_563_ap_done));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(\ap_CS_fsm_reg_n_3_[34] ),
        .I1(\ap_CS_fsm_reg_n_3_[35] ),
        .I2(\ap_CS_fsm_reg_n_3_[32] ),
        .I3(\ap_CS_fsm_reg_n_3_[33] ),
        .I4(\ap_CS_fsm_reg_n_3_[37] ),
        .I5(\ap_CS_fsm_reg_n_3_[36] ),
        .O(\ap_CS_fsm[1]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_11 
       (.I0(\ap_CS_fsm_reg_n_3_[52] ),
        .I1(\ap_CS_fsm_reg_n_3_[53] ),
        .I2(\ap_CS_fsm_reg_n_3_[50] ),
        .I3(\ap_CS_fsm_reg_n_3_[51] ),
        .I4(\ap_CS_fsm_reg_n_3_[55] ),
        .I5(\ap_CS_fsm_reg_n_3_[54] ),
        .O(\ap_CS_fsm[1]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_12 
       (.I0(\ap_CS_fsm_reg_n_3_[46] ),
        .I1(\ap_CS_fsm_reg_n_3_[47] ),
        .I2(\ap_CS_fsm_reg_n_3_[44] ),
        .I3(\ap_CS_fsm_reg_n_3_[45] ),
        .I4(\ap_CS_fsm_reg_n_3_[49] ),
        .I5(\ap_CS_fsm_reg_n_3_[48] ),
        .O(\ap_CS_fsm[1]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_13 
       (.I0(\ap_CS_fsm_reg_n_3_[22] ),
        .I1(\ap_CS_fsm_reg_n_3_[23] ),
        .I2(\ap_CS_fsm_reg_n_3_[20] ),
        .I3(\ap_CS_fsm_reg_n_3_[21] ),
        .I4(\ap_CS_fsm_reg_n_3_[25] ),
        .I5(\ap_CS_fsm_reg_n_3_[24] ),
        .O(\ap_CS_fsm[1]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_14 
       (.I0(\ap_CS_fsm_reg_n_3_[28] ),
        .I1(\ap_CS_fsm_reg_n_3_[29] ),
        .I2(\ap_CS_fsm_reg_n_3_[26] ),
        .I3(\ap_CS_fsm_reg_n_3_[27] ),
        .I4(\ap_CS_fsm_reg_n_3_[31] ),
        .I5(\ap_CS_fsm_reg_n_3_[30] ),
        .O(\ap_CS_fsm[1]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_3 ),
        .I1(\ap_CS_fsm[1]_i_3_n_3 ),
        .I2(\ap_CS_fsm[1]_i_4_n_3 ),
        .I3(\ap_CS_fsm[1]_i_5_n_3 ),
        .O(ap_NS_fsm));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm[1]_i_6_n_3 ),
        .I1(\ap_CS_fsm[1]_i_7_n_3 ),
        .I2(\ap_CS_fsm[1]_i_8_n_3 ),
        .I3(\ap_CS_fsm_reg_n_3_[1] ),
        .I4(\ap_CS_fsm_reg_n_3_[0] ),
        .I5(grp_xfUDivResize_fu_563_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm_reg_n_3_[64] ),
        .I1(\ap_CS_fsm_reg_n_3_[65] ),
        .I2(\ap_CS_fsm_reg_n_3_[62] ),
        .I3(\ap_CS_fsm_reg_n_3_[63] ),
        .I4(grp_xfUDivResize_fu_563_ap_ready),
        .I5(\ap_CS_fsm_reg_n_3_[66] ),
        .O(\ap_CS_fsm[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm_reg_n_3_[58] ),
        .I1(\ap_CS_fsm_reg_n_3_[59] ),
        .I2(\ap_CS_fsm_reg_n_3_[56] ),
        .I3(\ap_CS_fsm_reg_n_3_[57] ),
        .I4(\ap_CS_fsm_reg_n_3_[61] ),
        .I5(\ap_CS_fsm_reg_n_3_[60] ),
        .O(\ap_CS_fsm[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm[1]_i_9_n_3 ),
        .I1(\ap_CS_fsm[1]_i_10_n_3 ),
        .I2(\ap_CS_fsm[1]_i_11_n_3 ),
        .I3(\ap_CS_fsm[1]_i_12_n_3 ),
        .I4(\ap_CS_fsm[1]_i_13_n_3 ),
        .I5(\ap_CS_fsm[1]_i_14_n_3 ),
        .O(\ap_CS_fsm[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm_reg_n_3_[10] ),
        .I1(\ap_CS_fsm_reg_n_3_[11] ),
        .I2(\ap_CS_fsm_reg_n_3_[8] ),
        .I3(\ap_CS_fsm_reg_n_3_[9] ),
        .I4(\ap_CS_fsm_reg_n_3_[13] ),
        .I5(\ap_CS_fsm_reg_n_3_[12] ),
        .O(\ap_CS_fsm[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(\ap_CS_fsm_reg_n_3_[16] ),
        .I1(\ap_CS_fsm_reg_n_3_[17] ),
        .I2(\ap_CS_fsm_reg_n_3_[14] ),
        .I3(\ap_CS_fsm_reg_n_3_[15] ),
        .I4(\ap_CS_fsm_reg_n_3_[19] ),
        .I5(\ap_CS_fsm_reg_n_3_[18] ),
        .O(\ap_CS_fsm[1]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(\ap_CS_fsm_reg_n_3_[4] ),
        .I1(\ap_CS_fsm_reg_n_3_[5] ),
        .I2(\ap_CS_fsm_reg_n_3_[2] ),
        .I3(\ap_CS_fsm_reg_n_3_[3] ),
        .I4(\ap_CS_fsm_reg_n_3_[7] ),
        .I5(\ap_CS_fsm_reg_n_3_[6] ),
        .O(\ap_CS_fsm[1]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(\ap_CS_fsm_reg_n_3_[40] ),
        .I1(\ap_CS_fsm_reg_n_3_[41] ),
        .I2(\ap_CS_fsm_reg_n_3_[38] ),
        .I3(\ap_CS_fsm_reg_n_3_[39] ),
        .I4(\ap_CS_fsm_reg_n_3_[43] ),
        .I5(\ap_CS_fsm_reg_n_3_[42] ),
        .O(\ap_CS_fsm[1]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hFFFF2202)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(Q[1]),
        .I1(grp_xfUDivResize_fu_563_ap_ready),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .I3(grp_xfUDivResize_fu_563_ap_start_reg),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hA4A4AAA4)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(grp_xfUDivResize_fu_563_ap_ready),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .I4(grp_xfUDivResize_fu_563_ap_start_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(grp_xfUDivResize_fu_563_ap_ready),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(grp_xfUDivResize_fu_563_ap_start_reg),
        .I3(Q[2]),
        .O(D[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfUDivResize_fu_563_ap_done),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[9] ),
        .Q(\ap_CS_fsm_reg_n_3_[10] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[10] ),
        .Q(\ap_CS_fsm_reg_n_3_[11] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[11] ),
        .Q(\ap_CS_fsm_reg_n_3_[12] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[12] ),
        .Q(\ap_CS_fsm_reg_n_3_[13] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[13] ),
        .Q(\ap_CS_fsm_reg_n_3_[14] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[14] ),
        .Q(\ap_CS_fsm_reg_n_3_[15] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[15] ),
        .Q(\ap_CS_fsm_reg_n_3_[16] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[16] ),
        .Q(\ap_CS_fsm_reg_n_3_[17] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[17] ),
        .Q(\ap_CS_fsm_reg_n_3_[18] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[18] ),
        .Q(\ap_CS_fsm_reg_n_3_[19] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(\ap_CS_fsm_reg_n_3_[1] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[19] ),
        .Q(\ap_CS_fsm_reg_n_3_[20] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[20] ),
        .Q(\ap_CS_fsm_reg_n_3_[21] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[21] ),
        .Q(\ap_CS_fsm_reg_n_3_[22] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[22] ),
        .Q(\ap_CS_fsm_reg_n_3_[23] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[23] ),
        .Q(\ap_CS_fsm_reg_n_3_[24] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[24] ),
        .Q(\ap_CS_fsm_reg_n_3_[25] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[25] ),
        .Q(\ap_CS_fsm_reg_n_3_[26] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[26] ),
        .Q(\ap_CS_fsm_reg_n_3_[27] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[27] ),
        .Q(\ap_CS_fsm_reg_n_3_[28] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[28] ),
        .Q(\ap_CS_fsm_reg_n_3_[29] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[1] ),
        .Q(\ap_CS_fsm_reg_n_3_[2] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[29] ),
        .Q(\ap_CS_fsm_reg_n_3_[30] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[30] ),
        .Q(\ap_CS_fsm_reg_n_3_[31] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[31] ),
        .Q(\ap_CS_fsm_reg_n_3_[32] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[32] ),
        .Q(\ap_CS_fsm_reg_n_3_[33] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[33] ),
        .Q(\ap_CS_fsm_reg_n_3_[34] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[34] ),
        .Q(\ap_CS_fsm_reg_n_3_[35] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[35] ),
        .Q(\ap_CS_fsm_reg_n_3_[36] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[36] ),
        .Q(\ap_CS_fsm_reg_n_3_[37] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[37] ),
        .Q(\ap_CS_fsm_reg_n_3_[38] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[38] ),
        .Q(\ap_CS_fsm_reg_n_3_[39] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[2] ),
        .Q(\ap_CS_fsm_reg_n_3_[3] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[39] ),
        .Q(\ap_CS_fsm_reg_n_3_[40] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[40] ),
        .Q(\ap_CS_fsm_reg_n_3_[41] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[41] ),
        .Q(\ap_CS_fsm_reg_n_3_[42] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[42] ),
        .Q(\ap_CS_fsm_reg_n_3_[43] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[43] ),
        .Q(\ap_CS_fsm_reg_n_3_[44] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[44] ),
        .Q(\ap_CS_fsm_reg_n_3_[45] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[45] ),
        .Q(\ap_CS_fsm_reg_n_3_[46] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[46] ),
        .Q(\ap_CS_fsm_reg_n_3_[47] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[47] ),
        .Q(\ap_CS_fsm_reg_n_3_[48] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[48] ),
        .Q(\ap_CS_fsm_reg_n_3_[49] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[3] ),
        .Q(\ap_CS_fsm_reg_n_3_[4] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[49] ),
        .Q(\ap_CS_fsm_reg_n_3_[50] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[50] ),
        .Q(\ap_CS_fsm_reg_n_3_[51] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[51] ),
        .Q(\ap_CS_fsm_reg_n_3_[52] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[52] ),
        .Q(\ap_CS_fsm_reg_n_3_[53] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[53] ),
        .Q(\ap_CS_fsm_reg_n_3_[54] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[54] ),
        .Q(\ap_CS_fsm_reg_n_3_[55] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[55] ),
        .Q(\ap_CS_fsm_reg_n_3_[56] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[56] ),
        .Q(\ap_CS_fsm_reg_n_3_[57] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[57] ),
        .Q(\ap_CS_fsm_reg_n_3_[58] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[58] ),
        .Q(\ap_CS_fsm_reg_n_3_[59] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[4] ),
        .Q(\ap_CS_fsm_reg_n_3_[5] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[59] ),
        .Q(\ap_CS_fsm_reg_n_3_[60] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[60] ),
        .Q(\ap_CS_fsm_reg_n_3_[61] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[61] ),
        .Q(\ap_CS_fsm_reg_n_3_[62] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[62] ),
        .Q(\ap_CS_fsm_reg_n_3_[63] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[63] ),
        .Q(\ap_CS_fsm_reg_n_3_[64] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[64] ),
        .Q(\ap_CS_fsm_reg_n_3_[65] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[65] ),
        .Q(\ap_CS_fsm_reg_n_3_[66] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[66] ),
        .Q(grp_xfUDivResize_fu_563_ap_ready),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[5] ),
        .Q(\ap_CS_fsm_reg_n_3_[6] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[6] ),
        .Q(\ap_CS_fsm_reg_n_3_[7] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[7] ),
        .Q(\ap_CS_fsm_reg_n_3_[8] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[8] ),
        .Q(\ap_CS_fsm_reg_n_3_[9] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[10]),
        .Q(ap_return_preg[10]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[11] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[11]),
        .Q(ap_return_preg[11]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[12] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[12]),
        .Q(ap_return_preg[12]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[13] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[13]),
        .Q(ap_return_preg[13]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[14] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[14]),
        .Q(ap_return_preg[14]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[15] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[15]),
        .Q(ap_return_preg[15]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[16] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[16]),
        .Q(ap_return_preg[16]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[17] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[17]),
        .Q(ap_return_preg[17]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[18] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[18]),
        .Q(ap_return_preg[18]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[19] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[19]),
        .Q(ap_return_preg[19]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[20] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[20]),
        .Q(ap_return_preg[20]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[21] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[21]),
        .Q(ap_return_preg[21]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[22] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[22]),
        .Q(ap_return_preg[22]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[23] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[23]),
        .Q(ap_return_preg[23]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[24] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[24]),
        .Q(ap_return_preg[24]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[25] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[25]),
        .Q(ap_return_preg[25]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[26] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[26]),
        .Q(ap_return_preg[26]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[27] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[27]),
        .Q(ap_return_preg[27]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[28] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[28]),
        .Q(ap_return_preg[28]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[29] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[29]),
        .Q(ap_return_preg[29]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[30] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[30]),
        .Q(ap_return_preg[30]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[31] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[31]),
        .Q(ap_return_preg[31]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[32] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[32]),
        .Q(ap_return_preg[32]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[33] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[33]),
        .Q(ap_return_preg[33]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[34] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[34]),
        .Q(ap_return_preg[34]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[35] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[35]),
        .Q(ap_return_preg[35]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[36] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[36]),
        .Q(ap_return_preg[36]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[37] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[37]),
        .Q(ap_return_preg[37]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[38] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[38]),
        .Q(ap_return_preg[38]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[39] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[39]),
        .Q(ap_return_preg[39]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[40] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[40]),
        .Q(ap_return_preg[40]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[41] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[41]),
        .Q(ap_return_preg[41]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[42] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[42]),
        .Q(ap_return_preg[42]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[43] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[43]),
        .Q(ap_return_preg[43]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[44] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[44]),
        .Q(ap_return_preg[44]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[45] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[45]),
        .Q(ap_return_preg[45]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[46] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[46]),
        .Q(ap_return_preg[46]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[47] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[47]),
        .Q(ap_return_preg[47]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(grp_xfUDivResize_fu_563_ap_ready),
        .D(quot[9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hFFAAFFF8)) 
    grp_xfUDivResize_fu_563_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(grp_xfUDivResize_fu_563_ap_start_reg),
        .I3(Q[0]),
        .I4(grp_xfUDivResize_fu_563_ap_ready),
        .O(\ap_CS_fsm_reg[3]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_resize_accel_udiv_64ns_16ns_64_68_seq_1 udiv_64ns_16ns_64_68_seq_1_U57
       (.Q(Q[2]),
        .SR(ap_rst_n_0),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n(ap_rst_n),
        .\dividend0_reg[63] (\dividend0_reg[63] ),
        .\dividend0_reg[63]_0 (\dividend0_reg[63]_0 ),
        .\divisor0_reg[15] (\divisor0_reg[15] ),
        .\divisor0_reg[15]_0 (\divisor0_reg[15]_0 ),
        .grp_xfUDivResize_fu_563_ap_start_reg(grp_xfUDivResize_fu_563_ap_start_reg),
        .\quot_reg[47] (\quot_reg[47] ),
        .\quot_reg[47]_0 (quot),
        .\scalex_V_reg_1771_reg[0] ({grp_xfUDivResize_fu_563_ap_ready,\ap_CS_fsm_reg_n_3_[0] }));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
