// Seed: 919896983
module module_0 (
    output wire id_0,
    input supply1 id_1,
    output tri id_2,
    input wire id_3
    , id_9,
    input tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri id_7
);
  wire id_10;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output tri0 id_2,
    output wire id_3,
    output wire id_4,
    input tri0 id_5,
    input wor id_6,
    input tri0 id_7,
    output supply0 id_8,
    input tri1 id_9,
    input wand id_10,
    input uwire id_11,
    input tri0 id_12,
    input wor id_13,
    output supply1 id_14,
    output wire id_15,
    input wor id_16,
    input supply0 id_17
);
  assign id_3 = id_9;
  module_0(
      id_4, id_16, id_4, id_17, id_13, id_13, id_6, id_10
  );
endmodule
