var pairs =
{
"architectures":{"supported":1}
,"inputs":{"hfouten":1}
,"outputs":{"hfclkout":1}
,"hfclkout":{"lfclkout":1,"std_logic":1,"hfclkout":1}
,"port":{"description":1,"name":1,"map":1}
,"description":{"below":1}
,"below":{"table":1}
,"high":{"frequency":1}
,"frequency":{"clock":1,"mode":1}
,"clock":{"output":1,"sources":1,"network":1}
,"output":{"enable":1,"divider":1,"lfclkout":1}
,"low":{"frequency":1}
,"osci":{"runs":1,"provides":1,"usage":1,"instantiation":1,"hfouten":1}
,"runs":{"khz":1}
,"khz":{"low":1}
,"mode":{"maximum":1,"output":1}
,"maximum":{"mhz":1}
,"mhz":{"high":1}
,"provides":{"internal":1}
,"internal":{"clock":1}
,"sources":{"user":1}
,"user":{"designs":1}
,"designs":{"clocks":1}
,"clocks":{"directly":1}
,"directly":{"route":1}
,"route":{"global":1}
,"global":{"clock":1}
,"network":{"local":1}
,"local":{"fabric":1}
,"usage":{"vhdl":1,"verilog":1,"guide":1}
,"component":{"instantiation":1,"attribute":1,"osci":1}
,"attribute":{"declaration":1,"hfclkdiv":1}
,"generic":{"hfclkdiv":1,"map":1}
,"hfclkdiv":{"integer":1,"label":1}
,"hfouten":{"std_logic":1,"hfouten":1,"hfclkout":1}
,"lfclkout":{"std_logic":1,"lfclkout":1}
,"end":{"component":1}
,"label":{"1,2,4,8":1}
,"map":{"hfclkdiv":1}
,"module":{"osci":1}
,"parameter":{"hfclkdiv":1}
,"input":{"hfouten":1,"hfclkout":1}
,"defparam":{"i1.hfclkdiv":1}
,"i1.hfclkdiv":{"1,2,4,8":1}
,".hfouten":{"hfouten":1}
,".hfclkout":{"hfclkout":1}
,".lfclkout":{"lfclkout":1}
,"information":{"refer":1}
,"refer":{"following":1}
,"following":{"technical":1}
,"technical":{"note":1}
,"note":{"web":1}
,"web":{"site":1}
,"fpga-tn-":{"02015":1}
,"02015":{"crosslink":1}
,"crosslink":{"sysclock":1}
,"sysclock":{"pll":1}
,"pll":{"dll":1}
,"dll":{"design":1}
,"design":{"usage":1}
}
;Search.control.loadWordPairs(pairs);
