 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : regfile
Version: D-2010.03-SP5
Date   : Thu Mar 17 22:18:45 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: rs2[2] (input port clocked by clk)
  Endpoint: rData2_reg[2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2[2] (in)                              0.00       0.00 r
  U3303/ZN (INV_X4)                        0.01       0.02 f
  U5613/ZN (NAND2_X2)                      0.03       0.05 r
  U4808/ZN (INV_X4)                        0.02       0.07 f
  U4807/ZN (INV_X4)                        0.02       0.08 r
  U3284/ZN (INV_X4)                        0.02       0.10 f
  U2420/ZN (INV_X4)                        0.08       0.18 r
  U2566/ZN (OAI21_X1)                      0.05       0.23 f
  U2563/ZN (NOR3_X2)                       0.04       0.28 r
  U3464/ZN (AOI211_X2)                     0.03       0.30 f
  U5640/Z (MUX2_X2)                        0.12       0.42 f
  U5642/Z (MUX2_X2)                        0.10       0.52 f
  U5643/ZN (INV_X4)                        0.02       0.54 r
  U5644/Z (MUX2_X2)                        0.05       0.58 r
  rData2_reg[2]/D (DFF_X2)                 0.00       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[2]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rs2[2] (input port clocked by clk)
  Endpoint: rData2_reg[17]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2[2] (in)                              0.00       0.00 r
  U3303/ZN (INV_X4)                        0.01       0.02 f
  U5613/ZN (NAND2_X2)                      0.03       0.05 r
  U4808/ZN (INV_X4)                        0.02       0.07 f
  U4807/ZN (INV_X4)                        0.02       0.08 r
  U3284/ZN (INV_X4)                        0.02       0.10 f
  U2420/ZN (INV_X4)                        0.08       0.18 r
  U2900/ZN (OAI21_X1)                      0.05       0.23 f
  U2897/ZN (NOR3_X2)                       0.04       0.28 r
  U3558/ZN (AOI211_X2)                     0.03       0.30 f
  U5807/Z (MUX2_X2)                        0.12       0.42 f
  U5819/Z (MUX2_X2)                        0.10       0.52 f
  U5820/ZN (INV_X4)                        0.02       0.54 r
  U5821/Z (MUX2_X2)                        0.05       0.58 r
  rData2_reg[17]/D (DFF_X2)                0.00       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[17]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rs2[0] (input port clocked by clk)
  Endpoint: rData2_reg[0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2[0] (in)                              0.00       0.00 f
  U5610/ZN (INV_X32)                       0.01       0.01 r
  U5609/ZN (INV_X32)                       0.01       0.03 f
  U5612/ZN (NAND2_X2)                      0.05       0.08 r
  U5603/ZN (INV_X16)                       0.02       0.10 f
  U5607/ZN (INV_X32)                       0.02       0.11 r
  U2402/ZN (INV_X16)                       0.01       0.13 f
  U2429/ZN (INV_X4)                        0.06       0.18 r
  U2551/ZN (OAI21_X2)                      0.03       0.22 f
  U2548/ZN (NOR3_X2)                       0.04       0.26 r
  U3463/ZN (AOI211_X2)                     0.03       0.28 f
  U5617/Z (MUX2_X2)                        0.11       0.40 f
  U5618/Z (MUX2_X2)                        0.12       0.52 f
  U5619/ZN (INV_X4)                        0.02       0.54 r
  U5622/Z (MUX2_X2)                        0.05       0.58 r
  rData2_reg[0]/D (DFF_X2)                 0.00       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[0]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rs2[1] (input port clocked by clk)
  Endpoint: rData2_reg[30]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2[1] (in)                              0.00       0.00 r
  U5608/ZN (INV_X32)                       0.01       0.01 f
  U5570/ZN (NOR2_X4)                       0.03       0.04 r
  U5615/ZN (NAND2_X2)                      0.02       0.06 f
  U5598/ZN (INV_X8)                        0.02       0.08 r
  U4989/ZN (INV_X16)                       0.01       0.10 f
  U2403/ZN (INV_X8)                        0.02       0.12 r
  U2432/ZN (INV_X4)                        0.03       0.15 f
  U3390/ZN (NOR2_X2)                       0.04       0.19 r
  U3388/ZN (NOR2_X2)                       0.02       0.21 f
  U6078/ZN (NAND2_X2)                      0.02       0.23 r
  U6081/ZN (OAI211_X2)                     0.02       0.25 f
  U6082/Z (MUX2_X2)                        0.11       0.37 f
  U6083/Z (MUX2_X2)                        0.12       0.48 f
  U6084/Z (MUX2_X2)                        0.10       0.58 f
  rData2_reg[30]/D (DFF_X2)                0.00       0.58 f
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[30]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rs2[1] (input port clocked by clk)
  Endpoint: rData2_reg[31]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2[1] (in)                              0.00       0.00 r
  U5608/ZN (INV_X32)                       0.01       0.01 f
  U5570/ZN (NOR2_X4)                       0.03       0.04 r
  U5615/ZN (NAND2_X2)                      0.02       0.06 f
  U5598/ZN (INV_X8)                        0.02       0.08 r
  U4989/ZN (INV_X16)                       0.01       0.10 f
  U2403/ZN (INV_X8)                        0.02       0.12 r
  U2432/ZN (INV_X4)                        0.03       0.15 f
  U3316/ZN (NOR2_X2)                       0.04       0.19 r
  U3063/ZN (NOR2_X2)                       0.02       0.21 f
  U6103/ZN (NAND2_X2)                      0.02       0.23 r
  U6105/ZN (OAI211_X2)                     0.02       0.25 f
  U5380/Z (MUX2_X2)                        0.11       0.37 f
  U6106/Z (MUX2_X2)                        0.12       0.48 f
  U6107/Z (MUX2_X2)                        0.10       0.58 f
  rData2_reg[31]/D (DFF_X2)                0.00       0.58 f
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[31]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rs2[0] (input port clocked by clk)
  Endpoint: rData2_reg[8]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2[0] (in)                              0.00       0.00 f
  U5610/ZN (INV_X32)                       0.01       0.01 r
  U5609/ZN (INV_X32)                       0.01       0.03 f
  U5614/ZN (NAND2_X2)                      0.02       0.05 r
  U3283/ZN (INV_X4)                        0.02       0.07 f
  U2470/ZN (INV_X4)                        0.03       0.10 r
  U4826/ZN (INV_X8)                        0.03       0.13 f
  U2412/ZN (INV_X8)                        0.05       0.18 r
  U2716/ZN (NOR2_X2)                       0.03       0.20 f
  U2713/ZN (NOR3_X2)                       0.05       0.26 r
  U3511/ZN (AOI211_X2)                     0.03       0.28 f
  U5699/Z (MUX2_X2)                        0.11       0.40 f
  U5700/Z (MUX2_X2)                        0.12       0.52 f
  U5701/ZN (INV_X4)                        0.02       0.54 r
  U5702/Z (MUX2_X2)                        0.05       0.58 r
  rData2_reg[8]/D (DFF_X2)                 0.00       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[8]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rs2[0] (input port clocked by clk)
  Endpoint: rData2_reg[7]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2[0] (in)                              0.00       0.00 f
  U5610/ZN (INV_X32)                       0.01       0.01 r
  U5609/ZN (INV_X32)                       0.01       0.03 f
  U5614/ZN (NAND2_X2)                      0.02       0.05 r
  U3283/ZN (INV_X4)                        0.02       0.07 f
  U2470/ZN (INV_X4)                        0.03       0.10 r
  U4826/ZN (INV_X8)                        0.03       0.13 f
  U2412/ZN (INV_X8)                        0.05       0.18 r
  U2691/ZN (NOR2_X2)                       0.03       0.20 f
  U2688/ZN (NOR3_X2)                       0.05       0.26 r
  U3503/ZN (AOI211_X2)                     0.03       0.28 f
  U5690/Z (MUX2_X2)                        0.11       0.40 f
  U5691/Z (MUX2_X2)                        0.12       0.52 f
  U5692/ZN (INV_X4)                        0.02       0.54 r
  U5693/Z (MUX2_X2)                        0.05       0.58 r
  rData2_reg[7]/D (DFF_X2)                 0.00       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[7]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rs2[1] (input port clocked by clk)
  Endpoint: rData2_reg[28]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2[1] (in)                              0.00       0.00 r
  U5608/ZN (INV_X32)                       0.01       0.01 f
  U5570/ZN (NOR2_X4)                       0.03       0.04 r
  U5615/ZN (NAND2_X2)                      0.02       0.06 f
  U5598/ZN (INV_X8)                        0.02       0.08 r
  U4989/ZN (INV_X16)                       0.01       0.10 f
  U2403/ZN (INV_X8)                        0.02       0.12 r
  U2430/ZN (INV_X8)                        0.02       0.14 f
  U3312/ZN (NOR2_X2)                       0.04       0.18 r
  U2246/ZN (NOR2_X2)                       0.02       0.21 f
  U5593/ZN (NAND2_X4)                      0.03       0.23 r
  U6036/ZN (OAI211_X2)                     0.02       0.25 f
  U2247/Z (MUX2_X1)                        0.11       0.36 f
  U6037/Z (MUX2_X2)                        0.12       0.48 f
  U6038/Z (MUX2_X2)                        0.10       0.58 f
  rData2_reg[28]/D (DFF_X2)                0.00       0.58 f
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[28]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rs1[0] (input port clocked by clk)
  Endpoint: rData1_reg[28]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1[0] (in)                              0.00       0.00 f
  U4833/ZN (INV_X8)                        0.01       0.01 r
  U3282/ZN (INV_X4)                        0.01       0.02 f
  U4855/ZN (AND2_X4)                       0.05       0.07 f
  U2442/ZN (INV_X4)                        0.09       0.16 r
  U3173/ZN (NOR2_X2)                       0.03       0.19 f
  U3170/ZN (NOR3_X2)                       0.06       0.26 r
  U3678/ZN (AOI211_X2)                     0.03       0.28 f
  U7208/Z (MUX2_X2)                        0.11       0.40 f
  U7209/Z (MUX2_X2)                        0.12       0.52 f
  U7210/ZN (INV_X4)                        0.02       0.54 r
  U7211/Z (MUX2_X2)                        0.05       0.58 r
  rData1_reg[28]/D (DFF_X2)                0.00       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[28]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rs1[0] (input port clocked by clk)
  Endpoint: rData1_reg[31]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1[0] (in)                              0.00       0.00 f
  U4833/ZN (INV_X8)                        0.01       0.01 r
  U3282/ZN (INV_X4)                        0.01       0.02 f
  U4855/ZN (AND2_X4)                       0.05       0.07 f
  U2442/ZN (INV_X4)                        0.09       0.16 r
  U3217/ZN (NOR2_X2)                       0.03       0.19 f
  U3694/ZN (NOR3_X2)                       0.06       0.26 r
  U3693/ZN (AOI211_X2)                     0.03       0.28 f
  U7231/Z (MUX2_X2)                        0.11       0.40 f
  U7232/Z (MUX2_X2)                        0.12       0.52 f
  U7233/ZN (INV_X4)                        0.02       0.54 r
  U7234/Z (MUX2_X2)                        0.05       0.58 r
  rData1_reg[31]/D (DFF_X2)                0.00       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[31]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rs1[0] (input port clocked by clk)
  Endpoint: rData1_reg[29]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1[0] (in)                              0.00       0.00 f
  U4833/ZN (INV_X8)                        0.01       0.01 r
  U3282/ZN (INV_X4)                        0.01       0.02 f
  U4855/ZN (AND2_X4)                       0.05       0.07 f
  U2442/ZN (INV_X4)                        0.09       0.16 r
  U3179/ZN (NOR2_X2)                       0.03       0.19 f
  U3680/ZN (NOR3_X2)                       0.06       0.26 r
  U3679/ZN (AOI211_X2)                     0.03       0.28 f
  U7215/Z (MUX2_X2)                        0.11       0.40 f
  U7216/Z (MUX2_X2)                        0.12       0.52 f
  U7217/ZN (INV_X4)                        0.02       0.54 r
  U7218/Z (MUX2_X2)                        0.05       0.58 r
  rData1_reg[29]/D (DFF_X2)                0.00       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[29]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rs1[0] (input port clocked by clk)
  Endpoint: rData1_reg[27]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1[0] (in)                              0.00       0.00 f
  U4833/ZN (INV_X8)                        0.01       0.01 r
  U3282/ZN (INV_X4)                        0.01       0.02 f
  U4855/ZN (AND2_X4)                       0.05       0.07 f
  U2442/ZN (INV_X4)                        0.09       0.16 r
  U3143/ZN (NOR2_X2)                       0.03       0.19 f
  U3668/ZN (NOR3_X2)                       0.06       0.26 r
  U3667/ZN (AOI211_X2)                     0.03       0.28 f
  U7201/Z (MUX2_X2)                        0.11       0.40 f
  U7202/Z (MUX2_X2)                        0.12       0.52 f
  U7203/ZN (INV_X4)                        0.02       0.54 r
  U7204/Z (MUX2_X2)                        0.05       0.58 r
  rData1_reg[27]/D (DFF_X2)                0.00       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[27]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rs1[0] (input port clocked by clk)
  Endpoint: rData1_reg[26]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1[0] (in)                              0.00       0.00 f
  U4833/ZN (INV_X8)                        0.01       0.01 r
  U3282/ZN (INV_X4)                        0.01       0.02 f
  U4855/ZN (AND2_X4)                       0.05       0.07 f
  U2442/ZN (INV_X4)                        0.09       0.16 r
  U3138/ZN (NOR2_X2)                       0.03       0.19 f
  U3666/ZN (NOR3_X2)                       0.06       0.26 r
  U3664/ZN (AOI211_X2)                     0.03       0.28 f
  U2281/Z (MUX2_X1)                        0.11       0.40 f
  U7192/Z (MUX2_X2)                        0.12       0.52 f
  U7193/ZN (INV_X4)                        0.02       0.53 r
  U7194/Z (MUX2_X2)                        0.05       0.58 r
  rData1_reg[26]/D (DFF_X2)                0.00       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[26]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rs2[0] (input port clocked by clk)
  Endpoint: rData2_reg[10]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2[0] (in)                              0.00       0.00 f
  U5610/ZN (INV_X32)                       0.01       0.01 r
  U5609/ZN (INV_X32)                       0.01       0.03 f
  U5614/ZN (NAND2_X2)                      0.02       0.05 r
  U3283/ZN (INV_X4)                        0.02       0.07 f
  U2470/ZN (INV_X4)                        0.03       0.10 r
  U4826/ZN (INV_X8)                        0.03       0.13 f
  U2468/ZN (INV_X8)                        0.05       0.17 r
  U2764/ZN (NOR2_X2)                       0.02       0.20 f
  U2762/ZN (NOR3_X2)                       0.05       0.25 r
  U3524/ZN (AOI211_X2)                     0.03       0.28 f
  U5716/Z (MUX2_X2)                        0.11       0.40 f
  U5717/Z (MUX2_X2)                        0.12       0.52 f
  U5718/ZN (INV_X4)                        0.02       0.53 r
  U5719/Z (MUX2_X2)                        0.05       0.58 r
  rData2_reg[10]/D (DFF_X2)                0.00       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[10]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rs2[1] (input port clocked by clk)
  Endpoint: rData2_reg[24]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2[1] (in)                              0.00       0.00 r
  U5608/ZN (INV_X32)                       0.01       0.01 f
  U5577/ZN (NOR2_X4)                       0.03       0.04 r
  U5612/ZN (NAND2_X2)                      0.03       0.07 f
  U5603/ZN (INV_X16)                       0.02       0.09 r
  U5607/ZN (INV_X32)                       0.01       0.10 f
  U2402/ZN (INV_X16)                       0.02       0.12 r
  U3309/ZN (INV_X16)                       0.02       0.14 f
  U3297/ZN (NOR2_X2)                       0.04       0.18 r
  U5602/ZN (NOR2_X2)                       0.02       0.21 f
  U5582/ZN (NAND2_X4)                      0.03       0.23 r
  U5943/ZN (OAI211_X2)                     0.02       0.25 f
  U5352/Z (MUX2_X2)                        0.11       0.37 f
  U5944/Z (MUX2_X2)                        0.12       0.48 f
  U5945/Z (MUX2_X2)                        0.10       0.58 f
  rData2_reg[24]/D (DFF_X1)                0.00       0.58 f
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[24]/CK (DFF_X1)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rs2[1] (input port clocked by clk)
  Endpoint: rData2_reg[27]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2[1] (in)                              0.00       0.00 r
  U5608/ZN (INV_X32)                       0.01       0.01 f
  U5577/ZN (NOR2_X4)                       0.03       0.04 r
  U5612/ZN (NAND2_X2)                      0.03       0.07 f
  U5603/ZN (INV_X16)                       0.02       0.09 r
  U5607/ZN (INV_X32)                       0.01       0.10 f
  U2402/ZN (INV_X16)                       0.02       0.12 r
  U2428/ZN (INV_X16)                       0.02       0.14 f
  U3291/ZN (NOR2_X2)                       0.04       0.18 r
  U5594/ZN (NOR2_X2)                       0.02       0.20 f
  U5581/ZN (NAND2_X4)                      0.03       0.23 r
  U6014/ZN (OAI211_X2)                     0.02       0.25 f
  U5351/Z (MUX2_X2)                        0.11       0.37 f
  U6015/Z (MUX2_X2)                        0.12       0.48 f
  U6016/Z (MUX2_X2)                        0.10       0.58 f
  rData2_reg[27]/D (DFF_X1)                0.00       0.58 f
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[27]/CK (DFF_X1)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rs2[0] (input port clocked by clk)
  Endpoint: rData2_reg[9]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2[0] (in)                              0.00       0.00 f
  U5610/ZN (INV_X32)                       0.01       0.01 r
  U5609/ZN (INV_X32)                       0.01       0.03 f
  U5614/ZN (NAND2_X2)                      0.02       0.05 r
  U3283/ZN (INV_X4)                        0.02       0.07 f
  U2470/ZN (INV_X4)                        0.03       0.10 r
  U4826/ZN (INV_X8)                        0.03       0.13 f
  U2468/ZN (INV_X8)                        0.05       0.17 r
  U2740/ZN (NOR2_X2)                       0.02       0.20 f
  U2738/ZN (NOR3_X2)                       0.05       0.25 r
  U3518/ZN (AOI211_X2)                     0.03       0.28 f
  U5710/Z (MUX2_X2)                        0.11       0.40 f
  U5711/Z (MUX2_X2)                        0.12       0.52 f
  U5712/ZN (INV_X4)                        0.02       0.53 r
  U5713/Z (MUX2_X2)                        0.05       0.58 r
  rData2_reg[9]/D (DFF_X2)                 0.00       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[9]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rs1[0] (input port clocked by clk)
  Endpoint: rData1_reg[25]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1[0] (in)                              0.00       0.00 f
  U4833/ZN (INV_X8)                        0.01       0.01 r
  U3282/ZN (INV_X4)                        0.01       0.02 f
  U4855/ZN (AND2_X4)                       0.05       0.07 f
  U2438/ZN (INV_X4)                        0.09       0.16 r
  U3127/ZN (NOR2_X2)                       0.03       0.19 f
  U3125/ZN (NOR3_X2)                       0.06       0.25 r
  U3657/ZN (AOI211_X2)                     0.03       0.28 f
  U7185/Z (MUX2_X2)                        0.11       0.39 f
  U7186/Z (MUX2_X2)                        0.12       0.51 f
  U7187/ZN (INV_X4)                        0.02       0.53 r
  U7188/Z (MUX2_X2)                        0.05       0.58 r
  rData1_reg[25]/D (DFF_X2)                0.00       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[25]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rs1[0] (input port clocked by clk)
  Endpoint: rData1_reg[23]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1[0] (in)                              0.00       0.00 f
  U4833/ZN (INV_X8)                        0.01       0.01 r
  U3282/ZN (INV_X4)                        0.01       0.02 f
  U4855/ZN (AND2_X4)                       0.05       0.07 f
  U2438/ZN (INV_X4)                        0.09       0.16 r
  U3091/ZN (NOR2_X2)                       0.03       0.19 f
  U3642/ZN (NOR3_X2)                       0.06       0.25 r
  U5604/ZN (AOI211_X2)                     0.03       0.28 f
  U7168/Z (MUX2_X2)                        0.11       0.39 f
  U7169/Z (MUX2_X2)                        0.12       0.51 f
  U7170/ZN (INV_X4)                        0.02       0.53 r
  U7171/Z (MUX2_X2)                        0.05       0.58 r
  rData1_reg[23]/D (DFF_X2)                0.00       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[23]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rs1[0] (input port clocked by clk)
  Endpoint: rData1_reg[30]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1[0] (in)                              0.00       0.00 f
  U4833/ZN (INV_X8)                        0.01       0.01 r
  U3282/ZN (INV_X4)                        0.01       0.02 f
  U4855/ZN (AND2_X4)                       0.05       0.07 f
  U2438/ZN (INV_X4)                        0.09       0.16 r
  U3198/ZN (NOR2_X2)                       0.03       0.19 f
  U3687/ZN (NOR3_X2)                       0.06       0.25 r
  U3686/ZN (AOI211_X2)                     0.03       0.28 f
  U7222/Z (MUX2_X2)                        0.11       0.39 f
  U7223/Z (MUX2_X2)                        0.12       0.51 f
  U7224/ZN (INV_X4)                        0.02       0.53 r
  U7225/Z (MUX2_X2)                        0.05       0.58 r
  rData1_reg[30]/D (DFF_X2)                0.00       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[30]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rs1[0] (input port clocked by clk)
  Endpoint: rData1_reg[24]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1[0] (in)                              0.00       0.00 f
  U4833/ZN (INV_X8)                        0.01       0.01 r
  U3282/ZN (INV_X4)                        0.01       0.02 f
  U4855/ZN (AND2_X4)                       0.05       0.07 f
  U2438/ZN (INV_X4)                        0.09       0.16 r
  U3101/ZN (NOR2_X2)                       0.03       0.19 f
  U3647/ZN (NOR3_X2)                       0.06       0.25 r
  U3646/ZN (AOI211_X2)                     0.03       0.28 f
  U5574/Z (MUX2_X1)                        0.11       0.39 f
  U7178/Z (MUX2_X2)                        0.12       0.51 f
  U7179/ZN (INV_X4)                        0.02       0.53 r
  U7180/Z (MUX2_X2)                        0.05       0.58 r
  rData1_reg[24]/D (DFF_X2)                0.00       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[24]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: rs2[1] (input port clocked by clk)
  Endpoint: rData2_reg[29]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2[1] (in)                              0.00       0.00 r
  U5608/ZN (INV_X32)                       0.01       0.01 f
  U5570/ZN (NOR2_X4)                       0.03       0.04 r
  U5615/ZN (NAND2_X2)                      0.02       0.06 f
  U5598/ZN (INV_X8)                        0.02       0.08 r
  U4989/ZN (INV_X16)                       0.01       0.10 f
  U2403/ZN (INV_X8)                        0.02       0.12 r
  U2430/ZN (INV_X8)                        0.02       0.14 f
  U3315/ZN (NOR2_X2)                       0.04       0.18 r
  U3050/ZN (NOR2_X2)                       0.02       0.20 f
  U6059/ZN (NAND2_X2)                      0.02       0.23 r
  U6062/ZN (OAI211_X2)                     0.02       0.25 f
  U5377/Z (MUX2_X2)                        0.11       0.36 f
  U6063/Z (MUX2_X2)                        0.12       0.48 f
  U6064/Z (MUX2_X2)                        0.10       0.57 f
  rData2_reg[29]/D (DFF_X2)                0.00       0.57 f
  data arrival time                                   0.57

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[29]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rs2[0] (input port clocked by clk)
  Endpoint: rData2_reg[25]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2[0] (in)                              0.00       0.00 r
  U5610/ZN (INV_X32)                       0.01       0.01 f
  U5609/ZN (INV_X32)                       0.02       0.03 r
  U5614/ZN (NAND2_X2)                      0.02       0.04 f
  U3283/ZN (INV_X4)                        0.02       0.07 r
  U4805/ZN (INV_X4)                        0.02       0.08 f
  U2382/ZN (INV_X16)                       0.02       0.10 r
  U2427/ZN (INV_X4)                        0.04       0.15 f
  U5964/ZN (NOR2_X4)                       0.04       0.19 r
  U5966/ZN (NOR2_X4)                       0.02       0.20 f
  U5595/ZN (NAND2_X4)                      0.02       0.23 r
  U5970/ZN (OAI211_X2)                     0.02       0.25 f
  U5378/Z (MUX2_X2)                        0.11       0.36 f
  U5971/Z (MUX2_X2)                        0.12       0.48 f
  U5972/Z (MUX2_X2)                        0.10       0.57 f
  rData2_reg[25]/D (DFF_X2)                0.00       0.57 f
  data arrival time                                   0.57

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[25]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rs2[0] (input port clocked by clk)
  Endpoint: rData2_reg[16]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2[0] (in)                              0.00       0.00 f
  U5610/ZN (INV_X32)                       0.01       0.01 r
  U5609/ZN (INV_X32)                       0.01       0.03 f
  U5614/ZN (NAND2_X2)                      0.02       0.05 r
  U3283/ZN (INV_X4)                        0.02       0.07 f
  U4805/ZN (INV_X4)                        0.03       0.09 r
  U2382/ZN (INV_X16)                       0.01       0.11 f
  U2421/ZN (INV_X8)                        0.06       0.17 r
  U2888/ZN (NOR2_X2)                       0.03       0.19 f
  U2887/ZN (NOR3_X2)                       0.06       0.25 r
  U3557/ZN (AOI211_X2)                     0.03       0.28 f
  U5803/Z (MUX2_X2)                        0.11       0.39 f
  U5804/Z (MUX2_X2)                        0.12       0.51 f
  U5805/ZN (INV_X4)                        0.02       0.53 r
  U5806/Z (MUX2_X2)                        0.05       0.58 r
  rData2_reg[16]/D (DFF_X2)                0.00       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[16]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rs2[0] (input port clocked by clk)
  Endpoint: rData2_reg[15]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2[0] (in)                              0.00       0.00 f
  U5610/ZN (INV_X32)                       0.01       0.01 r
  U5609/ZN (INV_X32)                       0.01       0.03 f
  U5614/ZN (NAND2_X2)                      0.02       0.05 r
  U3283/ZN (INV_X4)                        0.02       0.07 f
  U4805/ZN (INV_X4)                        0.03       0.09 r
  U2382/ZN (INV_X16)                       0.01       0.11 f
  U2421/ZN (INV_X8)                        0.06       0.17 r
  U2864/ZN (NOR2_X2)                       0.03       0.19 f
  U2863/ZN (NOR3_X2)                       0.06       0.25 r
  U3551/ZN (AOI211_X2)                     0.03       0.28 f
  U5790/Z (MUX2_X2)                        0.11       0.39 f
  U5791/Z (MUX2_X2)                        0.12       0.51 f
  U5792/ZN (INV_X4)                        0.02       0.53 r
  U5793/Z (MUX2_X2)                        0.05       0.58 r
  rData2_reg[15]/D (DFF_X2)                0.00       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[15]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rs2[0] (input port clocked by clk)
  Endpoint: rData2_reg[13]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2[0] (in)                              0.00       0.00 f
  U5610/ZN (INV_X32)                       0.01       0.01 r
  U5609/ZN (INV_X32)                       0.01       0.03 f
  U5614/ZN (NAND2_X2)                      0.02       0.05 r
  U3283/ZN (INV_X4)                        0.02       0.07 f
  U4805/ZN (INV_X4)                        0.03       0.09 r
  U2382/ZN (INV_X16)                       0.01       0.11 f
  U2421/ZN (INV_X8)                        0.06       0.17 r
  U2814/ZN (NOR2_X2)                       0.03       0.19 f
  U2812/ZN (NOR3_X2)                       0.06       0.25 r
  U3537/ZN (AOI211_X2)                     0.03       0.28 f
  U5771/Z (MUX2_X2)                        0.11       0.39 f
  U5772/Z (MUX2_X2)                        0.12       0.51 f
  U5773/ZN (INV_X4)                        0.02       0.53 r
  U5774/Z (MUX2_X2)                        0.05       0.58 r
  rData2_reg[13]/D (DFF_X2)                0.00       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[13]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rs2[0] (input port clocked by clk)
  Endpoint: rData2_reg[14]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2[0] (in)                              0.00       0.00 f
  U5610/ZN (INV_X32)                       0.01       0.01 r
  U5609/ZN (INV_X32)                       0.01       0.03 f
  U5614/ZN (NAND2_X2)                      0.02       0.05 r
  U3283/ZN (INV_X4)                        0.02       0.07 f
  U4805/ZN (INV_X4)                        0.03       0.09 r
  U2382/ZN (INV_X16)                       0.01       0.11 f
  U2421/ZN (INV_X8)                        0.06       0.17 r
  U2838/ZN (NOR2_X2)                       0.03       0.19 f
  U2837/ZN (NOR3_X2)                       0.06       0.25 r
  U3544/ZN (AOI211_X2)                     0.03       0.28 f
  U5778/Z (MUX2_X2)                        0.11       0.39 f
  U5779/Z (MUX2_X2)                        0.12       0.51 f
  U5780/ZN (INV_X4)                        0.02       0.53 r
  U5781/Z (MUX2_X2)                        0.05       0.58 r
  rData2_reg[14]/D (DFF_X2)                0.00       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[14]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rs2[2] (input port clocked by clk)
  Endpoint: rData2_reg[6]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2[2] (in)                              0.00       0.00 r
  U3303/ZN (INV_X4)                        0.01       0.02 f
  U4992/ZN (INV_X4)                        0.03       0.05 r
  U4851/ZN (INV_X4)                        0.05       0.09 f
  U2413/ZN (INV_X4)                        0.08       0.18 r
  U2667/ZN (NOR3_X2)                       0.04       0.22 f
  U5681/ZN (NOR3_X4)                       0.04       0.25 r
  U3496/ZN (AOI211_X2)                     0.02       0.28 f
  U5684/Z (MUX2_X2)                        0.11       0.39 f
  U5685/Z (MUX2_X2)                        0.12       0.51 f
  U5686/ZN (INV_X4)                        0.02       0.53 r
  U5687/Z (MUX2_X2)                        0.05       0.58 r
  rData2_reg[6]/D (DFF_X2)                 0.00       0.58 r
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[6]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rs2[0] (input port clocked by clk)
  Endpoint: rData2_reg[4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2[0] (in)                              0.00       0.00 f
  U5610/ZN (INV_X32)                       0.01       0.01 r
  U5609/ZN (INV_X32)                       0.01       0.03 f
  U5614/ZN (NAND2_X2)                      0.02       0.05 r
  U3283/ZN (INV_X4)                        0.02       0.07 f
  U2470/ZN (INV_X4)                        0.03       0.10 r
  U4826/ZN (INV_X8)                        0.03       0.13 f
  U2407/ZN (INV_X8)                        0.05       0.17 r
  U2622/ZN (NOR2_X2)                       0.03       0.20 f
  U5660/ZN (NOR3_X4)                       0.05       0.25 r
  U5601/ZN (AOI211_X2)                     0.03       0.28 f
  U5600/Z (MUX2_X1)                        0.11       0.39 f
  U5661/Z (MUX2_X2)                        0.12       0.50 f
  U5599/ZN (INV_X2)                        0.02       0.53 r
  U5662/Z (MUX2_X2)                        0.05       0.57 r
  rData2_reg[4]/D (DFF_X2)                 0.00       0.57 r
  data arrival time                                   0.57

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[4]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rs2[0] (input port clocked by clk)
  Endpoint: rData2_reg[20]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2[0] (in)                              0.00       0.00 f
  U5610/ZN (INV_X32)                       0.01       0.01 r
  U5609/ZN (INV_X32)                       0.01       0.03 f
  U5611/ZN (NAND2_X2)                      0.02       0.05 r
  U4792/ZN (INV_X4)                        0.01       0.06 f
  U3281/ZN (INV_X4)                        0.04       0.11 r
  U4845/ZN (INV_X16)                       0.02       0.13 f
  U2472/ZN (INV_X8)                        0.04       0.17 r
  U2971/ZN (NOR2_X2)                       0.02       0.19 f
  U2970/ZN (NOR3_X2)                       0.06       0.25 r
  U3584/ZN (AOI211_X2)                     0.03       0.28 f
  U5854/Z (MUX2_X2)                        0.11       0.39 f
  U5855/Z (MUX2_X2)                        0.12       0.51 f
  U5856/ZN (INV_X4)                        0.02       0.53 r
  U5857/Z (MUX2_X2)                        0.05       0.57 r
  rData2_reg[20]/D (DFF_X2)                0.00       0.57 r
  data arrival time                                   0.57

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[20]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rs2[0] (input port clocked by clk)
  Endpoint: rData2_reg[11]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2[0] (in)                              0.00       0.00 r
  U5610/ZN (INV_X32)                       0.01       0.01 f
  U5609/ZN (INV_X32)                       0.02       0.03 r
  U5614/ZN (NAND2_X2)                      0.02       0.04 f
  U3283/ZN (INV_X4)                        0.02       0.07 r
  U2470/ZN (INV_X4)                        0.02       0.08 f
  U4778/ZN (INV_X8)                        0.02       0.11 r
  U5015/ZN (INV_X16)                       0.02       0.12 f
  U2878/ZN (INV_X4)                        0.06       0.19 r
  U5112/ZN (AND3_X4)                       0.06       0.25 r
  U3531/ZN (AOI211_X2)                     0.03       0.28 f
  U5726/Z (MUX2_X2)                        0.11       0.39 f
  U5727/Z (MUX2_X2)                        0.12       0.51 f
  U5728/ZN (INV_X4)                        0.02       0.53 r
  U5729/Z (MUX2_X2)                        0.05       0.57 r
  rData2_reg[11]/D (DFF_X2)                0.00       0.57 r
  data arrival time                                   0.57

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[11]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rs2[0] (input port clocked by clk)
  Endpoint: rData2_reg[5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2[0] (in)                              0.00       0.00 f
  U5610/ZN (INV_X32)                       0.01       0.01 r
  U5609/ZN (INV_X32)                       0.01       0.03 f
  U5614/ZN (NAND2_X2)                      0.02       0.05 r
  U3283/ZN (INV_X4)                        0.02       0.07 f
  U2470/ZN (INV_X4)                        0.03       0.10 r
  U4826/ZN (INV_X8)                        0.03       0.13 f
  U2407/ZN (INV_X8)                        0.05       0.17 r
  U2644/ZN (NOR2_X2)                       0.03       0.20 f
  U5669/ZN (NOR3_X4)                       0.05       0.25 r
  U5597/ZN (AOI211_X2)                     0.03       0.28 f
  U5596/Z (MUX2_X1)                        0.11       0.39 f
  U5670/Z (MUX2_X2)                        0.12       0.51 f
  U5671/ZN (INV_X4)                        0.02       0.53 r
  U5672/Z (MUX2_X2)                        0.05       0.57 r
  rData2_reg[5]/D (DFF_X2)                 0.00       0.57 r
  data arrival time                                   0.57

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[5]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rs2[0] (input port clocked by clk)
  Endpoint: rData2_reg[21]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2[0] (in)                              0.00       0.00 f
  U5610/ZN (INV_X32)                       0.01       0.01 r
  U5609/ZN (INV_X32)                       0.01       0.03 f
  U5611/ZN (NAND2_X2)                      0.02       0.05 r
  U4792/ZN (INV_X4)                        0.01       0.06 f
  U3281/ZN (INV_X4)                        0.04       0.11 r
  U4845/ZN (INV_X16)                       0.02       0.13 f
  U2472/ZN (INV_X8)                        0.04       0.17 r
  U2995/ZN (NOR2_X2)                       0.02       0.19 f
  U2994/ZN (NOR3_X2)                       0.06       0.25 r
  U3592/ZN (AOI211_X2)                     0.03       0.28 f
  U5861/Z (MUX2_X2)                        0.11       0.39 f
  U5862/Z (MUX2_X2)                        0.12       0.51 f
  U5863/ZN (INV_X4)                        0.02       0.53 r
  U5864/Z (MUX2_X2)                        0.05       0.57 r
  rData2_reg[21]/D (DFF_X2)                0.00       0.57 r
  data arrival time                                   0.57

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[21]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rs2[0] (input port clocked by clk)
  Endpoint: rData2_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2[0] (in)                              0.00       0.00 f
  U5610/ZN (INV_X32)                       0.01       0.01 r
  U5609/ZN (INV_X32)                       0.01       0.03 f
  U5614/ZN (NAND2_X2)                      0.02       0.05 r
  U3283/ZN (INV_X4)                        0.02       0.07 f
  U2470/ZN (INV_X4)                        0.03       0.10 r
  U4826/ZN (INV_X8)                        0.03       0.13 f
  U2407/ZN (INV_X8)                        0.05       0.17 r
  U2599/ZN (NOR2_X2)                       0.03       0.20 f
  U5649/ZN (NOR3_X4)                       0.05       0.25 r
  U3477/ZN (AOI211_X2)                     0.03       0.28 f
  U5650/Z (MUX2_X2)                        0.11       0.39 f
  U5651/Z (MUX2_X2)                        0.12       0.51 f
  U5652/ZN (INV_X4)                        0.02       0.53 r
  U5653/Z (MUX2_X2)                        0.05       0.57 r
  rData2_reg[3]/D (DFF_X2)                 0.00       0.57 r
  data arrival time                                   0.57

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[3]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rs2[2] (input port clocked by clk)
  Endpoint: rData2_reg[19]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2[2] (in)                              0.00       0.00 r
  U3303/ZN (INV_X4)                        0.01       0.02 f
  U5613/ZN (NAND2_X2)                      0.03       0.05 r
  U4808/ZN (INV_X4)                        0.02       0.07 f
  U4807/ZN (INV_X4)                        0.02       0.08 r
  U3284/ZN (INV_X4)                        0.02       0.10 f
  U2420/ZN (INV_X4)                        0.08       0.18 r
  U5842/ZN (OAI21_X4)                      0.04       0.22 f
  U5843/ZN (NOR3_X4)                       0.03       0.25 r
  U3576/ZN (AOI211_X2)                     0.03       0.27 f
  U5844/Z (MUX2_X2)                        0.11       0.39 f
  U5845/Z (MUX2_X2)                        0.12       0.51 f
  U5846/ZN (INV_X4)                        0.02       0.53 r
  U5847/Z (MUX2_X2)                        0.05       0.57 r
  rData2_reg[19]/D (DFF_X2)                0.00       0.57 r
  data arrival time                                   0.57

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[19]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rs2[2] (input port clocked by clk)
  Endpoint: rData2_reg[18]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2[2] (in)                              0.00       0.00 r
  U3303/ZN (INV_X4)                        0.01       0.02 f
  U5613/ZN (NAND2_X2)                      0.03       0.05 r
  U4808/ZN (INV_X4)                        0.02       0.07 f
  U4807/ZN (INV_X4)                        0.02       0.08 r
  U3284/ZN (INV_X4)                        0.02       0.10 f
  U2420/ZN (INV_X4)                        0.08       0.18 r
  U5831/ZN (OAI21_X4)                      0.04       0.22 f
  U5832/ZN (NOR3_X4)                       0.03       0.25 r
  U3569/ZN (AOI211_X2)                     0.03       0.27 f
  U5833/Z (MUX2_X2)                        0.11       0.39 f
  U5834/Z (MUX2_X2)                        0.12       0.51 f
  U5835/ZN (INV_X4)                        0.02       0.53 r
  U5836/Z (MUX2_X2)                        0.05       0.57 r
  rData2_reg[18]/D (DFF_X2)                0.00       0.57 r
  data arrival time                                   0.57

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[18]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: rs1[3] (input port clocked by clk)
  Endpoint: rData1_reg[0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[3] (in)                              0.00       0.00 r
  U5266/ZN (INV_X4)                        0.02       0.02 f
  U4832/ZN (INV_X4)                        0.18       0.20 r
  U4853/ZN (AND2_X2)                       0.27       0.47 r
  U6113/ZN (NAND4_X2)                      0.03       0.50 f
  U6121/ZN (NAND3_X2)                      0.04       0.54 r
  U6155/ZN (OAI211_X2)                     0.02       0.56 f
  rData1_reg[0]/D (DFF_X2)                 0.00       0.56 f
  data arrival time                                   0.56

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[0]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rs1[3] (input port clocked by clk)
  Endpoint: rData1_reg[1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[3] (in)                              0.00       0.00 r
  U5266/ZN (INV_X4)                        0.02       0.02 f
  U4832/ZN (INV_X4)                        0.18       0.20 r
  U4853/ZN (AND2_X2)                       0.27       0.47 r
  U6161/ZN (NAND4_X2)                      0.03       0.50 f
  U6168/ZN (NAND3_X2)                      0.04       0.54 r
  U6202/ZN (OAI211_X2)                     0.02       0.56 f
  rData1_reg[1]/D (DFF_X2)                 0.00       0.56 f
  data arrival time                                   0.56

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[1]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rs1[3] (input port clocked by clk)
  Endpoint: rData1_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[3] (in)                              0.00       0.00 r
  U5266/ZN (INV_X4)                        0.02       0.02 f
  U4832/ZN (INV_X4)                        0.18       0.20 r
  U4853/ZN (AND2_X2)                       0.27       0.47 r
  U6255/ZN (NAND4_X2)                      0.03       0.50 f
  U6262/ZN (NAND3_X2)                      0.04       0.54 r
  U6296/ZN (OAI211_X2)                     0.02       0.56 f
  rData1_reg[3]/D (DFF_X2)                 0.00       0.56 f
  data arrival time                                   0.56

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[3]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rs1[3] (input port clocked by clk)
  Endpoint: rData1_reg[4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[3] (in)                              0.00       0.00 r
  U5266/ZN (INV_X4)                        0.02       0.02 f
  U4832/ZN (INV_X4)                        0.18       0.20 r
  U4853/ZN (AND2_X2)                       0.27       0.47 r
  U6302/ZN (NAND4_X2)                      0.03       0.50 f
  U6309/ZN (NAND3_X2)                      0.04       0.54 r
  U6343/ZN (OAI211_X2)                     0.02       0.56 f
  rData1_reg[4]/D (DFF_X2)                 0.00       0.56 f
  data arrival time                                   0.56

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[4]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rs1[3] (input port clocked by clk)
  Endpoint: rData1_reg[5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[3] (in)                              0.00       0.00 r
  U5266/ZN (INV_X4)                        0.02       0.02 f
  U4832/ZN (INV_X4)                        0.18       0.20 r
  U4853/ZN (AND2_X2)                       0.27       0.47 r
  U6349/ZN (NAND4_X2)                      0.03       0.50 f
  U6356/ZN (NAND3_X2)                      0.04       0.54 r
  U6390/ZN (OAI211_X2)                     0.02       0.56 f
  rData1_reg[5]/D (DFF_X2)                 0.00       0.56 f
  data arrival time                                   0.56

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[5]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rs1[3] (input port clocked by clk)
  Endpoint: rData1_reg[6]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[3] (in)                              0.00       0.00 r
  U5266/ZN (INV_X4)                        0.02       0.02 f
  U4832/ZN (INV_X4)                        0.18       0.20 r
  U4853/ZN (AND2_X2)                       0.27       0.47 r
  U6396/ZN (NAND4_X2)                      0.03       0.50 f
  U6403/ZN (NAND3_X2)                      0.04       0.54 r
  U6437/ZN (OAI211_X2)                     0.02       0.56 f
  rData1_reg[6]/D (DFF_X2)                 0.00       0.56 f
  data arrival time                                   0.56

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[6]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rs1[3] (input port clocked by clk)
  Endpoint: rData1_reg[7]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[3] (in)                              0.00       0.00 r
  U5266/ZN (INV_X4)                        0.02       0.02 f
  U4832/ZN (INV_X4)                        0.18       0.20 r
  U4853/ZN (AND2_X2)                       0.27       0.47 r
  U6443/ZN (NAND4_X2)                      0.03       0.50 f
  U6450/ZN (NAND3_X2)                      0.04       0.54 r
  U6484/ZN (OAI211_X2)                     0.02       0.56 f
  rData1_reg[7]/D (DFF_X2)                 0.00       0.56 f
  data arrival time                                   0.56

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[7]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rs1[3] (input port clocked by clk)
  Endpoint: rData1_reg[8]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[3] (in)                              0.00       0.00 r
  U5266/ZN (INV_X4)                        0.02       0.02 f
  U4832/ZN (INV_X4)                        0.18       0.20 r
  U4853/ZN (AND2_X2)                       0.27       0.47 r
  U6490/ZN (NAND4_X2)                      0.03       0.50 f
  U6497/ZN (NAND3_X2)                      0.04       0.54 r
  U6531/ZN (OAI211_X2)                     0.02       0.56 f
  rData1_reg[8]/D (DFF_X2)                 0.00       0.56 f
  data arrival time                                   0.56

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[8]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rs1[3] (input port clocked by clk)
  Endpoint: rData1_reg[9]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[3] (in)                              0.00       0.00 r
  U5266/ZN (INV_X4)                        0.02       0.02 f
  U4832/ZN (INV_X4)                        0.18       0.20 r
  U4853/ZN (AND2_X2)                       0.27       0.47 r
  U6537/ZN (NAND4_X2)                      0.03       0.50 f
  U6544/ZN (NAND3_X2)                      0.04       0.54 r
  U6578/ZN (OAI211_X2)                     0.02       0.56 f
  rData1_reg[9]/D (DFF_X2)                 0.00       0.56 f
  data arrival time                                   0.56

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[9]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rs1[3] (input port clocked by clk)
  Endpoint: rData1_reg[11]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[3] (in)                              0.00       0.00 r
  U5266/ZN (INV_X4)                        0.02       0.02 f
  U4832/ZN (INV_X4)                        0.18       0.20 r
  U4853/ZN (AND2_X2)                       0.27       0.47 r
  U6620/ZN (NAND4_X2)                      0.03       0.50 f
  U6627/ZN (NAND3_X2)                      0.04       0.54 r
  U6661/ZN (OAI211_X2)                     0.02       0.56 f
  rData1_reg[11]/D (DFF_X2)                0.00       0.56 f
  data arrival time                                   0.56

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[11]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rs1[3] (input port clocked by clk)
  Endpoint: rData1_reg[12]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[3] (in)                              0.00       0.00 r
  U5266/ZN (INV_X4)                        0.02       0.02 f
  U4832/ZN (INV_X4)                        0.18       0.20 r
  U4853/ZN (AND2_X2)                       0.27       0.47 r
  U6667/ZN (NAND4_X2)                      0.03       0.50 f
  U6674/ZN (NAND3_X2)                      0.04       0.54 r
  U6708/ZN (OAI211_X2)                     0.02       0.56 f
  rData1_reg[12]/D (DFF_X2)                0.00       0.56 f
  data arrival time                                   0.56

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[12]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rs1[3] (input port clocked by clk)
  Endpoint: rData1_reg[13]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[3] (in)                              0.00       0.00 r
  U5266/ZN (INV_X4)                        0.02       0.02 f
  U4832/ZN (INV_X4)                        0.18       0.20 r
  U4853/ZN (AND2_X2)                       0.27       0.47 r
  U6714/ZN (NAND4_X2)                      0.03       0.50 f
  U6721/ZN (NAND3_X2)                      0.04       0.54 r
  U6755/ZN (OAI211_X2)                     0.02       0.56 f
  rData1_reg[13]/D (DFF_X2)                0.00       0.56 f
  data arrival time                                   0.56

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[13]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rs1[3] (input port clocked by clk)
  Endpoint: rData1_reg[14]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[3] (in)                              0.00       0.00 r
  U5266/ZN (INV_X4)                        0.02       0.02 f
  U4832/ZN (INV_X4)                        0.18       0.20 r
  U4853/ZN (AND2_X2)                       0.27       0.47 r
  U6761/ZN (NAND4_X2)                      0.03       0.50 f
  U6768/ZN (NAND3_X2)                      0.04       0.54 r
  U6802/ZN (OAI211_X2)                     0.02       0.56 f
  rData1_reg[14]/D (DFF_X2)                0.00       0.56 f
  data arrival time                                   0.56

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[14]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rs1[3] (input port clocked by clk)
  Endpoint: rData1_reg[15]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[3] (in)                              0.00       0.00 r
  U5266/ZN (INV_X4)                        0.02       0.02 f
  U4832/ZN (INV_X4)                        0.18       0.20 r
  U4853/ZN (AND2_X2)                       0.27       0.47 r
  U6808/ZN (NAND4_X2)                      0.03       0.50 f
  U6815/ZN (NAND3_X2)                      0.04       0.54 r
  U6849/ZN (OAI211_X2)                     0.02       0.56 f
  rData1_reg[15]/D (DFF_X2)                0.00       0.56 f
  data arrival time                                   0.56

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[15]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rs1[3] (input port clocked by clk)
  Endpoint: rData1_reg[16]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[3] (in)                              0.00       0.00 r
  U5266/ZN (INV_X4)                        0.02       0.02 f
  U4832/ZN (INV_X4)                        0.18       0.20 r
  U4853/ZN (AND2_X2)                       0.27       0.47 r
  U6855/ZN (NAND4_X2)                      0.03       0.50 f
  U6862/ZN (NAND3_X2)                      0.04       0.54 r
  U6896/ZN (OAI211_X2)                     0.02       0.56 f
  rData1_reg[16]/D (DFF_X2)                0.00       0.56 f
  data arrival time                                   0.56

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[16]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rs1[3] (input port clocked by clk)
  Endpoint: rData1_reg[17]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[3] (in)                              0.00       0.00 r
  U5266/ZN (INV_X4)                        0.02       0.02 f
  U4832/ZN (INV_X4)                        0.18       0.20 r
  U4853/ZN (AND2_X2)                       0.27       0.47 r
  U6902/ZN (NAND4_X2)                      0.03       0.50 f
  U6909/ZN (NAND3_X2)                      0.04       0.54 r
  U6943/ZN (OAI211_X2)                     0.02       0.56 f
  rData1_reg[17]/D (DFF_X2)                0.00       0.56 f
  data arrival time                                   0.56

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[17]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rs1[3] (input port clocked by clk)
  Endpoint: rData1_reg[18]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[3] (in)                              0.00       0.00 r
  U5266/ZN (INV_X4)                        0.02       0.02 f
  U4832/ZN (INV_X4)                        0.18       0.20 r
  U4853/ZN (AND2_X2)                       0.27       0.47 r
  U6949/ZN (NAND4_X2)                      0.03       0.50 f
  U6956/ZN (NAND3_X2)                      0.04       0.54 r
  U6990/ZN (OAI211_X2)                     0.02       0.56 f
  rData1_reg[18]/D (DFF_X2)                0.00       0.56 f
  data arrival time                                   0.56

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[18]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rs1[3] (input port clocked by clk)
  Endpoint: rData1_reg[19]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[3] (in)                              0.00       0.00 r
  U5266/ZN (INV_X4)                        0.02       0.02 f
  U4832/ZN (INV_X4)                        0.18       0.20 r
  U4853/ZN (AND2_X2)                       0.27       0.47 r
  U6996/ZN (NAND4_X2)                      0.03       0.50 f
  U7003/ZN (NAND3_X2)                      0.04       0.54 r
  U7037/ZN (OAI211_X2)                     0.02       0.56 f
  rData1_reg[19]/D (DFF_X2)                0.00       0.56 f
  data arrival time                                   0.56

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[19]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rs1[3] (input port clocked by clk)
  Endpoint: rData1_reg[20]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[3] (in)                              0.00       0.00 r
  U5266/ZN (INV_X4)                        0.02       0.02 f
  U4832/ZN (INV_X4)                        0.18       0.20 r
  U4853/ZN (AND2_X2)                       0.27       0.47 r
  U7043/ZN (NAND4_X2)                      0.03       0.50 f
  U7050/ZN (NAND3_X2)                      0.04       0.54 r
  U7084/ZN (OAI211_X2)                     0.02       0.56 f
  rData1_reg[20]/D (DFF_X2)                0.00       0.56 f
  data arrival time                                   0.56

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[20]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rs1[3] (input port clocked by clk)
  Endpoint: rData1_reg[21]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[3] (in)                              0.00       0.00 r
  U5266/ZN (INV_X4)                        0.02       0.02 f
  U4832/ZN (INV_X4)                        0.18       0.20 r
  U4853/ZN (AND2_X2)                       0.27       0.47 r
  U7090/ZN (NAND4_X2)                      0.03       0.50 f
  U7097/ZN (NAND3_X2)                      0.04       0.54 r
  U7131/ZN (OAI211_X2)                     0.02       0.56 f
  rData1_reg[21]/D (DFF_X2)                0.00       0.56 f
  data arrival time                                   0.56

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[21]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rs1[3] (input port clocked by clk)
  Endpoint: rData1_reg[2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[3] (in)                              0.00       0.00 r
  U5266/ZN (INV_X4)                        0.02       0.02 f
  U4832/ZN (INV_X4)                        0.18       0.20 r
  U4853/ZN (AND2_X2)                       0.27       0.47 r
  U6208/ZN (NAND4_X2)                      0.03       0.50 f
  U6215/ZN (NAND3_X2)                      0.04       0.54 r
  U6249/ZN (OAI211_X2)                     0.02       0.56 f
  rData1_reg[2]/D (DFF_X2)                 0.00       0.56 f
  data arrival time                                   0.56

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[2]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: rs1[0] (input port clocked by clk)
  Endpoint: rData1_reg[22]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[0] (in)                              0.00       0.00 r
  U2435/ZN (INV_X4)                        0.01       0.01 f
  U4814/ZN (INV_X4)                        0.16       0.17 r
  U7150/Z (MUX2_X2)                        0.13       0.30 f
  U7151/ZN (NAND3_X2)                      0.04       0.34 r
  U7152/ZN (NAND4_X2)                      0.03       0.38 f
  U7157/ZN (OAI211_X2)                     0.05       0.43 r
  U4694/ZN (OAI21_X2)                      0.03       0.46 f
  U7162/Z (MUX2_X2)                        0.09       0.55 f
  rData1_reg[22]/D (DFF_X2)                0.00       0.55 f
  data arrival time                                   0.55

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[22]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: rs1[0] (input port clocked by clk)
  Endpoint: rData2_reg[12]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1[0] (in)                              0.00       0.00 f
  U2280/ZN (INV_X8)                        0.03       0.03 r
  U7243/ZN (NOR2_X1)                       0.03       0.05 f
  U7244/ZN (OAI22_X1)                      0.08       0.14 r
  U7248/ZN (NAND3_X1)                      0.05       0.18 f
  U5621/ZN (NOR2_X4)                       0.04       0.22 r
  U3397/ZN (AOI21_X2)                      0.02       0.25 f
  U4862/ZN (NAND3_X2)                      0.06       0.31 r
  U4769/ZN (INV_X4)                        0.03       0.34 f
  U4773/ZN (INV_X4)                        0.03       0.37 r
  U4844/ZN (AND2_X4)                       0.05       0.42 r
  U5742/ZN (NAND2_X2)                      0.02       0.44 f
  U3257/ZN (OAI21_X2)                      0.04       0.48 r
  U3255/ZN (NOR2_X2)                       0.02       0.50 f
  U5743/ZN (NAND2_X2)                      0.03       0.53 r
  U4691/ZN (OAI21_X2)                      0.02       0.55 f
  rData2_reg[12]/D (DFF_X2)                0.00       0.55 f
  data arrival time                                   0.55

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[12]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: rs1[0] (input port clocked by clk)
  Endpoint: rData2_reg[22]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1[0] (in)                              0.00       0.00 f
  U2280/ZN (INV_X8)                        0.03       0.03 r
  U7243/ZN (NOR2_X1)                       0.03       0.05 f
  U7244/ZN (OAI22_X1)                      0.08       0.14 r
  U7248/ZN (NAND3_X1)                      0.05       0.18 f
  U5621/ZN (NOR2_X4)                       0.04       0.22 r
  U3397/ZN (AOI21_X2)                      0.02       0.25 f
  U4862/ZN (NAND3_X2)                      0.06       0.31 r
  U4769/ZN (INV_X4)                        0.03       0.34 f
  U4773/ZN (INV_X4)                        0.03       0.37 r
  U4844/ZN (AND2_X4)                       0.05       0.42 r
  U5742/ZN (NAND2_X2)                      0.02       0.44 f
  U3265/ZN (OAI21_X2)                      0.04       0.48 r
  U3263/ZN (NOR2_X2)                       0.02       0.50 f
  U5877/ZN (NAND2_X2)                      0.03       0.53 r
  U4692/ZN (OAI21_X2)                      0.02       0.55 f
  rData2_reg[22]/D (DFF_X2)                0.00       0.55 f
  data arrival time                                   0.55

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[22]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: rs2[0] (input port clocked by clk)
  Endpoint: rData2_reg[26]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2[0] (in)                              0.00       0.00 r
  U5610/ZN (INV_X32)                       0.01       0.01 f
  U5609/ZN (INV_X32)                       0.02       0.03 r
  U5614/ZN (NAND2_X2)                      0.02       0.04 f
  U3283/ZN (INV_X4)                        0.02       0.07 r
  U4805/ZN (INV_X4)                        0.02       0.08 f
  U2382/ZN (INV_X16)                       0.02       0.10 r
  U2427/ZN (INV_X4)                        0.04       0.15 f
  U5986/ZN (NOR2_X4)                       0.04       0.18 r
  U2505/ZN (NOR2_X2)                       0.02       0.20 f
  U5588/ZN (NAND2_X4)                      0.03       0.23 r
  U5988/ZN (OAI211_X2)                     0.02       0.25 f
  U5589/Z (MUX2_X1)                        0.11       0.36 f
  U5995/Z (MUX2_X2)                        0.12       0.48 f
  rData2_reg[26]/D (SDFF_X1)               0.00       0.48 f
  data arrival time                                   0.48

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[26]/CK (SDFF_X1)              0.00       0.62 r
  library setup time                      -0.10       0.52
  data required time                                  0.52
  -----------------------------------------------------------
  data required time                                  0.52
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: rs2[0] (input port clocked by clk)
  Endpoint: rData2_reg[23]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2[0] (in)                              0.00       0.00 f
  U5610/ZN (INV_X32)                       0.01       0.01 r
  U5609/ZN (INV_X32)                       0.01       0.03 f
  U5614/ZN (NAND2_X2)                      0.02       0.05 r
  U3283/ZN (INV_X4)                        0.02       0.07 f
  U2470/ZN (INV_X4)                        0.03       0.10 r
  U4778/ZN (INV_X8)                        0.02       0.11 f
  U5015/ZN (INV_X16)                       0.03       0.14 r
  U2457/ZN (INV_X4)                        0.04       0.18 f
  U2252/ZN (NAND3_X1)                      0.06       0.24 r
  U2384/ZN (OAI211_X4)                     0.03       0.27 f
  U5379/Z (MUX2_X2)                        0.09       0.36 f
  U5920/Z (MUX2_X2)                        0.12       0.48 f
  rData2_reg[23]/D (SDFF_X1)               0.00       0.48 f
  data arrival time                                   0.48

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[23]/CK (SDFF_X1)              0.00       0.62 r
  library setup time                      -0.10       0.52
  data required time                                  0.52
  -----------------------------------------------------------
  data required time                                  0.52
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: rs1[0] (input port clocked by clk)
  Endpoint: rData1_reg[10]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1[0] (in)                              0.00       0.00 r
  U2435/ZN (INV_X4)                        0.01       0.01 f
  U2459/ZN (INV_X4)                        0.13       0.14 r
  U6608/Z (MUX2_X2)                        0.14       0.28 f
  U3421/ZN (NOR3_X2)                       0.05       0.33 r
  U3276/ZN (NOR2_X2)                       0.02       0.35 f
  U6609/ZN (OAI211_X2)                     0.05       0.41 r
  U4693/ZN (OAI21_X2)                      0.03       0.44 f
  U6614/Z (MUX2_X2)                        0.09       0.53 f
  rData1_reg[10]/D (DFF_X2)                0.00       0.53 f
  data arrival time                                   0.53

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[10]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: rs1[0] (input port clocked by clk)
  Endpoint: rData2_reg[1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1[0] (in)                              0.00       0.00 f
  U2280/ZN (INV_X8)                        0.03       0.03 r
  U7243/ZN (NOR2_X1)                       0.03       0.05 f
  U7244/ZN (OAI22_X1)                      0.08       0.14 r
  U7248/ZN (NAND3_X1)                      0.05       0.18 f
  U5621/ZN (NOR2_X4)                       0.04       0.22 r
  U3397/ZN (AOI21_X2)                      0.02       0.25 f
  U4862/ZN (NAND3_X2)                      0.06       0.31 r
  U4769/ZN (INV_X4)                        0.03       0.34 f
  U4777/ZN (INV_X2)                        0.04       0.38 r
  U3249/ZN (NOR2_X2)                       0.02       0.40 f
  U3248/ZN (NOR2_X2)                       0.04       0.44 r
  U5639/ZN (NAND4_X2)                      0.03       0.47 f
  U4689/ZN (OAI21_X2)                      0.04       0.51 r
  rData2_reg[1]/D (DFF_X2)                 0.00       0.51 r
  data arrival time                                   0.51

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[1]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: rs1[0] (input port clocked by clk)
  Endpoint: rData2_reg[23]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1[0] (in)                              0.00       0.00 f
  U2280/ZN (INV_X8)                        0.03       0.03 r
  U7243/ZN (NOR2_X1)                       0.03       0.05 f
  U7244/ZN (OAI22_X1)                      0.08       0.14 r
  U7248/ZN (NAND3_X1)                      0.05       0.18 f
  U5621/ZN (NOR2_X4)                       0.04       0.22 r
  U3397/ZN (AOI21_X2)                      0.02       0.25 f
  U4862/ZN (NAND3_X2)                      0.06       0.31 r
  U4771/ZN (INV_X4)                        0.05       0.36 f
  rData2_reg[23]/SE (SDFF_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[23]/CK (SDFF_X1)              0.00       0.62 r
  library setup time                      -0.14       0.48
  data required time                                  0.48
  -----------------------------------------------------------
  data required time                                  0.48
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: rs1[0] (input port clocked by clk)
  Endpoint: rData2_reg[26]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1[0] (in)                              0.00       0.00 f
  U2280/ZN (INV_X8)                        0.03       0.03 r
  U7243/ZN (NOR2_X1)                       0.03       0.05 f
  U7244/ZN (OAI22_X1)                      0.08       0.14 r
  U7248/ZN (NAND3_X1)                      0.05       0.18 f
  U5621/ZN (NOR2_X4)                       0.04       0.22 r
  U3397/ZN (AOI21_X2)                      0.02       0.25 f
  U4862/ZN (NAND3_X2)                      0.06       0.31 r
  U4770/ZN (INV_X4)                        0.05       0.36 f
  rData2_reg[26]/SE (SDFF_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[26]/CK (SDFF_X1)              0.00       0.62 r
  library setup time                      -0.14       0.48
  data required time                                  0.48
  -----------------------------------------------------------
  data required time                                  0.48
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: wData[23] (input port clocked by clk)
  Endpoint: rData2_reg[23]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  wData[23] (in)                           0.00       0.00 r
  rData2_reg[23]/SI (SDFF_X1)              0.00       0.00 r
  data arrival time                                   0.00

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[23]/CK (SDFF_X1)              0.00       0.62 r
  library setup time                      -0.11       0.51
  data required time                                  0.51
  -----------------------------------------------------------
  data required time                                  0.51
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: wData[26] (input port clocked by clk)
  Endpoint: rData2_reg[26]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  wData[26] (in)                           0.00       0.00 r
  rData2_reg[26]/SI (SDFF_X1)              0.00       0.00 r
  data arrival time                                   0.00

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[26]/CK (SDFF_X1)              0.00       0.62 r
  library setup time                      -0.11       0.51
  data required time                                  0.51
  -----------------------------------------------------------
  data required time                                  0.51
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[15][27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U1900/ZN (AND2_X2)                       0.07       0.14 f
  U1703/ZN (NAND2_X2)                      0.15       0.28 r
  U5000/ZN (INV_X4)                        0.03       0.31 f
  U5245/ZN (INV_X4)                        0.09       0.41 r
  U5426/ZN (NAND2_X1)                      0.04       0.44 f
  U4173/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[15][27]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[15][27]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[15][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U1900/ZN (AND2_X2)                       0.07       0.14 f
  U1703/ZN (NAND2_X2)                      0.15       0.28 r
  U5000/ZN (INV_X4)                        0.03       0.31 f
  U5245/ZN (INV_X4)                        0.09       0.41 r
  U5448/ZN (NAND2_X1)                      0.04       0.44 f
  U4698/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[15][28]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[15][28]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[15][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U1900/ZN (AND2_X2)                       0.07       0.14 f
  U1703/ZN (NAND2_X2)                      0.15       0.28 r
  U5000/ZN (INV_X4)                        0.03       0.31 f
  U5245/ZN (INV_X4)                        0.09       0.41 r
  U5456/ZN (NAND2_X1)                      0.04       0.44 f
  U4176/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[15][31]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[15][31]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[12][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U1900/ZN (AND2_X2)                       0.07       0.14 f
  U1899/ZN (NAND2_X2)                      0.15       0.28 r
  U5009/ZN (INV_X4)                        0.03       0.31 f
  U5239/ZN (INV_X4)                        0.09       0.40 r
  U5359/ZN (NAND2_X1)                      0.04       0.44 f
  U4076/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[12][25]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[12][25]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[12][27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U1900/ZN (AND2_X2)                       0.07       0.14 f
  U1899/ZN (NAND2_X2)                      0.15       0.28 r
  U5009/ZN (INV_X4)                        0.03       0.31 f
  U5239/ZN (INV_X4)                        0.09       0.40 r
  U5335/ZN (NAND2_X1)                      0.04       0.44 f
  U4078/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[12][27]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[12][27]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[12][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U1900/ZN (AND2_X2)                       0.07       0.14 f
  U1899/ZN (NAND2_X2)                      0.15       0.28 r
  U5009/ZN (INV_X4)                        0.03       0.31 f
  U5239/ZN (INV_X4)                        0.09       0.40 r
  U5363/ZN (NAND2_X1)                      0.04       0.44 f
  U4082/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[12][31]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[12][31]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[14][27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U1900/ZN (AND2_X2)                       0.07       0.14 f
  U1768/ZN (NAND2_X2)                      0.15       0.28 r
  U4999/ZN (INV_X4)                        0.03       0.31 f
  U5242/ZN (INV_X4)                        0.09       0.40 r
  U5353/ZN (NAND2_X1)                      0.04       0.44 f
  U4142/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[14][27]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][27]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[14][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U1900/ZN (AND2_X2)                       0.07       0.14 f
  U1768/ZN (NAND2_X2)                      0.15       0.28 r
  U4999/ZN (INV_X4)                        0.03       0.31 f
  U5242/ZN (INV_X4)                        0.09       0.40 r
  U5383/ZN (NAND2_X1)                      0.04       0.44 f
  U4143/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[14][28]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][28]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[14][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U1900/ZN (AND2_X2)                       0.07       0.14 f
  U1768/ZN (NAND2_X2)                      0.15       0.28 r
  U4999/ZN (INV_X4)                        0.03       0.31 f
  U5242/ZN (INV_X4)                        0.09       0.40 r
  U5391/ZN (NAND2_X1)                      0.04       0.44 f
  U4146/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[14][31]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][31]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[15][24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U1900/ZN (AND2_X2)                       0.07       0.14 f
  U1703/ZN (NAND2_X2)                      0.15       0.28 r
  U5000/ZN (INV_X4)                        0.03       0.31 f
  U5247/ZN (INV_X4)                        0.09       0.40 r
  U5428/ZN (NAND2_X1)                      0.04       0.44 f
  U4171/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[15][24]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[15][24]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[15][30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U1900/ZN (AND2_X2)                       0.07       0.14 f
  U1703/ZN (NAND2_X2)                      0.15       0.28 r
  U5000/ZN (INV_X4)                        0.03       0.31 f
  U5246/ZN (INV_X4)                        0.09       0.40 r
  U5446/ZN (NAND2_X1)                      0.04       0.44 f
  U4175/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[15][30]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[15][30]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[12][24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U1900/ZN (AND2_X2)                       0.07       0.14 f
  U1899/ZN (NAND2_X2)                      0.15       0.28 r
  U5009/ZN (INV_X4)                        0.03       0.31 f
  U5241/ZN (INV_X4)                        0.09       0.40 r
  U5337/ZN (NAND2_X1)                      0.04       0.44 f
  U4075/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[12][24]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[12][24]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[12][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U1900/ZN (AND2_X2)                       0.07       0.14 f
  U1899/ZN (NAND2_X2)                      0.15       0.28 r
  U5009/ZN (INV_X4)                        0.03       0.31 f
  U5240/ZN (INV_X4)                        0.09       0.40 r
  U5357/ZN (NAND2_X1)                      0.04       0.44 f
  U4079/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[12][28]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[12][28]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[14][24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U1900/ZN (AND2_X2)                       0.07       0.14 f
  U1768/ZN (NAND2_X2)                      0.15       0.28 r
  U4999/ZN (INV_X4)                        0.03       0.31 f
  U5244/ZN (INV_X4)                        0.09       0.40 r
  U5355/ZN (NAND2_X1)                      0.04       0.44 f
  U4139/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[14][24]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][24]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[14][30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U1900/ZN (AND2_X2)                       0.07       0.14 f
  U1768/ZN (NAND2_X2)                      0.15       0.28 r
  U4999/ZN (INV_X4)                        0.03       0.31 f
  U5243/ZN (INV_X4)                        0.09       0.40 r
  U5381/ZN (NAND2_X1)                      0.04       0.44 f
  U4145/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[14][30]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][30]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[10][26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U2034/ZN (AND2_X2)                       0.06       0.13 f
  U2033/ZN (NAND2_X2)                      0.15       0.28 r
  U4995/ZN (INV_X4)                        0.03       0.31 f
  U5233/ZN (INV_X4)                        0.09       0.40 r
  U5464/ZN (NAND2_X1)                      0.03       0.44 f
  U4013/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[10][26]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][26]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[10][27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U2034/ZN (AND2_X2)                       0.06       0.13 f
  U2033/ZN (NAND2_X2)                      0.15       0.28 r
  U4995/ZN (INV_X4)                        0.03       0.31 f
  U5233/ZN (INV_X4)                        0.09       0.40 r
  U5432/ZN (NAND2_X1)                      0.04       0.44 f
  U4014/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[10][27]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][27]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[10][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U2034/ZN (AND2_X2)                       0.06       0.13 f
  U2033/ZN (NAND2_X2)                      0.15       0.28 r
  U4995/ZN (INV_X4)                        0.03       0.31 f
  U5233/ZN (INV_X4)                        0.09       0.40 r
  U5484/ZN (NAND2_X1)                      0.04       0.44 f
  U4018/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[10][31]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][31]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[11][27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U2034/ZN (AND2_X2)                       0.06       0.13 f
  U1967/ZN (NAND2_X2)                      0.15       0.28 r
  U4996/ZN (INV_X4)                        0.03       0.31 f
  U5236/ZN (INV_X4)                        0.09       0.40 r
  U5402/ZN (NAND2_X1)                      0.04       0.44 f
  U4046/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[11][27]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[11][27]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[11][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U2034/ZN (AND2_X2)                       0.06       0.13 f
  U1967/ZN (NAND2_X2)                      0.15       0.28 r
  U4996/ZN (INV_X4)                        0.03       0.31 f
  U5236/ZN (INV_X4)                        0.09       0.40 r
  U5409/ZN (NAND2_X1)                      0.04       0.44 f
  U4047/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[11][28]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[11][28]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[11][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U2034/ZN (AND2_X2)                       0.06       0.13 f
  U1967/ZN (NAND2_X2)                      0.15       0.28 r
  U4996/ZN (INV_X4)                        0.03       0.31 f
  U5236/ZN (INV_X4)                        0.09       0.40 r
  U5417/ZN (NAND2_X1)                      0.04       0.44 f
  U4050/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[11][31]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[11][31]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[10][24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U2034/ZN (AND2_X2)                       0.06       0.13 f
  U2033/ZN (NAND2_X2)                      0.15       0.28 r
  U4995/ZN (INV_X4)                        0.03       0.31 f
  U5235/ZN (INV_X4)                        0.09       0.40 r
  U5434/ZN (NAND2_X1)                      0.03       0.43 f
  U4011/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[10][24]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][24]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[10][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U2034/ZN (AND2_X2)                       0.06       0.13 f
  U2033/ZN (NAND2_X2)                      0.15       0.28 r
  U4995/ZN (INV_X4)                        0.03       0.31 f
  U5234/ZN (INV_X4)                        0.09       0.40 r
  U5462/ZN (NAND2_X1)                      0.04       0.44 f
  U4015/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[10][28]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][28]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[11][24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U2034/ZN (AND2_X2)                       0.06       0.13 f
  U1967/ZN (NAND2_X2)                      0.15       0.28 r
  U4996/ZN (INV_X4)                        0.03       0.31 f
  U5238/ZN (INV_X4)                        0.09       0.40 r
  U5404/ZN (NAND2_X1)                      0.04       0.44 f
  U4043/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[11][24]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[11][24]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: rd[4] (input port clocked by clk)
  Endpoint: mem_reg[11][30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd[4] (in)                               0.00       0.00 r
  U7249/ZN (INV_X4)                        0.01       0.01 f
  U2037/ZN (AND2_X2)                       0.06       0.07 f
  U2034/ZN (AND2_X2)                       0.06       0.13 f
  U1967/ZN (NAND2_X2)                      0.15       0.28 r
  U4996/ZN (INV_X4)                        0.03       0.31 f
  U5237/ZN (INV_X4)                        0.09       0.40 r
  U5407/ZN (NAND2_X1)                      0.04       0.44 f
  U4049/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[11][30]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[11][30]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[26][24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  regWr (in)                               0.00       0.00 f
  U1638/ZN (AND2_X2)                       0.06       0.06 f
  U1048/ZN (AND2_X2)                       0.06       0.12 f
  U917/ZN (NAND2_X2)                       0.16       0.28 r
  U5005/ZN (INV_X4)                        0.03       0.30 f
  U5257/ZN (INV_X4)                        0.10       0.40 r
  U5556/ZN (NAND2_X1)                      0.04       0.44 f
  U4521/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[26][24]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[26][24]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[26][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  regWr (in)                               0.00       0.00 f
  U1638/ZN (AND2_X2)                       0.06       0.06 f
  U1048/ZN (AND2_X2)                       0.06       0.12 f
  U917/ZN (NAND2_X2)                       0.16       0.28 r
  U5005/ZN (INV_X4)                        0.03       0.30 f
  U5257/ZN (INV_X4)                        0.10       0.40 r
  U5568/ZN (NAND2_X1)                      0.04       0.44 f
  U4528/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[26][31]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[26][31]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[18][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  regWr (in)                               0.00       0.00 f
  U1638/ZN (AND2_X2)                       0.06       0.06 f
  U1637/ZN (AND2_X2)                       0.06       0.12 f
  U1506/ZN (NAND2_X2)                      0.16       0.28 r
  U5001/ZN (INV_X4)                        0.03       0.30 f
  U5248/ZN (INV_X4)                        0.09       0.40 r
  U5489/ZN (NAND2_X1)                      0.04       0.43 f
  U4264/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[18][23]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[18][23]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[18][30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  regWr (in)                               0.00       0.00 f
  U1638/ZN (AND2_X2)                       0.06       0.06 f
  U1637/ZN (AND2_X2)                       0.06       0.12 f
  U1506/ZN (NAND2_X2)                      0.16       0.28 r
  U5001/ZN (INV_X4)                        0.03       0.30 f
  U5248/ZN (INV_X4)                        0.09       0.40 r
  U5440/ZN (NAND2_X1)                      0.04       0.43 f
  U4271/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[18][30]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[18][30]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[18][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  regWr (in)                               0.00       0.00 f
  U1638/ZN (AND2_X2)                       0.06       0.06 f
  U1637/ZN (AND2_X2)                       0.06       0.12 f
  U1506/ZN (NAND2_X2)                      0.16       0.28 r
  U5001/ZN (INV_X4)                        0.03       0.30 f
  U5248/ZN (INV_X4)                        0.09       0.40 r
  U5495/ZN (NAND2_X1)                      0.04       0.43 f
  U4272/ZN (OAI21_X2)                      0.04       0.48 r
  mem_reg[18][31]/D (DFF_X2)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[18][31]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[26][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  regWr (in)                               0.00       0.00 f
  U1638/ZN (AND2_X2)                       0.06       0.06 f
  U1048/ZN (AND2_X2)                       0.06       0.12 f
  U917/ZN (NAND2_X2)                       0.16       0.28 r
  U5005/ZN (INV_X4)                        0.03       0.30 f
  U5259/ZN (INV_X4)                        0.09       0.40 r
  U5565/ZN (NAND2_X1)                      0.04       0.43 f
  U4520/ZN (OAI21_X2)                      0.04       0.47 r
  mem_reg[26][23]/D (DFF_X2)               0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[26][23]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: regWr (input port clocked by clk)
  Endpoint: mem_reg[18][24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  regWr (in)                               0.00       0.00 f
  U1638/ZN (AND2_X2)                       0.06       0.06 f
  U1637/ZN (AND2_X2)                       0.06       0.12 f
  U1506/ZN (NAND2_X2)                      0.16       0.28 r
  U5001/ZN (INV_X4)                        0.03       0.30 f
  U5249/ZN (INV_X4)                        0.09       0.40 r
  U5444/ZN (NAND2_X1)                      0.04       0.43 f
  U4265/ZN (OAI21_X2)                      0.04       0.47 r
  mem_reg[18][24]/D (DFF_X2)               0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[18][24]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: rData1_reg[0]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[0]/CK (DFF_X2)                0.00       0.62 r
  rData1_reg[0]/Q (DFF_X2)                 0.16       0.78 f
  rData1[0] (out)                          0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[1]/CK (DFF_X2)                0.00       0.62 r
  rData1_reg[1]/Q (DFF_X2)                 0.16       0.78 f
  rData1[1] (out)                          0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[2]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[2]/CK (DFF_X2)                0.00       0.62 r
  rData1_reg[2]/Q (DFF_X2)                 0.16       0.78 f
  rData1[2] (out)                          0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[3]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[3]/CK (DFF_X2)                0.00       0.62 r
  rData1_reg[3]/Q (DFF_X2)                 0.16       0.78 f
  rData1[3] (out)                          0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[4]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[4]/CK (DFF_X2)                0.00       0.62 r
  rData1_reg[4]/Q (DFF_X2)                 0.16       0.78 f
  rData1[4] (out)                          0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[5]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[5]/CK (DFF_X2)                0.00       0.62 r
  rData1_reg[5]/Q (DFF_X2)                 0.16       0.78 f
  rData1[5] (out)                          0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[6]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[6]/CK (DFF_X2)                0.00       0.62 r
  rData1_reg[6]/Q (DFF_X2)                 0.16       0.78 f
  rData1[6] (out)                          0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[7]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[7]/CK (DFF_X2)                0.00       0.62 r
  rData1_reg[7]/Q (DFF_X2)                 0.16       0.78 f
  rData1[7] (out)                          0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[8]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[8]/CK (DFF_X2)                0.00       0.62 r
  rData1_reg[8]/Q (DFF_X2)                 0.16       0.78 f
  rData1[8] (out)                          0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[9]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[9]/CK (DFF_X2)                0.00       0.62 r
  rData1_reg[9]/Q (DFF_X2)                 0.16       0.78 f
  rData1[9] (out)                          0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[10]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[10]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[10]/Q (DFF_X2)                0.16       0.78 f
  rData1[10] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[11]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[11]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[11]/Q (DFF_X2)                0.16       0.78 f
  rData1[11] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[12]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[12]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[12]/Q (DFF_X2)                0.16       0.78 f
  rData1[12] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[13]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[13]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[13]/Q (DFF_X2)                0.16       0.78 f
  rData1[13] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[14]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[14]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[14]/Q (DFF_X2)                0.16       0.78 f
  rData1[14] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[15]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[15]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[15]/Q (DFF_X2)                0.16       0.78 f
  rData1[15] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[16]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[16]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[16]/Q (DFF_X2)                0.16       0.78 f
  rData1[16] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[17]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[17]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[17]/Q (DFF_X2)                0.16       0.78 f
  rData1[17] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[18]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[18]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[18]/Q (DFF_X2)                0.16       0.78 f
  rData1[18] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[19]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[19]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[19]/Q (DFF_X2)                0.16       0.78 f
  rData1[19] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[20]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[20]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[20]/Q (DFF_X2)                0.16       0.78 f
  rData1[20] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[21]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[21]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[21]/Q (DFF_X2)                0.16       0.78 f
  rData1[21] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[22]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[22]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[22]/Q (DFF_X2)                0.16       0.78 f
  rData1[22] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[23]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[23]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[23]/Q (DFF_X2)                0.16       0.78 f
  rData1[23] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[24]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[24]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[24]/Q (DFF_X2)                0.16       0.78 f
  rData1[24] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[25]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[25]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[25]/Q (DFF_X2)                0.16       0.78 f
  rData1[25] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[26]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[26]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[26]/Q (DFF_X2)                0.16       0.78 f
  rData1[26] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[27]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[27]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[27]/Q (DFF_X2)                0.16       0.78 f
  rData1[27] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[28]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[28]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[28]/Q (DFF_X2)                0.16       0.78 f
  rData1[28] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[29]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[29]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[29]/Q (DFF_X2)                0.16       0.78 f
  rData1[29] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[30]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[30]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[30]/Q (DFF_X2)                0.16       0.78 f
  rData1[30] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData1_reg[31]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData1[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[31]/CK (DFF_X2)               0.00       0.62 r
  rData1_reg[31]/Q (DFF_X2)                0.16       0.78 f
  rData1[31] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[0]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[0]/CK (DFF_X2)                0.00       0.62 r
  rData2_reg[0]/Q (DFF_X2)                 0.16       0.78 f
  rData2[0] (out)                          0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[1]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[1]/CK (DFF_X2)                0.00       0.62 r
  rData2_reg[1]/Q (DFF_X2)                 0.16       0.78 f
  rData2[1] (out)                          0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[2]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[2]/CK (DFF_X2)                0.00       0.62 r
  rData2_reg[2]/Q (DFF_X2)                 0.16       0.78 f
  rData2[2] (out)                          0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[3]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[3]/CK (DFF_X2)                0.00       0.62 r
  rData2_reg[3]/Q (DFF_X2)                 0.16       0.78 f
  rData2[3] (out)                          0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[4]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[4]/CK (DFF_X2)                0.00       0.62 r
  rData2_reg[4]/Q (DFF_X2)                 0.16       0.78 f
  rData2[4] (out)                          0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[5]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[5]/CK (DFF_X2)                0.00       0.62 r
  rData2_reg[5]/Q (DFF_X2)                 0.16       0.78 f
  rData2[5] (out)                          0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[6]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[6]/CK (DFF_X2)                0.00       0.62 r
  rData2_reg[6]/Q (DFF_X2)                 0.16       0.78 f
  rData2[6] (out)                          0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[7]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[7]/CK (DFF_X2)                0.00       0.62 r
  rData2_reg[7]/Q (DFF_X2)                 0.16       0.78 f
  rData2[7] (out)                          0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[8]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[8]/CK (DFF_X2)                0.00       0.62 r
  rData2_reg[8]/Q (DFF_X2)                 0.16       0.78 f
  rData2[8] (out)                          0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[9]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[9]/CK (DFF_X2)                0.00       0.62 r
  rData2_reg[9]/Q (DFF_X2)                 0.16       0.78 f
  rData2[9] (out)                          0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[10]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[10]/CK (DFF_X2)               0.00       0.62 r
  rData2_reg[10]/Q (DFF_X2)                0.16       0.78 f
  rData2[10] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[11]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[11]/CK (DFF_X2)               0.00       0.62 r
  rData2_reg[11]/Q (DFF_X2)                0.16       0.78 f
  rData2[11] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[12]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[12]/CK (DFF_X2)               0.00       0.62 r
  rData2_reg[12]/Q (DFF_X2)                0.16       0.78 f
  rData2[12] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[13]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[13]/CK (DFF_X2)               0.00       0.62 r
  rData2_reg[13]/Q (DFF_X2)                0.16       0.78 f
  rData2[13] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[14]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[14]/CK (DFF_X2)               0.00       0.62 r
  rData2_reg[14]/Q (DFF_X2)                0.16       0.78 f
  rData2[14] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[15]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[15]/CK (DFF_X2)               0.00       0.62 r
  rData2_reg[15]/Q (DFF_X2)                0.16       0.78 f
  rData2[15] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[16]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[16]/CK (DFF_X2)               0.00       0.62 r
  rData2_reg[16]/Q (DFF_X2)                0.16       0.78 f
  rData2[16] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[17]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[17]/CK (DFF_X2)               0.00       0.62 r
  rData2_reg[17]/Q (DFF_X2)                0.16       0.78 f
  rData2[17] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[18]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[18]/CK (DFF_X2)               0.00       0.62 r
  rData2_reg[18]/Q (DFF_X2)                0.16       0.78 f
  rData2[18] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[19]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[19]/CK (DFF_X2)               0.00       0.62 r
  rData2_reg[19]/Q (DFF_X2)                0.16       0.78 f
  rData2[19] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[20]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[20]/CK (DFF_X2)               0.00       0.62 r
  rData2_reg[20]/Q (DFF_X2)                0.16       0.78 f
  rData2[20] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[21]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[21]/CK (DFF_X2)               0.00       0.62 r
  rData2_reg[21]/Q (DFF_X2)                0.16       0.78 f
  rData2[21] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[22]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[22]/CK (DFF_X2)               0.00       0.62 r
  rData2_reg[22]/Q (DFF_X2)                0.16       0.78 f
  rData2[22] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[25]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[25]/CK (DFF_X2)               0.00       0.62 r
  rData2_reg[25]/Q (DFF_X2)                0.16       0.78 f
  rData2[25] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[28]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[28]/CK (DFF_X2)               0.00       0.62 r
  rData2_reg[28]/Q (DFF_X2)                0.16       0.78 f
  rData2[28] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[29]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[29]/CK (DFF_X2)               0.00       0.62 r
  rData2_reg[29]/Q (DFF_X2)                0.16       0.78 f
  rData2[29] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[30]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[30]/CK (DFF_X2)               0.00       0.62 r
  rData2_reg[30]/Q (DFF_X2)                0.16       0.78 f
  rData2[30] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[31]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[31]/CK (DFF_X2)               0.00       0.62 r
  rData2_reg[31]/Q (DFF_X2)                0.16       0.78 f
  rData2[31] (out)                         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: rData2_reg[24]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[24]/CK (DFF_X1)               0.00       0.62 r
  rData2_reg[24]/Q (DFF_X1)                0.15       0.77 f
  rData2[24] (out)                         0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: rData2_reg[27]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[27]/CK (DFF_X1)               0.00       0.62 r
  rData2_reg[27]/Q (DFF_X1)                0.15       0.77 f
  rData2[27] (out)                         0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: rData2_reg[23]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[23]/CK (SDFF_X1)              0.00       0.62 r
  rData2_reg[23]/Q (SDFF_X1)               0.10       0.73 r
  rData2[23] (out)                         0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: rData2_reg[26]
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: rData2[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[26]/CK (SDFF_X1)              0.00       0.62 r
  rData2_reg[26]/Q (SDFF_X1)               0.10       0.73 r
  rData2[26] (out)                         0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: mem_reg[18][24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[24]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[18][24]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[18][24]/Q (DFF_X2)               0.17       0.17 f
  U5938/ZN (NOR2_X4)                       0.03       0.20 r
  U5939/ZN (NAND2_X2)                      0.02       0.22 f
  U2387/ZN (NAND2_X4)                      0.03       0.25 r
  U2385/ZN (OAI211_X4)                     0.02       0.28 f
  U5352/Z (MUX2_X2)                        0.09       0.37 f
  U5944/Z (MUX2_X2)                        0.12       0.48 f
  U5945/Z (MUX2_X2)                        0.10       0.58 f
  rData2_reg[24]/D (DFF_X1)                0.00       0.58 f
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[24]/CK (DFF_X1)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: mem_reg[10][27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[27]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][27]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][27]/Q (DFF_X2)               0.17       0.17 f
  U6003/ZN (NOR2_X4)                       0.03       0.20 r
  U3337/ZN (NAND2_X2)                      0.02       0.22 f
  U4699/ZN (NAND2_X4)                      0.03       0.25 r
  U6006/ZN (OAI211_X2)                     0.02       0.27 f
  U6007/Z (MUX2_X2)                        0.11       0.39 f
  U6015/Z (MUX2_X2)                        0.10       0.48 f
  U6016/Z (MUX2_X2)                        0.10       0.58 f
  rData2_reg[27]/D (DFF_X1)                0.00       0.58 f
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[27]/CK (DFF_X1)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: mem_reg[15][30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[30]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[15][30]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[15][30]/Q (DFF_X2)               0.17       0.17 f
  U6068/ZN (NOR2_X4)                       0.03       0.20 r
  U4741/ZN (NOR2_X2)                       0.02       0.22 f
  U2393/ZN (NAND2_X4)                      0.03       0.25 r
  U6071/ZN (OAI211_X2)                     0.02       0.27 f
  U6072/Z (MUX2_X2)                        0.11       0.39 f
  U6083/Z (MUX2_X2)                        0.10       0.48 f
  U6084/Z (MUX2_X2)                        0.10       0.58 f
  rData2_reg[30]/D (DFF_X2)                0.00       0.58 f
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[30]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: mem_reg[15][31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[31]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[15][31]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[15][31]/Q (DFF_X2)               0.17       0.17 f
  U6089/ZN (NOR2_X4)                       0.03       0.20 r
  U4738/ZN (NOR2_X2)                       0.02       0.22 f
  U2391/ZN (NAND2_X4)                      0.03       0.25 r
  U6092/ZN (OAI211_X2)                     0.02       0.27 f
  U6093/Z (MUX2_X2)                        0.11       0.39 f
  U6106/Z (MUX2_X2)                        0.10       0.48 f
  U6107/Z (MUX2_X2)                        0.10       0.58 f
  rData2_reg[31]/D (DFF_X2)                0.00       0.58 f
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[31]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: mem_reg[14][28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[28]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[14][28]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[14][28]/Q (DFF_X2)               0.17       0.17 f
  U3022/ZN (NOR2_X2)                       0.03       0.21 r
  U3021/ZN (NOR2_X2)                       0.02       0.23 f
  U6021/ZN (NAND2_X2)                      0.02       0.25 r
  U6024/ZN (OAI211_X2)                     0.02       0.27 f
  U6025/Z (MUX2_X2)                        0.12       0.39 f
  U6037/Z (MUX2_X2)                        0.10       0.48 f
  U6038/Z (MUX2_X2)                        0.10       0.58 f
  rData2_reg[28]/D (DFF_X2)                0.00       0.58 f
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[28]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: mem_reg[10][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[29]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][29]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][29]/Q (DFF_X2)               0.17       0.17 f
  U6046/ZN (NOR2_X4)                       0.03       0.20 r
  U6047/ZN (NAND2_X2)                      0.02       0.22 f
  U6048/ZN (NAND2_X2)                      0.03       0.25 r
  U6049/ZN (OAI211_X2)                     0.03       0.27 f
  U6050/Z (MUX2_X2)                        0.12       0.39 f
  U6063/Z (MUX2_X2)                        0.10       0.48 f
  U6064/Z (MUX2_X2)                        0.10       0.58 f
  rData2_reg[29]/D (DFF_X2)                0.00       0.58 f
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[29]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: mem_reg[15][25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[25]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[15][25]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[15][25]/Q (DFF_X2)               0.17       0.17 f
  U5951/ZN (NOR2_X4)                       0.03       0.20 r
  U4701/ZN (NOR2_X2)                       0.02       0.22 f
  U5952/ZN (NAND2_X2)                      0.03       0.25 r
  U5954/ZN (OAI211_X2)                     0.02       0.27 f
  U5955/Z (MUX2_X2)                        0.11       0.39 f
  U5971/Z (MUX2_X2)                        0.10       0.48 f
  U5972/Z (MUX2_X2)                        0.10       0.58 f
  rData2_reg[25]/D (DFF_X2)                0.00       0.58 f
  data arrival time                                   0.58

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[25]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: mem_reg[13][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[10]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[13][10]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[13][10]/Q (DFF_X2)               0.17       0.17 f
  U6608/Z (MUX2_X2)                        0.12       0.29 f
  U3421/ZN (NOR3_X2)                       0.05       0.35 r
  U3276/ZN (NOR2_X2)                       0.02       0.37 f
  U6609/ZN (OAI211_X2)                     0.05       0.42 r
  U4693/ZN (OAI21_X2)                      0.03       0.45 f
  U6614/Z (MUX2_X2)                        0.09       0.54 f
  rData1_reg[10]/D (DFF_X2)                0.00       0.54 f
  data arrival time                                   0.54

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[10]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: mem_reg[18][24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[24]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[18][24]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[18][24]/Q (DFF_X2)               0.17       0.17 f
  U5445/ZN (NOR3_X1)                       0.09       0.26 r
  U3649/ZN (NOR3_X2)                       0.03       0.29 f
  U3648/ZN (AOI211_X2)                     0.04       0.33 r
  U5574/Z (MUX2_X1)                        0.06       0.39 r
  U7178/Z (MUX2_X2)                        0.05       0.44 r
  U7179/ZN (INV_X4)                        0.01       0.45 f
  U7180/Z (MUX2_X2)                        0.09       0.54 f
  rData1_reg[24]/D (DFF_X2)                0.00       0.54 f
  data arrival time                                   0.54

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[24]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: mem_reg[18][23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[23]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[18][23]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[18][23]/Q (DFF_X2)               0.17       0.17 f
  U5909/ZN (NOR2_X4)                       0.03       0.20 r
  U5910/ZN (NAND2_X2)                      0.02       0.22 f
  U2386/ZN (NAND2_X4)                      0.03       0.25 r
  U2384/ZN (OAI211_X4)                     0.02       0.28 f
  U5379/Z (MUX2_X2)                        0.09       0.37 f
  U5920/Z (MUX2_X2)                        0.12       0.49 f
  rData2_reg[23]/D (SDFF_X1)               0.00       0.49 f
  data arrival time                                   0.49

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[23]/CK (SDFF_X1)              0.00       0.62 r
  library setup time                      -0.10       0.52
  data required time                                  0.52
  -----------------------------------------------------------
  data required time                                  0.52
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: mem_reg[10][26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[26]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][26]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][26]/Q (DFF_X2)               0.17       0.17 f
  U5982/ZN (NOR2_X4)                       0.03       0.20 r
  U5983/ZN (NAND2_X2)                      0.02       0.22 f
  U4706/ZN (NAND2_X4)                      0.03       0.25 r
  U5984/ZN (OAI211_X2)                     0.02       0.27 f
  U5985/Z (MUX2_X2)                        0.11       0.39 f
  U5995/Z (MUX2_X2)                        0.10       0.49 f
  rData2_reg[26]/D (SDFF_X1)               0.00       0.49 f
  data arrival time                                   0.49

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[26]/CK (SDFF_X1)              0.00       0.62 r
  library setup time                      -0.10       0.52
  data required time                                  0.52
  -----------------------------------------------------------
  data required time                                  0.52
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: mem_reg[22][25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[25]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[22][25]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[22][25]/Q (DFF_X2)               0.18       0.18 f
  U3129/ZN (NOR2_X1)                       0.07       0.25 r
  U7183/ZN (NOR3_X4)                       0.03       0.28 f
  U3656/ZN (AOI211_X2)                     0.05       0.33 r
  U7185/Z (MUX2_X2)                        0.06       0.39 r
  U7186/Z (MUX2_X2)                        0.05       0.44 r
  U7187/ZN (INV_X4)                        0.01       0.45 f
  U7188/Z (MUX2_X2)                        0.09       0.54 f
  rData1_reg[25]/D (DFF_X2)                0.00       0.54 f
  data arrival time                                   0.54

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[25]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: mem_reg[2][31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[31]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[2][31]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[2][31]/Q (DFF_X2)                0.17       0.17 f
  U3233/ZN (NOR3_X1)                       0.09       0.26 r
  U3231/ZN (NOR3_X2)                       0.03       0.29 f
  U3698/ZN (AOI211_X2)                     0.04       0.33 r
  U7227/Z (MUX2_X2)                        0.06       0.39 r
  U7232/Z (MUX2_X2)                        0.05       0.44 r
  U7233/ZN (INV_X4)                        0.01       0.45 f
  U7234/Z (MUX2_X2)                        0.09       0.54 f
  rData1_reg[31]/D (DFF_X2)                0.00       0.54 f
  data arrival time                                   0.54

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[31]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: mem_reg[2][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[29]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[2][29]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[2][29]/Q (DFF_X2)                0.17       0.17 f
  U4747/ZN (NOR3_X1)                       0.09       0.26 r
  U3189/ZN (NOR3_X2)                       0.03       0.29 f
  U3685/ZN (AOI211_X2)                     0.04       0.33 r
  U7213/Z (MUX2_X2)                        0.06       0.39 r
  U7216/Z (MUX2_X2)                        0.05       0.44 r
  U7217/ZN (INV_X4)                        0.01       0.45 f
  U7218/Z (MUX2_X2)                        0.09       0.54 f
  rData1_reg[29]/D (DFF_X2)                0.00       0.54 f
  data arrival time                                   0.54

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[29]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: mem_reg[18][30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[30]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[18][30]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[18][30]/Q (DFF_X2)               0.17       0.17 f
  U5441/ZN (NOR3_X1)                       0.09       0.26 r
  U3689/ZN (NOR3_X2)                       0.03       0.29 f
  U3688/ZN (AOI211_X2)                     0.04       0.33 r
  U7222/Z (MUX2_X2)                        0.06       0.39 r
  U7223/Z (MUX2_X2)                        0.05       0.44 r
  U7224/ZN (INV_X4)                        0.01       0.45 f
  U7225/Z (MUX2_X2)                        0.09       0.54 f
  rData1_reg[30]/D (DFF_X2)                0.00       0.54 f
  data arrival time                                   0.54

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[30]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: mem_reg[18][23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[23]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[18][23]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[18][23]/Q (DFF_X2)               0.17       0.17 f
  U5490/ZN (NOR3_X1)                       0.09       0.26 r
  U3640/ZN (NOR3_X2)                       0.03       0.29 f
  U3639/ZN (AOI211_X2)                     0.04       0.33 r
  U7168/Z (MUX2_X2)                        0.06       0.39 r
  U7169/Z (MUX2_X2)                        0.05       0.44 r
  U7170/ZN (INV_X4)                        0.01       0.45 f
  U7171/Z (MUX2_X2)                        0.09       0.54 f
  rData1_reg[23]/D (DFF_X2)                0.00       0.54 f
  data arrival time                                   0.54

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[23]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: mem_reg[18][27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[27]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[18][27]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[18][27]/Q (DFF_X2)               0.17       0.17 f
  U5443/ZN (NOR3_X1)                       0.09       0.26 r
  U3670/ZN (NOR3_X2)                       0.03       0.29 f
  U3669/ZN (AOI211_X2)                     0.04       0.33 r
  U7201/Z (MUX2_X2)                        0.06       0.39 r
  U7202/Z (MUX2_X2)                        0.05       0.44 r
  U7203/ZN (INV_X4)                        0.01       0.45 f
  U7204/Z (MUX2_X2)                        0.09       0.54 f
  rData1_reg[27]/D (DFF_X2)                0.00       0.54 f
  data arrival time                                   0.54

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[27]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: mem_reg[21][22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[22]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[21][22]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[21][22]/Q (DFF_X2)               0.17       0.17 f
  U7150/Z (MUX2_X2)                        0.12       0.29 f
  U7151/ZN (NAND3_X2)                      0.04       0.33 r
  U7152/ZN (NAND4_X2)                      0.03       0.36 f
  U7157/ZN (OAI211_X2)                     0.05       0.41 r
  U4694/ZN (OAI21_X2)                      0.03       0.44 f
  U7162/Z (MUX2_X2)                        0.09       0.54 f
  rData1_reg[22]/D (DFF_X2)                0.00       0.54 f
  data arrival time                                   0.54

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[22]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: mem_reg[22][28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[28]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[22][28]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[22][28]/Q (DFF_X2)               0.17       0.17 f
  U3175/ZN (NOR2_X1)                       0.07       0.24 r
  U7206/ZN (NOR3_X4)                       0.03       0.28 f
  U3677/ZN (AOI211_X2)                     0.05       0.33 r
  U7208/Z (MUX2_X2)                        0.06       0.39 r
  U7209/Z (MUX2_X2)                        0.05       0.44 r
  U7210/ZN (INV_X4)                        0.01       0.45 f
  U7211/Z (MUX2_X2)                        0.09       0.53 f
  rData1_reg[28]/D (DFF_X2)                0.00       0.53 f
  data arrival time                                   0.53

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[28]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: mem_reg[10][26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[26]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][26]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][26]/Q (DFF_X2)               0.17       0.17 f
  U5465/ZN (NOR3_X1)                       0.09       0.26 r
  U3660/ZN (NOR3_X2)                       0.03       0.29 f
  U3658/ZN (AOI211_X2)                     0.04       0.33 r
  U7189/Z (MUX2_X2)                        0.05       0.38 r
  U7192/Z (MUX2_X2)                        0.05       0.43 r
  U7193/ZN (INV_X4)                        0.01       0.44 f
  U7194/Z (MUX2_X2)                        0.09       0.53 f
  rData1_reg[26]/D (DFF_X2)                0.00       0.53 f
  data arrival time                                   0.53

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[26]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: mem_reg[15][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[12]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[15][12]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[15][12]/Q (DFF_X2)               0.17       0.17 f
  U5753/Z (MUX2_X2)                        0.11       0.29 f
  U5754/Z (MUX2_X2)                        0.12       0.40 f
  U5756/ZN (OAI222_X2)                     0.09       0.49 r
  U4691/ZN (OAI21_X2)                      0.03       0.53 f
  rData2_reg[12]/D (DFF_X2)                0.00       0.53 f
  data arrival time                                   0.53

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[12]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: mem_reg[15][22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[22]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[15][22]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[15][22]/Q (DFF_X2)               0.17       0.17 f
  U5887/Z (MUX2_X2)                        0.11       0.29 f
  U5888/Z (MUX2_X2)                        0.12       0.40 f
  U5890/ZN (OAI222_X2)                     0.09       0.49 r
  U4692/ZN (OAI21_X2)                      0.03       0.53 f
  rData2_reg[22]/D (DFF_X2)                0.00       0.53 f
  data arrival time                                   0.53

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[22]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: mem_reg[1][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[10]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[1][10]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[1][10]/Q (DFF_X2)                0.17       0.17 f
  U4981/ZN (AND3_X4)                       0.07       0.24 f
  U3521/ZN (AOI211_X2)                     0.08       0.32 r
  U5714/Z (MUX2_X2)                        0.06       0.38 r
  U5717/Z (MUX2_X2)                        0.05       0.43 r
  U5718/ZN (INV_X4)                        0.01       0.44 f
  U5719/Z (MUX2_X2)                        0.09       0.53 f
  rData2_reg[10]/D (DFF_X2)                0.00       0.53 f
  data arrival time                                   0.53

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[10]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: mem_reg[17][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[17][5]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[17][5]/Q (DFF_X2)                0.17       0.17 f
  U5094/ZN (AND3_X4)                       0.06       0.23 f
  U3489/ZN (AOI211_X2)                     0.08       0.31 r
  U5596/Z (MUX2_X1)                        0.06       0.37 r
  U5670/Z (MUX2_X2)                        0.05       0.42 r
  U5671/ZN (INV_X4)                        0.01       0.43 f
  U5672/Z (MUX2_X2)                        0.09       0.52 f
  rData2_reg[5]/D (DFF_X2)                 0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[5]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: mem_reg[17][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[17][4]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[17][4]/Q (DFF_X2)                0.17       0.17 f
  U5092/ZN (AND3_X4)                       0.06       0.23 f
  U3483/ZN (AOI211_X2)                     0.08       0.31 r
  U5600/Z (MUX2_X1)                        0.06       0.37 r
  U5661/Z (MUX2_X2)                        0.05       0.42 r
  U5599/ZN (INV_X2)                        0.01       0.43 f
  U5662/Z (MUX2_X2)                        0.09       0.52 f
  rData2_reg[4]/D (DFF_X2)                 0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[4]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: mem_reg[20][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[15]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[20][15]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[20][15]/Q (DFF_X2)               0.17       0.17 f
  U2263/ZN (NOR2_X1)                       0.07       0.24 r
  U5785/ZN (NOR3_X4)                       0.03       0.27 f
  U3550/ZN (AOI211_X2)                     0.04       0.31 r
  U5790/Z (MUX2_X2)                        0.06       0.37 r
  U5791/Z (MUX2_X2)                        0.05       0.42 r
  U5792/ZN (INV_X4)                        0.01       0.43 f
  U5793/Z (MUX2_X2)                        0.09       0.52 f
  rData2_reg[15]/D (DFF_X2)                0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[15]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: mem_reg[1][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[6]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[1][6]/CK (DFF_X2)                0.00 #     0.00 r
  mem_reg[1][6]/Q (DFF_X2)                 0.17       0.17 f
  U4970/ZN (AND3_X4)                       0.06       0.23 f
  U3492/ZN (AOI211_X2)                     0.08       0.31 r
  U5674/Z (MUX2_X2)                        0.06       0.37 r
  U5685/Z (MUX2_X2)                        0.05       0.42 r
  U5686/ZN (INV_X4)                        0.01       0.43 f
  U5687/Z (MUX2_X2)                        0.09       0.52 f
  rData2_reg[6]/D (DFF_X2)                 0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[6]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: mem_reg[1][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[7]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[1][7]/CK (DFF_X2)                0.00 #     0.00 r
  mem_reg[1][7]/Q (DFF_X2)                 0.17       0.17 f
  U4971/ZN (AND3_X4)                       0.06       0.23 f
  U3499/ZN (AOI211_X2)                     0.08       0.31 r
  U5688/Z (MUX2_X2)                        0.06       0.37 r
  U5691/Z (MUX2_X2)                        0.05       0.42 r
  U5692/ZN (INV_X4)                        0.01       0.43 f
  U5693/Z (MUX2_X2)                        0.09       0.52 f
  rData2_reg[7]/D (DFF_X2)                 0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[7]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: mem_reg[1][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[19]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[1][19]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[1][19]/Q (DFF_X2)                0.17       0.17 f
  U4978/ZN (AND3_X4)                       0.06       0.23 f
  U3572/ZN (AOI211_X2)                     0.08       0.31 r
  U5841/Z (MUX2_X2)                        0.06       0.37 r
  U5845/Z (MUX2_X2)                        0.05       0.42 r
  U5846/ZN (INV_X4)                        0.01       0.43 f
  U5847/Z (MUX2_X2)                        0.09       0.52 f
  rData2_reg[19]/D (DFF_X2)                0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[19]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: mem_reg[1][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[8]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[1][8]/CK (DFF_X2)                0.00 #     0.00 r
  mem_reg[1][8]/Q (DFF_X2)                 0.17       0.17 f
  U4972/ZN (AND3_X4)                       0.06       0.23 f
  U3507/ZN (AOI211_X2)                     0.08       0.31 r
  U5694/Z (MUX2_X2)                        0.06       0.37 r
  U5700/Z (MUX2_X2)                        0.05       0.42 r
  U5701/ZN (INV_X4)                        0.01       0.43 f
  U5702/Z (MUX2_X2)                        0.09       0.52 f
  rData2_reg[8]/D (DFF_X2)                 0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[8]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: mem_reg[1][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[16]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[1][16]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[1][16]/Q (DFF_X2)                0.17       0.17 f
  U4904/ZN (AND3_X4)                       0.06       0.23 f
  U3554/ZN (AOI211_X2)                     0.08       0.31 r
  U5794/Z (MUX2_X2)                        0.06       0.37 r
  U5804/Z (MUX2_X2)                        0.05       0.42 r
  U5805/ZN (INV_X4)                        0.01       0.43 f
  U5806/Z (MUX2_X2)                        0.09       0.52 f
  rData2_reg[16]/D (DFF_X2)                0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[16]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: mem_reg[1][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[17]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[1][17]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[1][17]/Q (DFF_X2)                0.17       0.17 f
  U4908/ZN (AND3_X4)                       0.06       0.23 f
  U3560/ZN (AOI211_X2)                     0.08       0.31 r
  U5807/Z (MUX2_X2)                        0.06       0.37 r
  U5819/Z (MUX2_X2)                        0.05       0.42 r
  U5820/ZN (INV_X4)                        0.01       0.43 f
  U5821/Z (MUX2_X2)                        0.09       0.52 f
  rData2_reg[17]/D (DFF_X2)                0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[17]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: mem_reg[1][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[18]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[1][18]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[1][18]/Q (DFF_X2)                0.17       0.17 f
  U4912/ZN (AND3_X4)                       0.06       0.23 f
  U3566/ZN (AOI211_X2)                     0.08       0.31 r
  U5826/Z (MUX2_X2)                        0.06       0.37 r
  U5834/Z (MUX2_X2)                        0.05       0.42 r
  U5835/ZN (INV_X4)                        0.01       0.43 f
  U5836/Z (MUX2_X2)                        0.09       0.52 f
  rData2_reg[18]/D (DFF_X2)                0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[18]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: mem_reg[29][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[20]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[29][20]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[29][20]/Q (DFF_X2)               0.17       0.17 f
  U2969/ZN (NOR2_X1)                       0.07       0.24 r
  U5853/ZN (NOR3_X4)                       0.03       0.27 f
  U3584/ZN (AOI211_X2)                     0.05       0.32 r
  U5854/Z (MUX2_X2)                        0.05       0.37 r
  U5855/Z (MUX2_X2)                        0.05       0.42 r
  U5856/ZN (INV_X4)                        0.01       0.43 f
  U5857/Z (MUX2_X2)                        0.09       0.52 f
  rData2_reg[20]/D (DFF_X2)                0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[20]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: mem_reg[29][21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[21]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[29][21]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[29][21]/Q (DFF_X2)               0.17       0.17 f
  U2993/ZN (NOR2_X1)                       0.07       0.24 r
  U5860/ZN (NOR3_X4)                       0.03       0.27 f
  U3592/ZN (AOI211_X2)                     0.05       0.32 r
  U5861/Z (MUX2_X2)                        0.05       0.37 r
  U5862/Z (MUX2_X2)                        0.05       0.42 r
  U5863/ZN (INV_X4)                        0.01       0.43 f
  U5864/Z (MUX2_X2)                        0.09       0.52 f
  rData2_reg[21]/D (DFF_X2)                0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[21]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: mem_reg[1][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[9]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[1][9]/CK (DFF_X2)                0.00 #     0.00 r
  mem_reg[1][9]/Q (DFF_X2)                 0.17       0.17 f
  U4973/ZN (AND3_X4)                       0.06       0.23 f
  U3514/ZN (AOI211_X2)                     0.08       0.31 r
  U5703/Z (MUX2_X2)                        0.06       0.37 r
  U5711/Z (MUX2_X2)                        0.05       0.42 r
  U5712/ZN (INV_X4)                        0.01       0.43 f
  U5713/Z (MUX2_X2)                        0.09       0.52 f
  rData2_reg[9]/D (DFF_X2)                 0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[9]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: mem_reg[1][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[13]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[1][13]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[1][13]/Q (DFF_X2)                0.17       0.17 f
  U4975/ZN (AND3_X4)                       0.06       0.23 f
  U3534/ZN (AOI211_X2)                     0.08       0.31 r
  U5766/Z (MUX2_X2)                        0.06       0.37 r
  U5772/Z (MUX2_X2)                        0.05       0.42 r
  U5773/ZN (INV_X4)                        0.01       0.43 f
  U5774/Z (MUX2_X2)                        0.09       0.52 f
  rData2_reg[13]/D (DFF_X2)                0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[13]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: mem_reg[1][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[14]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[1][14]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[1][14]/Q (DFF_X2)                0.17       0.17 f
  U4976/ZN (AND3_X4)                       0.06       0.23 f
  U3540/ZN (AOI211_X2)                     0.08       0.31 r
  U5775/Z (MUX2_X2)                        0.06       0.37 r
  U5779/Z (MUX2_X2)                        0.05       0.42 r
  U5780/ZN (INV_X4)                        0.01       0.43 f
  U5781/Z (MUX2_X2)                        0.09       0.52 f
  rData2_reg[14]/D (DFF_X2)                0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[14]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: mem_reg[1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[1][2]/CK (DFF_X2)                0.00 #     0.00 r
  mem_reg[1][2]/Q (DFF_X2)                 0.17       0.17 f
  U4843/ZN (AND3_X4)                       0.06       0.23 f
  U3466/ZN (AOI211_X2)                     0.08       0.31 r
  U5640/Z (MUX2_X2)                        0.06       0.37 r
  U5642/Z (MUX2_X2)                        0.05       0.42 r
  U5643/ZN (INV_X4)                        0.01       0.43 f
  U5644/Z (MUX2_X2)                        0.09       0.52 f
  rData2_reg[2]/D (DFF_X2)                 0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[2]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: mem_reg[1][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[11]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[1][11]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[1][11]/Q (DFF_X2)                0.17       0.17 f
  U4974/ZN (AND3_X4)                       0.06       0.23 f
  U3527/ZN (AOI211_X2)                     0.08       0.31 r
  U5720/Z (MUX2_X2)                        0.06       0.37 r
  U5727/Z (MUX2_X2)                        0.05       0.42 r
  U5728/ZN (INV_X4)                        0.01       0.43 f
  U5729/Z (MUX2_X2)                        0.09       0.52 f
  rData2_reg[11]/D (DFF_X2)                0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[11]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: mem_reg[1][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[1][0]/CK (DFF_X2)                0.00 #     0.00 r
  mem_reg[1][0]/Q (DFF_X2)                 0.17       0.17 f
  U4966/ZN (AND3_X4)                       0.06       0.23 f
  U3459/ZN (AOI211_X2)                     0.08       0.31 r
  U5616/Z (MUX2_X2)                        0.06       0.37 r
  U5618/Z (MUX2_X2)                        0.05       0.42 r
  U5619/ZN (INV_X4)                        0.01       0.43 f
  U5622/Z (MUX2_X2)                        0.09       0.52 f
  rData2_reg[0]/D (DFF_X2)                 0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[0]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: mem_reg[1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[1][3]/CK (DFF_X2)                0.00 #     0.00 r
  mem_reg[1][3]/Q (DFF_X2)                 0.17       0.17 f
  U4967/ZN (AND3_X4)                       0.06       0.23 f
  U3473/ZN (AOI211_X2)                     0.08       0.31 r
  U5645/Z (MUX2_X2)                        0.06       0.37 r
  U5651/Z (MUX2_X2)                        0.05       0.42 r
  U5652/ZN (INV_X4)                        0.01       0.43 f
  U5653/Z (MUX2_X2)                        0.09       0.52 f
  rData2_reg[3]/D (DFF_X2)                 0.00       0.52 f
  data arrival time                                   0.52

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[3]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: mem_reg[7][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[7][1]/CK (DFF_X2)                0.00 #     0.00 r
  mem_reg[7][1]/Q (DFF_X2)                 0.17       0.17 f
  U6199/Z (MUX2_X2)                        0.12       0.29 f
  U6200/Z (MUX2_X2)                        0.12       0.41 f
  U6201/ZN (NAND3_X2)                      0.03       0.44 r
  U6202/ZN (OAI211_X2)                     0.03       0.47 f
  rData1_reg[1]/D (DFF_X2)                 0.00       0.47 f
  data arrival time                                   0.47

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[1]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_reg[7][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[5]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[7][5]/CK (DFF_X2)                0.00 #     0.00 r
  mem_reg[7][5]/Q (DFF_X2)                 0.17       0.17 f
  U6387/Z (MUX2_X2)                        0.12       0.29 f
  U6388/Z (MUX2_X2)                        0.12       0.41 f
  U6389/ZN (NAND3_X2)                      0.03       0.44 r
  U6390/ZN (OAI211_X2)                     0.03       0.47 f
  rData1_reg[5]/D (DFF_X2)                 0.00       0.47 f
  data arrival time                                   0.47

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[5]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_reg[7][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[6]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[7][6]/CK (DFF_X2)                0.00 #     0.00 r
  mem_reg[7][6]/Q (DFF_X2)                 0.17       0.17 f
  U6434/Z (MUX2_X2)                        0.12       0.29 f
  U6435/Z (MUX2_X2)                        0.12       0.41 f
  U6436/ZN (NAND3_X2)                      0.03       0.44 r
  U6437/ZN (OAI211_X2)                     0.03       0.47 f
  rData1_reg[6]/D (DFF_X2)                 0.00       0.47 f
  data arrival time                                   0.47

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[6]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_reg[7][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[7]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[7][7]/CK (DFF_X2)                0.00 #     0.00 r
  mem_reg[7][7]/Q (DFF_X2)                 0.17       0.17 f
  U6481/Z (MUX2_X2)                        0.12       0.29 f
  U6482/Z (MUX2_X2)                        0.12       0.41 f
  U6483/ZN (NAND3_X2)                      0.03       0.44 r
  U6484/ZN (OAI211_X2)                     0.03       0.47 f
  rData1_reg[7]/D (DFF_X2)                 0.00       0.47 f
  data arrival time                                   0.47

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[7]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_reg[7][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[8]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[7][8]/CK (DFF_X2)                0.00 #     0.00 r
  mem_reg[7][8]/Q (DFF_X2)                 0.17       0.17 f
  U6528/Z (MUX2_X2)                        0.12       0.29 f
  U6529/Z (MUX2_X2)                        0.12       0.41 f
  U6530/ZN (NAND3_X2)                      0.03       0.44 r
  U6531/ZN (OAI211_X2)                     0.03       0.47 f
  rData1_reg[8]/D (DFF_X2)                 0.00       0.47 f
  data arrival time                                   0.47

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[8]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_reg[7][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[9]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[7][9]/CK (DFF_X2)                0.00 #     0.00 r
  mem_reg[7][9]/Q (DFF_X2)                 0.17       0.17 f
  U6575/Z (MUX2_X2)                        0.12       0.29 f
  U6576/Z (MUX2_X2)                        0.12       0.41 f
  U6577/ZN (NAND3_X2)                      0.03       0.44 r
  U6578/ZN (OAI211_X2)                     0.03       0.47 f
  rData1_reg[9]/D (DFF_X2)                 0.00       0.47 f
  data arrival time                                   0.47

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[9]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_reg[7][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[11]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[7][11]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[7][11]/Q (DFF_X2)                0.17       0.17 f
  U6658/Z (MUX2_X2)                        0.12       0.29 f
  U6659/Z (MUX2_X2)                        0.12       0.41 f
  U6660/ZN (NAND3_X2)                      0.03       0.44 r
  U6661/ZN (OAI211_X2)                     0.03       0.47 f
  rData1_reg[11]/D (DFF_X2)                0.00       0.47 f
  data arrival time                                   0.47

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[11]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_reg[7][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[13]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[7][13]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[7][13]/Q (DFF_X2)                0.17       0.17 f
  U6752/Z (MUX2_X2)                        0.12       0.29 f
  U6753/Z (MUX2_X2)                        0.12       0.41 f
  U6754/ZN (NAND3_X2)                      0.03       0.44 r
  U6755/ZN (OAI211_X2)                     0.03       0.47 f
  rData1_reg[13]/D (DFF_X2)                0.00       0.47 f
  data arrival time                                   0.47

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[13]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_reg[7][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[14]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[7][14]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[7][14]/Q (DFF_X2)                0.17       0.17 f
  U6799/Z (MUX2_X2)                        0.12       0.29 f
  U6800/Z (MUX2_X2)                        0.12       0.41 f
  U6801/ZN (NAND3_X2)                      0.03       0.44 r
  U6802/ZN (OAI211_X2)                     0.03       0.47 f
  rData1_reg[14]/D (DFF_X2)                0.00       0.47 f
  data arrival time                                   0.47

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[14]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_reg[7][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[15]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[7][15]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[7][15]/Q (DFF_X2)                0.17       0.17 f
  U6846/Z (MUX2_X2)                        0.12       0.29 f
  U6847/Z (MUX2_X2)                        0.12       0.41 f
  U6848/ZN (NAND3_X2)                      0.03       0.44 r
  U6849/ZN (OAI211_X2)                     0.03       0.47 f
  rData1_reg[15]/D (DFF_X2)                0.00       0.47 f
  data arrival time                                   0.47

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[15]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_reg[7][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[16]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[7][16]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[7][16]/Q (DFF_X2)                0.17       0.17 f
  U6893/Z (MUX2_X2)                        0.12       0.29 f
  U6894/Z (MUX2_X2)                        0.12       0.41 f
  U6895/ZN (NAND3_X2)                      0.03       0.44 r
  U6896/ZN (OAI211_X2)                     0.03       0.47 f
  rData1_reg[16]/D (DFF_X2)                0.00       0.47 f
  data arrival time                                   0.47

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[16]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_reg[7][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[17]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[7][17]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[7][17]/Q (DFF_X2)                0.17       0.17 f
  U6940/Z (MUX2_X2)                        0.12       0.29 f
  U6941/Z (MUX2_X2)                        0.12       0.41 f
  U6942/ZN (NAND3_X2)                      0.03       0.44 r
  U6943/ZN (OAI211_X2)                     0.03       0.47 f
  rData1_reg[17]/D (DFF_X2)                0.00       0.47 f
  data arrival time                                   0.47

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[17]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_reg[7][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[18]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[7][18]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[7][18]/Q (DFF_X2)                0.17       0.17 f
  U6987/Z (MUX2_X2)                        0.12       0.29 f
  U6988/Z (MUX2_X2)                        0.12       0.41 f
  U6989/ZN (NAND3_X2)                      0.03       0.44 r
  U6990/ZN (OAI211_X2)                     0.03       0.47 f
  rData1_reg[18]/D (DFF_X2)                0.00       0.47 f
  data arrival time                                   0.47

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[18]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_reg[7][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[19]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[7][19]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[7][19]/Q (DFF_X2)                0.17       0.17 f
  U7034/Z (MUX2_X2)                        0.12       0.29 f
  U7035/Z (MUX2_X2)                        0.12       0.41 f
  U7036/ZN (NAND3_X2)                      0.03       0.44 r
  U7037/ZN (OAI211_X2)                     0.03       0.47 f
  rData1_reg[19]/D (DFF_X2)                0.00       0.47 f
  data arrival time                                   0.47

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[19]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_reg[7][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[20]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[7][20]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[7][20]/Q (DFF_X2)                0.17       0.17 f
  U7081/Z (MUX2_X2)                        0.12       0.29 f
  U7082/Z (MUX2_X2)                        0.12       0.41 f
  U7083/ZN (NAND3_X2)                      0.03       0.44 r
  U7084/ZN (OAI211_X2)                     0.03       0.47 f
  rData1_reg[20]/D (DFF_X2)                0.00       0.47 f
  data arrival time                                   0.47

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[20]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_reg[7][21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[21]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[7][21]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[7][21]/Q (DFF_X2)                0.17       0.17 f
  U7128/Z (MUX2_X2)                        0.12       0.29 f
  U7129/Z (MUX2_X2)                        0.12       0.41 f
  U7130/ZN (NAND3_X2)                      0.03       0.44 r
  U7131/ZN (OAI211_X2)                     0.03       0.47 f
  rData1_reg[21]/D (DFF_X2)                0.00       0.47 f
  data arrival time                                   0.47

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[21]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_reg[3][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[3][0]/CK (DFF_X2)                0.00 #     0.00 r
  mem_reg[3][0]/Q (DFF_X2)                 0.17       0.17 f
  U6148/Z (MUX2_X2)                        0.12       0.29 f
  U6149/Z (MUX2_X2)                        0.12       0.40 f
  U6150/ZN (NAND3_X2)                      0.03       0.44 r
  U6155/ZN (OAI211_X2)                     0.03       0.47 f
  rData1_reg[0]/D (DFF_X2)                 0.00       0.47 f
  data arrival time                                   0.47

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[0]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_reg[3][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[3]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[3][3]/CK (DFF_X2)                0.00 #     0.00 r
  mem_reg[3][3]/Q (DFF_X2)                 0.17       0.17 f
  U6289/Z (MUX2_X2)                        0.12       0.29 f
  U6290/Z (MUX2_X2)                        0.12       0.40 f
  U6291/ZN (NAND3_X2)                      0.03       0.44 r
  U6296/ZN (OAI211_X2)                     0.03       0.47 f
  rData1_reg[3]/D (DFF_X2)                 0.00       0.47 f
  data arrival time                                   0.47

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[3]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_reg[3][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[2]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[3][2]/CK (DFF_X2)                0.00 #     0.00 r
  mem_reg[3][2]/Q (DFF_X2)                 0.17       0.17 f
  U6242/Z (MUX2_X2)                        0.12       0.29 f
  U6243/Z (MUX2_X2)                        0.12       0.40 f
  U6244/ZN (NAND3_X2)                      0.03       0.44 r
  U6249/ZN (OAI211_X2)                     0.03       0.47 f
  rData1_reg[2]/D (DFF_X2)                 0.00       0.47 f
  data arrival time                                   0.47

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[2]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_reg[7][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[12]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[7][12]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[7][12]/Q (DFF_X2)                0.17       0.17 f
  U6705/Z (MUX2_X2)                        0.11       0.29 f
  U6706/Z (MUX2_X2)                        0.12       0.40 f
  U6707/ZN (NAND3_X2)                      0.03       0.43 r
  U6708/ZN (OAI211_X2)                     0.03       0.47 f
  rData1_reg[12]/D (DFF_X2)                0.00       0.47 f
  data arrival time                                   0.47

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[12]/CK (DFF_X2)               0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_reg[7][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData1_reg[4]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[7][4]/CK (DFF_X2)                0.00 #     0.00 r
  mem_reg[7][4]/Q (DFF_X2)                 0.17       0.17 f
  U6340/Z (MUX2_X2)                        0.11       0.29 f
  U6341/Z (MUX2_X2)                        0.12       0.40 f
  U6342/ZN (NAND3_X2)                      0.03       0.43 r
  U6343/ZN (OAI211_X2)                     0.03       0.47 f
  rData1_reg[4]/D (DFF_X2)                 0.00       0.47 f
  data arrival time                                   0.47

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData1_reg[4]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.05       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: mem_reg[20][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rData2_reg[1]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[20][1]/CK (DFF_X2)               0.00 #     0.00 r
  mem_reg[20][1]/Q (DFF_X2)                0.17       0.17 f
  U5160/ZN (OR2_X4)                        0.06       0.24 f
  U5624/ZN (NAND2_X2)                      0.03       0.27 r
  U3243/ZN (NOR3_X2)                       0.02       0.29 f
  U4690/ZN (AOI211_X2)                     0.04       0.33 r
  U5629/Z (MUX2_X2)                        0.06       0.39 r
  U4689/ZN (OAI21_X2)                      0.02       0.41 f
  rData2_reg[1]/D (DFF_X2)                 0.00       0.41 f
  data arrival time                                   0.41

  clock clk' (rise edge)                   0.62       0.62
  clock network delay (ideal)              0.00       0.62
  rData2_reg[1]/CK (DFF_X2)                0.00       0.62 r
  library setup time                      -0.04       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: mem_reg[15][25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[15][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[15][25]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[15][25]/Q (DFF_X2)               0.17       0.17 f
  U5452/ZN (NAND2_X1)                      0.05       0.22 r
  U4695/ZN (OAI21_X2)                      0.03       0.25 f
  mem_reg[15][25]/D (DFF_X2)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[15][25]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: mem_reg[10][24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][24]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][24]/Q (DFF_X2)               0.17       0.17 f
  U5434/ZN (NAND2_X1)                      0.05       0.22 r
  U4011/ZN (OAI21_X2)                      0.03       0.25 f
  mem_reg[10][24]/D (DFF_X2)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][24]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: mem_reg[10][26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][26]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][26]/Q (DFF_X2)               0.17       0.17 f
  U5464/ZN (NAND2_X1)                      0.05       0.22 r
  U4013/ZN (OAI21_X2)                      0.03       0.25 f
  mem_reg[10][26]/D (DFF_X2)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][26]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: mem_reg[14][26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[14][26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[14][26]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[14][26]/Q (DFF_X2)               0.18       0.18 f
  U5385/ZN (NAND2_X1)                      0.04       0.21 r
  U4141/ZN (OAI21_X2)                      0.03       0.25 f
  mem_reg[14][26]/D (DFF_X2)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][26]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[28][26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[28][26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[28][26]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[28][26]/Q (DFF_X2)               0.18       0.18 f
  U5372/ZN (NAND2_X1)                      0.04       0.21 r
  U4587/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[28][26]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[28][26]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[30][26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[30][26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[30][26]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[30][26]/Q (DFF_X2)               0.18       0.18 f
  U5400/ZN (NAND2_X1)                      0.04       0.21 r
  U4651/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[30][26]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[30][26]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[10][23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][23]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][23]/Q (DFF_X2)               0.17       0.17 f
  U5468/ZN (NAND2_X1)                      0.04       0.21 r
  U4010/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[10][23]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][23]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[12][25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[12][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[12][25]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[12][25]/Q (DFF_X2)               0.18       0.18 f
  U5359/ZN (NAND2_X1)                      0.04       0.21 r
  U4076/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[12][25]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[12][25]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[19][28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[19][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[19][28]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[19][28]/Q (DFF_X2)               0.18       0.18 f
  U5341/ZN (NAND2_X1)                      0.04       0.21 r
  U4301/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[19][28]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[19][28]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[19][31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[19][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[19][31]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[19][31]/Q (DFF_X2)               0.18       0.18 f
  U5347/ZN (NAND2_X1)                      0.04       0.21 r
  U4304/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[19][31]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[19][31]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[11][24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[11][24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[11][24]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[11][24]/Q (DFF_X2)               0.18       0.18 f
  U5404/ZN (NAND2_X1)                      0.04       0.21 r
  U4043/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[11][24]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[11][24]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[14][24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[14][24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[14][24]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[14][24]/Q (DFF_X2)               0.18       0.18 f
  U5355/ZN (NAND2_X1)                      0.04       0.21 r
  U4139/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[14][24]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[14][24]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[19][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[19][29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[19][29]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[19][29]/Q (DFF_X2)               0.18       0.18 f
  U5339/ZN (NAND2_X1)                      0.04       0.21 r
  U4302/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[19][29]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[19][29]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[10][25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][25]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][25]/Q (DFF_X2)               0.17       0.17 f
  U5466/ZN (NAND2_X1)                      0.04       0.21 r
  U4012/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[10][25]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][25]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[10][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][29]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][29]/Q (DFF_X2)               0.17       0.17 f
  U5486/ZN (NAND2_X1)                      0.04       0.21 r
  U4016/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[10][29]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][29]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[10][30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][30]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][30]/Q (DFF_X2)               0.17       0.17 f
  U5482/ZN (NAND2_X1)                      0.04       0.21 r
  U4017/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[10][30]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][30]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[15][23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[15][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[15][23]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[15][23]/Q (DFF_X2)               0.17       0.17 f
  U5454/ZN (NAND2_X1)                      0.04       0.21 r
  U4170/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[15][23]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[15][23]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[23][23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[23][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[23][23]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[23][23]/Q (DFF_X2)               0.17       0.17 f
  U5480/ZN (NAND2_X1)                      0.04       0.21 r
  U4424/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[23][23]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[23][23]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[11][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[11][29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[11][29]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[11][29]/Q (DFF_X2)               0.17       0.17 f
  U5419/ZN (NAND2_X1)                      0.04       0.21 r
  U4048/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[11][29]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[11][29]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[15][26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[15][26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[15][26]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[15][26]/Q (DFF_X2)               0.17       0.17 f
  U5450/ZN (NAND2_X1)                      0.04       0.21 r
  U4172/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[15][26]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[15][26]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[15][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[15][29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[15][29]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[15][29]/Q (DFF_X2)               0.17       0.17 f
  U5458/ZN (NAND2_X1)                      0.04       0.21 r
  U4174/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[15][29]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[15][29]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[23][25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[23][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[23][25]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[23][25]/Q (DFF_X2)               0.17       0.17 f
  U5478/ZN (NAND2_X1)                      0.04       0.21 r
  U4426/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[23][25]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[23][25]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[23][28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[23][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[23][28]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[23][28]/Q (DFF_X2)               0.17       0.17 f
  U5474/ZN (NAND2_X1)                      0.04       0.21 r
  U4429/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[23][28]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[23][28]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[18][23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[18][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[18][23]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[18][23]/Q (DFF_X2)               0.17       0.17 f
  U5489/ZN (NAND2_X1)                      0.04       0.21 r
  U4264/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[18][23]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[18][23]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[10][31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][31]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][31]/Q (DFF_X2)               0.17       0.17 f
  U5484/ZN (NAND2_X1)                      0.04       0.21 r
  U4018/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[10][31]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][31]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[18][30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[18][30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[18][30]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[18][30]/Q (DFF_X2)               0.17       0.17 f
  U5440/ZN (NAND2_X1)                      0.04       0.21 r
  U4271/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[18][30]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[18][30]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[18][31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[18][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[18][31]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[18][31]/Q (DFF_X2)               0.17       0.17 f
  U5495/ZN (NAND2_X1)                      0.04       0.21 r
  U4272/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[18][31]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[18][31]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[10][27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][27]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][27]/Q (DFF_X2)               0.17       0.17 f
  U5432/ZN (NAND2_X1)                      0.04       0.21 r
  U4014/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[10][27]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][27]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[18][24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[18][24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[18][24]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[18][24]/Q (DFF_X2)               0.17       0.17 f
  U5444/ZN (NAND2_X1)                      0.04       0.21 r
  U4265/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[18][24]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[18][24]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[18][27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[18][27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[18][27]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[18][27]/Q (DFF_X2)               0.17       0.17 f
  U5442/ZN (NAND2_X1)                      0.04       0.21 r
  U4268/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[18][27]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[18][27]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[10][28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[10][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[10][28]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[10][28]/Q (DFF_X2)               0.17       0.17 f
  U5462/ZN (NAND2_X1)                      0.04       0.21 r
  U4015/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[10][28]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[10][28]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[11][28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[11][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[11][28]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[11][28]/Q (DFF_X2)               0.17       0.17 f
  U5409/ZN (NAND2_X1)                      0.04       0.21 r
  U4047/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[11][28]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[11][28]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[15][27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[15][27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[15][27]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[15][27]/Q (DFF_X2)               0.17       0.17 f
  U5426/ZN (NAND2_X1)                      0.04       0.21 r
  U4173/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[15][27]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[15][27]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[15][31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[15][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[15][31]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[15][31]/Q (DFF_X2)               0.17       0.17 f
  U5456/ZN (NAND2_X1)                      0.04       0.21 r
  U4176/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[15][31]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[15][31]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[23][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[23][29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[23][29]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[23][29]/Q (DFF_X2)               0.17       0.17 f
  U5472/ZN (NAND2_X1)                      0.04       0.21 r
  U4430/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[23][29]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[23][29]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: mem_reg[23][30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_reg[23][30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  regfile            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[23][30]/CK (DFF_X2)              0.00 #     0.00 r
  mem_reg[23][30]/Q (DFF_X2)               0.17       0.17 f
  U5430/ZN (NAND2_X1)                      0.04       0.21 r
  U4431/ZN (OAI21_X2)                      0.03       0.24 f
  mem_reg[23][30]/D (DFF_X2)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_reg[23][30]/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


1
