

================================================================
== Vivado HLS Report for 'axi_stream_counter_range'
================================================================
* Date:           Mon Jan 21 17:58:25 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        axi_stream_counter_range
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.522|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     84|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     96|
|Register         |        -|      -|    233|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    233|    180|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |counterValue_1_fu_64_p2          |     +    |      0|  0|  38|          31|           1|
    |ap_block_state2_io               |    and   |      0|  0|   2|           1|           1|
    |count_range_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |count_range_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |counter_output_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |counter_output_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |count_range_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |counter_output_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_fu_59_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  84|          73|          41|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |count_range_0_data_out      |   9|          2|   32|         64|
    |count_range_0_state         |  15|          3|    2|          6|
    |count_range_TDATA_blk_n     |   9|          2|    1|          2|
    |counterValue_reg_43         |   9|          2|   31|         62|
    |counter_output_1_data_out   |   9|          2|   32|         64|
    |counter_output_1_state      |  15|          3|    2|          6|
    |counter_output_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  96|         20|  102|        210|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |count_range_0_payload_A     |  32|   0|   32|          0|
    |count_range_0_payload_B     |  32|   0|   32|          0|
    |count_range_0_sel_rd        |   1|   0|    1|          0|
    |count_range_0_sel_wr        |   1|   0|    1|          0|
    |count_range_0_state         |   2|   0|    2|          0|
    |count_range_read_reg_70     |  32|   0|   32|          0|
    |counterValue_1_reg_83       |  31|   0|   31|          0|
    |counterValue_reg_43         |  31|   0|   31|          0|
    |counter_output_1_payload_A  |  32|   0|   32|          0|
    |counter_output_1_payload_B  |  32|   0|   32|          0|
    |counter_output_1_sel_rd     |   1|   0|    1|          0|
    |counter_output_1_sel_wr     |   1|   0|    1|          0|
    |counter_output_1_state      |   2|   0|    2|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 233|   0|  233|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | axi_stream_counter_range | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | axi_stream_counter_range | return value |
|ap_start               |  in |    1| ap_ctrl_hs | axi_stream_counter_range | return value |
|ap_done                | out |    1| ap_ctrl_hs | axi_stream_counter_range | return value |
|ap_idle                | out |    1| ap_ctrl_hs | axi_stream_counter_range | return value |
|ap_ready               | out |    1| ap_ctrl_hs | axi_stream_counter_range | return value |
|ap_return              | out |   32| ap_ctrl_hs | axi_stream_counter_range | return value |
|count_range_TDATA      |  in |   32|    axis    |        count_range       |    scalar    |
|count_range_TVALID     |  in |    1|    axis    |        count_range       |    scalar    |
|count_range_TREADY     | out |    1|    axis    |        count_range       |    scalar    |
|counter_output_TDATA   | out |   32|    axis    |      counter_output      |    pointer   |
|counter_output_TVALID  | out |    1|    axis    |      counter_output      |    pointer   |
|counter_output_TREADY  |  in |    1|    axis    |      counter_output      |    pointer   |
+-----------------------+-----+-----+------------+--------------------------+--------------+

