<!DOCTYPE html>
<html>

<head>
    
    <meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="chrome=1">
<meta name="HandheldFriendly" content="True">
<meta name="MobileOptimized" content="320">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="referrer" content="no-referrer">

<meta name="description" content="Thoughts, Code and Notes by Calen Robinette">
<title>
    L3: Pipelining - Food, Coffee, Code
</title>



<link rel="shortcut icon" href="/favicon.png">








<link rel="stylesheet" href="/css/main.min.4321edce0de245f4b1d32680d89ac669940fe5dec17e1791c721d9a0954987b4.css" integrity="sha256-QyHtzg3iRfSx0yaA2JrGaZQP5d7BfheRxyHZoJVJh7Q=" crossorigin="anonymous" media="screen">





<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Didact+Gothic">

<meta name="twitter:card" content="summary_large_image"/>
<meta name="twitter:image" content="https://robinette.dev/tn.png"/>

<meta name="twitter:title" content="L3: Pipelining"/>
<meta name="twitter:description" content="Pipelining What is pipelining Exactly like an oil pipe. Long latency for first action but all after 1st are continuous.
For processors this means:
I1, I2,&hellip; are different instructions
   Fetch Read/Decode ALU MEM WRITE     I1       I2 I1      I3 I2 I1     I4 I3 I2 I1    I5 I4 I3 I2 I1    Why wouldn&rsquo;t we get CPI (cycles per instruction) of 1 as expected?"/>

<meta property="og:title" content="L3: Pipelining" />
<meta property="og:description" content="Pipelining What is pipelining Exactly like an oil pipe. Long latency for first action but all after 1st are continuous.
For processors this means:
I1, I2,&hellip; are different instructions
   Fetch Read/Decode ALU MEM WRITE     I1       I2 I1      I3 I2 I1     I4 I3 I2 I1    I5 I4 I3 I2 I1    Why wouldn&rsquo;t we get CPI (cycles per instruction) of 1 as expected?" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://robinette.dev/notes/hpca/l3_-pipelining/" />
<meta property="og:image" content="https://robinette.dev/tn.png"/>
<meta property="article:published_time" content="2020-03-02T20:02:47-05:00" />
<meta property="article:modified_time" content="2020-03-02T20:02:47-05:00" /><meta property="og:site_name" content="Calen Robinette&#39;s blog" />


    

    
    
    
    <title>
        
        L3: Pipelining
        
    </title>
</head>

<body>
    
    
    <header class="wrap flex-container">
        <h1>L3: Pipelining</h1>
    </header>
    
    <main class="wrap">
        
        <article role="article" class="flex-container"><h1 id="pipelining">Pipelining</h1>
<h2 id="what-is-pipelining">What is pipelining</h2>
<p>Exactly like an oil pipe. Long latency for first action but all after 1st are continuous.</p>
<p>For processors this means:</p>
<p>I1, I2,&hellip; are different instructions</p>
<table>
<thead>
<tr>
<th align="center">Fetch</th>
<th align="center">Read/Decode</th>
<th align="center">ALU</th>
<th align="center">MEM</th>
<th align="center">WRITE</th>
</tr>
</thead>
<tbody>
<tr>
<td align="center">I1</td>
<td align="center"></td>
<td align="center"></td>
<td align="center"></td>
<td align="center"></td>
</tr>
<tr>
<td align="center">I2</td>
<td align="center">I1</td>
<td align="center"></td>
<td align="center"></td>
<td align="center"></td>
</tr>
<tr>
<td align="center">I3</td>
<td align="center">I2</td>
<td align="center">I1</td>
<td align="center"></td>
<td align="center"></td>
</tr>
<tr>
<td align="center">I4</td>
<td align="center">I3</td>
<td align="center">I2</td>
<td align="center">I1</td>
<td align="center"></td>
</tr>
<tr>
<td align="center">I5</td>
<td align="center">I4</td>
<td align="center">I3</td>
<td align="center">I2</td>
<td align="center">I1</td>
</tr>
</tbody>
</table>
<p>Why wouldn&rsquo;t we get CPI (cycles per instruction) of 1 as expected?</p>
<ul>
<li>Initial fill (however CPI -&gt; 1 as #instructions -&gt; infinity)</li>
<li>Pipeline Stalls (holds up the entire process)</li>
</ul>
<p><strong>Control Dependencies</strong></p>
<p>Pipeline Stalls can be caused by instructions that jump which then cause all following functions in the pipeline to be <strong>flushed</strong> when/if the jump occurs.</p>
<p><code>CPI_new = 1 + % chance of jump * (stage jump occurs at - 1)</code></p>
<p><strong>Data Dependencies</strong></p>
<p><code>ADD R1,R2,R3</code>
<code>SUB R7,R1,R8</code></p>
<p>Subtract has a data dependence on Add called a read after write (<strong>RAW</strong>) dependence because SUB reads R1 after ADD writes R1. Also called <strong>Flow</strong> (data flows forward) or <strong>True</strong> (R1 would be empty if ADD doesn&rsquo;t happen 1st) dependence.</p>
<p><code>MUL R1,R5,R6</code></p>
<p>Multiply must happen after Add so that R1 has the correct result. This is a write after write (<strong>WAW</strong>) or <strong>Output</strong> dependence. Also subtract must finish reading R1 before multiply stores into it. This is write after read (<strong>WAR</strong>) dependence. All of these are <strong>False</strong> or <strong>Name</strong> dependencies which have to do with overwriting and not about data flow.</p>
<hr>
<h2 id="dependencies-and-hazards">Dependencies and Hazards</h2>
<p>Dependence != Pipeline stalls. There are many instances where there are dependencies that compute normally in order. If there is an incorrect execution as a result of a dependence it&rsquo;s known as a <strong>Hazard</strong>. If there are enough instructions between two instructions which are <strong>True</strong> dependent then the dependency isn&rsquo;t a hazard.</p>
<p>&ndash;</p>
<h2 id="handling-of-hazards">Handling of Hazards</h2>
<ol>
<li>Flush Dependent Instructions
a. This is done for Control Dependencies, since following instructions are unecessary/wrong and correct ones must follow</li>
<li>Stall Dependent Instructions
a. For data dependencies, stops instruction until previous has completed what the dependency was waiting for</li>
<li>Fix values read by dependent instructions
a. Once the value is needed for calculating (ALU stage) it can be obtained by the dependent instruction, &ldquo;fixing&rdquo; a missread. This doesn&rsquo;t always work and may still require a stall. Fowarding helps avoid a stall and saves a single cycle, thus <strong>it is preffered to stalling</strong></li>
</ol>
<hr>
<h2 id="how-many-stages">How many stages?</h2>
<p>Ideal CPI is 1. More stages means more hazards which implies a higher CPI. However, it also means less work per stage which lowers the cycle time. For modern processors the balence between CPI and CycleTime is between 30-40 stages for performance purposes. For power efficiency more stages == more power draw.</p>
<p>Thus to balance CPI, cycle time and power efficiency the <strong>ideal number of stages is 10-15</strong></p>
</article>
        

        
        
        <nav role="navigation" class="flex-container bottom-menu">
            
<hr />
<p>


    

    
        
            <a href="/posts">blog</a>
        
    
    
        
            &#183; 
            <a href="https://github.com/calenrobinette">code</a>
        
            &#183; 
            <a href="/notes">notes</a>
        
            &#183; 
            <a href="/about">about</a>
        
    
    &#183; 
    <a href="/">
        main
    </a>

</p>
        </nav>
        
        
    </main>
    
    <footer class="flex-container footer">Hello my name is Calen.</footer>
    
    
</body>

</html>