Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Morrisiak/Desktop/Swing Copters/graphic/vga_sync.vhd" in Library work.
Architecture behavioral of Entity vga_sync is up to date.
Compiling vhdl file "C:/Users/Morrisiak/Desktop/Swing Copters/graphic/rom_1.vhd" in Library work.
Architecture behavioral of Entity rom_1 is up to date.
Compiling vhdl file "C:/Users/Morrisiak/Desktop/Swing Copters/graphic/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga_sync> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rom_1> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Morrisiak/Desktop/Swing Copters/graphic/top.vhd" line 96: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clk>
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <vga_sync> in library <work> (Architecture <behavioral>).
Entity <vga_sync> analyzed. Unit <vga_sync> generated.

Analyzing Entity <rom_1> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/Morrisiak/Desktop/Swing Copters/graphic/rom_1.vhd" line 146: Index value(s) does not match array range, simulation mismatch.
Entity <rom_1> analyzed. Unit <rom_1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_sync>.
    Related source file is "C:/Users/Morrisiak/Desktop/Swing Copters/graphic/vga_sync.vhd".
    Found 1-bit register for signal <divider_reg>.
    Found 10-bit comparator greatequal for signal <h_sync$cmp_ge0000> created at line 120.
    Found 10-bit comparator lessequal for signal <h_sync$cmp_le0000> created at line 120.
    Found 1-bit register for signal <h_sync_reg>.
    Found 10-bit comparator greatequal for signal <v_sync$cmp_ge0000> created at line 122.
    Found 10-bit comparator lessequal for signal <v_sync$cmp_le0000> created at line 122.
    Found 1-bit register for signal <v_sync_reg>.
    Found 10-bit comparator less for signal <video_on$cmp_lt0000> created at line 128.
    Found 10-bit comparator less for signal <video_on$cmp_lt0001> created at line 128.
    Found 10-bit up counter for signal <x_counter_reg>.
    Found 10-bit up counter for signal <y_counter_reg>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_sync> synthesized.


Synthesizing Unit <rom_1>.
    Related source file is "C:/Users/Morrisiak/Desktop/Swing Copters/graphic/rom_1.vhd".
WARNING:Xst:647 - Input <address<14:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <rom_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 3072x4-bit ROM for signal <data$rom0000> created at line 146.
    Summary:
	inferred   1 ROM(s).
Unit <rom_1> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/Users/Morrisiak/Desktop/Swing Copters/graphic/top.vhd".
WARNING:Xst:653 - Signal <vrtula2_y> is used but never assigned. This sourceless signal will be automatically connected to value 0000100000.
WARNING:Xst:653 - Signal <vrtula2_x> is used but never assigned. This sourceless signal will be automatically connected to value 0000100000.
WARNING:Xst:653 - Signal <vrtula1_y> is used but never assigned. This sourceless signal will be automatically connected to value 0000100000.
WARNING:Xst:653 - Signal <vrtula1_x> is used but never assigned. This sourceless signal will be automatically connected to value 0001000000.
WARNING:Xst:1780 - Signal <vga_clk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rgb_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <panacek_y> is used but never assigned. This sourceless signal will be automatically connected to value 0001000000.
WARNING:Xst:653 - Signal <panacek_x> is used but never assigned. This sourceless signal will be automatically connected to value 0000110000.
WARNING:Xst:646 - Signal <db_data<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit register for signal <addr>.
    Found 5-bit subtractor for signal <addr$sub0000> created at line 115.
    Found 5-bit subtractor for signal <addr$sub0001> created at line 115.
    Found 5-bit subtractor for signal <addr$sub0002> created at line 117.
    Found 5-bit subtractor for signal <addr$sub0003> created at line 117.
    Found 5-bit subtractor for signal <addr$sub0004> created at line 119.
    Found 5-bit subtractor for signal <addr$sub0005> created at line 119.
    Found 1-bit register for signal <background>.
    Found 10-bit adder for signal <panacek_on$addsub0000> created at line 127.
    Found 10-bit subtractor for signal <panacek_on$addsub0001> created at line 127.
    Found 10-bit adder for signal <panacek_on$addsub0002> created at line 127.
    Found 10-bit subtractor for signal <panacek_on$addsub0003> created at line 127.
    Found 10-bit comparator greatequal for signal <panacek_on$cmp_ge0000> created at line 127.
    Found 10-bit comparator greatequal for signal <panacek_on$cmp_ge0001> created at line 127.
    Found 10-bit comparator greatequal for signal <panacek_on$cmp_le0000> created at line 127.
    Found 10-bit comparator greatequal for signal <panacek_on$cmp_le0001> created at line 127.
    Found 3-bit register for signal <rgb_out_reg>.
    Found 10-bit adder for signal <vrtula1_on$addsub0000> created at line 131.
    Found 10-bit subtractor for signal <vrtula1_on$addsub0001> created at line 131.
    Found 10-bit adder for signal <vrtula1_on$addsub0002> created at line 131.
    Found 10-bit subtractor for signal <vrtula1_on$addsub0003> created at line 131.
    Found 10-bit comparator greatequal for signal <vrtula1_on$cmp_ge0000> created at line 131.
    Found 10-bit comparator greatequal for signal <vrtula1_on$cmp_ge0001> created at line 131.
    Found 10-bit comparator greatequal for signal <vrtula1_on$cmp_le0000> created at line 131.
    Found 10-bit comparator greatequal for signal <vrtula1_on$cmp_le0001> created at line 131.
    Found 10-bit adder for signal <vrtula2_on$addsub0000> created at line 129.
    Found 10-bit subtractor for signal <vrtula2_on$addsub0001> created at line 129.
    Found 10-bit adder for signal <vrtula2_on$addsub0002> created at line 129.
    Found 10-bit subtractor for signal <vrtula2_on$addsub0003> created at line 129.
    Found 10-bit comparator greatequal for signal <vrtula2_on$cmp_ge0000> created at line 129.
    Found 10-bit comparator greatequal for signal <vrtula2_on$cmp_ge0001> created at line 129.
    Found 10-bit comparator greatequal for signal <vrtula2_on$cmp_le0000> created at line 129.
    Found 10-bit comparator greatequal for signal <vrtula2_on$cmp_le0001> created at line 129.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred  18 Adder/Subtractor(s).
	inferred  12 Comparator(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 3072x4-bit ROM                                        : 1
# Adders/Subtractors                                   : 18
 10-bit adder                                          : 6
 10-bit subtractor                                     : 6
 5-bit subtractor                                      : 6
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 6
 1-bit register                                        : 4
 15-bit register                                       : 1
 3-bit register                                        : 1
# Comparators                                          : 18
 10-bit comparator greatequal                          : 14
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <addr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <addr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <addr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2404 -  FFs/Latches <addr<14:12>> (without init value) have a constant value of 0 in block <top>.

Synthesizing (advanced) Unit <top>.
INFO:Xst:3023 - HDL ADVISOR - Characteristics of the register <rgb_out_reg> prevent it from being combined with the ROM <database_1/Mrom_data_rom0000> for implementation as read-only block RAM.
Unit <top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 3072x4-bit ROM                                        : 1
# Adders/Subtractors                                   : 18
 10-bit adder                                          : 6
 10-bit subtractor                                     : 6
 5-bit subtractor                                      : 6
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 18
 10-bit comparator greatequal                          : 14
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <vga_sync> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 9.
FlipFlop addr_0 has been replicated 2 time(s)
FlipFlop addr_1 has been replicated 1 time(s)
FlipFlop addr_2 has been replicated 1 time(s)
FlipFlop addr_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 44
 Flip-Flops                                            : 44

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 410
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 18
#      LUT2                        : 10
#      LUT2_D                      : 4
#      LUT2_L                      : 2
#      LUT3                        : 83
#      LUT3_D                      : 1
#      LUT3_L                      : 6
#      LUT4                        : 152
#      LUT4_D                      : 11
#      LUT4_L                      : 10
#      MUXCY                       : 18
#      MUXF5                       : 55
#      MUXF6                       : 14
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 44
#      FDE                         : 17
#      FDR                         : 5
#      FDRE                        : 20
#      FDRS                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      157  out of   1920     8%  
 Number of Slice Flip Flops:             44  out of   3840     1%  
 Number of 4 input LUTs:                299  out of   3840     7%  
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    173     3%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 44    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.949ns (Maximum Frequency: 100.508MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.949ns (frequency: 100.508MHz)
  Total number of paths / destination ports: 2552 / 108
-------------------------------------------------------------------------
Delay:               9.949ns (Levels of Logic = 9)
  Source:            addr_1 (FF)
  Destination:       rgb_out_reg_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: addr_1 to rgb_out_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             98   0.626   2.191  addr_1 (addr_1)
     LUT4:I0->O            1   0.479   0.000  addr<4>8_F (N212)
     MUXF5:I0->O           2   0.314   0.915  addr<4>8 (addr<4>_mmx_out6)
     LUT3:I1->O            1   0.479   0.000  database_1/Mrom_data_rom0000481_174 (database_1/Mrom_data_rom0000481_174)
     MUXF5:I0->O           1   0.314   0.000  database_1/Mrom_data_rom0000481_15_f5_3 (database_1/Mrom_data_rom0000481_15_f54)
     MUXF6:I0->O           1   0.298   0.851  database_1/Mrom_data_rom0000481_13_f6_0 (database_1/Mrom_data_rom0000481_13_f61)
     LUT3:I1->O            1   0.479   0.851  addr<8>1 (addr<8>1)
     LUT3:I1->O            1   0.479   0.000  db_data<0>11_SW0_F (N228)
     MUXF5:I0->O           1   0.314   0.704  db_data<0>11_SW0 (N188)
     LUT4:I3->O            1   0.479   0.000  db_data<0>11 (db_data<0>11)
     FDRS:D                    0.176          rgb_out_reg_0
    ----------------------------------------
    Total                      9.949ns (4.437ns logic, 5.512ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            vga_sync_1/v_sync_reg (FF)
  Destination:       vsync (PAD)
  Source Clock:      clk rising

  Data Path: vga_sync_1/v_sync_reg to vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.626   0.681  vga_sync_1/v_sync_reg (vga_sync_1/v_sync_reg)
     OBUF:I->O                 4.909          vsync_OBUF (vsync)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.52 secs
 
--> 

Total memory usage is 247008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    1 (   0 filtered)

