<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/instance/instance_twi0.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_b6f848108eeb66dffbb65299f50b9afa.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_twi0.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="instance__twi0_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a4a8a36dd894b71eacb7f38dabe11d5da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi0_8h.html#a4a8a36dd894b71eacb7f38dabe11d5da">REG_TWI0_CR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4008C000U)</td></tr>
<tr class="memdesc:a4a8a36dd894b71eacb7f38dabe11d5da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Control Register  <a href="#a4a8a36dd894b71eacb7f38dabe11d5da">More...</a><br /></td></tr>
<tr class="separator:a4a8a36dd894b71eacb7f38dabe11d5da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae85e9f3548443e6a79a50f15fc4c14b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi0_8h.html#ae85e9f3548443e6a79a50f15fc4c14b5">REG_TWI0_MMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C004U)</td></tr>
<tr class="memdesc:ae85e9f3548443e6a79a50f15fc4c14b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Master Mode Register  <a href="#ae85e9f3548443e6a79a50f15fc4c14b5">More...</a><br /></td></tr>
<tr class="separator:ae85e9f3548443e6a79a50f15fc4c14b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef483338ad187e52acfde26325ebaf8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi0_8h.html#aef483338ad187e52acfde26325ebaf8e">REG_TWI0_SMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C008U)</td></tr>
<tr class="memdesc:aef483338ad187e52acfde26325ebaf8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Slave Mode Register  <a href="#aef483338ad187e52acfde26325ebaf8e">More...</a><br /></td></tr>
<tr class="separator:aef483338ad187e52acfde26325ebaf8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab165be18221cdd37b629635d1f007098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi0_8h.html#ab165be18221cdd37b629635d1f007098">REG_TWI0_IADR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C00CU)</td></tr>
<tr class="memdesc:ab165be18221cdd37b629635d1f007098"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Internal Address Register  <a href="#ab165be18221cdd37b629635d1f007098">More...</a><br /></td></tr>
<tr class="separator:ab165be18221cdd37b629635d1f007098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f19258673e46756b64c956704b6f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi0_8h.html#ac6f19258673e46756b64c956704b6f17">REG_TWI0_CWGR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C010U)</td></tr>
<tr class="memdesc:ac6f19258673e46756b64c956704b6f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Clock Waveform Generator Register  <a href="#ac6f19258673e46756b64c956704b6f17">More...</a><br /></td></tr>
<tr class="separator:ac6f19258673e46756b64c956704b6f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aab1f5188ce55040b5c92f274b47246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi0_8h.html#a1aab1f5188ce55040b5c92f274b47246">REG_TWI0_SR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4008C020U)</td></tr>
<tr class="memdesc:a1aab1f5188ce55040b5c92f274b47246"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Status Register  <a href="#a1aab1f5188ce55040b5c92f274b47246">More...</a><br /></td></tr>
<tr class="separator:a1aab1f5188ce55040b5c92f274b47246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e39292e4e71f86d8dbb549d0ff6012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi0_8h.html#a22e39292e4e71f86d8dbb549d0ff6012">REG_TWI0_IER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4008C024U)</td></tr>
<tr class="memdesc:a22e39292e4e71f86d8dbb549d0ff6012"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Interrupt Enable Register  <a href="#a22e39292e4e71f86d8dbb549d0ff6012">More...</a><br /></td></tr>
<tr class="separator:a22e39292e4e71f86d8dbb549d0ff6012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5439137e6dfddbe77c0e49c9f08048cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi0_8h.html#a5439137e6dfddbe77c0e49c9f08048cb">REG_TWI0_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4008C028U)</td></tr>
<tr class="memdesc:a5439137e6dfddbe77c0e49c9f08048cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Interrupt Disable Register  <a href="#a5439137e6dfddbe77c0e49c9f08048cb">More...</a><br /></td></tr>
<tr class="separator:a5439137e6dfddbe77c0e49c9f08048cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98147c6587d672dc10d7bd94235bbb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi0_8h.html#a98147c6587d672dc10d7bd94235bbb9a">REG_TWI0_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4008C02CU)</td></tr>
<tr class="memdesc:a98147c6587d672dc10d7bd94235bbb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Interrupt Mask Register  <a href="#a98147c6587d672dc10d7bd94235bbb9a">More...</a><br /></td></tr>
<tr class="separator:a98147c6587d672dc10d7bd94235bbb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d2b3048d3cee96e38d48f0b8778ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi0_8h.html#a72d2b3048d3cee96e38d48f0b8778ef1">REG_TWI0_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4008C030U)</td></tr>
<tr class="memdesc:a72d2b3048d3cee96e38d48f0b8778ef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Receive Holding Register  <a href="#a72d2b3048d3cee96e38d48f0b8778ef1">More...</a><br /></td></tr>
<tr class="separator:a72d2b3048d3cee96e38d48f0b8778ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b72380b81f52fb444a2382f7edfa42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi0_8h.html#aa5b72380b81f52fb444a2382f7edfa42">REG_TWI0_THR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4008C034U)</td></tr>
<tr class="memdesc:aa5b72380b81f52fb444a2382f7edfa42"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Transmit Holding Register  <a href="#aa5b72380b81f52fb444a2382f7edfa42">More...</a><br /></td></tr>
<tr class="separator:aa5b72380b81f52fb444a2382f7edfa42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0a5083b0973b416896327ef4d049c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi0_8h.html#aa0a5083b0973b416896327ef4d049c7b">REG_TWI0_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C100U)</td></tr>
<tr class="memdesc:aa0a5083b0973b416896327ef4d049c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Receive Pointer Register  <a href="#aa0a5083b0973b416896327ef4d049c7b">More...</a><br /></td></tr>
<tr class="separator:aa0a5083b0973b416896327ef4d049c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af017154d309be7c2e3e0e7033d1ba93d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi0_8h.html#af017154d309be7c2e3e0e7033d1ba93d">REG_TWI0_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C104U)</td></tr>
<tr class="memdesc:af017154d309be7c2e3e0e7033d1ba93d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Receive Counter Register  <a href="#af017154d309be7c2e3e0e7033d1ba93d">More...</a><br /></td></tr>
<tr class="separator:af017154d309be7c2e3e0e7033d1ba93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21a91abed9169a37c9f5a17b163d78af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi0_8h.html#a21a91abed9169a37c9f5a17b163d78af">REG_TWI0_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C108U)</td></tr>
<tr class="memdesc:a21a91abed9169a37c9f5a17b163d78af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Transmit Pointer Register  <a href="#a21a91abed9169a37c9f5a17b163d78af">More...</a><br /></td></tr>
<tr class="separator:a21a91abed9169a37c9f5a17b163d78af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac35344dc7a551ac6dbac735bcc014e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi0_8h.html#ac35344dc7a551ac6dbac735bcc014e04">REG_TWI0_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C10CU)</td></tr>
<tr class="memdesc:ac35344dc7a551ac6dbac735bcc014e04"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Transmit Counter Register  <a href="#ac35344dc7a551ac6dbac735bcc014e04">More...</a><br /></td></tr>
<tr class="separator:ac35344dc7a551ac6dbac735bcc014e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ea8ae488e0622e9c89ae014c51c24cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi0_8h.html#a2ea8ae488e0622e9c89ae014c51c24cf">REG_TWI0_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C110U)</td></tr>
<tr class="memdesc:a2ea8ae488e0622e9c89ae014c51c24cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Receive Next Pointer Register  <a href="#a2ea8ae488e0622e9c89ae014c51c24cf">More...</a><br /></td></tr>
<tr class="separator:a2ea8ae488e0622e9c89ae014c51c24cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9730d4a58f002f699711d690e6b4974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi0_8h.html#af9730d4a58f002f699711d690e6b4974">REG_TWI0_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C114U)</td></tr>
<tr class="memdesc:af9730d4a58f002f699711d690e6b4974"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Receive Next Counter Register  <a href="#af9730d4a58f002f699711d690e6b4974">More...</a><br /></td></tr>
<tr class="separator:af9730d4a58f002f699711d690e6b4974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c6cf50b72104829c5f1f696f95cb7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi0_8h.html#a82c6cf50b72104829c5f1f696f95cb7a">REG_TWI0_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C118U)</td></tr>
<tr class="memdesc:a82c6cf50b72104829c5f1f696f95cb7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Transmit Next Pointer Register  <a href="#a82c6cf50b72104829c5f1f696f95cb7a">More...</a><br /></td></tr>
<tr class="separator:a82c6cf50b72104829c5f1f696f95cb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0acec88709ae867a9b3a94a062f25dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi0_8h.html#af0acec88709ae867a9b3a94a062f25dd">REG_TWI0_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C11CU)</td></tr>
<tr class="memdesc:af0acec88709ae867a9b3a94a062f25dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Transmit Next Counter Register  <a href="#af0acec88709ae867a9b3a94a062f25dd">More...</a><br /></td></tr>
<tr class="separator:af0acec88709ae867a9b3a94a062f25dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8c3cd2dfae59810c57904db7b8deb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi0_8h.html#abf8c3cd2dfae59810c57904db7b8deb1">REG_TWI0_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4008C120U)</td></tr>
<tr class="memdesc:abf8c3cd2dfae59810c57904db7b8deb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Transfer Control Register  <a href="#abf8c3cd2dfae59810c57904db7b8deb1">More...</a><br /></td></tr>
<tr class="separator:abf8c3cd2dfae59810c57904db7b8deb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eac3b5cd4cbf2e6c39a4bf74879662b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__twi0_8h.html#a3eac3b5cd4cbf2e6c39a4bf74879662b">REG_TWI0_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4008C124U)</td></tr>
<tr class="memdesc:a3eac3b5cd4cbf2e6c39a4bf74879662b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Transfer Status Register  <a href="#a3eac3b5cd4cbf2e6c39a4bf74879662b">More...</a><br /></td></tr>
<tr class="separator:a3eac3b5cd4cbf2e6c39a4bf74879662b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a4a8a36dd894b71eacb7f38dabe11d5da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a8a36dd894b71eacb7f38dabe11d5da">&#9670;&nbsp;</a></span>REG_TWI0_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_CR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4008C000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi0_8h_source.html#l00061">61</a> of file <a class="el" href="instance__twi0_8h_source.html">instance_twi0.h</a>.</p>

</div>
</div>
<a id="ac6f19258673e46756b64c956704b6f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6f19258673e46756b64c956704b6f17">&#9670;&nbsp;</a></span>REG_TWI0_CWGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_CWGR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Clock Waveform Generator Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi0_8h_source.html#l00065">65</a> of file <a class="el" href="instance__twi0_8h_source.html">instance_twi0.h</a>.</p>

</div>
</div>
<a id="ab165be18221cdd37b629635d1f007098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab165be18221cdd37b629635d1f007098">&#9670;&nbsp;</a></span>REG_TWI0_IADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_IADR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C00CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Internal Address Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi0_8h_source.html#l00064">64</a> of file <a class="el" href="instance__twi0_8h_source.html">instance_twi0.h</a>.</p>

</div>
</div>
<a id="a5439137e6dfddbe77c0e49c9f08048cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5439137e6dfddbe77c0e49c9f08048cb">&#9670;&nbsp;</a></span>REG_TWI0_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_IDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4008C028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi0_8h_source.html#l00068">68</a> of file <a class="el" href="instance__twi0_8h_source.html">instance_twi0.h</a>.</p>

</div>
</div>
<a id="a22e39292e4e71f86d8dbb549d0ff6012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22e39292e4e71f86d8dbb549d0ff6012">&#9670;&nbsp;</a></span>REG_TWI0_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_IER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4008C024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi0_8h_source.html#l00067">67</a> of file <a class="el" href="instance__twi0_8h_source.html">instance_twi0.h</a>.</p>

</div>
</div>
<a id="a98147c6587d672dc10d7bd94235bbb9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98147c6587d672dc10d7bd94235bbb9a">&#9670;&nbsp;</a></span>REG_TWI0_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_IMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4008C02CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi0_8h_source.html#l00069">69</a> of file <a class="el" href="instance__twi0_8h_source.html">instance_twi0.h</a>.</p>

</div>
</div>
<a id="ae85e9f3548443e6a79a50f15fc4c14b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae85e9f3548443e6a79a50f15fc4c14b5">&#9670;&nbsp;</a></span>REG_TWI0_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_MMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Master Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi0_8h_source.html#l00062">62</a> of file <a class="el" href="instance__twi0_8h_source.html">instance_twi0.h</a>.</p>

</div>
</div>
<a id="abf8c3cd2dfae59810c57904db7b8deb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf8c3cd2dfae59810c57904db7b8deb1">&#9670;&nbsp;</a></span>REG_TWI0_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_PTCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4008C120U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Transfer Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi0_8h_source.html#l00080">80</a> of file <a class="el" href="instance__twi0_8h_source.html">instance_twi0.h</a>.</p>

</div>
</div>
<a id="a3eac3b5cd4cbf2e6c39a4bf74879662b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eac3b5cd4cbf2e6c39a4bf74879662b">&#9670;&nbsp;</a></span>REG_TWI0_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_PTSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4008C124U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Transfer Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi0_8h_source.html#l00081">81</a> of file <a class="el" href="instance__twi0_8h_source.html">instance_twi0.h</a>.</p>

</div>
</div>
<a id="af017154d309be7c2e3e0e7033d1ba93d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af017154d309be7c2e3e0e7033d1ba93d">&#9670;&nbsp;</a></span>REG_TWI0_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_RCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C104U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Receive Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi0_8h_source.html#l00073">73</a> of file <a class="el" href="instance__twi0_8h_source.html">instance_twi0.h</a>.</p>

</div>
</div>
<a id="a72d2b3048d3cee96e38d48f0b8778ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72d2b3048d3cee96e38d48f0b8778ef1">&#9670;&nbsp;</a></span>REG_TWI0_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_RHR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4008C030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Receive Holding Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi0_8h_source.html#l00070">70</a> of file <a class="el" href="instance__twi0_8h_source.html">instance_twi0.h</a>.</p>

</div>
</div>
<a id="af9730d4a58f002f699711d690e6b4974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9730d4a58f002f699711d690e6b4974">&#9670;&nbsp;</a></span>REG_TWI0_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_RNCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C114U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Receive Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi0_8h_source.html#l00077">77</a> of file <a class="el" href="instance__twi0_8h_source.html">instance_twi0.h</a>.</p>

</div>
</div>
<a id="a2ea8ae488e0622e9c89ae014c51c24cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ea8ae488e0622e9c89ae014c51c24cf">&#9670;&nbsp;</a></span>REG_TWI0_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_RNPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C110U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Receive Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi0_8h_source.html#l00076">76</a> of file <a class="el" href="instance__twi0_8h_source.html">instance_twi0.h</a>.</p>

</div>
</div>
<a id="aa0a5083b0973b416896327ef4d049c7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a5083b0973b416896327ef4d049c7b">&#9670;&nbsp;</a></span>REG_TWI0_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_RPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Receive Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi0_8h_source.html#l00072">72</a> of file <a class="el" href="instance__twi0_8h_source.html">instance_twi0.h</a>.</p>

</div>
</div>
<a id="aef483338ad187e52acfde26325ebaf8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef483338ad187e52acfde26325ebaf8e">&#9670;&nbsp;</a></span>REG_TWI0_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_SMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Slave Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi0_8h_source.html#l00063">63</a> of file <a class="el" href="instance__twi0_8h_source.html">instance_twi0.h</a>.</p>

</div>
</div>
<a id="a1aab1f5188ce55040b5c92f274b47246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aab1f5188ce55040b5c92f274b47246">&#9670;&nbsp;</a></span>REG_TWI0_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_SR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4008C020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi0_8h_source.html#l00066">66</a> of file <a class="el" href="instance__twi0_8h_source.html">instance_twi0.h</a>.</p>

</div>
</div>
<a id="ac35344dc7a551ac6dbac735bcc014e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac35344dc7a551ac6dbac735bcc014e04">&#9670;&nbsp;</a></span>REG_TWI0_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_TCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C10CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Transmit Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi0_8h_source.html#l00075">75</a> of file <a class="el" href="instance__twi0_8h_source.html">instance_twi0.h</a>.</p>

</div>
</div>
<a id="aa5b72380b81f52fb444a2382f7edfa42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5b72380b81f52fb444a2382f7edfa42">&#9670;&nbsp;</a></span>REG_TWI0_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_THR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4008C034U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Transmit Holding Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi0_8h_source.html#l00071">71</a> of file <a class="el" href="instance__twi0_8h_source.html">instance_twi0.h</a>.</p>

</div>
</div>
<a id="af0acec88709ae867a9b3a94a062f25dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0acec88709ae867a9b3a94a062f25dd">&#9670;&nbsp;</a></span>REG_TWI0_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_TNCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C11CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Transmit Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi0_8h_source.html#l00079">79</a> of file <a class="el" href="instance__twi0_8h_source.html">instance_twi0.h</a>.</p>

</div>
</div>
<a id="a82c6cf50b72104829c5f1f696f95cb7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82c6cf50b72104829c5f1f696f95cb7a">&#9670;&nbsp;</a></span>REG_TWI0_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_TNPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C118U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Transmit Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi0_8h_source.html#l00078">78</a> of file <a class="el" href="instance__twi0_8h_source.html">instance_twi0.h</a>.</p>

</div>
</div>
<a id="a21a91abed9169a37c9f5a17b163d78af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21a91abed9169a37c9f5a17b163d78af">&#9670;&nbsp;</a></span>REG_TWI0_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_TPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008C108U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Transmit Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__twi0_8h_source.html#l00074">74</a> of file <a class="el" href="instance__twi0_8h_source.html">instance_twi0.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
