// ------------------------------------------------------------------
// Initiate
// ------------------------------------------------------------------

// Reset All Data Memory
x10 = 0
x1 = 411700
while x10 != x1,
    mem[x10 + 0] = x0
    x10 = x10 + 1
endwhile

// initiate huffman table Y C
x1 = 0 + x0
x2 = 250 + x0
x3 = 16 + x0
x4 = 0 + x0
x5 = 11 + x0
x6 = 16 + x0
while x2 >= x1,
    mem[x1 + 275] = x0
    mem[x1 + 801] = x0
    x7 = 1 + x0
    while x7 < x5,
        x8 = x7 + x1
        mem[x8 + 275] = x3
        mem[x8 + 801] = x3
        x7 = x7 + 1
    endwhile
    while x7 < x6,
        x8 = x7 + x1
        mem[x8 + 275] = x0
        mem[x8 + 801] = x0
        x7 = x7 + 1
    endwhile
    x1 = x1 + 16
endwhile

// initiate quantization table
x1 = 1052 + x0
x2 = 1179 + x0
x3 = 65536
while x2 >= x1,
    mem[x1 + 0] = x3
    x1 = x1 + 1
endwhile

define // JPEG parameters load to memory file
    1    <- 2
    2    <- 3
    3    <- 4
    4    <- 5
    5    <- 6
    6    <- 14
    7    <- 30
    8    <- 62
    9    <- 126
    10   <- 254
    11   <- 510
    12   <- 2
    13   <- 3
    14   <- 3
    15   <- 3
    16   <- 3
    17   <- 3
    18   <- 4
    19   <- 5
    20   <- 6
    21   <- 7
    22   <- 8
    23   <- 9
    24   <- 10
    26   <- 1
    27   <- 4
    28   <- 11
    29   <- 26
    30   <- 120
    31   <- 248
    32   <- 1014
    33   <- 65410
    34   <- 65411
    41   <- 12
    42   <- 27
    43   <- 121
    44   <- 502
    45   <- 2038
    46   <- 65412
    47   <- 65413
    48   <- 65414
    49   <- 65415
    50   <- 65416
    57   <- 28
    58   <- 249
    59   <- 1015
    60   <- 4084
    61   <- 65417
    62   <- 65418
    63   <- 65419
    64   <- 65420
    65   <- 65421
    66   <- 65422
    73   <- 58
    74   <- 503
    75   <- 4085
    76   <- 65423
    77   <- 65424
    78   <- 65425
    79   <- 65426
    80   <- 65427
    81   <- 65428
    82   <- 65429
    89   <- 59
    90   <- 1016
    91   <- 65430
    92   <- 65431
    93   <- 65432
    94   <- 65433
    95   <- 65434
    96   <- 65435
    97   <- 65436
    98   <- 65437
    105  <- 122
    106  <- 2039
    107  <- 65438
    108  <- 65439
    109  <- 65440
    110  <- 65441
    111  <- 65442
    112  <- 65443
    113  <- 65444
    114  <- 65445
    121  <- 123
    122  <- 4086
    123  <- 65446
    124  <- 65447
    125  <- 65448
    126  <- 65449
    127  <- 65450
    128  <- 65451
    129  <- 65452
    130  <- 65453
    137  <- 250
    138  <- 4087
    139  <- 65454
    140  <- 65455
    141  <- 65456
    142  <- 65457
    143  <- 65458
    144  <- 65459
    145  <- 65460
    146  <- 65461
    153  <- 504
    154  <- 32704
    155  <- 65462
    156  <- 65463
    157  <- 65464
    158  <- 65465
    159  <- 65466
    160  <- 65467
    161  <- 65468
    162  <- 65469
    169  <- 505
    170  <- 65470
    171  <- 65471
    172  <- 65472
    173  <- 65473
    174  <- 65474
    175  <- 65475
    176  <- 65476
    177  <- 65477
    178  <- 65478
    185  <- 506
    186  <- 65479
    187  <- 65480
    188  <- 65481
    189  <- 65482
    190  <- 65483
    191  <- 65484
    192  <- 65485
    193  <- 65486
    194  <- 65487
    201  <- 1017
    202  <- 65488
    203  <- 65489
    204  <- 65490
    205  <- 65491
    206  <- 65492
    207  <- 65493
    208  <- 65494
    209  <- 65495
    210  <- 65496
    217  <- 1018
    218  <- 65497
    219  <- 65498
    220  <- 65499
    221  <- 65500
    222  <- 65501
    223  <- 65502
    224  <- 65503
    225  <- 65504
    226  <- 65505
    233  <- 2040
    234  <- 65506
    235  <- 65507
    236  <- 65508
    237  <- 65509
    238  <- 65510
    239  <- 65511
    240  <- 65512
    241  <- 65513
    242  <- 65514
    249  <- 65515
    250  <- 65516
    251  <- 65517
    252  <- 65518
    253  <- 65519
    254  <- 65520
    255  <- 65521
    256  <- 65522
    257  <- 65523
    258  <- 65524
    264  <- 2041
    265  <- 65525
    266  <- 65526
    267  <- 65527
    268  <- 65528
    269  <- 65529
    270  <- 65530
    271  <- 65531
    272  <- 65532
    273  <- 65533
    274  <- 65534
    275  <- 4
    276  <- 2
    277  <- 2
    278  <- 3
    279  <- 4
    280  <- 5
    281  <- 7
    282  <- 8
    283  <- 10
    292  <- 4
    293  <- 5
    294  <- 7
    295  <- 9
    296  <- 11
    308  <- 5
    309  <- 8
    310  <- 10
    311  <- 12
    324  <- 6
    325  <- 9
    326  <- 12
    340  <- 6
    341  <- 10
    356  <- 7
    357  <- 11
    372  <- 7
    373  <- 12
    388  <- 8
    389  <- 12
    404  <- 9
    405  <- 15
    420  <- 9
    436  <- 9
    452  <- 10
    468  <- 10
    484  <- 11
    515  <- 11
    527  <- 1
    528  <- 2
    529  <- 6
    530  <- 14
    531  <- 30
    532  <- 62
    533  <- 126
    534  <- 254
    535  <- 510
    536  <- 1022
    537  <- 2046
    538  <- 2
    539  <- 2
    540  <- 2
    541  <- 3
    542  <- 4
    543  <- 5
    544  <- 6
    545  <- 7
    546  <- 8
    547  <- 9
    548  <- 10
    549  <- 11
    551  <- 1
    552  <- 4
    553  <- 10
    554  <- 24
    555  <- 25
    556  <- 56
    557  <- 120
    558  <- 500
    559  <- 1014
    560  <- 4084
    567  <- 11
    568  <- 57
    569  <- 246
    570  <- 501
    571  <- 2038
    572  <- 4085
    573  <- 65416
    574  <- 65417
    575  <- 65418
    576  <- 65419
    583  <- 26
    584  <- 247
    585  <- 1015
    586  <- 4086
    587  <- 32706
    588  <- 65420
    589  <- 65421
    590  <- 65422
    591  <- 65423
    592  <- 65424
    599  <- 27
    600  <- 248
    601  <- 1016
    602  <- 4087
    603  <- 65425
    604  <- 65426
    605  <- 65427
    606  <- 65428
    607  <- 65429
    608  <- 65430
    615  <- 58
    616  <- 502
    617  <- 65431
    618  <- 65432
    619  <- 65433
    620  <- 65434
    621  <- 65435
    622  <- 65436
    623  <- 65437
    624  <- 65438
    631  <- 59
    632  <- 1017
    633  <- 65439
    634  <- 65440
    635  <- 65441
    636  <- 65442
    637  <- 65443
    638  <- 65444
    639  <- 65445
    640  <- 65446
    647  <- 121
    648  <- 2039
    649  <- 65447
    650  <- 65448
    651  <- 65449
    652  <- 65450
    653  <- 65451
    654  <- 65452
    655  <- 65453
    656  <- 65454
    663  <- 122
    664  <- 2040
    665  <- 65455
    666  <- 65456
    667  <- 65457
    668  <- 65458
    669  <- 65459
    670  <- 65460
    671  <- 65461
    672  <- 65462
    679  <- 249
    680  <- 65463
    681  <- 65464
    682  <- 65465
    683  <- 65466
    684  <- 65467
    685  <- 65468
    686  <- 65469
    687  <- 65470
    688  <- 65471
    695  <- 503
    696  <- 65472
    697  <- 65473
    698  <- 65474
    699  <- 65475
    700  <- 65476
    701  <- 65477
    702  <- 65478
    703  <- 65479
    704  <- 65480
    711  <- 504
    712  <- 65481
    713  <- 65482
    714  <- 65483
    715  <- 65484
    716  <- 65485
    717  <- 65486
    718  <- 65487
    719  <- 65488
    720  <- 65489
    727  <- 505
    728  <- 65490
    729  <- 65491
    730  <- 65492
    731  <- 65493
    732  <- 65494
    733  <- 65495
    734  <- 65496
    735  <- 65497
    736  <- 65498
    743  <- 506
    744  <- 65499
    745  <- 65500
    746  <- 65501
    747  <- 65502
    748  <- 65503
    749  <- 65504
    750  <- 65505
    751  <- 65506
    752  <- 65507
    759  <- 2041
    760  <- 65508
    761  <- 65509
    762  <- 65510
    763  <- 65511
    764  <- 65512
    765  <- 65513
    766  <- 65514
    767  <- 65515
    768  <- 65516
    775  <- 16352
    776  <- 65517
    777  <- 65518
    778  <- 65519
    779  <- 65520
    780  <- 65521
    781  <- 65522
    782  <- 65523
    783  <- 65524
    784  <- 65525
    790  <- 1018
    791  <- 32707
    792  <- 65526
    793  <- 65527
    794  <- 65528
    795  <- 65529
    796  <- 65530
    797  <- 65531
    798  <- 65532
    799  <- 65533
    800  <- 65534
    801  <- 2
    802  <- 2
    803  <- 3
    804  <- 4
    805  <- 5
    806  <- 5
    807  <- 6
    808  <- 7
    809  <- 9
    810  <- 10
    811  <- 12
    818  <- 4
    819  <- 6
    820  <- 8
    821  <- 9
    822  <- 11
    823  <- 12
    834  <- 5
    835  <- 8
    836  <- 10
    837  <- 12
    838  <- 15
    850  <- 5
    851  <- 8
    852  <- 10
    853  <- 12
    866  <- 6
    867  <- 9
    882  <- 6
    883  <- 10
    898  <- 7
    899  <- 11
    914  <- 7
    915  <- 11
    930  <- 8
    946  <- 9
    962  <- 9
    978  <- 9
    994  <- 9
    1010 <- 11
    1026 <- 14
    1041 <- 10
    1042 <- 15
    1180 <- 51471
    1181 <- 30385
    1182 <- 16054
    1183 <- 8149
    1184 <- 4090
    1185 <- 2047
    1186 <- 1023
    1198 <- 46341
    1199 <- 65536
    1200 <- 12868
    1208 <- 551903297
    1209 <- 1211180777
    1210 <- 210453397
    1211 <- -317827579
    1212 <- -624917741
    1213 <- 942745321
    1214 <- -790273982
    1215 <- -152471339

endefine

define // Pixel bit map define here
    5000 <- 32
    5001 <- 32
    5002 <- 16711680
    5003 <- 16711680
    5004 <- 16711680
    5005 <- 16711680
    5006 <- 16711680
    5007 <- 16711680
    5008 <- 16711680
    5009 <- 16711680
    5010 <- 16711680
    5011 <- 16711680
    5012 <- 16711680
    5013 <- 16711680
    5014 <- 16711680
    5015 <- 16711680
    5016 <- 16711680
    5017 <- 16711680
    5018 <- 16777215
    5019 <- 16777215
    5020 <- 16777215
    5021 <- 16777215
    5022 <- 16777215
    5023 <- 16777215
    5024 <- 16777215
    5025 <- 16777215
    5026 <- 986895
    5027 <- 986895
    5028 <- 986895
    5029 <- 986895
    5030 <- 986895
    5031 <- 986895
    5032 <- 986895
    5033 <- 986895
    5034 <- 16711680
    5035 <- 16711680
    5036 <- 16711680
    5037 <- 16711680
    5038 <- 16711680
    5039 <- 16711680
    5040 <- 16711680
    5041 <- 16711680
    5042 <- 16711680
    5043 <- 16711680
    5044 <- 16711680
    5045 <- 16711680
    5046 <- 16711680
    5047 <- 16711680
    5048 <- 16711680
    5049 <- 16711680
    5050 <- 16777215
    5051 <- 16777215
    5052 <- 16777215
    5053 <- 16777215
    5054 <- 16777215
    5055 <- 16777215
    5056 <- 16777215
    5057 <- 16777215
    5058 <- 986895
    5059 <- 986895
    5060 <- 986895
    5061 <- 986895
    5062 <- 16777215
    5063 <- 986895
    5064 <- 986895
    5065 <- 986895
    5066 <- 16711680
    5067 <- 16711680
    5068 <- 16711680
    5069 <- 16711680
    5070 <- 16711680
    5071 <- 16711680
    5072 <- 16711680
    5073 <- 16711680
    5074 <- 16711680
    5075 <- 16711680
    5076 <- 16711680
    5077 <- 16711680
    5078 <- 16711680
    5079 <- 16711680
    5080 <- 16711680
    5081 <- 16711680
    5082 <- 16777215
    5083 <- 16777215
    5084 <- 16777215
    5085 <- 16777215
    5086 <- 16777215
    5087 <- 16777215
    5088 <- 16777215
    5089 <- 16777215
    5090 <- 986895
    5091 <- 986895
    5092 <- 986895
    5093 <- 986895
    5094 <- 986895
    5095 <- 16777215
    5096 <- 986895
    5097 <- 986895
    5098 <- 16711680
    5099 <- 16711680
    5100 <- 16711680
    5101 <- 16711680
    5102 <- 16711680
    5103 <- 16711680
    5104 <- 16711680
    5105 <- 16711680
    5106 <- 16711680
    5107 <- 16711680
    5108 <- 16711680
    5109 <- 16711680
    5110 <- 16711680
    5111 <- 16711680
    5112 <- 16711680
    5113 <- 16711680
    5114 <- 16777215
    5115 <- 16777215
    5116 <- 16777215
    5117 <- 16777215
    5118 <- 16777215
    5119 <- 16777215
    5120 <- 16777215
    5121 <- 16777215
    5122 <- 986895
    5123 <- 16777215
    5124 <- 16777215
    5125 <- 16777215
    5126 <- 16777215
    5127 <- 16777215
    5128 <- 16777215
    5129 <- 986895
    5130 <- 16711680
    5131 <- 16711680
    5132 <- 16711680
    5133 <- 16711680
    5134 <- 16711680
    5135 <- 16711680
    5136 <- 16711680
    5137 <- 16711680
    5138 <- 16711680
    5139 <- 16711680
    5140 <- 16711680
    5141 <- 16711680
    5142 <- 16711680
    5143 <- 16711680
    5144 <- 16711680
    5145 <- 16711680
    5146 <- 16777215
    5147 <- 16777215
    5148 <- 16777215
    5149 <- 16777215
    5150 <- 16777215
    5151 <- 16777215
    5152 <- 16777215
    5153 <- 16777215
    5154 <- 986895
    5155 <- 16777215
    5156 <- 16777215
    5157 <- 16777215
    5158 <- 16777215
    5159 <- 16777215
    5160 <- 16777215
    5161 <- 986895
    5162 <- 16711680
    5163 <- 16711680
    5164 <- 16711680
    5165 <- 16711680
    5166 <- 16711680
    5167 <- 16711680
    5168 <- 16711680
    5169 <- 16711680
    5170 <- 16711680
    5171 <- 16711680
    5172 <- 16711680
    5173 <- 16711680
    5174 <- 16711680
    5175 <- 16711680
    5176 <- 16711680
    5177 <- 16711680
    5178 <- 16777215
    5179 <- 16777215
    5180 <- 16777215
    5181 <- 16777215
    5182 <- 16777215
    5183 <- 16777215
    5184 <- 16777215
    5185 <- 16777215
    5186 <- 986895
    5187 <- 986895
    5188 <- 986895
    5189 <- 986895
    5190 <- 986895
    5191 <- 16777215
    5192 <- 986895
    5193 <- 986895
    5194 <- 16711680
    5195 <- 16711680
    5196 <- 16711680
    5197 <- 16711680
    5198 <- 16711680
    5199 <- 16711680
    5200 <- 16711680
    5201 <- 16711680
    5202 <- 16711680
    5203 <- 16711680
    5204 <- 16711680
    5205 <- 16711680
    5206 <- 16711680
    5207 <- 16711680
    5208 <- 16711680
    5209 <- 16711680
    5210 <- 16777215
    5211 <- 16777215
    5212 <- 16777215
    5213 <- 16777215
    5214 <- 16777215
    5215 <- 16777215
    5216 <- 16777215
    5217 <- 16777215
    5218 <- 986895
    5219 <- 986895
    5220 <- 986895
    5221 <- 986895
    5222 <- 16777215
    5223 <- 986895
    5224 <- 986895
    5225 <- 986895
    5226 <- 16711680
    5227 <- 16711680
    5228 <- 16711680
    5229 <- 16711680
    5230 <- 16711680
    5231 <- 16711680
    5232 <- 16711680
    5233 <- 16711680
    5234 <- 16711680
    5235 <- 16711680
    5236 <- 16711680
    5237 <- 16711680
    5238 <- 16711680
    5239 <- 16711680
    5240 <- 16711680
    5241 <- 16711680
    5242 <- 16777215
    5243 <- 16777215
    5244 <- 16777215
    5245 <- 16777215
    5246 <- 16777215
    5247 <- 16777215
    5248 <- 16777215
    5249 <- 16777215
    5250 <- 986895
    5251 <- 986895
    5252 <- 986895
    5253 <- 986895
    5254 <- 986895
    5255 <- 986895
    5256 <- 986895
    5257 <- 986895
    5258 <- 16711680
    5259 <- 16711680
    5260 <- 16711680
    5261 <- 16711680
    5262 <- 16711680
    5263 <- 16711680
    5264 <- 16711680
    5265 <- 16711680
    5266 <- 16711680
    5267 <- 16711680
    5268 <- 16711680
    5269 <- 16711680
    5270 <- 16711680
    5271 <- 16711680
    5272 <- 16711680
    5273 <- 16711680
    5274 <- 986895
    5275 <- 986895
    5276 <- 986895
    5277 <- 986895
    5278 <- 986895
    5279 <- 986895
    5280 <- 986895
    5281 <- 986895
    5282 <- 16777215
    5283 <- 16777215
    5284 <- 16777215
    5285 <- 16777215
    5286 <- 16777215
    5287 <- 16777215
    5288 <- 16777215
    5289 <- 16777215
    5290 <- 16711680
    5291 <- 16711680
    5292 <- 16711680
    5293 <- 16711680
    5294 <- 16711680
    5295 <- 16711680
    5296 <- 16711680
    5297 <- 16711680
    5298 <- 16711680
    5299 <- 16711680
    5300 <- 16711680
    5301 <- 16711680
    5302 <- 16711680
    5303 <- 16711680
    5304 <- 16711680
    5305 <- 16711680
    5306 <- 986895
    5307 <- 986895
    5308 <- 986895
    5309 <- 16777215
    5310 <- 986895
    5311 <- 986895
    5312 <- 986895
    5313 <- 986895
    5314 <- 16777215
    5315 <- 16777215
    5316 <- 16777215
    5317 <- 16777215
    5318 <- 16777215
    5319 <- 16777215
    5320 <- 16777215
    5321 <- 16777215
    5322 <- 16711680
    5323 <- 16711680
    5324 <- 16711680
    5325 <- 16711680
    5326 <- 16711680
    5327 <- 16711680
    5328 <- 16711680
    5329 <- 16711680
    5330 <- 16711680
    5331 <- 16711680
    5332 <- 16711680
    5333 <- 16711680
    5334 <- 16711680
    5335 <- 16711680
    5336 <- 16711680
    5337 <- 16711680
    5338 <- 986895
    5339 <- 986895
    5340 <- 16777215
    5341 <- 986895
    5342 <- 986895
    5343 <- 986895
    5344 <- 986895
    5345 <- 986895
    5346 <- 16777215
    5347 <- 16777215
    5348 <- 16777215
    5349 <- 16777215
    5350 <- 16777215
    5351 <- 16777215
    5352 <- 16777215
    5353 <- 16777215
    5354 <- 16711680
    5355 <- 16711680
    5356 <- 16711680
    5357 <- 16711680
    5358 <- 16711680
    5359 <- 16711680
    5360 <- 16711680
    5361 <- 16711680
    5362 <- 16711680
    5363 <- 16711680
    5364 <- 16711680
    5365 <- 16711680
    5366 <- 16711680
    5367 <- 16711680
    5368 <- 16711680
    5369 <- 16711680
    5370 <- 986895
    5371 <- 16777215
    5372 <- 16777215
    5373 <- 16777215
    5374 <- 16777215
    5375 <- 16777215
    5376 <- 16777215
    5377 <- 986895
    5378 <- 16777215
    5379 <- 16777215
    5380 <- 16777215
    5381 <- 16777215
    5382 <- 16777215
    5383 <- 16777215
    5384 <- 16777215
    5385 <- 16777215
    5386 <- 16711680
    5387 <- 16711680
    5388 <- 16711680
    5389 <- 16711680
    5390 <- 16711680
    5391 <- 16711680
    5392 <- 16711680
    5393 <- 16711680
    5394 <- 16711680
    5395 <- 16711680
    5396 <- 16711680
    5397 <- 16711680
    5398 <- 16711680
    5399 <- 16711680
    5400 <- 16711680
    5401 <- 16711680
    5402 <- 986895
    5403 <- 16777215
    5404 <- 16777215
    5405 <- 16777215
    5406 <- 16777215
    5407 <- 16777215
    5408 <- 16777215
    5409 <- 986895
    5410 <- 16777215
    5411 <- 16777215
    5412 <- 16777215
    5413 <- 16777215
    5414 <- 16777215
    5415 <- 16777215
    5416 <- 16777215
    5417 <- 16777215
    5418 <- 16711680
    5419 <- 16711680
    5420 <- 16711680
    5421 <- 16711680
    5422 <- 16711680
    5423 <- 16711680
    5424 <- 16711680
    5425 <- 16711680
    5426 <- 16711680
    5427 <- 16711680
    5428 <- 16711680
    5429 <- 16711680
    5430 <- 16711680
    5431 <- 16711680
    5432 <- 16711680
    5433 <- 16711680
    5434 <- 986895
    5435 <- 986895
    5436 <- 16777215
    5437 <- 986895
    5438 <- 986895
    5439 <- 986895
    5440 <- 986895
    5441 <- 986895
    5442 <- 16777215
    5443 <- 16777215
    5444 <- 16777215
    5445 <- 16777215
    5446 <- 16777215
    5447 <- 16777215
    5448 <- 16777215
    5449 <- 16777215
    5450 <- 16711680
    5451 <- 16711680
    5452 <- 16711680
    5453 <- 16711680
    5454 <- 16711680
    5455 <- 16711680
    5456 <- 16711680
    5457 <- 16711680
    5458 <- 16711680
    5459 <- 16711680
    5460 <- 16711680
    5461 <- 16711680
    5462 <- 16711680
    5463 <- 16711680
    5464 <- 16711680
    5465 <- 16711680
    5466 <- 986895
    5467 <- 986895
    5468 <- 986895
    5469 <- 16777215
    5470 <- 986895
    5471 <- 986895
    5472 <- 986895
    5473 <- 986895
    5474 <- 16777215
    5475 <- 16777215
    5476 <- 16777215
    5477 <- 16777215
    5478 <- 16777215
    5479 <- 16777215
    5480 <- 16777215
    5481 <- 16777215
    5482 <- 16711680
    5483 <- 16711680
    5484 <- 16711680
    5485 <- 16711680
    5486 <- 16711680
    5487 <- 16711680
    5488 <- 16711680
    5489 <- 16711680
    5490 <- 16711680
    5491 <- 16711680
    5492 <- 16711680
    5493 <- 16711680
    5494 <- 16711680
    5495 <- 16711680
    5496 <- 16711680
    5497 <- 16711680
    5498 <- 986895
    5499 <- 986895
    5500 <- 986895
    5501 <- 986895
    5502 <- 986895
    5503 <- 986895
    5504 <- 986895
    5505 <- 986895
    5506 <- 16777215
    5507 <- 16777215
    5508 <- 16777215
    5509 <- 16777215
    5510 <- 16777215
    5511 <- 16777215
    5512 <- 16777215
    5513 <- 16777215
    5514 <- 3947775
    5515 <- 3947775
    5516 <- 3947775
    5517 <- 3947775
    5518 <- 3947775
    5519 <- 3947775
    5520 <- 3947775
    5521 <- 3947775
    5522 <- 3947775
    5523 <- 3947775
    5524 <- 3947775
    5525 <- 3947775
    5526 <- 3947775
    5527 <- 3947775
    5528 <- 3947775
    5529 <- 3947775
    5530 <- 1044480
    5531 <- 1044480
    5532 <- 1044480
    5533 <- 1044480
    5534 <- 1044480
    5535 <- 1044480
    5536 <- 1044480
    5537 <- 1044480
    5538 <- 1044480
    5539 <- 1044480
    5540 <- 1044480
    5541 <- 1044480
    5542 <- 1044480
    5543 <- 1044480
    5544 <- 1044480
    5545 <- 1044480
    5546 <- 3947775
    5547 <- 3947775
    5548 <- 3947775
    5549 <- 3947775
    5550 <- 3947775
    5551 <- 3947775
    5552 <- 3947775
    5553 <- 3947775
    5554 <- 3947775
    5555 <- 3947775
    5556 <- 3947775
    5557 <- 3947775
    5558 <- 3947775
    5559 <- 3947775
    5560 <- 3947775
    5561 <- 3947775
    5562 <- 1044480
    5563 <- 1044480
    5564 <- 1044480
    5565 <- 1044480
    5566 <- 1044480
    5567 <- 1044480
    5568 <- 1044480
    5569 <- 1044480
    5570 <- 1044480
    5571 <- 1044480
    5572 <- 1044480
    5573 <- 1044480
    5574 <- 1044480
    5575 <- 1044480
    5576 <- 1044480
    5577 <- 1044480
    5578 <- 3947775
    5579 <- 3947775
    5580 <- 3947775
    5581 <- 3947775
    5582 <- 3947775
    5583 <- 3947775
    5584 <- 3947775
    5585 <- 3947775
    5586 <- 3947775
    5587 <- 3947775
    5588 <- 3947775
    5589 <- 3947775
    5590 <- 3947775
    5591 <- 3947775
    5592 <- 3947775
    5593 <- 3947775
    5594 <- 1044480
    5595 <- 1044480
    5596 <- 1044480
    5597 <- 1044480
    5598 <- 1044480
    5599 <- 1044480
    5600 <- 1044480
    5601 <- 1044480
    5602 <- 1044480
    5603 <- 1044480
    5604 <- 1044480
    5605 <- 1044480
    5606 <- 1044480
    5607 <- 1044480
    5608 <- 1044480
    5609 <- 1044480
    5610 <- 3947775
    5611 <- 3947775
    5612 <- 3947775
    5613 <- 3947775
    5614 <- 3947775
    5615 <- 3947775
    5616 <- 3947775
    5617 <- 3947775
    5618 <- 3947775
    5619 <- 3947775
    5620 <- 3947775
    5621 <- 3947775
    5622 <- 3947775
    5623 <- 3947775
    5624 <- 3947775
    5625 <- 3947775
    5626 <- 1044480
    5627 <- 1044480
    5628 <- 1044480
    5629 <- 1044480
    5630 <- 1044480
    5631 <- 1044480
    5632 <- 1044480
    5633 <- 1044480
    5634 <- 1044480
    5635 <- 1044480
    5636 <- 1044480
    5637 <- 1044480
    5638 <- 1044480
    5639 <- 1044480
    5640 <- 1044480
    5641 <- 1044480
    5642 <- 3947775
    5643 <- 3947775
    5644 <- 3947775
    5645 <- 3947775
    5646 <- 3947775
    5647 <- 3947775
    5648 <- 3947775
    5649 <- 3947775
    5650 <- 3947775
    5651 <- 3947775
    5652 <- 3947775
    5653 <- 3947775
    5654 <- 3947775
    5655 <- 3947775
    5656 <- 3947775
    5657 <- 3947775
    5658 <- 1044480
    5659 <- 1044480
    5660 <- 1044480
    5661 <- 1044480
    5662 <- 1044480
    5663 <- 1044480
    5664 <- 1044480
    5665 <- 1044480
    5666 <- 1044480
    5667 <- 1044480
    5668 <- 1044480
    5669 <- 1044480
    5670 <- 1044480
    5671 <- 1044480
    5672 <- 1044480
    5673 <- 1044480
    5674 <- 3947775
    5675 <- 3947775
    5676 <- 3947775
    5677 <- 3947775
    5678 <- 3947775
    5679 <- 3947775
    5680 <- 3947775
    5681 <- 3947775
    5682 <- 3947775
    5683 <- 3947775
    5684 <- 3947775
    5685 <- 3947775
    5686 <- 3947775
    5687 <- 3947775
    5688 <- 3947775
    5689 <- 3947775
    5690 <- 1044480
    5691 <- 1044480
    5692 <- 1044480
    5693 <- 1044480
    5694 <- 1044480
    5695 <- 1044480
    5696 <- 1044480
    5697 <- 1044480
    5698 <- 1044480
    5699 <- 1044480
    5700 <- 1044480
    5701 <- 1044480
    5702 <- 1044480
    5703 <- 1044480
    5704 <- 1044480
    5705 <- 1044480
    5706 <- 3947775
    5707 <- 3947775
    5708 <- 3947775
    5709 <- 3947775
    5710 <- 3947775
    5711 <- 3947775
    5712 <- 3947775
    5713 <- 3947775
    5714 <- 3947775
    5715 <- 3947775
    5716 <- 3947775
    5717 <- 3947775
    5718 <- 3947775
    5719 <- 3947775
    5720 <- 3947775
    5721 <- 3947775
    5722 <- 1044480
    5723 <- 1044480
    5724 <- 1044480
    5725 <- 1044480
    5726 <- 1044480
    5727 <- 1044480
    5728 <- 1044480
    5729 <- 1044480
    5730 <- 1044480
    5731 <- 1044480
    5732 <- 1044480
    5733 <- 1044480
    5734 <- 1044480
    5735 <- 1044480
    5736 <- 1044480
    5737 <- 1044480
    5738 <- 3947775
    5739 <- 3947775
    5740 <- 3947775
    5741 <- 3947775
    5742 <- 3947775
    5743 <- 3947775
    5744 <- 3947775
    5745 <- 3947775
    5746 <- 3947775
    5747 <- 3947775
    5748 <- 3947775
    5749 <- 3947775
    5750 <- 3947775
    5751 <- 3947775
    5752 <- 3947775
    5753 <- 3947775
    5754 <- 1044480
    5755 <- 1044480
    5756 <- 1044480
    5757 <- 1044480
    5758 <- 1044480
    5759 <- 1044480
    5760 <- 1044480
    5761 <- 1044480
    5762 <- 1044480
    5763 <- 1044480
    5764 <- 1044480
    5765 <- 1044480
    5766 <- 1044480
    5767 <- 1044480
    5768 <- 1044480
    5769 <- 1044480
    5770 <- 3947775
    5771 <- 3947775
    5772 <- 3947775
    5773 <- 3947775
    5774 <- 3947775
    5775 <- 3947775
    5776 <- 3947775
    5777 <- 3947775
    5778 <- 3947775
    5779 <- 3947775
    5780 <- 3947775
    5781 <- 3947775
    5782 <- 3947775
    5783 <- 3947775
    5784 <- 3947775
    5785 <- 3947775
    5786 <- 1044480
    5787 <- 1044480
    5788 <- 1044480
    5789 <- 1044480
    5790 <- 1044480
    5791 <- 1044480
    5792 <- 1044480
    5793 <- 1044480
    5794 <- 1044480
    5795 <- 1044480
    5796 <- 1044480
    5797 <- 1044480
    5798 <- 1044480
    5799 <- 1044480
    5800 <- 1044480
    5801 <- 1044480
    5802 <- 3947775
    5803 <- 3947775
    5804 <- 3947775
    5805 <- 3947775
    5806 <- 3947775
    5807 <- 3947775
    5808 <- 3947775
    5809 <- 3947775
    5810 <- 3947775
    5811 <- 3947775
    5812 <- 3947775
    5813 <- 3947775
    5814 <- 3947775
    5815 <- 3947775
    5816 <- 3947775
    5817 <- 3947775
    5818 <- 1044480
    5819 <- 1044480
    5820 <- 1044480
    5821 <- 1044480
    5822 <- 1044480
    5823 <- 1044480
    5824 <- 1044480
    5825 <- 1044480
    5826 <- 1044480
    5827 <- 1044480
    5828 <- 1044480
    5829 <- 1044480
    5830 <- 1044480
    5831 <- 1044480
    5832 <- 1044480
    5833 <- 1044480
    5834 <- 3947775
    5835 <- 3947775
    5836 <- 3947775
    5837 <- 3947775
    5838 <- 3947775
    5839 <- 3947775
    5840 <- 3947775
    5841 <- 3947775
    5842 <- 3947775
    5843 <- 3947775
    5844 <- 3947775
    5845 <- 3947775
    5846 <- 3947775
    5847 <- 3947775
    5848 <- 3947775
    5849 <- 3947775
    5850 <- 1044480
    5851 <- 1044480
    5852 <- 1044480
    5853 <- 1044480
    5854 <- 1044480
    5855 <- 1044480
    5856 <- 1044480
    5857 <- 1044480
    5858 <- 1044480
    5859 <- 1044480
    5860 <- 1044480
    5861 <- 1044480
    5862 <- 1044480
    5863 <- 1044480
    5864 <- 1044480
    5865 <- 1044480
    5866 <- 3947775
    5867 <- 3947775
    5868 <- 3947775
    5869 <- 3947775
    5870 <- 3947775
    5871 <- 3947775
    5872 <- 3947775
    5873 <- 3947775
    5874 <- 3947775
    5875 <- 3947775
    5876 <- 3947775
    5877 <- 3947775
    5878 <- 3947775
    5879 <- 3947775
    5880 <- 3947775
    5881 <- 3947775
    5882 <- 1044480
    5883 <- 1044480
    5884 <- 1044480
    5885 <- 1044480
    5886 <- 1044480
    5887 <- 1044480
    5888 <- 1044480
    5889 <- 1044480
    5890 <- 1044480
    5891 <- 1044480
    5892 <- 1044480
    5893 <- 1044480
    5894 <- 1044480
    5895 <- 1044480
    5896 <- 1044480
    5897 <- 1044480
    5898 <- 3947775
    5899 <- 3947775
    5900 <- 3947775
    5901 <- 3947775
    5902 <- 3947775
    5903 <- 3947775
    5904 <- 3947775
    5905 <- 3947775
    5906 <- 3947775
    5907 <- 3947775
    5908 <- 3947775
    5909 <- 3947775
    5910 <- 3947775
    5911 <- 3947775
    5912 <- 3947775
    5913 <- 3947775
    5914 <- 1044480
    5915 <- 1044480
    5916 <- 1044480
    5917 <- 1044480
    5918 <- 1044480
    5919 <- 1044480
    5920 <- 1044480
    5921 <- 1044480
    5922 <- 1044480
    5923 <- 1044480
    5924 <- 1044480
    5925 <- 1044480
    5926 <- 1044480
    5927 <- 1044480
    5928 <- 1044480
    5929 <- 1044480
    5930 <- 3947775
    5931 <- 3947775
    5932 <- 3947775
    5933 <- 3947775
    5934 <- 3947775
    5935 <- 3947775
    5936 <- 3947775
    5937 <- 3947775
    5938 <- 3947775
    5939 <- 3947775
    5940 <- 3947775
    5941 <- 3947775
    5942 <- 3947775
    5943 <- 3947775
    5944 <- 3947775
    5945 <- 3947775
    5946 <- 1044480
    5947 <- 1044480
    5948 <- 1044480
    5949 <- 1044480
    5950 <- 1044480
    5951 <- 1044480
    5952 <- 1044480
    5953 <- 1044480
    5954 <- 1044480
    5955 <- 1044480
    5956 <- 1044480
    5957 <- 1044480
    5958 <- 1044480
    5959 <- 1044480
    5960 <- 1044480
    5961 <- 1044480
    5962 <- 3947775
    5963 <- 3947775
    5964 <- 3947775
    5965 <- 3947775
    5966 <- 3947775
    5967 <- 3947775
    5968 <- 3947775
    5969 <- 3947775
    5970 <- 3947775
    5971 <- 3947775
    5972 <- 3947775
    5973 <- 3947775
    5974 <- 3947775
    5975 <- 3947775
    5976 <- 3947775
    5977 <- 3947775
    5978 <- 1044480
    5979 <- 1044480
    5980 <- 1044480
    5981 <- 1044480
    5982 <- 1044480
    5983 <- 1044480
    5984 <- 1044480
    5985 <- 1044480
    5986 <- 1044480
    5987 <- 1044480
    5988 <- 1044480
    5989 <- 1044480
    5990 <- 1044480
    5991 <- 1044480
    5992 <- 1044480
    5993 <- 1044480
    5994 <- 3947775
    5995 <- 3947775
    5996 <- 3947775
    5997 <- 3947775
    5998 <- 3947775
    5999 <- 3947775
    6000 <- 3947775
    6001 <- 3947775
    6002 <- 3947775
    6003 <- 3947775
    6004 <- 3947775
    6005 <- 3947775
    6006 <- 3947775
    6007 <- 3947775
    6008 <- 3947775
    6009 <- 3947775
    6010 <- 1044480
    6011 <- 1044480
    6012 <- 1044480
    6013 <- 1044480
    6014 <- 1044480
    6015 <- 1044480
    6016 <- 1044480
    6017 <- 1044480
    6018 <- 1044480
    6019 <- 1044480
    6020 <- 1044480
    6021 <- 1044480
    6022 <- 1044480
    6023 <- 1044480
    6024 <- 1044480
    6025 <- 1044480
endefine

// ------------------------------------------------------------------
// SoC sub-units management
// ------------------------------------------------------------------

systemwait:
x1 = 100001
x2 = mem[x1 + 0] // read button[0] request
x3 = 1
x3 == x2 goto Main // start main function
x0 == x0 goto systemwait

// Main function
Main:
// ------------------------------------------------------------------
// RegFile Work Aera 1: Re-Order Minimum coded (MCU)
// Avialiable register remaind: x23
// ------------------------------------------------------------------
// blocks: 1216 Y 1280 U 1344 V 1408 Block 1472 MidBlock
x20 = 50000
x21 = 2000
x28 = mem[x20 + 0]
x29 = mem[x20 + 1]
mem[x0 + 1187] = x28
mem[x0 + 1188] = x29
x1 = 4
x28 = x28 >> x1
x27 = x29 >> x1
mem[x0 + 1189] = x28
mem[x0 + 1190] = x27

x1 = 0
x2 = 0
x3 = 0
x4 = 0
x5 = 0
x6 = 0
x26 = 16
x25 = 8
x24 = 2

while x2 != x28,
    x10 = x26 *l x29
    x10 = x10 *l x2
    x10 = x10 + 2
    while x1 != x27,
        x11 = x26 *l x1
        x11 = x11 + x10
        while x4 != x24,
            x12 = x25 *l x29
            x12 = x12 *l x4 
            x12 = x12 + x11
            while x3 != x24,
                x13 = x25 *l x3
                x13 = x13 + x12
                while x5 != x25,
                    x14 = x5 + x13
                    while x6 != x25,
                        x15 = x29 *l x6
                        x15 = x15 + x14
                        x15 = x20 + x15
                        x19 = 255 + x0
                        x16 = mem[x15 + 0] // uart[x15]
                        x16 = x16 >> x26
                        x16 = x16 & x19
                        x17 = mem[x15 + 0] // uart[x15]
                        x17 = x17 >> x25
                        x17 = x17 & x19
                        x18 = mem[x15 + 0] // uart[x15]
                        x18 = x18 & x19
                        x19 = mem[x0 + 1208]
                        x19 = x19 *h x16
                        x30 = mem[x0 + 1209]
                        x30 = x30 *h x17
                        x19 = x19 + x30
                        x30 = mem[x0 + 1210]
                        x30 = x30 *h x18
                        x19 = x19 + x30
                        x19 = x19 + 16
                        x22 = x19 + 0  // Y
                        x19 = mem[x0 + 1211]
                        x19 = x19 *h x16
                        x30 = mem[x0 + 1212]
                        x30 = x30 *h x17
                        x19 = x19 + x30
                        x30 = mem[x0 + 1213]
                        x30 = x30 *h x18
                        x19 = x19 + x30
                        x19 = x19 + 128
                        x19 = x19 << x25
                        x22 = x19 + x22 // Cb
                        x19 = mem[x0 + 1214]
                        x19 = x19 *h x17
                        x30 = mem[x0 + 1213]
                        x30 = x30 *h x16 
                        x19 = x19 + x30
                        x30 = mem[x0 + 1215]
                        x30 = x30 *h x18
                        x19 = x19 + x30
                        x19 = x19 + 128
                        x19 = x19 << x26
                        x22 = x19 + x22 // Cr
                        mem[x21 + 0] = x22
                        x21 = x21 + 1

                        x6 = x6 + 1
                    endwhile
                    x6 = 0 + x0
                    x5 = x5 + 1
                endwhile
                x5 = 0 + x0
                x3 = x3 + 1
            endwhile
            x3 = 0 + x0
            x4 = x4 + 1
        endwhile
        x4 = 0 + x0
        x1 = x1 + 1
    endwhile
    x1 = 0 + x0
    x2 = x2 + 1
endwhile

// clear pixel bit map
x10 = 50000
x11 = 100000
while x10 != x11,
    mem[x10 + 0] = x0
    x10 = x10 + 1
endwhile

// ------------------------------------------------------------------
// RegFile Work Aera 2: Block Process and Huffman endcode
// ------------------------------------------------------------------

// Function used regiters
x26 = 32 // Huffman code stack space very 32 bit
x25 = 50000 // start from here to save Huffman code
// x28 return key and mode
// x29 differential DC value

// Function Entry
x0 == x0 goto EndBlockProcess
BlockProcess:

// ------------------------------------
// 8x8 matrix subtraction: Sub Area 1
// ------------------------------------

x1 = 0 + x0
x2 = 64 + x0
while x1 != x2,
    x3 = mem[x1 + 1408]
    x3 = x3 + -128
    mem[x1 + 1472] = x3
    mem[x1 + 1408] = x0
    x1 = x1 + 1
endwhile

// ------------------------------------
// Discrete Cosine Transform: Sub Area 2
// ------------------------------------
// SubFunction: CORDIC cosine
x0 == x0 goto ENDCORDIC
CORDIC:
    x8 = 0 + x0
    x20 = 205887  // dust will help
    x21 = -411775 // dust will help
    x22 = 102944  // dust will help
    while x20 < x9, 
        x9 = x9 + x21
    endwhile
    if x22 < x9,
        x8 = 1 + x0
        x20 = x20 ^ -1
        x20 = x20 + 1
        x9 = x9 + x20
        x0 == x0 goto endelse2
    endif
        x22 = x22 ^ -1 
        x22 = x22 + 1
        if x9 < x22,
            x8 = 1 + x0
            x9 = x9 + x20
        endif
    endelse2:
    x10 = 0 + x0
    mem[x0 + 1191] = x0
    mem[x0 + 1192] = x0
    mem[x0 + 1193] = x0
    mem[x0 + 1194] = x0
    mem[x0 + 1195] = x0
    mem[x0 + 1196] = x0
    mem[x0 + 1197] = x0
    x7 = 0 + x0
    x22 = 7 + x0
    while x7 != x22,
        if x9 < x10,
            x20 = mem[x7 + 1180]
            x20 = x20 ^ -1
            x20 = x20 + 1
            x10 = x10 + x20
            x21 = 1 + x0
            mem[x7 + 1191] = x21
            x0 == x0 goto endelse3
        endif
            x20 = mem[x7 + 1180]
            x10 = x10 + x20
            mem[x7 + 1191] = x0
        endelse3:
        x7 = x7 + 1
    endwhile
    x1 = 39797 // dust will help
    x2 = 0 + x0
    x7 = 6 + x0
    x21 = 1 + x0
    x23 = -1 + x0
    while x7 != x23,
        x20 = mem[x7 + 1191]
        x22 = x2 >> x7
        if x20 == x21,
            x22 = x22 ^ -1
            x22 = x22 + 1
            x1 = x1 + x22
            x22 = x1 >> x7
            x0 == x0 goto endelse4
        endif
            x1 = x1 + x22
            x22 = x1 >> x7
            x22 = x22 ^ -1
            x22 = x22 + 1
        endelse4:
        x2 = x22 + x2
        x7 = x7 + -1
    endwhile
    if x8 == x21,
        x1 = x1 ^ -1
        x1 = x1 + 1
    endif
// CORDIC return gate
// return key: x24
x21 = 1 + x0
x24 == x0 goto CORDICGate0
x24 == x21 goto CORDICGate1
ENDCORDIC:

// DCT
x15 = 8 + x0
x17 = 2 + x0
x3 = 0 + x0
x4 = 0 + x0
x5 = 0 + x0
x6 = 0 + x0
while x3 != x15,
    if x3 == x0,
        x11 = mem[x0 + 1198]
        x0 == x0 goto endelse5
    endif
        x11 = mem[x0 + 1199]
    endelse5:
    while x4 != x15,
        if x4 == x0,
            x12 = mem[x0 + 1198]
            x0 == x0 goto endelse6
        endif
            x12 = mem[x0 + 1199]
        endelse6:
        x14 = 0 + x0
        while x5 != x15,
            while x6 != x15,
                x16 = x5 *l x15
                x16 = x16 + x6
                x13 = mem[x16 + 1472]
                x9 = x17 *l x5
                x9 = x9 + 1
                x9 = x9 *l x3
                x23 = mem[x0 + 1200]
                x9 = x9 *l x23
                x24 = 0 + x0 // return key
                x0 == x0 goto CORDIC // call function
                CORDICGate0: // return gate
                x13 = x13 *l x1
                x13 = x13 >> x15
                x9 = x17 *l x6
                x9 = x9 + 1
                x9 = x9 *l x4
                x23 = mem[x0 + 1200]
                x9 = x9 *l x23
                x24 = 1 + x0// return key
                x0 == x0 goto CORDIC // call function
                CORDICGate1: // return gate
                x13 = x13 *l x1
                x13 = x13 >> x15
                x14 = x14 + x13
                x6 = x6 + 1
            endwhile
            x6 = 0 + x0
            x5 = x5 + 1
        endwhile
        x16 = x11 *h x12
        x13 = x11 *l x12
        x21 = 2147483647 // dust will help
        x13 = x13 & x21
        x18 = 15 + x0
        x16 = x16 << x18
        x18 = x18 + 1
        x13 = x13 >> x18
        x13 = x13 | x16
        x13 = x13 *h x14
        x18 = 3 + x0
        x13 = x13 >> x18
        if x13 != x0,
            x13 = x13 + 1
        endif
        x16 = x3 *l x15
        x16 = x4 + x16
        mem[x16 + 1408] = x13
        x5 = 0 + x0
        x4 = x4 + 1
    endwhile
    x4 = 0 + x0
    x3 = x3 + 1
endwhile

// ------------------------------------
// Quantization: Sub Area 3
// ------------------------------------

x2 = 1052 + x0
if x28 == x0,
    x2 = 1116 + x0
endif
x1 = 0 + x0
x5 = 64 + x0 
x7 = 16 + x0
while x1 != x5,
    x6 = x1 + x2
    x3 = mem[x6 + 0]
    x4 = mem[x1 + 1408]
    x3 = x3 *l x4
    x3 = x3 >> x7
    mem[x1 + 1408] = x0
    mem[x1 + 1472] = x3
    x1 = x1 + 1
endwhile

// ------------------------------------
// Zigzag Scan: Sub Area 4
// ------------------------------------

x1 = 0 + x0
x2 = 0 + x0
x5 = 0 + x0
x3 = 1 + x0
x4 = 0 + x0
x6 = 7 + x0
x7 = 8 + x0
x9 = 1 + x0
// Differential DC Value:
x29 = mem[x28 + 1204]
x27 = mem[x0 + 1472]
x29 = x29 ^ -1
x29 = x29 + 1
x11 = x27 + x29
mem[x28 + 1204] = x27
mem[x0 + 1408] = x11
while x0 == x0,
    // special if structure
    x1 == x0 goto iformark0
    x1 == x6 goto iformark0
    x0 == x0 goto endiformark0
    iformark0:
        x2 = x2 + 1
        x4 = 1 + x0
        x0 == x0 goto endelseifmark0
    endiformark0:
    x2 == x0 goto iformark1
    x2 == x6 goto iformark1
    x0 == x0 goto endelseifmark0
    iformark1:
        x1 = x1 + 1
        x4 = 1 + x0
    endelseifmark0:
    if x4 == x9,
        x4 = 0 + x0
        x3 = x3 ^ -1
        x3 = x3 + 1
        x5 = x5 + 1
        x12 = x2 *l x7
        x12 = x12 + x1
        x11 = mem[x12 + 1472]
        mem[x5 + 1408] = x11
    endif
    // if x1 == x6 and x2 == x6:
    x2 != x6 goto ifandmark0
    x1 != x6 goto ifandmark0
        x0 == x0 goto breakmark0
    ifandmark0:
    x5  = x5  + 1
    x13 = x3  ^ -1
    x13 = x13 + 1
    x1  = x13 + x1
    x2  = x2  + x3
    x12 = x2 *l x7
    x12 = x12 + x1
    x11 = mem[x12 + 1472]
    mem[x5 + 1408] = x11
endwhile
breakmark0:

// ------------------------------------
// Huffman Encode: Sub Area 6
// ------------------------------------

// 0 for Luminace
if x28 == x0,
    x10 = 0 + x0
    x11 = 12 + x0
    x12 = 24 + x0
    x13 = 275 + x0
    x0 == x0 goto endelse7
endif
    x10 = 526 + x0
    x11 = 538 + x0
    x12 = 550 + x0
    x13 = 801 + x0
endelse7:

// SubFunction: Get data and size
x0 == x0 goto EndGetDataAndSize
GetDataAndSize:
    x14 = 0 + x0
    x15 = 0 + x0
    x17 = 1 + x0
    if x1 < x0, // x1: data < 0 then -x1
        x1 = x1 ^ -1
        x1 = x1 + 1
        x15 = 1 + x0 // less than 1 flag
    endif
    x2 = x1 + 0 // x2: data
    while x1 != x0,
        x1 = x1 >> x17 // x1 >> 1
        x14 = x14 + 1
    endwhile
    x3 = x14 + 0
    if x15 == x17,
        x16 = 0 + x0
        while x14 != x0,
            x16 = x16 << x17
            x16 = x16 + 1
            x14 = x14 + -1
        endwhile
        x2 = x2 ^ -1
        x2 = x2 & x16
    endif

// Get data and size return gate
// return key: x24
x19 = 1 + x0
x24 == x0 goto GetDataAndSizeReturnGate0
x24 == x19 goto GetDataAndSizeReturnGate1
EndGetDataAndSize:

// SubFunction: Push Huffman bit stack
x0 == x0 goto EndPushHuffmanBitStack
PushHuffmanBitStack:
    x14 = mem[x25 + 0]
    if x26 >= x5, // stack spave >= push size
        x5 = x5 ^ -1
        x5 = x5 + 1
        x18 = x26 + x5
        x18 = x4 << x18 // push data
        x14 = x14 + x18
        mem[x25 + 0] = x14
        x26 = x26 + x5
        x0 == x0 goto endelse8
    endif
        x19 = x26 ^ -1
        x19 = x19 + 1
        x18 = x5 + x19 // push size - stack space
        x18 = x4 >> x18 // push data >> 
        x14 = x14 | x18 // last data | push data
        mem[x25 + 0] = x14 // fill the former space
        x5 = x5 + x19 // rest push size
        x15 = x5 + 0
        x16 = 0 + x0
        x19 = x0 + 1
        while x15 != x0,
            x16 = x16 << x19
            x16 = x16 + 1
            x15 = x15 + -1
        endwhile
        x16 = x16 & x4 // trim the push data
        x19 = x5 ^ -1
        x19 = x19 + 1
        x26 = 32 + x19 // rest space
        x17 = x16 << x26 // new data
        x25 = x25 + 1
        mem[x25 + 0] = x17
    endelse8:

// Push Huffman bit stack return gate
// return key: x23
x19 = 1 + x0
x18 = 2 + x0
x5 = 3 + x0
x23 == x0 goto PushHuffmanBitStackReturnGate0
x23 == x19 goto PushHuffmanBitStackReturnGate1
x23 == x18 goto PushHuffmanBitStackReturnGate2
x23 == x5 goto PushHuffmanBitStackReturnGate3
EndPushHuffmanBitStack:

// DC
x1 = mem[x0 + 1408]
x24 = x0 + 0
x0 == x0 goto GetDataAndSize
GetDataAndSizeReturnGate0:
x14 = x10 + x3
x6 = mem[x14 + 0]
x14 = x11 + x3
x7 = mem[x14 + 0]
x4 = x6 << x3
x4 = x4 + x2
x5 = x3 + x7
x23 = x0 + 0
x0 == x0 goto PushHuffmanBitStack
PushHuffmanBitStackReturnGate0:

// AC
x9 = 0 + x0
x20 = 1 + x0
x21 = 64 + x0
x22 = 15 + x0
while x20 != x21,
    x15 = mem[x20 + 1408]
    if x15 == x0,
        x9 = x9 + 1
        x0 == x0 goto endelse9
    endif
        while x22 < x9, // zeros over than 15
            x9 = x9 + -16
            x4 = mem[x12 + 240]
            x5 = mem[x13 + 240]
            x23 = x0 + 1
            x0 == x0 goto PushHuffmanBitStack
            PushHuffmanBitStackReturnGate1:
        endwhile
        // Assembly
        x1 = mem[x20 + 1408]
        x24 = x0 + 1
        x0 == x0 goto GetDataAndSize
        GetDataAndSizeReturnGate1:
        x17 = 4
        x8 = x9 << x17
        x8 = x8 + x3
        x14 = x12 + x8
        x6 = mem[x14 + 0]
        x14 = x13 + x8
        x7 = mem[x14 + 0]
        x4 = x6 << x3
        x4 = x4 + x2
        x5 = x3 + x7
        x23 = x0 + 2
        x0 == x0 goto PushHuffmanBitStack
        PushHuffmanBitStackReturnGate2:
        x9 = 0 + x0
    endelse9:
    x20 = x20 + 1
endwhile

// EOB
if x9 != x0,
    x4 = mem[x12 + 0]
    x5 = mem[x13 + 0]
    x23 = x0 + 3
    x0 == x0 goto PushHuffmanBitStack
    PushHuffmanBitStackReturnGate3:
endif

// ------------------------------------
// Function Return Gate
// ------------------------------------

x1 = 0 + x0
x2 = 1 + x0
x3 = 2 + x0
x28 == x1 goto BlockProcessReturnGate0
x28 == x2 goto BlockProcessReturnGate1
x28 == x3 goto BlockProcessReturnGate2
EndBlockProcess:

// ------------------------------------------------------------------
// RegFile Work Aera 3: Sampling
// ------------------------------------------------------------------

mem[x0 + 1201] = x0
mem[x0 + 1202] = x0
mem[x0 + 1203] = x0
mem[x0 + 1204] = x0
mem[x0 + 1205] = x0
mem[x0 + 1206] = x0
x1 = 256 + x0 // 16 * 16
x2 = mem[x0 + 1189]
x1 = x1 *l x2
x2 = mem[x0 + 1190]
x4 = x1 *l x2
mem[x0 + 1207] = x4
x1 = 0 + x0
x2 = 0 + x0
x3 = 0 + x0

while x1 != x4,
    x6 = mem[x1 + 2000]
    x10 = 255 + x0
    x11 = 8 + x0
    x12 = 16 + x0
    x6 = x10 & x6
    mem[x2 + 1216] = x6
    x6 = mem[x1 + 2000]
    x6 = x6 >> x11
    x6 = x6 & x10
    x7 = mem[x2 + 1280]
    x6 = x6 + x7
    mem[x2 + 1280] = x6
    x6 = mem[x1 + 2000]
    x7 = mem[x2 + 1344]
    x6 = x6 >> x12
    x6 = x6 & x10
    x6 = x6 + x7
    mem[x2 + 1344] = x6
    x6 = 63 + x0
    if x2 == x6,
        mem[x0 + 1201] = x1
        mem[x0 + 1203] = x3
        x6 = 64 + x0
        x7 = 0 + x0
        while x7 != x6,
            x9 = mem[x7 + 1216]
            mem[x7 + 1408] = x9
            x7 = x7 + 1
        endwhile
        x28 = 0 + x0// return key
        x0 == x0 goto BlockProcess // Call function
        BlockProcessReturnGate0: // Return Gate 0
        x3 = mem[x0 + 1203]
        x8 = 3 + x0
        if x3 == x8,
            x6 = 64 + x0
            x7 = 0 + x0
            while x7 != x6,
                x9 = mem[x7 + 1280]
                x5 = 2 + x0
                x9 = x9 >> x5
                mem[x7 + 1408] = x9
                x7 = x7 + 1
            endwhile
            x28 = 1 + x0 // return key
            x0 == x0 goto BlockProcess // Call function
            BlockProcessReturnGate1: // Return Gate 1
            x6 = 64 + x0
            x7 = 0 + x0
            while x7 != x6,
                x9 = mem[x7 + 1344]
                x5 = 2 + x0
                x9 = x9 >> x5
                mem[x7 + 1408] = x9
                x7 = x7 + 1
            endwhile
            x28 = 2 + x0 // return key
            x0 == x0 goto BlockProcess // Call function
            BlockProcessReturnGate2: // Return Gate 2
            x6 = 64 + x0
            x7 = 0 + x0
            while x7 != x6,
                mem[x7 + 1280] = x0
                mem[x7 + 1344] = x0
                x7 = x7 + 1
            endwhile
            x3 = 0 + x0
            x0 == x0 goto endelse0
        endif
            x3 = x3 + 1
        endelse0:
        x2 = 0 + x0
        x1 = mem[x0 + 1201]
        x4 = mem[x0 + 1207]
        x0 == x0 goto endelse1
    endif
        x2 = x2 + 1
    endelse1:
    x1 = x1 + 1
endwhile

// ------------------------------------------------------------------
// RegFile Work Aera 4: Post Process
// ------------------------------------------------------------------

x13 = 0
x1 = 1
while x26 != x0,
    x13 = x13 << x1
    x13 = x13 + 1
    x26 = x26 + -1
endwhile
x2 = mem[x25 + 0]
x13 = x13 + x2
mem[x25 + 0] = x13

// back to system wait
x0 == x0 goto systemwait
