{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "regfile_0",
    "component_reference": "xilinx.com:user:regfile:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../RAM.gen/sources_1/ip/regfile_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "regfile_0", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "artix7" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7a200t" } ],
        "NEXTGEN_VERSAL": [ { "value": "0" } ],
        "PACKAGE": [ { "value": "fbg676" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Flow" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../RAM.gen/sources_1/ip/regfile_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "." } ],
        "SWVERSION": [ { "value": "2019.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "clk": [ { "direction": "in" } ],
        "raddr1": [ { "direction": "in", "size_left": "4", "size_right": "0" } ],
        "raddr2": [ { "direction": "in", "size_left": "4", "size_right": "0" } ],
        "we": [ { "direction": "in" } ],
        "waddr": [ { "direction": "in", "size_left": "4", "size_right": "0" } ],
        "wdata": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "rdata1": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "rdata2": [ { "direction": "out", "size_left": "31", "size_right": "0" } ]
      },
      "interfaces": {
        "clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long" } ],
            "PHASE": [ { "value": "0.000", "resolve_type": "generated", "format": "float" } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated" } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated" } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl" } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "clk" } ]
          }
        }
      }
    }
  }
}