LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY Mux4to1 IS
  PORT(
    w : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    s : IN STD_LOGIC_VECTOR(2 DOWNTO 1);
    f : OUT STD_LOGIC);
end Mux4to1;

ARCHITECTURE dataflow OF Mux4to1 IS
SIGNAL u1: STD_LOGIC;
BEGIN
    u1 <= A XOR B;
    Result <= u1 XOR C;
END dataflow;
