<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file counter_impl1.ncd.
Design name: Counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Sat Jul 16 22:35:49 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            2411 items scored, 0 timing errors detected.
Report:  155.933MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2411 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 13.587ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser_UART_Inst_Rxio  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)
                   FF                        Packetiser/UART_Inst/BitsReceived[2]

   Delay:               5.851ns  (14.2% logic, 85.8% route), 3 logic levels.

 Constraint Details:

      5.851ns physical path delay ipUART_Rx_MGIOL to Packetiser/UART_Inst/SLICE_90 meets
     20.000ns delay constraint less
      0.137ns skew and
      0.425ns LSR_SET requirement (totaling 19.438ns) by 13.587ns

 Physical Path Details:

      Data path ipUART_Rx_MGIOL to Packetiser/UART_Inst/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.357   IOL_T28A.CLK to  IOL_T28A.INFF ipUART_Rx_MGIOL (from ipClk_c)
ROUTE        15     2.768  IOL_T28A.INFF to     R15C11B.C1 Packetiser.UART_Inst.Rx
CTOF_DEL    ---     0.238     R15C11B.C1 to     R15C11B.F1 Packetiser/UART_Inst/SLICE_117
ROUTE         2     1.148     R15C11B.F1 to     R12C12D.B1 Packetiser/UART_Inst/opRxData_0_sqmuxa
CTOF_DEL    ---     0.238     R12C12D.B1 to     R12C12D.F1 Packetiser/UART_Inst/SLICE_214
ROUTE         2     1.102     R12C12D.F1 to    R16C11C.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    5.851   (14.2% logic, 85.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to ipUART_Rx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.196       21.PADDI to   IOL_T28A.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R16C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.587ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser_UART_Inst_Rxio  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[1]  (to ipClk_c +)
                   FF                        Packetiser/UART_Inst/BitsReceived[0]

   Delay:               5.851ns  (14.2% logic, 85.8% route), 3 logic levels.

 Constraint Details:

      5.851ns physical path delay ipUART_Rx_MGIOL to Packetiser/UART_Inst/SLICE_89 meets
     20.000ns delay constraint less
      0.137ns skew and
      0.425ns LSR_SET requirement (totaling 19.438ns) by 13.587ns

 Physical Path Details:

      Data path ipUART_Rx_MGIOL to Packetiser/UART_Inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.357   IOL_T28A.CLK to  IOL_T28A.INFF ipUART_Rx_MGIOL (from ipClk_c)
ROUTE        15     2.768  IOL_T28A.INFF to     R15C11B.C1 Packetiser.UART_Inst.Rx
CTOF_DEL    ---     0.238     R15C11B.C1 to     R15C11B.F1 Packetiser/UART_Inst/SLICE_117
ROUTE         2     1.148     R15C11B.F1 to     R12C12D.B1 Packetiser/UART_Inst/opRxData_0_sqmuxa
CTOF_DEL    ---     0.238     R12C12D.B1 to     R12C12D.F1 Packetiser/UART_Inst/SLICE_214
ROUTE         2     1.102     R12C12D.F1 to    R16C11A.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    5.851   (14.2% logic, 85.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to ipUART_Rx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.196       21.PADDI to   IOL_T28A.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R16C11A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.781ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxClkCount[8]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               6.142ns  (25.3% logic, 74.7% route), 6 logic levels.

 Constraint Details:

      6.142ns physical path delay Packetiser/UART_Inst/SLICE_97 to Packetiser/UART_Inst/SLICE_90 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.781ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_97 to Packetiser/UART_Inst/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R12C12A.CLK to     R12C12A.Q0 Packetiser/UART_Inst/SLICE_97 (from ipClk_c)
ROUTE         2     0.744     R12C12A.Q0 to     R12C11D.C0 Packetiser/UART_Inst/rxClkCount[8]
CTOF_DEL    ---     0.238     R12C11D.C0 to     R12C11D.F0 Packetiser/UART_Inst/SLICE_237
ROUTE         1     0.863     R12C11D.F0 to     R12C11B.B1 Packetiser/UART_Inst/rxClkBaud_5
CTOF_DEL    ---     0.238     R12C11B.B1 to     R12C11B.F1 Packetiser/UART_Inst/SLICE_199
ROUTE        15     1.368     R12C11B.F1 to     R15C11D.A1 Packetiser/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R15C11D.A1 to     R15C11D.F1 Packetiser/UART_Inst/SLICE_196
ROUTE         5     0.941     R15C11D.F1 to     R16C12D.C0 Packetiser/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R16C12D.C0 to     R16C12D.F0 SLICE_218
ROUTE         1     0.673     R16C12D.F0 to     R16C11C.C1 Packetiser/UART_Inst/un1_BitsReceived_4_c2
CTOF_DEL    ---     0.238     R16C11C.C1 to     R16C11C.F1 Packetiser/UART_Inst/SLICE_90
ROUTE         1     0.000     R16C11C.F1 to    R16C11C.DI1 Packetiser/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    6.142   (25.3% logic, 74.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R12C12A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R16C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.788ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxClkCount[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               6.135ns  (25.3% logic, 74.7% route), 6 logic levels.

 Constraint Details:

      6.135ns physical path delay Packetiser/UART_Inst/SLICE_94 to Packetiser/UART_Inst/SLICE_90 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.788ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_94 to Packetiser/UART_Inst/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R12C11A.CLK to     R12C11A.Q0 Packetiser/UART_Inst/SLICE_94 (from ipClk_c)
ROUTE         2     0.737     R12C11A.Q0 to     R12C11D.B0 Packetiser/UART_Inst/rxClkCount[2]
CTOF_DEL    ---     0.238     R12C11D.B0 to     R12C11D.F0 Packetiser/UART_Inst/SLICE_237
ROUTE         1     0.863     R12C11D.F0 to     R12C11B.B1 Packetiser/UART_Inst/rxClkBaud_5
CTOF_DEL    ---     0.238     R12C11B.B1 to     R12C11B.F1 Packetiser/UART_Inst/SLICE_199
ROUTE        15     1.368     R12C11B.F1 to     R15C11D.A1 Packetiser/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R15C11D.A1 to     R15C11D.F1 Packetiser/UART_Inst/SLICE_196
ROUTE         5     0.941     R15C11D.F1 to     R16C12D.C0 Packetiser/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R16C12D.C0 to     R16C12D.F0 SLICE_218
ROUTE         1     0.673     R16C12D.F0 to     R16C11C.C1 Packetiser/UART_Inst/un1_BitsReceived_4_c2
CTOF_DEL    ---     0.238     R16C11C.C1 to     R16C11C.F1 Packetiser/UART_Inst/SLICE_90
ROUTE         1     0.000     R16C11C.F1 to    R16C11C.DI1 Packetiser/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    6.135   (25.3% logic, 74.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R12C11A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R16C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.873ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxClkCount[1]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               6.050ns  (25.7% logic, 74.3% route), 6 logic levels.

 Constraint Details:

      6.050ns physical path delay Packetiser/UART_Inst/SLICE_93 to Packetiser/UART_Inst/SLICE_90 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.873ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_93 to Packetiser/UART_Inst/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R12C11C.CLK to     R12C11C.Q1 Packetiser/UART_Inst/SLICE_93 (from ipClk_c)
ROUTE         2     0.652     R12C11C.Q1 to     R12C11D.A0 Packetiser/UART_Inst/rxClkCount[1]
CTOF_DEL    ---     0.238     R12C11D.A0 to     R12C11D.F0 Packetiser/UART_Inst/SLICE_237
ROUTE         1     0.863     R12C11D.F0 to     R12C11B.B1 Packetiser/UART_Inst/rxClkBaud_5
CTOF_DEL    ---     0.238     R12C11B.B1 to     R12C11B.F1 Packetiser/UART_Inst/SLICE_199
ROUTE        15     1.368     R12C11B.F1 to     R15C11D.A1 Packetiser/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R15C11D.A1 to     R15C11D.F1 Packetiser/UART_Inst/SLICE_196
ROUTE         5     0.941     R15C11D.F1 to     R16C12D.C0 Packetiser/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R16C12D.C0 to     R16C12D.F0 SLICE_218
ROUTE         1     0.673     R16C12D.F0 to     R16C11C.C1 Packetiser/UART_Inst/un1_BitsReceived_4_c2
CTOF_DEL    ---     0.238     R16C11C.C1 to     R16C11C.F1 Packetiser/UART_Inst/SLICE_90
ROUTE         1     0.000     R16C11C.F1 to    R16C11C.DI1 Packetiser/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    6.050   (25.7% logic, 74.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R12C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R16C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.913ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxClkCount[5]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               6.010ns  (25.8% logic, 74.2% route), 6 logic levels.

 Constraint Details:

      6.010ns physical path delay Packetiser/UART_Inst/SLICE_95 to Packetiser/UART_Inst/SLICE_90 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.913ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_95 to Packetiser/UART_Inst/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R12C12C.CLK to     R12C12C.Q1 Packetiser/UART_Inst/SLICE_95 (from ipClk_c)
ROUTE         2     0.802     R12C12C.Q1 to     R12C12D.B0 Packetiser/UART_Inst/rxClkCount[5]
CTOF_DEL    ---     0.238     R12C12D.B0 to     R12C12D.F0 Packetiser/UART_Inst/SLICE_214
ROUTE         1     0.673     R12C12D.F0 to     R12C11B.C1 Packetiser/UART_Inst/rxClkBaud_6
CTOF_DEL    ---     0.238     R12C11B.C1 to     R12C11B.F1 Packetiser/UART_Inst/SLICE_199
ROUTE        15     1.368     R12C11B.F1 to     R15C11D.A1 Packetiser/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R15C11D.A1 to     R15C11D.F1 Packetiser/UART_Inst/SLICE_196
ROUTE         5     0.941     R15C11D.F1 to     R16C12D.C0 Packetiser/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R16C12D.C0 to     R16C12D.F0 SLICE_218
ROUTE         1     0.673     R16C12D.F0 to     R16C11C.C1 Packetiser/UART_Inst/un1_BitsReceived_4_c2
CTOF_DEL    ---     0.238     R16C11C.C1 to     R16C11C.F1 Packetiser/UART_Inst/SLICE_90
ROUTE         1     0.000     R16C11C.F1 to    R16C11C.DI1 Packetiser/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    6.010   (25.8% logic, 74.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R12C12C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R16C11C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.920ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxClkCount[8]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/rxData[3]  (to ipClk_c +)
                   FF                        Packetiser/UART_Inst/rxData[2]

   Delay:               5.854ns  (22.5% logic, 77.5% route), 5 logic levels.

 Constraint Details:

      5.854ns physical path delay Packetiser/UART_Inst/SLICE_97 to Packetiser/UART_Inst/SLICE_99 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 13.920ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_97 to Packetiser/UART_Inst/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R12C12A.CLK to     R12C12A.Q0 Packetiser/UART_Inst/SLICE_97 (from ipClk_c)
ROUTE         2     0.744     R12C12A.Q0 to     R12C11D.C0 Packetiser/UART_Inst/rxClkCount[8]
CTOF_DEL    ---     0.238     R12C11D.C0 to     R12C11D.F0 Packetiser/UART_Inst/SLICE_237
ROUTE         1     0.863     R12C11D.F0 to     R12C11B.B1 Packetiser/UART_Inst/rxClkBaud_5
CTOF_DEL    ---     0.238     R12C11B.B1 to     R12C11B.F1 Packetiser/UART_Inst/SLICE_199
ROUTE        15     1.368     R12C11B.F1 to     R15C11D.A1 Packetiser/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R15C11D.A1 to     R15C11D.F1 Packetiser/UART_Inst/SLICE_196
ROUTE         5     0.569     R15C11D.F1 to     R15C11D.B0 Packetiser/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R15C11D.B0 to     R15C11D.F0 Packetiser/UART_Inst/SLICE_196
ROUTE         4     0.995     R15C11D.F0 to     R15C10C.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    5.854   (22.5% logic, 77.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R12C12A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R15C10C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.920ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxClkCount[8]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/rxData[1]  (to ipClk_c +)
                   FF                        Packetiser/UART_Inst/rxData[0]

   Delay:               5.854ns  (22.5% logic, 77.5% route), 5 logic levels.

 Constraint Details:

      5.854ns physical path delay Packetiser/UART_Inst/SLICE_97 to Packetiser/UART_Inst/SLICE_98 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 13.920ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_97 to Packetiser/UART_Inst/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R12C12A.CLK to     R12C12A.Q0 Packetiser/UART_Inst/SLICE_97 (from ipClk_c)
ROUTE         2     0.744     R12C12A.Q0 to     R12C11D.C0 Packetiser/UART_Inst/rxClkCount[8]
CTOF_DEL    ---     0.238     R12C11D.C0 to     R12C11D.F0 Packetiser/UART_Inst/SLICE_237
ROUTE         1     0.863     R12C11D.F0 to     R12C11B.B1 Packetiser/UART_Inst/rxClkBaud_5
CTOF_DEL    ---     0.238     R12C11B.B1 to     R12C11B.F1 Packetiser/UART_Inst/SLICE_199
ROUTE        15     1.368     R12C11B.F1 to     R15C11D.A1 Packetiser/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R15C11D.A1 to     R15C11D.F1 Packetiser/UART_Inst/SLICE_196
ROUTE         5     0.569     R15C11D.F1 to     R15C11D.B0 Packetiser/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R15C11D.B0 to     R15C11D.F0 Packetiser/UART_Inst/SLICE_196
ROUTE         4     0.995     R15C11D.F0 to     R15C10A.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    5.854   (22.5% logic, 77.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R12C12A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R15C10A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.927ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxClkCount[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/rxData[3]  (to ipClk_c +)
                   FF                        Packetiser/UART_Inst/rxData[2]

   Delay:               5.847ns  (22.5% logic, 77.5% route), 5 logic levels.

 Constraint Details:

      5.847ns physical path delay Packetiser/UART_Inst/SLICE_94 to Packetiser/UART_Inst/SLICE_99 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 13.927ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_94 to Packetiser/UART_Inst/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R12C11A.CLK to     R12C11A.Q0 Packetiser/UART_Inst/SLICE_94 (from ipClk_c)
ROUTE         2     0.737     R12C11A.Q0 to     R12C11D.B0 Packetiser/UART_Inst/rxClkCount[2]
CTOF_DEL    ---     0.238     R12C11D.B0 to     R12C11D.F0 Packetiser/UART_Inst/SLICE_237
ROUTE         1     0.863     R12C11D.F0 to     R12C11B.B1 Packetiser/UART_Inst/rxClkBaud_5
CTOF_DEL    ---     0.238     R12C11B.B1 to     R12C11B.F1 Packetiser/UART_Inst/SLICE_199
ROUTE        15     1.368     R12C11B.F1 to     R15C11D.A1 Packetiser/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R15C11D.A1 to     R15C11D.F1 Packetiser/UART_Inst/SLICE_196
ROUTE         5     0.569     R15C11D.F1 to     R15C11D.B0 Packetiser/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R15C11D.B0 to     R15C11D.F0 Packetiser/UART_Inst/SLICE_196
ROUTE         4     0.995     R15C11D.F0 to     R15C10C.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    5.847   (22.5% logic, 77.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R12C11A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R15C10C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.927ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxClkCount[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/rxData[1]  (to ipClk_c +)
                   FF                        Packetiser/UART_Inst/rxData[0]

   Delay:               5.847ns  (22.5% logic, 77.5% route), 5 logic levels.

 Constraint Details:

      5.847ns physical path delay Packetiser/UART_Inst/SLICE_94 to Packetiser/UART_Inst/SLICE_98 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 13.927ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_94 to Packetiser/UART_Inst/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R12C11A.CLK to     R12C11A.Q0 Packetiser/UART_Inst/SLICE_94 (from ipClk_c)
ROUTE         2     0.737     R12C11A.Q0 to     R12C11D.B0 Packetiser/UART_Inst/rxClkCount[2]
CTOF_DEL    ---     0.238     R12C11D.B0 to     R12C11D.F0 Packetiser/UART_Inst/SLICE_237
ROUTE         1     0.863     R12C11D.F0 to     R12C11B.B1 Packetiser/UART_Inst/rxClkBaud_5
CTOF_DEL    ---     0.238     R12C11B.B1 to     R12C11B.F1 Packetiser/UART_Inst/SLICE_199
ROUTE        15     1.368     R12C11B.F1 to     R15C11D.A1 Packetiser/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R15C11D.A1 to     R15C11D.F1 Packetiser/UART_Inst/SLICE_196
ROUTE         5     0.569     R15C11D.F1 to     R15C11D.B0 Packetiser/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R15C11D.B0 to     R15C11D.F0 Packetiser/UART_Inst/SLICE_196
ROUTE         4     0.995     R15C11D.F0 to     R15C10A.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    5.847   (22.5% logic, 77.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R12C11A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     1.059       21.PADDI to    R15C10A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  155.933MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  155.933 MHz|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 171
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2411 paths, 1 nets, and 1464 connections (88.25% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Sat Jul 16 22:35:49 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            2411 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2411 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[22]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[14]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_68 to Control/SLICE_64 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_68 to Control/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R20C12B.CLK to     R20C12B.Q0 Control/SLICE_68 (from ipClk_c)
ROUTE         1     0.041     R20C12B.Q0 to     R20C12A.M0 Control/opWrData[22] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R20C12B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R20C12A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[10]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[2]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_62 to Control/SLICE_155 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_62 to Control/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R20C13C.CLK to     R20C13C.Q0 Control/SLICE_62 (from ipClk_c)
ROUTE         1     0.041     R20C13C.Q0 to     R20C13B.M0 Control/opWrData[10] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R20C13C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R20C13B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxData[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/opRxData[2]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Packetiser/UART_Inst/SLICE_99 to Packetiser/UART_Inst/SLICE_114 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_99 to Packetiser/UART_Inst/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R15C10C.CLK to     R15C10C.Q0 Packetiser/UART_Inst/SLICE_99 (from ipClk_c)
ROUTE         2     0.041     R15C10C.Q0 to     R15C10B.M0 Packetiser/UART_Inst/rxData[2] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R15C10C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R15C10B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Source[6]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opTxStream.Destination[6]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Packetiser/SLICE_167 to Control/SLICE_172 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Packetiser/SLICE_167 to Control/SLICE_172:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R15C12B.CLK to     R15C12B.Q0 Packetiser/SLICE_167 (from ipClk_c)
ROUTE         1     0.041     R15C12B.Q0 to     R15C12C.M0 opRxStream.Source_Q[6] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R15C12B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_172:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R15C12C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Source[7]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opTxStream.Destination[7]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Packetiser/SLICE_167 to Control/SLICE_172 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Packetiser/SLICE_167 to Control/SLICE_172:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R15C12B.CLK to     R15C12B.Q1 Packetiser/SLICE_167 (from ipClk_c)
ROUTE         1     0.041     R15C12B.Q1 to     R15C12C.M1 opRxStream.Source_Q[7] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R15C12B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_172:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R15C12C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[8]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[0]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_61 to Control/SLICE_154 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_61 to Control/SLICE_154:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R21C13B.CLK to     R21C13B.Q0 Control/SLICE_61 (from ipClk_c)
ROUTE         1     0.041     R21C13B.Q0 to     R21C13A.M0 Control/opWrData[8] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R21C13B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R21C13A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/rxState[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/rxState[2]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay Packetiser/SLICE_125 to Packetiser/SLICE_125 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path Packetiser/SLICE_125 to Packetiser/SLICE_125:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C10B.CLK to     R18C10B.Q0 Packetiser/SLICE_125 (from ipClk_c)
ROUTE         3     0.057     R18C10B.Q0 to     R18C10B.D0 Packetiser/rxState[2]
CTOF_DEL    ---     0.059     R18C10B.D0 to     R18C10B.F0 Packetiser/SLICE_125
ROUTE         1     0.000     R18C10B.F0 to    R18C10B.DI0 Packetiser/N_86_i (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_125:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R18C10B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/SLICE_125:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R18C10B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/BytesReceived[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/BytesReceived[2]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay Packetiser/SLICE_75 to Packetiser/SLICE_75 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path Packetiser/SLICE_75 to Packetiser/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C10A.CLK to     R18C10A.Q0 Packetiser/SLICE_75 (from ipClk_c)
ROUTE         3     0.057     R18C10A.Q0 to     R18C10A.D0 Packetiser/BytesReceived[2]
CTOF_DEL    ---     0.059     R18C10A.D0 to     R18C10A.F0 Packetiser/SLICE_75
ROUTE         1     0.000     R18C10A.F0 to    R18C10A.DI0 Packetiser/BytesReceived_5[2] (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R18C10A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R18C10A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/BitsSent[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsSent[2]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay Packetiser/UART_Inst/SLICE_92 to Packetiser/UART_Inst/SLICE_92 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_92 to Packetiser/UART_Inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R9C17A.CLK to      R9C17A.Q0 Packetiser/UART_Inst/SLICE_92 (from ipClk_c)
ROUTE         3     0.057      R9C17A.Q0 to      R9C17A.D0 Packetiser/UART_Inst/BitsSent[2]
CTOF_DEL    ---     0.059      R9C17A.D0 to      R9C17A.F0 Packetiser/UART_Inst/SLICE_92
ROUTE         1     0.000      R9C17A.F0 to     R9C17A.DI0 Packetiser/UART_Inst/un1_BitsSent_3_axbxc2 (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to     R9C17A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to     R9C17A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxState[0]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/rxState[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay Packetiser/UART_Inst/SLICE_102 to Packetiser/UART_Inst/SLICE_102 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_102 to Packetiser/UART_Inst/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R15C11C.CLK to     R15C11C.Q0 Packetiser/UART_Inst/SLICE_102 (from ipClk_c)
ROUTE        16     0.057     R15C11C.Q0 to     R15C11C.D0 Packetiser/UART_Inst/rxState[0]
CTOF_DEL    ---     0.059     R15C11C.D0 to     R15C11C.F0 Packetiser/UART_Inst/SLICE_102
ROUTE         1     0.000     R15C11C.F0 to    R15C11C.DI0 Packetiser/UART_Inst/N_55s (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R15C11C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.300       21.PADDI to    R15C11C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 171
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2411 paths, 1 nets, and 1464 connections (88.25% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
