
---------- Begin Simulation Statistics ----------
final_tick                               156834197000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 331716                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717228                       # Number of bytes of host memory used
host_op_rate                                   332377                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   301.46                       # Real time elapsed on the host
host_tick_rate                              520243300                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.156834                       # Number of seconds simulated
sim_ticks                                156834197000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.568750                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104046                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113159                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635494                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             791                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              494                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389758                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66027                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.568342                       # CPI: cycles per instruction
system.cpu.discardedOps                        196831                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42627884                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43484979                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033406                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        24323990                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.637616                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        156834197                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132510207                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        369364                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           54                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       467874                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          435                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       938048                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            435                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 156834197000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64918                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111278                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56935                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136233                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136233                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64918                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       570515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 570515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19995456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19995456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201151                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201151    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201151                       # Request fanout histogram
system.membus.respLayer1.occupancy         1087187750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           814476000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 156834197000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            244042                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       505200                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          484                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          130836                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           226134                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          226134                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           740                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       243302                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1406260                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1408224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        78336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     55254912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               55333248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168648                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7121792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           638824                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000769                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027713                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 638333     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    491      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             638824                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1726860000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1408312995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2220000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 156834197000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   70                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               268950                       # number of demand (read+write) hits
system.l2.demand_hits::total                   269020                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  70                       # number of overall hits
system.l2.overall_hits::.cpu.data              268950                       # number of overall hits
system.l2.overall_hits::total                  269020                       # number of overall hits
system.l2.demand_misses::.cpu.inst                670                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200486                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201156                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               670                       # number of overall misses
system.l2.overall_misses::.cpu.data            200486                       # number of overall misses
system.l2.overall_misses::total                201156                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66383000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20904360000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20970743000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66383000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20904360000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20970743000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              740                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           469436                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               470176                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             740                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          469436                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              470176                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.905405                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.427078                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.427831                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.905405                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.427078                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.427831                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99079.104478                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104268.427721                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104251.143391                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99079.104478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104268.427721                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104251.143391                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111278                       # number of writebacks
system.l2.writebacks::total                    111278                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201151                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201151                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52983000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16894329000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16947312000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52983000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16894329000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16947312000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.905405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.427068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.427821                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.905405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.427068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.427821                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79079.104478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84268.978108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84251.691515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79079.104478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84268.978108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84251.691515                       # average overall mshr miss latency
system.l2.replacements                         168648                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       393922                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           393922                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       393922                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       393922                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          471                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              471                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          471                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          471                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             89901                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 89901                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136233                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136233                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14489432000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14489432000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        226134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            226134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.602444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.602444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106357.725368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106357.725368                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11764772000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11764772000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.602444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.602444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86357.725368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86357.725368                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66383000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66383000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          740                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            740                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.905405                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.905405                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99079.104478                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99079.104478                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52983000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52983000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.905405                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.905405                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79079.104478                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79079.104478                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        179049                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            179049                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6414928000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6414928000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       243302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        243302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.264087                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.264087                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99838.575631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99838.575631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5129557000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5129557000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.264067                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.264067                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79839.948325                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79839.948325                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 156834197000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32143.082481                       # Cycle average of tags in use
system.l2.tags.total_refs                      937989                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201416                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.656974                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      72.313524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        84.615493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31986.153464                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980929                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          593                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23873                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7705368                       # Number of tag accesses
system.l2.tags.data_accesses                  7705368                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 156834197000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12830784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12873664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7121792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7121792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              201151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111278                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111278                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            273410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          81811137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              82084547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       273410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           273410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       45409688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45409688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       45409688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           273410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         81811137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            127494235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005951018500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6618                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6618                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              544778                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104805                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201151                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111278                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201151                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111278                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     36                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7091                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2831950750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1005575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6602857000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14081.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32831.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   132110                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69495                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201151                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111278                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  152646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       110759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    180.493071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.871927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.973122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        77049     69.56%     69.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11410     10.30%     79.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4698      4.24%     84.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1936      1.75%     85.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8620      7.78%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          770      0.70%     94.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          475      0.43%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          398      0.36%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5403      4.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       110759                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.387730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.896323                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.561455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6457     97.57%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           30      0.45%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          128      1.93%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6618                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.810366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.780076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.020643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3967     59.94%     59.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              138      2.09%     62.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2339     35.34%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              151      2.28%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.32%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6618                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12871360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7120064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12873664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7121792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        82.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        45.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     82.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  156834097000                       # Total gap between requests
system.mem_ctrls.avgGap                     501983.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12828480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7120064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 273409.758969850140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 81796446.472703903913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 45398670.291275821626                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111278                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18577000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6584280000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3680692302000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27726.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32842.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33076549.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            396012960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            210478290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           720461700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          290727900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12380078880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31757139030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33481477920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        79236376680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.223849                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  86708995250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5236920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  64888281750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            394820580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            209852115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           715499400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          290002320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12380078880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      31822060890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33426806880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        79239121065                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.241348                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  86566524750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5236920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  65030752250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    156834197000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 156834197000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10197762                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10197762                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10197762                       # number of overall hits
system.cpu.icache.overall_hits::total        10197762                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          740                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            740                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          740                       # number of overall misses
system.cpu.icache.overall_misses::total           740                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71597000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71597000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71597000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71597000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10198502                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10198502                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10198502                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10198502                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000073                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000073                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000073                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000073                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 96752.702703                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96752.702703                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 96752.702703                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96752.702703                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          484                       # number of writebacks
system.cpu.icache.writebacks::total               484                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          740                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          740                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          740                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          740                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70117000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70117000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70117000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70117000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000073                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000073                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000073                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000073                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 94752.702703                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94752.702703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 94752.702703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94752.702703                       # average overall mshr miss latency
system.cpu.icache.replacements                    484                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10197762                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10197762                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          740                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           740                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71597000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71597000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10198502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10198502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 96752.702703                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96752.702703                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          740                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          740                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70117000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70117000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 94752.702703                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94752.702703                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 156834197000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.678866                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10198502                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               740                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13781.759459                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.678866                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998746                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998746                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40794748                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40794748                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 156834197000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 156834197000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 156834197000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51635605                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51635605                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51636112                       # number of overall hits
system.cpu.dcache.overall_hits::total        51636112                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       513988                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         513988                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       521900                       # number of overall misses
system.cpu.dcache.overall_misses::total        521900                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29722429000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29722429000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29722429000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29722429000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52149593                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52149593                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52158012                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52158012                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009856                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009856                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010006                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57827.087403                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57827.087403                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56950.429201                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56950.429201                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        99894                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3431                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.115127                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       393922                       # number of writebacks
system.cpu.dcache.writebacks::total            393922                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52463                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52463                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52463                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52463                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       461525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       461525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       469432                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       469432                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27138886000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27138886000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27965806999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27965806999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008850                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008850                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58802.634744                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58802.634744                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59573.712484                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59573.712484                       # average overall mshr miss latency
system.cpu.dcache.replacements                 467388                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40935540                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40935540                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       235874                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        235874                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10564961000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10564961000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41171414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41171414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005729                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005729                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44790.697576                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44790.697576                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          483                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          483                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       235391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       235391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10078216000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10078216000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42814.789011                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42814.789011                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10700065                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10700065                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       278114                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       278114                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19157468000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19157468000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68883.508202                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68883.508202                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51980                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51980                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       226134                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       226134                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17060670000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17060670000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75444.957415                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75444.957415                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    826920999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    826920999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104580.877577                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104580.877577                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       559000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       559000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       139750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       139750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       551000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       551000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       137750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       137750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 156834197000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.656291                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52105620                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            469436                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            110.996217                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.656291                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987625                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987625                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          531                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1395                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         834998844                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        834998844                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 156834197000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 156834197000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
