$date
	Sat Oct 22 20:46:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#838791
b101 !
1"
#838794
b101 &
b101 %
1$
#838795
0"
#838798
b10000 &
b10000 %
#838802
b1000 &
b1000 %
#838806
b100 &
b100 %
#838810
b10 &
b10 %
#838814
b1 &
1#
b1 %
#838818
b0 &
b0 %
0#
0$
#1829756
b10011 !
1"
#1829758
b10011 &
b10011 %
1$
#1829759
0"
#1829762
b111010 &
b111010 %
#1829766
b11101 &
b11101 %
#1829770
b1011000 &
b1011000 %
#1829774
b101100 &
b101100 %
#1829778
b10110 &
b10110 %
#1829782
b1011 &
b1011 %
#1829786
b100010 &
b100010 %
#1829790
b10001 &
b10001 %
#1829794
b110100 &
b110100 %
#1829798
b11010 &
b11010 %
#1829802
b1101 &
b1101 %
#1829806
b101000 &
b101000 %
#1829810
b10100 &
b10100 %
#1829814
b1010 &
b1010 %
#1829818
b101 &
b101 %
#1829822
b10000 &
b10000 %
#1829826
b1000 &
b1000 %
#1829830
b100 &
b100 %
#1829834
b10 &
b10 %
#1829838
b1 &
1#
b1 %
#1829842
b0 &
b0 %
0#
0$
#2904894
b10 &
b10 %
1$
b10 !
1"
#2904895
0"
#2904898
b1 &
b1 %
1#
#2904902
b0 &
0#
b0 %
0$
#4500012
