# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do DownSampler_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Processor-Design {F:/Work/FPGA/Processor-Design/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:54:13 on Apr 19,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Processor-Design" F:/Work/FPGA/Processor-Design/ALU.v 
# -- Compiling module ALU
# -- Compiling module testALU
# 
# Top level modules:
# 	testALU
# End time: 02:54:13 on Apr 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testALU
# vsim work.testALU 
# Start time: 02:54:17 on Apr 19,2017
# Loading work.testALU
# Loading work.ALU
add wave -position end  sim:/testALU/BusA
add wave -position end  sim:/testALU/BusB
add wave -position end  sim:/testALU/Operation
add wave -position end  sim:/testALU/FlagZ
add wave -position end  sim:/testALU/BusC
run -all
