// Seed: 1567194349
module module_0;
  logic [-1 'b0 : 1] id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd91
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire _id_2;
  inout logic [7:0] id_1;
  module_0 modCall_1 ();
  assign id_1[id_2] = {-1 * id_3};
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_10;
  module_0 modCall_1 ();
endmodule
