/dts-v1/;

/include/ "zynq-zc706.dtsi"
/include/ "zynq-zc706-adv7511.dtsi"

&i2c_mux {
	i2c@5 { /* HPC IIC */
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <5>;

		eeprom@50 {
			compatible = "at24,24c02";
			reg = <0x50>;
		};

		eeprom@54 {
			compatible = "at24,24c02";
			reg = <0x54>;
		};

		ad7291@2f {
			compatible = "adi,ad7291";
			reg = <0x2f>;
		};
	};
};

&fpga_axi {
	rx_dma: rx-dmac@7c400000 {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x7c400000 0x10000>;
		#dma-cells = <1>;
		interrupts = <0 57 0>;
		clocks = <&clkc 16>;

		dma-channel {
			adi,buswidth = <64>;
			adi,type = <0>;
		};
	};

	tx_dma: tx-dmac@7c420000 {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x7c420000 0x10000>;
		#dma-cells = <1>;
		interrupts = <0 56 0>;
		clocks = <&clkc 16>;

		dma-channel {
			adi,buswidth = <64>;
			adi,type = <1>;
			adi,cyclic;
		};
	};

	axi_ad9152_core: axi-ad9152-hpc@44a04000 {
		compatible = "adi,axi-ad9144-1.0";
		reg = <0x44a04000 0x4000>;
		dmas = <&tx_dma 0>;
		dma-names = "tx";

		spibus-connected = <&dac0_ad9152>;
	};

	axi_ad9152_jesd: axi-jesd204b-tx@44a90000 {
		compatible = "xlnx,jesd204-5.1";
		reg = <0x44a90000 0x1000>;

		clocks = <&axi_ad9152_adxcvr>;
		clock-names = "dac_gt_clk";

		#clock-cells = <0>;
		clock-output-names = "jesd_dac_clk";

		xlnx,lanes = <0x4>;
		xlnx,frames-per-multiframe = <32>;
		xlnx,bytes-per-frame = <1>;
		xlnx,subclass = <1>;
		xlnx,lanesync-enable;
		xlnx,scramble-enable;
	};

	axi_ad9680_core: axi-ad9680-hpc@44a10000 {
		compatible = "adi,axi-ad9680-1.0";
		reg = <0x44a10000 0x10000>;
		dmas = <&rx_dma 0>;
		dma-names = "rx";

		spibus-connected = <&adc0_ad9680>;
	};

	axi_ad9680_jesd: axi-jesd204b-rx@44a91000 {
		compatible = "xlnx,jesd204-5.1";
		reg = <0x44a91000 0x1000>;

		clocks = <&axi_ad9680_adxcvr>;
		clock-names = "adc_gt_clk";

		#clock-cells = <0>;
		clock-output-names = "jesd_adc_clk";

		xlnx,lanes = <0x4>;
		xlnx,frames-per-multiframe = <32>;
		xlnx,bytes-per-frame = <1>;
		xlnx,subclass = <1>;
		xlnx,lanesync-enable;
		xlnx,scramble-enable;
	};

	axi_ad9680_adxcvr: axi-ad9680-adxcvr@44a50000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "adi,axi-adxcvr-1.0";
		reg = < 0x44a50000 0x1000 >;
		#clock-cells = <0>;
		clocks = <&clk0_ad9528 4>, <&clk0_ad9528 6>;
		clock-names = "conv", "sysref";
		clock-output-names = "adc_gt_clk";
		adi,sys-clk-select = <3>;
		adi,out-clk-select = <4>;
		adi,use-lpm-enable;
		adi,use-cpll-enable;
	};

	axi_ad9152_adxcvr: axi-ad9152-adxcvr@44a60000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "adi,axi-adxcvr-1.0";
		reg = < 0x44a60000 0x1000 >;
		#clock-cells = <0>;
		clocks = <&clk0_ad9528 9>, <&clk0_ad9528 7>;
		clock-names = "conv", "sysref";
		clock-output-names = "dac_gt_clk";
		adi,link-is-transmit-enable;
		adi,sys-clk-select = <3>;
		adi,out-clk-select = <4>;
		adi,use-lpm-enable;
	};
};

&spi0 {
	status = "okay";
};

#define fmc_spi spi0

#include "adi-daq3.dtsi"

&adc0_ad9680 {
	powerdown-gpios = <&gpio0 92 0>;
	fastdetect-a-gpios = <&gpio0 89 0>;
	fastdetect-b-gpios = <&gpio0 90 0>;
};

&dac0_ad9152 {
	txen-gpios = <&gpio0 91 0>;
	irq-gpios = <&gpio0 88 0>;
};

&clk0_ad9528 {
	status0-gpios = <&gpio0 86 0>;
	status1-gpios = <&gpio0 87 0>;
};
