// Seed: 2849884284
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = 1 * 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6, id_7;
  wire id_8, id_9, id_10;
  always repeat (id_5) id_2 <= id_5;
  module_0(
      id_7
  ); id_11 :
  assert property (@(id_10) id_8) id_4 <= 1'b0;
  wire id_12;
endmodule
