// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weiLf8_H__
#define __myip_v1_0_HLS_weiLf8_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weiLf8_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weiLf8_ram) {
        ram[0] = "0b10111110000001110000001011100111";
        ram[1] = "0b00111101011101100101100010101110";
        ram[2] = "0b00111101001011111011111101001000";
        ram[3] = "0b10111100100001000010010100001111";
        ram[4] = "0b10111101110000100111100011101000";
        ram[5] = "0b10111101101111011001000001100101";
        ram[6] = "0b00111100101001010000110011101101";
        ram[7] = "0b10111010111001010101010110000010";
        ram[8] = "0b10111101010001001111000000110110";
        ram[9] = "0b00111101100100001110110010100001";
        ram[10] = "0b00111100010011011110110110000111";
        ram[11] = "0b10111101000011111011101011001110";
        ram[12] = "0b00111110001010111001110110010001";
        ram[13] = "0b00111110000011110101100010010010";
        ram[14] = "0b00111101011111101110000110010000";
        ram[15] = "0b00111101101011100011100100110001";
        ram[16] = "0b00111101100011110101111100101110";
        ram[17] = "0b10111110000001001010111100000110";
        ram[18] = "0b10111100111001000101011001101011";
        ram[19] = "0b00111110001000000001000011111110";
        ram[20] = "0b10111101101110001101010110111011";
        ram[21] = "0b00111110000100000111100001010100";
        ram[22] = "0b10111110010101011010110000011011";
        ram[23] = "0b10111101000100001100000110101010";
        ram[24] = "0b10111101100100000111110010101101";
        ram[25] = "0b10111110010101000110000001001010";
        ram[26] = "0b10111110011110100010000011010000";
        ram[27] = "0b10111101011010111110100110010111";
        ram[28] = "0b10111101111000010011001110110100";
        ram[29] = "0b00111110100000100100000101101101";
        ram[30] = "0b10111100001111111000111001000001";
        ram[31] = "0b00111101001101001111010000001100";
        ram[32] = "0b00111110010011111100001001010100";
        ram[33] = "0b10111110010101000110100110011011";
        ram[34] = "0b10111110000010001000110001110110";
        ram[35] = "0b10111110000111101110001001110000";
        ram[36] = "0b10111101110011000001001110111100";
        ram[37] = "0b00111101010111000011000010011011";
        ram[38] = "0b00111110000110101110001000100000";
        ram[39] = "0b10111101110010001100100111111111";
        ram[40] = "0b10111101001010111011000010101010";
        ram[41] = "0b00111101100110000011001111111111";
        ram[42] = "0b10111100010100110111001110010101";
        ram[43] = "0b10111101110010010111010010110011";
        ram[44] = "0b00111110000101011011000101100100";
        ram[45] = "0b10111110010111011111100010001111";
        ram[46] = "0b10111110010110110010010100010001";
        ram[47] = "0b00111110100001001111010010111100";
        ram[48] = "0b00111110100100100111111100010111";
        ram[49] = "0b10111101110000100011101111000111";
        ram[50] = "0b00111101100011011100101110010101";
        ram[51] = "0b00111101001111000000100001111100";
        ram[52] = "0b10111110100000100110001000010001";
        ram[53] = "0b00111101011011110011100101001000";
        ram[54] = "0b10111110001100001111000010100101";
        ram[55] = "0b00111101110011111110010100110000";
        ram[56] = "0b10111110000000101101110111011000";
        ram[57] = "0b10111101100010001101111001101010";
        ram[58] = "0b10111110000100001100001101111100";
        ram[59] = "0b10111110010000111000100000110111";
        ram[60] = "0b00111110001011010111100110010110";
        ram[61] = "0b00111110011011010100000111110010";
        ram[62] = "0b00111110000001101001111101110111";
        ram[63] = "0b00111110000010101001001110001000";
        ram[64] = "0b10111101010100000000100110101000";
        ram[65] = "0b00111110000000010110111111001011";
        ram[66] = "0b00111110100001001110101110001011";
        ram[67] = "0b10111101110110010100100111111011";
        ram[68] = "0b10111101101000000000010011100111";
        ram[69] = "0b10111101100000110010101100010101";
        ram[70] = "0b00111101010110010111011111100010";
        ram[71] = "0b10111110000101000101111111011110";
        ram[72] = "0b00111100100100001011000110100010";
        ram[73] = "0b00111110011001111110110000101101";
        ram[74] = "0b10111101101001101101101110011011";
        ram[75] = "0b10111110000100000101100001110101";
        ram[76] = "0b00111100110110101011110111000100";
        ram[77] = "0b00111110000011111011110010011101";
        ram[78] = "0b00111101111110011011101010010111";
        ram[79] = "0b00111101100100111010000011101111";
        ram[80] = "0b00111101101010010001111101110000";
        ram[81] = "0b00111110010111111110010000001011";
        ram[82] = "0b00111101111010001001100110011111";
        ram[83] = "0b10111101010001100100111111010101";
        ram[84] = "0b10111101101000100111000111110010";
        ram[85] = "0b00111110000110111100011001011000";
        ram[86] = "0b00111110010011100000000010111100";
        ram[87] = "0b10111110001100001101101100110010";
        ram[88] = "0b00111101111100001010100100110011";
        ram[89] = "0b00111100111101110011011100011001";
        ram[90] = "0b10111101000001000100111111111110";
        ram[91] = "0b10111110010101110110110000011110";
        ram[92] = "0b10111110000011111000100001110010";
        ram[93] = "0b10111101101110011000101100001100";
        ram[94] = "0b10111010100010010001100111001111";
        ram[95] = "0b00111110011111010100011010101011";
        ram[96] = "0b10111101001010101000011010001100";
        ram[97] = "0b00111100110010100111110000100000";
        ram[98] = "0b10111101001011001100011100110011";
        ram[99] = "0b10111110001101110100110111111001";
        ram[100] = "0b10111100101001010110000101011101";
        ram[101] = "0b10111110000001010111011000011010";
        ram[102] = "0b10111101011110100111010111000001";
        ram[103] = "0b00111100111011110101000101010000";
        ram[104] = "0b00111101101010100110101110111001";
        ram[105] = "0b10111101101011110100011010011001";
        ram[106] = "0b00111101001000111101111100110101";
        ram[107] = "0b10111101001011010000101011010000";
        ram[108] = "0b00111110001001011100010010001100";
        ram[109] = "0b10111101010100110100000000001001";
        ram[110] = "0b00111011010101111000111111001000";
        ram[111] = "0b00111011100110001000000010010001";
        ram[112] = "0b00111100111110100110000000110101";
        ram[113] = "0b10111110000011111001000001110101";
        ram[114] = "0b00111101000100011101000010100010";
        ram[115] = "0b00111101111110111001011010000110";
        ram[116] = "0b00111101100111011011111000110001";
        ram[117] = "0b10111101100011000000011000101110";
        ram[118] = "0b10111110001100110101000111001011";
        ram[119] = "0b10111101101011001111100101001011";
        ram[120] = "0b00111101000101100011111001010011";
        ram[121] = "0b10111110000110101010110011100111";
        ram[122] = "0b10111101111001110111101011001011";
        ram[123] = "0b00111110010001010100011001011100";
        ram[124] = "0b00111110010111100011011001000010";
        ram[125] = "0b10111101010000111110001000110101";
        ram[126] = "0b00111100111110011011000000101111";
        ram[127] = "0b00111110010000001000010101011011";
        ram[128] = "0b10111011101010110111101101110000";
        ram[129] = "0b00111101000110101100001101101000";
        ram[130] = "0b00111110000000100101010010011010";
        ram[131] = "0b10111110010100000100100101111111";
        ram[132] = "0b00111110000000100010100100010110";
        ram[133] = "0b00111101100100111101101111001110";
        ram[134] = "0b00111110000010101010111011011010";
        ram[135] = "0b10111101110000101010010010111111";
        ram[136] = "0b10111100110010010100010001010101";
        ram[137] = "0b10111110001001000101010110100011";
        ram[138] = "0b00111101000101101101001011100001";
        ram[139] = "0b10111110000001010010001010001010";
        ram[140] = "0b10111101111110000111000001011101";
        ram[141] = "0b00111110000101110000101110001110";
        ram[142] = "0b10111110100100000101101101001111";
        ram[143] = "0b10111101110011111101111110111101";
        ram[144] = "0b00111101100101100100101011100001";
        ram[145] = "0b00111110000101101001001110001001";
        ram[146] = "0b10111110010001101101000111111001";
        ram[147] = "0b00111101001110110111001111110111";
        ram[148] = "0b00111101010001001010001001111000";
        ram[149] = "0b10111110010110011101000000110110";
        ram[150] = "0b10111100000110110100010000101001";
        ram[151] = "0b10111101000110101101110111001001";
        ram[152] = "0b10111110001011010101111100100001";
        ram[153] = "0b10111101110100010011001101101111";
        ram[154] = "0b00111101001101011011110101101000";
        ram[155] = "0b00111101100001011110100010111110";
        ram[156] = "0b10111110011111000100111010011101";
        ram[157] = "0b00111101111111110001010011011001";
        ram[158] = "0b10111110100011001010001001000100";
        ram[159] = "0b00111110000010010011111010000000";
        ram[160] = "0b10111110000101011110100101111001";
        ram[161] = "0b00111101110101101101011011011001";
        ram[162] = "0b10111110010000111110110010011001";
        ram[163] = "0b00111110010100110000000001110101";
        ram[164] = "0b10111100101001001111101011011001";
        ram[165] = "0b00111110011011101001011101110010";
        ram[166] = "0b10111101000010100101001001001101";
        ram[167] = "0b10111110000110100100100111001100";
        ram[168] = "0b10111101001001100011001101100111";
        ram[169] = "0b10111101000011101001111111001100";
        ram[170] = "0b00111101010100100000110000100001";
        ram[171] = "0b00111101110100010000110001010101";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weiLf8) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weiLf8_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weiLf8) {
meminst = new myip_v1_0_HLS_weiLf8_ram("myip_v1_0_HLS_weiLf8_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weiLf8() {
    delete meminst;
}


};//endmodule
#endif
