/usr/bin/env time -v /export/aman/vtr_aman/vtr-verilog-to-routing/ODIN_II/odin_II --adder_type default --elaborator odin -U0 -c odin_config.xml
=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+8d625f63f
	Revision: v8.0.0-6058-g8d625f63f
	Compiled: 2022-05-08T21:50:39
	Compiler: GNU 8.4.0 on Linux-4.15.0-124-generic x86_64
	Build Info: release IPO VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Reading Configuration file
Architecture: k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml
Reading FPGA Architecture file
Using Lut input width of: 4
--------------------------------------------------------------------
High-level Synthesis Begin
Parser starting - we'll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file mini_tpu_8x8.v to parse list
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	top
==========================

Elaboration Time: 1013.4ms
--------------------------------------------------------------------
Successful Elaboration of the design by Odin-II
Performing Optimization on the Netlist

Hard Logical Memory Distribution
============================
DPRAM: 8 width 2048 depth
DPRAM: 8 width 2048 depth
DPRAM: 8 width 2048 depth
DPRAM: 8 width 2048 depth
DPRAM: 8 width 2048 depth
DPRAM: 8 width 2048 depth
DPRAM: 8 width 2048 depth
DPRAM: 8 width 2048 depth
DPRAM: 8 width 2048 depth
DPRAM: 8 width 2048 depth
DPRAM: 8 width 2048 depth
DPRAM: 64 width 2048 depth
DPRAM: 64 width 2048 depth
DPRAM: 8 width 2048 depth
DPRAM: 8 width 2048 depth
DPRAM: 8 width 2048 depth
DPRAM: 8 width 2048 depth
DPRAM: 8 width 2048 depth

Total Logical Memory Blocks = 18 
Total Logical Memory bits = 524288 
Max Memory Width = 64 
Max Memory Depth = 2048 


Optimization Time: 99.1ms
--------------------------------------------------------------------
Successful Optimization of netlist by Odin-II
Performing Partial Technology Mapping to the target device

Techmap Time: 121.1ms
--------------------------------------------------------------------
Successful Partial Technology Mapping by Odin-II
Outputting the netlist to the specified output format

/export/aman/vtr_aman/vtr-verilog-to-routing/vtr_flow/tasks/tpu_vedant/run017/k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml/mini_tpu_8x8.v/common/mini_tpu_8x8.v:3018:1: warning[NETLIST]:  Net top.u_accum^start_waddr_accum0~0~0 driving node top.u_accum^nMUX~6580^MUX_2~31889 is itself undriven.
  3016 |     else if (wdata_available) 
  3017 |         waddr_accum0 <= waddr_accum0 + 1;
  3018 | end
   ^~~~
  3019 |   
  3020 | always @ (posedge clk) begin

/export/aman/vtr_aman/vtr-verilog-to-routing/vtr_flow/tasks/tpu_vedant/run017/k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml/mini_tpu_8x8.v/common/mini_tpu_8x8.v:3018:1: warning[NETLIST]:  Net top.u_accum^start_waddr_accum0~10~10 driving node top.u_accum^nMUX~6580^MUX_2~31891 is itself undriven.
  3016 |     else if (wdata_available) 
  3017 |         waddr_accum0 <= waddr_accum0 + 1;
  3018 | end
   ^~~~
  3019 |   
  3020 | always @ (posedge clk) begin

/export/aman/vtr_aman/vtr-verilog-to-routing/vtr_flow/tasks/tpu_vedant/run017/k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml/mini_tpu_8x8.v/common/mini_tpu_8x8.v:3018:1: warning[NETLIST]:  Net top.u_accum^start_waddr_accum0~9~9 driving node top.u_accum^nMUX~6580^MUX_2~31899 is itself undriven.
  3016 |     else if (wdata_available) 
  3017 |         waddr_accum0 <= waddr_accum0 + 1;
  3018 | end
   ^~~~
  3019 |   
  3020 | always @ (posedge clk) begin

/export/aman/vtr_aman/vtr-verilog-to-routing/vtr_flow/tasks/tpu_vedant/run017/k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml/mini_tpu_8x8.v/common/mini_tpu_8x8.v:3018:1: warning[NETLIST]:  Net top.u_accum^start_waddr_accum0~8~8 driving node top.u_accum^nMUX~6580^MUX_2~31898 is itself undriven.
  3016 |     else if (wdata_available) 
  3017 |         waddr_accum0 <= waddr_accum0 + 1;
  3018 | end
   ^~~~
  3019 |   
  3020 | always @ (posedge clk) begin

/export/aman/vtr_aman/vtr-verilog-to-routing/vtr_flow/tasks/tpu_vedant/run017/k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml/mini_tpu_8x8.v/common/mini_tpu_8x8.v:3018:1: warning[NETLIST]:  Net top.u_accum^start_waddr_accum0~7~7 driving node top.u_accum^nMUX~6580^MUX_2~31897 is itself undriven.
  3016 |     else if (wdata_available) 
  3017 |         waddr_accum0 <= waddr_accum0 + 1;
  3018 | end
   ^~~~
  3019 |   
  3020 | always @ (posedge clk) begin

/export/aman/vtr_aman/vtr-verilog-to-routing/vtr_flow/tasks/tpu_vedant/run017/k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml/mini_tpu_8x8.v/common/mini_tpu_8x8.v:3018:1: warning[NETLIST]:  Net top.u_accum^start_waddr_accum0~6~6 driving node top.u_accum^nMUX~6580^MUX_2~31896 is itself undriven.
  3016 |     else if (wdata_available) 
  3017 |         waddr_accum0 <= waddr_accum0 + 1;
  3018 | end
   ^~~~
  3019 |   
  3020 | always @ (posedge clk) begin

/export/aman/vtr_aman/vtr-verilog-to-routing/vtr_flow/tasks/tpu_vedant/run017/k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml/mini_tpu_8x8.v/common/mini_tpu_8x8.v:3018:1: warning[NETLIST]:  Net top.u_accum^start_waddr_accum0~5~5 driving node top.u_accum^nMUX~6580^MUX_2~31895 is itself undriven.
  3016 |     else if (wdata_available) 
  3017 |         waddr_accum0 <= waddr_accum0 + 1;
  3018 | end
   ^~~~
  3019 |   
  3020 | always @ (posedge clk) begin

/export/aman/vtr_aman/vtr-verilog-to-routing/vtr_flow/tasks/tpu_vedant/run017/k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml/mini_tpu_8x8.v/common/mini_tpu_8x8.v:3018:1: warning[NETLIST]:  Net top.u_accum^start_waddr_accum0~4~4 driving node top.u_accum^nMUX~6580^MUX_2~31894 is itself undriven.
  3016 |     else if (wdata_available) 
  3017 |         waddr_accum0 <= waddr_accum0 + 1;
  3018 | end
   ^~~~
  3019 |   
  3020 | always @ (posedge clk) begin

/export/aman/vtr_aman/vtr-verilog-to-routing/vtr_flow/tasks/tpu_vedant/run017/k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml/mini_tpu_8x8.v/common/mini_tpu_8x8.v:3018:1: warning[NETLIST]:  Net top.u_accum^start_waddr_accum0~3~3 driving node top.u_accum^nMUX~6580^MUX_2~31893 is itself undriven.
  3016 |     else if (wdata_available) 
  3017 |         waddr_accum0 <= waddr_accum0 + 1;
  3018 | end
   ^~~~
  3019 |   
  3020 | always @ (posedge clk) begin

/export/aman/vtr_aman/vtr-verilog-to-routing/vtr_flow/tasks/tpu_vedant/run017/k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml/mini_tpu_8x8.v/common/mini_tpu_8x8.v:3018:1: warning[NETLIST]:  Net top.u_accum^start_waddr_accum0~2~2 driving node top.u_accum^nMUX~6580^MUX_2~31892 is itself undriven.
  3016 |     else if (wdata_available) 
  3017 |         waddr_accum0 <= waddr_accum0 + 1;
  3018 | end
   ^~~~
  3019 |   
  3020 | always @ (posedge clk) begin

/export/aman/vtr_aman/vtr-verilog-to-routing/vtr_flow/tasks/tpu_vedant/run017/k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml/mini_tpu_8x8.v/common/mini_tpu_8x8.v:3018:1: warning[NETLIST]:  Net top.u_accum^start_waddr_accum0~1~1 driving node top.u_accum^nMUX~6580^MUX_2~31890 is itself undriven.
  3016 |     else if (wdata_available) 
  3017 |         waddr_accum0 <= waddr_accum0 + 1;
  3018 | end
   ^~~~
  3019 |   
  3020 | always @ (posedge clk) begin

Hard Multiplier Distribution
============================
8 X 8 => 81
8 X 11 => 1


Total # of multipliers = 82

Hard adder Distribution
============================


Total # of chains = 22

Hard adder chain Details
============================


The Number of Hard Block adders in the Longest Chain: 33


The Total Number of Hard Block adders: 326


Geometric mean adder/subtractor chain length: 12.89

Hard MINUS Distribution
============================


Total # of chains = 7

Hard sub chain Details
============================


The Number of Hard Block subs in the Longest Chain: 17


The Total Number of Hard Block subs: 83

	==== Stats ====
Number of <FF_NODE> node:                 1356
Number of <INPUT_NODE> node:              211
Number of <OUTPUT_NODE> node:             161
Number of <CLOCK_NODE> node:              2
Number of <ADD> node:                     409
Number of <LOGICAL_NOT> node:             113
Number of <LOGICAL_OR> node:              193
Number of <LOGICAL_AND> node:             208
Number of <LOGICAL_NOR> node:             4
Number of <LOGICAL_XNOR> node:            1052
Number of <LOGICAL_XOR> node:             152
Number of <MULTIPLY> node:                1
Number of <MUX_2> node:                   3246
Number of <MEMORY> node:                  128
Number of <GENERIC> node:                 5112
Total estimated number of lut:            13951
Total number of node:                     7008
Longest path:                             182
Average path:                             5

	BLIF file available at mini_tpu_8x8.odin.blif

Total Synthesis Time: 1233.7ms
--------------------------------------------------------------------
Odin_II synthesis has finished with code: 0

--------------------------------------------------------------------
Total time: 1389.9ms
Odin ran with exit status: 0
Odin II took 1.39 seconds (max_rss 112.2 MiB)
	Command being timed: "/export/aman/vtr_aman/vtr-verilog-to-routing/ODIN_II/odin_II --adder_type default --elaborator odin -U0 -c odin_config.xml"
	User time (seconds): 1.31
	System time (seconds): 0.06
	Percent of CPU this job got: 97%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:01.40
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 117084
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 26789
	Voluntary context switches: 1438
	Involuntary context switches: 107
	Swaps: 0
	File system inputs: 0
	File system outputs: 0
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
