/* Adapted from James Molloy's GDT/IDT implementation tutorial: https://archive.is/L3pyA */
#ifndef ISR_H
#define ISR_H

#include "libc/stdint.h"

// IRQ interrupt vector offsets after remapping PIC
#define IRQ0  32
#define IRQ1  33
#define IRQ2  34
#define IRQ3  35
#define IRQ4  36
#define IRQ5  37
#define IRQ6  38
#define IRQ7  39
#define IRQ8  40
#define IRQ9  41
#define IRQ10 42
#define IRQ11 43
#define IRQ12 44
#define IRQ13 45
#define IRQ14 46
#define IRQ15 47

// Represents the CPU state during an interrupt
typedef struct registers {
	uint32_t ds;
	uint32_t edi, esi, ebp, esp, ebx, edx, ecx, eax;
	uint32_t intNum, errCode;
	uint32_t eip, cs, eflags, useresp, ss;
} registers_t;

// Function pointer type for custom ISR handlers
typedef void (*isr_t)(registers_t);

// Registers a custom interrupt handler for a specific interrupt number
void registerInterruptHandler(uint8_t n, isr_t handler);

// Human-readable exception messages for CPU exceptions (0â€“31)
static const char *exceptionMessages[] = {
	"Division By Zero",
	"Debug",
	"Non Maskable Interrupt",
	"Breakpoint",
	"Into Detected Overflow",
	"Out of Bounds",
	"Invalid Opcode",
	"No Coprocessor",
	"Double Fault",
	"Coprocessor Segment Overrun",
	"Bad TSS",
	"Segment Not Present",
	"Stack Fault",
	"General Protection Fault",
	"Page Fault",
	"Unknown Interrupt",
	"Coprocessor Fault",
	"Alignment Check",
	"Machine Check",
	"SIMD Floating-Point Exception",
	"Virtualization Exception",
	"Control Protection Exception",
	"Reserved",
	"Reserved",
	"Reserved",
	"Reserved",
	"Reserved",
	"Reserved",
	"Hypervisor Injection Exception",
	"VMM Communication Exception",
	"Reserved"
};

#endif
