{
  "Top": "nodeDetector",
  "RtlTop": "nodeDetector",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    "Config": [
      "config_compile -no_signed_zeros=0",
      "config_compile -unsafe_math_optimizations=0",
      "config_schedule -effort=medium",
      "config_schedule -enable_dsp_full_reg=0",
      "config_schedule -relax_ii_for_timing=0",
      "config_schedule -verbose=0",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0",
      "config_bind -effort=medium",
      "config_sdx -optimization_level=none",
      "config_sdx -target=none"
    ],
    "DirectiveTcl": ["set_directive_unroll nodeDetector\/nodeDetector_label0 "],
    "DirectiveInfo": ["unroll nodeDetector\/nodeDetector_label0 {} {}"]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "7.5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "921605",
    "Uncertainty": "0.938"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 7.500 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "nodeDetector",
    "Version": "1.0",
    "DisplayName": "Nodedetector",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/src\/nodedetector.cpp"],
    "Vhdl": [
      "impl\/vhdl\/nodeDetector_CRTL_BUS_s_axi.vhd",
      "impl\/vhdl\/nodeDetector.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/nodeDetector_CRTL_BUS_s_axi.v",
      "impl\/verilog\/nodeDetector.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/nodeDetector_v1_0\/data\/nodeDetector.mdd",
      "impl\/misc\/drivers\/nodeDetector_v1_0\/data\/nodeDetector.tcl",
      "impl\/misc\/drivers\/nodeDetector_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/nodeDetector_v1_0\/src\/xnodedetector.c",
      "impl\/misc\/drivers\/nodeDetector_v1_0\/src\/xnodedetector.h",
      "impl\/misc\/drivers\/nodeDetector_v1_0\/src\/xnodedetector_hw.h",
      "impl\/misc\/drivers\/nodeDetector_v1_0\/src\/xnodedetector_linux.c",
      "impl\/misc\/drivers\/nodeDetector_v1_0\/src\/xnodedetector_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "G:\/Vivado_Projects\/VivadoHLS\/NodeDetector\/solution1\/.autopilot\/db\/nodeDetector.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_CRTL_BUS inStream outStream",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "inStream": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "inStream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        }
      },
      "port_width": {
        "TDATA": "24",
        "TDEST": "6",
        "TID": "5",
        "TKEEP": "3",
        "TLAST": "1",
        "TSTRB": "3",
        "TUSER": "2"
      }
    },
    "out2_0_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "1"
        }}
    },
    "out2_1_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "1"
        }}
    },
    "out2_2_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "1"
        }}
    },
    "out2_3_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "1"
        }}
    },
    "out2_4_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "1"
        }}
    },
    "out2_5_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "1"
        }}
    },
    "out2_6_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "1"
        }}
    },
    "outStream": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "outStream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TREADY": {"Type": "bool"},
        "TVALID": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        }
      },
      "port_width": {
        "TDATA": "24",
        "TDEST": "6",
        "TID": "5",
        "TKEEP": "3",
        "TLAST": "1",
        "TSTRB": "3",
        "TUSER": "2"
      }
    },
    "out_0_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "1"
        }}
    },
    "out_1_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "1"
        }}
    },
    "out_2_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "1"
        }}
    },
    "out_3_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "1"
        }}
    },
    "out_4_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "1"
        }}
    },
    "out_5_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "1"
        }}
    },
    "out_6_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "1"
        }}
    },
    "s_axi_CRTL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CRTL_BUS",
      "param_prefix": "C_S_AXI_CRTL_BUS",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x10",
          "name": "enable_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of enable_V",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "enable_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of enable_V"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "pos_0_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of pos_0_V",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "pos_0_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of pos_0_V"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "pos_1_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of pos_1_V",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "pos_1_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of pos_1_V"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "pos_2_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of pos_2_V",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "pos_2_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of pos_2_V"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "pos_3_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of pos_3_V",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "pos_3_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of pos_3_V"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "pos_4_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of pos_4_V",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "pos_4_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of pos_4_V"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "pos_5_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of pos_5_V",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "pos_5_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of pos_5_V"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x48",
          "name": "pos_6_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of pos_6_V",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "pos_6_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of pos_6_V"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x50",
          "name": "horizontalPos_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of horizontalPos_V",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "horizontalPos_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of horizontalPos_V"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "16"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CRTL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_CRTL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CRTL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CRTL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_CRTL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CRTL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CRTL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "inStream_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "inStream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "inStream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "inStream_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "inStream_TKEEP": {
      "dir": "in",
      "width": "3"
    },
    "inStream_TSTRB": {
      "dir": "in",
      "width": "3"
    },
    "inStream_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "inStream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TID": {
      "dir": "in",
      "width": "5"
    },
    "outStream_TDATA": {
      "dir": "out",
      "width": "24"
    },
    "outStream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "outStream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "outStream_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "outStream_TKEEP": {
      "dir": "out",
      "width": "3"
    },
    "outStream_TSTRB": {
      "dir": "out",
      "width": "3"
    },
    "outStream_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "outStream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outStream_TID": {
      "dir": "out",
      "width": "5"
    },
    "out_0_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_1_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_2_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_3_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_4_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_5_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_6_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out2_0_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out2_1_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out2_2_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out2_3_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out2_4_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out2_5_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out2_6_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "enable_V": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS"
    },
    "pos_0_V": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS"
    },
    "pos_1_V": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS"
    },
    "pos_2_V": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS"
    },
    "pos_3_V": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "48",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS"
    },
    "pos_4_V": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "56",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS"
    },
    "pos_5_V": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "64",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS"
    },
    "pos_6_V": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "72",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS"
    },
    "horizontalPos_V": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "80",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "0"
    },
    "inStream_V_data_V": {
      "interfaceRef": "inStream",
      "dir": "in"
    },
    "inStream_V_dest_V": {
      "interfaceRef": "inStream",
      "dir": "in"
    },
    "inStream_V_keep_V": {
      "interfaceRef": "inStream",
      "dir": "in"
    },
    "inStream_V_strb_V": {
      "interfaceRef": "inStream",
      "dir": "in"
    },
    "inStream_V_user_V": {
      "interfaceRef": "inStream",
      "dir": "in"
    },
    "inStream_V_last_V": {
      "interfaceRef": "inStream",
      "dir": "in"
    },
    "inStream_V_id_V": {
      "interfaceRef": "inStream",
      "dir": "in"
    },
    "outStream_V_data_V": {
      "interfaceRef": "outStream",
      "dir": "out",
      "firstOutLatency": "4"
    },
    "outStream_V_dest_V": {
      "interfaceRef": "outStream",
      "dir": "out",
      "firstOutLatency": "4"
    },
    "outStream_V_keep_V": {
      "interfaceRef": "outStream",
      "dir": "out",
      "firstOutLatency": "4"
    },
    "outStream_V_strb_V": {
      "interfaceRef": "outStream",
      "dir": "out",
      "firstOutLatency": "4"
    },
    "outStream_V_user_V": {
      "interfaceRef": "outStream",
      "dir": "out",
      "firstOutLatency": "4"
    },
    "outStream_V_last_V": {
      "interfaceRef": "outStream",
      "dir": "out",
      "firstOutLatency": "4"
    },
    "outStream_V_id_V": {
      "interfaceRef": "outStream",
      "dir": "out",
      "firstOutLatency": "4"
    },
    "out_0_V": {
      "interfaceRef": "out_0_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "3"
    },
    "out_1_V": {
      "interfaceRef": "out_1_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "3"
    },
    "out_2_V": {
      "interfaceRef": "out_2_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "3"
    },
    "out_3_V": {
      "interfaceRef": "out_3_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "3"
    },
    "out_4_V": {
      "interfaceRef": "out_4_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "3"
    },
    "out_5_V": {
      "interfaceRef": "out_5_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "3"
    },
    "out_6_V": {
      "interfaceRef": "out_6_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "3"
    },
    "out2_0_V": {
      "interfaceRef": "out2_0_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "3"
    },
    "out2_1_V": {
      "interfaceRef": "out2_1_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "3"
    },
    "out2_2_V": {
      "interfaceRef": "out2_2_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "3"
    },
    "out2_3_V": {
      "interfaceRef": "out2_3_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "3"
    },
    "out2_4_V": {
      "interfaceRef": "out2_4_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "3"
    },
    "out2_5_V": {
      "interfaceRef": "out2_5_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "3"
    },
    "out2_6_V": {
      "interfaceRef": "out2_6_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "3"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "nodeDetector"},
    "Metrics": {"nodeDetector": {
        "Latency": {
          "LatencyBest": "921605",
          "LatencyAvg": "921605",
          "LatencyWorst": "921605",
          "PipelineII": "921606",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "7.50",
          "Uncertainty": "0.94",
          "Estimate": "6.407"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "921600",
            "Latency": "921603",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "1396",
          "LUT": "2704",
          "DSP48E": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "nodeDetector",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-05-23 21:23:41 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
